
Sterownik_temp.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d508  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000790  0800d690  0800d690  0001d690  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800de20  0800de20  0001de20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800de28  0800de28  0001de28  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800de2c  0800de2c  0001de2c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000080  20000000  0800de30  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ccmram       00000000  10000000  10000000  00020080  2**0
                  CONTENTS
  8 .bss          00001418  20000080  20000080  00020080  2**3
                  ALLOC
  9 ._user_heap_stack 00000600  20001498  20001498  00020080  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  00020080  2**0
                  CONTENTS, READONLY
 11 .debug_line   0000e23a  00000000  00000000  000200b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_info   0001fd14  00000000  00000000  0002e2ea  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003981  00000000  00000000  0004dffe  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001770  00000000  00000000  00051980  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001738  00000000  00000000  000530f0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00006955  00000000  00000000  00054828  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  0005b17d  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00006704  00000000  00000000  0005b1fc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000080 	.word	0x20000080
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800d678 	.word	0x0800d678

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000084 	.word	0x20000084
 80001c4:	0800d678 	.word	0x0800d678

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	; 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000306:	f1a4 0401 	sub.w	r4, r4, #1
 800030a:	d1e9      	bne.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f092 0f00 	teq	r2, #0
 80004b2:	bf14      	ite	ne
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	4770      	bxeq	lr
 80004ba:	b530      	push	{r4, r5, lr}
 80004bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004c8:	e720      	b.n	800030c <__adddf3+0x138>
 80004ca:	bf00      	nop

080004cc <__aeabi_ul2d>:
 80004cc:	ea50 0201 	orrs.w	r2, r0, r1
 80004d0:	bf08      	it	eq
 80004d2:	4770      	bxeq	lr
 80004d4:	b530      	push	{r4, r5, lr}
 80004d6:	f04f 0500 	mov.w	r5, #0
 80004da:	e00a      	b.n	80004f2 <__aeabi_l2d+0x16>

080004dc <__aeabi_l2d>:
 80004dc:	ea50 0201 	orrs.w	r2, r0, r1
 80004e0:	bf08      	it	eq
 80004e2:	4770      	bxeq	lr
 80004e4:	b530      	push	{r4, r5, lr}
 80004e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004ea:	d502      	bpl.n	80004f2 <__aeabi_l2d+0x16>
 80004ec:	4240      	negs	r0, r0
 80004ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004fe:	f43f aedc 	beq.w	80002ba <__adddf3+0xe6>
 8000502:	f04f 0203 	mov.w	r2, #3
 8000506:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800050a:	bf18      	it	ne
 800050c:	3203      	addne	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800051a:	f1c2 0320 	rsb	r3, r2, #32
 800051e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000522:	fa20 f002 	lsr.w	r0, r0, r2
 8000526:	fa01 fe03 	lsl.w	lr, r1, r3
 800052a:	ea40 000e 	orr.w	r0, r0, lr
 800052e:	fa21 f102 	lsr.w	r1, r1, r2
 8000532:	4414      	add	r4, r2
 8000534:	e6c1      	b.n	80002ba <__adddf3+0xe6>
 8000536:	bf00      	nop

08000538 <__aeabi_dmul>:
 8000538:	b570      	push	{r4, r5, r6, lr}
 800053a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800053e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000542:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000546:	bf1d      	ittte	ne
 8000548:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800054c:	ea94 0f0c 	teqne	r4, ip
 8000550:	ea95 0f0c 	teqne	r5, ip
 8000554:	f000 f8de 	bleq	8000714 <__aeabi_dmul+0x1dc>
 8000558:	442c      	add	r4, r5
 800055a:	ea81 0603 	eor.w	r6, r1, r3
 800055e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000562:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000566:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800056a:	bf18      	it	ne
 800056c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000570:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000574:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000578:	d038      	beq.n	80005ec <__aeabi_dmul+0xb4>
 800057a:	fba0 ce02 	umull	ip, lr, r0, r2
 800057e:	f04f 0500 	mov.w	r5, #0
 8000582:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000586:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800058a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800058e:	f04f 0600 	mov.w	r6, #0
 8000592:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000596:	f09c 0f00 	teq	ip, #0
 800059a:	bf18      	it	ne
 800059c:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005ac:	d204      	bcs.n	80005b8 <__aeabi_dmul+0x80>
 80005ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005b2:	416d      	adcs	r5, r5
 80005b4:	eb46 0606 	adc.w	r6, r6, r6
 80005b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005d0:	bf88      	it	hi
 80005d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005d6:	d81e      	bhi.n	8000616 <__aeabi_dmul+0xde>
 80005d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005dc:	bf08      	it	eq
 80005de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005e2:	f150 0000 	adcs.w	r0, r0, #0
 80005e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005ea:	bd70      	pop	{r4, r5, r6, pc}
 80005ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005f0:	ea46 0101 	orr.w	r1, r6, r1
 80005f4:	ea40 0002 	orr.w	r0, r0, r2
 80005f8:	ea81 0103 	eor.w	r1, r1, r3
 80005fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000600:	bfc2      	ittt	gt
 8000602:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000606:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800060a:	bd70      	popgt	{r4, r5, r6, pc}
 800060c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000610:	f04f 0e00 	mov.w	lr, #0
 8000614:	3c01      	subs	r4, #1
 8000616:	f300 80ab 	bgt.w	8000770 <__aeabi_dmul+0x238>
 800061a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800061e:	bfde      	ittt	le
 8000620:	2000      	movle	r0, #0
 8000622:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000626:	bd70      	pople	{r4, r5, r6, pc}
 8000628:	f1c4 0400 	rsb	r4, r4, #0
 800062c:	3c20      	subs	r4, #32
 800062e:	da35      	bge.n	800069c <__aeabi_dmul+0x164>
 8000630:	340c      	adds	r4, #12
 8000632:	dc1b      	bgt.n	800066c <__aeabi_dmul+0x134>
 8000634:	f104 0414 	add.w	r4, r4, #20
 8000638:	f1c4 0520 	rsb	r5, r4, #32
 800063c:	fa00 f305 	lsl.w	r3, r0, r5
 8000640:	fa20 f004 	lsr.w	r0, r0, r4
 8000644:	fa01 f205 	lsl.w	r2, r1, r5
 8000648:	ea40 0002 	orr.w	r0, r0, r2
 800064c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000650:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000654:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000658:	fa21 f604 	lsr.w	r6, r1, r4
 800065c:	eb42 0106 	adc.w	r1, r2, r6
 8000660:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000664:	bf08      	it	eq
 8000666:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800066a:	bd70      	pop	{r4, r5, r6, pc}
 800066c:	f1c4 040c 	rsb	r4, r4, #12
 8000670:	f1c4 0520 	rsb	r5, r4, #32
 8000674:	fa00 f304 	lsl.w	r3, r0, r4
 8000678:	fa20 f005 	lsr.w	r0, r0, r5
 800067c:	fa01 f204 	lsl.w	r2, r1, r4
 8000680:	ea40 0002 	orr.w	r0, r0, r2
 8000684:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000688:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800068c:	f141 0100 	adc.w	r1, r1, #0
 8000690:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000694:	bf08      	it	eq
 8000696:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f1c4 0520 	rsb	r5, r4, #32
 80006a0:	fa00 f205 	lsl.w	r2, r0, r5
 80006a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006a8:	fa20 f304 	lsr.w	r3, r0, r4
 80006ac:	fa01 f205 	lsl.w	r2, r1, r5
 80006b0:	ea43 0302 	orr.w	r3, r3, r2
 80006b4:	fa21 f004 	lsr.w	r0, r1, r4
 80006b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006bc:	fa21 f204 	lsr.w	r2, r1, r4
 80006c0:	ea20 0002 	bic.w	r0, r0, r2
 80006c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006cc:	bf08      	it	eq
 80006ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006d2:	bd70      	pop	{r4, r5, r6, pc}
 80006d4:	f094 0f00 	teq	r4, #0
 80006d8:	d10f      	bne.n	80006fa <__aeabi_dmul+0x1c2>
 80006da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006de:	0040      	lsls	r0, r0, #1
 80006e0:	eb41 0101 	adc.w	r1, r1, r1
 80006e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006e8:	bf08      	it	eq
 80006ea:	3c01      	subeq	r4, #1
 80006ec:	d0f7      	beq.n	80006de <__aeabi_dmul+0x1a6>
 80006ee:	ea41 0106 	orr.w	r1, r1, r6
 80006f2:	f095 0f00 	teq	r5, #0
 80006f6:	bf18      	it	ne
 80006f8:	4770      	bxne	lr
 80006fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80006fe:	0052      	lsls	r2, r2, #1
 8000700:	eb43 0303 	adc.w	r3, r3, r3
 8000704:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000708:	bf08      	it	eq
 800070a:	3d01      	subeq	r5, #1
 800070c:	d0f7      	beq.n	80006fe <__aeabi_dmul+0x1c6>
 800070e:	ea43 0306 	orr.w	r3, r3, r6
 8000712:	4770      	bx	lr
 8000714:	ea94 0f0c 	teq	r4, ip
 8000718:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800071c:	bf18      	it	ne
 800071e:	ea95 0f0c 	teqne	r5, ip
 8000722:	d00c      	beq.n	800073e <__aeabi_dmul+0x206>
 8000724:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000728:	bf18      	it	ne
 800072a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800072e:	d1d1      	bne.n	80006d4 <__aeabi_dmul+0x19c>
 8000730:	ea81 0103 	eor.w	r1, r1, r3
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000738:	f04f 0000 	mov.w	r0, #0
 800073c:	bd70      	pop	{r4, r5, r6, pc}
 800073e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000742:	bf06      	itte	eq
 8000744:	4610      	moveq	r0, r2
 8000746:	4619      	moveq	r1, r3
 8000748:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800074c:	d019      	beq.n	8000782 <__aeabi_dmul+0x24a>
 800074e:	ea94 0f0c 	teq	r4, ip
 8000752:	d102      	bne.n	800075a <__aeabi_dmul+0x222>
 8000754:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000758:	d113      	bne.n	8000782 <__aeabi_dmul+0x24a>
 800075a:	ea95 0f0c 	teq	r5, ip
 800075e:	d105      	bne.n	800076c <__aeabi_dmul+0x234>
 8000760:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000764:	bf1c      	itt	ne
 8000766:	4610      	movne	r0, r2
 8000768:	4619      	movne	r1, r3
 800076a:	d10a      	bne.n	8000782 <__aeabi_dmul+0x24a>
 800076c:	ea81 0103 	eor.w	r1, r1, r3
 8000770:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000774:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000778:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800077c:	f04f 0000 	mov.w	r0, #0
 8000780:	bd70      	pop	{r4, r5, r6, pc}
 8000782:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000786:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800078a:	bd70      	pop	{r4, r5, r6, pc}

0800078c <__aeabi_ddiv>:
 800078c:	b570      	push	{r4, r5, r6, lr}
 800078e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000792:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000796:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800079a:	bf1d      	ittte	ne
 800079c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a0:	ea94 0f0c 	teqne	r4, ip
 80007a4:	ea95 0f0c 	teqne	r5, ip
 80007a8:	f000 f8a7 	bleq	80008fa <__aeabi_ddiv+0x16e>
 80007ac:	eba4 0405 	sub.w	r4, r4, r5
 80007b0:	ea81 0e03 	eor.w	lr, r1, r3
 80007b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007bc:	f000 8088 	beq.w	80008d0 <__aeabi_ddiv+0x144>
 80007c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007e4:	429d      	cmp	r5, r3
 80007e6:	bf08      	it	eq
 80007e8:	4296      	cmpeq	r6, r2
 80007ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007f2:	d202      	bcs.n	80007fa <__aeabi_ddiv+0x6e>
 80007f4:	085b      	lsrs	r3, r3, #1
 80007f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007fa:	1ab6      	subs	r6, r6, r2
 80007fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000800:	085b      	lsrs	r3, r3, #1
 8000802:	ea4f 0232 	mov.w	r2, r2, rrx
 8000806:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800080a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800080e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000812:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000816:	bf22      	ittt	cs
 8000818:	1ab6      	subcs	r6, r6, r2
 800081a:	4675      	movcs	r5, lr
 800081c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000820:	085b      	lsrs	r3, r3, #1
 8000822:	ea4f 0232 	mov.w	r2, r2, rrx
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000868:	ea55 0e06 	orrs.w	lr, r5, r6
 800086c:	d018      	beq.n	80008a0 <__aeabi_ddiv+0x114>
 800086e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000872:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000876:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800087a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800087e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000882:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000886:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800088a:	d1c0      	bne.n	800080e <__aeabi_ddiv+0x82>
 800088c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000890:	d10b      	bne.n	80008aa <__aeabi_ddiv+0x11e>
 8000892:	ea41 0100 	orr.w	r1, r1, r0
 8000896:	f04f 0000 	mov.w	r0, #0
 800089a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800089e:	e7b6      	b.n	800080e <__aeabi_ddiv+0x82>
 80008a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a4:	bf04      	itt	eq
 80008a6:	4301      	orreq	r1, r0
 80008a8:	2000      	moveq	r0, #0
 80008aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008ae:	bf88      	it	hi
 80008b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008b4:	f63f aeaf 	bhi.w	8000616 <__aeabi_dmul+0xde>
 80008b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008bc:	bf04      	itt	eq
 80008be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008c6:	f150 0000 	adcs.w	r0, r0, #0
 80008ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008ce:	bd70      	pop	{r4, r5, r6, pc}
 80008d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008dc:	bfc2      	ittt	gt
 80008de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	popgt	{r4, r5, r6, pc}
 80008e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008ec:	f04f 0e00 	mov.w	lr, #0
 80008f0:	3c01      	subs	r4, #1
 80008f2:	e690      	b.n	8000616 <__aeabi_dmul+0xde>
 80008f4:	ea45 0e06 	orr.w	lr, r5, r6
 80008f8:	e68d      	b.n	8000616 <__aeabi_dmul+0xde>
 80008fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008fe:	ea94 0f0c 	teq	r4, ip
 8000902:	bf08      	it	eq
 8000904:	ea95 0f0c 	teqeq	r5, ip
 8000908:	f43f af3b 	beq.w	8000782 <__aeabi_dmul+0x24a>
 800090c:	ea94 0f0c 	teq	r4, ip
 8000910:	d10a      	bne.n	8000928 <__aeabi_ddiv+0x19c>
 8000912:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000916:	f47f af34 	bne.w	8000782 <__aeabi_dmul+0x24a>
 800091a:	ea95 0f0c 	teq	r5, ip
 800091e:	f47f af25 	bne.w	800076c <__aeabi_dmul+0x234>
 8000922:	4610      	mov	r0, r2
 8000924:	4619      	mov	r1, r3
 8000926:	e72c      	b.n	8000782 <__aeabi_dmul+0x24a>
 8000928:	ea95 0f0c 	teq	r5, ip
 800092c:	d106      	bne.n	800093c <__aeabi_ddiv+0x1b0>
 800092e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000932:	f43f aefd 	beq.w	8000730 <__aeabi_dmul+0x1f8>
 8000936:	4610      	mov	r0, r2
 8000938:	4619      	mov	r1, r3
 800093a:	e722      	b.n	8000782 <__aeabi_dmul+0x24a>
 800093c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000940:	bf18      	it	ne
 8000942:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000946:	f47f aec5 	bne.w	80006d4 <__aeabi_dmul+0x19c>
 800094a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800094e:	f47f af0d 	bne.w	800076c <__aeabi_dmul+0x234>
 8000952:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000956:	f47f aeeb 	bne.w	8000730 <__aeabi_dmul+0x1f8>
 800095a:	e712      	b.n	8000782 <__aeabi_dmul+0x24a>

0800095c <__gedf2>:
 800095c:	f04f 3cff 	mov.w	ip, #4294967295
 8000960:	e006      	b.n	8000970 <__cmpdf2+0x4>
 8000962:	bf00      	nop

08000964 <__ledf2>:
 8000964:	f04f 0c01 	mov.w	ip, #1
 8000968:	e002      	b.n	8000970 <__cmpdf2+0x4>
 800096a:	bf00      	nop

0800096c <__cmpdf2>:
 800096c:	f04f 0c01 	mov.w	ip, #1
 8000970:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000974:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000978:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800097c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000980:	bf18      	it	ne
 8000982:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000986:	d01b      	beq.n	80009c0 <__cmpdf2+0x54>
 8000988:	b001      	add	sp, #4
 800098a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800098e:	bf0c      	ite	eq
 8000990:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000994:	ea91 0f03 	teqne	r1, r3
 8000998:	bf02      	ittt	eq
 800099a:	ea90 0f02 	teqeq	r0, r2
 800099e:	2000      	moveq	r0, #0
 80009a0:	4770      	bxeq	lr
 80009a2:	f110 0f00 	cmn.w	r0, #0
 80009a6:	ea91 0f03 	teq	r1, r3
 80009aa:	bf58      	it	pl
 80009ac:	4299      	cmppl	r1, r3
 80009ae:	bf08      	it	eq
 80009b0:	4290      	cmpeq	r0, r2
 80009b2:	bf2c      	ite	cs
 80009b4:	17d8      	asrcs	r0, r3, #31
 80009b6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009ba:	f040 0001 	orr.w	r0, r0, #1
 80009be:	4770      	bx	lr
 80009c0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009c4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009c8:	d102      	bne.n	80009d0 <__cmpdf2+0x64>
 80009ca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009ce:	d107      	bne.n	80009e0 <__cmpdf2+0x74>
 80009d0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009d4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d8:	d1d6      	bne.n	8000988 <__cmpdf2+0x1c>
 80009da:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009de:	d0d3      	beq.n	8000988 <__cmpdf2+0x1c>
 80009e0:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009e4:	4770      	bx	lr
 80009e6:	bf00      	nop

080009e8 <__aeabi_cdrcmple>:
 80009e8:	4684      	mov	ip, r0
 80009ea:	4610      	mov	r0, r2
 80009ec:	4662      	mov	r2, ip
 80009ee:	468c      	mov	ip, r1
 80009f0:	4619      	mov	r1, r3
 80009f2:	4663      	mov	r3, ip
 80009f4:	e000      	b.n	80009f8 <__aeabi_cdcmpeq>
 80009f6:	bf00      	nop

080009f8 <__aeabi_cdcmpeq>:
 80009f8:	b501      	push	{r0, lr}
 80009fa:	f7ff ffb7 	bl	800096c <__cmpdf2>
 80009fe:	2800      	cmp	r0, #0
 8000a00:	bf48      	it	mi
 8000a02:	f110 0f00 	cmnmi.w	r0, #0
 8000a06:	bd01      	pop	{r0, pc}

08000a08 <__aeabi_dcmpeq>:
 8000a08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a0c:	f7ff fff4 	bl	80009f8 <__aeabi_cdcmpeq>
 8000a10:	bf0c      	ite	eq
 8000a12:	2001      	moveq	r0, #1
 8000a14:	2000      	movne	r0, #0
 8000a16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a1a:	bf00      	nop

08000a1c <__aeabi_dcmplt>:
 8000a1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a20:	f7ff ffea 	bl	80009f8 <__aeabi_cdcmpeq>
 8000a24:	bf34      	ite	cc
 8000a26:	2001      	movcc	r0, #1
 8000a28:	2000      	movcs	r0, #0
 8000a2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a2e:	bf00      	nop

08000a30 <__aeabi_dcmple>:
 8000a30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a34:	f7ff ffe0 	bl	80009f8 <__aeabi_cdcmpeq>
 8000a38:	bf94      	ite	ls
 8000a3a:	2001      	movls	r0, #1
 8000a3c:	2000      	movhi	r0, #0
 8000a3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a42:	bf00      	nop

08000a44 <__aeabi_dcmpge>:
 8000a44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a48:	f7ff ffce 	bl	80009e8 <__aeabi_cdrcmple>
 8000a4c:	bf94      	ite	ls
 8000a4e:	2001      	movls	r0, #1
 8000a50:	2000      	movhi	r0, #0
 8000a52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a56:	bf00      	nop

08000a58 <__aeabi_dcmpgt>:
 8000a58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a5c:	f7ff ffc4 	bl	80009e8 <__aeabi_cdrcmple>
 8000a60:	bf34      	ite	cc
 8000a62:	2001      	movcc	r0, #1
 8000a64:	2000      	movcs	r0, #0
 8000a66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6a:	bf00      	nop

08000a6c <__aeabi_dcmpun>:
 8000a6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a74:	d102      	bne.n	8000a7c <__aeabi_dcmpun+0x10>
 8000a76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a7a:	d10a      	bne.n	8000a92 <__aeabi_dcmpun+0x26>
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a84:	d102      	bne.n	8000a8c <__aeabi_dcmpun+0x20>
 8000a86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a8a:	d102      	bne.n	8000a92 <__aeabi_dcmpun+0x26>
 8000a8c:	f04f 0000 	mov.w	r0, #0
 8000a90:	4770      	bx	lr
 8000a92:	f04f 0001 	mov.w	r0, #1
 8000a96:	4770      	bx	lr

08000a98 <__aeabi_d2iz>:
 8000a98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000aa0:	d215      	bcs.n	8000ace <__aeabi_d2iz+0x36>
 8000aa2:	d511      	bpl.n	8000ac8 <__aeabi_d2iz+0x30>
 8000aa4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000aa8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000aac:	d912      	bls.n	8000ad4 <__aeabi_d2iz+0x3c>
 8000aae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ab2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ab6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000abe:	fa23 f002 	lsr.w	r0, r3, r2
 8000ac2:	bf18      	it	ne
 8000ac4:	4240      	negne	r0, r0
 8000ac6:	4770      	bx	lr
 8000ac8:	f04f 0000 	mov.w	r0, #0
 8000acc:	4770      	bx	lr
 8000ace:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ad2:	d105      	bne.n	8000ae0 <__aeabi_d2iz+0x48>
 8000ad4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ad8:	bf08      	it	eq
 8000ada:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000ade:	4770      	bx	lr
 8000ae0:	f04f 0000 	mov.w	r0, #0
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_d2uiz>:
 8000ae8:	004a      	lsls	r2, r1, #1
 8000aea:	d211      	bcs.n	8000b10 <__aeabi_d2uiz+0x28>
 8000aec:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000af0:	d211      	bcs.n	8000b16 <__aeabi_d2uiz+0x2e>
 8000af2:	d50d      	bpl.n	8000b10 <__aeabi_d2uiz+0x28>
 8000af4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000af8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000afc:	d40e      	bmi.n	8000b1c <__aeabi_d2uiz+0x34>
 8000afe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b02:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000b0e:	4770      	bx	lr
 8000b10:	f04f 0000 	mov.w	r0, #0
 8000b14:	4770      	bx	lr
 8000b16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b1a:	d102      	bne.n	8000b22 <__aeabi_d2uiz+0x3a>
 8000b1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000b20:	4770      	bx	lr
 8000b22:	f04f 0000 	mov.w	r0, #0
 8000b26:	4770      	bx	lr

08000b28 <__aeabi_d2f>:
 8000b28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b30:	bf24      	itt	cs
 8000b32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b3a:	d90d      	bls.n	8000b58 <__aeabi_d2f+0x30>
 8000b3c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b48:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b50:	bf08      	it	eq
 8000b52:	f020 0001 	biceq.w	r0, r0, #1
 8000b56:	4770      	bx	lr
 8000b58:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b5c:	d121      	bne.n	8000ba2 <__aeabi_d2f+0x7a>
 8000b5e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b62:	bfbc      	itt	lt
 8000b64:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b68:	4770      	bxlt	lr
 8000b6a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b72:	f1c2 0218 	rsb	r2, r2, #24
 8000b76:	f1c2 0c20 	rsb	ip, r2, #32
 8000b7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b82:	bf18      	it	ne
 8000b84:	f040 0001 	orrne.w	r0, r0, #1
 8000b88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b94:	ea40 000c 	orr.w	r0, r0, ip
 8000b98:	fa23 f302 	lsr.w	r3, r3, r2
 8000b9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ba0:	e7cc      	b.n	8000b3c <__aeabi_d2f+0x14>
 8000ba2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ba6:	d107      	bne.n	8000bb8 <__aeabi_d2f+0x90>
 8000ba8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bac:	bf1e      	ittt	ne
 8000bae:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000bb2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000bb6:	4770      	bxne	lr
 8000bb8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000bbc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000bc0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_uldivmod>:
 8000bc8:	b953      	cbnz	r3, 8000be0 <__aeabi_uldivmod+0x18>
 8000bca:	b94a      	cbnz	r2, 8000be0 <__aeabi_uldivmod+0x18>
 8000bcc:	2900      	cmp	r1, #0
 8000bce:	bf08      	it	eq
 8000bd0:	2800      	cmpeq	r0, #0
 8000bd2:	bf1c      	itt	ne
 8000bd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bdc:	f000 b97a 	b.w	8000ed4 <__aeabi_idiv0>
 8000be0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000be4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000be8:	f000 f806 	bl	8000bf8 <__udivmoddi4>
 8000bec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bf4:	b004      	add	sp, #16
 8000bf6:	4770      	bx	lr

08000bf8 <__udivmoddi4>:
 8000bf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bfc:	468c      	mov	ip, r1
 8000bfe:	460d      	mov	r5, r1
 8000c00:	4604      	mov	r4, r0
 8000c02:	9e08      	ldr	r6, [sp, #32]
 8000c04:	2b00      	cmp	r3, #0
 8000c06:	d151      	bne.n	8000cac <__udivmoddi4+0xb4>
 8000c08:	428a      	cmp	r2, r1
 8000c0a:	4617      	mov	r7, r2
 8000c0c:	d96d      	bls.n	8000cea <__udivmoddi4+0xf2>
 8000c0e:	fab2 fe82 	clz	lr, r2
 8000c12:	f1be 0f00 	cmp.w	lr, #0
 8000c16:	d00b      	beq.n	8000c30 <__udivmoddi4+0x38>
 8000c18:	f1ce 0c20 	rsb	ip, lr, #32
 8000c1c:	fa01 f50e 	lsl.w	r5, r1, lr
 8000c20:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000c24:	fa02 f70e 	lsl.w	r7, r2, lr
 8000c28:	ea4c 0c05 	orr.w	ip, ip, r5
 8000c2c:	fa00 f40e 	lsl.w	r4, r0, lr
 8000c30:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000c34:	0c25      	lsrs	r5, r4, #16
 8000c36:	fbbc f8fa 	udiv	r8, ip, sl
 8000c3a:	fa1f f987 	uxth.w	r9, r7
 8000c3e:	fb0a cc18 	mls	ip, sl, r8, ip
 8000c42:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000c46:	fb08 f309 	mul.w	r3, r8, r9
 8000c4a:	42ab      	cmp	r3, r5
 8000c4c:	d90a      	bls.n	8000c64 <__udivmoddi4+0x6c>
 8000c4e:	19ed      	adds	r5, r5, r7
 8000c50:	f108 32ff 	add.w	r2, r8, #4294967295
 8000c54:	f080 8123 	bcs.w	8000e9e <__udivmoddi4+0x2a6>
 8000c58:	42ab      	cmp	r3, r5
 8000c5a:	f240 8120 	bls.w	8000e9e <__udivmoddi4+0x2a6>
 8000c5e:	f1a8 0802 	sub.w	r8, r8, #2
 8000c62:	443d      	add	r5, r7
 8000c64:	1aed      	subs	r5, r5, r3
 8000c66:	b2a4      	uxth	r4, r4
 8000c68:	fbb5 f0fa 	udiv	r0, r5, sl
 8000c6c:	fb0a 5510 	mls	r5, sl, r0, r5
 8000c70:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000c74:	fb00 f909 	mul.w	r9, r0, r9
 8000c78:	45a1      	cmp	r9, r4
 8000c7a:	d909      	bls.n	8000c90 <__udivmoddi4+0x98>
 8000c7c:	19e4      	adds	r4, r4, r7
 8000c7e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c82:	f080 810a 	bcs.w	8000e9a <__udivmoddi4+0x2a2>
 8000c86:	45a1      	cmp	r9, r4
 8000c88:	f240 8107 	bls.w	8000e9a <__udivmoddi4+0x2a2>
 8000c8c:	3802      	subs	r0, #2
 8000c8e:	443c      	add	r4, r7
 8000c90:	eba4 0409 	sub.w	r4, r4, r9
 8000c94:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000c98:	2100      	movs	r1, #0
 8000c9a:	2e00      	cmp	r6, #0
 8000c9c:	d061      	beq.n	8000d62 <__udivmoddi4+0x16a>
 8000c9e:	fa24 f40e 	lsr.w	r4, r4, lr
 8000ca2:	2300      	movs	r3, #0
 8000ca4:	6034      	str	r4, [r6, #0]
 8000ca6:	6073      	str	r3, [r6, #4]
 8000ca8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cac:	428b      	cmp	r3, r1
 8000cae:	d907      	bls.n	8000cc0 <__udivmoddi4+0xc8>
 8000cb0:	2e00      	cmp	r6, #0
 8000cb2:	d054      	beq.n	8000d5e <__udivmoddi4+0x166>
 8000cb4:	2100      	movs	r1, #0
 8000cb6:	e886 0021 	stmia.w	r6, {r0, r5}
 8000cba:	4608      	mov	r0, r1
 8000cbc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cc0:	fab3 f183 	clz	r1, r3
 8000cc4:	2900      	cmp	r1, #0
 8000cc6:	f040 808e 	bne.w	8000de6 <__udivmoddi4+0x1ee>
 8000cca:	42ab      	cmp	r3, r5
 8000ccc:	d302      	bcc.n	8000cd4 <__udivmoddi4+0xdc>
 8000cce:	4282      	cmp	r2, r0
 8000cd0:	f200 80fa 	bhi.w	8000ec8 <__udivmoddi4+0x2d0>
 8000cd4:	1a84      	subs	r4, r0, r2
 8000cd6:	eb65 0503 	sbc.w	r5, r5, r3
 8000cda:	2001      	movs	r0, #1
 8000cdc:	46ac      	mov	ip, r5
 8000cde:	2e00      	cmp	r6, #0
 8000ce0:	d03f      	beq.n	8000d62 <__udivmoddi4+0x16a>
 8000ce2:	e886 1010 	stmia.w	r6, {r4, ip}
 8000ce6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cea:	b912      	cbnz	r2, 8000cf2 <__udivmoddi4+0xfa>
 8000cec:	2701      	movs	r7, #1
 8000cee:	fbb7 f7f2 	udiv	r7, r7, r2
 8000cf2:	fab7 fe87 	clz	lr, r7
 8000cf6:	f1be 0f00 	cmp.w	lr, #0
 8000cfa:	d134      	bne.n	8000d66 <__udivmoddi4+0x16e>
 8000cfc:	1beb      	subs	r3, r5, r7
 8000cfe:	0c3a      	lsrs	r2, r7, #16
 8000d00:	fa1f fc87 	uxth.w	ip, r7
 8000d04:	2101      	movs	r1, #1
 8000d06:	fbb3 f8f2 	udiv	r8, r3, r2
 8000d0a:	0c25      	lsrs	r5, r4, #16
 8000d0c:	fb02 3318 	mls	r3, r2, r8, r3
 8000d10:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000d14:	fb0c f308 	mul.w	r3, ip, r8
 8000d18:	42ab      	cmp	r3, r5
 8000d1a:	d907      	bls.n	8000d2c <__udivmoddi4+0x134>
 8000d1c:	19ed      	adds	r5, r5, r7
 8000d1e:	f108 30ff 	add.w	r0, r8, #4294967295
 8000d22:	d202      	bcs.n	8000d2a <__udivmoddi4+0x132>
 8000d24:	42ab      	cmp	r3, r5
 8000d26:	f200 80d1 	bhi.w	8000ecc <__udivmoddi4+0x2d4>
 8000d2a:	4680      	mov	r8, r0
 8000d2c:	1aed      	subs	r5, r5, r3
 8000d2e:	b2a3      	uxth	r3, r4
 8000d30:	fbb5 f0f2 	udiv	r0, r5, r2
 8000d34:	fb02 5510 	mls	r5, r2, r0, r5
 8000d38:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000d3c:	fb0c fc00 	mul.w	ip, ip, r0
 8000d40:	45a4      	cmp	ip, r4
 8000d42:	d907      	bls.n	8000d54 <__udivmoddi4+0x15c>
 8000d44:	19e4      	adds	r4, r4, r7
 8000d46:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d4a:	d202      	bcs.n	8000d52 <__udivmoddi4+0x15a>
 8000d4c:	45a4      	cmp	ip, r4
 8000d4e:	f200 80b8 	bhi.w	8000ec2 <__udivmoddi4+0x2ca>
 8000d52:	4618      	mov	r0, r3
 8000d54:	eba4 040c 	sub.w	r4, r4, ip
 8000d58:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000d5c:	e79d      	b.n	8000c9a <__udivmoddi4+0xa2>
 8000d5e:	4631      	mov	r1, r6
 8000d60:	4630      	mov	r0, r6
 8000d62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d66:	f1ce 0420 	rsb	r4, lr, #32
 8000d6a:	fa05 f30e 	lsl.w	r3, r5, lr
 8000d6e:	fa07 f70e 	lsl.w	r7, r7, lr
 8000d72:	fa20 f804 	lsr.w	r8, r0, r4
 8000d76:	0c3a      	lsrs	r2, r7, #16
 8000d78:	fa25 f404 	lsr.w	r4, r5, r4
 8000d7c:	ea48 0803 	orr.w	r8, r8, r3
 8000d80:	fbb4 f1f2 	udiv	r1, r4, r2
 8000d84:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000d88:	fb02 4411 	mls	r4, r2, r1, r4
 8000d8c:	fa1f fc87 	uxth.w	ip, r7
 8000d90:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000d94:	fb01 f30c 	mul.w	r3, r1, ip
 8000d98:	42ab      	cmp	r3, r5
 8000d9a:	fa00 f40e 	lsl.w	r4, r0, lr
 8000d9e:	d909      	bls.n	8000db4 <__udivmoddi4+0x1bc>
 8000da0:	19ed      	adds	r5, r5, r7
 8000da2:	f101 30ff 	add.w	r0, r1, #4294967295
 8000da6:	f080 808a 	bcs.w	8000ebe <__udivmoddi4+0x2c6>
 8000daa:	42ab      	cmp	r3, r5
 8000dac:	f240 8087 	bls.w	8000ebe <__udivmoddi4+0x2c6>
 8000db0:	3902      	subs	r1, #2
 8000db2:	443d      	add	r5, r7
 8000db4:	1aeb      	subs	r3, r5, r3
 8000db6:	fa1f f588 	uxth.w	r5, r8
 8000dba:	fbb3 f0f2 	udiv	r0, r3, r2
 8000dbe:	fb02 3310 	mls	r3, r2, r0, r3
 8000dc2:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000dc6:	fb00 f30c 	mul.w	r3, r0, ip
 8000dca:	42ab      	cmp	r3, r5
 8000dcc:	d907      	bls.n	8000dde <__udivmoddi4+0x1e6>
 8000dce:	19ed      	adds	r5, r5, r7
 8000dd0:	f100 38ff 	add.w	r8, r0, #4294967295
 8000dd4:	d26f      	bcs.n	8000eb6 <__udivmoddi4+0x2be>
 8000dd6:	42ab      	cmp	r3, r5
 8000dd8:	d96d      	bls.n	8000eb6 <__udivmoddi4+0x2be>
 8000dda:	3802      	subs	r0, #2
 8000ddc:	443d      	add	r5, r7
 8000dde:	1aeb      	subs	r3, r5, r3
 8000de0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000de4:	e78f      	b.n	8000d06 <__udivmoddi4+0x10e>
 8000de6:	f1c1 0720 	rsb	r7, r1, #32
 8000dea:	fa22 f807 	lsr.w	r8, r2, r7
 8000dee:	408b      	lsls	r3, r1
 8000df0:	fa05 f401 	lsl.w	r4, r5, r1
 8000df4:	ea48 0303 	orr.w	r3, r8, r3
 8000df8:	fa20 fe07 	lsr.w	lr, r0, r7
 8000dfc:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000e00:	40fd      	lsrs	r5, r7
 8000e02:	ea4e 0e04 	orr.w	lr, lr, r4
 8000e06:	fbb5 f9fc 	udiv	r9, r5, ip
 8000e0a:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000e0e:	fb0c 5519 	mls	r5, ip, r9, r5
 8000e12:	fa1f f883 	uxth.w	r8, r3
 8000e16:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000e1a:	fb09 f408 	mul.w	r4, r9, r8
 8000e1e:	42ac      	cmp	r4, r5
 8000e20:	fa02 f201 	lsl.w	r2, r2, r1
 8000e24:	fa00 fa01 	lsl.w	sl, r0, r1
 8000e28:	d908      	bls.n	8000e3c <__udivmoddi4+0x244>
 8000e2a:	18ed      	adds	r5, r5, r3
 8000e2c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e30:	d243      	bcs.n	8000eba <__udivmoddi4+0x2c2>
 8000e32:	42ac      	cmp	r4, r5
 8000e34:	d941      	bls.n	8000eba <__udivmoddi4+0x2c2>
 8000e36:	f1a9 0902 	sub.w	r9, r9, #2
 8000e3a:	441d      	add	r5, r3
 8000e3c:	1b2d      	subs	r5, r5, r4
 8000e3e:	fa1f fe8e 	uxth.w	lr, lr
 8000e42:	fbb5 f0fc 	udiv	r0, r5, ip
 8000e46:	fb0c 5510 	mls	r5, ip, r0, r5
 8000e4a:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000e4e:	fb00 f808 	mul.w	r8, r0, r8
 8000e52:	45a0      	cmp	r8, r4
 8000e54:	d907      	bls.n	8000e66 <__udivmoddi4+0x26e>
 8000e56:	18e4      	adds	r4, r4, r3
 8000e58:	f100 35ff 	add.w	r5, r0, #4294967295
 8000e5c:	d229      	bcs.n	8000eb2 <__udivmoddi4+0x2ba>
 8000e5e:	45a0      	cmp	r8, r4
 8000e60:	d927      	bls.n	8000eb2 <__udivmoddi4+0x2ba>
 8000e62:	3802      	subs	r0, #2
 8000e64:	441c      	add	r4, r3
 8000e66:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e6a:	eba4 0408 	sub.w	r4, r4, r8
 8000e6e:	fba0 8902 	umull	r8, r9, r0, r2
 8000e72:	454c      	cmp	r4, r9
 8000e74:	46c6      	mov	lr, r8
 8000e76:	464d      	mov	r5, r9
 8000e78:	d315      	bcc.n	8000ea6 <__udivmoddi4+0x2ae>
 8000e7a:	d012      	beq.n	8000ea2 <__udivmoddi4+0x2aa>
 8000e7c:	b156      	cbz	r6, 8000e94 <__udivmoddi4+0x29c>
 8000e7e:	ebba 030e 	subs.w	r3, sl, lr
 8000e82:	eb64 0405 	sbc.w	r4, r4, r5
 8000e86:	fa04 f707 	lsl.w	r7, r4, r7
 8000e8a:	40cb      	lsrs	r3, r1
 8000e8c:	431f      	orrs	r7, r3
 8000e8e:	40cc      	lsrs	r4, r1
 8000e90:	6037      	str	r7, [r6, #0]
 8000e92:	6074      	str	r4, [r6, #4]
 8000e94:	2100      	movs	r1, #0
 8000e96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e9a:	4618      	mov	r0, r3
 8000e9c:	e6f8      	b.n	8000c90 <__udivmoddi4+0x98>
 8000e9e:	4690      	mov	r8, r2
 8000ea0:	e6e0      	b.n	8000c64 <__udivmoddi4+0x6c>
 8000ea2:	45c2      	cmp	sl, r8
 8000ea4:	d2ea      	bcs.n	8000e7c <__udivmoddi4+0x284>
 8000ea6:	ebb8 0e02 	subs.w	lr, r8, r2
 8000eaa:	eb69 0503 	sbc.w	r5, r9, r3
 8000eae:	3801      	subs	r0, #1
 8000eb0:	e7e4      	b.n	8000e7c <__udivmoddi4+0x284>
 8000eb2:	4628      	mov	r0, r5
 8000eb4:	e7d7      	b.n	8000e66 <__udivmoddi4+0x26e>
 8000eb6:	4640      	mov	r0, r8
 8000eb8:	e791      	b.n	8000dde <__udivmoddi4+0x1e6>
 8000eba:	4681      	mov	r9, r0
 8000ebc:	e7be      	b.n	8000e3c <__udivmoddi4+0x244>
 8000ebe:	4601      	mov	r1, r0
 8000ec0:	e778      	b.n	8000db4 <__udivmoddi4+0x1bc>
 8000ec2:	3802      	subs	r0, #2
 8000ec4:	443c      	add	r4, r7
 8000ec6:	e745      	b.n	8000d54 <__udivmoddi4+0x15c>
 8000ec8:	4608      	mov	r0, r1
 8000eca:	e708      	b.n	8000cde <__udivmoddi4+0xe6>
 8000ecc:	f1a8 0802 	sub.w	r8, r8, #2
 8000ed0:	443d      	add	r5, r7
 8000ed2:	e72b      	b.n	8000d2c <__udivmoddi4+0x134>

08000ed4 <__aeabi_idiv0>:
 8000ed4:	4770      	bx	lr
 8000ed6:	bf00      	nop

08000ed8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000ed8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000f10 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000edc:	480d      	ldr	r0, [pc, #52]	; (8000f14 <LoopForever+0x6>)
  ldr r1, =_edata
 8000ede:	490e      	ldr	r1, [pc, #56]	; (8000f18 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000ee0:	4a0e      	ldr	r2, [pc, #56]	; (8000f1c <LoopForever+0xe>)
  movs r3, #0
 8000ee2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ee4:	e002      	b.n	8000eec <LoopCopyDataInit>

08000ee6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ee6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ee8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000eea:	3304      	adds	r3, #4

08000eec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000eec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000eee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ef0:	d3f9      	bcc.n	8000ee6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000ef2:	4a0b      	ldr	r2, [pc, #44]	; (8000f20 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000ef4:	4c0b      	ldr	r4, [pc, #44]	; (8000f24 <LoopForever+0x16>)
  movs r3, #0
 8000ef6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ef8:	e001      	b.n	8000efe <LoopFillZerobss>

08000efa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000efa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000efc:	3204      	adds	r2, #4

08000efe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000efe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000f00:	d3fb      	bcc.n	8000efa <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000f02:	f001 fc01 	bl	8002708 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000f06:	f00c fa73 	bl	800d3f0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000f0a:	f000 fd37 	bl	800197c <main>

08000f0e <LoopForever>:

LoopForever:
    b LoopForever
 8000f0e:	e7fe      	b.n	8000f0e <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000f10:	2000a000 	.word	0x2000a000
  ldr r0, =_sdata
 8000f14:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000f18:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 8000f1c:	0800de30 	.word	0x0800de30
  ldr r2, =_sbss
 8000f20:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 8000f24:	20001498 	.word	0x20001498

08000f28 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000f28:	e7fe      	b.n	8000f28 <ADC1_2_IRQHandler>
	...

08000f2c <set_time>:
static void MX_RTC_Init(void);
static void MX_TIM6_Init(void);
static void MX_TIM7_Init(void);
/* USER CODE BEGIN PFP */

void set_time(time t_init){
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	b088      	sub	sp, #32
 8000f30:	af00      	add	r7, sp, #0
 8000f32:	463b      	mov	r3, r7
 8000f34:	e883 0003 	stmia.w	r3, {r0, r1}
	RTC_TimeTypeDef sTime = {0};
 8000f38:	f107 030c 	add.w	r3, r7, #12
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	601a      	str	r2, [r3, #0]
 8000f40:	605a      	str	r2, [r3, #4]
 8000f42:	609a      	str	r2, [r3, #8]
 8000f44:	60da      	str	r2, [r3, #12]
 8000f46:	611a      	str	r2, [r3, #16]
	RTC_DateTypeDef sDate = {0};
 8000f48:	2300      	movs	r3, #0
 8000f4a:	60bb      	str	r3, [r7, #8]

	sTime.Hours = t_init.hour;
 8000f4c:	78bb      	ldrb	r3, [r7, #2]
 8000f4e:	733b      	strb	r3, [r7, #12]
	sTime.Minutes = t_init.min;
 8000f50:	787b      	ldrb	r3, [r7, #1]
 8000f52:	737b      	strb	r3, [r7, #13]
	sTime.Seconds = 0;
 8000f54:	2300      	movs	r3, #0
 8000f56:	73bb      	strb	r3, [r7, #14]
	sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000f58:	2300      	movs	r3, #0
 8000f5a:	61bb      	str	r3, [r7, #24]
	sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000f5c:	2300      	movs	r3, #0
 8000f5e:	61fb      	str	r3, [r7, #28]
	if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 8000f60:	f107 030c 	add.w	r3, r7, #12
 8000f64:	2200      	movs	r2, #0
 8000f66:	4619      	mov	r1, r3
 8000f68:	480f      	ldr	r0, [pc, #60]	; (8000fa8 <set_time+0x7c>)
 8000f6a:	f004 f97a 	bl	8005262 <HAL_RTC_SetTime>
 8000f6e:	4603      	mov	r3, r0
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	d001      	beq.n	8000f78 <set_time+0x4c>
	{
		Error_Handler();
 8000f74:	f001 f9a2 	bl	80022bc <Error_Handler>
	}
	sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8000f78:	2301      	movs	r3, #1
 8000f7a:	723b      	strb	r3, [r7, #8]
	sDate.Month = RTC_MONTH_JANUARY;
 8000f7c:	2301      	movs	r3, #1
 8000f7e:	727b      	strb	r3, [r7, #9]
	sDate.Date = 0x1;
 8000f80:	2301      	movs	r3, #1
 8000f82:	72bb      	strb	r3, [r7, #10]
	sDate.Year = 0x20;
 8000f84:	2320      	movs	r3, #32
 8000f86:	72fb      	strb	r3, [r7, #11]

	if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 8000f88:	f107 0308 	add.w	r3, r7, #8
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	4619      	mov	r1, r3
 8000f90:	4805      	ldr	r0, [pc, #20]	; (8000fa8 <set_time+0x7c>)
 8000f92:	f004 fa81 	bl	8005498 <HAL_RTC_SetDate>
 8000f96:	4603      	mov	r3, r0
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d001      	beq.n	8000fa0 <set_time+0x74>
	{
		Error_Handler();
 8000f9c:	f001 f98e 	bl	80022bc <Error_Handler>
	}
//	HAL_RTCEx_BKUPWrite(&hrtc,PTC_B)
}
 8000fa0:	bf00      	nop
 8000fa2:	3720      	adds	r7, #32
 8000fa4:	46bd      	mov	sp, r7
 8000fa6:	bd80      	pop	{r7, pc}
 8000fa8:	20001004 	.word	0x20001004

08000fac <read_time>:
time read_time(){
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b08a      	sub	sp, #40	; 0x28
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	6078      	str	r0, [r7, #4]
	time t= {0};
 8000fb4:	f107 0320 	add.w	r3, r7, #32
 8000fb8:	2200      	movs	r2, #0
 8000fba:	601a      	str	r2, [r3, #0]
 8000fbc:	809a      	strh	r2, [r3, #4]

	RTC_TimeTypeDef gTime = {0};
 8000fbe:	f107 030c 	add.w	r3, r7, #12
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	601a      	str	r2, [r3, #0]
 8000fc6:	605a      	str	r2, [r3, #4]
 8000fc8:	609a      	str	r2, [r3, #8]
 8000fca:	60da      	str	r2, [r3, #12]
 8000fcc:	611a      	str	r2, [r3, #16]
	RTC_DateTypeDef gDate = {0};
 8000fce:	2300      	movs	r3, #0
 8000fd0:	60bb      	str	r3, [r7, #8]

	HAL_RTC_GetTime(&hrtc, &gTime,RTC_FORMAT_BIN);
 8000fd2:	f107 030c 	add.w	r3, r7, #12
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	4619      	mov	r1, r3
 8000fda:	4814      	ldr	r0, [pc, #80]	; (800102c <read_time+0x80>)
 8000fdc:	f004 f9fe 	bl	80053dc <HAL_RTC_GetTime>
	HAL_RTC_GetDate(&hrtc, &gDate,RTC_FORMAT_BIN);
 8000fe0:	f107 0308 	add.w	r3, r7, #8
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	4619      	mov	r1, r3
 8000fe8:	4810      	ldr	r0, [pc, #64]	; (800102c <read_time+0x80>)
 8000fea:	f004 fafc 	bl	80055e6 <HAL_RTC_GetDate>


	t.year = gDate.Year;
 8000fee:	7afb      	ldrb	r3, [r7, #11]
 8000ff0:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	t.mon = gDate.Month;
 8000ff4:	7a7b      	ldrb	r3, [r7, #9]
 8000ff6:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	t.day = gDate.Date;
 8000ffa:	7abb      	ldrb	r3, [r7, #10]
 8000ffc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	t.hour = gTime.Hours;
 8001000:	7b3b      	ldrb	r3, [r7, #12]
 8001002:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
	t.min = gTime.Minutes;
 8001006:	7b7b      	ldrb	r3, [r7, #13]
 8001008:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
	t.sec = gTime.Seconds;
 800100c:	7bbb      	ldrb	r3, [r7, #14]
 800100e:	f887 3020 	strb.w	r3, [r7, #32]

	return t;
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	461a      	mov	r2, r3
 8001016:	f107 0320 	add.w	r3, r7, #32
 800101a:	6818      	ldr	r0, [r3, #0]
 800101c:	6010      	str	r0, [r2, #0]
 800101e:	889b      	ldrh	r3, [r3, #4]
 8001020:	8093      	strh	r3, [r2, #4]
}
 8001022:	6878      	ldr	r0, [r7, #4]
 8001024:	3728      	adds	r7, #40	; 0x28
 8001026:	46bd      	mov	sp, r7
 8001028:	bd80      	pop	{r7, pc}
 800102a:	bf00      	nop
 800102c:	20001004 	.word	0x20001004

08001030 <set_pwm_otp>:

void set_pwm_otp(uint16_t val,uint8_t otp_nr){
 8001030:	b580      	push	{r7, lr}
 8001032:	b082      	sub	sp, #8
 8001034:	af00      	add	r7, sp, #0
 8001036:	4603      	mov	r3, r0
 8001038:	460a      	mov	r2, r1
 800103a:	80fb      	strh	r3, [r7, #6]
 800103c:	4613      	mov	r3, r2
 800103e:	717b      	strb	r3, [r7, #5]
	if(val > 100){
 8001040:	88fb      	ldrh	r3, [r7, #6]
 8001042:	2b64      	cmp	r3, #100	; 0x64
 8001044:	d921      	bls.n	800108a <set_pwm_otp+0x5a>
		switch(otp_nr){
 8001046:	797b      	ldrb	r3, [r7, #5]
 8001048:	2b01      	cmp	r3, #1
 800104a:	d004      	beq.n	8001056 <set_pwm_otp+0x26>
 800104c:	2b02      	cmp	r3, #2
 800104e:	d013      	beq.n	8001078 <set_pwm_otp+0x48>
 8001050:	2b00      	cmp	r3, #0
 8001052:	d009      	beq.n	8001068 <set_pwm_otp+0x38>
		}
	}
//	TIM2->CCR4 = 1430;	// PWM 1 piec 8,5V
//	  TIM3->CCR1 = 1093;	// PWM 2 solar 6,5V
//	  TIM3->CCR2 = 1010;	// PWM 3 cyrkulacja 6V
}
 8001054:	e042      	b.n	80010dc <set_pwm_otp+0xac>
			HAL_TIM_PWM_Start(&htim2,TIM_CHANNEL_4);
 8001056:	210c      	movs	r1, #12
 8001058:	4822      	ldr	r0, [pc, #136]	; (80010e4 <set_pwm_otp+0xb4>)
 800105a:	f005 fbcb 	bl	80067f4 <HAL_TIM_PWM_Start>
			TIM2->CCR4 = val;
 800105e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001062:	88fb      	ldrh	r3, [r7, #6]
 8001064:	6413      	str	r3, [r2, #64]	; 0x40
			break;
 8001066:	e039      	b.n	80010dc <set_pwm_otp+0xac>
			HAL_TIM_PWM_Start(&htim3,TIM_CHANNEL_1);
 8001068:	2100      	movs	r1, #0
 800106a:	481f      	ldr	r0, [pc, #124]	; (80010e8 <set_pwm_otp+0xb8>)
 800106c:	f005 fbc2 	bl	80067f4 <HAL_TIM_PWM_Start>
			TIM3->CCR1 = val;
 8001070:	4a1e      	ldr	r2, [pc, #120]	; (80010ec <set_pwm_otp+0xbc>)
 8001072:	88fb      	ldrh	r3, [r7, #6]
 8001074:	6353      	str	r3, [r2, #52]	; 0x34
			break;
 8001076:	e031      	b.n	80010dc <set_pwm_otp+0xac>
			HAL_TIM_PWM_Start(&htim3,TIM_CHANNEL_2);
 8001078:	2104      	movs	r1, #4
 800107a:	481b      	ldr	r0, [pc, #108]	; (80010e8 <set_pwm_otp+0xb8>)
 800107c:	f005 fbba 	bl	80067f4 <HAL_TIM_PWM_Start>
			TIM3->CCR2 = val;
 8001080:	4a1a      	ldr	r2, [pc, #104]	; (80010ec <set_pwm_otp+0xbc>)
 8001082:	88fb      	ldrh	r3, [r7, #6]
 8001084:	6393      	str	r3, [r2, #56]	; 0x38
			break;
 8001086:	bf00      	nop
 8001088:	e028      	b.n	80010dc <set_pwm_otp+0xac>
		switch(otp_nr){
 800108a:	797b      	ldrb	r3, [r7, #5]
 800108c:	2b01      	cmp	r3, #1
 800108e:	d004      	beq.n	800109a <set_pwm_otp+0x6a>
 8001090:	2b02      	cmp	r3, #2
 8001092:	d018      	beq.n	80010c6 <set_pwm_otp+0x96>
 8001094:	2b00      	cmp	r3, #0
 8001096:	d00b      	beq.n	80010b0 <set_pwm_otp+0x80>
}
 8001098:	e020      	b.n	80010dc <set_pwm_otp+0xac>
			TIM2->CCR4 = 0;
 800109a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800109e:	2200      	movs	r2, #0
 80010a0:	641a      	str	r2, [r3, #64]	; 0x40
			HAL_GPIO_WritePin(PWM_1_GPIO_Port,PWM_1_Pin,0);
 80010a2:	2200      	movs	r2, #0
 80010a4:	2108      	movs	r1, #8
 80010a6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80010aa:	f002 f835 	bl	8003118 <HAL_GPIO_WritePin>
			break;
 80010ae:	e015      	b.n	80010dc <set_pwm_otp+0xac>
			HAL_TIM_PWM_Stop(&htim3,TIM_CHANNEL_1);
 80010b0:	2100      	movs	r1, #0
 80010b2:	480d      	ldr	r0, [pc, #52]	; (80010e8 <set_pwm_otp+0xb8>)
 80010b4:	f005 fc9e 	bl	80069f4 <HAL_TIM_PWM_Stop>
			HAL_GPIO_WritePin(PWM_2_GPIO_Port,PWM_2_Pin,0);
 80010b8:	2200      	movs	r2, #0
 80010ba:	2140      	movs	r1, #64	; 0x40
 80010bc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80010c0:	f002 f82a 	bl	8003118 <HAL_GPIO_WritePin>
			break;
 80010c4:	e00a      	b.n	80010dc <set_pwm_otp+0xac>
			HAL_TIM_PWM_Stop(&htim3,TIM_CHANNEL_2);
 80010c6:	2104      	movs	r1, #4
 80010c8:	4807      	ldr	r0, [pc, #28]	; (80010e8 <set_pwm_otp+0xb8>)
 80010ca:	f005 fc93 	bl	80069f4 <HAL_TIM_PWM_Stop>
			HAL_GPIO_WritePin(PWM_3_GPIO_Port,PWM_3_Pin,0);
 80010ce:	2200      	movs	r2, #0
 80010d0:	2180      	movs	r1, #128	; 0x80
 80010d2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80010d6:	f002 f81f 	bl	8003118 <HAL_GPIO_WritePin>
			break;
 80010da:	bf00      	nop
}
 80010dc:	bf00      	nop
 80010de:	3708      	adds	r7, #8
 80010e0:	46bd      	mov	sp, r7
 80010e2:	bd80      	pop	{r7, pc}
 80010e4:	20001088 	.word	0x20001088
 80010e8:	20000f50 	.word	0x20000f50
 80010ec:	40000400 	.word	0x40000400

080010f0 <HAL_TIM_PeriodElapsedCallback>:
//}
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 80010f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80010f2:	b09f      	sub	sp, #124	; 0x7c
 80010f4:	af18      	add	r7, sp, #96	; 0x60
 80010f6:	6078      	str	r0, [r7, #4]
	uint8_t i,btn_name;
	if(htim->Instance == TIM7){
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	4abc      	ldr	r2, [pc, #752]	; (80013f0 <HAL_TIM_PeriodElapsedCallback+0x300>)
 80010fe:	4293      	cmp	r3, r2
 8001100:	f040 8248 	bne.w	8001594 <HAL_TIM_PeriodElapsedCallback+0x4a4>
//		point ts_p = get_pos();
		if(ts_p.p != NO_TOUCH){
 8001104:	4bbb      	ldr	r3, [pc, #748]	; (80013f4 <HAL_TIM_PeriodElapsedCallback+0x304>)
 8001106:	791b      	ldrb	r3, [r3, #4]
 8001108:	2b10      	cmp	r3, #16
 800110a:	f000 8243 	beq.w	8001594 <HAL_TIM_PeriodElapsedCallback+0x4a4>
			switch(cr_screen.menu_state){
 800110e:	4bba      	ldr	r3, [pc, #744]	; (80013f8 <HAL_TIM_PeriodElapsedCallback+0x308>)
 8001110:	f893 3190 	ldrb.w	r3, [r3, #400]	; 0x190
 8001114:	2b04      	cmp	r3, #4
 8001116:	f200 823d 	bhi.w	8001594 <HAL_TIM_PeriodElapsedCallback+0x4a4>
 800111a:	a201      	add	r2, pc, #4	; (adr r2, 8001120 <HAL_TIM_PeriodElapsedCallback+0x30>)
 800111c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001120:	08001135 	.word	0x08001135
 8001124:	08001207 	.word	0x08001207
 8001128:	080013e7 	.word	0x080013e7
 800112c:	080013e7 	.word	0x080013e7
 8001130:	080013e7 	.word	0x080013e7

			case MAIN_SCREEN:
				if(ts_p.x > cr_screen.btn_x[MAIN_SCREEN][0] &&
 8001134:	4baf      	ldr	r3, [pc, #700]	; (80013f4 <HAL_TIM_PeriodElapsedCallback+0x304>)
 8001136:	881a      	ldrh	r2, [r3, #0]
 8001138:	4baf      	ldr	r3, [pc, #700]	; (80013f8 <HAL_TIM_PeriodElapsedCallback+0x308>)
 800113a:	881b      	ldrh	r3, [r3, #0]
 800113c:	429a      	cmp	r2, r3
 800113e:	f240 8224 	bls.w	800158a <HAL_TIM_PeriodElapsedCallback+0x49a>
						ts_p.x < (cr_screen.btn_x[cr_screen.menu_state][0] + cr_screen.btn_x_w[cr_screen.menu_state][0]) &&
 8001142:	4bac      	ldr	r3, [pc, #688]	; (80013f4 <HAL_TIM_PeriodElapsedCallback+0x304>)
 8001144:	881b      	ldrh	r3, [r3, #0]
 8001146:	4618      	mov	r0, r3
 8001148:	4bab      	ldr	r3, [pc, #684]	; (80013f8 <HAL_TIM_PeriodElapsedCallback+0x308>)
 800114a:	f893 3190 	ldrb.w	r3, [r3, #400]	; 0x190
 800114e:	4619      	mov	r1, r3
 8001150:	4aa9      	ldr	r2, [pc, #676]	; (80013f8 <HAL_TIM_PeriodElapsedCallback+0x308>)
 8001152:	460b      	mov	r3, r1
 8001154:	009b      	lsls	r3, r3, #2
 8001156:	440b      	add	r3, r1
 8001158:	009b      	lsls	r3, r3, #2
 800115a:	4413      	add	r3, r2
 800115c:	881b      	ldrh	r3, [r3, #0]
 800115e:	461c      	mov	r4, r3
 8001160:	4ba5      	ldr	r3, [pc, #660]	; (80013f8 <HAL_TIM_PeriodElapsedCallback+0x308>)
 8001162:	f893 3190 	ldrb.w	r3, [r3, #400]	; 0x190
 8001166:	4619      	mov	r1, r3
 8001168:	4aa3      	ldr	r2, [pc, #652]	; (80013f8 <HAL_TIM_PeriodElapsedCallback+0x308>)
 800116a:	460b      	mov	r3, r1
 800116c:	009b      	lsls	r3, r3, #2
 800116e:	440b      	add	r3, r1
 8001170:	009b      	lsls	r3, r3, #2
 8001172:	4413      	add	r3, r2
 8001174:	3364      	adds	r3, #100	; 0x64
 8001176:	881b      	ldrh	r3, [r3, #0]
 8001178:	4423      	add	r3, r4
				if(ts_p.x > cr_screen.btn_x[MAIN_SCREEN][0] &&
 800117a:	4298      	cmp	r0, r3
 800117c:	f280 8205 	bge.w	800158a <HAL_TIM_PeriodElapsedCallback+0x49a>
						ts_p.y > cr_screen.btn_y[cr_screen.menu_state][0] &&
 8001180:	4b9c      	ldr	r3, [pc, #624]	; (80013f4 <HAL_TIM_PeriodElapsedCallback+0x304>)
 8001182:	885a      	ldrh	r2, [r3, #2]
 8001184:	4b9c      	ldr	r3, [pc, #624]	; (80013f8 <HAL_TIM_PeriodElapsedCallback+0x308>)
 8001186:	f893 3190 	ldrb.w	r3, [r3, #400]	; 0x190
 800118a:	4618      	mov	r0, r3
 800118c:	499a      	ldr	r1, [pc, #616]	; (80013f8 <HAL_TIM_PeriodElapsedCallback+0x308>)
 800118e:	4603      	mov	r3, r0
 8001190:	009b      	lsls	r3, r3, #2
 8001192:	4403      	add	r3, r0
 8001194:	009b      	lsls	r3, r3, #2
 8001196:	440b      	add	r3, r1
 8001198:	33c8      	adds	r3, #200	; 0xc8
 800119a:	881b      	ldrh	r3, [r3, #0]
						ts_p.x < (cr_screen.btn_x[cr_screen.menu_state][0] + cr_screen.btn_x_w[cr_screen.menu_state][0]) &&
 800119c:	429a      	cmp	r2, r3
 800119e:	f240 81f4 	bls.w	800158a <HAL_TIM_PeriodElapsedCallback+0x49a>
						ts_p.y < (cr_screen.btn_y[cr_screen.menu_state][0] + cr_screen.btn_y_h[cr_screen.menu_state][0])){
 80011a2:	4b94      	ldr	r3, [pc, #592]	; (80013f4 <HAL_TIM_PeriodElapsedCallback+0x304>)
 80011a4:	885b      	ldrh	r3, [r3, #2]
 80011a6:	4618      	mov	r0, r3
 80011a8:	4b93      	ldr	r3, [pc, #588]	; (80013f8 <HAL_TIM_PeriodElapsedCallback+0x308>)
 80011aa:	f893 3190 	ldrb.w	r3, [r3, #400]	; 0x190
 80011ae:	4619      	mov	r1, r3
 80011b0:	4a91      	ldr	r2, [pc, #580]	; (80013f8 <HAL_TIM_PeriodElapsedCallback+0x308>)
 80011b2:	460b      	mov	r3, r1
 80011b4:	009b      	lsls	r3, r3, #2
 80011b6:	440b      	add	r3, r1
 80011b8:	009b      	lsls	r3, r3, #2
 80011ba:	4413      	add	r3, r2
 80011bc:	33c8      	adds	r3, #200	; 0xc8
 80011be:	881b      	ldrh	r3, [r3, #0]
 80011c0:	461c      	mov	r4, r3
 80011c2:	4b8d      	ldr	r3, [pc, #564]	; (80013f8 <HAL_TIM_PeriodElapsedCallback+0x308>)
 80011c4:	f893 3190 	ldrb.w	r3, [r3, #400]	; 0x190
 80011c8:	4619      	mov	r1, r3
 80011ca:	4a8b      	ldr	r2, [pc, #556]	; (80013f8 <HAL_TIM_PeriodElapsedCallback+0x308>)
 80011cc:	460b      	mov	r3, r1
 80011ce:	009b      	lsls	r3, r3, #2
 80011d0:	440b      	add	r3, r1
 80011d2:	009b      	lsls	r3, r3, #2
 80011d4:	4413      	add	r3, r2
 80011d6:	f503 7396 	add.w	r3, r3, #300	; 0x12c
 80011da:	881b      	ldrh	r3, [r3, #0]
 80011dc:	4423      	add	r3, r4
						ts_p.y > cr_screen.btn_y[cr_screen.menu_state][0] &&
 80011de:	4298      	cmp	r0, r3
 80011e0:	f280 81d3 	bge.w	800158a <HAL_TIM_PeriodElapsedCallback+0x49a>
//					LCD_FillScreen(BLACK);
//					print_main_menu_screen();
					cr_screen.menu_state = MAIN_MENU;
 80011e4:	4b84      	ldr	r3, [pc, #528]	; (80013f8 <HAL_TIM_PeriodElapsedCallback+0x308>)
 80011e6:	2201      	movs	r2, #1
 80011e8:	f883 2190 	strb.w	r2, [r3, #400]	; 0x190
					 print_screen(cr_screen.menu_state);
 80011ec:	4b82      	ldr	r3, [pc, #520]	; (80013f8 <HAL_TIM_PeriodElapsedCallback+0x308>)
 80011ee:	f893 3190 	ldrb.w	r3, [r3, #400]	; 0x190
 80011f2:	4618      	mov	r0, r3
 80011f4:	f008 f900 	bl	80093f8 <print_screen>
					 ts_p.x = 0xFF;
 80011f8:	4b7e      	ldr	r3, [pc, #504]	; (80013f4 <HAL_TIM_PeriodElapsedCallback+0x304>)
 80011fa:	22ff      	movs	r2, #255	; 0xff
 80011fc:	801a      	strh	r2, [r3, #0]
					 ts_p.y = 0xFF;
 80011fe:	4b7d      	ldr	r3, [pc, #500]	; (80013f4 <HAL_TIM_PeriodElapsedCallback+0x304>)
 8001200:	22ff      	movs	r2, #255	; 0xff
 8001202:	805a      	strh	r2, [r3, #2]
//					 return;

				}
				break;
 8001204:	e1c1      	b.n	800158a <HAL_TIM_PeriodElapsedCallback+0x49a>

			case MAIN_MENU:
//				uint8_t i,btn_name;
				btn_name = NO_TOUCH;
 8001206:	2310      	movs	r3, #16
 8001208:	75bb      	strb	r3, [r7, #22]
				for(i=0;i<4;i++){
 800120a:	2300      	movs	r3, #0
 800120c:	75fb      	strb	r3, [r7, #23]
 800120e:	e06e      	b.n	80012ee <HAL_TIM_PeriodElapsedCallback+0x1fe>
					if(ts_p.x > cr_screen.btn_x[cr_screen.menu_state][i] &&
 8001210:	4b78      	ldr	r3, [pc, #480]	; (80013f4 <HAL_TIM_PeriodElapsedCallback+0x304>)
 8001212:	881a      	ldrh	r2, [r3, #0]
 8001214:	4b78      	ldr	r3, [pc, #480]	; (80013f8 <HAL_TIM_PeriodElapsedCallback+0x308>)
 8001216:	f893 3190 	ldrb.w	r3, [r3, #400]	; 0x190
 800121a:	461c      	mov	r4, r3
 800121c:	7df9      	ldrb	r1, [r7, #23]
 800121e:	4876      	ldr	r0, [pc, #472]	; (80013f8 <HAL_TIM_PeriodElapsedCallback+0x308>)
 8001220:	4623      	mov	r3, r4
 8001222:	009b      	lsls	r3, r3, #2
 8001224:	4423      	add	r3, r4
 8001226:	005b      	lsls	r3, r3, #1
 8001228:	440b      	add	r3, r1
 800122a:	f830 3013 	ldrh.w	r3, [r0, r3, lsl #1]
 800122e:	429a      	cmp	r2, r3
 8001230:	d95a      	bls.n	80012e8 <HAL_TIM_PeriodElapsedCallback+0x1f8>
							ts_p.x < (cr_screen.btn_x[cr_screen.menu_state][i] + cr_screen.btn_x_w[cr_screen.menu_state][i]) &&
 8001232:	4b70      	ldr	r3, [pc, #448]	; (80013f4 <HAL_TIM_PeriodElapsedCallback+0x304>)
 8001234:	881b      	ldrh	r3, [r3, #0]
 8001236:	461c      	mov	r4, r3
 8001238:	4b6f      	ldr	r3, [pc, #444]	; (80013f8 <HAL_TIM_PeriodElapsedCallback+0x308>)
 800123a:	f893 3190 	ldrb.w	r3, [r3, #400]	; 0x190
 800123e:	4618      	mov	r0, r3
 8001240:	7dfa      	ldrb	r2, [r7, #23]
 8001242:	496d      	ldr	r1, [pc, #436]	; (80013f8 <HAL_TIM_PeriodElapsedCallback+0x308>)
 8001244:	4603      	mov	r3, r0
 8001246:	009b      	lsls	r3, r3, #2
 8001248:	4403      	add	r3, r0
 800124a:	005b      	lsls	r3, r3, #1
 800124c:	4413      	add	r3, r2
 800124e:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8001252:	461d      	mov	r5, r3
 8001254:	4b68      	ldr	r3, [pc, #416]	; (80013f8 <HAL_TIM_PeriodElapsedCallback+0x308>)
 8001256:	f893 3190 	ldrb.w	r3, [r3, #400]	; 0x190
 800125a:	4618      	mov	r0, r3
 800125c:	7dfa      	ldrb	r2, [r7, #23]
 800125e:	4966      	ldr	r1, [pc, #408]	; (80013f8 <HAL_TIM_PeriodElapsedCallback+0x308>)
 8001260:	4603      	mov	r3, r0
 8001262:	009b      	lsls	r3, r3, #2
 8001264:	4403      	add	r3, r0
 8001266:	005b      	lsls	r3, r3, #1
 8001268:	4413      	add	r3, r2
 800126a:	3330      	adds	r3, #48	; 0x30
 800126c:	005b      	lsls	r3, r3, #1
 800126e:	440b      	add	r3, r1
 8001270:	889b      	ldrh	r3, [r3, #4]
 8001272:	442b      	add	r3, r5
					if(ts_p.x > cr_screen.btn_x[cr_screen.menu_state][i] &&
 8001274:	429c      	cmp	r4, r3
 8001276:	da37      	bge.n	80012e8 <HAL_TIM_PeriodElapsedCallback+0x1f8>
							ts_p.y > cr_screen.btn_y[cr_screen.menu_state][i] &&
 8001278:	4b5e      	ldr	r3, [pc, #376]	; (80013f4 <HAL_TIM_PeriodElapsedCallback+0x304>)
 800127a:	885a      	ldrh	r2, [r3, #2]
 800127c:	4b5e      	ldr	r3, [pc, #376]	; (80013f8 <HAL_TIM_PeriodElapsedCallback+0x308>)
 800127e:	f893 3190 	ldrb.w	r3, [r3, #400]	; 0x190
 8001282:	461c      	mov	r4, r3
 8001284:	7df9      	ldrb	r1, [r7, #23]
 8001286:	485c      	ldr	r0, [pc, #368]	; (80013f8 <HAL_TIM_PeriodElapsedCallback+0x308>)
 8001288:	4623      	mov	r3, r4
 800128a:	009b      	lsls	r3, r3, #2
 800128c:	4423      	add	r3, r4
 800128e:	005b      	lsls	r3, r3, #1
 8001290:	440b      	add	r3, r1
 8001292:	3364      	adds	r3, #100	; 0x64
 8001294:	f830 3013 	ldrh.w	r3, [r0, r3, lsl #1]
							ts_p.x < (cr_screen.btn_x[cr_screen.menu_state][i] + cr_screen.btn_x_w[cr_screen.menu_state][i]) &&
 8001298:	429a      	cmp	r2, r3
 800129a:	d925      	bls.n	80012e8 <HAL_TIM_PeriodElapsedCallback+0x1f8>
							ts_p.y < (cr_screen.btn_y[cr_screen.menu_state][i] + cr_screen.btn_y_h[cr_screen.menu_state][i])){
 800129c:	4b55      	ldr	r3, [pc, #340]	; (80013f4 <HAL_TIM_PeriodElapsedCallback+0x304>)
 800129e:	885b      	ldrh	r3, [r3, #2]
 80012a0:	461c      	mov	r4, r3
 80012a2:	4b55      	ldr	r3, [pc, #340]	; (80013f8 <HAL_TIM_PeriodElapsedCallback+0x308>)
 80012a4:	f893 3190 	ldrb.w	r3, [r3, #400]	; 0x190
 80012a8:	4618      	mov	r0, r3
 80012aa:	7dfa      	ldrb	r2, [r7, #23]
 80012ac:	4952      	ldr	r1, [pc, #328]	; (80013f8 <HAL_TIM_PeriodElapsedCallback+0x308>)
 80012ae:	4603      	mov	r3, r0
 80012b0:	009b      	lsls	r3, r3, #2
 80012b2:	4403      	add	r3, r0
 80012b4:	005b      	lsls	r3, r3, #1
 80012b6:	4413      	add	r3, r2
 80012b8:	3364      	adds	r3, #100	; 0x64
 80012ba:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80012be:	461d      	mov	r5, r3
 80012c0:	4b4d      	ldr	r3, [pc, #308]	; (80013f8 <HAL_TIM_PeriodElapsedCallback+0x308>)
 80012c2:	f893 3190 	ldrb.w	r3, [r3, #400]	; 0x190
 80012c6:	4618      	mov	r0, r3
 80012c8:	7dfa      	ldrb	r2, [r7, #23]
 80012ca:	494b      	ldr	r1, [pc, #300]	; (80013f8 <HAL_TIM_PeriodElapsedCallback+0x308>)
 80012cc:	4603      	mov	r3, r0
 80012ce:	009b      	lsls	r3, r3, #2
 80012d0:	4403      	add	r3, r0
 80012d2:	005b      	lsls	r3, r3, #1
 80012d4:	4413      	add	r3, r2
 80012d6:	3394      	adds	r3, #148	; 0x94
 80012d8:	005b      	lsls	r3, r3, #1
 80012da:	440b      	add	r3, r1
 80012dc:	889b      	ldrh	r3, [r3, #4]
 80012de:	442b      	add	r3, r5
							ts_p.y > cr_screen.btn_y[cr_screen.menu_state][i] &&
 80012e0:	429c      	cmp	r4, r3
 80012e2:	da01      	bge.n	80012e8 <HAL_TIM_PeriodElapsedCallback+0x1f8>
						btn_name = i;
 80012e4:	7dfb      	ldrb	r3, [r7, #23]
 80012e6:	75bb      	strb	r3, [r7, #22]
				for(i=0;i<4;i++){
 80012e8:	7dfb      	ldrb	r3, [r7, #23]
 80012ea:	3301      	adds	r3, #1
 80012ec:	75fb      	strb	r3, [r7, #23]
 80012ee:	7dfb      	ldrb	r3, [r7, #23]
 80012f0:	2b03      	cmp	r3, #3
 80012f2:	d98d      	bls.n	8001210 <HAL_TIM_PeriodElapsedCallback+0x120>
					}
				}
				if(btn_name != NO_TOUCH){
 80012f4:	7dbb      	ldrb	r3, [r7, #22]
 80012f6:	2b10      	cmp	r3, #16
 80012f8:	f000 8149 	beq.w	800158e <HAL_TIM_PeriodElapsedCallback+0x49e>
					switch(btn_name){
 80012fc:	7dbb      	ldrb	r3, [r7, #22]
 80012fe:	2b03      	cmp	r3, #3
 8001300:	d86a      	bhi.n	80013d8 <HAL_TIM_PeriodElapsedCallback+0x2e8>
 8001302:	a201      	add	r2, pc, #4	; (adr r2, 8001308 <HAL_TIM_PeriodElapsedCallback+0x218>)
 8001304:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001308:	08001319 	.word	0x08001319
 800130c:	08001361 	.word	0x08001361
 8001310:	08001389 	.word	0x08001389
 8001314:	080013b1 	.word	0x080013b1
					case EXIT_BTN: // wyjcie do ekranu gwnego
						cr_screen.menu_state = MAIN_SCREEN;
 8001318:	4b37      	ldr	r3, [pc, #220]	; (80013f8 <HAL_TIM_PeriodElapsedCallback+0x308>)
 800131a:	2200      	movs	r2, #0
 800131c:	f883 2190 	strb.w	r2, [r3, #400]	; 0x190
//						print_screen(cr_screen.menu_state);
						update_main_screen(temp,t,diff_otp);
 8001320:	4e36      	ldr	r6, [pc, #216]	; (80013fc <HAL_TIM_PeriodElapsedCallback+0x30c>)
 8001322:	4b37      	ldr	r3, [pc, #220]	; (8001400 <HAL_TIM_PeriodElapsedCallback+0x310>)
 8001324:	ac0f      	add	r4, sp, #60	; 0x3c
 8001326:	461d      	mov	r5, r3
 8001328:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800132a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800132c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800132e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001330:	682b      	ldr	r3, [r5, #0]
 8001332:	6023      	str	r3, [r4, #0]
 8001334:	4a33      	ldr	r2, [pc, #204]	; (8001404 <HAL_TIM_PeriodElapsedCallback+0x314>)
 8001336:	ab0d      	add	r3, sp, #52	; 0x34
 8001338:	6810      	ldr	r0, [r2, #0]
 800133a:	6018      	str	r0, [r3, #0]
 800133c:	8892      	ldrh	r2, [r2, #4]
 800133e:	809a      	strh	r2, [r3, #4]
 8001340:	466d      	mov	r5, sp
 8001342:	f106 0410 	add.w	r4, r6, #16
 8001346:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001348:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800134a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800134c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800134e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001350:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001352:	6823      	ldr	r3, [r4, #0]
 8001354:	602b      	str	r3, [r5, #0]
 8001356:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 800135a:	f008 fdb1 	bl	8009ec0 <update_main_screen>
						break;
 800135e:	e03b      	b.n	80013d8 <HAL_TIM_PeriodElapsedCallback+0x2e8>

					case SET_TIME_BTN:
						get_time(t);
 8001360:	4b28      	ldr	r3, [pc, #160]	; (8001404 <HAL_TIM_PeriodElapsedCallback+0x314>)
 8001362:	681a      	ldr	r2, [r3, #0]
 8001364:	2100      	movs	r1, #0
 8001366:	4611      	mov	r1, r2
 8001368:	791a      	ldrb	r2, [r3, #4]
 800136a:	795b      	ldrb	r3, [r3, #5]
 800136c:	021b      	lsls	r3, r3, #8
 800136e:	431a      	orrs	r2, r3
 8001370:	2300      	movs	r3, #0
 8001372:	f362 030f 	bfi	r3, r2, #0, #16
 8001376:	4608      	mov	r0, r1
 8001378:	4619      	mov	r1, r3
 800137a:	f008 ff2b 	bl	800a1d4 <get_time>
						cr_screen.menu_state = TIME_SCREEN;
 800137e:	4b1e      	ldr	r3, [pc, #120]	; (80013f8 <HAL_TIM_PeriodElapsedCallback+0x308>)
 8001380:	2202      	movs	r2, #2
 8001382:	f883 2190 	strb.w	r2, [r3, #400]	; 0x190
//						print_screen(cr_screen.menu_state);
						break;
 8001386:	e027      	b.n	80013d8 <HAL_TIM_PeriodElapsedCallback+0x2e8>

					case SET_PUMP_T_MIN_BTN:
						get_diff_struct(diff_vals);
 8001388:	4b1f      	ldr	r3, [pc, #124]	; (8001408 <HAL_TIM_PeriodElapsedCallback+0x318>)
 800138a:	681a      	ldr	r2, [r3, #0]
 800138c:	2100      	movs	r1, #0
 800138e:	4611      	mov	r1, r2
 8001390:	791a      	ldrb	r2, [r3, #4]
 8001392:	795b      	ldrb	r3, [r3, #5]
 8001394:	021b      	lsls	r3, r3, #8
 8001396:	431a      	orrs	r2, r3
 8001398:	2300      	movs	r3, #0
 800139a:	f362 030f 	bfi	r3, r2, #0, #16
 800139e:	4608      	mov	r0, r1
 80013a0:	4619      	mov	r1, r3
 80013a2:	f007 fb37 	bl	8008a14 <get_diff_struct>
						cr_screen.menu_state = PUMP_T_MIN_SCREEN;
 80013a6:	4b14      	ldr	r3, [pc, #80]	; (80013f8 <HAL_TIM_PeriodElapsedCallback+0x308>)
 80013a8:	2203      	movs	r2, #3
 80013aa:	f883 2190 	strb.w	r2, [r3, #400]	; 0x190
						break;
 80013ae:	e013      	b.n	80013d8 <HAL_TIM_PeriodElapsedCallback+0x2e8>

					case SET_PUMP_T_MAX_BTN:
						get_diff_struct(diff_vals);
 80013b0:	4b15      	ldr	r3, [pc, #84]	; (8001408 <HAL_TIM_PeriodElapsedCallback+0x318>)
 80013b2:	681a      	ldr	r2, [r3, #0]
 80013b4:	2100      	movs	r1, #0
 80013b6:	4611      	mov	r1, r2
 80013b8:	791a      	ldrb	r2, [r3, #4]
 80013ba:	795b      	ldrb	r3, [r3, #5]
 80013bc:	021b      	lsls	r3, r3, #8
 80013be:	431a      	orrs	r2, r3
 80013c0:	2300      	movs	r3, #0
 80013c2:	f362 030f 	bfi	r3, r2, #0, #16
 80013c6:	4608      	mov	r0, r1
 80013c8:	4619      	mov	r1, r3
 80013ca:	f007 fb23 	bl	8008a14 <get_diff_struct>
						cr_screen.menu_state = PUMP_T_MAX_SCREEN;
 80013ce:	4b0a      	ldr	r3, [pc, #40]	; (80013f8 <HAL_TIM_PeriodElapsedCallback+0x308>)
 80013d0:	2204      	movs	r2, #4
 80013d2:	f883 2190 	strb.w	r2, [r3, #400]	; 0x190
						break;
 80013d6:	bf00      	nop

					}
					print_screen(cr_screen.menu_state);
 80013d8:	4b07      	ldr	r3, [pc, #28]	; (80013f8 <HAL_TIM_PeriodElapsedCallback+0x308>)
 80013da:	f893 3190 	ldrb.w	r3, [r3, #400]	; 0x190
 80013de:	4618      	mov	r0, r3
 80013e0:	f008 f80a 	bl	80093f8 <print_screen>
				}
				break;
 80013e4:	e0d3      	b.n	800158e <HAL_TIM_PeriodElapsedCallback+0x49e>

			case TIME_SCREEN:
			case PUMP_T_MIN_SCREEN:
			case PUMP_T_MAX_SCREEN:
//				t_in_timer = update_time_screen(ts_p);
				btn_name = NO_TOUCH;
 80013e6:	2310      	movs	r3, #16
 80013e8:	75bb      	strb	r3, [r7, #22]
				for(i=0;i<2;i++){
 80013ea:	2300      	movs	r3, #0
 80013ec:	75fb      	strb	r3, [r7, #23]
 80013ee:	e07c      	b.n	80014ea <HAL_TIM_PeriodElapsedCallback+0x3fa>
 80013f0:	40001400 	.word	0x40001400
 80013f4:	20000e0c 	.word	0x20000e0c
 80013f8:	200010d4 	.word	0x200010d4
 80013fc:	2000009c 	.word	0x2000009c
 8001400:	20001450 	.word	0x20001450
 8001404:	20000dfc 	.word	0x20000dfc
 8001408:	20001080 	.word	0x20001080
					if(ts_p.x > cr_screen.btn_x[cr_screen.menu_state][i] &&
 800140c:	4b83      	ldr	r3, [pc, #524]	; (800161c <HAL_TIM_PeriodElapsedCallback+0x52c>)
 800140e:	881a      	ldrh	r2, [r3, #0]
 8001410:	4b83      	ldr	r3, [pc, #524]	; (8001620 <HAL_TIM_PeriodElapsedCallback+0x530>)
 8001412:	f893 3190 	ldrb.w	r3, [r3, #400]	; 0x190
 8001416:	461c      	mov	r4, r3
 8001418:	7df9      	ldrb	r1, [r7, #23]
 800141a:	4881      	ldr	r0, [pc, #516]	; (8001620 <HAL_TIM_PeriodElapsedCallback+0x530>)
 800141c:	4623      	mov	r3, r4
 800141e:	009b      	lsls	r3, r3, #2
 8001420:	4423      	add	r3, r4
 8001422:	005b      	lsls	r3, r3, #1
 8001424:	440b      	add	r3, r1
 8001426:	f830 3013 	ldrh.w	r3, [r0, r3, lsl #1]
 800142a:	429a      	cmp	r2, r3
 800142c:	d95a      	bls.n	80014e4 <HAL_TIM_PeriodElapsedCallback+0x3f4>
							ts_p.x < (cr_screen.btn_x[cr_screen.menu_state][i] + cr_screen.btn_x_w[cr_screen.menu_state][i]) &&
 800142e:	4b7b      	ldr	r3, [pc, #492]	; (800161c <HAL_TIM_PeriodElapsedCallback+0x52c>)
 8001430:	881b      	ldrh	r3, [r3, #0]
 8001432:	461c      	mov	r4, r3
 8001434:	4b7a      	ldr	r3, [pc, #488]	; (8001620 <HAL_TIM_PeriodElapsedCallback+0x530>)
 8001436:	f893 3190 	ldrb.w	r3, [r3, #400]	; 0x190
 800143a:	4618      	mov	r0, r3
 800143c:	7dfa      	ldrb	r2, [r7, #23]
 800143e:	4978      	ldr	r1, [pc, #480]	; (8001620 <HAL_TIM_PeriodElapsedCallback+0x530>)
 8001440:	4603      	mov	r3, r0
 8001442:	009b      	lsls	r3, r3, #2
 8001444:	4403      	add	r3, r0
 8001446:	005b      	lsls	r3, r3, #1
 8001448:	4413      	add	r3, r2
 800144a:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800144e:	461d      	mov	r5, r3
 8001450:	4b73      	ldr	r3, [pc, #460]	; (8001620 <HAL_TIM_PeriodElapsedCallback+0x530>)
 8001452:	f893 3190 	ldrb.w	r3, [r3, #400]	; 0x190
 8001456:	4618      	mov	r0, r3
 8001458:	7dfa      	ldrb	r2, [r7, #23]
 800145a:	4971      	ldr	r1, [pc, #452]	; (8001620 <HAL_TIM_PeriodElapsedCallback+0x530>)
 800145c:	4603      	mov	r3, r0
 800145e:	009b      	lsls	r3, r3, #2
 8001460:	4403      	add	r3, r0
 8001462:	005b      	lsls	r3, r3, #1
 8001464:	4413      	add	r3, r2
 8001466:	3330      	adds	r3, #48	; 0x30
 8001468:	005b      	lsls	r3, r3, #1
 800146a:	440b      	add	r3, r1
 800146c:	889b      	ldrh	r3, [r3, #4]
 800146e:	442b      	add	r3, r5
					if(ts_p.x > cr_screen.btn_x[cr_screen.menu_state][i] &&
 8001470:	429c      	cmp	r4, r3
 8001472:	da37      	bge.n	80014e4 <HAL_TIM_PeriodElapsedCallback+0x3f4>
							ts_p.y > cr_screen.btn_y[cr_screen.menu_state][i] &&
 8001474:	4b69      	ldr	r3, [pc, #420]	; (800161c <HAL_TIM_PeriodElapsedCallback+0x52c>)
 8001476:	885a      	ldrh	r2, [r3, #2]
 8001478:	4b69      	ldr	r3, [pc, #420]	; (8001620 <HAL_TIM_PeriodElapsedCallback+0x530>)
 800147a:	f893 3190 	ldrb.w	r3, [r3, #400]	; 0x190
 800147e:	461c      	mov	r4, r3
 8001480:	7df9      	ldrb	r1, [r7, #23]
 8001482:	4867      	ldr	r0, [pc, #412]	; (8001620 <HAL_TIM_PeriodElapsedCallback+0x530>)
 8001484:	4623      	mov	r3, r4
 8001486:	009b      	lsls	r3, r3, #2
 8001488:	4423      	add	r3, r4
 800148a:	005b      	lsls	r3, r3, #1
 800148c:	440b      	add	r3, r1
 800148e:	3364      	adds	r3, #100	; 0x64
 8001490:	f830 3013 	ldrh.w	r3, [r0, r3, lsl #1]
							ts_p.x < (cr_screen.btn_x[cr_screen.menu_state][i] + cr_screen.btn_x_w[cr_screen.menu_state][i]) &&
 8001494:	429a      	cmp	r2, r3
 8001496:	d925      	bls.n	80014e4 <HAL_TIM_PeriodElapsedCallback+0x3f4>
							ts_p.y < (cr_screen.btn_y[cr_screen.menu_state][i] + cr_screen.btn_y_h[cr_screen.menu_state][i])){
 8001498:	4b60      	ldr	r3, [pc, #384]	; (800161c <HAL_TIM_PeriodElapsedCallback+0x52c>)
 800149a:	885b      	ldrh	r3, [r3, #2]
 800149c:	461c      	mov	r4, r3
 800149e:	4b60      	ldr	r3, [pc, #384]	; (8001620 <HAL_TIM_PeriodElapsedCallback+0x530>)
 80014a0:	f893 3190 	ldrb.w	r3, [r3, #400]	; 0x190
 80014a4:	4618      	mov	r0, r3
 80014a6:	7dfa      	ldrb	r2, [r7, #23]
 80014a8:	495d      	ldr	r1, [pc, #372]	; (8001620 <HAL_TIM_PeriodElapsedCallback+0x530>)
 80014aa:	4603      	mov	r3, r0
 80014ac:	009b      	lsls	r3, r3, #2
 80014ae:	4403      	add	r3, r0
 80014b0:	005b      	lsls	r3, r3, #1
 80014b2:	4413      	add	r3, r2
 80014b4:	3364      	adds	r3, #100	; 0x64
 80014b6:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80014ba:	461d      	mov	r5, r3
 80014bc:	4b58      	ldr	r3, [pc, #352]	; (8001620 <HAL_TIM_PeriodElapsedCallback+0x530>)
 80014be:	f893 3190 	ldrb.w	r3, [r3, #400]	; 0x190
 80014c2:	4618      	mov	r0, r3
 80014c4:	7dfa      	ldrb	r2, [r7, #23]
 80014c6:	4956      	ldr	r1, [pc, #344]	; (8001620 <HAL_TIM_PeriodElapsedCallback+0x530>)
 80014c8:	4603      	mov	r3, r0
 80014ca:	009b      	lsls	r3, r3, #2
 80014cc:	4403      	add	r3, r0
 80014ce:	005b      	lsls	r3, r3, #1
 80014d0:	4413      	add	r3, r2
 80014d2:	3394      	adds	r3, #148	; 0x94
 80014d4:	005b      	lsls	r3, r3, #1
 80014d6:	440b      	add	r3, r1
 80014d8:	889b      	ldrh	r3, [r3, #4]
 80014da:	442b      	add	r3, r5
							ts_p.y > cr_screen.btn_y[cr_screen.menu_state][i] &&
 80014dc:	429c      	cmp	r4, r3
 80014de:	da01      	bge.n	80014e4 <HAL_TIM_PeriodElapsedCallback+0x3f4>
						btn_name = i;
 80014e0:	7dfb      	ldrb	r3, [r7, #23]
 80014e2:	75bb      	strb	r3, [r7, #22]
				for(i=0;i<2;i++){
 80014e4:	7dfb      	ldrb	r3, [r7, #23]
 80014e6:	3301      	adds	r3, #1
 80014e8:	75fb      	strb	r3, [r7, #23]
 80014ea:	7dfb      	ldrb	r3, [r7, #23]
 80014ec:	2b01      	cmp	r3, #1
 80014ee:	d98d      	bls.n	800140c <HAL_TIM_PeriodElapsedCallback+0x31c>
					}
				}

				ts_p.p = NO_TOUCH;
 80014f0:	4b4a      	ldr	r3, [pc, #296]	; (800161c <HAL_TIM_PeriodElapsedCallback+0x52c>)
 80014f2:	2210      	movs	r2, #16
 80014f4:	711a      	strb	r2, [r3, #4]
				if(btn_name != NO_TOUCH){
 80014f6:	7dbb      	ldrb	r3, [r7, #22]
 80014f8:	2b10      	cmp	r3, #16
 80014fa:	d04a      	beq.n	8001592 <HAL_TIM_PeriodElapsedCallback+0x4a2>
					switch(btn_name){
 80014fc:	7dbb      	ldrb	r3, [r7, #22]
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d002      	beq.n	8001508 <HAL_TIM_PeriodElapsedCallback+0x418>
 8001502:	2b01      	cmp	r3, #1
 8001504:	d00b      	beq.n	800151e <HAL_TIM_PeriodElapsedCallback+0x42e>
						cr_screen.menu_state = MAIN_MENU;
						print_screen(cr_screen.menu_state);
						break;
					}
				}
				break;
 8001506:	e044      	b.n	8001592 <HAL_TIM_PeriodElapsedCallback+0x4a2>
						cr_screen.menu_state = MAIN_MENU;
 8001508:	4b45      	ldr	r3, [pc, #276]	; (8001620 <HAL_TIM_PeriodElapsedCallback+0x530>)
 800150a:	2201      	movs	r2, #1
 800150c:	f883 2190 	strb.w	r2, [r3, #400]	; 0x190
						print_screen(cr_screen.menu_state);
 8001510:	4b43      	ldr	r3, [pc, #268]	; (8001620 <HAL_TIM_PeriodElapsedCallback+0x530>)
 8001512:	f893 3190 	ldrb.w	r3, [r3, #400]	; 0x190
 8001516:	4618      	mov	r0, r3
 8001518:	f007 ff6e 	bl	80093f8 <print_screen>
						break;
 800151c:	e034      	b.n	8001588 <HAL_TIM_PeriodElapsedCallback+0x498>
						if(cr_screen.menu_state == TIME_SCREEN)set_time(t_in_timer);
 800151e:	4b40      	ldr	r3, [pc, #256]	; (8001620 <HAL_TIM_PeriodElapsedCallback+0x530>)
 8001520:	f893 3190 	ldrb.w	r3, [r3, #400]	; 0x190
 8001524:	2b02      	cmp	r3, #2
 8001526:	d10f      	bne.n	8001548 <HAL_TIM_PeriodElapsedCallback+0x458>
 8001528:	4b3e      	ldr	r3, [pc, #248]	; (8001624 <HAL_TIM_PeriodElapsedCallback+0x534>)
 800152a:	681a      	ldr	r2, [r3, #0]
 800152c:	2100      	movs	r1, #0
 800152e:	4611      	mov	r1, r2
 8001530:	791a      	ldrb	r2, [r3, #4]
 8001532:	795b      	ldrb	r3, [r3, #5]
 8001534:	021b      	lsls	r3, r3, #8
 8001536:	431a      	orrs	r2, r3
 8001538:	2300      	movs	r3, #0
 800153a:	f362 030f 	bfi	r3, r2, #0, #16
 800153e:	4608      	mov	r0, r1
 8001540:	4619      	mov	r1, r3
 8001542:	f7ff fcf3 	bl	8000f2c <set_time>
 8001546:	e014      	b.n	8001572 <HAL_TIM_PeriodElapsedCallback+0x482>
							diff_vals = diff_menu;
 8001548:	4b37      	ldr	r3, [pc, #220]	; (8001628 <HAL_TIM_PeriodElapsedCallback+0x538>)
 800154a:	4a38      	ldr	r2, [pc, #224]	; (800162c <HAL_TIM_PeriodElapsedCallback+0x53c>)
 800154c:	6811      	ldr	r1, [r2, #0]
 800154e:	6019      	str	r1, [r3, #0]
 8001550:	8892      	ldrh	r2, [r2, #4]
 8001552:	809a      	strh	r2, [r3, #4]
							Flash_save_diff(diff_vals);
 8001554:	4b34      	ldr	r3, [pc, #208]	; (8001628 <HAL_TIM_PeriodElapsedCallback+0x538>)
 8001556:	681a      	ldr	r2, [r3, #0]
 8001558:	2100      	movs	r1, #0
 800155a:	4611      	mov	r1, r2
 800155c:	791a      	ldrb	r2, [r3, #4]
 800155e:	795b      	ldrb	r3, [r3, #5]
 8001560:	021b      	lsls	r3, r3, #8
 8001562:	431a      	orrs	r2, r3
 8001564:	2300      	movs	r3, #0
 8001566:	f362 030f 	bfi	r3, r2, #0, #16
 800156a:	4608      	mov	r0, r1
 800156c:	4619      	mov	r1, r3
 800156e:	f006 fef3 	bl	8008358 <Flash_save_diff>
						cr_screen.menu_state = MAIN_MENU;
 8001572:	4b2b      	ldr	r3, [pc, #172]	; (8001620 <HAL_TIM_PeriodElapsedCallback+0x530>)
 8001574:	2201      	movs	r2, #1
 8001576:	f883 2190 	strb.w	r2, [r3, #400]	; 0x190
						print_screen(cr_screen.menu_state);
 800157a:	4b29      	ldr	r3, [pc, #164]	; (8001620 <HAL_TIM_PeriodElapsedCallback+0x530>)
 800157c:	f893 3190 	ldrb.w	r3, [r3, #400]	; 0x190
 8001580:	4618      	mov	r0, r3
 8001582:	f007 ff39 	bl	80093f8 <print_screen>
						break;
 8001586:	bf00      	nop
				break;
 8001588:	e003      	b.n	8001592 <HAL_TIM_PeriodElapsedCallback+0x4a2>
				break;
 800158a:	bf00      	nop
 800158c:	e002      	b.n	8001594 <HAL_TIM_PeriodElapsedCallback+0x4a4>
				break;
 800158e:	bf00      	nop
 8001590:	e000      	b.n	8001594 <HAL_TIM_PeriodElapsedCallback+0x4a4>
				break;
 8001592:	bf00      	nop

			}
		}
	}
	if(htim->Instance == TIM6){
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	4a25      	ldr	r2, [pc, #148]	; (8001630 <HAL_TIM_PeriodElapsedCallback+0x540>)
 800159a:	4293      	cmp	r3, r2
 800159c:	f040 81e6 	bne.w	800196c <HAL_TIM_PeriodElapsedCallback+0x87c>
//		temp.piec_t.temp =0;
//		temp.obieg_t.temp = -6;

		diff_otp.temp_diff[PIEC_DIFF] = temp.piec_t.temp - temp.zasobnik_t.temp;
 80015a0:	4b24      	ldr	r3, [pc, #144]	; (8001634 <HAL_TIM_PeriodElapsedCallback+0x544>)
 80015a2:	ed93 7a04 	vldr	s14, [r3, #16]
 80015a6:	4b23      	ldr	r3, [pc, #140]	; (8001634 <HAL_TIM_PeriodElapsedCallback+0x544>)
 80015a8:	edd3 7a00 	vldr	s15, [r3]
 80015ac:	ee77 7a67 	vsub.f32	s15, s14, s15
 80015b0:	4b21      	ldr	r3, [pc, #132]	; (8001638 <HAL_TIM_PeriodElapsedCallback+0x548>)
 80015b2:	edc3 7a01 	vstr	s15, [r3, #4]
		diff_otp.temp_diff[SOLAR_DIFF] = temp.solar_t.temp - temp.zasobnik_t.temp;
 80015b6:	4b1f      	ldr	r3, [pc, #124]	; (8001634 <HAL_TIM_PeriodElapsedCallback+0x544>)
 80015b8:	ed93 7a02 	vldr	s14, [r3, #8]
 80015bc:	4b1d      	ldr	r3, [pc, #116]	; (8001634 <HAL_TIM_PeriodElapsedCallback+0x544>)
 80015be:	edd3 7a00 	vldr	s15, [r3]
 80015c2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80015c6:	4b1c      	ldr	r3, [pc, #112]	; (8001638 <HAL_TIM_PeriodElapsedCallback+0x548>)
 80015c8:	edc3 7a00 	vstr	s15, [r3]
		diff_otp.temp_diff[OBIEG_DIFF] = temp.obieg_t.temp - temp.zasobnik_t.temp;
 80015cc:	4b19      	ldr	r3, [pc, #100]	; (8001634 <HAL_TIM_PeriodElapsedCallback+0x544>)
 80015ce:	ed93 7a06 	vldr	s14, [r3, #24]
 80015d2:	4b18      	ldr	r3, [pc, #96]	; (8001634 <HAL_TIM_PeriodElapsedCallback+0x544>)
 80015d4:	edd3 7a00 	vldr	s15, [r3]
 80015d8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80015dc:	4b16      	ldr	r3, [pc, #88]	; (8001638 <HAL_TIM_PeriodElapsedCallback+0x548>)
 80015de:	edc3 7a02 	vstr	s15, [r3, #8]

		uint8_t current_val = PIEC_DIFF,read_ok=0;
 80015e2:	2301      	movs	r3, #1
 80015e4:	757b      	strb	r3, [r7, #21]
 80015e6:	2300      	movs	r3, #0
 80015e8:	753b      	strb	r3, [r7, #20]
		for(current_val=0;current_val<2;current_val++){
 80015ea:	2300      	movs	r3, #0
 80015ec:	757b      	strb	r3, [r7, #21]
 80015ee:	e121      	b.n	8001834 <HAL_TIM_PeriodElapsedCallback+0x744>
			uint16_t pwm_min,pwm_max;
			float u_min,u_max;
			switch(current_val){
 80015f0:	7d7b      	ldrb	r3, [r7, #21]
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d002      	beq.n	80015fc <HAL_TIM_PeriodElapsedCallback+0x50c>
 80015f6:	2b01      	cmp	r3, #1
 80015f8:	d024      	beq.n	8001644 <HAL_TIM_PeriodElapsedCallback+0x554>
 80015fa:	e034      	b.n	8001666 <HAL_TIM_PeriodElapsedCallback+0x576>
			case SOLAR_DIFF:
				if(temp.solar_t.status == STATUS_OK)read_ok = 1;
 80015fc:	4b0d      	ldr	r3, [pc, #52]	; (8001634 <HAL_TIM_PeriodElapsedCallback+0x544>)
 80015fe:	7b1b      	ldrb	r3, [r3, #12]
 8001600:	2b01      	cmp	r3, #1
 8001602:	d101      	bne.n	8001608 <HAL_TIM_PeriodElapsedCallback+0x518>
 8001604:	2301      	movs	r3, #1
 8001606:	753b      	strb	r3, [r7, #20]
				pwm_min = SOLAR_PWM_MIN;
 8001608:	23ed      	movs	r3, #237	; 0xed
 800160a:	827b      	strh	r3, [r7, #18]
				pwm_max = SOLAR_PWM_MAX;
 800160c:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001610:	823b      	strh	r3, [r7, #16]
				u_min = SOLAR_U_MIN;
 8001612:	4b0a      	ldr	r3, [pc, #40]	; (800163c <HAL_TIM_PeriodElapsedCallback+0x54c>)
 8001614:	60fb      	str	r3, [r7, #12]
				u_max = SOLAR_U_MAX;
 8001616:	4b0a      	ldr	r3, [pc, #40]	; (8001640 <HAL_TIM_PeriodElapsedCallback+0x550>)
 8001618:	60bb      	str	r3, [r7, #8]
				break;
 800161a:	e024      	b.n	8001666 <HAL_TIM_PeriodElapsedCallback+0x576>
 800161c:	20000e0c 	.word	0x20000e0c
 8001620:	200010d4 	.word	0x200010d4
 8001624:	20000e04 	.word	0x20000e04
 8001628:	20001080 	.word	0x20001080
 800162c:	20001268 	.word	0x20001268
 8001630:	40001000 	.word	0x40001000
 8001634:	2000009c 	.word	0x2000009c
 8001638:	20001450 	.word	0x20001450
 800163c:	40d00000 	.word	0x40d00000
 8001640:	41400000 	.word	0x41400000
			case PIEC_DIFF:
				if(temp.piec_t.status == STATUS_OK)read_ok = 1;
 8001644:	4bb5      	ldr	r3, [pc, #724]	; (800191c <HAL_TIM_PeriodElapsedCallback+0x82c>)
 8001646:	7d1b      	ldrb	r3, [r3, #20]
 8001648:	2b01      	cmp	r3, #1
 800164a:	d101      	bne.n	8001650 <HAL_TIM_PeriodElapsedCallback+0x560>
 800164c:	2301      	movs	r3, #1
 800164e:	753b      	strb	r3, [r7, #20]
				pwm_min = PIEC_PWM_MIN;
 8001650:	f240 1377 	movw	r3, #375	; 0x177
 8001654:	827b      	strh	r3, [r7, #18]
				pwm_max = PIEC_PWM_MAX;
 8001656:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800165a:	823b      	strh	r3, [r7, #16]
				u_min = PIEC_U_MIN;
 800165c:	4bb0      	ldr	r3, [pc, #704]	; (8001920 <HAL_TIM_PeriodElapsedCallback+0x830>)
 800165e:	60fb      	str	r3, [r7, #12]
				u_max = PIEC_U_MAX;
 8001660:	4bb0      	ldr	r3, [pc, #704]	; (8001924 <HAL_TIM_PeriodElapsedCallback+0x834>)
 8001662:	60bb      	str	r3, [r7, #8]
				break;
 8001664:	bf00      	nop
			}
			if(read_ok){
 8001666:	7d3b      	ldrb	r3, [r7, #20]
 8001668:	2b00      	cmp	r3, #0
 800166a:	f000 80e0 	beq.w	800182e <HAL_TIM_PeriodElapsedCallback+0x73e>
				if(diff_otp.temp_diff[current_val] >= diff_vals.turn_on_val[current_val] && diff_otp.temp_diff[current_val] <= diff_vals.turn_12V_val[current_val]){
 800166e:	7d7b      	ldrb	r3, [r7, #21]
 8001670:	4aad      	ldr	r2, [pc, #692]	; (8001928 <HAL_TIM_PeriodElapsedCallback+0x838>)
 8001672:	009b      	lsls	r3, r3, #2
 8001674:	4413      	add	r3, r2
 8001676:	ed93 7a00 	vldr	s14, [r3]
 800167a:	7d7b      	ldrb	r3, [r7, #21]
 800167c:	4aab      	ldr	r2, [pc, #684]	; (800192c <HAL_TIM_PeriodElapsedCallback+0x83c>)
 800167e:	56d3      	ldrsb	r3, [r2, r3]
 8001680:	ee07 3a90 	vmov	s15, r3
 8001684:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001688:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800168c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001690:	f2c0 8088 	blt.w	80017a4 <HAL_TIM_PeriodElapsedCallback+0x6b4>
 8001694:	7d7b      	ldrb	r3, [r7, #21]
 8001696:	4aa4      	ldr	r2, [pc, #656]	; (8001928 <HAL_TIM_PeriodElapsedCallback+0x838>)
 8001698:	009b      	lsls	r3, r3, #2
 800169a:	4413      	add	r3, r2
 800169c:	ed93 7a00 	vldr	s14, [r3]
 80016a0:	7d7b      	ldrb	r3, [r7, #21]
 80016a2:	4aa2      	ldr	r2, [pc, #648]	; (800192c <HAL_TIM_PeriodElapsedCallback+0x83c>)
 80016a4:	4413      	add	r3, r2
 80016a6:	f993 3003 	ldrsb.w	r3, [r3, #3]
 80016aa:	ee07 3a90 	vmov	s15, r3
 80016ae:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80016b2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80016b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016ba:	d873      	bhi.n	80017a4 <HAL_TIM_PeriodElapsedCallback+0x6b4>
					diff_otp.pwm_val[current_val] = map_float(diff_otp.temp_diff[current_val],diff_vals.turn_on_val[current_val],diff_vals.turn_12V_val[current_val],pwm_min,pwm_max);
 80016bc:	7d7c      	ldrb	r4, [r7, #21]
 80016be:	7d7b      	ldrb	r3, [r7, #21]
 80016c0:	4a99      	ldr	r2, [pc, #612]	; (8001928 <HAL_TIM_PeriodElapsedCallback+0x838>)
 80016c2:	009b      	lsls	r3, r3, #2
 80016c4:	4413      	add	r3, r2
 80016c6:	edd3 7a00 	vldr	s15, [r3]
 80016ca:	7d7b      	ldrb	r3, [r7, #21]
 80016cc:	4a97      	ldr	r2, [pc, #604]	; (800192c <HAL_TIM_PeriodElapsedCallback+0x83c>)
 80016ce:	56d3      	ldrsb	r3, [r2, r3]
 80016d0:	ee07 3a10 	vmov	s14, r3
 80016d4:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80016d8:	7d7b      	ldrb	r3, [r7, #21]
 80016da:	4a94      	ldr	r2, [pc, #592]	; (800192c <HAL_TIM_PeriodElapsedCallback+0x83c>)
 80016dc:	4413      	add	r3, r2
 80016de:	f993 3003 	ldrsb.w	r3, [r3, #3]
 80016e2:	ee06 3a90 	vmov	s13, r3
 80016e6:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 80016ea:	8a7b      	ldrh	r3, [r7, #18]
 80016ec:	ee06 3a10 	vmov	s12, r3
 80016f0:	eeb8 6a46 	vcvt.f32.u32	s12, s12
 80016f4:	8a3b      	ldrh	r3, [r7, #16]
 80016f6:	ee05 3a90 	vmov	s11, r3
 80016fa:	eef8 5a65 	vcvt.f32.u32	s11, s11
 80016fe:	eeb0 2a65 	vmov.f32	s4, s11
 8001702:	eef0 1a46 	vmov.f32	s3, s12
 8001706:	eeb0 1a66 	vmov.f32	s2, s13
 800170a:	eef0 0a47 	vmov.f32	s1, s14
 800170e:	eeb0 0a67 	vmov.f32	s0, s15
 8001712:	f00b fb35 	bl	800cd80 <map_float>
 8001716:	eef0 7a40 	vmov.f32	s15, s0
 800171a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800171e:	edc7 7a00 	vstr	s15, [r7]
 8001722:	883b      	ldrh	r3, [r7, #0]
 8001724:	b299      	uxth	r1, r3
 8001726:	4a80      	ldr	r2, [pc, #512]	; (8001928 <HAL_TIM_PeriodElapsedCallback+0x838>)
 8001728:	f104 0308 	add.w	r3, r4, #8
 800172c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
					diff_otp.voltage_val[current_val] = map_float(diff_otp.temp_diff[current_val],diff_vals.turn_on_val[current_val],diff_vals.turn_12V_val[current_val],u_min,u_max);
 8001730:	7d7c      	ldrb	r4, [r7, #21]
 8001732:	7d7b      	ldrb	r3, [r7, #21]
 8001734:	4a7c      	ldr	r2, [pc, #496]	; (8001928 <HAL_TIM_PeriodElapsedCallback+0x838>)
 8001736:	009b      	lsls	r3, r3, #2
 8001738:	4413      	add	r3, r2
 800173a:	edd3 7a00 	vldr	s15, [r3]
 800173e:	7d7b      	ldrb	r3, [r7, #21]
 8001740:	4a7a      	ldr	r2, [pc, #488]	; (800192c <HAL_TIM_PeriodElapsedCallback+0x83c>)
 8001742:	56d3      	ldrsb	r3, [r2, r3]
 8001744:	ee07 3a10 	vmov	s14, r3
 8001748:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800174c:	7d7b      	ldrb	r3, [r7, #21]
 800174e:	4a77      	ldr	r2, [pc, #476]	; (800192c <HAL_TIM_PeriodElapsedCallback+0x83c>)
 8001750:	4413      	add	r3, r2
 8001752:	f993 3003 	ldrsb.w	r3, [r3, #3]
 8001756:	ee06 3a90 	vmov	s13, r3
 800175a:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 800175e:	ed97 2a02 	vldr	s4, [r7, #8]
 8001762:	edd7 1a03 	vldr	s3, [r7, #12]
 8001766:	eeb0 1a66 	vmov.f32	s2, s13
 800176a:	eef0 0a47 	vmov.f32	s1, s14
 800176e:	eeb0 0a67 	vmov.f32	s0, s15
 8001772:	f00b fb05 	bl	800cd80 <map_float>
 8001776:	eef0 7a40 	vmov.f32	s15, s0
 800177a:	4a6b      	ldr	r2, [pc, #428]	; (8001928 <HAL_TIM_PeriodElapsedCallback+0x838>)
 800177c:	1da3      	adds	r3, r4, #6
 800177e:	009b      	lsls	r3, r3, #2
 8001780:	4413      	add	r3, r2
 8001782:	edc3 7a00 	vstr	s15, [r3]
					diff_otp.hysteresis[current_val] = 1;
 8001786:	7d7b      	ldrb	r3, [r7, #21]
 8001788:	4a67      	ldr	r2, [pc, #412]	; (8001928 <HAL_TIM_PeriodElapsedCallback+0x838>)
 800178a:	4413      	add	r3, r2
 800178c:	2201      	movs	r2, #1
 800178e:	731a      	strb	r2, [r3, #12]
					set_pwm_otp(diff_otp.pwm_val[current_val],current_val);
 8001790:	7d7b      	ldrb	r3, [r7, #21]
 8001792:	4a65      	ldr	r2, [pc, #404]	; (8001928 <HAL_TIM_PeriodElapsedCallback+0x838>)
 8001794:	3308      	adds	r3, #8
 8001796:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800179a:	7d7a      	ldrb	r2, [r7, #21]
 800179c:	4611      	mov	r1, r2
 800179e:	4618      	mov	r0, r3
 80017a0:	f7ff fc46 	bl	8001030 <set_pwm_otp>
				}
				if(diff_otp.temp_diff[current_val] < (diff_vals.turn_on_val[current_val])){
 80017a4:	7d7b      	ldrb	r3, [r7, #21]
 80017a6:	4a60      	ldr	r2, [pc, #384]	; (8001928 <HAL_TIM_PeriodElapsedCallback+0x838>)
 80017a8:	009b      	lsls	r3, r3, #2
 80017aa:	4413      	add	r3, r2
 80017ac:	ed93 7a00 	vldr	s14, [r3]
 80017b0:	7d7b      	ldrb	r3, [r7, #21]
 80017b2:	4a5e      	ldr	r2, [pc, #376]	; (800192c <HAL_TIM_PeriodElapsedCallback+0x83c>)
 80017b4:	56d3      	ldrsb	r3, [r2, r3]
 80017b6:	ee07 3a90 	vmov	s15, r3
 80017ba:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80017be:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80017c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017c6:	d511      	bpl.n	80017ec <HAL_TIM_PeriodElapsedCallback+0x6fc>
					diff_otp.hysteresis[current_val] = 0;
 80017c8:	7d7b      	ldrb	r3, [r7, #21]
 80017ca:	4a57      	ldr	r2, [pc, #348]	; (8001928 <HAL_TIM_PeriodElapsedCallback+0x838>)
 80017cc:	4413      	add	r3, r2
 80017ce:	2200      	movs	r2, #0
 80017d0:	731a      	strb	r2, [r3, #12]
					diff_otp.voltage_val[current_val] = 0;
 80017d2:	7d7b      	ldrb	r3, [r7, #21]
 80017d4:	4a54      	ldr	r2, [pc, #336]	; (8001928 <HAL_TIM_PeriodElapsedCallback+0x838>)
 80017d6:	3306      	adds	r3, #6
 80017d8:	009b      	lsls	r3, r3, #2
 80017da:	4413      	add	r3, r2
 80017dc:	f04f 0200 	mov.w	r2, #0
 80017e0:	601a      	str	r2, [r3, #0]
					set_pwm_otp(0,current_val);
 80017e2:	7d7b      	ldrb	r3, [r7, #21]
 80017e4:	4619      	mov	r1, r3
 80017e6:	2000      	movs	r0, #0
 80017e8:	f7ff fc22 	bl	8001030 <set_pwm_otp>
				}
				if(diff_otp.temp_diff[current_val] > diff_vals.turn_12V_val[current_val]){
 80017ec:	7d7b      	ldrb	r3, [r7, #21]
 80017ee:	4a4e      	ldr	r2, [pc, #312]	; (8001928 <HAL_TIM_PeriodElapsedCallback+0x838>)
 80017f0:	009b      	lsls	r3, r3, #2
 80017f2:	4413      	add	r3, r2
 80017f4:	ed93 7a00 	vldr	s14, [r3]
 80017f8:	7d7b      	ldrb	r3, [r7, #21]
 80017fa:	4a4c      	ldr	r2, [pc, #304]	; (800192c <HAL_TIM_PeriodElapsedCallback+0x83c>)
 80017fc:	4413      	add	r3, r2
 80017fe:	f993 3003 	ldrsb.w	r3, [r3, #3]
 8001802:	ee07 3a90 	vmov	s15, r3
 8001806:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800180a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800180e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001812:	dd0c      	ble.n	800182e <HAL_TIM_PeriodElapsedCallback+0x73e>
					set_pwm_otp(500,current_val);
 8001814:	7d7b      	ldrb	r3, [r7, #21]
 8001816:	4619      	mov	r1, r3
 8001818:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800181c:	f7ff fc08 	bl	8001030 <set_pwm_otp>
					diff_otp.voltage_val[current_val] = 12;
 8001820:	7d7b      	ldrb	r3, [r7, #21]
 8001822:	4a41      	ldr	r2, [pc, #260]	; (8001928 <HAL_TIM_PeriodElapsedCallback+0x838>)
 8001824:	3306      	adds	r3, #6
 8001826:	009b      	lsls	r3, r3, #2
 8001828:	4413      	add	r3, r2
 800182a:	4a3e      	ldr	r2, [pc, #248]	; (8001924 <HAL_TIM_PeriodElapsedCallback+0x834>)
 800182c:	601a      	str	r2, [r3, #0]
		for(current_val=0;current_val<2;current_val++){
 800182e:	7d7b      	ldrb	r3, [r7, #21]
 8001830:	3301      	adds	r3, #1
 8001832:	757b      	strb	r3, [r7, #21]
 8001834:	7d7b      	ldrb	r3, [r7, #21]
 8001836:	2b01      	cmp	r3, #1
 8001838:	f67f aeda 	bls.w	80015f0 <HAL_TIM_PeriodElapsedCallback+0x500>
				}
			}
		}

		current_val = OBIEG_DIFF;
 800183c:	2302      	movs	r3, #2
 800183e:	757b      	strb	r3, [r7, #21]
		if(temp.obieg_t.status == STATUS_OK){
 8001840:	4b36      	ldr	r3, [pc, #216]	; (800191c <HAL_TIM_PeriodElapsedCallback+0x82c>)
 8001842:	7f1b      	ldrb	r3, [r3, #28]
 8001844:	2b01      	cmp	r3, #1
 8001846:	f040 8091 	bne.w	800196c <HAL_TIM_PeriodElapsedCallback+0x87c>
			if(diff_otp.temp_diff[current_val] < diff_vals.turn_on_val[current_val] && obieg_cnt < OBIEG_TIME){
 800184a:	7d7b      	ldrb	r3, [r7, #21]
 800184c:	4a36      	ldr	r2, [pc, #216]	; (8001928 <HAL_TIM_PeriodElapsedCallback+0x838>)
 800184e:	009b      	lsls	r3, r3, #2
 8001850:	4413      	add	r3, r2
 8001852:	ed93 7a00 	vldr	s14, [r3]
 8001856:	7d7b      	ldrb	r3, [r7, #21]
 8001858:	4a34      	ldr	r2, [pc, #208]	; (800192c <HAL_TIM_PeriodElapsedCallback+0x83c>)
 800185a:	56d3      	ldrsb	r3, [r2, r3]
 800185c:	ee07 3a90 	vmov	s15, r3
 8001860:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001864:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001868:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800186c:	d514      	bpl.n	8001898 <HAL_TIM_PeriodElapsedCallback+0x7a8>
 800186e:	4b30      	ldr	r3, [pc, #192]	; (8001930 <HAL_TIM_PeriodElapsedCallback+0x840>)
 8001870:	781b      	ldrb	r3, [r3, #0]
 8001872:	2b02      	cmp	r3, #2
 8001874:	d810      	bhi.n	8001898 <HAL_TIM_PeriodElapsedCallback+0x7a8>
				set_pwm_otp(OBIEG_PWM_MIN,current_val);
 8001876:	7d7b      	ldrb	r3, [r7, #21]
 8001878:	4619      	mov	r1, r3
 800187a:	20fc      	movs	r0, #252	; 0xfc
 800187c:	f7ff fbd8 	bl	8001030 <set_pwm_otp>
				diff_otp.voltage_val[current_val] = OBIEG_U_MIN;
 8001880:	7d7b      	ldrb	r3, [r7, #21]
 8001882:	4a29      	ldr	r2, [pc, #164]	; (8001928 <HAL_TIM_PeriodElapsedCallback+0x838>)
 8001884:	3306      	adds	r3, #6
 8001886:	009b      	lsls	r3, r3, #2
 8001888:	4413      	add	r3, r2
 800188a:	4a2a      	ldr	r2, [pc, #168]	; (8001934 <HAL_TIM_PeriodElapsedCallback+0x844>)
 800188c:	601a      	str	r2, [r3, #0]
				diff_otp.hysteresis[current_val] = 1;
 800188e:	7d7b      	ldrb	r3, [r7, #21]
 8001890:	4a25      	ldr	r2, [pc, #148]	; (8001928 <HAL_TIM_PeriodElapsedCallback+0x838>)
 8001892:	4413      	add	r3, r2
 8001894:	2201      	movs	r2, #1
 8001896:	731a      	strb	r2, [r3, #12]
			}
			if(diff_otp.temp_diff[current_val] < diff_vals.turn_on_val[current_val] && obieg_cnt == OBIEG_TIME){
 8001898:	7d7b      	ldrb	r3, [r7, #21]
 800189a:	4a23      	ldr	r2, [pc, #140]	; (8001928 <HAL_TIM_PeriodElapsedCallback+0x838>)
 800189c:	009b      	lsls	r3, r3, #2
 800189e:	4413      	add	r3, r2
 80018a0:	ed93 7a00 	vldr	s14, [r3]
 80018a4:	7d7b      	ldrb	r3, [r7, #21]
 80018a6:	4a21      	ldr	r2, [pc, #132]	; (800192c <HAL_TIM_PeriodElapsedCallback+0x83c>)
 80018a8:	56d3      	ldrsb	r3, [r2, r3]
 80018aa:	ee07 3a90 	vmov	s15, r3
 80018ae:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80018b2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80018b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018ba:	d50f      	bpl.n	80018dc <HAL_TIM_PeriodElapsedCallback+0x7ec>
 80018bc:	4b1c      	ldr	r3, [pc, #112]	; (8001930 <HAL_TIM_PeriodElapsedCallback+0x840>)
 80018be:	781b      	ldrb	r3, [r3, #0]
 80018c0:	2b03      	cmp	r3, #3
 80018c2:	d10b      	bne.n	80018dc <HAL_TIM_PeriodElapsedCallback+0x7ec>
				set_pwm_otp(OBIEG_PWM_MAX,current_val);
 80018c4:	7d7b      	ldrb	r3, [r7, #21]
 80018c6:	4619      	mov	r1, r3
 80018c8:	20d3      	movs	r0, #211	; 0xd3
 80018ca:	f7ff fbb1 	bl	8001030 <set_pwm_otp>
				diff_otp.voltage_val[current_val] = OBIEG_U_MAX;
 80018ce:	7d7b      	ldrb	r3, [r7, #21]
 80018d0:	4a15      	ldr	r2, [pc, #84]	; (8001928 <HAL_TIM_PeriodElapsedCallback+0x838>)
 80018d2:	3306      	adds	r3, #6
 80018d4:	009b      	lsls	r3, r3, #2
 80018d6:	4413      	add	r3, r2
 80018d8:	4a17      	ldr	r2, [pc, #92]	; (8001938 <HAL_TIM_PeriodElapsedCallback+0x848>)
 80018da:	601a      	str	r2, [r3, #0]
			}
			if(diff_otp.temp_diff[current_val] > (diff_vals.turn_on_val[current_val] + 0.25) && diff_otp.hysteresis[current_val] == 1){
 80018dc:	7d7b      	ldrb	r3, [r7, #21]
 80018de:	4a12      	ldr	r2, [pc, #72]	; (8001928 <HAL_TIM_PeriodElapsedCallback+0x838>)
 80018e0:	009b      	lsls	r3, r3, #2
 80018e2:	4413      	add	r3, r2
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	4618      	mov	r0, r3
 80018e8:	f7fe fdd2 	bl	8000490 <__aeabi_f2d>
 80018ec:	4604      	mov	r4, r0
 80018ee:	460d      	mov	r5, r1
 80018f0:	7d7b      	ldrb	r3, [r7, #21]
 80018f2:	4a0e      	ldr	r2, [pc, #56]	; (800192c <HAL_TIM_PeriodElapsedCallback+0x83c>)
 80018f4:	56d3      	ldrsb	r3, [r2, r3]
 80018f6:	4618      	mov	r0, r3
 80018f8:	f7fe fdb8 	bl	800046c <__aeabi_i2d>
 80018fc:	f04f 0200 	mov.w	r2, #0
 8001900:	4b0e      	ldr	r3, [pc, #56]	; (800193c <HAL_TIM_PeriodElapsedCallback+0x84c>)
 8001902:	f7fe fc67 	bl	80001d4 <__adddf3>
 8001906:	4602      	mov	r2, r0
 8001908:	460b      	mov	r3, r1
 800190a:	4620      	mov	r0, r4
 800190c:	4629      	mov	r1, r5
 800190e:	f7ff f8a3 	bl	8000a58 <__aeabi_dcmpgt>
 8001912:	4603      	mov	r3, r0
 8001914:	2b00      	cmp	r3, #0
 8001916:	d113      	bne.n	8001940 <HAL_TIM_PeriodElapsedCallback+0x850>
		}
//		if(t.hour > 6 && t.hour < 22){
//			HAL_GPIO_WritePin(LCD_LED_GPIO_Port,LCD_LED_Pin,1);
//		}else HAL_GPIO_WritePin(LCD_LED_GPIO_Port,LCD_LED_Pin,0);
	}
}
 8001918:	e028      	b.n	800196c <HAL_TIM_PeriodElapsedCallback+0x87c>
 800191a:	bf00      	nop
 800191c:	2000009c 	.word	0x2000009c
 8001920:	41080000 	.word	0x41080000
 8001924:	41400000 	.word	0x41400000
 8001928:	20001450 	.word	0x20001450
 800192c:	20001080 	.word	0x20001080
 8001930:	2000126e 	.word	0x2000126e
 8001934:	40c00000 	.word	0x40c00000
 8001938:	40a00000 	.word	0x40a00000
 800193c:	3fd00000 	.word	0x3fd00000
			if(diff_otp.temp_diff[current_val] > (diff_vals.turn_on_val[current_val] + 0.25) && diff_otp.hysteresis[current_val] == 1){
 8001940:	7d7b      	ldrb	r3, [r7, #21]
 8001942:	4a0c      	ldr	r2, [pc, #48]	; (8001974 <HAL_TIM_PeriodElapsedCallback+0x884>)
 8001944:	4413      	add	r3, r2
 8001946:	7b1b      	ldrb	r3, [r3, #12]
 8001948:	2b01      	cmp	r3, #1
 800194a:	d10f      	bne.n	800196c <HAL_TIM_PeriodElapsedCallback+0x87c>
				set_pwm_otp(0,current_val);
 800194c:	7d7b      	ldrb	r3, [r7, #21]
 800194e:	4619      	mov	r1, r3
 8001950:	2000      	movs	r0, #0
 8001952:	f7ff fb6d 	bl	8001030 <set_pwm_otp>
				diff_otp.voltage_val[current_val] = 0;
 8001956:	7d7b      	ldrb	r3, [r7, #21]
 8001958:	4a06      	ldr	r2, [pc, #24]	; (8001974 <HAL_TIM_PeriodElapsedCallback+0x884>)
 800195a:	3306      	adds	r3, #6
 800195c:	009b      	lsls	r3, r3, #2
 800195e:	4413      	add	r3, r2
 8001960:	f04f 0200 	mov.w	r2, #0
 8001964:	601a      	str	r2, [r3, #0]
				obieg_cnt = 0;
 8001966:	4b04      	ldr	r3, [pc, #16]	; (8001978 <HAL_TIM_PeriodElapsedCallback+0x888>)
 8001968:	2200      	movs	r2, #0
 800196a:	701a      	strb	r2, [r3, #0]
}
 800196c:	bf00      	nop
 800196e:	371c      	adds	r7, #28
 8001970:	46bd      	mov	sp, r7
 8001972:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001974:	20001450 	.word	0x20001450
 8001978:	2000126e 	.word	0x2000126e

0800197c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800197c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800197e:	f5ad 7d01 	sub.w	sp, sp, #516	; 0x204
 8001982:	af18      	add	r7, sp, #96	; 0x60
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001984:	f000 fed2 	bl	800272c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001988:	f000 f998 	bl	8001cbc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800198c:	f000 fc12 	bl	80021b4 <MX_GPIO_Init>
  MX_I2C2_Init();
 8001990:	f000 f9fe 	bl	8001d90 <MX_I2C2_Init>
  MX_SPI2_Init();
 8001994:	f000 fa6c 	bl	8001e70 <MX_SPI2_Init>
  MX_TIM2_Init();
 8001998:	f000 faa8 	bl	8001eec <MX_TIM2_Init>
  MX_TIM3_Init();
 800199c:	f000 fb00 	bl	8001fa0 <MX_TIM3_Init>
  MX_USART3_UART_Init();
 80019a0:	f000 fbd0 	bl	8002144 <MX_USART3_UART_Init>
  MX_RTC_Init();
 80019a4:	f000 fa34 	bl	8001e10 <MX_RTC_Init>
  MX_TIM6_Init();
 80019a8:	f000 fb60 	bl	800206c <MX_TIM6_Init>
  MX_TIM7_Init();
 80019ac:	f000 fb94 	bl	80020d8 <MX_TIM7_Init>
  /* USER CODE BEGIN 2 */
//  HAL_TIM_Base_Start_IT(&htim7); // sprawdza przyciski
  HAL_TIM_PWM_Start(&htim2,TIM_CHANNEL_4);	// PWM 1 piec
 80019b0:	210c      	movs	r1, #12
 80019b2:	48b2      	ldr	r0, [pc, #712]	; (8001c7c <main+0x300>)
 80019b4:	f004 ff1e 	bl	80067f4 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3,TIM_CHANNEL_1);  // PWM 2 solar
 80019b8:	2100      	movs	r1, #0
 80019ba:	48b1      	ldr	r0, [pc, #708]	; (8001c80 <main+0x304>)
 80019bc:	f004 ff1a 	bl	80067f4 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3,TIM_CHANNEL_2);	// PWM 3 obieg
 80019c0:	2104      	movs	r1, #4
 80019c2:	48af      	ldr	r0, [pc, #700]	; (8001c80 <main+0x304>)
 80019c4:	f004 ff16 	bl	80067f4 <HAL_TIM_PWM_Start>
  HAL_GPIO_WritePin(LCD_LED_GPIO_Port,LCD_LED_Pin,1);  //podswietlanie
 80019c8:	2201      	movs	r2, #1
 80019ca:	f44f 7180 	mov.w	r1, #256	; 0x100
 80019ce:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80019d2:	f001 fba1 	bl	8003118 <HAL_GPIO_WritePin>

//  TIM2->CCR4 = 1430;	// PWM 1 piec 8,5V
//  TIM3->CCR1 = 1093;	// PWM 2 solar 6,5V
//  TIM3->CCR2 = 1010;	// PWM 3 cyrkulacja 6V
  set_pwm_otp(0,PIEC_DIFF);
 80019d6:	2101      	movs	r1, #1
 80019d8:	2000      	movs	r0, #0
 80019da:	f7ff fb29 	bl	8001030 <set_pwm_otp>
  set_pwm_otp(0,SOLAR_DIFF);
 80019de:	2100      	movs	r1, #0
 80019e0:	2000      	movs	r0, #0
 80019e2:	f7ff fb25 	bl	8001030 <set_pwm_otp>
  set_pwm_otp(0,OBIEG_DIFF);
 80019e6:	2102      	movs	r1, #2
 80019e8:	2000      	movs	r0, #0
 80019ea:	f7ff fb21 	bl	8001030 <set_pwm_otp>

  LCD_Init();
 80019ee:	f008 ff0f 	bl	800a810 <LCD_Init>
  LCD_FillScreen(BLACK);
 80019f2:	2000      	movs	r0, #0
 80019f4:	f009 f864 	bl	800aac0 <LCD_FillScreen>
  LCD_SetTextColor(WHITE,BLACK);
 80019f8:	2100      	movs	r1, #0
 80019fa:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80019fe:	f009 fd5b 	bl	800b4b8 <LCD_SetTextColor>
  LCD_SetTextScaled(0);
 8001a02:	2000      	movs	r0, #0
 8001a04:	f009 fd62 	bl	800b4cc <LCD_SetTextScaled>
  LCD_SetRotation(1);
 8001a08:	2001      	movs	r0, #1
 8001a0a:	f009 f8bb 	bl	800ab84 <LCD_SetRotation>
  touch_init();
 8001a0e:	f00b fcdd 	bl	800d3cc <touch_init>
  LCD_FillScreen(BLACK);
 8001a12:	2000      	movs	r0, #0
 8001a14:	f009 f854 	bl	800aac0 <LCD_FillScreen>

  TC74A0_init(&hi2c2);
 8001a18:	489a      	ldr	r0, [pc, #616]	; (8001c84 <main+0x308>)
 8001a1a:	f006 feaf 	bl	800877c <TC74A0_init>

  max31865_gpio_init(&hspi2);
 8001a1e:	489a      	ldr	r0, [pc, #616]	; (8001c88 <main+0x30c>)
 8001a20:	f006 fcf6 	bl	8008410 <max31865_gpio_init>
  max31865_init(ZASOBNIK);
 8001a24:	2003      	movs	r0, #3
 8001a26:	f006 fd15 	bl	8008454 <max31865_init>
  max31865_init(SOLAR);
 8001a2a:	2000      	movs	r0, #0
 8001a2c:	f006 fd12 	bl	8008454 <max31865_init>
  max31865_init(PIEC);
 8001a30:	2001      	movs	r0, #1
 8001a32:	f006 fd0f 	bl	8008454 <max31865_init>

  temp.obieg_t = TC74A0_read_temp();
 8001a36:	4c95      	ldr	r4, [pc, #596]	; (8001c8c <main+0x310>)
 8001a38:	f507 73cc 	add.w	r3, r7, #408	; 0x198
 8001a3c:	4618      	mov	r0, r3
 8001a3e:	f006 febb 	bl	80087b8 <TC74A0_read_temp>
 8001a42:	f104 0318 	add.w	r3, r4, #24
 8001a46:	f507 72cc 	add.w	r2, r7, #408	; 0x198
 8001a4a:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001a4e:	e883 0003 	stmia.w	r3, {r0, r1}
  temp.zasobnik_t = max31865_getTemp(ZASOBNIK);
 8001a52:	4c8e      	ldr	r4, [pc, #568]	; (8001c8c <main+0x310>)
 8001a54:	f507 73cc 	add.w	r3, r7, #408	; 0x198
 8001a58:	2103      	movs	r1, #3
 8001a5a:	4618      	mov	r0, r3
 8001a5c:	f006 fd54 	bl	8008508 <max31865_getTemp>
 8001a60:	4622      	mov	r2, r4
 8001a62:	f507 73cc 	add.w	r3, r7, #408	; 0x198
 8001a66:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001a6a:	e882 0003 	stmia.w	r2, {r0, r1}
  temp.solar_t = max31865_getTemp(SOLAR);
 8001a6e:	4c87      	ldr	r4, [pc, #540]	; (8001c8c <main+0x310>)
 8001a70:	f507 73cc 	add.w	r3, r7, #408	; 0x198
 8001a74:	2100      	movs	r1, #0
 8001a76:	4618      	mov	r0, r3
 8001a78:	f006 fd46 	bl	8008508 <max31865_getTemp>
 8001a7c:	f104 0308 	add.w	r3, r4, #8
 8001a80:	f507 72cc 	add.w	r2, r7, #408	; 0x198
 8001a84:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001a88:	e883 0003 	stmia.w	r3, {r0, r1}
  temp.piec_t = max31865_getTemp(PIEC);
 8001a8c:	4c7f      	ldr	r4, [pc, #508]	; (8001c8c <main+0x310>)
 8001a8e:	f507 73cc 	add.w	r3, r7, #408	; 0x198
 8001a92:	2101      	movs	r1, #1
 8001a94:	4618      	mov	r0, r3
 8001a96:	f006 fd37 	bl	8008508 <max31865_getTemp>
 8001a9a:	f104 0310 	add.w	r3, r4, #16
 8001a9e:	f507 72cc 	add.w	r2, r7, #408	; 0x198
 8001aa2:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001aa6:	e883 0003 	stmia.w	r3, {r0, r1}


//  diff_vals = diff_val_init();
//  Flash_save_diff(diff_vals);
  //  differntial_vals flash_dif = Flash_read_diff();
  diff_vals = Flash_read_diff();
 8001aaa:	4c79      	ldr	r4, [pc, #484]	; (8001c90 <main+0x314>)
 8001aac:	f507 73cc 	add.w	r3, r7, #408	; 0x198
 8001ab0:	4618      	mov	r0, r3
 8001ab2:	f006 fc77 	bl	80083a4 <Flash_read_diff>
 8001ab6:	4622      	mov	r2, r4
 8001ab8:	f507 73cc 	add.w	r3, r7, #408	; 0x198
 8001abc:	6819      	ldr	r1, [r3, #0]
 8001abe:	6011      	str	r1, [r2, #0]
 8001ac0:	889b      	ldrh	r3, [r3, #4]
 8001ac2:	8093      	strh	r3, [r2, #4]

  cr_screen = btn_init();
 8001ac4:	4c73      	ldr	r4, [pc, #460]	; (8001c94 <main+0x318>)
 8001ac6:	463b      	mov	r3, r7
 8001ac8:	4618      	mov	r0, r3
 8001aca:	f006 ffb9 	bl	8008a40 <btn_init>
 8001ace:	463b      	mov	r3, r7
 8001ad0:	4620      	mov	r0, r4
 8001ad2:	4619      	mov	r1, r3
 8001ad4:	f44f 73c9 	mov.w	r3, #402	; 0x192
 8001ad8:	461a      	mov	r2, r3
 8001ada:	f00b fcad 	bl	800d438 <memcpy>
  print_screen(cr_screen.menu_state);
 8001ade:	4b6d      	ldr	r3, [pc, #436]	; (8001c94 <main+0x318>)
 8001ae0:	f893 3190 	ldrb.w	r3, [r3, #400]	; 0x190
 8001ae4:	4618      	mov	r0, r3
 8001ae6:	f007 fc87 	bl	80093f8 <print_screen>


  HAL_TIM_Base_Start_IT(&htim6);	// wylicza rnic temp, liczy pwm i napiecia
 8001aea:	486b      	ldr	r0, [pc, #428]	; (8001c98 <main+0x31c>)
 8001aec:	f004 fdc0 	bl	8006670 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim7);	// sprawdza przyciski
 8001af0:	486a      	ldr	r0, [pc, #424]	; (8001c9c <main+0x320>)
 8001af2:	f004 fdbd 	bl	8006670 <HAL_TIM_Base_Start_IT>
  while (1)
  {
//	  HAL_GPIO_WritePin(LCD_LED_GPIO_Port,LCD_LED_Pin,0);


	  t = read_time();
 8001af6:	4c6a      	ldr	r4, [pc, #424]	; (8001ca0 <main+0x324>)
 8001af8:	463b      	mov	r3, r7
 8001afa:	4618      	mov	r0, r3
 8001afc:	f7ff fa56 	bl	8000fac <read_time>
 8001b00:	463a      	mov	r2, r7
 8001b02:	4623      	mov	r3, r4
 8001b04:	6811      	ldr	r1, [r2, #0]
 8001b06:	6019      	str	r1, [r3, #0]
 8001b08:	8892      	ldrh	r2, [r2, #4]
 8001b0a:	809a      	strh	r2, [r3, #4]
	  temp.obieg_t = TC74A0_read_temp();
 8001b0c:	4c5f      	ldr	r4, [pc, #380]	; (8001c8c <main+0x310>)
 8001b0e:	463b      	mov	r3, r7
 8001b10:	4618      	mov	r0, r3
 8001b12:	f006 fe51 	bl	80087b8 <TC74A0_read_temp>
 8001b16:	463a      	mov	r2, r7
 8001b18:	f104 0318 	add.w	r3, r4, #24
 8001b1c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001b20:	e883 0003 	stmia.w	r3, {r0, r1}
	  temp.zasobnik_t = max31865_getTemp(ZASOBNIK);
 8001b24:	4c59      	ldr	r4, [pc, #356]	; (8001c8c <main+0x310>)
 8001b26:	463b      	mov	r3, r7
 8001b28:	2103      	movs	r1, #3
 8001b2a:	4618      	mov	r0, r3
 8001b2c:	f006 fcec 	bl	8008508 <max31865_getTemp>
 8001b30:	463a      	mov	r2, r7
 8001b32:	4623      	mov	r3, r4
 8001b34:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001b38:	e883 0003 	stmia.w	r3, {r0, r1}
	  temp.solar_t = max31865_getTemp(SOLAR);
 8001b3c:	4c53      	ldr	r4, [pc, #332]	; (8001c8c <main+0x310>)
 8001b3e:	463b      	mov	r3, r7
 8001b40:	2100      	movs	r1, #0
 8001b42:	4618      	mov	r0, r3
 8001b44:	f006 fce0 	bl	8008508 <max31865_getTemp>
 8001b48:	463a      	mov	r2, r7
 8001b4a:	f104 0308 	add.w	r3, r4, #8
 8001b4e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001b52:	e883 0003 	stmia.w	r3, {r0, r1}
	  temp.piec_t = max31865_getTemp(PIEC);
 8001b56:	4c4d      	ldr	r4, [pc, #308]	; (8001c8c <main+0x310>)
 8001b58:	463b      	mov	r3, r7
 8001b5a:	2101      	movs	r1, #1
 8001b5c:	4618      	mov	r0, r3
 8001b5e:	f006 fcd3 	bl	8008508 <max31865_getTemp>
 8001b62:	463a      	mov	r2, r7
 8001b64:	f104 0310 	add.w	r3, r4, #16
 8001b68:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001b6c:	e883 0003 	stmia.w	r3, {r0, r1}
	  ts_p = get_pos();
 8001b70:	4c4c      	ldr	r4, [pc, #304]	; (8001ca4 <main+0x328>)
 8001b72:	463b      	mov	r3, r7
 8001b74:	4618      	mov	r0, r3
 8001b76:	f00b fbc3 	bl	800d300 <get_pos>
 8001b7a:	463a      	mov	r2, r7
 8001b7c:	4623      	mov	r3, r4
 8001b7e:	6811      	ldr	r1, [r2, #0]
 8001b80:	6019      	str	r1, [r3, #0]
 8001b82:	8892      	ldrh	r2, [r2, #4]
 8001b84:	809a      	strh	r2, [r3, #4]
//
	  switch(cr_screen.menu_state){
 8001b86:	4b43      	ldr	r3, [pc, #268]	; (8001c94 <main+0x318>)
 8001b88:	f893 3190 	ldrb.w	r3, [r3, #400]	; 0x190
 8001b8c:	2b04      	cmp	r3, #4
 8001b8e:	d86e      	bhi.n	8001c6e <main+0x2f2>
 8001b90:	a201      	add	r2, pc, #4	; (adr r2, 8001b98 <main+0x21c>)
 8001b92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b96:	bf00      	nop
 8001b98:	08001bad 	.word	0x08001bad
 8001b9c:	08001c6f 	.word	0x08001c6f
 8001ba0:	08001c15 	.word	0x08001c15
 8001ba4:	08001c3d 	.word	0x08001c3d
 8001ba8:	08001c3d 	.word	0x08001c3d
	  case MAIN_SCREEN:
	  if(t.sec != t_last.sec){
 8001bac:	4b3c      	ldr	r3, [pc, #240]	; (8001ca0 <main+0x324>)
 8001bae:	781a      	ldrb	r2, [r3, #0]
 8001bb0:	4b3d      	ldr	r3, [pc, #244]	; (8001ca8 <main+0x32c>)
 8001bb2:	781b      	ldrb	r3, [r3, #0]
 8001bb4:	429a      	cmp	r2, r3
 8001bb6:	d059      	beq.n	8001c6c <main+0x2f0>
		  if(diff_otp.hysteresis[OBIEG_DIFF] && obieg_cnt < OBIEG_TIME)obieg_cnt++;
 8001bb8:	4b3c      	ldr	r3, [pc, #240]	; (8001cac <main+0x330>)
 8001bba:	7b9b      	ldrb	r3, [r3, #14]
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d009      	beq.n	8001bd4 <main+0x258>
 8001bc0:	4b3b      	ldr	r3, [pc, #236]	; (8001cb0 <main+0x334>)
 8001bc2:	781b      	ldrb	r3, [r3, #0]
 8001bc4:	2b02      	cmp	r3, #2
 8001bc6:	d805      	bhi.n	8001bd4 <main+0x258>
 8001bc8:	4b39      	ldr	r3, [pc, #228]	; (8001cb0 <main+0x334>)
 8001bca:	781b      	ldrb	r3, [r3, #0]
 8001bcc:	3301      	adds	r3, #1
 8001bce:	b2da      	uxtb	r2, r3
 8001bd0:	4b37      	ldr	r3, [pc, #220]	; (8001cb0 <main+0x334>)
 8001bd2:	701a      	strb	r2, [r3, #0]
		  update_main_screen(temp,t,diff_otp);
 8001bd4:	4e2d      	ldr	r6, [pc, #180]	; (8001c8c <main+0x310>)
 8001bd6:	4b35      	ldr	r3, [pc, #212]	; (8001cac <main+0x330>)
 8001bd8:	ac0f      	add	r4, sp, #60	; 0x3c
 8001bda:	461d      	mov	r5, r3
 8001bdc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001bde:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001be0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001be2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001be4:	682b      	ldr	r3, [r5, #0]
 8001be6:	6023      	str	r3, [r4, #0]
 8001be8:	4a2d      	ldr	r2, [pc, #180]	; (8001ca0 <main+0x324>)
 8001bea:	ab0d      	add	r3, sp, #52	; 0x34
 8001bec:	6810      	ldr	r0, [r2, #0]
 8001bee:	6018      	str	r0, [r3, #0]
 8001bf0:	8892      	ldrh	r2, [r2, #4]
 8001bf2:	809a      	strh	r2, [r3, #4]
 8001bf4:	466d      	mov	r5, sp
 8001bf6:	f106 0410 	add.w	r4, r6, #16
 8001bfa:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001bfc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001bfe:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001c00:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001c02:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001c04:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001c06:	6823      	ldr	r3, [r4, #0]
 8001c08:	602b      	str	r3, [r5, #0]
 8001c0a:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8001c0e:	f008 f957 	bl	8009ec0 <update_main_screen>
	  }
	  break;
 8001c12:	e02b      	b.n	8001c6c <main+0x2f0>
	  case TIME_SCREEN:
		  t_in_timer = update_time_screen(ts_p);
 8001c14:	4c27      	ldr	r4, [pc, #156]	; (8001cb4 <main+0x338>)
 8001c16:	4638      	mov	r0, r7
 8001c18:	4b22      	ldr	r3, [pc, #136]	; (8001ca4 <main+0x328>)
 8001c1a:	681a      	ldr	r2, [r3, #0]
 8001c1c:	2100      	movs	r1, #0
 8001c1e:	4611      	mov	r1, r2
 8001c20:	889a      	ldrh	r2, [r3, #4]
 8001c22:	2300      	movs	r3, #0
 8001c24:	f362 030f 	bfi	r3, r2, #0, #16
 8001c28:	461a      	mov	r2, r3
 8001c2a:	f008 f843 	bl	8009cb4 <update_time_screen>
 8001c2e:	463a      	mov	r2, r7
 8001c30:	4623      	mov	r3, r4
 8001c32:	6811      	ldr	r1, [r2, #0]
 8001c34:	6019      	str	r1, [r3, #0]
 8001c36:	8892      	ldrh	r2, [r2, #4]
 8001c38:	809a      	strh	r2, [r3, #4]
		  break;
 8001c3a:	e018      	b.n	8001c6e <main+0x2f2>
	  case PUMP_T_MIN_SCREEN:
	  case PUMP_T_MAX_SCREEN:
		  diff_menu = update_temp_screen(ts_p,cr_screen.menu_state);
 8001c3c:	4b15      	ldr	r3, [pc, #84]	; (8001c94 <main+0x318>)
 8001c3e:	f893 1190 	ldrb.w	r1, [r3, #400]	; 0x190
 8001c42:	4d1d      	ldr	r5, [pc, #116]	; (8001cb8 <main+0x33c>)
 8001c44:	4638      	mov	r0, r7
 8001c46:	4b17      	ldr	r3, [pc, #92]	; (8001ca4 <main+0x328>)
 8001c48:	681a      	ldr	r2, [r3, #0]
 8001c4a:	2400      	movs	r4, #0
 8001c4c:	4614      	mov	r4, r2
 8001c4e:	889b      	ldrh	r3, [r3, #4]
 8001c50:	2200      	movs	r2, #0
 8001c52:	f363 020f 	bfi	r2, r3, #0, #16
 8001c56:	460b      	mov	r3, r1
 8001c58:	4621      	mov	r1, r4
 8001c5a:	f007 fe3b 	bl	80098d4 <update_temp_screen>
 8001c5e:	463a      	mov	r2, r7
 8001c60:	462b      	mov	r3, r5
 8001c62:	6811      	ldr	r1, [r2, #0]
 8001c64:	6019      	str	r1, [r3, #0]
 8001c66:	8892      	ldrh	r2, [r2, #4]
 8001c68:	809a      	strh	r2, [r3, #4]
		  break;
 8001c6a:	e000      	b.n	8001c6e <main+0x2f2>
	  break;
 8001c6c:	bf00      	nop
	  }
	  t_last = t;
 8001c6e:	4b0e      	ldr	r3, [pc, #56]	; (8001ca8 <main+0x32c>)
 8001c70:	4a0b      	ldr	r2, [pc, #44]	; (8001ca0 <main+0x324>)
 8001c72:	6811      	ldr	r1, [r2, #0]
 8001c74:	6019      	str	r1, [r3, #0]
 8001c76:	8892      	ldrh	r2, [r2, #4]
 8001c78:	809a      	strh	r2, [r3, #4]
	  t = read_time();
 8001c7a:	e73c      	b.n	8001af6 <main+0x17a>
 8001c7c:	20001088 	.word	0x20001088
 8001c80:	20000f50 	.word	0x20000f50
 8001c84:	20000f00 	.word	0x20000f00
 8001c88:	20000e18 	.word	0x20000e18
 8001c8c:	2000009c 	.word	0x2000009c
 8001c90:	20001080 	.word	0x20001080
 8001c94:	200010d4 	.word	0x200010d4
 8001c98:	20001024 	.word	0x20001024
 8001c9c:	20001270 	.word	0x20001270
 8001ca0:	20000dfc 	.word	0x20000dfc
 8001ca4:	20000e0c 	.word	0x20000e0c
 8001ca8:	20000f9c 	.word	0x20000f9c
 8001cac:	20001450 	.word	0x20001450
 8001cb0:	2000126e 	.word	0x2000126e
 8001cb4:	20000e04 	.word	0x20000e04
 8001cb8:	20001268 	.word	0x20001268

08001cbc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	b09e      	sub	sp, #120	; 0x78
 8001cc0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001cc2:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001cc6:	2228      	movs	r2, #40	; 0x28
 8001cc8:	2100      	movs	r1, #0
 8001cca:	4618      	mov	r0, r3
 8001ccc:	f00b fbbf 	bl	800d44e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001cd0:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	601a      	str	r2, [r3, #0]
 8001cd8:	605a      	str	r2, [r3, #4]
 8001cda:	609a      	str	r2, [r3, #8]
 8001cdc:	60da      	str	r2, [r3, #12]
 8001cde:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001ce0:	463b      	mov	r3, r7
 8001ce2:	223c      	movs	r2, #60	; 0x3c
 8001ce4:	2100      	movs	r1, #0
 8001ce6:	4618      	mov	r0, r3
 8001ce8:	f00b fbb1 	bl	800d44e <memset>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8001cec:	f001 ff2a 	bl	8003b44 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8001cf0:	4a25      	ldr	r2, [pc, #148]	; (8001d88 <SystemClock_Config+0xcc>)
 8001cf2:	4b25      	ldr	r3, [pc, #148]	; (8001d88 <SystemClock_Config+0xcc>)
 8001cf4:	6a1b      	ldr	r3, [r3, #32]
 8001cf6:	f023 0318 	bic.w	r3, r3, #24
 8001cfa:	6213      	str	r3, [r2, #32]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 8001cfc:	2306      	movs	r3, #6
 8001cfe:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001d00:	2301      	movs	r3, #1
 8001d02:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001d04:	2301      	movs	r3, #1
 8001d06:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001d08:	2310      	movs	r3, #16
 8001d0a:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001d0c:	2302      	movs	r3, #2
 8001d0e:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001d10:	2300      	movs	r3, #0
 8001d12:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8001d14:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 8001d18:	677b      	str	r3, [r7, #116]	; 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001d1a:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001d1e:	4618      	mov	r0, r3
 8001d20:	f001 ff20 	bl	8003b64 <HAL_RCC_OscConfig>
 8001d24:	4603      	mov	r3, r0
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d001      	beq.n	8001d2e <SystemClock_Config+0x72>
  {
    Error_Handler();
 8001d2a:	f000 fac7 	bl	80022bc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001d2e:	230f      	movs	r3, #15
 8001d30:	63fb      	str	r3, [r7, #60]	; 0x3c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001d32:	2302      	movs	r3, #2
 8001d34:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001d36:	2300      	movs	r3, #0
 8001d38:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001d3a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001d3e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001d40:	2300      	movs	r3, #0
 8001d42:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001d44:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001d48:	2102      	movs	r1, #2
 8001d4a:	4618      	mov	r0, r3
 8001d4c:	f002 fe12 	bl	8004974 <HAL_RCC_ClockConfig>
 8001d50:	4603      	mov	r3, r0
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d001      	beq.n	8001d5a <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8001d56:	f000 fab1 	bl	80022bc <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_I2C2
 8001d5a:	4b0c      	ldr	r3, [pc, #48]	; (8001d8c <SystemClock_Config+0xd0>)
 8001d5c:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_RTC;
  PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001d5e:	2300      	movs	r3, #0
 8001d60:	613b      	str	r3, [r7, #16]
  PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_HSI;
 8001d62:	2300      	movs	r3, #0
 8001d64:	623b      	str	r3, [r7, #32]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8001d66:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001d6a:	607b      	str	r3, [r7, #4]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001d6c:	463b      	mov	r3, r7
 8001d6e:	4618      	mov	r0, r3
 8001d70:	f003 f836 	bl	8004de0 <HAL_RCCEx_PeriphCLKConfig>
 8001d74:	4603      	mov	r3, r0
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d001      	beq.n	8001d7e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001d7a:	f000 fa9f 	bl	80022bc <Error_Handler>
  }
}
 8001d7e:	bf00      	nop
 8001d80:	3778      	adds	r7, #120	; 0x78
 8001d82:	46bd      	mov	sp, r7
 8001d84:	bd80      	pop	{r7, pc}
 8001d86:	bf00      	nop
 8001d88:	40021000 	.word	0x40021000
 8001d8c:	00010044 	.word	0x00010044

08001d90 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001d90:	b580      	push	{r7, lr}
 8001d92:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001d94:	4b1b      	ldr	r3, [pc, #108]	; (8001e04 <MX_I2C2_Init+0x74>)
 8001d96:	4a1c      	ldr	r2, [pc, #112]	; (8001e08 <MX_I2C2_Init+0x78>)
 8001d98:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x200009FE;
 8001d9a:	4b1a      	ldr	r3, [pc, #104]	; (8001e04 <MX_I2C2_Init+0x74>)
 8001d9c:	4a1b      	ldr	r2, [pc, #108]	; (8001e0c <MX_I2C2_Init+0x7c>)
 8001d9e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8001da0:	4b18      	ldr	r3, [pc, #96]	; (8001e04 <MX_I2C2_Init+0x74>)
 8001da2:	2200      	movs	r2, #0
 8001da4:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001da6:	4b17      	ldr	r3, [pc, #92]	; (8001e04 <MX_I2C2_Init+0x74>)
 8001da8:	2201      	movs	r2, #1
 8001daa:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001dac:	4b15      	ldr	r3, [pc, #84]	; (8001e04 <MX_I2C2_Init+0x74>)
 8001dae:	2200      	movs	r2, #0
 8001db0:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8001db2:	4b14      	ldr	r3, [pc, #80]	; (8001e04 <MX_I2C2_Init+0x74>)
 8001db4:	2200      	movs	r2, #0
 8001db6:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001db8:	4b12      	ldr	r3, [pc, #72]	; (8001e04 <MX_I2C2_Init+0x74>)
 8001dba:	2200      	movs	r2, #0
 8001dbc:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001dbe:	4b11      	ldr	r3, [pc, #68]	; (8001e04 <MX_I2C2_Init+0x74>)
 8001dc0:	2200      	movs	r2, #0
 8001dc2:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001dc4:	4b0f      	ldr	r3, [pc, #60]	; (8001e04 <MX_I2C2_Init+0x74>)
 8001dc6:	2200      	movs	r2, #0
 8001dc8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001dca:	480e      	ldr	r0, [pc, #56]	; (8001e04 <MX_I2C2_Init+0x74>)
 8001dcc:	f001 f9bc 	bl	8003148 <HAL_I2C_Init>
 8001dd0:	4603      	mov	r3, r0
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d001      	beq.n	8001dda <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8001dd6:	f000 fa71 	bl	80022bc <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001dda:	2100      	movs	r1, #0
 8001ddc:	4809      	ldr	r0, [pc, #36]	; (8001e04 <MX_I2C2_Init+0x74>)
 8001dde:	f001 fe19 	bl	8003a14 <HAL_I2CEx_ConfigAnalogFilter>
 8001de2:	4603      	mov	r3, r0
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d001      	beq.n	8001dec <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8001de8:	f000 fa68 	bl	80022bc <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8001dec:	2100      	movs	r1, #0
 8001dee:	4805      	ldr	r0, [pc, #20]	; (8001e04 <MX_I2C2_Init+0x74>)
 8001df0:	f001 fe5b 	bl	8003aaa <HAL_I2CEx_ConfigDigitalFilter>
 8001df4:	4603      	mov	r3, r0
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d001      	beq.n	8001dfe <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8001dfa:	f000 fa5f 	bl	80022bc <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001dfe:	bf00      	nop
 8001e00:	bd80      	pop	{r7, pc}
 8001e02:	bf00      	nop
 8001e04:	20000f00 	.word	0x20000f00
 8001e08:	40005800 	.word	0x40005800
 8001e0c:	200009fe 	.word	0x200009fe

08001e10 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8001e10:	b580      	push	{r7, lr}
 8001e12:	b086      	sub	sp, #24
 8001e14:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8001e16:	1d3b      	adds	r3, r7, #4
 8001e18:	2200      	movs	r2, #0
 8001e1a:	601a      	str	r2, [r3, #0]
 8001e1c:	605a      	str	r2, [r3, #4]
 8001e1e:	609a      	str	r2, [r3, #8]
 8001e20:	60da      	str	r2, [r3, #12]
 8001e22:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8001e24:	2300      	movs	r3, #0
 8001e26:	603b      	str	r3, [r7, #0]
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001e28:	4b0f      	ldr	r3, [pc, #60]	; (8001e68 <MX_RTC_Init+0x58>)
 8001e2a:	4a10      	ldr	r2, [pc, #64]	; (8001e6c <MX_RTC_Init+0x5c>)
 8001e2c:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001e2e:	4b0e      	ldr	r3, [pc, #56]	; (8001e68 <MX_RTC_Init+0x58>)
 8001e30:	2200      	movs	r2, #0
 8001e32:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8001e34:	4b0c      	ldr	r3, [pc, #48]	; (8001e68 <MX_RTC_Init+0x58>)
 8001e36:	227f      	movs	r2, #127	; 0x7f
 8001e38:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8001e3a:	4b0b      	ldr	r3, [pc, #44]	; (8001e68 <MX_RTC_Init+0x58>)
 8001e3c:	22ff      	movs	r2, #255	; 0xff
 8001e3e:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001e40:	4b09      	ldr	r3, [pc, #36]	; (8001e68 <MX_RTC_Init+0x58>)
 8001e42:	2200      	movs	r2, #0
 8001e44:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001e46:	4b08      	ldr	r3, [pc, #32]	; (8001e68 <MX_RTC_Init+0x58>)
 8001e48:	2200      	movs	r2, #0
 8001e4a:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001e4c:	4b06      	ldr	r3, [pc, #24]	; (8001e68 <MX_RTC_Init+0x58>)
 8001e4e:	2200      	movs	r2, #0
 8001e50:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001e52:	4805      	ldr	r0, [pc, #20]	; (8001e68 <MX_RTC_Init+0x58>)
 8001e54:	f003 f974 	bl	8005140 <HAL_RTC_Init>
 8001e58:	4603      	mov	r3, r0
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d001      	beq.n	8001e62 <MX_RTC_Init+0x52>
  {
    Error_Handler();
 8001e5e:	f000 fa2d 	bl	80022bc <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8001e62:	3718      	adds	r7, #24
 8001e64:	46bd      	mov	sp, r7
 8001e66:	bd80      	pop	{r7, pc}
 8001e68:	20001004 	.word	0x20001004
 8001e6c:	40002800 	.word	0x40002800

08001e70 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001e70:	b580      	push	{r7, lr}
 8001e72:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001e74:	4b1b      	ldr	r3, [pc, #108]	; (8001ee4 <MX_SPI2_Init+0x74>)
 8001e76:	4a1c      	ldr	r2, [pc, #112]	; (8001ee8 <MX_SPI2_Init+0x78>)
 8001e78:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001e7a:	4b1a      	ldr	r3, [pc, #104]	; (8001ee4 <MX_SPI2_Init+0x74>)
 8001e7c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001e80:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001e82:	4b18      	ldr	r3, [pc, #96]	; (8001ee4 <MX_SPI2_Init+0x74>)
 8001e84:	2200      	movs	r2, #0
 8001e86:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001e88:	4b16      	ldr	r3, [pc, #88]	; (8001ee4 <MX_SPI2_Init+0x74>)
 8001e8a:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8001e8e:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001e90:	4b14      	ldr	r3, [pc, #80]	; (8001ee4 <MX_SPI2_Init+0x74>)
 8001e92:	2200      	movs	r2, #0
 8001e94:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8001e96:	4b13      	ldr	r3, [pc, #76]	; (8001ee4 <MX_SPI2_Init+0x74>)
 8001e98:	2201      	movs	r2, #1
 8001e9a:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001e9c:	4b11      	ldr	r3, [pc, #68]	; (8001ee4 <MX_SPI2_Init+0x74>)
 8001e9e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001ea2:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8001ea4:	4b0f      	ldr	r3, [pc, #60]	; (8001ee4 <MX_SPI2_Init+0x74>)
 8001ea6:	2208      	movs	r2, #8
 8001ea8:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001eaa:	4b0e      	ldr	r3, [pc, #56]	; (8001ee4 <MX_SPI2_Init+0x74>)
 8001eac:	2200      	movs	r2, #0
 8001eae:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001eb0:	4b0c      	ldr	r3, [pc, #48]	; (8001ee4 <MX_SPI2_Init+0x74>)
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001eb6:	4b0b      	ldr	r3, [pc, #44]	; (8001ee4 <MX_SPI2_Init+0x74>)
 8001eb8:	2200      	movs	r2, #0
 8001eba:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 8001ebc:	4b09      	ldr	r3, [pc, #36]	; (8001ee4 <MX_SPI2_Init+0x74>)
 8001ebe:	2207      	movs	r2, #7
 8001ec0:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001ec2:	4b08      	ldr	r3, [pc, #32]	; (8001ee4 <MX_SPI2_Init+0x74>)
 8001ec4:	2200      	movs	r2, #0
 8001ec6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8001ec8:	4b06      	ldr	r3, [pc, #24]	; (8001ee4 <MX_SPI2_Init+0x74>)
 8001eca:	2200      	movs	r2, #0
 8001ecc:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001ece:	4805      	ldr	r0, [pc, #20]	; (8001ee4 <MX_SPI2_Init+0x74>)
 8001ed0:	f003 fc68 	bl	80057a4 <HAL_SPI_Init>
 8001ed4:	4603      	mov	r3, r0
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d001      	beq.n	8001ede <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8001eda:	f000 f9ef 	bl	80022bc <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001ede:	bf00      	nop
 8001ee0:	bd80      	pop	{r7, pc}
 8001ee2:	bf00      	nop
 8001ee4:	20000e18 	.word	0x20000e18
 8001ee8:	40003800 	.word	0x40003800

08001eec <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001eec:	b580      	push	{r7, lr}
 8001eee:	b08a      	sub	sp, #40	; 0x28
 8001ef0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ef2:	f107 031c 	add.w	r3, r7, #28
 8001ef6:	2200      	movs	r2, #0
 8001ef8:	601a      	str	r2, [r3, #0]
 8001efa:	605a      	str	r2, [r3, #4]
 8001efc:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001efe:	463b      	mov	r3, r7
 8001f00:	2200      	movs	r2, #0
 8001f02:	601a      	str	r2, [r3, #0]
 8001f04:	605a      	str	r2, [r3, #4]
 8001f06:	609a      	str	r2, [r3, #8]
 8001f08:	60da      	str	r2, [r3, #12]
 8001f0a:	611a      	str	r2, [r3, #16]
 8001f0c:	615a      	str	r2, [r3, #20]
 8001f0e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001f10:	4b22      	ldr	r3, [pc, #136]	; (8001f9c <MX_TIM2_Init+0xb0>)
 8001f12:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001f16:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001f18:	4b20      	ldr	r3, [pc, #128]	; (8001f9c <MX_TIM2_Init+0xb0>)
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f1e:	4b1f      	ldr	r3, [pc, #124]	; (8001f9c <MX_TIM2_Init+0xb0>)
 8001f20:	2200      	movs	r2, #0
 8001f22:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 500;
 8001f24:	4b1d      	ldr	r3, [pc, #116]	; (8001f9c <MX_TIM2_Init+0xb0>)
 8001f26:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001f2a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f2c:	4b1b      	ldr	r3, [pc, #108]	; (8001f9c <MX_TIM2_Init+0xb0>)
 8001f2e:	2200      	movs	r2, #0
 8001f30:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001f32:	4b1a      	ldr	r3, [pc, #104]	; (8001f9c <MX_TIM2_Init+0xb0>)
 8001f34:	2280      	movs	r2, #128	; 0x80
 8001f36:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001f38:	4818      	ldr	r0, [pc, #96]	; (8001f9c <MX_TIM2_Init+0xb0>)
 8001f3a:	f004 fc03 	bl	8006744 <HAL_TIM_PWM_Init>
 8001f3e:	4603      	mov	r3, r0
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d001      	beq.n	8001f48 <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
 8001f44:	f000 f9ba 	bl	80022bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f48:	2300      	movs	r3, #0
 8001f4a:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001f50:	f107 031c 	add.w	r3, r7, #28
 8001f54:	4619      	mov	r1, r3
 8001f56:	4811      	ldr	r0, [pc, #68]	; (8001f9c <MX_TIM2_Init+0xb0>)
 8001f58:	f005 fbca 	bl	80076f0 <HAL_TIMEx_MasterConfigSynchronization>
 8001f5c:	4603      	mov	r3, r0
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d001      	beq.n	8001f66 <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 8001f62:	f000 f9ab 	bl	80022bc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001f66:	2360      	movs	r3, #96	; 0x60
 8001f68:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001f6e:	2300      	movs	r3, #0
 8001f70:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001f72:	2300      	movs	r3, #0
 8001f74:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001f76:	463b      	mov	r3, r7
 8001f78:	220c      	movs	r2, #12
 8001f7a:	4619      	mov	r1, r3
 8001f7c:	4807      	ldr	r0, [pc, #28]	; (8001f9c <MX_TIM2_Init+0xb0>)
 8001f7e:	f004 feef 	bl	8006d60 <HAL_TIM_PWM_ConfigChannel>
 8001f82:	4603      	mov	r3, r0
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d001      	beq.n	8001f8c <MX_TIM2_Init+0xa0>
  {
    Error_Handler();
 8001f88:	f000 f998 	bl	80022bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001f8c:	4803      	ldr	r0, [pc, #12]	; (8001f9c <MX_TIM2_Init+0xb0>)
 8001f8e:	f000 fadf 	bl	8002550 <HAL_TIM_MspPostInit>

}
 8001f92:	bf00      	nop
 8001f94:	3728      	adds	r7, #40	; 0x28
 8001f96:	46bd      	mov	sp, r7
 8001f98:	bd80      	pop	{r7, pc}
 8001f9a:	bf00      	nop
 8001f9c:	20001088 	.word	0x20001088

08001fa0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	b08a      	sub	sp, #40	; 0x28
 8001fa4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001fa6:	f107 031c 	add.w	r3, r7, #28
 8001faa:	2200      	movs	r2, #0
 8001fac:	601a      	str	r2, [r3, #0]
 8001fae:	605a      	str	r2, [r3, #4]
 8001fb0:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001fb2:	463b      	mov	r3, r7
 8001fb4:	2200      	movs	r2, #0
 8001fb6:	601a      	str	r2, [r3, #0]
 8001fb8:	605a      	str	r2, [r3, #4]
 8001fba:	609a      	str	r2, [r3, #8]
 8001fbc:	60da      	str	r2, [r3, #12]
 8001fbe:	611a      	str	r2, [r3, #16]
 8001fc0:	615a      	str	r2, [r3, #20]
 8001fc2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001fc4:	4b27      	ldr	r3, [pc, #156]	; (8002064 <MX_TIM3_Init+0xc4>)
 8001fc6:	4a28      	ldr	r2, [pc, #160]	; (8002068 <MX_TIM3_Init+0xc8>)
 8001fc8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001fca:	4b26      	ldr	r3, [pc, #152]	; (8002064 <MX_TIM3_Init+0xc4>)
 8001fcc:	2200      	movs	r2, #0
 8001fce:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001fd0:	4b24      	ldr	r3, [pc, #144]	; (8002064 <MX_TIM3_Init+0xc4>)
 8001fd2:	2200      	movs	r2, #0
 8001fd4:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 500;
 8001fd6:	4b23      	ldr	r3, [pc, #140]	; (8002064 <MX_TIM3_Init+0xc4>)
 8001fd8:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001fdc:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001fde:	4b21      	ldr	r3, [pc, #132]	; (8002064 <MX_TIM3_Init+0xc4>)
 8001fe0:	2200      	movs	r2, #0
 8001fe2:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001fe4:	4b1f      	ldr	r3, [pc, #124]	; (8002064 <MX_TIM3_Init+0xc4>)
 8001fe6:	2280      	movs	r2, #128	; 0x80
 8001fe8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001fea:	481e      	ldr	r0, [pc, #120]	; (8002064 <MX_TIM3_Init+0xc4>)
 8001fec:	f004 fbaa 	bl	8006744 <HAL_TIM_PWM_Init>
 8001ff0:	4603      	mov	r3, r0
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d001      	beq.n	8001ffa <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 8001ff6:	f000 f961 	bl	80022bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ffe:	2300      	movs	r3, #0
 8002000:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002002:	f107 031c 	add.w	r3, r7, #28
 8002006:	4619      	mov	r1, r3
 8002008:	4816      	ldr	r0, [pc, #88]	; (8002064 <MX_TIM3_Init+0xc4>)
 800200a:	f005 fb71 	bl	80076f0 <HAL_TIMEx_MasterConfigSynchronization>
 800200e:	4603      	mov	r3, r0
 8002010:	2b00      	cmp	r3, #0
 8002012:	d001      	beq.n	8002018 <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 8002014:	f000 f952 	bl	80022bc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002018:	2360      	movs	r3, #96	; 0x60
 800201a:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800201c:	2300      	movs	r3, #0
 800201e:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002020:	2300      	movs	r3, #0
 8002022:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002024:	2300      	movs	r3, #0
 8002026:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002028:	463b      	mov	r3, r7
 800202a:	2200      	movs	r2, #0
 800202c:	4619      	mov	r1, r3
 800202e:	480d      	ldr	r0, [pc, #52]	; (8002064 <MX_TIM3_Init+0xc4>)
 8002030:	f004 fe96 	bl	8006d60 <HAL_TIM_PWM_ConfigChannel>
 8002034:	4603      	mov	r3, r0
 8002036:	2b00      	cmp	r3, #0
 8002038:	d001      	beq.n	800203e <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 800203a:	f000 f93f 	bl	80022bc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800203e:	463b      	mov	r3, r7
 8002040:	2204      	movs	r2, #4
 8002042:	4619      	mov	r1, r3
 8002044:	4807      	ldr	r0, [pc, #28]	; (8002064 <MX_TIM3_Init+0xc4>)
 8002046:	f004 fe8b 	bl	8006d60 <HAL_TIM_PWM_ConfigChannel>
 800204a:	4603      	mov	r3, r0
 800204c:	2b00      	cmp	r3, #0
 800204e:	d001      	beq.n	8002054 <MX_TIM3_Init+0xb4>
  {
    Error_Handler();
 8002050:	f000 f934 	bl	80022bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002054:	4803      	ldr	r0, [pc, #12]	; (8002064 <MX_TIM3_Init+0xc4>)
 8002056:	f000 fa7b 	bl	8002550 <HAL_TIM_MspPostInit>

}
 800205a:	bf00      	nop
 800205c:	3728      	adds	r7, #40	; 0x28
 800205e:	46bd      	mov	sp, r7
 8002060:	bd80      	pop	{r7, pc}
 8002062:	bf00      	nop
 8002064:	20000f50 	.word	0x20000f50
 8002068:	40000400 	.word	0x40000400

0800206c <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 800206c:	b580      	push	{r7, lr}
 800206e:	b084      	sub	sp, #16
 8002070:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002072:	1d3b      	adds	r3, r7, #4
 8002074:	2200      	movs	r2, #0
 8002076:	601a      	str	r2, [r3, #0]
 8002078:	605a      	str	r2, [r3, #4]
 800207a:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800207c:	4b14      	ldr	r3, [pc, #80]	; (80020d0 <MX_TIM6_Init+0x64>)
 800207e:	4a15      	ldr	r2, [pc, #84]	; (80020d4 <MX_TIM6_Init+0x68>)
 8002080:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 10;
 8002082:	4b13      	ldr	r3, [pc, #76]	; (80020d0 <MX_TIM6_Init+0x64>)
 8002084:	220a      	movs	r2, #10
 8002086:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002088:	4b11      	ldr	r3, [pc, #68]	; (80020d0 <MX_TIM6_Init+0x64>)
 800208a:	2200      	movs	r2, #0
 800208c:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 10000;
 800208e:	4b10      	ldr	r3, [pc, #64]	; (80020d0 <MX_TIM6_Init+0x64>)
 8002090:	f242 7210 	movw	r2, #10000	; 0x2710
 8002094:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002096:	4b0e      	ldr	r3, [pc, #56]	; (80020d0 <MX_TIM6_Init+0x64>)
 8002098:	2280      	movs	r2, #128	; 0x80
 800209a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800209c:	480c      	ldr	r0, [pc, #48]	; (80020d0 <MX_TIM6_Init+0x64>)
 800209e:	f004 fa8f 	bl	80065c0 <HAL_TIM_Base_Init>
 80020a2:	4603      	mov	r3, r0
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d001      	beq.n	80020ac <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 80020a8:	f000 f908 	bl	80022bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80020ac:	2300      	movs	r3, #0
 80020ae:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80020b0:	2300      	movs	r3, #0
 80020b2:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80020b4:	1d3b      	adds	r3, r7, #4
 80020b6:	4619      	mov	r1, r3
 80020b8:	4805      	ldr	r0, [pc, #20]	; (80020d0 <MX_TIM6_Init+0x64>)
 80020ba:	f005 fb19 	bl	80076f0 <HAL_TIMEx_MasterConfigSynchronization>
 80020be:	4603      	mov	r3, r0
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d001      	beq.n	80020c8 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 80020c4:	f000 f8fa 	bl	80022bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80020c8:	bf00      	nop
 80020ca:	3710      	adds	r7, #16
 80020cc:	46bd      	mov	sp, r7
 80020ce:	bd80      	pop	{r7, pc}
 80020d0:	20001024 	.word	0x20001024
 80020d4:	40001000 	.word	0x40001000

080020d8 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 80020d8:	b580      	push	{r7, lr}
 80020da:	b084      	sub	sp, #16
 80020dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80020de:	1d3b      	adds	r3, r7, #4
 80020e0:	2200      	movs	r2, #0
 80020e2:	601a      	str	r2, [r3, #0]
 80020e4:	605a      	str	r2, [r3, #4]
 80020e6:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 80020e8:	4b14      	ldr	r3, [pc, #80]	; (800213c <MX_TIM7_Init+0x64>)
 80020ea:	4a15      	ldr	r2, [pc, #84]	; (8002140 <MX_TIM7_Init+0x68>)
 80020ec:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 10;
 80020ee:	4b13      	ldr	r3, [pc, #76]	; (800213c <MX_TIM7_Init+0x64>)
 80020f0:	220a      	movs	r2, #10
 80020f2:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80020f4:	4b11      	ldr	r3, [pc, #68]	; (800213c <MX_TIM7_Init+0x64>)
 80020f6:	2200      	movs	r2, #0
 80020f8:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 30000;
 80020fa:	4b10      	ldr	r3, [pc, #64]	; (800213c <MX_TIM7_Init+0x64>)
 80020fc:	f247 5230 	movw	r2, #30000	; 0x7530
 8002100:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002102:	4b0e      	ldr	r3, [pc, #56]	; (800213c <MX_TIM7_Init+0x64>)
 8002104:	2280      	movs	r2, #128	; 0x80
 8002106:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8002108:	480c      	ldr	r0, [pc, #48]	; (800213c <MX_TIM7_Init+0x64>)
 800210a:	f004 fa59 	bl	80065c0 <HAL_TIM_Base_Init>
 800210e:	4603      	mov	r3, r0
 8002110:	2b00      	cmp	r3, #0
 8002112:	d001      	beq.n	8002118 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 8002114:	f000 f8d2 	bl	80022bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002118:	2300      	movs	r3, #0
 800211a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800211c:	2300      	movs	r3, #0
 800211e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8002120:	1d3b      	adds	r3, r7, #4
 8002122:	4619      	mov	r1, r3
 8002124:	4805      	ldr	r0, [pc, #20]	; (800213c <MX_TIM7_Init+0x64>)
 8002126:	f005 fae3 	bl	80076f0 <HAL_TIMEx_MasterConfigSynchronization>
 800212a:	4603      	mov	r3, r0
 800212c:	2b00      	cmp	r3, #0
 800212e:	d001      	beq.n	8002134 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 8002130:	f000 f8c4 	bl	80022bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8002134:	bf00      	nop
 8002136:	3710      	adds	r7, #16
 8002138:	46bd      	mov	sp, r7
 800213a:	bd80      	pop	{r7, pc}
 800213c:	20001270 	.word	0x20001270
 8002140:	40001400 	.word	0x40001400

08002144 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8002144:	b580      	push	{r7, lr}
 8002146:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002148:	4b18      	ldr	r3, [pc, #96]	; (80021ac <MX_USART3_UART_Init+0x68>)
 800214a:	4a19      	ldr	r2, [pc, #100]	; (80021b0 <MX_USART3_UART_Init+0x6c>)
 800214c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 800214e:	4b17      	ldr	r3, [pc, #92]	; (80021ac <MX_USART3_UART_Init+0x68>)
 8002150:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8002154:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002156:	4b15      	ldr	r3, [pc, #84]	; (80021ac <MX_USART3_UART_Init+0x68>)
 8002158:	2200      	movs	r2, #0
 800215a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800215c:	4b13      	ldr	r3, [pc, #76]	; (80021ac <MX_USART3_UART_Init+0x68>)
 800215e:	2200      	movs	r2, #0
 8002160:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002162:	4b12      	ldr	r3, [pc, #72]	; (80021ac <MX_USART3_UART_Init+0x68>)
 8002164:	2200      	movs	r2, #0
 8002166:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002168:	4b10      	ldr	r3, [pc, #64]	; (80021ac <MX_USART3_UART_Init+0x68>)
 800216a:	220c      	movs	r2, #12
 800216c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800216e:	4b0f      	ldr	r3, [pc, #60]	; (80021ac <MX_USART3_UART_Init+0x68>)
 8002170:	2200      	movs	r2, #0
 8002172:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002174:	4b0d      	ldr	r3, [pc, #52]	; (80021ac <MX_USART3_UART_Init+0x68>)
 8002176:	2200      	movs	r2, #0
 8002178:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800217a:	4b0c      	ldr	r3, [pc, #48]	; (80021ac <MX_USART3_UART_Init+0x68>)
 800217c:	2200      	movs	r2, #0
 800217e:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_RXOVERRUNDISABLE_INIT|UART_ADVFEATURE_DMADISABLEONERROR_INIT;
 8002180:	4b0a      	ldr	r3, [pc, #40]	; (80021ac <MX_USART3_UART_Init+0x68>)
 8002182:	2230      	movs	r2, #48	; 0x30
 8002184:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.OverrunDisable = UART_ADVFEATURE_OVERRUN_DISABLE;
 8002186:	4b09      	ldr	r3, [pc, #36]	; (80021ac <MX_USART3_UART_Init+0x68>)
 8002188:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800218c:	639a      	str	r2, [r3, #56]	; 0x38
  huart3.AdvancedInit.DMADisableonRxError = UART_ADVFEATURE_DMA_DISABLEONRXERROR;
 800218e:	4b07      	ldr	r3, [pc, #28]	; (80021ac <MX_USART3_UART_Init+0x68>)
 8002190:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002194:	63da      	str	r2, [r3, #60]	; 0x3c
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002196:	4805      	ldr	r0, [pc, #20]	; (80021ac <MX_USART3_UART_Init+0x68>)
 8002198:	f005 fb48 	bl	800782c <HAL_UART_Init>
 800219c:	4603      	mov	r3, r0
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d001      	beq.n	80021a6 <MX_USART3_UART_Init+0x62>
  {
    Error_Handler();
 80021a2:	f000 f88b 	bl	80022bc <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80021a6:	bf00      	nop
 80021a8:	bd80      	pop	{r7, pc}
 80021aa:	bf00      	nop
 80021ac:	20000e7c 	.word	0x20000e7c
 80021b0:	40004800 	.word	0x40004800

080021b4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80021b4:	b580      	push	{r7, lr}
 80021b6:	b08a      	sub	sp, #40	; 0x28
 80021b8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021ba:	f107 0314 	add.w	r3, r7, #20
 80021be:	2200      	movs	r2, #0
 80021c0:	601a      	str	r2, [r3, #0]
 80021c2:	605a      	str	r2, [r3, #4]
 80021c4:	609a      	str	r2, [r3, #8]
 80021c6:	60da      	str	r2, [r3, #12]
 80021c8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80021ca:	4a39      	ldr	r2, [pc, #228]	; (80022b0 <MX_GPIO_Init+0xfc>)
 80021cc:	4b38      	ldr	r3, [pc, #224]	; (80022b0 <MX_GPIO_Init+0xfc>)
 80021ce:	695b      	ldr	r3, [r3, #20]
 80021d0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80021d4:	6153      	str	r3, [r2, #20]
 80021d6:	4b36      	ldr	r3, [pc, #216]	; (80022b0 <MX_GPIO_Init+0xfc>)
 80021d8:	695b      	ldr	r3, [r3, #20]
 80021da:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80021de:	613b      	str	r3, [r7, #16]
 80021e0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80021e2:	4a33      	ldr	r2, [pc, #204]	; (80022b0 <MX_GPIO_Init+0xfc>)
 80021e4:	4b32      	ldr	r3, [pc, #200]	; (80022b0 <MX_GPIO_Init+0xfc>)
 80021e6:	695b      	ldr	r3, [r3, #20]
 80021e8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80021ec:	6153      	str	r3, [r2, #20]
 80021ee:	4b30      	ldr	r3, [pc, #192]	; (80022b0 <MX_GPIO_Init+0xfc>)
 80021f0:	695b      	ldr	r3, [r3, #20]
 80021f2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80021f6:	60fb      	str	r3, [r7, #12]
 80021f8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80021fa:	4a2d      	ldr	r2, [pc, #180]	; (80022b0 <MX_GPIO_Init+0xfc>)
 80021fc:	4b2c      	ldr	r3, [pc, #176]	; (80022b0 <MX_GPIO_Init+0xfc>)
 80021fe:	695b      	ldr	r3, [r3, #20]
 8002200:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002204:	6153      	str	r3, [r2, #20]
 8002206:	4b2a      	ldr	r3, [pc, #168]	; (80022b0 <MX_GPIO_Init+0xfc>)
 8002208:	695b      	ldr	r3, [r3, #20]
 800220a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800220e:	60bb      	str	r3, [r7, #8]
 8002210:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002212:	4a27      	ldr	r2, [pc, #156]	; (80022b0 <MX_GPIO_Init+0xfc>)
 8002214:	4b26      	ldr	r3, [pc, #152]	; (80022b0 <MX_GPIO_Init+0xfc>)
 8002216:	695b      	ldr	r3, [r3, #20]
 8002218:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800221c:	6153      	str	r3, [r2, #20]
 800221e:	4b24      	ldr	r3, [pc, #144]	; (80022b0 <MX_GPIO_Init+0xfc>)
 8002220:	695b      	ldr	r3, [r3, #20]
 8002222:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002226:	607b      	str	r3, [r7, #4]
 8002228:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, LCD_RD_Pin|LCD_RST_Pin, GPIO_PIN_RESET);
 800222a:	2200      	movs	r2, #0
 800222c:	2103      	movs	r1, #3
 800222e:	4821      	ldr	r0, [pc, #132]	; (80022b4 <MX_GPIO_Init+0x100>)
 8002230:	f000 ff72 	bl	8003118 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LCD_WR_Pin|LCD_RS_Pin|LCD_CS_Pin|LCD_LED_Pin
 8002234:	2200      	movs	r2, #0
 8002236:	f248 1107 	movw	r1, #33031	; 0x8107
 800223a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800223e:	f000 ff6b 	bl	8003118 <HAL_GPIO_WritePin>
                          |LCD_DB7_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, CS1_Pin|CS2_Pin|CS3_Pin|LCD_DB6_Pin
 8002242:	2200      	movs	r2, #0
 8002244:	f241 31fb 	movw	r1, #5115	; 0x13fb
 8002248:	481b      	ldr	r0, [pc, #108]	; (80022b8 <MX_GPIO_Init+0x104>)
 800224a:	f000 ff65 	bl	8003118 <HAL_GPIO_WritePin>
                          |LCD_DB5_Pin|LCD_DB4_Pin|LCD_DB3_Pin|LCD_DB2_Pin
                          |LCD_DB1_Pin|LCD_DB0_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : LCD_RD_Pin LCD_RST_Pin */
  GPIO_InitStruct.Pin = LCD_RD_Pin|LCD_RST_Pin;
 800224e:	2303      	movs	r3, #3
 8002250:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002252:	2301      	movs	r3, #1
 8002254:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002256:	2300      	movs	r3, #0
 8002258:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800225a:	2300      	movs	r3, #0
 800225c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800225e:	f107 0314 	add.w	r3, r7, #20
 8002262:	4619      	mov	r1, r3
 8002264:	4813      	ldr	r0, [pc, #76]	; (80022b4 <MX_GPIO_Init+0x100>)
 8002266:	f000 fddd 	bl	8002e24 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_WR_Pin LCD_RS_Pin LCD_CS_Pin LCD_LED_Pin
                           LCD_DB7_Pin */
  GPIO_InitStruct.Pin = LCD_WR_Pin|LCD_RS_Pin|LCD_CS_Pin|LCD_LED_Pin
 800226a:	f248 1307 	movw	r3, #33031	; 0x8107
 800226e:	617b      	str	r3, [r7, #20]
                          |LCD_DB7_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002270:	2301      	movs	r3, #1
 8002272:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002274:	2300      	movs	r3, #0
 8002276:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002278:	2300      	movs	r3, #0
 800227a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800227c:	f107 0314 	add.w	r3, r7, #20
 8002280:	4619      	mov	r1, r3
 8002282:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002286:	f000 fdcd 	bl	8002e24 <HAL_GPIO_Init>

  /*Configure GPIO pins : CS1_Pin CS2_Pin CS3_Pin LCD_DB6_Pin
                           LCD_DB5_Pin LCD_DB4_Pin LCD_DB3_Pin LCD_DB2_Pin
                           LCD_DB1_Pin LCD_DB0_Pin */
  GPIO_InitStruct.Pin = CS1_Pin|CS2_Pin|CS3_Pin|LCD_DB6_Pin
 800228a:	f241 33fb 	movw	r3, #5115	; 0x13fb
 800228e:	617b      	str	r3, [r7, #20]
                          |LCD_DB5_Pin|LCD_DB4_Pin|LCD_DB3_Pin|LCD_DB2_Pin
                          |LCD_DB1_Pin|LCD_DB0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002290:	2301      	movs	r3, #1
 8002292:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002294:	2300      	movs	r3, #0
 8002296:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002298:	2300      	movs	r3, #0
 800229a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800229c:	f107 0314 	add.w	r3, r7, #20
 80022a0:	4619      	mov	r1, r3
 80022a2:	4805      	ldr	r0, [pc, #20]	; (80022b8 <MX_GPIO_Init+0x104>)
 80022a4:	f000 fdbe 	bl	8002e24 <HAL_GPIO_Init>

}
 80022a8:	bf00      	nop
 80022aa:	3728      	adds	r7, #40	; 0x28
 80022ac:	46bd      	mov	sp, r7
 80022ae:	bd80      	pop	{r7, pc}
 80022b0:	40021000 	.word	0x40021000
 80022b4:	48001400 	.word	0x48001400
 80022b8:	48000400 	.word	0x48000400

080022bc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80022bc:	b480      	push	{r7}
 80022be:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80022c0:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80022c2:	e7fe      	b.n	80022c2 <Error_Handler+0x6>

080022c4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80022c4:	b480      	push	{r7}
 80022c6:	b083      	sub	sp, #12
 80022c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80022ca:	4a0f      	ldr	r2, [pc, #60]	; (8002308 <HAL_MspInit+0x44>)
 80022cc:	4b0e      	ldr	r3, [pc, #56]	; (8002308 <HAL_MspInit+0x44>)
 80022ce:	699b      	ldr	r3, [r3, #24]
 80022d0:	f043 0301 	orr.w	r3, r3, #1
 80022d4:	6193      	str	r3, [r2, #24]
 80022d6:	4b0c      	ldr	r3, [pc, #48]	; (8002308 <HAL_MspInit+0x44>)
 80022d8:	699b      	ldr	r3, [r3, #24]
 80022da:	f003 0301 	and.w	r3, r3, #1
 80022de:	607b      	str	r3, [r7, #4]
 80022e0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80022e2:	4a09      	ldr	r2, [pc, #36]	; (8002308 <HAL_MspInit+0x44>)
 80022e4:	4b08      	ldr	r3, [pc, #32]	; (8002308 <HAL_MspInit+0x44>)
 80022e6:	69db      	ldr	r3, [r3, #28]
 80022e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80022ec:	61d3      	str	r3, [r2, #28]
 80022ee:	4b06      	ldr	r3, [pc, #24]	; (8002308 <HAL_MspInit+0x44>)
 80022f0:	69db      	ldr	r3, [r3, #28]
 80022f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80022f6:	603b      	str	r3, [r7, #0]
 80022f8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80022fa:	bf00      	nop
 80022fc:	370c      	adds	r7, #12
 80022fe:	46bd      	mov	sp, r7
 8002300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002304:	4770      	bx	lr
 8002306:	bf00      	nop
 8002308:	40021000 	.word	0x40021000

0800230c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800230c:	b580      	push	{r7, lr}
 800230e:	b08a      	sub	sp, #40	; 0x28
 8002310:	af00      	add	r7, sp, #0
 8002312:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002314:	f107 0314 	add.w	r3, r7, #20
 8002318:	2200      	movs	r2, #0
 800231a:	601a      	str	r2, [r3, #0]
 800231c:	605a      	str	r2, [r3, #4]
 800231e:	609a      	str	r2, [r3, #8]
 8002320:	60da      	str	r2, [r3, #12]
 8002322:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C2)
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	4a18      	ldr	r2, [pc, #96]	; (800238c <HAL_I2C_MspInit+0x80>)
 800232a:	4293      	cmp	r3, r2
 800232c:	d129      	bne.n	8002382 <HAL_I2C_MspInit+0x76>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800232e:	4a18      	ldr	r2, [pc, #96]	; (8002390 <HAL_I2C_MspInit+0x84>)
 8002330:	4b17      	ldr	r3, [pc, #92]	; (8002390 <HAL_I2C_MspInit+0x84>)
 8002332:	695b      	ldr	r3, [r3, #20]
 8002334:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002338:	6153      	str	r3, [r2, #20]
 800233a:	4b15      	ldr	r3, [pc, #84]	; (8002390 <HAL_I2C_MspInit+0x84>)
 800233c:	695b      	ldr	r3, [r3, #20]
 800233e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002342:	613b      	str	r3, [r7, #16]
 8002344:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PA9     ------> I2C2_SCL
    PA10     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002346:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800234a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800234c:	2312      	movs	r3, #18
 800234e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002350:	2301      	movs	r3, #1
 8002352:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002354:	2303      	movs	r3, #3
 8002356:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8002358:	2304      	movs	r3, #4
 800235a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800235c:	f107 0314 	add.w	r3, r7, #20
 8002360:	4619      	mov	r1, r3
 8002362:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002366:	f000 fd5d 	bl	8002e24 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 800236a:	4a09      	ldr	r2, [pc, #36]	; (8002390 <HAL_I2C_MspInit+0x84>)
 800236c:	4b08      	ldr	r3, [pc, #32]	; (8002390 <HAL_I2C_MspInit+0x84>)
 800236e:	69db      	ldr	r3, [r3, #28]
 8002370:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002374:	61d3      	str	r3, [r2, #28]
 8002376:	4b06      	ldr	r3, [pc, #24]	; (8002390 <HAL_I2C_MspInit+0x84>)
 8002378:	69db      	ldr	r3, [r3, #28]
 800237a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800237e:	60fb      	str	r3, [r7, #12]
 8002380:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8002382:	bf00      	nop
 8002384:	3728      	adds	r7, #40	; 0x28
 8002386:	46bd      	mov	sp, r7
 8002388:	bd80      	pop	{r7, pc}
 800238a:	bf00      	nop
 800238c:	40005800 	.word	0x40005800
 8002390:	40021000 	.word	0x40021000

08002394 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8002394:	b480      	push	{r7}
 8002396:	b085      	sub	sp, #20
 8002398:	af00      	add	r7, sp, #0
 800239a:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	4a0d      	ldr	r2, [pc, #52]	; (80023d8 <HAL_RTC_MspInit+0x44>)
 80023a2:	4293      	cmp	r3, r2
 80023a4:	d111      	bne.n	80023ca <HAL_RTC_MspInit+0x36>
 80023a6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80023aa:	60fb      	str	r3, [r7, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	fa93 f3a3 	rbit	r3, r3
 80023b2:	60bb      	str	r3, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80023b4:	68bb      	ldr	r3, [r7, #8]
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 80023b6:	fab3 f383 	clz	r3, r3
 80023ba:	b2db      	uxtb	r3, r3
 80023bc:	461a      	mov	r2, r3
 80023be:	4b07      	ldr	r3, [pc, #28]	; (80023dc <HAL_RTC_MspInit+0x48>)
 80023c0:	4413      	add	r3, r2
 80023c2:	009b      	lsls	r3, r3, #2
 80023c4:	461a      	mov	r2, r3
 80023c6:	2301      	movs	r3, #1
 80023c8:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 80023ca:	bf00      	nop
 80023cc:	3714      	adds	r7, #20
 80023ce:	46bd      	mov	sp, r7
 80023d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d4:	4770      	bx	lr
 80023d6:	bf00      	nop
 80023d8:	40002800 	.word	0x40002800
 80023dc:	10908100 	.word	0x10908100

080023e0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80023e0:	b580      	push	{r7, lr}
 80023e2:	b08a      	sub	sp, #40	; 0x28
 80023e4:	af00      	add	r7, sp, #0
 80023e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023e8:	f107 0314 	add.w	r3, r7, #20
 80023ec:	2200      	movs	r2, #0
 80023ee:	601a      	str	r2, [r3, #0]
 80023f0:	605a      	str	r2, [r3, #4]
 80023f2:	609a      	str	r2, [r3, #8]
 80023f4:	60da      	str	r2, [r3, #12]
 80023f6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	4a17      	ldr	r2, [pc, #92]	; (800245c <HAL_SPI_MspInit+0x7c>)
 80023fe:	4293      	cmp	r3, r2
 8002400:	d128      	bne.n	8002454 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002402:	4a17      	ldr	r2, [pc, #92]	; (8002460 <HAL_SPI_MspInit+0x80>)
 8002404:	4b16      	ldr	r3, [pc, #88]	; (8002460 <HAL_SPI_MspInit+0x80>)
 8002406:	69db      	ldr	r3, [r3, #28]
 8002408:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800240c:	61d3      	str	r3, [r2, #28]
 800240e:	4b14      	ldr	r3, [pc, #80]	; (8002460 <HAL_SPI_MspInit+0x80>)
 8002410:	69db      	ldr	r3, [r3, #28]
 8002412:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002416:	613b      	str	r3, [r7, #16]
 8002418:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800241a:	4a11      	ldr	r2, [pc, #68]	; (8002460 <HAL_SPI_MspInit+0x80>)
 800241c:	4b10      	ldr	r3, [pc, #64]	; (8002460 <HAL_SPI_MspInit+0x80>)
 800241e:	695b      	ldr	r3, [r3, #20]
 8002420:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002424:	6153      	str	r3, [r2, #20]
 8002426:	4b0e      	ldr	r3, [pc, #56]	; (8002460 <HAL_SPI_MspInit+0x80>)
 8002428:	695b      	ldr	r3, [r3, #20]
 800242a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800242e:	60fb      	str	r3, [r7, #12]
 8002430:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8002432:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8002436:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002438:	2302      	movs	r3, #2
 800243a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800243c:	2300      	movs	r3, #0
 800243e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002440:	2303      	movs	r3, #3
 8002442:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002444:	2305      	movs	r3, #5
 8002446:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002448:	f107 0314 	add.w	r3, r7, #20
 800244c:	4619      	mov	r1, r3
 800244e:	4805      	ldr	r0, [pc, #20]	; (8002464 <HAL_SPI_MspInit+0x84>)
 8002450:	f000 fce8 	bl	8002e24 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8002454:	bf00      	nop
 8002456:	3728      	adds	r7, #40	; 0x28
 8002458:	46bd      	mov	sp, r7
 800245a:	bd80      	pop	{r7, pc}
 800245c:	40003800 	.word	0x40003800
 8002460:	40021000 	.word	0x40021000
 8002464:	48000400 	.word	0x48000400

08002468 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002468:	b480      	push	{r7}
 800246a:	b085      	sub	sp, #20
 800246c:	af00      	add	r7, sp, #0
 800246e:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002478:	d10c      	bne.n	8002494 <HAL_TIM_PWM_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800247a:	4a12      	ldr	r2, [pc, #72]	; (80024c4 <HAL_TIM_PWM_MspInit+0x5c>)
 800247c:	4b11      	ldr	r3, [pc, #68]	; (80024c4 <HAL_TIM_PWM_MspInit+0x5c>)
 800247e:	69db      	ldr	r3, [r3, #28]
 8002480:	f043 0301 	orr.w	r3, r3, #1
 8002484:	61d3      	str	r3, [r2, #28]
 8002486:	4b0f      	ldr	r3, [pc, #60]	; (80024c4 <HAL_TIM_PWM_MspInit+0x5c>)
 8002488:	69db      	ldr	r3, [r3, #28]
 800248a:	f003 0301 	and.w	r3, r3, #1
 800248e:	60fb      	str	r3, [r7, #12]
 8002490:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8002492:	e010      	b.n	80024b6 <HAL_TIM_PWM_MspInit+0x4e>
  else if(htim_pwm->Instance==TIM3)
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	4a0b      	ldr	r2, [pc, #44]	; (80024c8 <HAL_TIM_PWM_MspInit+0x60>)
 800249a:	4293      	cmp	r3, r2
 800249c:	d10b      	bne.n	80024b6 <HAL_TIM_PWM_MspInit+0x4e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800249e:	4a09      	ldr	r2, [pc, #36]	; (80024c4 <HAL_TIM_PWM_MspInit+0x5c>)
 80024a0:	4b08      	ldr	r3, [pc, #32]	; (80024c4 <HAL_TIM_PWM_MspInit+0x5c>)
 80024a2:	69db      	ldr	r3, [r3, #28]
 80024a4:	f043 0302 	orr.w	r3, r3, #2
 80024a8:	61d3      	str	r3, [r2, #28]
 80024aa:	4b06      	ldr	r3, [pc, #24]	; (80024c4 <HAL_TIM_PWM_MspInit+0x5c>)
 80024ac:	69db      	ldr	r3, [r3, #28]
 80024ae:	f003 0302 	and.w	r3, r3, #2
 80024b2:	60bb      	str	r3, [r7, #8]
 80024b4:	68bb      	ldr	r3, [r7, #8]
}
 80024b6:	bf00      	nop
 80024b8:	3714      	adds	r7, #20
 80024ba:	46bd      	mov	sp, r7
 80024bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c0:	4770      	bx	lr
 80024c2:	bf00      	nop
 80024c4:	40021000 	.word	0x40021000
 80024c8:	40000400 	.word	0x40000400

080024cc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80024cc:	b580      	push	{r7, lr}
 80024ce:	b084      	sub	sp, #16
 80024d0:	af00      	add	r7, sp, #0
 80024d2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	4a1a      	ldr	r2, [pc, #104]	; (8002544 <HAL_TIM_Base_MspInit+0x78>)
 80024da:	4293      	cmp	r3, r2
 80024dc:	d114      	bne.n	8002508 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 80024de:	4a1a      	ldr	r2, [pc, #104]	; (8002548 <HAL_TIM_Base_MspInit+0x7c>)
 80024e0:	4b19      	ldr	r3, [pc, #100]	; (8002548 <HAL_TIM_Base_MspInit+0x7c>)
 80024e2:	69db      	ldr	r3, [r3, #28]
 80024e4:	f043 0310 	orr.w	r3, r3, #16
 80024e8:	61d3      	str	r3, [r2, #28]
 80024ea:	4b17      	ldr	r3, [pc, #92]	; (8002548 <HAL_TIM_Base_MspInit+0x7c>)
 80024ec:	69db      	ldr	r3, [r3, #28]
 80024ee:	f003 0310 	and.w	r3, r3, #16
 80024f2:	60fb      	str	r3, [r7, #12]
 80024f4:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 80024f6:	2200      	movs	r2, #0
 80024f8:	2100      	movs	r1, #0
 80024fa:	2036      	movs	r0, #54	; 0x36
 80024fc:	f000 fa77 	bl	80029ee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002500:	2036      	movs	r0, #54	; 0x36
 8002502:	f000 fa90 	bl	8002a26 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 8002506:	e018      	b.n	800253a <HAL_TIM_Base_MspInit+0x6e>
  else if(htim_base->Instance==TIM7)
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	4a0f      	ldr	r2, [pc, #60]	; (800254c <HAL_TIM_Base_MspInit+0x80>)
 800250e:	4293      	cmp	r3, r2
 8002510:	d113      	bne.n	800253a <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8002512:	4a0d      	ldr	r2, [pc, #52]	; (8002548 <HAL_TIM_Base_MspInit+0x7c>)
 8002514:	4b0c      	ldr	r3, [pc, #48]	; (8002548 <HAL_TIM_Base_MspInit+0x7c>)
 8002516:	69db      	ldr	r3, [r3, #28]
 8002518:	f043 0320 	orr.w	r3, r3, #32
 800251c:	61d3      	str	r3, [r2, #28]
 800251e:	4b0a      	ldr	r3, [pc, #40]	; (8002548 <HAL_TIM_Base_MspInit+0x7c>)
 8002520:	69db      	ldr	r3, [r3, #28]
 8002522:	f003 0320 	and.w	r3, r3, #32
 8002526:	60bb      	str	r3, [r7, #8]
 8002528:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 800252a:	2200      	movs	r2, #0
 800252c:	2100      	movs	r1, #0
 800252e:	2037      	movs	r0, #55	; 0x37
 8002530:	f000 fa5d 	bl	80029ee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8002534:	2037      	movs	r0, #55	; 0x37
 8002536:	f000 fa76 	bl	8002a26 <HAL_NVIC_EnableIRQ>
}
 800253a:	bf00      	nop
 800253c:	3710      	adds	r7, #16
 800253e:	46bd      	mov	sp, r7
 8002540:	bd80      	pop	{r7, pc}
 8002542:	bf00      	nop
 8002544:	40001000 	.word	0x40001000
 8002548:	40021000 	.word	0x40021000
 800254c:	40001400 	.word	0x40001400

08002550 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002550:	b580      	push	{r7, lr}
 8002552:	b08a      	sub	sp, #40	; 0x28
 8002554:	af00      	add	r7, sp, #0
 8002556:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002558:	f107 0314 	add.w	r3, r7, #20
 800255c:	2200      	movs	r2, #0
 800255e:	601a      	str	r2, [r3, #0]
 8002560:	605a      	str	r2, [r3, #4]
 8002562:	609a      	str	r2, [r3, #8]
 8002564:	60da      	str	r2, [r3, #12]
 8002566:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002570:	d11d      	bne.n	80025ae <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002572:	4a22      	ldr	r2, [pc, #136]	; (80025fc <HAL_TIM_MspPostInit+0xac>)
 8002574:	4b21      	ldr	r3, [pc, #132]	; (80025fc <HAL_TIM_MspPostInit+0xac>)
 8002576:	695b      	ldr	r3, [r3, #20]
 8002578:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800257c:	6153      	str	r3, [r2, #20]
 800257e:	4b1f      	ldr	r3, [pc, #124]	; (80025fc <HAL_TIM_MspPostInit+0xac>)
 8002580:	695b      	ldr	r3, [r3, #20]
 8002582:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002586:	613b      	str	r3, [r7, #16]
 8002588:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA3     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = PWM_1_Pin;
 800258a:	2308      	movs	r3, #8
 800258c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800258e:	2302      	movs	r3, #2
 8002590:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002592:	2300      	movs	r3, #0
 8002594:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002596:	2300      	movs	r3, #0
 8002598:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800259a:	2301      	movs	r3, #1
 800259c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(PWM_1_GPIO_Port, &GPIO_InitStruct);
 800259e:	f107 0314 	add.w	r3, r7, #20
 80025a2:	4619      	mov	r1, r3
 80025a4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80025a8:	f000 fc3c 	bl	8002e24 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80025ac:	e021      	b.n	80025f2 <HAL_TIM_MspPostInit+0xa2>
  else if(htim->Instance==TIM3)
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	4a13      	ldr	r2, [pc, #76]	; (8002600 <HAL_TIM_MspPostInit+0xb0>)
 80025b4:	4293      	cmp	r3, r2
 80025b6:	d11c      	bne.n	80025f2 <HAL_TIM_MspPostInit+0xa2>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80025b8:	4a10      	ldr	r2, [pc, #64]	; (80025fc <HAL_TIM_MspPostInit+0xac>)
 80025ba:	4b10      	ldr	r3, [pc, #64]	; (80025fc <HAL_TIM_MspPostInit+0xac>)
 80025bc:	695b      	ldr	r3, [r3, #20]
 80025be:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80025c2:	6153      	str	r3, [r2, #20]
 80025c4:	4b0d      	ldr	r3, [pc, #52]	; (80025fc <HAL_TIM_MspPostInit+0xac>)
 80025c6:	695b      	ldr	r3, [r3, #20]
 80025c8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025cc:	60fb      	str	r3, [r7, #12]
 80025ce:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = PWM_2_Pin|PWM_3_Pin;
 80025d0:	23c0      	movs	r3, #192	; 0xc0
 80025d2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025d4:	2302      	movs	r3, #2
 80025d6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025d8:	2300      	movs	r3, #0
 80025da:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025dc:	2300      	movs	r3, #0
 80025de:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80025e0:	2302      	movs	r3, #2
 80025e2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025e4:	f107 0314 	add.w	r3, r7, #20
 80025e8:	4619      	mov	r1, r3
 80025ea:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80025ee:	f000 fc19 	bl	8002e24 <HAL_GPIO_Init>
}
 80025f2:	bf00      	nop
 80025f4:	3728      	adds	r7, #40	; 0x28
 80025f6:	46bd      	mov	sp, r7
 80025f8:	bd80      	pop	{r7, pc}
 80025fa:	bf00      	nop
 80025fc:	40021000 	.word	0x40021000
 8002600:	40000400 	.word	0x40000400

08002604 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002604:	b580      	push	{r7, lr}
 8002606:	b08a      	sub	sp, #40	; 0x28
 8002608:	af00      	add	r7, sp, #0
 800260a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800260c:	f107 0314 	add.w	r3, r7, #20
 8002610:	2200      	movs	r2, #0
 8002612:	601a      	str	r2, [r3, #0]
 8002614:	605a      	str	r2, [r3, #4]
 8002616:	609a      	str	r2, [r3, #8]
 8002618:	60da      	str	r2, [r3, #12]
 800261a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	4a17      	ldr	r2, [pc, #92]	; (8002680 <HAL_UART_MspInit+0x7c>)
 8002622:	4293      	cmp	r3, r2
 8002624:	d128      	bne.n	8002678 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8002626:	4a17      	ldr	r2, [pc, #92]	; (8002684 <HAL_UART_MspInit+0x80>)
 8002628:	4b16      	ldr	r3, [pc, #88]	; (8002684 <HAL_UART_MspInit+0x80>)
 800262a:	69db      	ldr	r3, [r3, #28]
 800262c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002630:	61d3      	str	r3, [r2, #28]
 8002632:	4b14      	ldr	r3, [pc, #80]	; (8002684 <HAL_UART_MspInit+0x80>)
 8002634:	69db      	ldr	r3, [r3, #28]
 8002636:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800263a:	613b      	str	r3, [r7, #16]
 800263c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800263e:	4a11      	ldr	r2, [pc, #68]	; (8002684 <HAL_UART_MspInit+0x80>)
 8002640:	4b10      	ldr	r3, [pc, #64]	; (8002684 <HAL_UART_MspInit+0x80>)
 8002642:	695b      	ldr	r3, [r3, #20]
 8002644:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002648:	6153      	str	r3, [r2, #20]
 800264a:	4b0e      	ldr	r3, [pc, #56]	; (8002684 <HAL_UART_MspInit+0x80>)
 800264c:	695b      	ldr	r3, [r3, #20]
 800264e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002652:	60fb      	str	r3, [r7, #12]
 8002654:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002656:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800265a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800265c:	2302      	movs	r3, #2
 800265e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002660:	2300      	movs	r3, #0
 8002662:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002664:	2303      	movs	r3, #3
 8002666:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002668:	2307      	movs	r3, #7
 800266a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800266c:	f107 0314 	add.w	r3, r7, #20
 8002670:	4619      	mov	r1, r3
 8002672:	4805      	ldr	r0, [pc, #20]	; (8002688 <HAL_UART_MspInit+0x84>)
 8002674:	f000 fbd6 	bl	8002e24 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8002678:	bf00      	nop
 800267a:	3728      	adds	r7, #40	; 0x28
 800267c:	46bd      	mov	sp, r7
 800267e:	bd80      	pop	{r7, pc}
 8002680:	40004800 	.word	0x40004800
 8002684:	40021000 	.word	0x40021000
 8002688:	48000400 	.word	0x48000400

0800268c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800268c:	b480      	push	{r7}
 800268e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002690:	e7fe      	b.n	8002690 <NMI_Handler+0x4>

08002692 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002692:	b480      	push	{r7}
 8002694:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002696:	e7fe      	b.n	8002696 <HardFault_Handler+0x4>

08002698 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002698:	b480      	push	{r7}
 800269a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800269c:	e7fe      	b.n	800269c <MemManage_Handler+0x4>

0800269e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800269e:	b480      	push	{r7}
 80026a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80026a2:	e7fe      	b.n	80026a2 <BusFault_Handler+0x4>

080026a4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80026a4:	b480      	push	{r7}
 80026a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80026a8:	e7fe      	b.n	80026a8 <UsageFault_Handler+0x4>

080026aa <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80026aa:	b480      	push	{r7}
 80026ac:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80026ae:	bf00      	nop
 80026b0:	46bd      	mov	sp, r7
 80026b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b6:	4770      	bx	lr

080026b8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80026b8:	b480      	push	{r7}
 80026ba:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80026bc:	bf00      	nop
 80026be:	46bd      	mov	sp, r7
 80026c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c4:	4770      	bx	lr

080026c6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80026c6:	b480      	push	{r7}
 80026c8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80026ca:	bf00      	nop
 80026cc:	46bd      	mov	sp, r7
 80026ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d2:	4770      	bx	lr

080026d4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80026d4:	b580      	push	{r7, lr}
 80026d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80026d8:	f000 f86e 	bl	80027b8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80026dc:	bf00      	nop
 80026de:	bd80      	pop	{r7, pc}

080026e0 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles Timer 6 interrupt and DAC underrun interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80026e0:	b580      	push	{r7, lr}
 80026e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80026e4:	4802      	ldr	r0, [pc, #8]	; (80026f0 <TIM6_DAC_IRQHandler+0x10>)
 80026e6:	f004 fa1b 	bl	8006b20 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80026ea:	bf00      	nop
 80026ec:	bd80      	pop	{r7, pc}
 80026ee:	bf00      	nop
 80026f0:	20001024 	.word	0x20001024

080026f4 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 80026f4:	b580      	push	{r7, lr}
 80026f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80026f8:	4802      	ldr	r0, [pc, #8]	; (8002704 <TIM7_IRQHandler+0x10>)
 80026fa:	f004 fa11 	bl	8006b20 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 80026fe:	bf00      	nop
 8002700:	bd80      	pop	{r7, pc}
 8002702:	bf00      	nop
 8002704:	20001270 	.word	0x20001270

08002708 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002708:	b480      	push	{r7}
 800270a:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800270c:	4a06      	ldr	r2, [pc, #24]	; (8002728 <SystemInit+0x20>)
 800270e:	4b06      	ldr	r3, [pc, #24]	; (8002728 <SystemInit+0x20>)
 8002710:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002714:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002718:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800271c:	bf00      	nop
 800271e:	46bd      	mov	sp, r7
 8002720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002724:	4770      	bx	lr
 8002726:	bf00      	nop
 8002728:	e000ed00 	.word	0xe000ed00

0800272c <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800272c:	b580      	push	{r7, lr}
 800272e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002730:	4a08      	ldr	r2, [pc, #32]	; (8002754 <HAL_Init+0x28>)
 8002732:	4b08      	ldr	r3, [pc, #32]	; (8002754 <HAL_Init+0x28>)
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	f043 0310 	orr.w	r3, r3, #16
 800273a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800273c:	2003      	movs	r0, #3
 800273e:	f000 f94b 	bl	80029d8 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002742:	2000      	movs	r0, #0
 8002744:	f000 f808 	bl	8002758 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002748:	f7ff fdbc 	bl	80022c4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800274c:	2300      	movs	r3, #0
}
 800274e:	4618      	mov	r0, r3
 8002750:	bd80      	pop	{r7, pc}
 8002752:	bf00      	nop
 8002754:	40022000 	.word	0x40022000

08002758 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002758:	b580      	push	{r7, lr}
 800275a:	b082      	sub	sp, #8
 800275c:	af00      	add	r7, sp, #0
 800275e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002760:	4b12      	ldr	r3, [pc, #72]	; (80027ac <HAL_InitTick+0x54>)
 8002762:	681a      	ldr	r2, [r3, #0]
 8002764:	4b12      	ldr	r3, [pc, #72]	; (80027b0 <HAL_InitTick+0x58>)
 8002766:	781b      	ldrb	r3, [r3, #0]
 8002768:	4619      	mov	r1, r3
 800276a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800276e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002772:	fbb2 f3f3 	udiv	r3, r2, r3
 8002776:	4618      	mov	r0, r3
 8002778:	f000 f963 	bl	8002a42 <HAL_SYSTICK_Config>
 800277c:	4603      	mov	r3, r0
 800277e:	2b00      	cmp	r3, #0
 8002780:	d001      	beq.n	8002786 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002782:	2301      	movs	r3, #1
 8002784:	e00e      	b.n	80027a4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	2b0f      	cmp	r3, #15
 800278a:	d80a      	bhi.n	80027a2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800278c:	2200      	movs	r2, #0
 800278e:	6879      	ldr	r1, [r7, #4]
 8002790:	f04f 30ff 	mov.w	r0, #4294967295
 8002794:	f000 f92b 	bl	80029ee <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002798:	4a06      	ldr	r2, [pc, #24]	; (80027b4 <HAL_InitTick+0x5c>)
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 800279e:	2300      	movs	r3, #0
 80027a0:	e000      	b.n	80027a4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80027a2:	2301      	movs	r3, #1
}
 80027a4:	4618      	mov	r0, r3
 80027a6:	3708      	adds	r7, #8
 80027a8:	46bd      	mov	sp, r7
 80027aa:	bd80      	pop	{r7, pc}
 80027ac:	20000000 	.word	0x20000000
 80027b0:	20000008 	.word	0x20000008
 80027b4:	20000004 	.word	0x20000004

080027b8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80027b8:	b480      	push	{r7}
 80027ba:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80027bc:	4b06      	ldr	r3, [pc, #24]	; (80027d8 <HAL_IncTick+0x20>)
 80027be:	781b      	ldrb	r3, [r3, #0]
 80027c0:	461a      	mov	r2, r3
 80027c2:	4b06      	ldr	r3, [pc, #24]	; (80027dc <HAL_IncTick+0x24>)
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	4413      	add	r3, r2
 80027c8:	4a04      	ldr	r2, [pc, #16]	; (80027dc <HAL_IncTick+0x24>)
 80027ca:	6013      	str	r3, [r2, #0]
}
 80027cc:	bf00      	nop
 80027ce:	46bd      	mov	sp, r7
 80027d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d4:	4770      	bx	lr
 80027d6:	bf00      	nop
 80027d8:	20000008 	.word	0x20000008
 80027dc:	20001474 	.word	0x20001474

080027e0 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80027e0:	b480      	push	{r7}
 80027e2:	af00      	add	r7, sp, #0
  return uwTick;  
 80027e4:	4b03      	ldr	r3, [pc, #12]	; (80027f4 <HAL_GetTick+0x14>)
 80027e6:	681b      	ldr	r3, [r3, #0]
}
 80027e8:	4618      	mov	r0, r3
 80027ea:	46bd      	mov	sp, r7
 80027ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f0:	4770      	bx	lr
 80027f2:	bf00      	nop
 80027f4:	20001474 	.word	0x20001474

080027f8 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80027f8:	b580      	push	{r7, lr}
 80027fa:	b084      	sub	sp, #16
 80027fc:	af00      	add	r7, sp, #0
 80027fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002800:	f7ff ffee 	bl	80027e0 <HAL_GetTick>
 8002804:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002810:	d005      	beq.n	800281e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002812:	4b09      	ldr	r3, [pc, #36]	; (8002838 <HAL_Delay+0x40>)
 8002814:	781b      	ldrb	r3, [r3, #0]
 8002816:	461a      	mov	r2, r3
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	4413      	add	r3, r2
 800281c:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 800281e:	bf00      	nop
 8002820:	f7ff ffde 	bl	80027e0 <HAL_GetTick>
 8002824:	4602      	mov	r2, r0
 8002826:	68bb      	ldr	r3, [r7, #8]
 8002828:	1ad2      	subs	r2, r2, r3
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	429a      	cmp	r2, r3
 800282e:	d3f7      	bcc.n	8002820 <HAL_Delay+0x28>
  {
  }
}
 8002830:	bf00      	nop
 8002832:	3710      	adds	r7, #16
 8002834:	46bd      	mov	sp, r7
 8002836:	bd80      	pop	{r7, pc}
 8002838:	20000008 	.word	0x20000008

0800283c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800283c:	b480      	push	{r7}
 800283e:	b085      	sub	sp, #20
 8002840:	af00      	add	r7, sp, #0
 8002842:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	f003 0307 	and.w	r3, r3, #7
 800284a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800284c:	4b0c      	ldr	r3, [pc, #48]	; (8002880 <__NVIC_SetPriorityGrouping+0x44>)
 800284e:	68db      	ldr	r3, [r3, #12]
 8002850:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002852:	68ba      	ldr	r2, [r7, #8]
 8002854:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002858:	4013      	ands	r3, r2
 800285a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002860:	68bb      	ldr	r3, [r7, #8]
 8002862:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002864:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002868:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800286c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800286e:	4a04      	ldr	r2, [pc, #16]	; (8002880 <__NVIC_SetPriorityGrouping+0x44>)
 8002870:	68bb      	ldr	r3, [r7, #8]
 8002872:	60d3      	str	r3, [r2, #12]
}
 8002874:	bf00      	nop
 8002876:	3714      	adds	r7, #20
 8002878:	46bd      	mov	sp, r7
 800287a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800287e:	4770      	bx	lr
 8002880:	e000ed00 	.word	0xe000ed00

08002884 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002884:	b480      	push	{r7}
 8002886:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002888:	4b04      	ldr	r3, [pc, #16]	; (800289c <__NVIC_GetPriorityGrouping+0x18>)
 800288a:	68db      	ldr	r3, [r3, #12]
 800288c:	0a1b      	lsrs	r3, r3, #8
 800288e:	f003 0307 	and.w	r3, r3, #7
}
 8002892:	4618      	mov	r0, r3
 8002894:	46bd      	mov	sp, r7
 8002896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800289a:	4770      	bx	lr
 800289c:	e000ed00 	.word	0xe000ed00

080028a0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80028a0:	b480      	push	{r7}
 80028a2:	b083      	sub	sp, #12
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	4603      	mov	r3, r0
 80028a8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80028aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	db0b      	blt.n	80028ca <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80028b2:	4909      	ldr	r1, [pc, #36]	; (80028d8 <__NVIC_EnableIRQ+0x38>)
 80028b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028b8:	095b      	lsrs	r3, r3, #5
 80028ba:	79fa      	ldrb	r2, [r7, #7]
 80028bc:	f002 021f 	and.w	r2, r2, #31
 80028c0:	2001      	movs	r0, #1
 80028c2:	fa00 f202 	lsl.w	r2, r0, r2
 80028c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80028ca:	bf00      	nop
 80028cc:	370c      	adds	r7, #12
 80028ce:	46bd      	mov	sp, r7
 80028d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d4:	4770      	bx	lr
 80028d6:	bf00      	nop
 80028d8:	e000e100 	.word	0xe000e100

080028dc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80028dc:	b480      	push	{r7}
 80028de:	b083      	sub	sp, #12
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	4603      	mov	r3, r0
 80028e4:	6039      	str	r1, [r7, #0]
 80028e6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80028e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	db0a      	blt.n	8002906 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028f0:	490d      	ldr	r1, [pc, #52]	; (8002928 <__NVIC_SetPriority+0x4c>)
 80028f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028f6:	683a      	ldr	r2, [r7, #0]
 80028f8:	b2d2      	uxtb	r2, r2
 80028fa:	0112      	lsls	r2, r2, #4
 80028fc:	b2d2      	uxtb	r2, r2
 80028fe:	440b      	add	r3, r1
 8002900:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002904:	e00a      	b.n	800291c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002906:	4909      	ldr	r1, [pc, #36]	; (800292c <__NVIC_SetPriority+0x50>)
 8002908:	79fb      	ldrb	r3, [r7, #7]
 800290a:	f003 030f 	and.w	r3, r3, #15
 800290e:	3b04      	subs	r3, #4
 8002910:	683a      	ldr	r2, [r7, #0]
 8002912:	b2d2      	uxtb	r2, r2
 8002914:	0112      	lsls	r2, r2, #4
 8002916:	b2d2      	uxtb	r2, r2
 8002918:	440b      	add	r3, r1
 800291a:	761a      	strb	r2, [r3, #24]
}
 800291c:	bf00      	nop
 800291e:	370c      	adds	r7, #12
 8002920:	46bd      	mov	sp, r7
 8002922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002926:	4770      	bx	lr
 8002928:	e000e100 	.word	0xe000e100
 800292c:	e000ed00 	.word	0xe000ed00

08002930 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002930:	b480      	push	{r7}
 8002932:	b089      	sub	sp, #36	; 0x24
 8002934:	af00      	add	r7, sp, #0
 8002936:	60f8      	str	r0, [r7, #12]
 8002938:	60b9      	str	r1, [r7, #8]
 800293a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	f003 0307 	and.w	r3, r3, #7
 8002942:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002944:	69fb      	ldr	r3, [r7, #28]
 8002946:	f1c3 0307 	rsb	r3, r3, #7
 800294a:	2b04      	cmp	r3, #4
 800294c:	bf28      	it	cs
 800294e:	2304      	movcs	r3, #4
 8002950:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002952:	69fb      	ldr	r3, [r7, #28]
 8002954:	3304      	adds	r3, #4
 8002956:	2b06      	cmp	r3, #6
 8002958:	d902      	bls.n	8002960 <NVIC_EncodePriority+0x30>
 800295a:	69fb      	ldr	r3, [r7, #28]
 800295c:	3b03      	subs	r3, #3
 800295e:	e000      	b.n	8002962 <NVIC_EncodePriority+0x32>
 8002960:	2300      	movs	r3, #0
 8002962:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002964:	2201      	movs	r2, #1
 8002966:	69bb      	ldr	r3, [r7, #24]
 8002968:	fa02 f303 	lsl.w	r3, r2, r3
 800296c:	1e5a      	subs	r2, r3, #1
 800296e:	68bb      	ldr	r3, [r7, #8]
 8002970:	401a      	ands	r2, r3
 8002972:	697b      	ldr	r3, [r7, #20]
 8002974:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002976:	2101      	movs	r1, #1
 8002978:	697b      	ldr	r3, [r7, #20]
 800297a:	fa01 f303 	lsl.w	r3, r1, r3
 800297e:	1e59      	subs	r1, r3, #1
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002984:	4313      	orrs	r3, r2
         );
}
 8002986:	4618      	mov	r0, r3
 8002988:	3724      	adds	r7, #36	; 0x24
 800298a:	46bd      	mov	sp, r7
 800298c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002990:	4770      	bx	lr
	...

08002994 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002994:	b580      	push	{r7, lr}
 8002996:	b082      	sub	sp, #8
 8002998:	af00      	add	r7, sp, #0
 800299a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	3b01      	subs	r3, #1
 80029a0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80029a4:	d301      	bcc.n	80029aa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80029a6:	2301      	movs	r3, #1
 80029a8:	e00f      	b.n	80029ca <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80029aa:	4a0a      	ldr	r2, [pc, #40]	; (80029d4 <SysTick_Config+0x40>)
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	3b01      	subs	r3, #1
 80029b0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80029b2:	210f      	movs	r1, #15
 80029b4:	f04f 30ff 	mov.w	r0, #4294967295
 80029b8:	f7ff ff90 	bl	80028dc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80029bc:	4b05      	ldr	r3, [pc, #20]	; (80029d4 <SysTick_Config+0x40>)
 80029be:	2200      	movs	r2, #0
 80029c0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80029c2:	4b04      	ldr	r3, [pc, #16]	; (80029d4 <SysTick_Config+0x40>)
 80029c4:	2207      	movs	r2, #7
 80029c6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80029c8:	2300      	movs	r3, #0
}
 80029ca:	4618      	mov	r0, r3
 80029cc:	3708      	adds	r7, #8
 80029ce:	46bd      	mov	sp, r7
 80029d0:	bd80      	pop	{r7, pc}
 80029d2:	bf00      	nop
 80029d4:	e000e010 	.word	0xe000e010

080029d8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80029d8:	b580      	push	{r7, lr}
 80029da:	b082      	sub	sp, #8
 80029dc:	af00      	add	r7, sp, #0
 80029de:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80029e0:	6878      	ldr	r0, [r7, #4]
 80029e2:	f7ff ff2b 	bl	800283c <__NVIC_SetPriorityGrouping>
}
 80029e6:	bf00      	nop
 80029e8:	3708      	adds	r7, #8
 80029ea:	46bd      	mov	sp, r7
 80029ec:	bd80      	pop	{r7, pc}

080029ee <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80029ee:	b580      	push	{r7, lr}
 80029f0:	b086      	sub	sp, #24
 80029f2:	af00      	add	r7, sp, #0
 80029f4:	4603      	mov	r3, r0
 80029f6:	60b9      	str	r1, [r7, #8]
 80029f8:	607a      	str	r2, [r7, #4]
 80029fa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80029fc:	2300      	movs	r3, #0
 80029fe:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002a00:	f7ff ff40 	bl	8002884 <__NVIC_GetPriorityGrouping>
 8002a04:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002a06:	687a      	ldr	r2, [r7, #4]
 8002a08:	68b9      	ldr	r1, [r7, #8]
 8002a0a:	6978      	ldr	r0, [r7, #20]
 8002a0c:	f7ff ff90 	bl	8002930 <NVIC_EncodePriority>
 8002a10:	4602      	mov	r2, r0
 8002a12:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a16:	4611      	mov	r1, r2
 8002a18:	4618      	mov	r0, r3
 8002a1a:	f7ff ff5f 	bl	80028dc <__NVIC_SetPriority>
}
 8002a1e:	bf00      	nop
 8002a20:	3718      	adds	r7, #24
 8002a22:	46bd      	mov	sp, r7
 8002a24:	bd80      	pop	{r7, pc}

08002a26 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a26:	b580      	push	{r7, lr}
 8002a28:	b082      	sub	sp, #8
 8002a2a:	af00      	add	r7, sp, #0
 8002a2c:	4603      	mov	r3, r0
 8002a2e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002a30:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a34:	4618      	mov	r0, r3
 8002a36:	f7ff ff33 	bl	80028a0 <__NVIC_EnableIRQ>
}
 8002a3a:	bf00      	nop
 8002a3c:	3708      	adds	r7, #8
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	bd80      	pop	{r7, pc}

08002a42 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002a42:	b580      	push	{r7, lr}
 8002a44:	b082      	sub	sp, #8
 8002a46:	af00      	add	r7, sp, #0
 8002a48:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002a4a:	6878      	ldr	r0, [r7, #4]
 8002a4c:	f7ff ffa2 	bl	8002994 <SysTick_Config>
 8002a50:	4603      	mov	r3, r0
}
 8002a52:	4618      	mov	r0, r3
 8002a54:	3708      	adds	r7, #8
 8002a56:	46bd      	mov	sp, r7
 8002a58:	bd80      	pop	{r7, pc}
	...

08002a5c <HAL_FLASH_Program>:
  * @param  Data          Specifie the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8002a5c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002a5e:	b087      	sub	sp, #28
 8002a60:	af00      	add	r7, sp, #0
 8002a62:	60f8      	str	r0, [r7, #12]
 8002a64:	60b9      	str	r1, [r7, #8]
 8002a66:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8002a6a:	2301      	movs	r3, #1
 8002a6c:	75fb      	strb	r3, [r7, #23]
  uint8_t index = 0U;
 8002a6e:	2300      	movs	r3, #0
 8002a70:	75bb      	strb	r3, [r7, #22]
  uint8_t nbiterations = 0U;
 8002a72:	2300      	movs	r3, #0
 8002a74:	757b      	strb	r3, [r7, #21]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8002a76:	4b2f      	ldr	r3, [pc, #188]	; (8002b34 <HAL_FLASH_Program+0xd8>)
 8002a78:	7e1b      	ldrb	r3, [r3, #24]
 8002a7a:	2b01      	cmp	r3, #1
 8002a7c:	d101      	bne.n	8002a82 <HAL_FLASH_Program+0x26>
 8002a7e:	2302      	movs	r3, #2
 8002a80:	e054      	b.n	8002b2c <HAL_FLASH_Program+0xd0>
 8002a82:	4b2c      	ldr	r3, [pc, #176]	; (8002b34 <HAL_FLASH_Program+0xd8>)
 8002a84:	2201      	movs	r2, #1
 8002a86:	761a      	strb	r2, [r3, #24]
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8002a88:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002a8c:	f000 f8b4 	bl	8002bf8 <FLASH_WaitForLastOperation>
 8002a90:	4603      	mov	r3, r0
 8002a92:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 8002a94:	7dfb      	ldrb	r3, [r7, #23]
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d144      	bne.n	8002b24 <HAL_FLASH_Program+0xc8>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	2b01      	cmp	r3, #1
 8002a9e:	d102      	bne.n	8002aa6 <HAL_FLASH_Program+0x4a>
    {
      /* Program halfword (16-bit) at a specified address. */
      nbiterations = 1U;
 8002aa0:	2301      	movs	r3, #1
 8002aa2:	757b      	strb	r3, [r7, #21]
 8002aa4:	e007      	b.n	8002ab6 <HAL_FLASH_Program+0x5a>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	2b02      	cmp	r3, #2
 8002aaa:	d102      	bne.n	8002ab2 <HAL_FLASH_Program+0x56>
    {
      /* Program word (32-bit = 2*16-bit) at a specified address. */
      nbiterations = 2U;
 8002aac:	2302      	movs	r3, #2
 8002aae:	757b      	strb	r3, [r7, #21]
 8002ab0:	e001      	b.n	8002ab6 <HAL_FLASH_Program+0x5a>
    }
    else
    {
      /* Program double word (64-bit = 4*16-bit) at a specified address. */
      nbiterations = 4U;
 8002ab2:	2304      	movs	r3, #4
 8002ab4:	757b      	strb	r3, [r7, #21]
    }

    for (index = 0U; index < nbiterations; index++)
 8002ab6:	2300      	movs	r3, #0
 8002ab8:	75bb      	strb	r3, [r7, #22]
 8002aba:	e02d      	b.n	8002b18 <HAL_FLASH_Program+0xbc>
    {
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8002abc:	7dbb      	ldrb	r3, [r7, #22]
 8002abe:	005a      	lsls	r2, r3, #1
 8002ac0:	68bb      	ldr	r3, [r7, #8]
 8002ac2:	eb02 0e03 	add.w	lr, r2, r3
 8002ac6:	7dbb      	ldrb	r3, [r7, #22]
 8002ac8:	0119      	lsls	r1, r3, #4
 8002aca:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002ace:	f1c1 0620 	rsb	r6, r1, #32
 8002ad2:	f1a1 0020 	sub.w	r0, r1, #32
 8002ad6:	fa22 f401 	lsr.w	r4, r2, r1
 8002ada:	fa03 f606 	lsl.w	r6, r3, r6
 8002ade:	4334      	orrs	r4, r6
 8002ae0:	fa23 f000 	lsr.w	r0, r3, r0
 8002ae4:	4304      	orrs	r4, r0
 8002ae6:	fa23 f501 	lsr.w	r5, r3, r1
 8002aea:	b2a3      	uxth	r3, r4
 8002aec:	4619      	mov	r1, r3
 8002aee:	4670      	mov	r0, lr
 8002af0:	f000 f866 	bl	8002bc0 <FLASH_Program_HalfWord>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8002af4:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002af8:	f000 f87e 	bl	8002bf8 <FLASH_WaitForLastOperation>
 8002afc:	4603      	mov	r3, r0
 8002afe:	75fb      	strb	r3, [r7, #23]
    
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 8002b00:	4a0d      	ldr	r2, [pc, #52]	; (8002b38 <HAL_FLASH_Program+0xdc>)
 8002b02:	4b0d      	ldr	r3, [pc, #52]	; (8002b38 <HAL_FLASH_Program+0xdc>)
 8002b04:	691b      	ldr	r3, [r3, #16]
 8002b06:	f023 0301 	bic.w	r3, r3, #1
 8002b0a:	6113      	str	r3, [r2, #16]
      /* In case of error, stop programming procedure */
      if (status != HAL_OK)
 8002b0c:	7dfb      	ldrb	r3, [r7, #23]
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d107      	bne.n	8002b22 <HAL_FLASH_Program+0xc6>
    for (index = 0U; index < nbiterations; index++)
 8002b12:	7dbb      	ldrb	r3, [r7, #22]
 8002b14:	3301      	adds	r3, #1
 8002b16:	75bb      	strb	r3, [r7, #22]
 8002b18:	7dba      	ldrb	r2, [r7, #22]
 8002b1a:	7d7b      	ldrb	r3, [r7, #21]
 8002b1c:	429a      	cmp	r2, r3
 8002b1e:	d3cd      	bcc.n	8002abc <HAL_FLASH_Program+0x60>
 8002b20:	e000      	b.n	8002b24 <HAL_FLASH_Program+0xc8>
      {
        break;
 8002b22:	bf00      	nop
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8002b24:	4b03      	ldr	r3, [pc, #12]	; (8002b34 <HAL_FLASH_Program+0xd8>)
 8002b26:	2200      	movs	r2, #0
 8002b28:	761a      	strb	r2, [r3, #24]

  return status;
 8002b2a:	7dfb      	ldrb	r3, [r7, #23]
}
 8002b2c:	4618      	mov	r0, r3
 8002b2e:	371c      	adds	r7, #28
 8002b30:	46bd      	mov	sp, r7
 8002b32:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002b34:	20001478 	.word	0x20001478
 8002b38:	40022000 	.word	0x40022000

08002b3c <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8002b3c:	b480      	push	{r7}
 8002b3e:	b083      	sub	sp, #12
 8002b40:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8002b42:	2300      	movs	r3, #0
 8002b44:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8002b46:	4b0d      	ldr	r3, [pc, #52]	; (8002b7c <HAL_FLASH_Unlock+0x40>)
 8002b48:	691b      	ldr	r3, [r3, #16]
 8002b4a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d00d      	beq.n	8002b6e <HAL_FLASH_Unlock+0x32>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8002b52:	4b0a      	ldr	r3, [pc, #40]	; (8002b7c <HAL_FLASH_Unlock+0x40>)
 8002b54:	4a0a      	ldr	r2, [pc, #40]	; (8002b80 <HAL_FLASH_Unlock+0x44>)
 8002b56:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8002b58:	4b08      	ldr	r3, [pc, #32]	; (8002b7c <HAL_FLASH_Unlock+0x40>)
 8002b5a:	4a0a      	ldr	r2, [pc, #40]	; (8002b84 <HAL_FLASH_Unlock+0x48>)
 8002b5c:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8002b5e:	4b07      	ldr	r3, [pc, #28]	; (8002b7c <HAL_FLASH_Unlock+0x40>)
 8002b60:	691b      	ldr	r3, [r3, #16]
 8002b62:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d001      	beq.n	8002b6e <HAL_FLASH_Unlock+0x32>
    {
      status = HAL_ERROR;
 8002b6a:	2301      	movs	r3, #1
 8002b6c:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8002b6e:	79fb      	ldrb	r3, [r7, #7]
}
 8002b70:	4618      	mov	r0, r3
 8002b72:	370c      	adds	r7, #12
 8002b74:	46bd      	mov	sp, r7
 8002b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b7a:	4770      	bx	lr
 8002b7c:	40022000 	.word	0x40022000
 8002b80:	45670123 	.word	0x45670123
 8002b84:	cdef89ab 	.word	0xcdef89ab

08002b88 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8002b88:	b480      	push	{r7}
 8002b8a:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8002b8c:	4a05      	ldr	r2, [pc, #20]	; (8002ba4 <HAL_FLASH_Lock+0x1c>)
 8002b8e:	4b05      	ldr	r3, [pc, #20]	; (8002ba4 <HAL_FLASH_Lock+0x1c>)
 8002b90:	691b      	ldr	r3, [r3, #16]
 8002b92:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002b96:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 8002b98:	2300      	movs	r3, #0
}
 8002b9a:	4618      	mov	r0, r3
 8002b9c:	46bd      	mov	sp, r7
 8002b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba2:	4770      	bx	lr
 8002ba4:	40022000 	.word	0x40022000

08002ba8 <HAL_FLASH_GetError>:
  * @brief  Get the specific FLASH error flag.
  * @retval FLASH_ErrorCode The returned value can be:
  *            @ref FLASH_Error_Codes
  */
uint32_t HAL_FLASH_GetError(void)
{
 8002ba8:	b480      	push	{r7}
 8002baa:	af00      	add	r7, sp, #0
   return pFlash.ErrorCode;
 8002bac:	4b03      	ldr	r3, [pc, #12]	; (8002bbc <HAL_FLASH_GetError+0x14>)
 8002bae:	69db      	ldr	r3, [r3, #28]
}
 8002bb0:	4618      	mov	r0, r3
 8002bb2:	46bd      	mov	sp, r7
 8002bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb8:	4770      	bx	lr
 8002bba:	bf00      	nop
 8002bbc:	20001478 	.word	0x20001478

08002bc0 <FLASH_Program_HalfWord>:
  * @param  Address specify the address to be programmed.
  * @param  Data    specify the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8002bc0:	b480      	push	{r7}
 8002bc2:	b083      	sub	sp, #12
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	6078      	str	r0, [r7, #4]
 8002bc8:	460b      	mov	r3, r1
 8002bca:	807b      	strh	r3, [r7, #2]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8002bcc:	4b08      	ldr	r3, [pc, #32]	; (8002bf0 <FLASH_Program_HalfWord+0x30>)
 8002bce:	2200      	movs	r2, #0
 8002bd0:	61da      	str	r2, [r3, #28]
  
    /* Proceed to program the new data */
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8002bd2:	4a08      	ldr	r2, [pc, #32]	; (8002bf4 <FLASH_Program_HalfWord+0x34>)
 8002bd4:	4b07      	ldr	r3, [pc, #28]	; (8002bf4 <FLASH_Program_HalfWord+0x34>)
 8002bd6:	691b      	ldr	r3, [r3, #16]
 8002bd8:	f043 0301 	orr.w	r3, r3, #1
 8002bdc:	6113      	str	r3, [r2, #16]

  /* Write data in the address */
  *(__IO uint16_t*)Address = Data;
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	887a      	ldrh	r2, [r7, #2]
 8002be2:	801a      	strh	r2, [r3, #0]
}
 8002be4:	bf00      	nop
 8002be6:	370c      	adds	r7, #12
 8002be8:	46bd      	mov	sp, r7
 8002bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bee:	4770      	bx	lr
 8002bf0:	20001478 	.word	0x20001478
 8002bf4:	40022000 	.word	0x40022000

08002bf8 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout  maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8002bf8:	b580      	push	{r7, lr}
 8002bfa:	b084      	sub	sp, #16
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 8002c00:	f7ff fdee 	bl	80027e0 <HAL_GetTick>
 8002c04:	60f8      	str	r0, [r7, #12]
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8002c06:	e010      	b.n	8002c2a <FLASH_WaitForLastOperation+0x32>
  { 
    if (Timeout != HAL_MAX_DELAY)
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c0e:	d00c      	beq.n	8002c2a <FLASH_WaitForLastOperation+0x32>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d007      	beq.n	8002c26 <FLASH_WaitForLastOperation+0x2e>
 8002c16:	f7ff fde3 	bl	80027e0 <HAL_GetTick>
 8002c1a:	4602      	mov	r2, r0
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	1ad2      	subs	r2, r2, r3
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	429a      	cmp	r2, r3
 8002c24:	d901      	bls.n	8002c2a <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 8002c26:	2303      	movs	r3, #3
 8002c28:	e01f      	b.n	8002c6a <FLASH_WaitForLastOperation+0x72>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8002c2a:	4b12      	ldr	r3, [pc, #72]	; (8002c74 <FLASH_WaitForLastOperation+0x7c>)
 8002c2c:	68db      	ldr	r3, [r3, #12]
 8002c2e:	f003 0301 	and.w	r3, r3, #1
 8002c32:	2b01      	cmp	r3, #1
 8002c34:	d0e8      	beq.n	8002c08 <FLASH_WaitForLastOperation+0x10>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8002c36:	4b0f      	ldr	r3, [pc, #60]	; (8002c74 <FLASH_WaitForLastOperation+0x7c>)
 8002c38:	68db      	ldr	r3, [r3, #12]
 8002c3a:	f003 0320 	and.w	r3, r3, #32
 8002c3e:	2b20      	cmp	r3, #32
 8002c40:	d102      	bne.n	8002c48 <FLASH_WaitForLastOperation+0x50>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8002c42:	4b0c      	ldr	r3, [pc, #48]	; (8002c74 <FLASH_WaitForLastOperation+0x7c>)
 8002c44:	2220      	movs	r2, #32
 8002c46:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8002c48:	4b0a      	ldr	r3, [pc, #40]	; (8002c74 <FLASH_WaitForLastOperation+0x7c>)
 8002c4a:	68db      	ldr	r3, [r3, #12]
 8002c4c:	f003 0310 	and.w	r3, r3, #16
 8002c50:	2b10      	cmp	r3, #16
 8002c52:	d005      	beq.n	8002c60 <FLASH_WaitForLastOperation+0x68>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8002c54:	4b07      	ldr	r3, [pc, #28]	; (8002c74 <FLASH_WaitForLastOperation+0x7c>)
 8002c56:	68db      	ldr	r3, [r3, #12]
 8002c58:	f003 0304 	and.w	r3, r3, #4
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8002c5c:	2b04      	cmp	r3, #4
 8002c5e:	d103      	bne.n	8002c68 <FLASH_WaitForLastOperation+0x70>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8002c60:	f000 f80a 	bl	8002c78 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8002c64:	2301      	movs	r3, #1
 8002c66:	e000      	b.n	8002c6a <FLASH_WaitForLastOperation+0x72>
  }

  /* There is no error flag set */
  return HAL_OK;
 8002c68:	2300      	movs	r3, #0
}
 8002c6a:	4618      	mov	r0, r3
 8002c6c:	3710      	adds	r7, #16
 8002c6e:	46bd      	mov	sp, r7
 8002c70:	bd80      	pop	{r7, pc}
 8002c72:	bf00      	nop
 8002c74:	40022000 	.word	0x40022000

08002c78 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8002c78:	b480      	push	{r7}
 8002c7a:	b083      	sub	sp, #12
 8002c7c:	af00      	add	r7, sp, #0
  uint32_t flags = 0U;
 8002c7e:	2300      	movs	r3, #0
 8002c80:	607b      	str	r3, [r7, #4]
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 8002c82:	4b14      	ldr	r3, [pc, #80]	; (8002cd4 <FLASH_SetErrorCode+0x5c>)
 8002c84:	68db      	ldr	r3, [r3, #12]
 8002c86:	f003 0310 	and.w	r3, r3, #16
 8002c8a:	2b10      	cmp	r3, #16
 8002c8c:	d109      	bne.n	8002ca2 <FLASH_SetErrorCode+0x2a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8002c8e:	4b12      	ldr	r3, [pc, #72]	; (8002cd8 <FLASH_SetErrorCode+0x60>)
 8002c90:	69db      	ldr	r3, [r3, #28]
 8002c92:	f043 0302 	orr.w	r3, r3, #2
 8002c96:	4a10      	ldr	r2, [pc, #64]	; (8002cd8 <FLASH_SetErrorCode+0x60>)
 8002c98:	61d3      	str	r3, [r2, #28]
    flags |= FLASH_FLAG_WRPERR;
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	f043 0310 	orr.w	r3, r3, #16
 8002ca0:	607b      	str	r3, [r7, #4]
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8002ca2:	4b0c      	ldr	r3, [pc, #48]	; (8002cd4 <FLASH_SetErrorCode+0x5c>)
 8002ca4:	68db      	ldr	r3, [r3, #12]
 8002ca6:	f003 0304 	and.w	r3, r3, #4
 8002caa:	2b04      	cmp	r3, #4
 8002cac:	d109      	bne.n	8002cc2 <FLASH_SetErrorCode+0x4a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 8002cae:	4b0a      	ldr	r3, [pc, #40]	; (8002cd8 <FLASH_SetErrorCode+0x60>)
 8002cb0:	69db      	ldr	r3, [r3, #28]
 8002cb2:	f043 0301 	orr.w	r3, r3, #1
 8002cb6:	4a08      	ldr	r2, [pc, #32]	; (8002cd8 <FLASH_SetErrorCode+0x60>)
 8002cb8:	61d3      	str	r3, [r2, #28]
    flags |= FLASH_FLAG_PGERR;
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	f043 0304 	orr.w	r3, r3, #4
 8002cc0:	607b      	str	r3, [r7, #4]
  }
  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 8002cc2:	4a04      	ldr	r2, [pc, #16]	; (8002cd4 <FLASH_SetErrorCode+0x5c>)
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	60d3      	str	r3, [r2, #12]
}  
 8002cc8:	bf00      	nop
 8002cca:	370c      	adds	r7, #12
 8002ccc:	46bd      	mov	sp, r7
 8002cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cd2:	4770      	bx	lr
 8002cd4:	40022000 	.word	0x40022000
 8002cd8:	20001478 	.word	0x20001478

08002cdc <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the pages have been correctly erased)
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8002cdc:	b580      	push	{r7, lr}
 8002cde:	b084      	sub	sp, #16
 8002ce0:	af00      	add	r7, sp, #0
 8002ce2:	6078      	str	r0, [r7, #4]
 8002ce4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8002ce6:	2301      	movs	r3, #1
 8002ce8:	73fb      	strb	r3, [r7, #15]
  uint32_t address = 0U;
 8002cea:	2300      	movs	r3, #0
 8002cec:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8002cee:	4b2e      	ldr	r3, [pc, #184]	; (8002da8 <HAL_FLASHEx_Erase+0xcc>)
 8002cf0:	7e1b      	ldrb	r3, [r3, #24]
 8002cf2:	2b01      	cmp	r3, #1
 8002cf4:	d101      	bne.n	8002cfa <HAL_FLASHEx_Erase+0x1e>
 8002cf6:	2302      	movs	r3, #2
 8002cf8:	e052      	b.n	8002da0 <HAL_FLASHEx_Erase+0xc4>
 8002cfa:	4b2b      	ldr	r3, [pc, #172]	; (8002da8 <HAL_FLASHEx_Erase+0xcc>)
 8002cfc:	2201      	movs	r2, #1
 8002cfe:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	2b01      	cmp	r3, #1
 8002d06:	d115      	bne.n	8002d34 <HAL_FLASHEx_Erase+0x58>
  {
      /* Mass Erase requested for Bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8002d08:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002d0c:	f7ff ff74 	bl	8002bf8 <FLASH_WaitForLastOperation>
 8002d10:	4603      	mov	r3, r0
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d140      	bne.n	8002d98 <HAL_FLASHEx_Erase+0xbc>
      {
        /*Mass erase to be done*/
        FLASH_MassErase();
 8002d16:	f000 f84b 	bl	8002db0 <FLASH_MassErase>
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002d1a:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002d1e:	f7ff ff6b 	bl	8002bf8 <FLASH_WaitForLastOperation>
 8002d22:	4603      	mov	r3, r0
 8002d24:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the MER Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 8002d26:	4a21      	ldr	r2, [pc, #132]	; (8002dac <HAL_FLASHEx_Erase+0xd0>)
 8002d28:	4b20      	ldr	r3, [pc, #128]	; (8002dac <HAL_FLASHEx_Erase+0xd0>)
 8002d2a:	691b      	ldr	r3, [r3, #16]
 8002d2c:	f023 0304 	bic.w	r3, r3, #4
 8002d30:	6113      	str	r3, [r2, #16]
 8002d32:	e031      	b.n	8002d98 <HAL_FLASHEx_Erase+0xbc>
    assert_param(IS_FLASH_PROGRAM_ADDRESS(pEraseInit->PageAddress));
    assert_param(IS_FLASH_NB_PAGES(pEraseInit->PageAddress, pEraseInit->NbPages));
    
      /* Page Erase requested on address located on bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8002d34:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002d38:	f7ff ff5e 	bl	8002bf8 <FLASH_WaitForLastOperation>
 8002d3c:	4603      	mov	r3, r0
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d12a      	bne.n	8002d98 <HAL_FLASHEx_Erase+0xbc>
      {
        /*Initialization of PageError variable*/
        *PageError = 0xFFFFFFFFU;
 8002d42:	683b      	ldr	r3, [r7, #0]
 8002d44:	f04f 32ff 	mov.w	r2, #4294967295
 8002d48:	601a      	str	r2, [r3, #0]
        
        /* Erase page by page to be done*/
        for(address = pEraseInit->PageAddress;
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	685b      	ldr	r3, [r3, #4]
 8002d4e:	60bb      	str	r3, [r7, #8]
 8002d50:	e019      	b.n	8002d86 <HAL_FLASHEx_Erase+0xaa>
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
            address += FLASH_PAGE_SIZE)
        {
          FLASH_PageErase(address);
 8002d52:	68b8      	ldr	r0, [r7, #8]
 8002d54:	f000 f846 	bl	8002de4 <FLASH_PageErase>
          
          /* Wait for last operation to be completed */
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002d58:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002d5c:	f7ff ff4c 	bl	8002bf8 <FLASH_WaitForLastOperation>
 8002d60:	4603      	mov	r3, r0
 8002d62:	73fb      	strb	r3, [r7, #15]
          
          /* If the erase operation is completed, disable the PER Bit */
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 8002d64:	4a11      	ldr	r2, [pc, #68]	; (8002dac <HAL_FLASHEx_Erase+0xd0>)
 8002d66:	4b11      	ldr	r3, [pc, #68]	; (8002dac <HAL_FLASHEx_Erase+0xd0>)
 8002d68:	691b      	ldr	r3, [r3, #16]
 8002d6a:	f023 0302 	bic.w	r3, r3, #2
 8002d6e:	6113      	str	r3, [r2, #16]
          
          if (status != HAL_OK)
 8002d70:	7bfb      	ldrb	r3, [r7, #15]
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d003      	beq.n	8002d7e <HAL_FLASHEx_Erase+0xa2>
          {
            /* In case of error, stop erase procedure and return the faulty address */
            *PageError = address;
 8002d76:	683b      	ldr	r3, [r7, #0]
 8002d78:	68ba      	ldr	r2, [r7, #8]
 8002d7a:	601a      	str	r2, [r3, #0]
            break;
 8002d7c:	e00c      	b.n	8002d98 <HAL_FLASHEx_Erase+0xbc>
            address += FLASH_PAGE_SIZE)
 8002d7e:	68bb      	ldr	r3, [r7, #8]
 8002d80:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002d84:	60bb      	str	r3, [r7, #8]
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	689b      	ldr	r3, [r3, #8]
 8002d8a:	02da      	lsls	r2, r3, #11
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	685b      	ldr	r3, [r3, #4]
 8002d90:	441a      	add	r2, r3
        for(address = pEraseInit->PageAddress;
 8002d92:	68bb      	ldr	r3, [r7, #8]
 8002d94:	429a      	cmp	r2, r3
 8002d96:	d8dc      	bhi.n	8002d52 <HAL_FLASHEx_Erase+0x76>
        }
      }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8002d98:	4b03      	ldr	r3, [pc, #12]	; (8002da8 <HAL_FLASHEx_Erase+0xcc>)
 8002d9a:	2200      	movs	r2, #0
 8002d9c:	761a      	strb	r2, [r3, #24]

  return status;
 8002d9e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002da0:	4618      	mov	r0, r3
 8002da2:	3710      	adds	r7, #16
 8002da4:	46bd      	mov	sp, r7
 8002da6:	bd80      	pop	{r7, pc}
 8002da8:	20001478 	.word	0x20001478
 8002dac:	40022000 	.word	0x40022000

08002db0 <FLASH_MassErase>:
  * @brief  Full erase of FLASH memory Bank 
  *
  * @retval None
  */
static void FLASH_MassErase(void)
{
 8002db0:	b480      	push	{r7}
 8002db2:	af00      	add	r7, sp, #0
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8002db4:	4b09      	ldr	r3, [pc, #36]	; (8002ddc <FLASH_MassErase+0x2c>)
 8002db6:	2200      	movs	r2, #0
 8002db8:	61da      	str	r2, [r3, #28]

    /* Only bank1 will be erased*/
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 8002dba:	4a09      	ldr	r2, [pc, #36]	; (8002de0 <FLASH_MassErase+0x30>)
 8002dbc:	4b08      	ldr	r3, [pc, #32]	; (8002de0 <FLASH_MassErase+0x30>)
 8002dbe:	691b      	ldr	r3, [r3, #16]
 8002dc0:	f043 0304 	orr.w	r3, r3, #4
 8002dc4:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8002dc6:	4a06      	ldr	r2, [pc, #24]	; (8002de0 <FLASH_MassErase+0x30>)
 8002dc8:	4b05      	ldr	r3, [pc, #20]	; (8002de0 <FLASH_MassErase+0x30>)
 8002dca:	691b      	ldr	r3, [r3, #16]
 8002dcc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002dd0:	6113      	str	r3, [r2, #16]
}
 8002dd2:	bf00      	nop
 8002dd4:	46bd      	mov	sp, r7
 8002dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dda:	4770      	bx	lr
 8002ddc:	20001478 	.word	0x20001478
 8002de0:	40022000 	.word	0x40022000

08002de4 <FLASH_PageErase>:
  *         The value of this parameter depend on device used within the same series      
  * 
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
 8002de4:	b480      	push	{r7}
 8002de6:	b083      	sub	sp, #12
 8002de8:	af00      	add	r7, sp, #0
 8002dea:	6078      	str	r0, [r7, #4]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8002dec:	4b0b      	ldr	r3, [pc, #44]	; (8002e1c <FLASH_PageErase+0x38>)
 8002dee:	2200      	movs	r2, #0
 8002df0:	61da      	str	r2, [r3, #28]

    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 8002df2:	4a0b      	ldr	r2, [pc, #44]	; (8002e20 <FLASH_PageErase+0x3c>)
 8002df4:	4b0a      	ldr	r3, [pc, #40]	; (8002e20 <FLASH_PageErase+0x3c>)
 8002df6:	691b      	ldr	r3, [r3, #16]
 8002df8:	f043 0302 	orr.w	r3, r3, #2
 8002dfc:	6113      	str	r3, [r2, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 8002dfe:	4a08      	ldr	r2, [pc, #32]	; (8002e20 <FLASH_PageErase+0x3c>)
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8002e04:	4a06      	ldr	r2, [pc, #24]	; (8002e20 <FLASH_PageErase+0x3c>)
 8002e06:	4b06      	ldr	r3, [pc, #24]	; (8002e20 <FLASH_PageErase+0x3c>)
 8002e08:	691b      	ldr	r3, [r3, #16]
 8002e0a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002e0e:	6113      	str	r3, [r2, #16]
}
 8002e10:	bf00      	nop
 8002e12:	370c      	adds	r7, #12
 8002e14:	46bd      	mov	sp, r7
 8002e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e1a:	4770      	bx	lr
 8002e1c:	20001478 	.word	0x20001478
 8002e20:	40022000 	.word	0x40022000

08002e24 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002e24:	b480      	push	{r7}
 8002e26:	b087      	sub	sp, #28
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	6078      	str	r0, [r7, #4]
 8002e2c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002e2e:	2300      	movs	r3, #0
 8002e30:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002e32:	e154      	b.n	80030de <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002e34:	683b      	ldr	r3, [r7, #0]
 8002e36:	681a      	ldr	r2, [r3, #0]
 8002e38:	2101      	movs	r1, #1
 8002e3a:	697b      	ldr	r3, [r7, #20]
 8002e3c:	fa01 f303 	lsl.w	r3, r1, r3
 8002e40:	4013      	ands	r3, r2
 8002e42:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	f000 8146 	beq.w	80030d8 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002e4c:	683b      	ldr	r3, [r7, #0]
 8002e4e:	685b      	ldr	r3, [r3, #4]
 8002e50:	f003 0303 	and.w	r3, r3, #3
 8002e54:	2b01      	cmp	r3, #1
 8002e56:	d005      	beq.n	8002e64 <HAL_GPIO_Init+0x40>
 8002e58:	683b      	ldr	r3, [r7, #0]
 8002e5a:	685b      	ldr	r3, [r3, #4]
 8002e5c:	f003 0303 	and.w	r3, r3, #3
 8002e60:	2b02      	cmp	r3, #2
 8002e62:	d130      	bne.n	8002ec6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	689b      	ldr	r3, [r3, #8]
 8002e68:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8002e6a:	697b      	ldr	r3, [r7, #20]
 8002e6c:	005b      	lsls	r3, r3, #1
 8002e6e:	2203      	movs	r2, #3
 8002e70:	fa02 f303 	lsl.w	r3, r2, r3
 8002e74:	43db      	mvns	r3, r3
 8002e76:	693a      	ldr	r2, [r7, #16]
 8002e78:	4013      	ands	r3, r2
 8002e7a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002e7c:	683b      	ldr	r3, [r7, #0]
 8002e7e:	68da      	ldr	r2, [r3, #12]
 8002e80:	697b      	ldr	r3, [r7, #20]
 8002e82:	005b      	lsls	r3, r3, #1
 8002e84:	fa02 f303 	lsl.w	r3, r2, r3
 8002e88:	693a      	ldr	r2, [r7, #16]
 8002e8a:	4313      	orrs	r3, r2
 8002e8c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	693a      	ldr	r2, [r7, #16]
 8002e92:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	685b      	ldr	r3, [r3, #4]
 8002e98:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002e9a:	2201      	movs	r2, #1
 8002e9c:	697b      	ldr	r3, [r7, #20]
 8002e9e:	fa02 f303 	lsl.w	r3, r2, r3
 8002ea2:	43db      	mvns	r3, r3
 8002ea4:	693a      	ldr	r2, [r7, #16]
 8002ea6:	4013      	ands	r3, r2
 8002ea8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002eaa:	683b      	ldr	r3, [r7, #0]
 8002eac:	685b      	ldr	r3, [r3, #4]
 8002eae:	091b      	lsrs	r3, r3, #4
 8002eb0:	f003 0201 	and.w	r2, r3, #1
 8002eb4:	697b      	ldr	r3, [r7, #20]
 8002eb6:	fa02 f303 	lsl.w	r3, r2, r3
 8002eba:	693a      	ldr	r2, [r7, #16]
 8002ebc:	4313      	orrs	r3, r2
 8002ebe:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	693a      	ldr	r2, [r7, #16]
 8002ec4:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002ec6:	683b      	ldr	r3, [r7, #0]
 8002ec8:	685b      	ldr	r3, [r3, #4]
 8002eca:	f003 0303 	and.w	r3, r3, #3
 8002ece:	2b03      	cmp	r3, #3
 8002ed0:	d017      	beq.n	8002f02 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	68db      	ldr	r3, [r3, #12]
 8002ed6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8002ed8:	697b      	ldr	r3, [r7, #20]
 8002eda:	005b      	lsls	r3, r3, #1
 8002edc:	2203      	movs	r2, #3
 8002ede:	fa02 f303 	lsl.w	r3, r2, r3
 8002ee2:	43db      	mvns	r3, r3
 8002ee4:	693a      	ldr	r2, [r7, #16]
 8002ee6:	4013      	ands	r3, r2
 8002ee8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002eea:	683b      	ldr	r3, [r7, #0]
 8002eec:	689a      	ldr	r2, [r3, #8]
 8002eee:	697b      	ldr	r3, [r7, #20]
 8002ef0:	005b      	lsls	r3, r3, #1
 8002ef2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ef6:	693a      	ldr	r2, [r7, #16]
 8002ef8:	4313      	orrs	r3, r2
 8002efa:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	693a      	ldr	r2, [r7, #16]
 8002f00:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002f02:	683b      	ldr	r3, [r7, #0]
 8002f04:	685b      	ldr	r3, [r3, #4]
 8002f06:	f003 0303 	and.w	r3, r3, #3
 8002f0a:	2b02      	cmp	r3, #2
 8002f0c:	d123      	bne.n	8002f56 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002f0e:	697b      	ldr	r3, [r7, #20]
 8002f10:	08da      	lsrs	r2, r3, #3
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	3208      	adds	r2, #8
 8002f16:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002f1a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002f1c:	697b      	ldr	r3, [r7, #20]
 8002f1e:	f003 0307 	and.w	r3, r3, #7
 8002f22:	009b      	lsls	r3, r3, #2
 8002f24:	220f      	movs	r2, #15
 8002f26:	fa02 f303 	lsl.w	r3, r2, r3
 8002f2a:	43db      	mvns	r3, r3
 8002f2c:	693a      	ldr	r2, [r7, #16]
 8002f2e:	4013      	ands	r3, r2
 8002f30:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002f32:	683b      	ldr	r3, [r7, #0]
 8002f34:	691a      	ldr	r2, [r3, #16]
 8002f36:	697b      	ldr	r3, [r7, #20]
 8002f38:	f003 0307 	and.w	r3, r3, #7
 8002f3c:	009b      	lsls	r3, r3, #2
 8002f3e:	fa02 f303 	lsl.w	r3, r2, r3
 8002f42:	693a      	ldr	r2, [r7, #16]
 8002f44:	4313      	orrs	r3, r2
 8002f46:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002f48:	697b      	ldr	r3, [r7, #20]
 8002f4a:	08da      	lsrs	r2, r3, #3
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	3208      	adds	r2, #8
 8002f50:	6939      	ldr	r1, [r7, #16]
 8002f52:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8002f5c:	697b      	ldr	r3, [r7, #20]
 8002f5e:	005b      	lsls	r3, r3, #1
 8002f60:	2203      	movs	r2, #3
 8002f62:	fa02 f303 	lsl.w	r3, r2, r3
 8002f66:	43db      	mvns	r3, r3
 8002f68:	693a      	ldr	r2, [r7, #16]
 8002f6a:	4013      	ands	r3, r2
 8002f6c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002f6e:	683b      	ldr	r3, [r7, #0]
 8002f70:	685b      	ldr	r3, [r3, #4]
 8002f72:	f003 0203 	and.w	r2, r3, #3
 8002f76:	697b      	ldr	r3, [r7, #20]
 8002f78:	005b      	lsls	r3, r3, #1
 8002f7a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f7e:	693a      	ldr	r2, [r7, #16]
 8002f80:	4313      	orrs	r3, r2
 8002f82:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	693a      	ldr	r2, [r7, #16]
 8002f88:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002f8a:	683b      	ldr	r3, [r7, #0]
 8002f8c:	685b      	ldr	r3, [r3, #4]
 8002f8e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	f000 80a0 	beq.w	80030d8 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f98:	4a58      	ldr	r2, [pc, #352]	; (80030fc <HAL_GPIO_Init+0x2d8>)
 8002f9a:	4b58      	ldr	r3, [pc, #352]	; (80030fc <HAL_GPIO_Init+0x2d8>)
 8002f9c:	699b      	ldr	r3, [r3, #24]
 8002f9e:	f043 0301 	orr.w	r3, r3, #1
 8002fa2:	6193      	str	r3, [r2, #24]
 8002fa4:	4b55      	ldr	r3, [pc, #340]	; (80030fc <HAL_GPIO_Init+0x2d8>)
 8002fa6:	699b      	ldr	r3, [r3, #24]
 8002fa8:	f003 0301 	and.w	r3, r3, #1
 8002fac:	60bb      	str	r3, [r7, #8]
 8002fae:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002fb0:	4a53      	ldr	r2, [pc, #332]	; (8003100 <HAL_GPIO_Init+0x2dc>)
 8002fb2:	697b      	ldr	r3, [r7, #20]
 8002fb4:	089b      	lsrs	r3, r3, #2
 8002fb6:	3302      	adds	r3, #2
 8002fb8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002fbc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002fbe:	697b      	ldr	r3, [r7, #20]
 8002fc0:	f003 0303 	and.w	r3, r3, #3
 8002fc4:	009b      	lsls	r3, r3, #2
 8002fc6:	220f      	movs	r2, #15
 8002fc8:	fa02 f303 	lsl.w	r3, r2, r3
 8002fcc:	43db      	mvns	r3, r3
 8002fce:	693a      	ldr	r2, [r7, #16]
 8002fd0:	4013      	ands	r3, r2
 8002fd2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002fda:	d019      	beq.n	8003010 <HAL_GPIO_Init+0x1ec>
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	4a49      	ldr	r2, [pc, #292]	; (8003104 <HAL_GPIO_Init+0x2e0>)
 8002fe0:	4293      	cmp	r3, r2
 8002fe2:	d013      	beq.n	800300c <HAL_GPIO_Init+0x1e8>
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	4a48      	ldr	r2, [pc, #288]	; (8003108 <HAL_GPIO_Init+0x2e4>)
 8002fe8:	4293      	cmp	r3, r2
 8002fea:	d00d      	beq.n	8003008 <HAL_GPIO_Init+0x1e4>
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	4a47      	ldr	r2, [pc, #284]	; (800310c <HAL_GPIO_Init+0x2e8>)
 8002ff0:	4293      	cmp	r3, r2
 8002ff2:	d007      	beq.n	8003004 <HAL_GPIO_Init+0x1e0>
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	4a46      	ldr	r2, [pc, #280]	; (8003110 <HAL_GPIO_Init+0x2ec>)
 8002ff8:	4293      	cmp	r3, r2
 8002ffa:	d101      	bne.n	8003000 <HAL_GPIO_Init+0x1dc>
 8002ffc:	2304      	movs	r3, #4
 8002ffe:	e008      	b.n	8003012 <HAL_GPIO_Init+0x1ee>
 8003000:	2305      	movs	r3, #5
 8003002:	e006      	b.n	8003012 <HAL_GPIO_Init+0x1ee>
 8003004:	2303      	movs	r3, #3
 8003006:	e004      	b.n	8003012 <HAL_GPIO_Init+0x1ee>
 8003008:	2302      	movs	r3, #2
 800300a:	e002      	b.n	8003012 <HAL_GPIO_Init+0x1ee>
 800300c:	2301      	movs	r3, #1
 800300e:	e000      	b.n	8003012 <HAL_GPIO_Init+0x1ee>
 8003010:	2300      	movs	r3, #0
 8003012:	697a      	ldr	r2, [r7, #20]
 8003014:	f002 0203 	and.w	r2, r2, #3
 8003018:	0092      	lsls	r2, r2, #2
 800301a:	4093      	lsls	r3, r2
 800301c:	693a      	ldr	r2, [r7, #16]
 800301e:	4313      	orrs	r3, r2
 8003020:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003022:	4937      	ldr	r1, [pc, #220]	; (8003100 <HAL_GPIO_Init+0x2dc>)
 8003024:	697b      	ldr	r3, [r7, #20]
 8003026:	089b      	lsrs	r3, r3, #2
 8003028:	3302      	adds	r3, #2
 800302a:	693a      	ldr	r2, [r7, #16]
 800302c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003030:	4b38      	ldr	r3, [pc, #224]	; (8003114 <HAL_GPIO_Init+0x2f0>)
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	43db      	mvns	r3, r3
 800303a:	693a      	ldr	r2, [r7, #16]
 800303c:	4013      	ands	r3, r2
 800303e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003040:	683b      	ldr	r3, [r7, #0]
 8003042:	685b      	ldr	r3, [r3, #4]
 8003044:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003048:	2b00      	cmp	r3, #0
 800304a:	d003      	beq.n	8003054 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 800304c:	693a      	ldr	r2, [r7, #16]
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	4313      	orrs	r3, r2
 8003052:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8003054:	4a2f      	ldr	r2, [pc, #188]	; (8003114 <HAL_GPIO_Init+0x2f0>)
 8003056:	693b      	ldr	r3, [r7, #16]
 8003058:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800305a:	4b2e      	ldr	r3, [pc, #184]	; (8003114 <HAL_GPIO_Init+0x2f0>)
 800305c:	685b      	ldr	r3, [r3, #4]
 800305e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	43db      	mvns	r3, r3
 8003064:	693a      	ldr	r2, [r7, #16]
 8003066:	4013      	ands	r3, r2
 8003068:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800306a:	683b      	ldr	r3, [r7, #0]
 800306c:	685b      	ldr	r3, [r3, #4]
 800306e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003072:	2b00      	cmp	r3, #0
 8003074:	d003      	beq.n	800307e <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8003076:	693a      	ldr	r2, [r7, #16]
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	4313      	orrs	r3, r2
 800307c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800307e:	4a25      	ldr	r2, [pc, #148]	; (8003114 <HAL_GPIO_Init+0x2f0>)
 8003080:	693b      	ldr	r3, [r7, #16]
 8003082:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003084:	4b23      	ldr	r3, [pc, #140]	; (8003114 <HAL_GPIO_Init+0x2f0>)
 8003086:	689b      	ldr	r3, [r3, #8]
 8003088:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	43db      	mvns	r3, r3
 800308e:	693a      	ldr	r2, [r7, #16]
 8003090:	4013      	ands	r3, r2
 8003092:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003094:	683b      	ldr	r3, [r7, #0]
 8003096:	685b      	ldr	r3, [r3, #4]
 8003098:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800309c:	2b00      	cmp	r3, #0
 800309e:	d003      	beq.n	80030a8 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 80030a0:	693a      	ldr	r2, [r7, #16]
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	4313      	orrs	r3, r2
 80030a6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80030a8:	4a1a      	ldr	r2, [pc, #104]	; (8003114 <HAL_GPIO_Init+0x2f0>)
 80030aa:	693b      	ldr	r3, [r7, #16]
 80030ac:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80030ae:	4b19      	ldr	r3, [pc, #100]	; (8003114 <HAL_GPIO_Init+0x2f0>)
 80030b0:	68db      	ldr	r3, [r3, #12]
 80030b2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	43db      	mvns	r3, r3
 80030b8:	693a      	ldr	r2, [r7, #16]
 80030ba:	4013      	ands	r3, r2
 80030bc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80030be:	683b      	ldr	r3, [r7, #0]
 80030c0:	685b      	ldr	r3, [r3, #4]
 80030c2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d003      	beq.n	80030d2 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80030ca:	693a      	ldr	r2, [r7, #16]
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	4313      	orrs	r3, r2
 80030d0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80030d2:	4a10      	ldr	r2, [pc, #64]	; (8003114 <HAL_GPIO_Init+0x2f0>)
 80030d4:	693b      	ldr	r3, [r7, #16]
 80030d6:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 80030d8:	697b      	ldr	r3, [r7, #20]
 80030da:	3301      	adds	r3, #1
 80030dc:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80030de:	683b      	ldr	r3, [r7, #0]
 80030e0:	681a      	ldr	r2, [r3, #0]
 80030e2:	697b      	ldr	r3, [r7, #20]
 80030e4:	fa22 f303 	lsr.w	r3, r2, r3
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	f47f aea3 	bne.w	8002e34 <HAL_GPIO_Init+0x10>
  }
}
 80030ee:	bf00      	nop
 80030f0:	371c      	adds	r7, #28
 80030f2:	46bd      	mov	sp, r7
 80030f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f8:	4770      	bx	lr
 80030fa:	bf00      	nop
 80030fc:	40021000 	.word	0x40021000
 8003100:	40010000 	.word	0x40010000
 8003104:	48000400 	.word	0x48000400
 8003108:	48000800 	.word	0x48000800
 800310c:	48000c00 	.word	0x48000c00
 8003110:	48001000 	.word	0x48001000
 8003114:	40010400 	.word	0x40010400

08003118 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003118:	b480      	push	{r7}
 800311a:	b083      	sub	sp, #12
 800311c:	af00      	add	r7, sp, #0
 800311e:	6078      	str	r0, [r7, #4]
 8003120:	460b      	mov	r3, r1
 8003122:	807b      	strh	r3, [r7, #2]
 8003124:	4613      	mov	r3, r2
 8003126:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003128:	787b      	ldrb	r3, [r7, #1]
 800312a:	2b00      	cmp	r3, #0
 800312c:	d003      	beq.n	8003136 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800312e:	887a      	ldrh	r2, [r7, #2]
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003134:	e002      	b.n	800313c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003136:	887a      	ldrh	r2, [r7, #2]
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800313c:	bf00      	nop
 800313e:	370c      	adds	r7, #12
 8003140:	46bd      	mov	sp, r7
 8003142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003146:	4770      	bx	lr

08003148 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003148:	b580      	push	{r7, lr}
 800314a:	b082      	sub	sp, #8
 800314c:	af00      	add	r7, sp, #0
 800314e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	2b00      	cmp	r3, #0
 8003154:	d101      	bne.n	800315a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003156:	2301      	movs	r3, #1
 8003158:	e080      	b.n	800325c <HAL_I2C_Init+0x114>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003160:	b2db      	uxtb	r3, r3
 8003162:	2b00      	cmp	r3, #0
 8003164:	d106      	bne.n	8003174 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	2200      	movs	r2, #0
 800316a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800316e:	6878      	ldr	r0, [r7, #4]
 8003170:	f7ff f8cc 	bl	800230c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	2224      	movs	r2, #36	; 0x24
 8003178:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	687a      	ldr	r2, [r7, #4]
 8003182:	6812      	ldr	r2, [r2, #0]
 8003184:	6812      	ldr	r2, [r2, #0]
 8003186:	f022 0201 	bic.w	r2, r2, #1
 800318a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	687a      	ldr	r2, [r7, #4]
 8003192:	6852      	ldr	r2, [r2, #4]
 8003194:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003198:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	687a      	ldr	r2, [r7, #4]
 80031a0:	6812      	ldr	r2, [r2, #0]
 80031a2:	6892      	ldr	r2, [r2, #8]
 80031a4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80031a8:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	68db      	ldr	r3, [r3, #12]
 80031ae:	2b01      	cmp	r3, #1
 80031b0:	d107      	bne.n	80031c2 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	687a      	ldr	r2, [r7, #4]
 80031b8:	6892      	ldr	r2, [r2, #8]
 80031ba:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80031be:	609a      	str	r2, [r3, #8]
 80031c0:	e006      	b.n	80031d0 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	687a      	ldr	r2, [r7, #4]
 80031c8:	6892      	ldr	r2, [r2, #8]
 80031ca:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80031ce:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	68db      	ldr	r3, [r3, #12]
 80031d4:	2b02      	cmp	r3, #2
 80031d6:	d104      	bne.n	80031e2 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80031e0:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681a      	ldr	r2, [r3, #0]
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	685b      	ldr	r3, [r3, #4]
 80031ec:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80031f0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80031f4:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	687a      	ldr	r2, [r7, #4]
 80031fc:	6812      	ldr	r2, [r2, #0]
 80031fe:	68d2      	ldr	r2, [r2, #12]
 8003200:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003204:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	687a      	ldr	r2, [r7, #4]
 800320c:	6911      	ldr	r1, [r2, #16]
 800320e:	687a      	ldr	r2, [r7, #4]
 8003210:	6952      	ldr	r2, [r2, #20]
 8003212:	4311      	orrs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003214:	687a      	ldr	r2, [r7, #4]
 8003216:	6992      	ldr	r2, [r2, #24]
 8003218:	0212      	lsls	r2, r2, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800321a:	430a      	orrs	r2, r1
 800321c:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	687a      	ldr	r2, [r7, #4]
 8003224:	69d1      	ldr	r1, [r2, #28]
 8003226:	687a      	ldr	r2, [r7, #4]
 8003228:	6a12      	ldr	r2, [r2, #32]
 800322a:	430a      	orrs	r2, r1
 800322c:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	687a      	ldr	r2, [r7, #4]
 8003234:	6812      	ldr	r2, [r2, #0]
 8003236:	6812      	ldr	r2, [r2, #0]
 8003238:	f042 0201 	orr.w	r2, r2, #1
 800323c:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	2200      	movs	r2, #0
 8003242:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	2220      	movs	r2, #32
 8003248:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	2200      	movs	r2, #0
 8003250:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	2200      	movs	r2, #0
 8003256:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 800325a:	2300      	movs	r3, #0
}
 800325c:	4618      	mov	r0, r3
 800325e:	3708      	adds	r7, #8
 8003260:	46bd      	mov	sp, r7
 8003262:	bd80      	pop	{r7, pc}

08003264 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8003264:	b580      	push	{r7, lr}
 8003266:	b088      	sub	sp, #32
 8003268:	af02      	add	r7, sp, #8
 800326a:	60f8      	str	r0, [r7, #12]
 800326c:	607a      	str	r2, [r7, #4]
 800326e:	461a      	mov	r2, r3
 8003270:	460b      	mov	r3, r1
 8003272:	817b      	strh	r3, [r7, #10]
 8003274:	4613      	mov	r3, r2
 8003276:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800327e:	b2db      	uxtb	r3, r3
 8003280:	2b20      	cmp	r3, #32
 8003282:	f040 80da 	bne.w	800343a <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800328c:	2b01      	cmp	r3, #1
 800328e:	d101      	bne.n	8003294 <HAL_I2C_Master_Transmit+0x30>
 8003290:	2302      	movs	r3, #2
 8003292:	e0d3      	b.n	800343c <HAL_I2C_Master_Transmit+0x1d8>
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	2201      	movs	r2, #1
 8003298:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800329c:	f7ff faa0 	bl	80027e0 <HAL_GetTick>
 80032a0:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80032a2:	697b      	ldr	r3, [r7, #20]
 80032a4:	9300      	str	r3, [sp, #0]
 80032a6:	2319      	movs	r3, #25
 80032a8:	2201      	movs	r2, #1
 80032aa:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80032ae:	68f8      	ldr	r0, [r7, #12]
 80032b0:	f000 f9e6 	bl	8003680 <I2C_WaitOnFlagUntilTimeout>
 80032b4:	4603      	mov	r3, r0
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d001      	beq.n	80032be <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 80032ba:	2301      	movs	r3, #1
 80032bc:	e0be      	b.n	800343c <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	2221      	movs	r2, #33	; 0x21
 80032c2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	2210      	movs	r2, #16
 80032ca:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	2200      	movs	r2, #0
 80032d2:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	687a      	ldr	r2, [r7, #4]
 80032d8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	893a      	ldrh	r2, [r7, #8]
 80032de:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	2200      	movs	r2, #0
 80032e4:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80032ea:	b29b      	uxth	r3, r3
 80032ec:	2bff      	cmp	r3, #255	; 0xff
 80032ee:	d90e      	bls.n	800330e <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	22ff      	movs	r2, #255	; 0xff
 80032f4:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80032fa:	b2da      	uxtb	r2, r3
 80032fc:	8979      	ldrh	r1, [r7, #10]
 80032fe:	4b51      	ldr	r3, [pc, #324]	; (8003444 <HAL_I2C_Master_Transmit+0x1e0>)
 8003300:	9300      	str	r3, [sp, #0]
 8003302:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003306:	68f8      	ldr	r0, [r7, #12]
 8003308:	f000 fb58 	bl	80039bc <I2C_TransferConfig>
 800330c:	e06c      	b.n	80033e8 <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003312:	b29a      	uxth	r2, r3
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800331c:	b2da      	uxtb	r2, r3
 800331e:	8979      	ldrh	r1, [r7, #10]
 8003320:	4b48      	ldr	r3, [pc, #288]	; (8003444 <HAL_I2C_Master_Transmit+0x1e0>)
 8003322:	9300      	str	r3, [sp, #0]
 8003324:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003328:	68f8      	ldr	r0, [r7, #12]
 800332a:	f000 fb47 	bl	80039bc <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 800332e:	e05b      	b.n	80033e8 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003330:	697a      	ldr	r2, [r7, #20]
 8003332:	6a39      	ldr	r1, [r7, #32]
 8003334:	68f8      	ldr	r0, [r7, #12]
 8003336:	f000 f9e3 	bl	8003700 <I2C_WaitOnTXISFlagUntilTimeout>
 800333a:	4603      	mov	r3, r0
 800333c:	2b00      	cmp	r3, #0
 800333e:	d001      	beq.n	8003344 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8003340:	2301      	movs	r3, #1
 8003342:	e07b      	b.n	800343c <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	68fa      	ldr	r2, [r7, #12]
 800334a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800334c:	7812      	ldrb	r2, [r2, #0]
 800334e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003354:	1c5a      	adds	r2, r3, #1
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800335e:	b29b      	uxth	r3, r3
 8003360:	3b01      	subs	r3, #1
 8003362:	b29a      	uxth	r2, r3
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800336c:	3b01      	subs	r3, #1
 800336e:	b29a      	uxth	r2, r3
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003378:	b29b      	uxth	r3, r3
 800337a:	2b00      	cmp	r3, #0
 800337c:	d034      	beq.n	80033e8 <HAL_I2C_Master_Transmit+0x184>
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003382:	2b00      	cmp	r3, #0
 8003384:	d130      	bne.n	80033e8 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003386:	697b      	ldr	r3, [r7, #20]
 8003388:	9300      	str	r3, [sp, #0]
 800338a:	6a3b      	ldr	r3, [r7, #32]
 800338c:	2200      	movs	r2, #0
 800338e:	2180      	movs	r1, #128	; 0x80
 8003390:	68f8      	ldr	r0, [r7, #12]
 8003392:	f000 f975 	bl	8003680 <I2C_WaitOnFlagUntilTimeout>
 8003396:	4603      	mov	r3, r0
 8003398:	2b00      	cmp	r3, #0
 800339a:	d001      	beq.n	80033a0 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 800339c:	2301      	movs	r3, #1
 800339e:	e04d      	b.n	800343c <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80033a4:	b29b      	uxth	r3, r3
 80033a6:	2bff      	cmp	r3, #255	; 0xff
 80033a8:	d90e      	bls.n	80033c8 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	22ff      	movs	r2, #255	; 0xff
 80033ae:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80033b4:	b2da      	uxtb	r2, r3
 80033b6:	8979      	ldrh	r1, [r7, #10]
 80033b8:	2300      	movs	r3, #0
 80033ba:	9300      	str	r3, [sp, #0]
 80033bc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80033c0:	68f8      	ldr	r0, [r7, #12]
 80033c2:	f000 fafb 	bl	80039bc <I2C_TransferConfig>
 80033c6:	e00f      	b.n	80033e8 <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80033cc:	b29a      	uxth	r2, r3
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80033d6:	b2da      	uxtb	r2, r3
 80033d8:	8979      	ldrh	r1, [r7, #10]
 80033da:	2300      	movs	r3, #0
 80033dc:	9300      	str	r3, [sp, #0]
 80033de:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80033e2:	68f8      	ldr	r0, [r7, #12]
 80033e4:	f000 faea 	bl	80039bc <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80033ec:	b29b      	uxth	r3, r3
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d19e      	bne.n	8003330 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80033f2:	697a      	ldr	r2, [r7, #20]
 80033f4:	6a39      	ldr	r1, [r7, #32]
 80033f6:	68f8      	ldr	r0, [r7, #12]
 80033f8:	f000 f9c2 	bl	8003780 <I2C_WaitOnSTOPFlagUntilTimeout>
 80033fc:	4603      	mov	r3, r0
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d001      	beq.n	8003406 <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 8003402:	2301      	movs	r3, #1
 8003404:	e01a      	b.n	800343c <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	2220      	movs	r2, #32
 800340c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	681a      	ldr	r2, [r3, #0]
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	6859      	ldr	r1, [r3, #4]
 8003418:	4b0b      	ldr	r3, [pc, #44]	; (8003448 <HAL_I2C_Master_Transmit+0x1e4>)
 800341a:	400b      	ands	r3, r1
 800341c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	2220      	movs	r2, #32
 8003422:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	2200      	movs	r2, #0
 800342a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	2200      	movs	r2, #0
 8003432:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003436:	2300      	movs	r3, #0
 8003438:	e000      	b.n	800343c <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 800343a:	2302      	movs	r3, #2
  }
}
 800343c:	4618      	mov	r0, r3
 800343e:	3718      	adds	r7, #24
 8003440:	46bd      	mov	sp, r7
 8003442:	bd80      	pop	{r7, pc}
 8003444:	80002000 	.word	0x80002000
 8003448:	fe00e800 	.word	0xfe00e800

0800344c <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 800344c:	b580      	push	{r7, lr}
 800344e:	b088      	sub	sp, #32
 8003450:	af02      	add	r7, sp, #8
 8003452:	60f8      	str	r0, [r7, #12]
 8003454:	607a      	str	r2, [r7, #4]
 8003456:	461a      	mov	r2, r3
 8003458:	460b      	mov	r3, r1
 800345a:	817b      	strh	r3, [r7, #10]
 800345c:	4613      	mov	r3, r2
 800345e:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003466:	b2db      	uxtb	r3, r3
 8003468:	2b20      	cmp	r3, #32
 800346a:	f040 80db 	bne.w	8003624 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003474:	2b01      	cmp	r3, #1
 8003476:	d101      	bne.n	800347c <HAL_I2C_Master_Receive+0x30>
 8003478:	2302      	movs	r3, #2
 800347a:	e0d4      	b.n	8003626 <HAL_I2C_Master_Receive+0x1da>
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	2201      	movs	r2, #1
 8003480:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003484:	f7ff f9ac 	bl	80027e0 <HAL_GetTick>
 8003488:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800348a:	697b      	ldr	r3, [r7, #20]
 800348c:	9300      	str	r3, [sp, #0]
 800348e:	2319      	movs	r3, #25
 8003490:	2201      	movs	r2, #1
 8003492:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003496:	68f8      	ldr	r0, [r7, #12]
 8003498:	f000 f8f2 	bl	8003680 <I2C_WaitOnFlagUntilTimeout>
 800349c:	4603      	mov	r3, r0
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d001      	beq.n	80034a6 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 80034a2:	2301      	movs	r3, #1
 80034a4:	e0bf      	b.n	8003626 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	2222      	movs	r2, #34	; 0x22
 80034aa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	2210      	movs	r2, #16
 80034b2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	2200      	movs	r2, #0
 80034ba:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	687a      	ldr	r2, [r7, #4]
 80034c0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	893a      	ldrh	r2, [r7, #8]
 80034c6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	2200      	movs	r2, #0
 80034cc:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034d2:	b29b      	uxth	r3, r3
 80034d4:	2bff      	cmp	r3, #255	; 0xff
 80034d6:	d90e      	bls.n	80034f6 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	22ff      	movs	r2, #255	; 0xff
 80034dc:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80034e2:	b2da      	uxtb	r2, r3
 80034e4:	8979      	ldrh	r1, [r7, #10]
 80034e6:	4b52      	ldr	r3, [pc, #328]	; (8003630 <HAL_I2C_Master_Receive+0x1e4>)
 80034e8:	9300      	str	r3, [sp, #0]
 80034ea:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80034ee:	68f8      	ldr	r0, [r7, #12]
 80034f0:	f000 fa64 	bl	80039bc <I2C_TransferConfig>
 80034f4:	e06d      	b.n	80035d2 <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034fa:	b29a      	uxth	r2, r3
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003504:	b2da      	uxtb	r2, r3
 8003506:	8979      	ldrh	r1, [r7, #10]
 8003508:	4b49      	ldr	r3, [pc, #292]	; (8003630 <HAL_I2C_Master_Receive+0x1e4>)
 800350a:	9300      	str	r3, [sp, #0]
 800350c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003510:	68f8      	ldr	r0, [r7, #12]
 8003512:	f000 fa53 	bl	80039bc <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8003516:	e05c      	b.n	80035d2 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003518:	697a      	ldr	r2, [r7, #20]
 800351a:	6a39      	ldr	r1, [r7, #32]
 800351c:	68f8      	ldr	r0, [r7, #12]
 800351e:	f000 f96b 	bl	80037f8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003522:	4603      	mov	r3, r0
 8003524:	2b00      	cmp	r3, #0
 8003526:	d001      	beq.n	800352c <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8003528:	2301      	movs	r3, #1
 800352a:	e07c      	b.n	8003626 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003530:	68fa      	ldr	r2, [r7, #12]
 8003532:	6812      	ldr	r2, [r2, #0]
 8003534:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003536:	b2d2      	uxtb	r2, r2
 8003538:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800353e:	1c5a      	adds	r2, r3, #1
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003548:	3b01      	subs	r3, #1
 800354a:	b29a      	uxth	r2, r3
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003554:	b29b      	uxth	r3, r3
 8003556:	3b01      	subs	r3, #1
 8003558:	b29a      	uxth	r2, r3
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003562:	b29b      	uxth	r3, r3
 8003564:	2b00      	cmp	r3, #0
 8003566:	d034      	beq.n	80035d2 <HAL_I2C_Master_Receive+0x186>
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800356c:	2b00      	cmp	r3, #0
 800356e:	d130      	bne.n	80035d2 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003570:	697b      	ldr	r3, [r7, #20]
 8003572:	9300      	str	r3, [sp, #0]
 8003574:	6a3b      	ldr	r3, [r7, #32]
 8003576:	2200      	movs	r2, #0
 8003578:	2180      	movs	r1, #128	; 0x80
 800357a:	68f8      	ldr	r0, [r7, #12]
 800357c:	f000 f880 	bl	8003680 <I2C_WaitOnFlagUntilTimeout>
 8003580:	4603      	mov	r3, r0
 8003582:	2b00      	cmp	r3, #0
 8003584:	d001      	beq.n	800358a <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8003586:	2301      	movs	r3, #1
 8003588:	e04d      	b.n	8003626 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800358e:	b29b      	uxth	r3, r3
 8003590:	2bff      	cmp	r3, #255	; 0xff
 8003592:	d90e      	bls.n	80035b2 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	22ff      	movs	r2, #255	; 0xff
 8003598:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800359e:	b2da      	uxtb	r2, r3
 80035a0:	8979      	ldrh	r1, [r7, #10]
 80035a2:	2300      	movs	r3, #0
 80035a4:	9300      	str	r3, [sp, #0]
 80035a6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80035aa:	68f8      	ldr	r0, [r7, #12]
 80035ac:	f000 fa06 	bl	80039bc <I2C_TransferConfig>
 80035b0:	e00f      	b.n	80035d2 <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80035b6:	b29a      	uxth	r2, r3
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80035c0:	b2da      	uxtb	r2, r3
 80035c2:	8979      	ldrh	r1, [r7, #10]
 80035c4:	2300      	movs	r3, #0
 80035c6:	9300      	str	r3, [sp, #0]
 80035c8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80035cc:	68f8      	ldr	r0, [r7, #12]
 80035ce:	f000 f9f5 	bl	80039bc <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80035d6:	b29b      	uxth	r3, r3
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d19d      	bne.n	8003518 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80035dc:	697a      	ldr	r2, [r7, #20]
 80035de:	6a39      	ldr	r1, [r7, #32]
 80035e0:	68f8      	ldr	r0, [r7, #12]
 80035e2:	f000 f8cd 	bl	8003780 <I2C_WaitOnSTOPFlagUntilTimeout>
 80035e6:	4603      	mov	r3, r0
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d001      	beq.n	80035f0 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 80035ec:	2301      	movs	r3, #1
 80035ee:	e01a      	b.n	8003626 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	2220      	movs	r2, #32
 80035f6:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	681a      	ldr	r2, [r3, #0]
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	6859      	ldr	r1, [r3, #4]
 8003602:	4b0c      	ldr	r3, [pc, #48]	; (8003634 <HAL_I2C_Master_Receive+0x1e8>)
 8003604:	400b      	ands	r3, r1
 8003606:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	2220      	movs	r2, #32
 800360c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	2200      	movs	r2, #0
 8003614:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	2200      	movs	r2, #0
 800361c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003620:	2300      	movs	r3, #0
 8003622:	e000      	b.n	8003626 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8003624:	2302      	movs	r3, #2
  }
}
 8003626:	4618      	mov	r0, r3
 8003628:	3718      	adds	r7, #24
 800362a:	46bd      	mov	sp, r7
 800362c:	bd80      	pop	{r7, pc}
 800362e:	bf00      	nop
 8003630:	80002400 	.word	0x80002400
 8003634:	fe00e800 	.word	0xfe00e800

08003638 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003638:	b480      	push	{r7}
 800363a:	b083      	sub	sp, #12
 800363c:	af00      	add	r7, sp, #0
 800363e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	699b      	ldr	r3, [r3, #24]
 8003646:	f003 0302 	and.w	r3, r3, #2
 800364a:	2b02      	cmp	r3, #2
 800364c:	d103      	bne.n	8003656 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	2200      	movs	r2, #0
 8003654:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	699b      	ldr	r3, [r3, #24]
 800365c:	f003 0301 	and.w	r3, r3, #1
 8003660:	2b01      	cmp	r3, #1
 8003662:	d007      	beq.n	8003674 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	687a      	ldr	r2, [r7, #4]
 800366a:	6812      	ldr	r2, [r2, #0]
 800366c:	6992      	ldr	r2, [r2, #24]
 800366e:	f042 0201 	orr.w	r2, r2, #1
 8003672:	619a      	str	r2, [r3, #24]
  }
}
 8003674:	bf00      	nop
 8003676:	370c      	adds	r7, #12
 8003678:	46bd      	mov	sp, r7
 800367a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800367e:	4770      	bx	lr

08003680 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003680:	b580      	push	{r7, lr}
 8003682:	b084      	sub	sp, #16
 8003684:	af00      	add	r7, sp, #0
 8003686:	60f8      	str	r0, [r7, #12]
 8003688:	60b9      	str	r1, [r7, #8]
 800368a:	603b      	str	r3, [r7, #0]
 800368c:	4613      	mov	r3, r2
 800368e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003690:	e022      	b.n	80036d8 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003692:	683b      	ldr	r3, [r7, #0]
 8003694:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003698:	d01e      	beq.n	80036d8 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800369a:	f7ff f8a1 	bl	80027e0 <HAL_GetTick>
 800369e:	4602      	mov	r2, r0
 80036a0:	69bb      	ldr	r3, [r7, #24]
 80036a2:	1ad2      	subs	r2, r2, r3
 80036a4:	683b      	ldr	r3, [r7, #0]
 80036a6:	429a      	cmp	r2, r3
 80036a8:	d802      	bhi.n	80036b0 <I2C_WaitOnFlagUntilTimeout+0x30>
 80036aa:	683b      	ldr	r3, [r7, #0]
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d113      	bne.n	80036d8 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036b4:	f043 0220 	orr.w	r2, r3, #32
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	2220      	movs	r2, #32
 80036c0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	2200      	movs	r2, #0
 80036c8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	2200      	movs	r2, #0
 80036d0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 80036d4:	2301      	movs	r3, #1
 80036d6:	e00f      	b.n	80036f8 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	699a      	ldr	r2, [r3, #24]
 80036de:	68bb      	ldr	r3, [r7, #8]
 80036e0:	401a      	ands	r2, r3
 80036e2:	68bb      	ldr	r3, [r7, #8]
 80036e4:	429a      	cmp	r2, r3
 80036e6:	bf0c      	ite	eq
 80036e8:	2301      	moveq	r3, #1
 80036ea:	2300      	movne	r3, #0
 80036ec:	b2db      	uxtb	r3, r3
 80036ee:	461a      	mov	r2, r3
 80036f0:	79fb      	ldrb	r3, [r7, #7]
 80036f2:	429a      	cmp	r2, r3
 80036f4:	d0cd      	beq.n	8003692 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80036f6:	2300      	movs	r3, #0
}
 80036f8:	4618      	mov	r0, r3
 80036fa:	3710      	adds	r7, #16
 80036fc:	46bd      	mov	sp, r7
 80036fe:	bd80      	pop	{r7, pc}

08003700 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003700:	b580      	push	{r7, lr}
 8003702:	b084      	sub	sp, #16
 8003704:	af00      	add	r7, sp, #0
 8003706:	60f8      	str	r0, [r7, #12]
 8003708:	60b9      	str	r1, [r7, #8]
 800370a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800370c:	e02c      	b.n	8003768 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800370e:	687a      	ldr	r2, [r7, #4]
 8003710:	68b9      	ldr	r1, [r7, #8]
 8003712:	68f8      	ldr	r0, [r7, #12]
 8003714:	f000 f8dc 	bl	80038d0 <I2C_IsAcknowledgeFailed>
 8003718:	4603      	mov	r3, r0
 800371a:	2b00      	cmp	r3, #0
 800371c:	d001      	beq.n	8003722 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800371e:	2301      	movs	r3, #1
 8003720:	e02a      	b.n	8003778 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003722:	68bb      	ldr	r3, [r7, #8]
 8003724:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003728:	d01e      	beq.n	8003768 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800372a:	f7ff f859 	bl	80027e0 <HAL_GetTick>
 800372e:	4602      	mov	r2, r0
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	1ad2      	subs	r2, r2, r3
 8003734:	68bb      	ldr	r3, [r7, #8]
 8003736:	429a      	cmp	r2, r3
 8003738:	d802      	bhi.n	8003740 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800373a:	68bb      	ldr	r3, [r7, #8]
 800373c:	2b00      	cmp	r3, #0
 800373e:	d113      	bne.n	8003768 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003744:	f043 0220 	orr.w	r2, r3, #32
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	2220      	movs	r2, #32
 8003750:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	2200      	movs	r2, #0
 8003758:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	2200      	movs	r2, #0
 8003760:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8003764:	2301      	movs	r3, #1
 8003766:	e007      	b.n	8003778 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	699b      	ldr	r3, [r3, #24]
 800376e:	f003 0302 	and.w	r3, r3, #2
 8003772:	2b02      	cmp	r3, #2
 8003774:	d1cb      	bne.n	800370e <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003776:	2300      	movs	r3, #0
}
 8003778:	4618      	mov	r0, r3
 800377a:	3710      	adds	r7, #16
 800377c:	46bd      	mov	sp, r7
 800377e:	bd80      	pop	{r7, pc}

08003780 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003780:	b580      	push	{r7, lr}
 8003782:	b084      	sub	sp, #16
 8003784:	af00      	add	r7, sp, #0
 8003786:	60f8      	str	r0, [r7, #12]
 8003788:	60b9      	str	r1, [r7, #8]
 800378a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800378c:	e028      	b.n	80037e0 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800378e:	687a      	ldr	r2, [r7, #4]
 8003790:	68b9      	ldr	r1, [r7, #8]
 8003792:	68f8      	ldr	r0, [r7, #12]
 8003794:	f000 f89c 	bl	80038d0 <I2C_IsAcknowledgeFailed>
 8003798:	4603      	mov	r3, r0
 800379a:	2b00      	cmp	r3, #0
 800379c:	d001      	beq.n	80037a2 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800379e:	2301      	movs	r3, #1
 80037a0:	e026      	b.n	80037f0 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80037a2:	f7ff f81d 	bl	80027e0 <HAL_GetTick>
 80037a6:	4602      	mov	r2, r0
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	1ad2      	subs	r2, r2, r3
 80037ac:	68bb      	ldr	r3, [r7, #8]
 80037ae:	429a      	cmp	r2, r3
 80037b0:	d802      	bhi.n	80037b8 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80037b2:	68bb      	ldr	r3, [r7, #8]
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d113      	bne.n	80037e0 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037bc:	f043 0220 	orr.w	r2, r3, #32
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	2220      	movs	r2, #32
 80037c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	2200      	movs	r2, #0
 80037d0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	2200      	movs	r2, #0
 80037d8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80037dc:	2301      	movs	r3, #1
 80037de:	e007      	b.n	80037f0 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	699b      	ldr	r3, [r3, #24]
 80037e6:	f003 0320 	and.w	r3, r3, #32
 80037ea:	2b20      	cmp	r3, #32
 80037ec:	d1cf      	bne.n	800378e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80037ee:	2300      	movs	r3, #0
}
 80037f0:	4618      	mov	r0, r3
 80037f2:	3710      	adds	r7, #16
 80037f4:	46bd      	mov	sp, r7
 80037f6:	bd80      	pop	{r7, pc}

080037f8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80037f8:	b580      	push	{r7, lr}
 80037fa:	b084      	sub	sp, #16
 80037fc:	af00      	add	r7, sp, #0
 80037fe:	60f8      	str	r0, [r7, #12]
 8003800:	60b9      	str	r1, [r7, #8]
 8003802:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003804:	e055      	b.n	80038b2 <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8003806:	687a      	ldr	r2, [r7, #4]
 8003808:	68b9      	ldr	r1, [r7, #8]
 800380a:	68f8      	ldr	r0, [r7, #12]
 800380c:	f000 f860 	bl	80038d0 <I2C_IsAcknowledgeFailed>
 8003810:	4603      	mov	r3, r0
 8003812:	2b00      	cmp	r3, #0
 8003814:	d001      	beq.n	800381a <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003816:	2301      	movs	r3, #1
 8003818:	e053      	b.n	80038c2 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	699b      	ldr	r3, [r3, #24]
 8003820:	f003 0320 	and.w	r3, r3, #32
 8003824:	2b20      	cmp	r3, #32
 8003826:	d129      	bne.n	800387c <I2C_WaitOnRXNEFlagUntilTimeout+0x84>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	699b      	ldr	r3, [r3, #24]
 800382e:	f003 0304 	and.w	r3, r3, #4
 8003832:	2b04      	cmp	r3, #4
 8003834:	d105      	bne.n	8003842 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800383a:	2b00      	cmp	r3, #0
 800383c:	d001      	beq.n	8003842 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 800383e:	2300      	movs	r3, #0
 8003840:	e03f      	b.n	80038c2 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
      else
      {
        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	2220      	movs	r2, #32
 8003848:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	681a      	ldr	r2, [r3, #0]
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	6859      	ldr	r1, [r3, #4]
 8003854:	4b1d      	ldr	r3, [pc, #116]	; (80038cc <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>)
 8003856:	400b      	ands	r3, r1
 8003858:	6053      	str	r3, [r2, #4]

        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	2200      	movs	r2, #0
 800385e:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	2220      	movs	r2, #32
 8003864:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	2200      	movs	r2, #0
 800386c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	2200      	movs	r2, #0
 8003874:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8003878:	2301      	movs	r3, #1
 800387a:	e022      	b.n	80038c2 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800387c:	f7fe ffb0 	bl	80027e0 <HAL_GetTick>
 8003880:	4602      	mov	r2, r0
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	1ad2      	subs	r2, r2, r3
 8003886:	68bb      	ldr	r3, [r7, #8]
 8003888:	429a      	cmp	r2, r3
 800388a:	d802      	bhi.n	8003892 <I2C_WaitOnRXNEFlagUntilTimeout+0x9a>
 800388c:	68bb      	ldr	r3, [r7, #8]
 800388e:	2b00      	cmp	r3, #0
 8003890:	d10f      	bne.n	80038b2 <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003896:	f043 0220 	orr.w	r2, r3, #32
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	2220      	movs	r2, #32
 80038a2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	2200      	movs	r2, #0
 80038aa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80038ae:	2301      	movs	r3, #1
 80038b0:	e007      	b.n	80038c2 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	699b      	ldr	r3, [r3, #24]
 80038b8:	f003 0304 	and.w	r3, r3, #4
 80038bc:	2b04      	cmp	r3, #4
 80038be:	d1a2      	bne.n	8003806 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80038c0:	2300      	movs	r3, #0
}
 80038c2:	4618      	mov	r0, r3
 80038c4:	3710      	adds	r7, #16
 80038c6:	46bd      	mov	sp, r7
 80038c8:	bd80      	pop	{r7, pc}
 80038ca:	bf00      	nop
 80038cc:	fe00e800 	.word	0xfe00e800

080038d0 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80038d0:	b580      	push	{r7, lr}
 80038d2:	b084      	sub	sp, #16
 80038d4:	af00      	add	r7, sp, #0
 80038d6:	60f8      	str	r0, [r7, #12]
 80038d8:	60b9      	str	r1, [r7, #8]
 80038da:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	699b      	ldr	r3, [r3, #24]
 80038e2:	f003 0310 	and.w	r3, r3, #16
 80038e6:	2b10      	cmp	r3, #16
 80038e8:	d161      	bne.n	80039ae <I2C_IsAcknowledgeFailed+0xde>
  {
    /* In case of Soft End condition, generate the STOP condition */
    if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	685b      	ldr	r3, [r3, #4]
 80038f0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80038f4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80038f8:	d02b      	beq.n	8003952 <I2C_IsAcknowledgeFailed+0x82>
    {
      /* Generate Stop */
      hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	68fa      	ldr	r2, [r7, #12]
 8003900:	6812      	ldr	r2, [r2, #0]
 8003902:	6852      	ldr	r2, [r2, #4]
 8003904:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003908:	605a      	str	r2, [r3, #4]
    }
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800390a:	e022      	b.n	8003952 <I2C_IsAcknowledgeFailed+0x82>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800390c:	68bb      	ldr	r3, [r7, #8]
 800390e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003912:	d01e      	beq.n	8003952 <I2C_IsAcknowledgeFailed+0x82>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003914:	f7fe ff64 	bl	80027e0 <HAL_GetTick>
 8003918:	4602      	mov	r2, r0
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	1ad2      	subs	r2, r2, r3
 800391e:	68bb      	ldr	r3, [r7, #8]
 8003920:	429a      	cmp	r2, r3
 8003922:	d802      	bhi.n	800392a <I2C_IsAcknowledgeFailed+0x5a>
 8003924:	68bb      	ldr	r3, [r7, #8]
 8003926:	2b00      	cmp	r3, #0
 8003928:	d113      	bne.n	8003952 <I2C_IsAcknowledgeFailed+0x82>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800392e:	f043 0220 	orr.w	r2, r3, #32
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	2220      	movs	r2, #32
 800393a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	2200      	movs	r2, #0
 8003942:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	2200      	movs	r2, #0
 800394a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 800394e:	2301      	movs	r3, #1
 8003950:	e02e      	b.n	80039b0 <I2C_IsAcknowledgeFailed+0xe0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	699b      	ldr	r3, [r3, #24]
 8003958:	f003 0320 	and.w	r3, r3, #32
 800395c:	2b20      	cmp	r3, #32
 800395e:	d1d5      	bne.n	800390c <I2C_IsAcknowledgeFailed+0x3c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	2210      	movs	r2, #16
 8003966:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	2220      	movs	r2, #32
 800396e:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003970:	68f8      	ldr	r0, [r7, #12]
 8003972:	f7ff fe61 	bl	8003638 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	681a      	ldr	r2, [r3, #0]
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	6859      	ldr	r1, [r3, #4]
 8003980:	4b0d      	ldr	r3, [pc, #52]	; (80039b8 <I2C_IsAcknowledgeFailed+0xe8>)
 8003982:	400b      	ands	r3, r1
 8003984:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800398a:	f043 0204 	orr.w	r2, r3, #4
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	2220      	movs	r2, #32
 8003996:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	2200      	movs	r2, #0
 800399e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	2200      	movs	r2, #0
 80039a6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 80039aa:	2301      	movs	r3, #1
 80039ac:	e000      	b.n	80039b0 <I2C_IsAcknowledgeFailed+0xe0>
  }
  return HAL_OK;
 80039ae:	2300      	movs	r3, #0
}
 80039b0:	4618      	mov	r0, r3
 80039b2:	3710      	adds	r7, #16
 80039b4:	46bd      	mov	sp, r7
 80039b6:	bd80      	pop	{r7, pc}
 80039b8:	fe00e800 	.word	0xfe00e800

080039bc <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80039bc:	b480      	push	{r7}
 80039be:	b085      	sub	sp, #20
 80039c0:	af00      	add	r7, sp, #0
 80039c2:	60f8      	str	r0, [r7, #12]
 80039c4:	607b      	str	r3, [r7, #4]
 80039c6:	460b      	mov	r3, r1
 80039c8:	817b      	strh	r3, [r7, #10]
 80039ca:	4613      	mov	r3, r2
 80039cc:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	681a      	ldr	r2, [r3, #0]
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	6859      	ldr	r1, [r3, #4]
 80039d8:	69bb      	ldr	r3, [r7, #24]
 80039da:	0d5b      	lsrs	r3, r3, #21
 80039dc:	f403 6080 	and.w	r0, r3, #1024	; 0x400
 80039e0:	4b0b      	ldr	r3, [pc, #44]	; (8003a10 <I2C_TransferConfig+0x54>)
 80039e2:	4303      	orrs	r3, r0
 80039e4:	43db      	mvns	r3, r3
 80039e6:	4019      	ands	r1, r3
 80039e8:	897b      	ldrh	r3, [r7, #10]
 80039ea:	f3c3 0009 	ubfx	r0, r3, #0, #10
 80039ee:	7a7b      	ldrb	r3, [r7, #9]
 80039f0:	041b      	lsls	r3, r3, #16
 80039f2:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80039f6:	4318      	orrs	r0, r3
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	4318      	orrs	r0, r3
 80039fc:	69bb      	ldr	r3, [r7, #24]
 80039fe:	4303      	orrs	r3, r0
 8003a00:	430b      	orrs	r3, r1
 8003a02:	6053      	str	r3, [r2, #4]
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                        (uint32_t)Mode | (uint32_t)Request));
}
 8003a04:	bf00      	nop
 8003a06:	3714      	adds	r7, #20
 8003a08:	46bd      	mov	sp, r7
 8003a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a0e:	4770      	bx	lr
 8003a10:	03ff63ff 	.word	0x03ff63ff

08003a14 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003a14:	b480      	push	{r7}
 8003a16:	b083      	sub	sp, #12
 8003a18:	af00      	add	r7, sp, #0
 8003a1a:	6078      	str	r0, [r7, #4]
 8003a1c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003a24:	b2db      	uxtb	r3, r3
 8003a26:	2b20      	cmp	r3, #32
 8003a28:	d138      	bne.n	8003a9c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003a30:	2b01      	cmp	r3, #1
 8003a32:	d101      	bne.n	8003a38 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003a34:	2302      	movs	r3, #2
 8003a36:	e032      	b.n	8003a9e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	2201      	movs	r2, #1
 8003a3c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	2224      	movs	r2, #36	; 0x24
 8003a44:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	687a      	ldr	r2, [r7, #4]
 8003a4e:	6812      	ldr	r2, [r2, #0]
 8003a50:	6812      	ldr	r2, [r2, #0]
 8003a52:	f022 0201 	bic.w	r2, r2, #1
 8003a56:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	687a      	ldr	r2, [r7, #4]
 8003a5e:	6812      	ldr	r2, [r2, #0]
 8003a60:	6812      	ldr	r2, [r2, #0]
 8003a62:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003a66:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	687a      	ldr	r2, [r7, #4]
 8003a6e:	6812      	ldr	r2, [r2, #0]
 8003a70:	6811      	ldr	r1, [r2, #0]
 8003a72:	683a      	ldr	r2, [r7, #0]
 8003a74:	430a      	orrs	r2, r1
 8003a76:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	687a      	ldr	r2, [r7, #4]
 8003a7e:	6812      	ldr	r2, [r2, #0]
 8003a80:	6812      	ldr	r2, [r2, #0]
 8003a82:	f042 0201 	orr.w	r2, r2, #1
 8003a86:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	2220      	movs	r2, #32
 8003a8c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	2200      	movs	r2, #0
 8003a94:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003a98:	2300      	movs	r3, #0
 8003a9a:	e000      	b.n	8003a9e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003a9c:	2302      	movs	r3, #2
  }
}
 8003a9e:	4618      	mov	r0, r3
 8003aa0:	370c      	adds	r7, #12
 8003aa2:	46bd      	mov	sp, r7
 8003aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa8:	4770      	bx	lr

08003aaa <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003aaa:	b480      	push	{r7}
 8003aac:	b085      	sub	sp, #20
 8003aae:	af00      	add	r7, sp, #0
 8003ab0:	6078      	str	r0, [r7, #4]
 8003ab2:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003aba:	b2db      	uxtb	r3, r3
 8003abc:	2b20      	cmp	r3, #32
 8003abe:	d139      	bne.n	8003b34 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003ac6:	2b01      	cmp	r3, #1
 8003ac8:	d101      	bne.n	8003ace <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003aca:	2302      	movs	r3, #2
 8003acc:	e033      	b.n	8003b36 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	2201      	movs	r2, #1
 8003ad2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	2224      	movs	r2, #36	; 0x24
 8003ada:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	687a      	ldr	r2, [r7, #4]
 8003ae4:	6812      	ldr	r2, [r2, #0]
 8003ae6:	6812      	ldr	r2, [r2, #0]
 8003ae8:	f022 0201 	bic.w	r2, r2, #1
 8003aec:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003afc:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003afe:	683b      	ldr	r3, [r7, #0]
 8003b00:	021b      	lsls	r3, r3, #8
 8003b02:	68fa      	ldr	r2, [r7, #12]
 8003b04:	4313      	orrs	r3, r2
 8003b06:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	68fa      	ldr	r2, [r7, #12]
 8003b0e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	687a      	ldr	r2, [r7, #4]
 8003b16:	6812      	ldr	r2, [r2, #0]
 8003b18:	6812      	ldr	r2, [r2, #0]
 8003b1a:	f042 0201 	orr.w	r2, r2, #1
 8003b1e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	2220      	movs	r2, #32
 8003b24:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	2200      	movs	r2, #0
 8003b2c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003b30:	2300      	movs	r3, #0
 8003b32:	e000      	b.n	8003b36 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003b34:	2302      	movs	r3, #2
  }
}
 8003b36:	4618      	mov	r0, r3
 8003b38:	3714      	adds	r7, #20
 8003b3a:	46bd      	mov	sp, r7
 8003b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b40:	4770      	bx	lr
	...

08003b44 <HAL_PWR_EnableBkUpAccess>:
  * @note  If the HSE divided by 32 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8003b44:	b480      	push	{r7}
 8003b46:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR, PWR_CR_DBP);  
 8003b48:	4a05      	ldr	r2, [pc, #20]	; (8003b60 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003b4a:	4b05      	ldr	r3, [pc, #20]	; (8003b60 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003b52:	6013      	str	r3, [r2, #0]
}
 8003b54:	bf00      	nop
 8003b56:	46bd      	mov	sp, r7
 8003b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b5c:	4770      	bx	lr
 8003b5e:	bf00      	nop
 8003b60:	40007000 	.word	0x40007000

08003b64 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003b64:	b580      	push	{r7, lr}
 8003b66:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 8003b6a:	af00      	add	r7, sp, #0
 8003b6c:	1d3b      	adds	r3, r7, #4
 8003b6e:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003b70:	1d3b      	adds	r3, r7, #4
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d102      	bne.n	8003b7e <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8003b78:	2301      	movs	r3, #1
 8003b7a:	f000 bef4 	b.w	8004966 <HAL_RCC_OscConfig+0xe02>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003b7e:	1d3b      	adds	r3, r7, #4
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	f003 0301 	and.w	r3, r3, #1
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	f000 816a 	beq.w	8003e62 <HAL_RCC_OscConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8003b8e:	4bb3      	ldr	r3, [pc, #716]	; (8003e5c <HAL_RCC_OscConfig+0x2f8>)
 8003b90:	685b      	ldr	r3, [r3, #4]
 8003b92:	f003 030c 	and.w	r3, r3, #12
 8003b96:	2b04      	cmp	r3, #4
 8003b98:	d00c      	beq.n	8003bb4 <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003b9a:	4bb0      	ldr	r3, [pc, #704]	; (8003e5c <HAL_RCC_OscConfig+0x2f8>)
 8003b9c:	685b      	ldr	r3, [r3, #4]
 8003b9e:	f003 030c 	and.w	r3, r3, #12
 8003ba2:	2b08      	cmp	r3, #8
 8003ba4:	d159      	bne.n	8003c5a <HAL_RCC_OscConfig+0xf6>
 8003ba6:	4bad      	ldr	r3, [pc, #692]	; (8003e5c <HAL_RCC_OscConfig+0x2f8>)
 8003ba8:	685b      	ldr	r3, [r3, #4]
 8003baa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003bae:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003bb2:	d152      	bne.n	8003c5a <HAL_RCC_OscConfig+0xf6>
 8003bb4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003bb8:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003bbc:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8003bc0:	fa93 f3a3 	rbit	r3, r3
 8003bc4:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
  return result;
 8003bc8:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003bcc:	fab3 f383 	clz	r3, r3
 8003bd0:	b2db      	uxtb	r3, r3
 8003bd2:	095b      	lsrs	r3, r3, #5
 8003bd4:	b2db      	uxtb	r3, r3
 8003bd6:	f043 0301 	orr.w	r3, r3, #1
 8003bda:	b2db      	uxtb	r3, r3
 8003bdc:	2b01      	cmp	r3, #1
 8003bde:	d102      	bne.n	8003be6 <HAL_RCC_OscConfig+0x82>
 8003be0:	4b9e      	ldr	r3, [pc, #632]	; (8003e5c <HAL_RCC_OscConfig+0x2f8>)
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	e015      	b.n	8003c12 <HAL_RCC_OscConfig+0xae>
 8003be6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003bea:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003bee:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 8003bf2:	fa93 f3a3 	rbit	r3, r3
 8003bf6:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8003bfa:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003bfe:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8003c02:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8003c06:	fa93 f3a3 	rbit	r3, r3
 8003c0a:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8003c0e:	4b93      	ldr	r3, [pc, #588]	; (8003e5c <HAL_RCC_OscConfig+0x2f8>)
 8003c10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c12:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003c16:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 8003c1a:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8003c1e:	fa92 f2a2 	rbit	r2, r2
 8003c22:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 8003c26:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8003c2a:	fab2 f282 	clz	r2, r2
 8003c2e:	b2d2      	uxtb	r2, r2
 8003c30:	f042 0220 	orr.w	r2, r2, #32
 8003c34:	b2d2      	uxtb	r2, r2
 8003c36:	f002 021f 	and.w	r2, r2, #31
 8003c3a:	2101      	movs	r1, #1
 8003c3c:	fa01 f202 	lsl.w	r2, r1, r2
 8003c40:	4013      	ands	r3, r2
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	f000 810c 	beq.w	8003e60 <HAL_RCC_OscConfig+0x2fc>
 8003c48:	1d3b      	adds	r3, r7, #4
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	685b      	ldr	r3, [r3, #4]
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	f040 8106 	bne.w	8003e60 <HAL_RCC_OscConfig+0x2fc>
      {
        return HAL_ERROR;
 8003c54:	2301      	movs	r3, #1
 8003c56:	f000 be86 	b.w	8004966 <HAL_RCC_OscConfig+0xe02>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003c5a:	1d3b      	adds	r3, r7, #4
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	685b      	ldr	r3, [r3, #4]
 8003c60:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003c64:	d106      	bne.n	8003c74 <HAL_RCC_OscConfig+0x110>
 8003c66:	4a7d      	ldr	r2, [pc, #500]	; (8003e5c <HAL_RCC_OscConfig+0x2f8>)
 8003c68:	4b7c      	ldr	r3, [pc, #496]	; (8003e5c <HAL_RCC_OscConfig+0x2f8>)
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003c70:	6013      	str	r3, [r2, #0]
 8003c72:	e030      	b.n	8003cd6 <HAL_RCC_OscConfig+0x172>
 8003c74:	1d3b      	adds	r3, r7, #4
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	685b      	ldr	r3, [r3, #4]
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d10c      	bne.n	8003c98 <HAL_RCC_OscConfig+0x134>
 8003c7e:	4a77      	ldr	r2, [pc, #476]	; (8003e5c <HAL_RCC_OscConfig+0x2f8>)
 8003c80:	4b76      	ldr	r3, [pc, #472]	; (8003e5c <HAL_RCC_OscConfig+0x2f8>)
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003c88:	6013      	str	r3, [r2, #0]
 8003c8a:	4a74      	ldr	r2, [pc, #464]	; (8003e5c <HAL_RCC_OscConfig+0x2f8>)
 8003c8c:	4b73      	ldr	r3, [pc, #460]	; (8003e5c <HAL_RCC_OscConfig+0x2f8>)
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003c94:	6013      	str	r3, [r2, #0]
 8003c96:	e01e      	b.n	8003cd6 <HAL_RCC_OscConfig+0x172>
 8003c98:	1d3b      	adds	r3, r7, #4
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	685b      	ldr	r3, [r3, #4]
 8003c9e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003ca2:	d10c      	bne.n	8003cbe <HAL_RCC_OscConfig+0x15a>
 8003ca4:	4a6d      	ldr	r2, [pc, #436]	; (8003e5c <HAL_RCC_OscConfig+0x2f8>)
 8003ca6:	4b6d      	ldr	r3, [pc, #436]	; (8003e5c <HAL_RCC_OscConfig+0x2f8>)
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003cae:	6013      	str	r3, [r2, #0]
 8003cb0:	4a6a      	ldr	r2, [pc, #424]	; (8003e5c <HAL_RCC_OscConfig+0x2f8>)
 8003cb2:	4b6a      	ldr	r3, [pc, #424]	; (8003e5c <HAL_RCC_OscConfig+0x2f8>)
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003cba:	6013      	str	r3, [r2, #0]
 8003cbc:	e00b      	b.n	8003cd6 <HAL_RCC_OscConfig+0x172>
 8003cbe:	4a67      	ldr	r2, [pc, #412]	; (8003e5c <HAL_RCC_OscConfig+0x2f8>)
 8003cc0:	4b66      	ldr	r3, [pc, #408]	; (8003e5c <HAL_RCC_OscConfig+0x2f8>)
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003cc8:	6013      	str	r3, [r2, #0]
 8003cca:	4a64      	ldr	r2, [pc, #400]	; (8003e5c <HAL_RCC_OscConfig+0x2f8>)
 8003ccc:	4b63      	ldr	r3, [pc, #396]	; (8003e5c <HAL_RCC_OscConfig+0x2f8>)
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003cd4:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003cd6:	4961      	ldr	r1, [pc, #388]	; (8003e5c <HAL_RCC_OscConfig+0x2f8>)
 8003cd8:	4b60      	ldr	r3, [pc, #384]	; (8003e5c <HAL_RCC_OscConfig+0x2f8>)
 8003cda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cdc:	f023 020f 	bic.w	r2, r3, #15
 8003ce0:	1d3b      	adds	r3, r7, #4
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	689b      	ldr	r3, [r3, #8]
 8003ce6:	4313      	orrs	r3, r2
 8003ce8:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003cea:	1d3b      	adds	r3, r7, #4
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	685b      	ldr	r3, [r3, #4]
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d059      	beq.n	8003da8 <HAL_RCC_OscConfig+0x244>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003cf4:	f7fe fd74 	bl	80027e0 <HAL_GetTick>
 8003cf8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003cfc:	e00a      	b.n	8003d14 <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003cfe:	f7fe fd6f 	bl	80027e0 <HAL_GetTick>
 8003d02:	4602      	mov	r2, r0
 8003d04:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003d08:	1ad3      	subs	r3, r2, r3
 8003d0a:	2b64      	cmp	r3, #100	; 0x64
 8003d0c:	d902      	bls.n	8003d14 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 8003d0e:	2303      	movs	r3, #3
 8003d10:	f000 be29 	b.w	8004966 <HAL_RCC_OscConfig+0xe02>
 8003d14:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003d18:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d1c:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8003d20:	fa93 f3a3 	rbit	r3, r3
 8003d24:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 8003d28:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d2c:	fab3 f383 	clz	r3, r3
 8003d30:	b2db      	uxtb	r3, r3
 8003d32:	095b      	lsrs	r3, r3, #5
 8003d34:	b2db      	uxtb	r3, r3
 8003d36:	f043 0301 	orr.w	r3, r3, #1
 8003d3a:	b2db      	uxtb	r3, r3
 8003d3c:	2b01      	cmp	r3, #1
 8003d3e:	d102      	bne.n	8003d46 <HAL_RCC_OscConfig+0x1e2>
 8003d40:	4b46      	ldr	r3, [pc, #280]	; (8003e5c <HAL_RCC_OscConfig+0x2f8>)
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	e015      	b.n	8003d72 <HAL_RCC_OscConfig+0x20e>
 8003d46:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003d4a:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d4e:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8003d52:	fa93 f3a3 	rbit	r3, r3
 8003d56:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8003d5a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003d5e:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8003d62:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 8003d66:	fa93 f3a3 	rbit	r3, r3
 8003d6a:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8003d6e:	4b3b      	ldr	r3, [pc, #236]	; (8003e5c <HAL_RCC_OscConfig+0x2f8>)
 8003d70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d72:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003d76:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 8003d7a:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8003d7e:	fa92 f2a2 	rbit	r2, r2
 8003d82:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 8003d86:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 8003d8a:	fab2 f282 	clz	r2, r2
 8003d8e:	b2d2      	uxtb	r2, r2
 8003d90:	f042 0220 	orr.w	r2, r2, #32
 8003d94:	b2d2      	uxtb	r2, r2
 8003d96:	f002 021f 	and.w	r2, r2, #31
 8003d9a:	2101      	movs	r1, #1
 8003d9c:	fa01 f202 	lsl.w	r2, r1, r2
 8003da0:	4013      	ands	r3, r2
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d0ab      	beq.n	8003cfe <HAL_RCC_OscConfig+0x19a>
 8003da6:	e05c      	b.n	8003e62 <HAL_RCC_OscConfig+0x2fe>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003da8:	f7fe fd1a 	bl	80027e0 <HAL_GetTick>
 8003dac:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003db0:	e00a      	b.n	8003dc8 <HAL_RCC_OscConfig+0x264>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003db2:	f7fe fd15 	bl	80027e0 <HAL_GetTick>
 8003db6:	4602      	mov	r2, r0
 8003db8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003dbc:	1ad3      	subs	r3, r2, r3
 8003dbe:	2b64      	cmp	r3, #100	; 0x64
 8003dc0:	d902      	bls.n	8003dc8 <HAL_RCC_OscConfig+0x264>
          {
            return HAL_TIMEOUT;
 8003dc2:	2303      	movs	r3, #3
 8003dc4:	f000 bdcf 	b.w	8004966 <HAL_RCC_OscConfig+0xe02>
 8003dc8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003dcc:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003dd0:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8003dd4:	fa93 f3a3 	rbit	r3, r3
 8003dd8:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 8003ddc:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003de0:	fab3 f383 	clz	r3, r3
 8003de4:	b2db      	uxtb	r3, r3
 8003de6:	095b      	lsrs	r3, r3, #5
 8003de8:	b2db      	uxtb	r3, r3
 8003dea:	f043 0301 	orr.w	r3, r3, #1
 8003dee:	b2db      	uxtb	r3, r3
 8003df0:	2b01      	cmp	r3, #1
 8003df2:	d102      	bne.n	8003dfa <HAL_RCC_OscConfig+0x296>
 8003df4:	4b19      	ldr	r3, [pc, #100]	; (8003e5c <HAL_RCC_OscConfig+0x2f8>)
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	e015      	b.n	8003e26 <HAL_RCC_OscConfig+0x2c2>
 8003dfa:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003dfe:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e02:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8003e06:	fa93 f3a3 	rbit	r3, r3
 8003e0a:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8003e0e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003e12:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8003e16:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8003e1a:	fa93 f3a3 	rbit	r3, r3
 8003e1e:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8003e22:	4b0e      	ldr	r3, [pc, #56]	; (8003e5c <HAL_RCC_OscConfig+0x2f8>)
 8003e24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e26:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003e2a:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 8003e2e:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8003e32:	fa92 f2a2 	rbit	r2, r2
 8003e36:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 8003e3a:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8003e3e:	fab2 f282 	clz	r2, r2
 8003e42:	b2d2      	uxtb	r2, r2
 8003e44:	f042 0220 	orr.w	r2, r2, #32
 8003e48:	b2d2      	uxtb	r2, r2
 8003e4a:	f002 021f 	and.w	r2, r2, #31
 8003e4e:	2101      	movs	r1, #1
 8003e50:	fa01 f202 	lsl.w	r2, r1, r2
 8003e54:	4013      	ands	r3, r2
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d1ab      	bne.n	8003db2 <HAL_RCC_OscConfig+0x24e>
 8003e5a:	e002      	b.n	8003e62 <HAL_RCC_OscConfig+0x2fe>
 8003e5c:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003e60:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003e62:	1d3b      	adds	r3, r7, #4
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	f003 0302 	and.w	r3, r3, #2
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	f000 816f 	beq.w	8004150 <HAL_RCC_OscConfig+0x5ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8003e72:	4bd0      	ldr	r3, [pc, #832]	; (80041b4 <HAL_RCC_OscConfig+0x650>)
 8003e74:	685b      	ldr	r3, [r3, #4]
 8003e76:	f003 030c 	and.w	r3, r3, #12
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d00b      	beq.n	8003e96 <HAL_RCC_OscConfig+0x332>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8003e7e:	4bcd      	ldr	r3, [pc, #820]	; (80041b4 <HAL_RCC_OscConfig+0x650>)
 8003e80:	685b      	ldr	r3, [r3, #4]
 8003e82:	f003 030c 	and.w	r3, r3, #12
 8003e86:	2b08      	cmp	r3, #8
 8003e88:	d16c      	bne.n	8003f64 <HAL_RCC_OscConfig+0x400>
 8003e8a:	4bca      	ldr	r3, [pc, #808]	; (80041b4 <HAL_RCC_OscConfig+0x650>)
 8003e8c:	685b      	ldr	r3, [r3, #4]
 8003e8e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d166      	bne.n	8003f64 <HAL_RCC_OscConfig+0x400>
 8003e96:	2302      	movs	r3, #2
 8003e98:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e9c:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8003ea0:	fa93 f3a3 	rbit	r3, r3
 8003ea4:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 8003ea8:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003eac:	fab3 f383 	clz	r3, r3
 8003eb0:	b2db      	uxtb	r3, r3
 8003eb2:	095b      	lsrs	r3, r3, #5
 8003eb4:	b2db      	uxtb	r3, r3
 8003eb6:	f043 0301 	orr.w	r3, r3, #1
 8003eba:	b2db      	uxtb	r3, r3
 8003ebc:	2b01      	cmp	r3, #1
 8003ebe:	d102      	bne.n	8003ec6 <HAL_RCC_OscConfig+0x362>
 8003ec0:	4bbc      	ldr	r3, [pc, #752]	; (80041b4 <HAL_RCC_OscConfig+0x650>)
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	e013      	b.n	8003eee <HAL_RCC_OscConfig+0x38a>
 8003ec6:	2302      	movs	r3, #2
 8003ec8:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ecc:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8003ed0:	fa93 f3a3 	rbit	r3, r3
 8003ed4:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8003ed8:	2302      	movs	r3, #2
 8003eda:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8003ede:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8003ee2:	fa93 f3a3 	rbit	r3, r3
 8003ee6:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8003eea:	4bb2      	ldr	r3, [pc, #712]	; (80041b4 <HAL_RCC_OscConfig+0x650>)
 8003eec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003eee:	2202      	movs	r2, #2
 8003ef0:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8003ef4:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8003ef8:	fa92 f2a2 	rbit	r2, r2
 8003efc:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 8003f00:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8003f04:	fab2 f282 	clz	r2, r2
 8003f08:	b2d2      	uxtb	r2, r2
 8003f0a:	f042 0220 	orr.w	r2, r2, #32
 8003f0e:	b2d2      	uxtb	r2, r2
 8003f10:	f002 021f 	and.w	r2, r2, #31
 8003f14:	2101      	movs	r1, #1
 8003f16:	fa01 f202 	lsl.w	r2, r1, r2
 8003f1a:	4013      	ands	r3, r2
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d007      	beq.n	8003f30 <HAL_RCC_OscConfig+0x3cc>
 8003f20:	1d3b      	adds	r3, r7, #4
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	691b      	ldr	r3, [r3, #16]
 8003f26:	2b01      	cmp	r3, #1
 8003f28:	d002      	beq.n	8003f30 <HAL_RCC_OscConfig+0x3cc>
      {
        return HAL_ERROR;
 8003f2a:	2301      	movs	r3, #1
 8003f2c:	f000 bd1b 	b.w	8004966 <HAL_RCC_OscConfig+0xe02>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f30:	48a0      	ldr	r0, [pc, #640]	; (80041b4 <HAL_RCC_OscConfig+0x650>)
 8003f32:	4ba0      	ldr	r3, [pc, #640]	; (80041b4 <HAL_RCC_OscConfig+0x650>)
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003f3a:	1d3b      	adds	r3, r7, #4
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	695b      	ldr	r3, [r3, #20]
 8003f40:	21f8      	movs	r1, #248	; 0xf8
 8003f42:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f46:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8003f4a:	fa91 f1a1 	rbit	r1, r1
 8003f4e:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 8003f52:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 8003f56:	fab1 f181 	clz	r1, r1
 8003f5a:	b2c9      	uxtb	r1, r1
 8003f5c:	408b      	lsls	r3, r1
 8003f5e:	4313      	orrs	r3, r2
 8003f60:	6003      	str	r3, [r0, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003f62:	e0f5      	b.n	8004150 <HAL_RCC_OscConfig+0x5ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003f64:	1d3b      	adds	r3, r7, #4
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	691b      	ldr	r3, [r3, #16]
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	f000 8085 	beq.w	800407a <HAL_RCC_OscConfig+0x516>
 8003f70:	2301      	movs	r3, #1
 8003f72:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f76:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8003f7a:	fa93 f3a3 	rbit	r3, r3
 8003f7e:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 8003f82:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003f86:	fab3 f383 	clz	r3, r3
 8003f8a:	b2db      	uxtb	r3, r3
 8003f8c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003f90:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003f94:	009b      	lsls	r3, r3, #2
 8003f96:	461a      	mov	r2, r3
 8003f98:	2301      	movs	r3, #1
 8003f9a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f9c:	f7fe fc20 	bl	80027e0 <HAL_GetTick>
 8003fa0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003fa4:	e00a      	b.n	8003fbc <HAL_RCC_OscConfig+0x458>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003fa6:	f7fe fc1b 	bl	80027e0 <HAL_GetTick>
 8003faa:	4602      	mov	r2, r0
 8003fac:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003fb0:	1ad3      	subs	r3, r2, r3
 8003fb2:	2b02      	cmp	r3, #2
 8003fb4:	d902      	bls.n	8003fbc <HAL_RCC_OscConfig+0x458>
          {
            return HAL_TIMEOUT;
 8003fb6:	2303      	movs	r3, #3
 8003fb8:	f000 bcd5 	b.w	8004966 <HAL_RCC_OscConfig+0xe02>
 8003fbc:	2302      	movs	r3, #2
 8003fbe:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003fc2:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 8003fc6:	fa93 f3a3 	rbit	r3, r3
 8003fca:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 8003fce:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003fd2:	fab3 f383 	clz	r3, r3
 8003fd6:	b2db      	uxtb	r3, r3
 8003fd8:	095b      	lsrs	r3, r3, #5
 8003fda:	b2db      	uxtb	r3, r3
 8003fdc:	f043 0301 	orr.w	r3, r3, #1
 8003fe0:	b2db      	uxtb	r3, r3
 8003fe2:	2b01      	cmp	r3, #1
 8003fe4:	d102      	bne.n	8003fec <HAL_RCC_OscConfig+0x488>
 8003fe6:	4b73      	ldr	r3, [pc, #460]	; (80041b4 <HAL_RCC_OscConfig+0x650>)
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	e013      	b.n	8004014 <HAL_RCC_OscConfig+0x4b0>
 8003fec:	2302      	movs	r3, #2
 8003fee:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ff2:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8003ff6:	fa93 f3a3 	rbit	r3, r3
 8003ffa:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8003ffe:	2302      	movs	r3, #2
 8004000:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8004004:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8004008:	fa93 f3a3 	rbit	r3, r3
 800400c:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8004010:	4b68      	ldr	r3, [pc, #416]	; (80041b4 <HAL_RCC_OscConfig+0x650>)
 8004012:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004014:	2202      	movs	r2, #2
 8004016:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 800401a:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 800401e:	fa92 f2a2 	rbit	r2, r2
 8004022:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 8004026:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 800402a:	fab2 f282 	clz	r2, r2
 800402e:	b2d2      	uxtb	r2, r2
 8004030:	f042 0220 	orr.w	r2, r2, #32
 8004034:	b2d2      	uxtb	r2, r2
 8004036:	f002 021f 	and.w	r2, r2, #31
 800403a:	2101      	movs	r1, #1
 800403c:	fa01 f202 	lsl.w	r2, r1, r2
 8004040:	4013      	ands	r3, r2
 8004042:	2b00      	cmp	r3, #0
 8004044:	d0af      	beq.n	8003fa6 <HAL_RCC_OscConfig+0x442>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004046:	485b      	ldr	r0, [pc, #364]	; (80041b4 <HAL_RCC_OscConfig+0x650>)
 8004048:	4b5a      	ldr	r3, [pc, #360]	; (80041b4 <HAL_RCC_OscConfig+0x650>)
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004050:	1d3b      	adds	r3, r7, #4
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	695b      	ldr	r3, [r3, #20]
 8004056:	21f8      	movs	r1, #248	; 0xf8
 8004058:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800405c:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8004060:	fa91 f1a1 	rbit	r1, r1
 8004064:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 8004068:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 800406c:	fab1 f181 	clz	r1, r1
 8004070:	b2c9      	uxtb	r1, r1
 8004072:	408b      	lsls	r3, r1
 8004074:	4313      	orrs	r3, r2
 8004076:	6003      	str	r3, [r0, #0]
 8004078:	e06a      	b.n	8004150 <HAL_RCC_OscConfig+0x5ec>
 800407a:	2301      	movs	r3, #1
 800407c:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004080:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8004084:	fa93 f3a3 	rbit	r3, r3
 8004088:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 800408c:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004090:	fab3 f383 	clz	r3, r3
 8004094:	b2db      	uxtb	r3, r3
 8004096:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800409a:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800409e:	009b      	lsls	r3, r3, #2
 80040a0:	461a      	mov	r2, r3
 80040a2:	2300      	movs	r3, #0
 80040a4:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040a6:	f7fe fb9b 	bl	80027e0 <HAL_GetTick>
 80040aa:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80040ae:	e00a      	b.n	80040c6 <HAL_RCC_OscConfig+0x562>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80040b0:	f7fe fb96 	bl	80027e0 <HAL_GetTick>
 80040b4:	4602      	mov	r2, r0
 80040b6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80040ba:	1ad3      	subs	r3, r2, r3
 80040bc:	2b02      	cmp	r3, #2
 80040be:	d902      	bls.n	80040c6 <HAL_RCC_OscConfig+0x562>
          {
            return HAL_TIMEOUT;
 80040c0:	2303      	movs	r3, #3
 80040c2:	f000 bc50 	b.w	8004966 <HAL_RCC_OscConfig+0xe02>
 80040c6:	2302      	movs	r3, #2
 80040c8:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040cc:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 80040d0:	fa93 f3a3 	rbit	r3, r3
 80040d4:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 80040d8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80040dc:	fab3 f383 	clz	r3, r3
 80040e0:	b2db      	uxtb	r3, r3
 80040e2:	095b      	lsrs	r3, r3, #5
 80040e4:	b2db      	uxtb	r3, r3
 80040e6:	f043 0301 	orr.w	r3, r3, #1
 80040ea:	b2db      	uxtb	r3, r3
 80040ec:	2b01      	cmp	r3, #1
 80040ee:	d102      	bne.n	80040f6 <HAL_RCC_OscConfig+0x592>
 80040f0:	4b30      	ldr	r3, [pc, #192]	; (80041b4 <HAL_RCC_OscConfig+0x650>)
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	e013      	b.n	800411e <HAL_RCC_OscConfig+0x5ba>
 80040f6:	2302      	movs	r3, #2
 80040f8:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040fc:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8004100:	fa93 f3a3 	rbit	r3, r3
 8004104:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8004108:	2302      	movs	r3, #2
 800410a:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 800410e:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8004112:	fa93 f3a3 	rbit	r3, r3
 8004116:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 800411a:	4b26      	ldr	r3, [pc, #152]	; (80041b4 <HAL_RCC_OscConfig+0x650>)
 800411c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800411e:	2202      	movs	r2, #2
 8004120:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 8004124:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8004128:	fa92 f2a2 	rbit	r2, r2
 800412c:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 8004130:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8004134:	fab2 f282 	clz	r2, r2
 8004138:	b2d2      	uxtb	r2, r2
 800413a:	f042 0220 	orr.w	r2, r2, #32
 800413e:	b2d2      	uxtb	r2, r2
 8004140:	f002 021f 	and.w	r2, r2, #31
 8004144:	2101      	movs	r1, #1
 8004146:	fa01 f202 	lsl.w	r2, r1, r2
 800414a:	4013      	ands	r3, r2
 800414c:	2b00      	cmp	r3, #0
 800414e:	d1af      	bne.n	80040b0 <HAL_RCC_OscConfig+0x54c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004150:	1d3b      	adds	r3, r7, #4
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	f003 0308 	and.w	r3, r3, #8
 800415a:	2b00      	cmp	r3, #0
 800415c:	f000 80da 	beq.w	8004314 <HAL_RCC_OscConfig+0x7b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004160:	1d3b      	adds	r3, r7, #4
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	699b      	ldr	r3, [r3, #24]
 8004166:	2b00      	cmp	r3, #0
 8004168:	d069      	beq.n	800423e <HAL_RCC_OscConfig+0x6da>
 800416a:	2301      	movs	r3, #1
 800416c:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004170:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8004174:	fa93 f3a3 	rbit	r3, r3
 8004178:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 800417c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004180:	fab3 f383 	clz	r3, r3
 8004184:	b2db      	uxtb	r3, r3
 8004186:	461a      	mov	r2, r3
 8004188:	4b0b      	ldr	r3, [pc, #44]	; (80041b8 <HAL_RCC_OscConfig+0x654>)
 800418a:	4413      	add	r3, r2
 800418c:	009b      	lsls	r3, r3, #2
 800418e:	461a      	mov	r2, r3
 8004190:	2301      	movs	r3, #1
 8004192:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004194:	f7fe fb24 	bl	80027e0 <HAL_GetTick>
 8004198:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800419c:	e00e      	b.n	80041bc <HAL_RCC_OscConfig+0x658>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800419e:	f7fe fb1f 	bl	80027e0 <HAL_GetTick>
 80041a2:	4602      	mov	r2, r0
 80041a4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80041a8:	1ad3      	subs	r3, r2, r3
 80041aa:	2b02      	cmp	r3, #2
 80041ac:	d906      	bls.n	80041bc <HAL_RCC_OscConfig+0x658>
        {
          return HAL_TIMEOUT;
 80041ae:	2303      	movs	r3, #3
 80041b0:	e3d9      	b.n	8004966 <HAL_RCC_OscConfig+0xe02>
 80041b2:	bf00      	nop
 80041b4:	40021000 	.word	0x40021000
 80041b8:	10908120 	.word	0x10908120
 80041bc:	2302      	movs	r3, #2
 80041be:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041c2:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80041c6:	fa93 f3a3 	rbit	r3, r3
 80041ca:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 80041ce:	f507 7380 	add.w	r3, r7, #256	; 0x100
 80041d2:	2202      	movs	r2, #2
 80041d4:	601a      	str	r2, [r3, #0]
 80041d6:	f507 7380 	add.w	r3, r7, #256	; 0x100
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	fa93 f2a3 	rbit	r2, r3
 80041e0:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 80041e4:	601a      	str	r2, [r3, #0]
 80041e6:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 80041ea:	2202      	movs	r2, #2
 80041ec:	601a      	str	r2, [r3, #0]
 80041ee:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	fa93 f2a3 	rbit	r2, r3
 80041f8:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 80041fc:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80041fe:	4ba5      	ldr	r3, [pc, #660]	; (8004494 <HAL_RCC_OscConfig+0x930>)
 8004200:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004202:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8004206:	2102      	movs	r1, #2
 8004208:	6019      	str	r1, [r3, #0]
 800420a:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	fa93 f1a3 	rbit	r1, r3
 8004214:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8004218:	6019      	str	r1, [r3, #0]
  return result;
 800421a:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	fab3 f383 	clz	r3, r3
 8004224:	b2db      	uxtb	r3, r3
 8004226:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800422a:	b2db      	uxtb	r3, r3
 800422c:	f003 031f 	and.w	r3, r3, #31
 8004230:	2101      	movs	r1, #1
 8004232:	fa01 f303 	lsl.w	r3, r1, r3
 8004236:	4013      	ands	r3, r2
 8004238:	2b00      	cmp	r3, #0
 800423a:	d0b0      	beq.n	800419e <HAL_RCC_OscConfig+0x63a>
 800423c:	e06a      	b.n	8004314 <HAL_RCC_OscConfig+0x7b0>
 800423e:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8004242:	2201      	movs	r2, #1
 8004244:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004246:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	fa93 f2a3 	rbit	r2, r3
 8004250:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8004254:	601a      	str	r2, [r3, #0]
  return result;
 8004256:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 800425a:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800425c:	fab3 f383 	clz	r3, r3
 8004260:	b2db      	uxtb	r3, r3
 8004262:	461a      	mov	r2, r3
 8004264:	4b8c      	ldr	r3, [pc, #560]	; (8004498 <HAL_RCC_OscConfig+0x934>)
 8004266:	4413      	add	r3, r2
 8004268:	009b      	lsls	r3, r3, #2
 800426a:	461a      	mov	r2, r3
 800426c:	2300      	movs	r3, #0
 800426e:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004270:	f7fe fab6 	bl	80027e0 <HAL_GetTick>
 8004274:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004278:	e009      	b.n	800428e <HAL_RCC_OscConfig+0x72a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800427a:	f7fe fab1 	bl	80027e0 <HAL_GetTick>
 800427e:	4602      	mov	r2, r0
 8004280:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004284:	1ad3      	subs	r3, r2, r3
 8004286:	2b02      	cmp	r3, #2
 8004288:	d901      	bls.n	800428e <HAL_RCC_OscConfig+0x72a>
        {
          return HAL_TIMEOUT;
 800428a:	2303      	movs	r3, #3
 800428c:	e36b      	b.n	8004966 <HAL_RCC_OscConfig+0xe02>
 800428e:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8004292:	2202      	movs	r2, #2
 8004294:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004296:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	fa93 f2a3 	rbit	r2, r3
 80042a0:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 80042a4:	601a      	str	r2, [r3, #0]
 80042a6:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 80042aa:	2202      	movs	r2, #2
 80042ac:	601a      	str	r2, [r3, #0]
 80042ae:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	fa93 f2a3 	rbit	r2, r3
 80042b8:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80042bc:	601a      	str	r2, [r3, #0]
 80042be:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 80042c2:	2202      	movs	r2, #2
 80042c4:	601a      	str	r2, [r3, #0]
 80042c6:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	fa93 f2a3 	rbit	r2, r3
 80042d0:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80042d4:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80042d6:	4b6f      	ldr	r3, [pc, #444]	; (8004494 <HAL_RCC_OscConfig+0x930>)
 80042d8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80042da:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 80042de:	2102      	movs	r1, #2
 80042e0:	6019      	str	r1, [r3, #0]
 80042e2:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	fa93 f1a3 	rbit	r1, r3
 80042ec:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80042f0:	6019      	str	r1, [r3, #0]
  return result;
 80042f2:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	fab3 f383 	clz	r3, r3
 80042fc:	b2db      	uxtb	r3, r3
 80042fe:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8004302:	b2db      	uxtb	r3, r3
 8004304:	f003 031f 	and.w	r3, r3, #31
 8004308:	2101      	movs	r1, #1
 800430a:	fa01 f303 	lsl.w	r3, r1, r3
 800430e:	4013      	ands	r3, r2
 8004310:	2b00      	cmp	r3, #0
 8004312:	d1b2      	bne.n	800427a <HAL_RCC_OscConfig+0x716>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004314:	1d3b      	adds	r3, r7, #4
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	f003 0304 	and.w	r3, r3, #4
 800431e:	2b00      	cmp	r3, #0
 8004320:	f000 8158 	beq.w	80045d4 <HAL_RCC_OscConfig+0xa70>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004324:	2300      	movs	r3, #0
 8004326:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800432a:	4b5a      	ldr	r3, [pc, #360]	; (8004494 <HAL_RCC_OscConfig+0x930>)
 800432c:	69db      	ldr	r3, [r3, #28]
 800432e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004332:	2b00      	cmp	r3, #0
 8004334:	d112      	bne.n	800435c <HAL_RCC_OscConfig+0x7f8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004336:	4a57      	ldr	r2, [pc, #348]	; (8004494 <HAL_RCC_OscConfig+0x930>)
 8004338:	4b56      	ldr	r3, [pc, #344]	; (8004494 <HAL_RCC_OscConfig+0x930>)
 800433a:	69db      	ldr	r3, [r3, #28]
 800433c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004340:	61d3      	str	r3, [r2, #28]
 8004342:	4b54      	ldr	r3, [pc, #336]	; (8004494 <HAL_RCC_OscConfig+0x930>)
 8004344:	69db      	ldr	r3, [r3, #28]
 8004346:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 800434a:	f107 0308 	add.w	r3, r7, #8
 800434e:	601a      	str	r2, [r3, #0]
 8004350:	f107 0308 	add.w	r3, r7, #8
 8004354:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8004356:	2301      	movs	r3, #1
 8004358:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800435c:	4b4f      	ldr	r3, [pc, #316]	; (800449c <HAL_RCC_OscConfig+0x938>)
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004364:	2b00      	cmp	r3, #0
 8004366:	d11a      	bne.n	800439e <HAL_RCC_OscConfig+0x83a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004368:	4a4c      	ldr	r2, [pc, #304]	; (800449c <HAL_RCC_OscConfig+0x938>)
 800436a:	4b4c      	ldr	r3, [pc, #304]	; (800449c <HAL_RCC_OscConfig+0x938>)
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004372:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004374:	f7fe fa34 	bl	80027e0 <HAL_GetTick>
 8004378:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800437c:	e009      	b.n	8004392 <HAL_RCC_OscConfig+0x82e>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800437e:	f7fe fa2f 	bl	80027e0 <HAL_GetTick>
 8004382:	4602      	mov	r2, r0
 8004384:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004388:	1ad3      	subs	r3, r2, r3
 800438a:	2b64      	cmp	r3, #100	; 0x64
 800438c:	d901      	bls.n	8004392 <HAL_RCC_OscConfig+0x82e>
        {
          return HAL_TIMEOUT;
 800438e:	2303      	movs	r3, #3
 8004390:	e2e9      	b.n	8004966 <HAL_RCC_OscConfig+0xe02>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004392:	4b42      	ldr	r3, [pc, #264]	; (800449c <HAL_RCC_OscConfig+0x938>)
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800439a:	2b00      	cmp	r3, #0
 800439c:	d0ef      	beq.n	800437e <HAL_RCC_OscConfig+0x81a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800439e:	1d3b      	adds	r3, r7, #4
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	68db      	ldr	r3, [r3, #12]
 80043a4:	2b01      	cmp	r3, #1
 80043a6:	d106      	bne.n	80043b6 <HAL_RCC_OscConfig+0x852>
 80043a8:	4a3a      	ldr	r2, [pc, #232]	; (8004494 <HAL_RCC_OscConfig+0x930>)
 80043aa:	4b3a      	ldr	r3, [pc, #232]	; (8004494 <HAL_RCC_OscConfig+0x930>)
 80043ac:	6a1b      	ldr	r3, [r3, #32]
 80043ae:	f043 0301 	orr.w	r3, r3, #1
 80043b2:	6213      	str	r3, [r2, #32]
 80043b4:	e02f      	b.n	8004416 <HAL_RCC_OscConfig+0x8b2>
 80043b6:	1d3b      	adds	r3, r7, #4
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	68db      	ldr	r3, [r3, #12]
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d10c      	bne.n	80043da <HAL_RCC_OscConfig+0x876>
 80043c0:	4a34      	ldr	r2, [pc, #208]	; (8004494 <HAL_RCC_OscConfig+0x930>)
 80043c2:	4b34      	ldr	r3, [pc, #208]	; (8004494 <HAL_RCC_OscConfig+0x930>)
 80043c4:	6a1b      	ldr	r3, [r3, #32]
 80043c6:	f023 0301 	bic.w	r3, r3, #1
 80043ca:	6213      	str	r3, [r2, #32]
 80043cc:	4a31      	ldr	r2, [pc, #196]	; (8004494 <HAL_RCC_OscConfig+0x930>)
 80043ce:	4b31      	ldr	r3, [pc, #196]	; (8004494 <HAL_RCC_OscConfig+0x930>)
 80043d0:	6a1b      	ldr	r3, [r3, #32]
 80043d2:	f023 0304 	bic.w	r3, r3, #4
 80043d6:	6213      	str	r3, [r2, #32]
 80043d8:	e01d      	b.n	8004416 <HAL_RCC_OscConfig+0x8b2>
 80043da:	1d3b      	adds	r3, r7, #4
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	68db      	ldr	r3, [r3, #12]
 80043e0:	2b05      	cmp	r3, #5
 80043e2:	d10c      	bne.n	80043fe <HAL_RCC_OscConfig+0x89a>
 80043e4:	4a2b      	ldr	r2, [pc, #172]	; (8004494 <HAL_RCC_OscConfig+0x930>)
 80043e6:	4b2b      	ldr	r3, [pc, #172]	; (8004494 <HAL_RCC_OscConfig+0x930>)
 80043e8:	6a1b      	ldr	r3, [r3, #32]
 80043ea:	f043 0304 	orr.w	r3, r3, #4
 80043ee:	6213      	str	r3, [r2, #32]
 80043f0:	4a28      	ldr	r2, [pc, #160]	; (8004494 <HAL_RCC_OscConfig+0x930>)
 80043f2:	4b28      	ldr	r3, [pc, #160]	; (8004494 <HAL_RCC_OscConfig+0x930>)
 80043f4:	6a1b      	ldr	r3, [r3, #32]
 80043f6:	f043 0301 	orr.w	r3, r3, #1
 80043fa:	6213      	str	r3, [r2, #32]
 80043fc:	e00b      	b.n	8004416 <HAL_RCC_OscConfig+0x8b2>
 80043fe:	4a25      	ldr	r2, [pc, #148]	; (8004494 <HAL_RCC_OscConfig+0x930>)
 8004400:	4b24      	ldr	r3, [pc, #144]	; (8004494 <HAL_RCC_OscConfig+0x930>)
 8004402:	6a1b      	ldr	r3, [r3, #32]
 8004404:	f023 0301 	bic.w	r3, r3, #1
 8004408:	6213      	str	r3, [r2, #32]
 800440a:	4a22      	ldr	r2, [pc, #136]	; (8004494 <HAL_RCC_OscConfig+0x930>)
 800440c:	4b21      	ldr	r3, [pc, #132]	; (8004494 <HAL_RCC_OscConfig+0x930>)
 800440e:	6a1b      	ldr	r3, [r3, #32]
 8004410:	f023 0304 	bic.w	r3, r3, #4
 8004414:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004416:	1d3b      	adds	r3, r7, #4
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	68db      	ldr	r3, [r3, #12]
 800441c:	2b00      	cmp	r3, #0
 800441e:	d06b      	beq.n	80044f8 <HAL_RCC_OscConfig+0x994>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004420:	f7fe f9de 	bl	80027e0 <HAL_GetTick>
 8004424:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004428:	e00b      	b.n	8004442 <HAL_RCC_OscConfig+0x8de>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800442a:	f7fe f9d9 	bl	80027e0 <HAL_GetTick>
 800442e:	4602      	mov	r2, r0
 8004430:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004434:	1ad3      	subs	r3, r2, r3
 8004436:	f241 3288 	movw	r2, #5000	; 0x1388
 800443a:	4293      	cmp	r3, r2
 800443c:	d901      	bls.n	8004442 <HAL_RCC_OscConfig+0x8de>
        {
          return HAL_TIMEOUT;
 800443e:	2303      	movs	r3, #3
 8004440:	e291      	b.n	8004966 <HAL_RCC_OscConfig+0xe02>
 8004442:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8004446:	2202      	movs	r2, #2
 8004448:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800444a:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	fa93 f2a3 	rbit	r2, r3
 8004454:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8004458:	601a      	str	r2, [r3, #0]
 800445a:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 800445e:	2202      	movs	r2, #2
 8004460:	601a      	str	r2, [r3, #0]
 8004462:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	fa93 f2a3 	rbit	r2, r3
 800446c:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8004470:	601a      	str	r2, [r3, #0]
  return result;
 8004472:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8004476:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004478:	fab3 f383 	clz	r3, r3
 800447c:	b2db      	uxtb	r3, r3
 800447e:	095b      	lsrs	r3, r3, #5
 8004480:	b2db      	uxtb	r3, r3
 8004482:	f043 0302 	orr.w	r3, r3, #2
 8004486:	b2db      	uxtb	r3, r3
 8004488:	2b02      	cmp	r3, #2
 800448a:	d109      	bne.n	80044a0 <HAL_RCC_OscConfig+0x93c>
 800448c:	4b01      	ldr	r3, [pc, #4]	; (8004494 <HAL_RCC_OscConfig+0x930>)
 800448e:	6a1b      	ldr	r3, [r3, #32]
 8004490:	e014      	b.n	80044bc <HAL_RCC_OscConfig+0x958>
 8004492:	bf00      	nop
 8004494:	40021000 	.word	0x40021000
 8004498:	10908120 	.word	0x10908120
 800449c:	40007000 	.word	0x40007000
 80044a0:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 80044a4:	2202      	movs	r2, #2
 80044a6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044a8:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	fa93 f2a3 	rbit	r2, r3
 80044b2:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80044b6:	601a      	str	r2, [r3, #0]
 80044b8:	4bbb      	ldr	r3, [pc, #748]	; (80047a8 <HAL_RCC_OscConfig+0xc44>)
 80044ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044bc:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 80044c0:	2102      	movs	r1, #2
 80044c2:	6011      	str	r1, [r2, #0]
 80044c4:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 80044c8:	6812      	ldr	r2, [r2, #0]
 80044ca:	fa92 f1a2 	rbit	r1, r2
 80044ce:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 80044d2:	6011      	str	r1, [r2, #0]
  return result;
 80044d4:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 80044d8:	6812      	ldr	r2, [r2, #0]
 80044da:	fab2 f282 	clz	r2, r2
 80044de:	b2d2      	uxtb	r2, r2
 80044e0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80044e4:	b2d2      	uxtb	r2, r2
 80044e6:	f002 021f 	and.w	r2, r2, #31
 80044ea:	2101      	movs	r1, #1
 80044ec:	fa01 f202 	lsl.w	r2, r1, r2
 80044f0:	4013      	ands	r3, r2
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d099      	beq.n	800442a <HAL_RCC_OscConfig+0x8c6>
 80044f6:	e063      	b.n	80045c0 <HAL_RCC_OscConfig+0xa5c>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80044f8:	f7fe f972 	bl	80027e0 <HAL_GetTick>
 80044fc:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004500:	e00b      	b.n	800451a <HAL_RCC_OscConfig+0x9b6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004502:	f7fe f96d 	bl	80027e0 <HAL_GetTick>
 8004506:	4602      	mov	r2, r0
 8004508:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800450c:	1ad3      	subs	r3, r2, r3
 800450e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004512:	4293      	cmp	r3, r2
 8004514:	d901      	bls.n	800451a <HAL_RCC_OscConfig+0x9b6>
        {
          return HAL_TIMEOUT;
 8004516:	2303      	movs	r3, #3
 8004518:	e225      	b.n	8004966 <HAL_RCC_OscConfig+0xe02>
 800451a:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 800451e:	2202      	movs	r2, #2
 8004520:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004522:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	fa93 f2a3 	rbit	r2, r3
 800452c:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8004530:	601a      	str	r2, [r3, #0]
 8004532:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8004536:	2202      	movs	r2, #2
 8004538:	601a      	str	r2, [r3, #0]
 800453a:	f107 0398 	add.w	r3, r7, #152	; 0x98
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	fa93 f2a3 	rbit	r2, r3
 8004544:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8004548:	601a      	str	r2, [r3, #0]
  return result;
 800454a:	f107 0394 	add.w	r3, r7, #148	; 0x94
 800454e:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004550:	fab3 f383 	clz	r3, r3
 8004554:	b2db      	uxtb	r3, r3
 8004556:	095b      	lsrs	r3, r3, #5
 8004558:	b2db      	uxtb	r3, r3
 800455a:	f043 0302 	orr.w	r3, r3, #2
 800455e:	b2db      	uxtb	r3, r3
 8004560:	2b02      	cmp	r3, #2
 8004562:	d102      	bne.n	800456a <HAL_RCC_OscConfig+0xa06>
 8004564:	4b90      	ldr	r3, [pc, #576]	; (80047a8 <HAL_RCC_OscConfig+0xc44>)
 8004566:	6a1b      	ldr	r3, [r3, #32]
 8004568:	e00d      	b.n	8004586 <HAL_RCC_OscConfig+0xa22>
 800456a:	f107 0390 	add.w	r3, r7, #144	; 0x90
 800456e:	2202      	movs	r2, #2
 8004570:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004572:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	fa93 f2a3 	rbit	r2, r3
 800457c:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8004580:	601a      	str	r2, [r3, #0]
 8004582:	4b89      	ldr	r3, [pc, #548]	; (80047a8 <HAL_RCC_OscConfig+0xc44>)
 8004584:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004586:	f107 0288 	add.w	r2, r7, #136	; 0x88
 800458a:	2102      	movs	r1, #2
 800458c:	6011      	str	r1, [r2, #0]
 800458e:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8004592:	6812      	ldr	r2, [r2, #0]
 8004594:	fa92 f1a2 	rbit	r1, r2
 8004598:	f107 0284 	add.w	r2, r7, #132	; 0x84
 800459c:	6011      	str	r1, [r2, #0]
  return result;
 800459e:	f107 0284 	add.w	r2, r7, #132	; 0x84
 80045a2:	6812      	ldr	r2, [r2, #0]
 80045a4:	fab2 f282 	clz	r2, r2
 80045a8:	b2d2      	uxtb	r2, r2
 80045aa:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80045ae:	b2d2      	uxtb	r2, r2
 80045b0:	f002 021f 	and.w	r2, r2, #31
 80045b4:	2101      	movs	r1, #1
 80045b6:	fa01 f202 	lsl.w	r2, r1, r2
 80045ba:	4013      	ands	r3, r2
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d1a0      	bne.n	8004502 <HAL_RCC_OscConfig+0x99e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80045c0:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 80045c4:	2b01      	cmp	r3, #1
 80045c6:	d105      	bne.n	80045d4 <HAL_RCC_OscConfig+0xa70>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80045c8:	4a77      	ldr	r2, [pc, #476]	; (80047a8 <HAL_RCC_OscConfig+0xc44>)
 80045ca:	4b77      	ldr	r3, [pc, #476]	; (80047a8 <HAL_RCC_OscConfig+0xc44>)
 80045cc:	69db      	ldr	r3, [r3, #28]
 80045ce:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80045d2:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80045d4:	1d3b      	adds	r3, r7, #4
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	69db      	ldr	r3, [r3, #28]
 80045da:	2b00      	cmp	r3, #0
 80045dc:	f000 81c2 	beq.w	8004964 <HAL_RCC_OscConfig+0xe00>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80045e0:	4b71      	ldr	r3, [pc, #452]	; (80047a8 <HAL_RCC_OscConfig+0xc44>)
 80045e2:	685b      	ldr	r3, [r3, #4]
 80045e4:	f003 030c 	and.w	r3, r3, #12
 80045e8:	2b08      	cmp	r3, #8
 80045ea:	f000 819c 	beq.w	8004926 <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80045ee:	1d3b      	adds	r3, r7, #4
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	69db      	ldr	r3, [r3, #28]
 80045f4:	2b02      	cmp	r3, #2
 80045f6:	f040 8114 	bne.w	8004822 <HAL_RCC_OscConfig+0xcbe>
 80045fa:	f107 0380 	add.w	r3, r7, #128	; 0x80
 80045fe:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004602:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004604:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	fa93 f2a3 	rbit	r2, r3
 800460e:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8004612:	601a      	str	r2, [r3, #0]
  return result;
 8004614:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8004618:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800461a:	fab3 f383 	clz	r3, r3
 800461e:	b2db      	uxtb	r3, r3
 8004620:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004624:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004628:	009b      	lsls	r3, r3, #2
 800462a:	461a      	mov	r2, r3
 800462c:	2300      	movs	r3, #0
 800462e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004630:	f7fe f8d6 	bl	80027e0 <HAL_GetTick>
 8004634:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004638:	e009      	b.n	800464e <HAL_RCC_OscConfig+0xaea>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800463a:	f7fe f8d1 	bl	80027e0 <HAL_GetTick>
 800463e:	4602      	mov	r2, r0
 8004640:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004644:	1ad3      	subs	r3, r2, r3
 8004646:	2b02      	cmp	r3, #2
 8004648:	d901      	bls.n	800464e <HAL_RCC_OscConfig+0xaea>
          {
            return HAL_TIMEOUT;
 800464a:	2303      	movs	r3, #3
 800464c:	e18b      	b.n	8004966 <HAL_RCC_OscConfig+0xe02>
 800464e:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8004652:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004656:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004658:	f107 0378 	add.w	r3, r7, #120	; 0x78
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	fa93 f2a3 	rbit	r2, r3
 8004662:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8004666:	601a      	str	r2, [r3, #0]
  return result;
 8004668:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800466c:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800466e:	fab3 f383 	clz	r3, r3
 8004672:	b2db      	uxtb	r3, r3
 8004674:	095b      	lsrs	r3, r3, #5
 8004676:	b2db      	uxtb	r3, r3
 8004678:	f043 0301 	orr.w	r3, r3, #1
 800467c:	b2db      	uxtb	r3, r3
 800467e:	2b01      	cmp	r3, #1
 8004680:	d102      	bne.n	8004688 <HAL_RCC_OscConfig+0xb24>
 8004682:	4b49      	ldr	r3, [pc, #292]	; (80047a8 <HAL_RCC_OscConfig+0xc44>)
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	e01b      	b.n	80046c0 <HAL_RCC_OscConfig+0xb5c>
 8004688:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800468c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004690:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004692:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	fa93 f2a3 	rbit	r2, r3
 800469c:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80046a0:	601a      	str	r2, [r3, #0]
 80046a2:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80046a6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80046aa:	601a      	str	r2, [r3, #0]
 80046ac:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	fa93 f2a3 	rbit	r2, r3
 80046b6:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80046ba:	601a      	str	r2, [r3, #0]
 80046bc:	4b3a      	ldr	r3, [pc, #232]	; (80047a8 <HAL_RCC_OscConfig+0xc44>)
 80046be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046c0:	f107 0260 	add.w	r2, r7, #96	; 0x60
 80046c4:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80046c8:	6011      	str	r1, [r2, #0]
 80046ca:	f107 0260 	add.w	r2, r7, #96	; 0x60
 80046ce:	6812      	ldr	r2, [r2, #0]
 80046d0:	fa92 f1a2 	rbit	r1, r2
 80046d4:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 80046d8:	6011      	str	r1, [r2, #0]
  return result;
 80046da:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 80046de:	6812      	ldr	r2, [r2, #0]
 80046e0:	fab2 f282 	clz	r2, r2
 80046e4:	b2d2      	uxtb	r2, r2
 80046e6:	f042 0220 	orr.w	r2, r2, #32
 80046ea:	b2d2      	uxtb	r2, r2
 80046ec:	f002 021f 	and.w	r2, r2, #31
 80046f0:	2101      	movs	r1, #1
 80046f2:	fa01 f202 	lsl.w	r2, r1, r2
 80046f6:	4013      	ands	r3, r2
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d19e      	bne.n	800463a <HAL_RCC_OscConfig+0xad6>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80046fc:	482a      	ldr	r0, [pc, #168]	; (80047a8 <HAL_RCC_OscConfig+0xc44>)
 80046fe:	4b2a      	ldr	r3, [pc, #168]	; (80047a8 <HAL_RCC_OscConfig+0xc44>)
 8004700:	685b      	ldr	r3, [r3, #4]
 8004702:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8004706:	1d3b      	adds	r3, r7, #4
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800470c:	1d3b      	adds	r3, r7, #4
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	6a1b      	ldr	r3, [r3, #32]
 8004712:	430b      	orrs	r3, r1
 8004714:	4313      	orrs	r3, r2
 8004716:	6043      	str	r3, [r0, #4]
 8004718:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800471c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004720:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004722:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	fa93 f2a3 	rbit	r2, r3
 800472c:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8004730:	601a      	str	r2, [r3, #0]
  return result;
 8004732:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8004736:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004738:	fab3 f383 	clz	r3, r3
 800473c:	b2db      	uxtb	r3, r3
 800473e:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004742:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004746:	009b      	lsls	r3, r3, #2
 8004748:	461a      	mov	r2, r3
 800474a:	2301      	movs	r3, #1
 800474c:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800474e:	f7fe f847 	bl	80027e0 <HAL_GetTick>
 8004752:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004756:	e009      	b.n	800476c <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004758:	f7fe f842 	bl	80027e0 <HAL_GetTick>
 800475c:	4602      	mov	r2, r0
 800475e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004762:	1ad3      	subs	r3, r2, r3
 8004764:	2b02      	cmp	r3, #2
 8004766:	d901      	bls.n	800476c <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 8004768:	2303      	movs	r3, #3
 800476a:	e0fc      	b.n	8004966 <HAL_RCC_OscConfig+0xe02>
 800476c:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8004770:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004774:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004776:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	fa93 f2a3 	rbit	r2, r3
 8004780:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8004784:	601a      	str	r2, [r3, #0]
  return result;
 8004786:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800478a:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800478c:	fab3 f383 	clz	r3, r3
 8004790:	b2db      	uxtb	r3, r3
 8004792:	095b      	lsrs	r3, r3, #5
 8004794:	b2db      	uxtb	r3, r3
 8004796:	f043 0301 	orr.w	r3, r3, #1
 800479a:	b2db      	uxtb	r3, r3
 800479c:	2b01      	cmp	r3, #1
 800479e:	d105      	bne.n	80047ac <HAL_RCC_OscConfig+0xc48>
 80047a0:	4b01      	ldr	r3, [pc, #4]	; (80047a8 <HAL_RCC_OscConfig+0xc44>)
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	e01e      	b.n	80047e4 <HAL_RCC_OscConfig+0xc80>
 80047a6:	bf00      	nop
 80047a8:	40021000 	.word	0x40021000
 80047ac:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80047b0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80047b4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047b6:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	fa93 f2a3 	rbit	r2, r3
 80047c0:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80047c4:	601a      	str	r2, [r3, #0]
 80047c6:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80047ca:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80047ce:	601a      	str	r2, [r3, #0]
 80047d0:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	fa93 f2a3 	rbit	r2, r3
 80047da:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80047de:	601a      	str	r2, [r3, #0]
 80047e0:	4b63      	ldr	r3, [pc, #396]	; (8004970 <HAL_RCC_OscConfig+0xe0c>)
 80047e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047e4:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80047e8:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80047ec:	6011      	str	r1, [r2, #0]
 80047ee:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80047f2:	6812      	ldr	r2, [r2, #0]
 80047f4:	fa92 f1a2 	rbit	r1, r2
 80047f8:	f107 0234 	add.w	r2, r7, #52	; 0x34
 80047fc:	6011      	str	r1, [r2, #0]
  return result;
 80047fe:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8004802:	6812      	ldr	r2, [r2, #0]
 8004804:	fab2 f282 	clz	r2, r2
 8004808:	b2d2      	uxtb	r2, r2
 800480a:	f042 0220 	orr.w	r2, r2, #32
 800480e:	b2d2      	uxtb	r2, r2
 8004810:	f002 021f 	and.w	r2, r2, #31
 8004814:	2101      	movs	r1, #1
 8004816:	fa01 f202 	lsl.w	r2, r1, r2
 800481a:	4013      	ands	r3, r2
 800481c:	2b00      	cmp	r3, #0
 800481e:	d09b      	beq.n	8004758 <HAL_RCC_OscConfig+0xbf4>
 8004820:	e0a0      	b.n	8004964 <HAL_RCC_OscConfig+0xe00>
 8004822:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004826:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800482a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800482c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	fa93 f2a3 	rbit	r2, r3
 8004836:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800483a:	601a      	str	r2, [r3, #0]
  return result;
 800483c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8004840:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004842:	fab3 f383 	clz	r3, r3
 8004846:	b2db      	uxtb	r3, r3
 8004848:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800484c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004850:	009b      	lsls	r3, r3, #2
 8004852:	461a      	mov	r2, r3
 8004854:	2300      	movs	r3, #0
 8004856:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004858:	f7fd ffc2 	bl	80027e0 <HAL_GetTick>
 800485c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004860:	e009      	b.n	8004876 <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004862:	f7fd ffbd 	bl	80027e0 <HAL_GetTick>
 8004866:	4602      	mov	r2, r0
 8004868:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800486c:	1ad3      	subs	r3, r2, r3
 800486e:	2b02      	cmp	r3, #2
 8004870:	d901      	bls.n	8004876 <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 8004872:	2303      	movs	r3, #3
 8004874:	e077      	b.n	8004966 <HAL_RCC_OscConfig+0xe02>
 8004876:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800487a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800487e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004880:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	fa93 f2a3 	rbit	r2, r3
 800488a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800488e:	601a      	str	r2, [r3, #0]
  return result;
 8004890:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004894:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004896:	fab3 f383 	clz	r3, r3
 800489a:	b2db      	uxtb	r3, r3
 800489c:	095b      	lsrs	r3, r3, #5
 800489e:	b2db      	uxtb	r3, r3
 80048a0:	f043 0301 	orr.w	r3, r3, #1
 80048a4:	b2db      	uxtb	r3, r3
 80048a6:	2b01      	cmp	r3, #1
 80048a8:	d102      	bne.n	80048b0 <HAL_RCC_OscConfig+0xd4c>
 80048aa:	4b31      	ldr	r3, [pc, #196]	; (8004970 <HAL_RCC_OscConfig+0xe0c>)
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	e01b      	b.n	80048e8 <HAL_RCC_OscConfig+0xd84>
 80048b0:	f107 0320 	add.w	r3, r7, #32
 80048b4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80048b8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80048ba:	f107 0320 	add.w	r3, r7, #32
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	fa93 f2a3 	rbit	r2, r3
 80048c4:	f107 031c 	add.w	r3, r7, #28
 80048c8:	601a      	str	r2, [r3, #0]
 80048ca:	f107 0318 	add.w	r3, r7, #24
 80048ce:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80048d2:	601a      	str	r2, [r3, #0]
 80048d4:	f107 0318 	add.w	r3, r7, #24
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	fa93 f2a3 	rbit	r2, r3
 80048de:	f107 0314 	add.w	r3, r7, #20
 80048e2:	601a      	str	r2, [r3, #0]
 80048e4:	4b22      	ldr	r3, [pc, #136]	; (8004970 <HAL_RCC_OscConfig+0xe0c>)
 80048e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048e8:	f107 0210 	add.w	r2, r7, #16
 80048ec:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80048f0:	6011      	str	r1, [r2, #0]
 80048f2:	f107 0210 	add.w	r2, r7, #16
 80048f6:	6812      	ldr	r2, [r2, #0]
 80048f8:	fa92 f1a2 	rbit	r1, r2
 80048fc:	f107 020c 	add.w	r2, r7, #12
 8004900:	6011      	str	r1, [r2, #0]
  return result;
 8004902:	f107 020c 	add.w	r2, r7, #12
 8004906:	6812      	ldr	r2, [r2, #0]
 8004908:	fab2 f282 	clz	r2, r2
 800490c:	b2d2      	uxtb	r2, r2
 800490e:	f042 0220 	orr.w	r2, r2, #32
 8004912:	b2d2      	uxtb	r2, r2
 8004914:	f002 021f 	and.w	r2, r2, #31
 8004918:	2101      	movs	r1, #1
 800491a:	fa01 f202 	lsl.w	r2, r1, r2
 800491e:	4013      	ands	r3, r2
 8004920:	2b00      	cmp	r3, #0
 8004922:	d19e      	bne.n	8004862 <HAL_RCC_OscConfig+0xcfe>
 8004924:	e01e      	b.n	8004964 <HAL_RCC_OscConfig+0xe00>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004926:	1d3b      	adds	r3, r7, #4
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	69db      	ldr	r3, [r3, #28]
 800492c:	2b01      	cmp	r3, #1
 800492e:	d101      	bne.n	8004934 <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 8004930:	2301      	movs	r3, #1
 8004932:	e018      	b.n	8004966 <HAL_RCC_OscConfig+0xe02>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004934:	4b0e      	ldr	r3, [pc, #56]	; (8004970 <HAL_RCC_OscConfig+0xe0c>)
 8004936:	685b      	ldr	r3, [r3, #4]
 8004938:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800493c:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8004940:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8004944:	1d3b      	adds	r3, r7, #4
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	6a1b      	ldr	r3, [r3, #32]
 800494a:	429a      	cmp	r2, r3
 800494c:	d108      	bne.n	8004960 <HAL_RCC_OscConfig+0xdfc>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 800494e:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8004952:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8004956:	1d3b      	adds	r3, r7, #4
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800495c:	429a      	cmp	r2, r3
 800495e:	d001      	beq.n	8004964 <HAL_RCC_OscConfig+0xe00>
#endif
        {
          return HAL_ERROR;
 8004960:	2301      	movs	r3, #1
 8004962:	e000      	b.n	8004966 <HAL_RCC_OscConfig+0xe02>
        }
      }
    }
  }

  return HAL_OK;
 8004964:	2300      	movs	r3, #0
}
 8004966:	4618      	mov	r0, r3
 8004968:	f507 7700 	add.w	r7, r7, #512	; 0x200
 800496c:	46bd      	mov	sp, r7
 800496e:	bd80      	pop	{r7, pc}
 8004970:	40021000 	.word	0x40021000

08004974 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004974:	b580      	push	{r7, lr}
 8004976:	b09e      	sub	sp, #120	; 0x78
 8004978:	af00      	add	r7, sp, #0
 800497a:	6078      	str	r0, [r7, #4]
 800497c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800497e:	2300      	movs	r3, #0
 8004980:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	2b00      	cmp	r3, #0
 8004986:	d101      	bne.n	800498c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004988:	2301      	movs	r3, #1
 800498a:	e162      	b.n	8004c52 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800498c:	4b90      	ldr	r3, [pc, #576]	; (8004bd0 <HAL_RCC_ClockConfig+0x25c>)
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	f003 0207 	and.w	r2, r3, #7
 8004994:	683b      	ldr	r3, [r7, #0]
 8004996:	429a      	cmp	r2, r3
 8004998:	d210      	bcs.n	80049bc <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800499a:	498d      	ldr	r1, [pc, #564]	; (8004bd0 <HAL_RCC_ClockConfig+0x25c>)
 800499c:	4b8c      	ldr	r3, [pc, #560]	; (8004bd0 <HAL_RCC_ClockConfig+0x25c>)
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	f023 0207 	bic.w	r2, r3, #7
 80049a4:	683b      	ldr	r3, [r7, #0]
 80049a6:	4313      	orrs	r3, r2
 80049a8:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80049aa:	4b89      	ldr	r3, [pc, #548]	; (8004bd0 <HAL_RCC_ClockConfig+0x25c>)
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	f003 0207 	and.w	r2, r3, #7
 80049b2:	683b      	ldr	r3, [r7, #0]
 80049b4:	429a      	cmp	r2, r3
 80049b6:	d001      	beq.n	80049bc <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80049b8:	2301      	movs	r3, #1
 80049ba:	e14a      	b.n	8004c52 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	f003 0302 	and.w	r3, r3, #2
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	d008      	beq.n	80049da <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80049c8:	4982      	ldr	r1, [pc, #520]	; (8004bd4 <HAL_RCC_ClockConfig+0x260>)
 80049ca:	4b82      	ldr	r3, [pc, #520]	; (8004bd4 <HAL_RCC_ClockConfig+0x260>)
 80049cc:	685b      	ldr	r3, [r3, #4]
 80049ce:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	689b      	ldr	r3, [r3, #8]
 80049d6:	4313      	orrs	r3, r2
 80049d8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	f003 0301 	and.w	r3, r3, #1
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	f000 80dc 	beq.w	8004ba0 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	685b      	ldr	r3, [r3, #4]
 80049ec:	2b01      	cmp	r3, #1
 80049ee:	d13c      	bne.n	8004a6a <HAL_RCC_ClockConfig+0xf6>
 80049f0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80049f4:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80049f6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80049f8:	fa93 f3a3 	rbit	r3, r3
 80049fc:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 80049fe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a00:	fab3 f383 	clz	r3, r3
 8004a04:	b2db      	uxtb	r3, r3
 8004a06:	095b      	lsrs	r3, r3, #5
 8004a08:	b2db      	uxtb	r3, r3
 8004a0a:	f043 0301 	orr.w	r3, r3, #1
 8004a0e:	b2db      	uxtb	r3, r3
 8004a10:	2b01      	cmp	r3, #1
 8004a12:	d102      	bne.n	8004a1a <HAL_RCC_ClockConfig+0xa6>
 8004a14:	4b6f      	ldr	r3, [pc, #444]	; (8004bd4 <HAL_RCC_ClockConfig+0x260>)
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	e00f      	b.n	8004a3a <HAL_RCC_ClockConfig+0xc6>
 8004a1a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004a1e:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a20:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004a22:	fa93 f3a3 	rbit	r3, r3
 8004a26:	667b      	str	r3, [r7, #100]	; 0x64
 8004a28:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004a2c:	663b      	str	r3, [r7, #96]	; 0x60
 8004a2e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004a30:	fa93 f3a3 	rbit	r3, r3
 8004a34:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004a36:	4b67      	ldr	r3, [pc, #412]	; (8004bd4 <HAL_RCC_ClockConfig+0x260>)
 8004a38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a3a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004a3e:	65ba      	str	r2, [r7, #88]	; 0x58
 8004a40:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004a42:	fa92 f2a2 	rbit	r2, r2
 8004a46:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8004a48:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8004a4a:	fab2 f282 	clz	r2, r2
 8004a4e:	b2d2      	uxtb	r2, r2
 8004a50:	f042 0220 	orr.w	r2, r2, #32
 8004a54:	b2d2      	uxtb	r2, r2
 8004a56:	f002 021f 	and.w	r2, r2, #31
 8004a5a:	2101      	movs	r1, #1
 8004a5c:	fa01 f202 	lsl.w	r2, r1, r2
 8004a60:	4013      	ands	r3, r2
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d17b      	bne.n	8004b5e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8004a66:	2301      	movs	r3, #1
 8004a68:	e0f3      	b.n	8004c52 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	685b      	ldr	r3, [r3, #4]
 8004a6e:	2b02      	cmp	r3, #2
 8004a70:	d13c      	bne.n	8004aec <HAL_RCC_ClockConfig+0x178>
 8004a72:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004a76:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a78:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004a7a:	fa93 f3a3 	rbit	r3, r3
 8004a7e:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8004a80:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004a82:	fab3 f383 	clz	r3, r3
 8004a86:	b2db      	uxtb	r3, r3
 8004a88:	095b      	lsrs	r3, r3, #5
 8004a8a:	b2db      	uxtb	r3, r3
 8004a8c:	f043 0301 	orr.w	r3, r3, #1
 8004a90:	b2db      	uxtb	r3, r3
 8004a92:	2b01      	cmp	r3, #1
 8004a94:	d102      	bne.n	8004a9c <HAL_RCC_ClockConfig+0x128>
 8004a96:	4b4f      	ldr	r3, [pc, #316]	; (8004bd4 <HAL_RCC_ClockConfig+0x260>)
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	e00f      	b.n	8004abc <HAL_RCC_ClockConfig+0x148>
 8004a9c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004aa0:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004aa2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004aa4:	fa93 f3a3 	rbit	r3, r3
 8004aa8:	647b      	str	r3, [r7, #68]	; 0x44
 8004aaa:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004aae:	643b      	str	r3, [r7, #64]	; 0x40
 8004ab0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004ab2:	fa93 f3a3 	rbit	r3, r3
 8004ab6:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004ab8:	4b46      	ldr	r3, [pc, #280]	; (8004bd4 <HAL_RCC_ClockConfig+0x260>)
 8004aba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004abc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004ac0:	63ba      	str	r2, [r7, #56]	; 0x38
 8004ac2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004ac4:	fa92 f2a2 	rbit	r2, r2
 8004ac8:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8004aca:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004acc:	fab2 f282 	clz	r2, r2
 8004ad0:	b2d2      	uxtb	r2, r2
 8004ad2:	f042 0220 	orr.w	r2, r2, #32
 8004ad6:	b2d2      	uxtb	r2, r2
 8004ad8:	f002 021f 	and.w	r2, r2, #31
 8004adc:	2101      	movs	r1, #1
 8004ade:	fa01 f202 	lsl.w	r2, r1, r2
 8004ae2:	4013      	ands	r3, r2
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d13a      	bne.n	8004b5e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8004ae8:	2301      	movs	r3, #1
 8004aea:	e0b2      	b.n	8004c52 <HAL_RCC_ClockConfig+0x2de>
 8004aec:	2302      	movs	r3, #2
 8004aee:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004af0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004af2:	fa93 f3a3 	rbit	r3, r3
 8004af6:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8004af8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004afa:	fab3 f383 	clz	r3, r3
 8004afe:	b2db      	uxtb	r3, r3
 8004b00:	095b      	lsrs	r3, r3, #5
 8004b02:	b2db      	uxtb	r3, r3
 8004b04:	f043 0301 	orr.w	r3, r3, #1
 8004b08:	b2db      	uxtb	r3, r3
 8004b0a:	2b01      	cmp	r3, #1
 8004b0c:	d102      	bne.n	8004b14 <HAL_RCC_ClockConfig+0x1a0>
 8004b0e:	4b31      	ldr	r3, [pc, #196]	; (8004bd4 <HAL_RCC_ClockConfig+0x260>)
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	e00d      	b.n	8004b30 <HAL_RCC_ClockConfig+0x1bc>
 8004b14:	2302      	movs	r3, #2
 8004b16:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b1a:	fa93 f3a3 	rbit	r3, r3
 8004b1e:	627b      	str	r3, [r7, #36]	; 0x24
 8004b20:	2302      	movs	r3, #2
 8004b22:	623b      	str	r3, [r7, #32]
 8004b24:	6a3b      	ldr	r3, [r7, #32]
 8004b26:	fa93 f3a3 	rbit	r3, r3
 8004b2a:	61fb      	str	r3, [r7, #28]
 8004b2c:	4b29      	ldr	r3, [pc, #164]	; (8004bd4 <HAL_RCC_ClockConfig+0x260>)
 8004b2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b30:	2202      	movs	r2, #2
 8004b32:	61ba      	str	r2, [r7, #24]
 8004b34:	69ba      	ldr	r2, [r7, #24]
 8004b36:	fa92 f2a2 	rbit	r2, r2
 8004b3a:	617a      	str	r2, [r7, #20]
  return result;
 8004b3c:	697a      	ldr	r2, [r7, #20]
 8004b3e:	fab2 f282 	clz	r2, r2
 8004b42:	b2d2      	uxtb	r2, r2
 8004b44:	f042 0220 	orr.w	r2, r2, #32
 8004b48:	b2d2      	uxtb	r2, r2
 8004b4a:	f002 021f 	and.w	r2, r2, #31
 8004b4e:	2101      	movs	r1, #1
 8004b50:	fa01 f202 	lsl.w	r2, r1, r2
 8004b54:	4013      	ands	r3, r2
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d101      	bne.n	8004b5e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8004b5a:	2301      	movs	r3, #1
 8004b5c:	e079      	b.n	8004c52 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004b5e:	491d      	ldr	r1, [pc, #116]	; (8004bd4 <HAL_RCC_ClockConfig+0x260>)
 8004b60:	4b1c      	ldr	r3, [pc, #112]	; (8004bd4 <HAL_RCC_ClockConfig+0x260>)
 8004b62:	685b      	ldr	r3, [r3, #4]
 8004b64:	f023 0203 	bic.w	r2, r3, #3
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	685b      	ldr	r3, [r3, #4]
 8004b6c:	4313      	orrs	r3, r2
 8004b6e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004b70:	f7fd fe36 	bl	80027e0 <HAL_GetTick>
 8004b74:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b76:	e00a      	b.n	8004b8e <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004b78:	f7fd fe32 	bl	80027e0 <HAL_GetTick>
 8004b7c:	4602      	mov	r2, r0
 8004b7e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004b80:	1ad3      	subs	r3, r2, r3
 8004b82:	f241 3288 	movw	r2, #5000	; 0x1388
 8004b86:	4293      	cmp	r3, r2
 8004b88:	d901      	bls.n	8004b8e <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8004b8a:	2303      	movs	r3, #3
 8004b8c:	e061      	b.n	8004c52 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b8e:	4b11      	ldr	r3, [pc, #68]	; (8004bd4 <HAL_RCC_ClockConfig+0x260>)
 8004b90:	685b      	ldr	r3, [r3, #4]
 8004b92:	f003 020c 	and.w	r2, r3, #12
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	685b      	ldr	r3, [r3, #4]
 8004b9a:	009b      	lsls	r3, r3, #2
 8004b9c:	429a      	cmp	r2, r3
 8004b9e:	d1eb      	bne.n	8004b78 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004ba0:	4b0b      	ldr	r3, [pc, #44]	; (8004bd0 <HAL_RCC_ClockConfig+0x25c>)
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	f003 0207 	and.w	r2, r3, #7
 8004ba8:	683b      	ldr	r3, [r7, #0]
 8004baa:	429a      	cmp	r2, r3
 8004bac:	d914      	bls.n	8004bd8 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004bae:	4908      	ldr	r1, [pc, #32]	; (8004bd0 <HAL_RCC_ClockConfig+0x25c>)
 8004bb0:	4b07      	ldr	r3, [pc, #28]	; (8004bd0 <HAL_RCC_ClockConfig+0x25c>)
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	f023 0207 	bic.w	r2, r3, #7
 8004bb8:	683b      	ldr	r3, [r7, #0]
 8004bba:	4313      	orrs	r3, r2
 8004bbc:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004bbe:	4b04      	ldr	r3, [pc, #16]	; (8004bd0 <HAL_RCC_ClockConfig+0x25c>)
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	f003 0207 	and.w	r2, r3, #7
 8004bc6:	683b      	ldr	r3, [r7, #0]
 8004bc8:	429a      	cmp	r2, r3
 8004bca:	d005      	beq.n	8004bd8 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8004bcc:	2301      	movs	r3, #1
 8004bce:	e040      	b.n	8004c52 <HAL_RCC_ClockConfig+0x2de>
 8004bd0:	40022000 	.word	0x40022000
 8004bd4:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	f003 0304 	and.w	r3, r3, #4
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d008      	beq.n	8004bf6 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004be4:	491d      	ldr	r1, [pc, #116]	; (8004c5c <HAL_RCC_ClockConfig+0x2e8>)
 8004be6:	4b1d      	ldr	r3, [pc, #116]	; (8004c5c <HAL_RCC_ClockConfig+0x2e8>)
 8004be8:	685b      	ldr	r3, [r3, #4]
 8004bea:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	68db      	ldr	r3, [r3, #12]
 8004bf2:	4313      	orrs	r3, r2
 8004bf4:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	f003 0308 	and.w	r3, r3, #8
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d009      	beq.n	8004c16 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004c02:	4916      	ldr	r1, [pc, #88]	; (8004c5c <HAL_RCC_ClockConfig+0x2e8>)
 8004c04:	4b15      	ldr	r3, [pc, #84]	; (8004c5c <HAL_RCC_ClockConfig+0x2e8>)
 8004c06:	685b      	ldr	r3, [r3, #4]
 8004c08:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	691b      	ldr	r3, [r3, #16]
 8004c10:	00db      	lsls	r3, r3, #3
 8004c12:	4313      	orrs	r3, r2
 8004c14:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8004c16:	f000 f829 	bl	8004c6c <HAL_RCC_GetSysClockFreq>
 8004c1a:	4601      	mov	r1, r0
 8004c1c:	4b0f      	ldr	r3, [pc, #60]	; (8004c5c <HAL_RCC_ClockConfig+0x2e8>)
 8004c1e:	685b      	ldr	r3, [r3, #4]
 8004c20:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004c24:	22f0      	movs	r2, #240	; 0xf0
 8004c26:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c28:	693a      	ldr	r2, [r7, #16]
 8004c2a:	fa92 f2a2 	rbit	r2, r2
 8004c2e:	60fa      	str	r2, [r7, #12]
  return result;
 8004c30:	68fa      	ldr	r2, [r7, #12]
 8004c32:	fab2 f282 	clz	r2, r2
 8004c36:	b2d2      	uxtb	r2, r2
 8004c38:	40d3      	lsrs	r3, r2
 8004c3a:	4a09      	ldr	r2, [pc, #36]	; (8004c60 <HAL_RCC_ClockConfig+0x2ec>)
 8004c3c:	5cd3      	ldrb	r3, [r2, r3]
 8004c3e:	fa21 f303 	lsr.w	r3, r1, r3
 8004c42:	4a08      	ldr	r2, [pc, #32]	; (8004c64 <HAL_RCC_ClockConfig+0x2f0>)
 8004c44:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8004c46:	4b08      	ldr	r3, [pc, #32]	; (8004c68 <HAL_RCC_ClockConfig+0x2f4>)
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	4618      	mov	r0, r3
 8004c4c:	f7fd fd84 	bl	8002758 <HAL_InitTick>
  
  return HAL_OK;
 8004c50:	2300      	movs	r3, #0
}
 8004c52:	4618      	mov	r0, r3
 8004c54:	3778      	adds	r7, #120	; 0x78
 8004c56:	46bd      	mov	sp, r7
 8004c58:	bd80      	pop	{r7, pc}
 8004c5a:	bf00      	nop
 8004c5c:	40021000 	.word	0x40021000
 8004c60:	0800d8a8 	.word	0x0800d8a8
 8004c64:	20000000 	.word	0x20000000
 8004c68:	20000004 	.word	0x20000004

08004c6c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004c6c:	b480      	push	{r7}
 8004c6e:	b08b      	sub	sp, #44	; 0x2c
 8004c70:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004c72:	2300      	movs	r3, #0
 8004c74:	61fb      	str	r3, [r7, #28]
 8004c76:	2300      	movs	r3, #0
 8004c78:	61bb      	str	r3, [r7, #24]
 8004c7a:	2300      	movs	r3, #0
 8004c7c:	627b      	str	r3, [r7, #36]	; 0x24
 8004c7e:	2300      	movs	r3, #0
 8004c80:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8004c82:	2300      	movs	r3, #0
 8004c84:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8004c86:	4b29      	ldr	r3, [pc, #164]	; (8004d2c <HAL_RCC_GetSysClockFreq+0xc0>)
 8004c88:	685b      	ldr	r3, [r3, #4]
 8004c8a:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004c8c:	69fb      	ldr	r3, [r7, #28]
 8004c8e:	f003 030c 	and.w	r3, r3, #12
 8004c92:	2b04      	cmp	r3, #4
 8004c94:	d002      	beq.n	8004c9c <HAL_RCC_GetSysClockFreq+0x30>
 8004c96:	2b08      	cmp	r3, #8
 8004c98:	d003      	beq.n	8004ca2 <HAL_RCC_GetSysClockFreq+0x36>
 8004c9a:	e03c      	b.n	8004d16 <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004c9c:	4b24      	ldr	r3, [pc, #144]	; (8004d30 <HAL_RCC_GetSysClockFreq+0xc4>)
 8004c9e:	623b      	str	r3, [r7, #32]
      break;
 8004ca0:	e03c      	b.n	8004d1c <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8004ca2:	69fb      	ldr	r3, [r7, #28]
 8004ca4:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8004ca8:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8004cac:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004cae:	68ba      	ldr	r2, [r7, #8]
 8004cb0:	fa92 f2a2 	rbit	r2, r2
 8004cb4:	607a      	str	r2, [r7, #4]
  return result;
 8004cb6:	687a      	ldr	r2, [r7, #4]
 8004cb8:	fab2 f282 	clz	r2, r2
 8004cbc:	b2d2      	uxtb	r2, r2
 8004cbe:	40d3      	lsrs	r3, r2
 8004cc0:	4a1c      	ldr	r2, [pc, #112]	; (8004d34 <HAL_RCC_GetSysClockFreq+0xc8>)
 8004cc2:	5cd3      	ldrb	r3, [r2, r3]
 8004cc4:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8004cc6:	4b19      	ldr	r3, [pc, #100]	; (8004d2c <HAL_RCC_GetSysClockFreq+0xc0>)
 8004cc8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004cca:	f003 030f 	and.w	r3, r3, #15
 8004cce:	220f      	movs	r2, #15
 8004cd0:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004cd2:	693a      	ldr	r2, [r7, #16]
 8004cd4:	fa92 f2a2 	rbit	r2, r2
 8004cd8:	60fa      	str	r2, [r7, #12]
  return result;
 8004cda:	68fa      	ldr	r2, [r7, #12]
 8004cdc:	fab2 f282 	clz	r2, r2
 8004ce0:	b2d2      	uxtb	r2, r2
 8004ce2:	40d3      	lsrs	r3, r2
 8004ce4:	4a14      	ldr	r2, [pc, #80]	; (8004d38 <HAL_RCC_GetSysClockFreq+0xcc>)
 8004ce6:	5cd3      	ldrb	r3, [r2, r3]
 8004ce8:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8004cea:	69fb      	ldr	r3, [r7, #28]
 8004cec:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d008      	beq.n	8004d06 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8004cf4:	4a0e      	ldr	r2, [pc, #56]	; (8004d30 <HAL_RCC_GetSysClockFreq+0xc4>)
 8004cf6:	69bb      	ldr	r3, [r7, #24]
 8004cf8:	fbb2 f3f3 	udiv	r3, r2, r3
 8004cfc:	697a      	ldr	r2, [r7, #20]
 8004cfe:	fb02 f303 	mul.w	r3, r2, r3
 8004d02:	627b      	str	r3, [r7, #36]	; 0x24
 8004d04:	e004      	b.n	8004d10 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8004d06:	697b      	ldr	r3, [r7, #20]
 8004d08:	4a0c      	ldr	r2, [pc, #48]	; (8004d3c <HAL_RCC_GetSysClockFreq+0xd0>)
 8004d0a:	fb02 f303 	mul.w	r3, r2, r3
 8004d0e:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8004d10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d12:	623b      	str	r3, [r7, #32]
      break;
 8004d14:	e002      	b.n	8004d1c <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004d16:	4b06      	ldr	r3, [pc, #24]	; (8004d30 <HAL_RCC_GetSysClockFreq+0xc4>)
 8004d18:	623b      	str	r3, [r7, #32]
      break;
 8004d1a:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004d1c:	6a3b      	ldr	r3, [r7, #32]
}
 8004d1e:	4618      	mov	r0, r3
 8004d20:	372c      	adds	r7, #44	; 0x2c
 8004d22:	46bd      	mov	sp, r7
 8004d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d28:	4770      	bx	lr
 8004d2a:	bf00      	nop
 8004d2c:	40021000 	.word	0x40021000
 8004d30:	007a1200 	.word	0x007a1200
 8004d34:	0800d8c0 	.word	0x0800d8c0
 8004d38:	0800d8d0 	.word	0x0800d8d0
 8004d3c:	003d0900 	.word	0x003d0900

08004d40 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004d40:	b480      	push	{r7}
 8004d42:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004d44:	4b03      	ldr	r3, [pc, #12]	; (8004d54 <HAL_RCC_GetHCLKFreq+0x14>)
 8004d46:	681b      	ldr	r3, [r3, #0]
}
 8004d48:	4618      	mov	r0, r3
 8004d4a:	46bd      	mov	sp, r7
 8004d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d50:	4770      	bx	lr
 8004d52:	bf00      	nop
 8004d54:	20000000 	.word	0x20000000

08004d58 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004d58:	b580      	push	{r7, lr}
 8004d5a:	b082      	sub	sp, #8
 8004d5c:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8004d5e:	f7ff ffef 	bl	8004d40 <HAL_RCC_GetHCLKFreq>
 8004d62:	4601      	mov	r1, r0
 8004d64:	4b0b      	ldr	r3, [pc, #44]	; (8004d94 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8004d66:	685b      	ldr	r3, [r3, #4]
 8004d68:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004d6c:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8004d70:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d72:	687a      	ldr	r2, [r7, #4]
 8004d74:	fa92 f2a2 	rbit	r2, r2
 8004d78:	603a      	str	r2, [r7, #0]
  return result;
 8004d7a:	683a      	ldr	r2, [r7, #0]
 8004d7c:	fab2 f282 	clz	r2, r2
 8004d80:	b2d2      	uxtb	r2, r2
 8004d82:	40d3      	lsrs	r3, r2
 8004d84:	4a04      	ldr	r2, [pc, #16]	; (8004d98 <HAL_RCC_GetPCLK1Freq+0x40>)
 8004d86:	5cd3      	ldrb	r3, [r2, r3]
 8004d88:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8004d8c:	4618      	mov	r0, r3
 8004d8e:	3708      	adds	r7, #8
 8004d90:	46bd      	mov	sp, r7
 8004d92:	bd80      	pop	{r7, pc}
 8004d94:	40021000 	.word	0x40021000
 8004d98:	0800d8b8 	.word	0x0800d8b8

08004d9c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004d9c:	b580      	push	{r7, lr}
 8004d9e:	b082      	sub	sp, #8
 8004da0:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8004da2:	f7ff ffcd 	bl	8004d40 <HAL_RCC_GetHCLKFreq>
 8004da6:	4601      	mov	r1, r0
 8004da8:	4b0b      	ldr	r3, [pc, #44]	; (8004dd8 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8004daa:	685b      	ldr	r3, [r3, #4]
 8004dac:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8004db0:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8004db4:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004db6:	687a      	ldr	r2, [r7, #4]
 8004db8:	fa92 f2a2 	rbit	r2, r2
 8004dbc:	603a      	str	r2, [r7, #0]
  return result;
 8004dbe:	683a      	ldr	r2, [r7, #0]
 8004dc0:	fab2 f282 	clz	r2, r2
 8004dc4:	b2d2      	uxtb	r2, r2
 8004dc6:	40d3      	lsrs	r3, r2
 8004dc8:	4a04      	ldr	r2, [pc, #16]	; (8004ddc <HAL_RCC_GetPCLK2Freq+0x40>)
 8004dca:	5cd3      	ldrb	r3, [r2, r3]
 8004dcc:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8004dd0:	4618      	mov	r0, r3
 8004dd2:	3708      	adds	r7, #8
 8004dd4:	46bd      	mov	sp, r7
 8004dd6:	bd80      	pop	{r7, pc}
 8004dd8:	40021000 	.word	0x40021000
 8004ddc:	0800d8b8 	.word	0x0800d8b8

08004de0 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004de0:	b580      	push	{r7, lr}
 8004de2:	b092      	sub	sp, #72	; 0x48
 8004de4:	af00      	add	r7, sp, #0
 8004de6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004de8:	2300      	movs	r3, #0
 8004dea:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8004dec:	2300      	movs	r3, #0
 8004dee:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8004df0:	2300      	movs	r3, #0
 8004df2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	f000 80d4 	beq.w	8004fac <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004e04:	4b4e      	ldr	r3, [pc, #312]	; (8004f40 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004e06:	69db      	ldr	r3, [r3, #28]
 8004e08:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d10e      	bne.n	8004e2e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004e10:	4a4b      	ldr	r2, [pc, #300]	; (8004f40 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004e12:	4b4b      	ldr	r3, [pc, #300]	; (8004f40 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004e14:	69db      	ldr	r3, [r3, #28]
 8004e16:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004e1a:	61d3      	str	r3, [r2, #28]
 8004e1c:	4b48      	ldr	r3, [pc, #288]	; (8004f40 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004e1e:	69db      	ldr	r3, [r3, #28]
 8004e20:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004e24:	60bb      	str	r3, [r7, #8]
 8004e26:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004e28:	2301      	movs	r3, #1
 8004e2a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004e2e:	4b45      	ldr	r3, [pc, #276]	; (8004f44 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d118      	bne.n	8004e6c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004e3a:	4a42      	ldr	r2, [pc, #264]	; (8004f44 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004e3c:	4b41      	ldr	r3, [pc, #260]	; (8004f44 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004e44:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004e46:	f7fd fccb 	bl	80027e0 <HAL_GetTick>
 8004e4a:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004e4c:	e008      	b.n	8004e60 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004e4e:	f7fd fcc7 	bl	80027e0 <HAL_GetTick>
 8004e52:	4602      	mov	r2, r0
 8004e54:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004e56:	1ad3      	subs	r3, r2, r3
 8004e58:	2b64      	cmp	r3, #100	; 0x64
 8004e5a:	d901      	bls.n	8004e60 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8004e5c:	2303      	movs	r3, #3
 8004e5e:	e169      	b.n	8005134 <HAL_RCCEx_PeriphCLKConfig+0x354>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004e60:	4b38      	ldr	r3, [pc, #224]	; (8004f44 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d0f0      	beq.n	8004e4e <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004e6c:	4b34      	ldr	r3, [pc, #208]	; (8004f40 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004e6e:	6a1b      	ldr	r3, [r3, #32]
 8004e70:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004e74:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004e76:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	f000 8084 	beq.w	8004f86 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	685b      	ldr	r3, [r3, #4]
 8004e82:	f403 7240 	and.w	r2, r3, #768	; 0x300
 8004e86:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004e88:	429a      	cmp	r2, r3
 8004e8a:	d07c      	beq.n	8004f86 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004e8c:	4b2c      	ldr	r3, [pc, #176]	; (8004f40 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004e8e:	6a1b      	ldr	r3, [r3, #32]
 8004e90:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004e94:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004e96:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004e9a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e9e:	fa93 f3a3 	rbit	r3, r3
 8004ea2:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8004ea4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004ea6:	fab3 f383 	clz	r3, r3
 8004eaa:	b2db      	uxtb	r3, r3
 8004eac:	461a      	mov	r2, r3
 8004eae:	4b26      	ldr	r3, [pc, #152]	; (8004f48 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004eb0:	4413      	add	r3, r2
 8004eb2:	009b      	lsls	r3, r3, #2
 8004eb4:	461a      	mov	r2, r3
 8004eb6:	2301      	movs	r3, #1
 8004eb8:	6013      	str	r3, [r2, #0]
 8004eba:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004ebe:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ec0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ec2:	fa93 f3a3 	rbit	r3, r3
 8004ec6:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8004ec8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004eca:	fab3 f383 	clz	r3, r3
 8004ece:	b2db      	uxtb	r3, r3
 8004ed0:	461a      	mov	r2, r3
 8004ed2:	4b1d      	ldr	r3, [pc, #116]	; (8004f48 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004ed4:	4413      	add	r3, r2
 8004ed6:	009b      	lsls	r3, r3, #2
 8004ed8:	461a      	mov	r2, r3
 8004eda:	2300      	movs	r3, #0
 8004edc:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004ede:	4a18      	ldr	r2, [pc, #96]	; (8004f40 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004ee0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004ee2:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004ee4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004ee6:	f003 0301 	and.w	r3, r3, #1
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d04b      	beq.n	8004f86 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004eee:	f7fd fc77 	bl	80027e0 <HAL_GetTick>
 8004ef2:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ef4:	e00a      	b.n	8004f0c <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004ef6:	f7fd fc73 	bl	80027e0 <HAL_GetTick>
 8004efa:	4602      	mov	r2, r0
 8004efc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004efe:	1ad3      	subs	r3, r2, r3
 8004f00:	f241 3288 	movw	r2, #5000	; 0x1388
 8004f04:	4293      	cmp	r3, r2
 8004f06:	d901      	bls.n	8004f0c <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8004f08:	2303      	movs	r3, #3
 8004f0a:	e113      	b.n	8005134 <HAL_RCCEx_PeriphCLKConfig+0x354>
 8004f0c:	2302      	movs	r3, #2
 8004f0e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f12:	fa93 f3a3 	rbit	r3, r3
 8004f16:	627b      	str	r3, [r7, #36]	; 0x24
 8004f18:	2302      	movs	r3, #2
 8004f1a:	623b      	str	r3, [r7, #32]
 8004f1c:	6a3b      	ldr	r3, [r7, #32]
 8004f1e:	fa93 f3a3 	rbit	r3, r3
 8004f22:	61fb      	str	r3, [r7, #28]
  return result;
 8004f24:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004f26:	fab3 f383 	clz	r3, r3
 8004f2a:	b2db      	uxtb	r3, r3
 8004f2c:	095b      	lsrs	r3, r3, #5
 8004f2e:	b2db      	uxtb	r3, r3
 8004f30:	f043 0302 	orr.w	r3, r3, #2
 8004f34:	b2db      	uxtb	r3, r3
 8004f36:	2b02      	cmp	r3, #2
 8004f38:	d108      	bne.n	8004f4c <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8004f3a:	4b01      	ldr	r3, [pc, #4]	; (8004f40 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004f3c:	6a1b      	ldr	r3, [r3, #32]
 8004f3e:	e00d      	b.n	8004f5c <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8004f40:	40021000 	.word	0x40021000
 8004f44:	40007000 	.word	0x40007000
 8004f48:	10908100 	.word	0x10908100
 8004f4c:	2302      	movs	r3, #2
 8004f4e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f50:	69bb      	ldr	r3, [r7, #24]
 8004f52:	fa93 f3a3 	rbit	r3, r3
 8004f56:	617b      	str	r3, [r7, #20]
 8004f58:	4b78      	ldr	r3, [pc, #480]	; (800513c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004f5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f5c:	2202      	movs	r2, #2
 8004f5e:	613a      	str	r2, [r7, #16]
 8004f60:	693a      	ldr	r2, [r7, #16]
 8004f62:	fa92 f2a2 	rbit	r2, r2
 8004f66:	60fa      	str	r2, [r7, #12]
  return result;
 8004f68:	68fa      	ldr	r2, [r7, #12]
 8004f6a:	fab2 f282 	clz	r2, r2
 8004f6e:	b2d2      	uxtb	r2, r2
 8004f70:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004f74:	b2d2      	uxtb	r2, r2
 8004f76:	f002 021f 	and.w	r2, r2, #31
 8004f7a:	2101      	movs	r1, #1
 8004f7c:	fa01 f202 	lsl.w	r2, r1, r2
 8004f80:	4013      	ands	r3, r2
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d0b7      	beq.n	8004ef6 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8004f86:	496d      	ldr	r1, [pc, #436]	; (800513c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004f88:	4b6c      	ldr	r3, [pc, #432]	; (800513c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004f8a:	6a1b      	ldr	r3, [r3, #32]
 8004f8c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	685b      	ldr	r3, [r3, #4]
 8004f94:	4313      	orrs	r3, r2
 8004f96:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004f98:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8004f9c:	2b01      	cmp	r3, #1
 8004f9e:	d105      	bne.n	8004fac <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004fa0:	4a66      	ldr	r2, [pc, #408]	; (800513c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004fa2:	4b66      	ldr	r3, [pc, #408]	; (800513c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004fa4:	69db      	ldr	r3, [r3, #28]
 8004fa6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004faa:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	f003 0301 	and.w	r3, r3, #1
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d008      	beq.n	8004fca <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004fb8:	4960      	ldr	r1, [pc, #384]	; (800513c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004fba:	4b60      	ldr	r3, [pc, #384]	; (800513c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004fbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fbe:	f023 0203 	bic.w	r2, r3, #3
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	689b      	ldr	r3, [r3, #8]
 8004fc6:	4313      	orrs	r3, r2
 8004fc8:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	f003 0302 	and.w	r3, r3, #2
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d008      	beq.n	8004fe8 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004fd6:	4959      	ldr	r1, [pc, #356]	; (800513c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004fd8:	4b58      	ldr	r3, [pc, #352]	; (800513c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004fda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fdc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	68db      	ldr	r3, [r3, #12]
 8004fe4:	4313      	orrs	r3, r2
 8004fe6:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	f003 0304 	and.w	r3, r3, #4
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d008      	beq.n	8005006 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004ff4:	4951      	ldr	r1, [pc, #324]	; (800513c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004ff6:	4b51      	ldr	r3, [pc, #324]	; (800513c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004ff8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ffa:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	691b      	ldr	r3, [r3, #16]
 8005002:	4313      	orrs	r3, r2
 8005004:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	f003 0320 	and.w	r3, r3, #32
 800500e:	2b00      	cmp	r3, #0
 8005010:	d008      	beq.n	8005024 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005012:	494a      	ldr	r1, [pc, #296]	; (800513c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005014:	4b49      	ldr	r3, [pc, #292]	; (800513c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005016:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005018:	f023 0210 	bic.w	r2, r3, #16
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	69db      	ldr	r3, [r3, #28]
 8005020:	4313      	orrs	r3, r2
 8005022:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800502c:	2b00      	cmp	r3, #0
 800502e:	d008      	beq.n	8005042 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8005030:	4942      	ldr	r1, [pc, #264]	; (800513c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005032:	4b42      	ldr	r3, [pc, #264]	; (800513c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005034:	685b      	ldr	r3, [r3, #4]
 8005036:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800503e:	4313      	orrs	r3, r2
 8005040:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800504a:	2b00      	cmp	r3, #0
 800504c:	d008      	beq.n	8005060 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800504e:	493b      	ldr	r1, [pc, #236]	; (800513c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005050:	4b3a      	ldr	r3, [pc, #232]	; (800513c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005052:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005054:	f023 0220 	bic.w	r2, r3, #32
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	6a1b      	ldr	r3, [r3, #32]
 800505c:	4313      	orrs	r3, r2
 800505e:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	f003 0308 	and.w	r3, r3, #8
 8005068:	2b00      	cmp	r3, #0
 800506a:	d008      	beq.n	800507e <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800506c:	4933      	ldr	r1, [pc, #204]	; (800513c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800506e:	4b33      	ldr	r3, [pc, #204]	; (800513c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005070:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005072:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	695b      	ldr	r3, [r3, #20]
 800507a:	4313      	orrs	r3, r2
 800507c:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	f003 0310 	and.w	r3, r3, #16
 8005086:	2b00      	cmp	r3, #0
 8005088:	d008      	beq.n	800509c <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800508a:	492c      	ldr	r1, [pc, #176]	; (800513c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800508c:	4b2b      	ldr	r3, [pc, #172]	; (800513c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800508e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005090:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	699b      	ldr	r3, [r3, #24]
 8005098:	4313      	orrs	r3, r2
 800509a:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d008      	beq.n	80050ba <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80050a8:	4924      	ldr	r1, [pc, #144]	; (800513c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80050aa:	4b24      	ldr	r3, [pc, #144]	; (800513c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80050ac:	685b      	ldr	r3, [r3, #4]
 80050ae:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050b6:	4313      	orrs	r3, r2
 80050b8:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d008      	beq.n	80050d8 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80050c6:	491d      	ldr	r1, [pc, #116]	; (800513c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80050c8:	4b1c      	ldr	r3, [pc, #112]	; (800513c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80050ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050cc:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050d4:	4313      	orrs	r3, r2
 80050d6:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d008      	beq.n	80050f6 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 80050e4:	4915      	ldr	r1, [pc, #84]	; (800513c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80050e6:	4b15      	ldr	r3, [pc, #84]	; (800513c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80050e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050ea:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80050f2:	4313      	orrs	r3, r2
 80050f4:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d008      	beq.n	8005114 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8005102:	490e      	ldr	r1, [pc, #56]	; (800513c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005104:	4b0d      	ldr	r3, [pc, #52]	; (800513c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005106:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005108:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005110:	4313      	orrs	r3, r2
 8005112:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800511c:	2b00      	cmp	r3, #0
 800511e:	d008      	beq.n	8005132 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8005120:	4906      	ldr	r1, [pc, #24]	; (800513c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005122:	4b06      	ldr	r3, [pc, #24]	; (800513c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005124:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005126:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800512e:	4313      	orrs	r3, r2
 8005130:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8005132:	2300      	movs	r3, #0
}
 8005134:	4618      	mov	r0, r3
 8005136:	3748      	adds	r7, #72	; 0x48
 8005138:	46bd      	mov	sp, r7
 800513a:	bd80      	pop	{r7, pc}
 800513c:	40021000 	.word	0x40021000

08005140 <HAL_RTC_Init>:
  *         in the RTC_InitTypeDef structure and initialize the associated handle.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8005140:	b580      	push	{r7, lr}
 8005142:	b082      	sub	sp, #8
 8005144:	af00      	add	r7, sp, #0
 8005146:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if (hrtc == NULL)
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	2b00      	cmp	r3, #0
 800514c:	d101      	bne.n	8005152 <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 800514e:	2301      	movs	r3, #1
 8005150:	e083      	b.n	800525a <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	7f5b      	ldrb	r3, [r3, #29]
 8005156:	b2db      	uxtb	r3, r3
 8005158:	2b00      	cmp	r3, #0
 800515a:	d105      	bne.n	8005168 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	2200      	movs	r2, #0
 8005160:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8005162:	6878      	ldr	r0, [r7, #4]
 8005164:	f7fd f916 	bl	8002394 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	2202      	movs	r2, #2
 800516c:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	22ca      	movs	r2, #202	; 0xca
 8005174:	625a      	str	r2, [r3, #36]	; 0x24
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	2253      	movs	r2, #83	; 0x53
 800517c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 800517e:	6878      	ldr	r0, [r7, #4]
 8005180:	f000 faa8 	bl	80056d4 <RTC_EnterInitMode>
 8005184:	4603      	mov	r3, r0
 8005186:	2b00      	cmp	r3, #0
 8005188:	d008      	beq.n	800519c <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	22ff      	movs	r2, #255	; 0xff
 8005190:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	2204      	movs	r2, #4
 8005196:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 8005198:	2301      	movs	r3, #1
 800519a:	e05e      	b.n	800525a <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681a      	ldr	r2, [r3, #0]
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	689b      	ldr	r3, [r3, #8]
 80051a6:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80051aa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80051ae:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	687a      	ldr	r2, [r7, #4]
 80051b6:	6812      	ldr	r2, [r2, #0]
 80051b8:	6891      	ldr	r1, [r2, #8]
 80051ba:	687a      	ldr	r2, [r7, #4]
 80051bc:	6850      	ldr	r0, [r2, #4]
 80051be:	687a      	ldr	r2, [r7, #4]
 80051c0:	6912      	ldr	r2, [r2, #16]
 80051c2:	4310      	orrs	r0, r2
 80051c4:	687a      	ldr	r2, [r7, #4]
 80051c6:	6952      	ldr	r2, [r2, #20]
 80051c8:	4302      	orrs	r2, r0
 80051ca:	430a      	orrs	r2, r1
 80051cc:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	687a      	ldr	r2, [r7, #4]
 80051d4:	68d2      	ldr	r2, [r2, #12]
 80051d6:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	687a      	ldr	r2, [r7, #4]
 80051de:	6812      	ldr	r2, [r2, #0]
 80051e0:	6911      	ldr	r1, [r2, #16]
 80051e2:	687a      	ldr	r2, [r7, #4]
 80051e4:	6892      	ldr	r2, [r2, #8]
 80051e6:	0412      	lsls	r2, r2, #16
 80051e8:	430a      	orrs	r2, r1
 80051ea:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	687a      	ldr	r2, [r7, #4]
 80051f2:	6812      	ldr	r2, [r2, #0]
 80051f4:	68d2      	ldr	r2, [r2, #12]
 80051f6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80051fa:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	689b      	ldr	r3, [r3, #8]
 8005202:	f003 0320 	and.w	r3, r3, #32
 8005206:	2b00      	cmp	r3, #0
 8005208:	d10e      	bne.n	8005228 <HAL_RTC_Init+0xe8>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800520a:	6878      	ldr	r0, [r7, #4]
 800520c:	f000 fa3a 	bl	8005684 <HAL_RTC_WaitForSynchro>
 8005210:	4603      	mov	r3, r0
 8005212:	2b00      	cmp	r3, #0
 8005214:	d008      	beq.n	8005228 <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	22ff      	movs	r2, #255	; 0xff
 800521c:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	2204      	movs	r2, #4
 8005222:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 8005224:	2301      	movs	r3, #1
 8005226:	e018      	b.n	800525a <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	687a      	ldr	r2, [r7, #4]
 800522e:	6812      	ldr	r2, [r2, #0]
 8005230:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8005232:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005236:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	687a      	ldr	r2, [r7, #4]
 800523e:	6812      	ldr	r2, [r2, #0]
 8005240:	6c11      	ldr	r1, [r2, #64]	; 0x40
 8005242:	687a      	ldr	r2, [r7, #4]
 8005244:	6992      	ldr	r2, [r2, #24]
 8005246:	430a      	orrs	r2, r1
 8005248:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	22ff      	movs	r2, #255	; 0xff
 8005250:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	2201      	movs	r2, #1
 8005256:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 8005258:	2300      	movs	r3, #0
  }
}
 800525a:	4618      	mov	r0, r3
 800525c:	3708      	adds	r7, #8
 800525e:	46bd      	mov	sp, r7
 8005260:	bd80      	pop	{r7, pc}

08005262 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8005262:	b590      	push	{r4, r7, lr}
 8005264:	b087      	sub	sp, #28
 8005266:	af00      	add	r7, sp, #0
 8005268:	60f8      	str	r0, [r7, #12]
 800526a:	60b9      	str	r1, [r7, #8]
 800526c:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800526e:	2300      	movs	r3, #0
 8005270:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	7f1b      	ldrb	r3, [r3, #28]
 8005276:	2b01      	cmp	r3, #1
 8005278:	d101      	bne.n	800527e <HAL_RTC_SetTime+0x1c>
 800527a:	2302      	movs	r3, #2
 800527c:	e0aa      	b.n	80053d4 <HAL_RTC_SetTime+0x172>
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	2201      	movs	r2, #1
 8005282:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	2202      	movs	r2, #2
 8005288:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	2b00      	cmp	r3, #0
 800528e:	d126      	bne.n	80052de <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	689b      	ldr	r3, [r3, #8]
 8005296:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800529a:	2b00      	cmp	r3, #0
 800529c:	d102      	bne.n	80052a4 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800529e:	68bb      	ldr	r3, [r7, #8]
 80052a0:	2200      	movs	r2, #0
 80052a2:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 80052a4:	68bb      	ldr	r3, [r7, #8]
 80052a6:	781b      	ldrb	r3, [r3, #0]
 80052a8:	4618      	mov	r0, r3
 80052aa:	f000 fa3f 	bl	800572c <RTC_ByteToBcd2>
 80052ae:	4603      	mov	r3, r0
 80052b0:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 80052b2:	68bb      	ldr	r3, [r7, #8]
 80052b4:	785b      	ldrb	r3, [r3, #1]
 80052b6:	4618      	mov	r0, r3
 80052b8:	f000 fa38 	bl	800572c <RTC_ByteToBcd2>
 80052bc:	4603      	mov	r3, r0
 80052be:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 80052c0:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 80052c2:	68bb      	ldr	r3, [r7, #8]
 80052c4:	789b      	ldrb	r3, [r3, #2]
 80052c6:	4618      	mov	r0, r3
 80052c8:	f000 fa30 	bl	800572c <RTC_ByteToBcd2>
 80052cc:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 80052ce:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 80052d2:	68bb      	ldr	r3, [r7, #8]
 80052d4:	78db      	ldrb	r3, [r3, #3]
 80052d6:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 80052d8:	4313      	orrs	r3, r2
 80052da:	617b      	str	r3, [r7, #20]
 80052dc:	e018      	b.n	8005310 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	689b      	ldr	r3, [r3, #8]
 80052e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d102      	bne.n	80052f2 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80052ec:	68bb      	ldr	r3, [r7, #8]
 80052ee:	2200      	movs	r2, #0
 80052f0:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 80052f2:	68bb      	ldr	r3, [r7, #8]
 80052f4:	781b      	ldrb	r3, [r3, #0]
 80052f6:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 80052f8:	68bb      	ldr	r3, [r7, #8]
 80052fa:	785b      	ldrb	r3, [r3, #1]
 80052fc:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 80052fe:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 8005300:	68ba      	ldr	r2, [r7, #8]
 8005302:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8005304:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 8005306:	68bb      	ldr	r3, [r7, #8]
 8005308:	78db      	ldrb	r3, [r3, #3]
 800530a:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800530c:	4313      	orrs	r3, r2
 800530e:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	22ca      	movs	r2, #202	; 0xca
 8005316:	625a      	str	r2, [r3, #36]	; 0x24
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	2253      	movs	r2, #83	; 0x53
 800531e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8005320:	68f8      	ldr	r0, [r7, #12]
 8005322:	f000 f9d7 	bl	80056d4 <RTC_EnterInitMode>
 8005326:	4603      	mov	r3, r0
 8005328:	2b00      	cmp	r3, #0
 800532a:	d00b      	beq.n	8005344 <HAL_RTC_SetTime+0xe2>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	22ff      	movs	r2, #255	; 0xff
 8005332:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	2204      	movs	r2, #4
 8005338:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	2200      	movs	r2, #0
 800533e:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 8005340:	2301      	movs	r3, #1
 8005342:	e047      	b.n	80053d4 <HAL_RTC_SetTime+0x172>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	681a      	ldr	r2, [r3, #0]
 8005348:	697b      	ldr	r3, [r7, #20]
 800534a:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800534e:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8005352:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BCK);
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	68fa      	ldr	r2, [r7, #12]
 800535a:	6812      	ldr	r2, [r2, #0]
 800535c:	6892      	ldr	r2, [r2, #8]
 800535e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005362:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	68fa      	ldr	r2, [r7, #12]
 800536a:	6812      	ldr	r2, [r2, #0]
 800536c:	6891      	ldr	r1, [r2, #8]
 800536e:	68ba      	ldr	r2, [r7, #8]
 8005370:	68d0      	ldr	r0, [r2, #12]
 8005372:	68ba      	ldr	r2, [r7, #8]
 8005374:	6912      	ldr	r2, [r2, #16]
 8005376:	4302      	orrs	r2, r0
 8005378:	430a      	orrs	r2, r1
 800537a:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	68fa      	ldr	r2, [r7, #12]
 8005382:	6812      	ldr	r2, [r2, #0]
 8005384:	68d2      	ldr	r2, [r2, #12]
 8005386:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800538a:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0U, wait for synchro else this check is not needed */
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	689b      	ldr	r3, [r3, #8]
 8005392:	f003 0320 	and.w	r3, r3, #32
 8005396:	2b00      	cmp	r3, #0
 8005398:	d111      	bne.n	80053be <HAL_RTC_SetTime+0x15c>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800539a:	68f8      	ldr	r0, [r7, #12]
 800539c:	f000 f972 	bl	8005684 <HAL_RTC_WaitForSynchro>
 80053a0:	4603      	mov	r3, r0
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d00b      	beq.n	80053be <HAL_RTC_SetTime+0x15c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	22ff      	movs	r2, #255	; 0xff
 80053ac:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	2204      	movs	r2, #4
 80053b2:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	2200      	movs	r2, #0
 80053b8:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 80053ba:	2301      	movs	r3, #1
 80053bc:	e00a      	b.n	80053d4 <HAL_RTC_SetTime+0x172>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	22ff      	movs	r2, #255	; 0xff
 80053c4:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY;
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	2201      	movs	r2, #1
 80053ca:	775a      	strb	r2, [r3, #29]

    __HAL_UNLOCK(hrtc);
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	2200      	movs	r2, #0
 80053d0:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 80053d2:	2300      	movs	r3, #0
  }
}
 80053d4:	4618      	mov	r0, r3
 80053d6:	371c      	adds	r7, #28
 80053d8:	46bd      	mov	sp, r7
 80053da:	bd90      	pop	{r4, r7, pc}

080053dc <HAL_RTC_GetTime>:
  * @note   Call HAL_RTC_GetDate() after HAL_RTC_GetTime() to unlock the values
  *         in the higher-order calendar shadow registers.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80053dc:	b580      	push	{r7, lr}
 80053de:	b086      	sub	sp, #24
 80053e0:	af00      	add	r7, sp, #0
 80053e2:	60f8      	str	r0, [r7, #12]
 80053e4:	60b9      	str	r1, [r7, #8]
 80053e6:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 80053e8:	2300      	movs	r3, #0
 80053ea:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80053f2:	68bb      	ldr	r3, [r7, #8]
 80053f4:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	691b      	ldr	r3, [r3, #16]
 80053fc:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8005400:	68bb      	ldr	r3, [r7, #8]
 8005402:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800540e:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8005412:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 8005414:	697b      	ldr	r3, [r7, #20]
 8005416:	0c1b      	lsrs	r3, r3, #16
 8005418:	b2db      	uxtb	r3, r3
 800541a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800541e:	b2da      	uxtb	r2, r3
 8005420:	68bb      	ldr	r3, [r7, #8]
 8005422:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> 8U);
 8005424:	697b      	ldr	r3, [r7, #20]
 8005426:	0a1b      	lsrs	r3, r3, #8
 8005428:	b2db      	uxtb	r3, r3
 800542a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800542e:	b2da      	uxtb	r2, r3
 8005430:	68bb      	ldr	r3, [r7, #8]
 8005432:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 8005434:	697b      	ldr	r3, [r7, #20]
 8005436:	b2db      	uxtb	r3, r3
 8005438:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800543c:	b2da      	uxtb	r2, r3
 800543e:	68bb      	ldr	r3, [r7, #8]
 8005440:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U);
 8005442:	697b      	ldr	r3, [r7, #20]
 8005444:	0c1b      	lsrs	r3, r3, #16
 8005446:	b2db      	uxtb	r3, r3
 8005448:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800544c:	b2da      	uxtb	r2, r3
 800544e:	68bb      	ldr	r3, [r7, #8]
 8005450:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	2b00      	cmp	r3, #0
 8005456:	d11a      	bne.n	800548e <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8005458:	68bb      	ldr	r3, [r7, #8]
 800545a:	781b      	ldrb	r3, [r3, #0]
 800545c:	4618      	mov	r0, r3
 800545e:	f000 f983 	bl	8005768 <RTC_Bcd2ToByte>
 8005462:	4603      	mov	r3, r0
 8005464:	461a      	mov	r2, r3
 8005466:	68bb      	ldr	r3, [r7, #8]
 8005468:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 800546a:	68bb      	ldr	r3, [r7, #8]
 800546c:	785b      	ldrb	r3, [r3, #1]
 800546e:	4618      	mov	r0, r3
 8005470:	f000 f97a 	bl	8005768 <RTC_Bcd2ToByte>
 8005474:	4603      	mov	r3, r0
 8005476:	461a      	mov	r2, r3
 8005478:	68bb      	ldr	r3, [r7, #8]
 800547a:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 800547c:	68bb      	ldr	r3, [r7, #8]
 800547e:	789b      	ldrb	r3, [r3, #2]
 8005480:	4618      	mov	r0, r3
 8005482:	f000 f971 	bl	8005768 <RTC_Bcd2ToByte>
 8005486:	4603      	mov	r3, r0
 8005488:	461a      	mov	r2, r3
 800548a:	68bb      	ldr	r3, [r7, #8]
 800548c:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 800548e:	2300      	movs	r3, #0
}
 8005490:	4618      	mov	r0, r3
 8005492:	3718      	adds	r7, #24
 8005494:	46bd      	mov	sp, r7
 8005496:	bd80      	pop	{r7, pc}

08005498 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8005498:	b590      	push	{r4, r7, lr}
 800549a:	b087      	sub	sp, #28
 800549c:	af00      	add	r7, sp, #0
 800549e:	60f8      	str	r0, [r7, #12]
 80054a0:	60b9      	str	r1, [r7, #8]
 80054a2:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80054a4:	2300      	movs	r3, #0
 80054a6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	7f1b      	ldrb	r3, [r3, #28]
 80054ac:	2b01      	cmp	r3, #1
 80054ae:	d101      	bne.n	80054b4 <HAL_RTC_SetDate+0x1c>
 80054b0:	2302      	movs	r3, #2
 80054b2:	e094      	b.n	80055de <HAL_RTC_SetDate+0x146>
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	2201      	movs	r2, #1
 80054b8:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	2202      	movs	r2, #2
 80054be:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d10e      	bne.n	80054e4 <HAL_RTC_SetDate+0x4c>
 80054c6:	68bb      	ldr	r3, [r7, #8]
 80054c8:	785b      	ldrb	r3, [r3, #1]
 80054ca:	f003 0310 	and.w	r3, r3, #16
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d008      	beq.n	80054e4 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 80054d2:	68bb      	ldr	r3, [r7, #8]
 80054d4:	785b      	ldrb	r3, [r3, #1]
 80054d6:	f023 0310 	bic.w	r3, r3, #16
 80054da:	b2db      	uxtb	r3, r3
 80054dc:	330a      	adds	r3, #10
 80054de:	b2da      	uxtb	r2, r3
 80054e0:	68bb      	ldr	r3, [r7, #8]
 80054e2:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d11c      	bne.n	8005524 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 80054ea:	68bb      	ldr	r3, [r7, #8]
 80054ec:	78db      	ldrb	r3, [r3, #3]
 80054ee:	4618      	mov	r0, r3
 80054f0:	f000 f91c 	bl	800572c <RTC_ByteToBcd2>
 80054f4:	4603      	mov	r3, r0
 80054f6:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 80054f8:	68bb      	ldr	r3, [r7, #8]
 80054fa:	785b      	ldrb	r3, [r3, #1]
 80054fc:	4618      	mov	r0, r3
 80054fe:	f000 f915 	bl	800572c <RTC_ByteToBcd2>
 8005502:	4603      	mov	r3, r0
 8005504:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8005506:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 8005508:	68bb      	ldr	r3, [r7, #8]
 800550a:	789b      	ldrb	r3, [r3, #2]
 800550c:	4618      	mov	r0, r3
 800550e:	f000 f90d 	bl	800572c <RTC_ByteToBcd2>
 8005512:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8005514:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay << 13U));
 8005518:	68bb      	ldr	r3, [r7, #8]
 800551a:	781b      	ldrb	r3, [r3, #0]
 800551c:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800551e:	4313      	orrs	r3, r2
 8005520:	617b      	str	r3, [r7, #20]
 8005522:	e00e      	b.n	8005542 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8005524:	68bb      	ldr	r3, [r7, #8]
 8005526:	78db      	ldrb	r3, [r3, #3]
 8005528:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 800552a:	68bb      	ldr	r3, [r7, #8]
 800552c:	785b      	ldrb	r3, [r3, #1]
 800552e:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8005530:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 8005532:	68ba      	ldr	r2, [r7, #8]
 8005534:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 8005536:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 8005538:	68bb      	ldr	r3, [r7, #8]
 800553a:	781b      	ldrb	r3, [r3, #0]
 800553c:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800553e:	4313      	orrs	r3, r2
 8005540:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	22ca      	movs	r2, #202	; 0xca
 8005548:	625a      	str	r2, [r3, #36]	; 0x24
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	2253      	movs	r2, #83	; 0x53
 8005550:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8005552:	68f8      	ldr	r0, [r7, #12]
 8005554:	f000 f8be 	bl	80056d4 <RTC_EnterInitMode>
 8005558:	4603      	mov	r3, r0
 800555a:	2b00      	cmp	r3, #0
 800555c:	d00b      	beq.n	8005576 <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	22ff      	movs	r2, #255	; 0xff
 8005564:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	2204      	movs	r2, #4
 800556a:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	2200      	movs	r2, #0
 8005570:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 8005572:	2301      	movs	r3, #1
 8005574:	e033      	b.n	80055de <HAL_RTC_SetDate+0x146>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	681a      	ldr	r2, [r3, #0]
 800557a:	697b      	ldr	r3, [r7, #20]
 800557c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8005580:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8005584:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	68fa      	ldr	r2, [r7, #12]
 800558c:	6812      	ldr	r2, [r2, #0]
 800558e:	68d2      	ldr	r2, [r2, #12]
 8005590:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005594:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0U, wait for synchro else this check is not needed */
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	689b      	ldr	r3, [r3, #8]
 800559c:	f003 0320 	and.w	r3, r3, #32
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	d111      	bne.n	80055c8 <HAL_RTC_SetDate+0x130>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80055a4:	68f8      	ldr	r0, [r7, #12]
 80055a6:	f000 f86d 	bl	8005684 <HAL_RTC_WaitForSynchro>
 80055aa:	4603      	mov	r3, r0
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d00b      	beq.n	80055c8 <HAL_RTC_SetDate+0x130>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	22ff      	movs	r2, #255	; 0xff
 80055b6:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	2204      	movs	r2, #4
 80055bc:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	2200      	movs	r2, #0
 80055c2:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 80055c4:	2301      	movs	r3, #1
 80055c6:	e00a      	b.n	80055de <HAL_RTC_SetDate+0x146>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	22ff      	movs	r2, #255	; 0xff
 80055ce:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	2201      	movs	r2, #1
 80055d4:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	2200      	movs	r2, #0
 80055da:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 80055dc:	2300      	movs	r3, #0
  }
}
 80055de:	4618      	mov	r0, r3
 80055e0:	371c      	adds	r7, #28
 80055e2:	46bd      	mov	sp, r7
 80055e4:	bd90      	pop	{r4, r7, pc}

080055e6 <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN :  Binary data format
  *            @arg RTC_FORMAT_BCD :  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80055e6:	b580      	push	{r7, lr}
 80055e8:	b086      	sub	sp, #24
 80055ea:	af00      	add	r7, sp, #0
 80055ec:	60f8      	str	r0, [r7, #12]
 80055ee:	60b9      	str	r1, [r7, #8]
 80055f0:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80055f2:	2300      	movs	r3, #0
 80055f4:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	685b      	ldr	r3, [r3, #4]
 80055fc:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8005600:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8005604:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16U);
 8005606:	697b      	ldr	r3, [r7, #20]
 8005608:	0c1b      	lsrs	r3, r3, #16
 800560a:	b2da      	uxtb	r2, r3
 800560c:	68bb      	ldr	r3, [r7, #8]
 800560e:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 8005610:	697b      	ldr	r3, [r7, #20]
 8005612:	0a1b      	lsrs	r3, r3, #8
 8005614:	b2db      	uxtb	r3, r3
 8005616:	f003 031f 	and.w	r3, r3, #31
 800561a:	b2da      	uxtb	r2, r3
 800561c:	68bb      	ldr	r3, [r7, #8]
 800561e:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8005620:	697b      	ldr	r3, [r7, #20]
 8005622:	b2db      	uxtb	r3, r3
 8005624:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005628:	b2da      	uxtb	r2, r3
 800562a:	68bb      	ldr	r3, [r7, #8]
 800562c:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U);
 800562e:	697b      	ldr	r3, [r7, #20]
 8005630:	0b5b      	lsrs	r3, r3, #13
 8005632:	b2db      	uxtb	r3, r3
 8005634:	f003 0307 	and.w	r3, r3, #7
 8005638:	b2da      	uxtb	r2, r3
 800563a:	68bb      	ldr	r3, [r7, #8]
 800563c:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	2b00      	cmp	r3, #0
 8005642:	d11a      	bne.n	800567a <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8005644:	68bb      	ldr	r3, [r7, #8]
 8005646:	78db      	ldrb	r3, [r3, #3]
 8005648:	4618      	mov	r0, r3
 800564a:	f000 f88d 	bl	8005768 <RTC_Bcd2ToByte>
 800564e:	4603      	mov	r3, r0
 8005650:	461a      	mov	r2, r3
 8005652:	68bb      	ldr	r3, [r7, #8]
 8005654:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8005656:	68bb      	ldr	r3, [r7, #8]
 8005658:	785b      	ldrb	r3, [r3, #1]
 800565a:	4618      	mov	r0, r3
 800565c:	f000 f884 	bl	8005768 <RTC_Bcd2ToByte>
 8005660:	4603      	mov	r3, r0
 8005662:	461a      	mov	r2, r3
 8005664:	68bb      	ldr	r3, [r7, #8]
 8005666:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8005668:	68bb      	ldr	r3, [r7, #8]
 800566a:	789b      	ldrb	r3, [r3, #2]
 800566c:	4618      	mov	r0, r3
 800566e:	f000 f87b 	bl	8005768 <RTC_Bcd2ToByte>
 8005672:	4603      	mov	r3, r0
 8005674:	461a      	mov	r2, r3
 8005676:	68bb      	ldr	r3, [r7, #8]
 8005678:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 800567a:	2300      	movs	r3, #0
}
 800567c:	4618      	mov	r0, r3
 800567e:	3718      	adds	r7, #24
 8005680:	46bd      	mov	sp, r7
 8005682:	bd80      	pop	{r7, pc}

08005684 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8005684:	b580      	push	{r7, lr}
 8005686:	b084      	sub	sp, #16
 8005688:	af00      	add	r7, sp, #0
 800568a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800568c:	2300      	movs	r3, #0
 800568e:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	687a      	ldr	r2, [r7, #4]
 8005696:	6812      	ldr	r2, [r2, #0]
 8005698:	68d2      	ldr	r2, [r2, #12]
 800569a:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800569e:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 80056a0:	f7fd f89e 	bl	80027e0 <HAL_GetTick>
 80056a4:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 80056a6:	e009      	b.n	80056bc <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80056a8:	f7fd f89a 	bl	80027e0 <HAL_GetTick>
 80056ac:	4602      	mov	r2, r0
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	1ad3      	subs	r3, r2, r3
 80056b2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80056b6:	d901      	bls.n	80056bc <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 80056b8:	2303      	movs	r3, #3
 80056ba:	e007      	b.n	80056cc <HAL_RTC_WaitForSynchro+0x48>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	68db      	ldr	r3, [r3, #12]
 80056c2:	f003 0320 	and.w	r3, r3, #32
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d0ee      	beq.n	80056a8 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 80056ca:	2300      	movs	r3, #0
}
 80056cc:	4618      	mov	r0, r3
 80056ce:	3710      	adds	r7, #16
 80056d0:	46bd      	mov	sp, r7
 80056d2:	bd80      	pop	{r7, pc}

080056d4 <RTC_EnterInitMode>:
  * @retval An ErrorStatus enumeration value:
  *          - HAL_OK : RTC is in Init mode
  *          - HAL_TIMEOUT : RTC is not in Init mode and in Timeout
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80056d4:	b580      	push	{r7, lr}
 80056d6:	b084      	sub	sp, #16
 80056d8:	af00      	add	r7, sp, #0
 80056da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80056dc:	2300      	movs	r3, #0
 80056de:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	68db      	ldr	r3, [r3, #12]
 80056e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d119      	bne.n	8005722 <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	f04f 32ff 	mov.w	r2, #4294967295
 80056f6:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 80056f8:	f7fd f872 	bl	80027e0 <HAL_GetTick>
 80056fc:	60f8      	str	r0, [r7, #12]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80056fe:	e009      	b.n	8005714 <RTC_EnterInitMode+0x40>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8005700:	f7fd f86e 	bl	80027e0 <HAL_GetTick>
 8005704:	4602      	mov	r2, r0
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	1ad3      	subs	r3, r2, r3
 800570a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800570e:	d901      	bls.n	8005714 <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 8005710:	2303      	movs	r3, #3
 8005712:	e007      	b.n	8005724 <RTC_EnterInitMode+0x50>
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	68db      	ldr	r3, [r3, #12]
 800571a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800571e:	2b00      	cmp	r3, #0
 8005720:	d0ee      	beq.n	8005700 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 8005722:	2300      	movs	r3, #0
}
 8005724:	4618      	mov	r0, r3
 8005726:	3710      	adds	r7, #16
 8005728:	46bd      	mov	sp, r7
 800572a:	bd80      	pop	{r7, pc}

0800572c <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 800572c:	b480      	push	{r7}
 800572e:	b085      	sub	sp, #20
 8005730:	af00      	add	r7, sp, #0
 8005732:	4603      	mov	r3, r0
 8005734:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8005736:	2300      	movs	r3, #0
 8005738:	60fb      	str	r3, [r7, #12]

  while (Value >= 10U)
 800573a:	e005      	b.n	8005748 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	3301      	adds	r3, #1
 8005740:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 8005742:	79fb      	ldrb	r3, [r7, #7]
 8005744:	3b0a      	subs	r3, #10
 8005746:	71fb      	strb	r3, [r7, #7]
  while (Value >= 10U)
 8005748:	79fb      	ldrb	r3, [r7, #7]
 800574a:	2b09      	cmp	r3, #9
 800574c:	d8f6      	bhi.n	800573c <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | Value);
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	b2db      	uxtb	r3, r3
 8005752:	011b      	lsls	r3, r3, #4
 8005754:	b2da      	uxtb	r2, r3
 8005756:	79fb      	ldrb	r3, [r7, #7]
 8005758:	4313      	orrs	r3, r2
 800575a:	b2db      	uxtb	r3, r3
}
 800575c:	4618      	mov	r0, r3
 800575e:	3714      	adds	r7, #20
 8005760:	46bd      	mov	sp, r7
 8005762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005766:	4770      	bx	lr

08005768 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8005768:	b480      	push	{r7}
 800576a:	b085      	sub	sp, #20
 800576c:	af00      	add	r7, sp, #0
 800576e:	4603      	mov	r3, r0
 8005770:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 8005772:	2300      	movs	r3, #0
 8005774:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0U) >> (uint8_t)0x4U) * 10U;
 8005776:	79fb      	ldrb	r3, [r7, #7]
 8005778:	091b      	lsrs	r3, r3, #4
 800577a:	b2db      	uxtb	r3, r3
 800577c:	461a      	mov	r2, r3
 800577e:	4613      	mov	r3, r2
 8005780:	009b      	lsls	r3, r3, #2
 8005782:	4413      	add	r3, r2
 8005784:	005b      	lsls	r3, r3, #1
 8005786:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0FU));
 8005788:	79fb      	ldrb	r3, [r7, #7]
 800578a:	f003 030f 	and.w	r3, r3, #15
 800578e:	b2da      	uxtb	r2, r3
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	b2db      	uxtb	r3, r3
 8005794:	4413      	add	r3, r2
 8005796:	b2db      	uxtb	r3, r3
}
 8005798:	4618      	mov	r0, r3
 800579a:	3714      	adds	r7, #20
 800579c:	46bd      	mov	sp, r7
 800579e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057a2:	4770      	bx	lr

080057a4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80057a4:	b580      	push	{r7, lr}
 80057a6:	b084      	sub	sp, #16
 80057a8:	af00      	add	r7, sp, #0
 80057aa:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d101      	bne.n	80057b6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80057b2:	2301      	movs	r3, #1
 80057b4:	e09b      	b.n	80058ee <HAL_SPI_Init+0x14a>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d108      	bne.n	80057d0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	685b      	ldr	r3, [r3, #4]
 80057c2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80057c6:	d009      	beq.n	80057dc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	2200      	movs	r2, #0
 80057cc:	61da      	str	r2, [r3, #28]
 80057ce:	e005      	b.n	80057dc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	2200      	movs	r2, #0
 80057d4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	2200      	movs	r2, #0
 80057da:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	2200      	movs	r2, #0
 80057e0:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80057e8:	b2db      	uxtb	r3, r3
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d106      	bne.n	80057fc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	2200      	movs	r2, #0
 80057f2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80057f6:	6878      	ldr	r0, [r7, #4]
 80057f8:	f7fc fdf2 	bl	80023e0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	2202      	movs	r2, #2
 8005800:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	687a      	ldr	r2, [r7, #4]
 800580a:	6812      	ldr	r2, [r2, #0]
 800580c:	6812      	ldr	r2, [r2, #0]
 800580e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005812:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	68db      	ldr	r3, [r3, #12]
 8005818:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800581c:	d902      	bls.n	8005824 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800581e:	2300      	movs	r3, #0
 8005820:	60fb      	str	r3, [r7, #12]
 8005822:	e002      	b.n	800582a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005824:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005828:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	68db      	ldr	r3, [r3, #12]
 800582e:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8005832:	d007      	beq.n	8005844 <HAL_SPI_Init+0xa0>
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	68db      	ldr	r3, [r3, #12]
 8005838:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800583c:	d002      	beq.n	8005844 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	2200      	movs	r2, #0
 8005842:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	687a      	ldr	r2, [r7, #4]
 800584a:	6852      	ldr	r2, [r2, #4]
 800584c:	f402 7182 	and.w	r1, r2, #260	; 0x104
 8005850:	687a      	ldr	r2, [r7, #4]
 8005852:	6892      	ldr	r2, [r2, #8]
 8005854:	f402 4204 	and.w	r2, r2, #33792	; 0x8400
 8005858:	4311      	orrs	r1, r2
 800585a:	687a      	ldr	r2, [r7, #4]
 800585c:	6912      	ldr	r2, [r2, #16]
 800585e:	f002 0202 	and.w	r2, r2, #2
 8005862:	4311      	orrs	r1, r2
 8005864:	687a      	ldr	r2, [r7, #4]
 8005866:	6952      	ldr	r2, [r2, #20]
 8005868:	f002 0201 	and.w	r2, r2, #1
 800586c:	4311      	orrs	r1, r2
 800586e:	687a      	ldr	r2, [r7, #4]
 8005870:	6992      	ldr	r2, [r2, #24]
 8005872:	f402 7200 	and.w	r2, r2, #512	; 0x200
 8005876:	4311      	orrs	r1, r2
 8005878:	687a      	ldr	r2, [r7, #4]
 800587a:	69d2      	ldr	r2, [r2, #28]
 800587c:	f002 0238 	and.w	r2, r2, #56	; 0x38
 8005880:	4311      	orrs	r1, r2
 8005882:	687a      	ldr	r2, [r7, #4]
 8005884:	6a12      	ldr	r2, [r2, #32]
 8005886:	f002 0280 	and.w	r2, r2, #128	; 0x80
 800588a:	4311      	orrs	r1, r2
 800588c:	687a      	ldr	r2, [r7, #4]
 800588e:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8005890:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8005894:	430a      	orrs	r2, r1
 8005896:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	687a      	ldr	r2, [r7, #4]
 800589e:	6992      	ldr	r2, [r2, #24]
 80058a0:	0c12      	lsrs	r2, r2, #16
 80058a2:	f002 0104 	and.w	r1, r2, #4
 80058a6:	687a      	ldr	r2, [r7, #4]
 80058a8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80058aa:	f002 0210 	and.w	r2, r2, #16
 80058ae:	4311      	orrs	r1, r2
 80058b0:	687a      	ldr	r2, [r7, #4]
 80058b2:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80058b4:	f002 0208 	and.w	r2, r2, #8
 80058b8:	4311      	orrs	r1, r2
 80058ba:	687a      	ldr	r2, [r7, #4]
 80058bc:	68d2      	ldr	r2, [r2, #12]
 80058be:	f402 6270 	and.w	r2, r2, #3840	; 0xf00
 80058c2:	4311      	orrs	r1, r2
 80058c4:	68fa      	ldr	r2, [r7, #12]
 80058c6:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 80058ca:	430a      	orrs	r2, r1
 80058cc:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	687a      	ldr	r2, [r7, #4]
 80058d4:	6812      	ldr	r2, [r2, #0]
 80058d6:	69d2      	ldr	r2, [r2, #28]
 80058d8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80058dc:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	2200      	movs	r2, #0
 80058e2:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	2201      	movs	r2, #1
 80058e8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 80058ec:	2300      	movs	r3, #0
}
 80058ee:	4618      	mov	r0, r3
 80058f0:	3710      	adds	r7, #16
 80058f2:	46bd      	mov	sp, r7
 80058f4:	bd80      	pop	{r7, pc}

080058f6 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80058f6:	b580      	push	{r7, lr}
 80058f8:	b088      	sub	sp, #32
 80058fa:	af00      	add	r7, sp, #0
 80058fc:	60f8      	str	r0, [r7, #12]
 80058fe:	60b9      	str	r1, [r7, #8]
 8005900:	603b      	str	r3, [r7, #0]
 8005902:	4613      	mov	r3, r2
 8005904:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005906:	2300      	movs	r3, #0
 8005908:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8005910:	2b01      	cmp	r3, #1
 8005912:	d101      	bne.n	8005918 <HAL_SPI_Transmit+0x22>
 8005914:	2302      	movs	r3, #2
 8005916:	e156      	b.n	8005bc6 <HAL_SPI_Transmit+0x2d0>
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	2201      	movs	r2, #1
 800591c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005920:	f7fc ff5e 	bl	80027e0 <HAL_GetTick>
 8005924:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8005926:	88fb      	ldrh	r3, [r7, #6]
 8005928:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005930:	b2db      	uxtb	r3, r3
 8005932:	2b01      	cmp	r3, #1
 8005934:	d002      	beq.n	800593c <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8005936:	2302      	movs	r3, #2
 8005938:	77fb      	strb	r3, [r7, #31]
    goto error;
 800593a:	e13b      	b.n	8005bb4 <HAL_SPI_Transmit+0x2be>
  }

  if ((pData == NULL) || (Size == 0U))
 800593c:	68bb      	ldr	r3, [r7, #8]
 800593e:	2b00      	cmp	r3, #0
 8005940:	d002      	beq.n	8005948 <HAL_SPI_Transmit+0x52>
 8005942:	88fb      	ldrh	r3, [r7, #6]
 8005944:	2b00      	cmp	r3, #0
 8005946:	d102      	bne.n	800594e <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8005948:	2301      	movs	r3, #1
 800594a:	77fb      	strb	r3, [r7, #31]
    goto error;
 800594c:	e132      	b.n	8005bb4 <HAL_SPI_Transmit+0x2be>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	2203      	movs	r2, #3
 8005952:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	2200      	movs	r2, #0
 800595a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	68ba      	ldr	r2, [r7, #8]
 8005960:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	88fa      	ldrh	r2, [r7, #6]
 8005966:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	88fa      	ldrh	r2, [r7, #6]
 800596c:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	2200      	movs	r2, #0
 8005972:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	2200      	movs	r2, #0
 8005978:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	2200      	movs	r2, #0
 8005980:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	2200      	movs	r2, #0
 8005988:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	2200      	movs	r2, #0
 800598e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	689b      	ldr	r3, [r3, #8]
 8005994:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005998:	d10f      	bne.n	80059ba <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	68fa      	ldr	r2, [r7, #12]
 80059a0:	6812      	ldr	r2, [r2, #0]
 80059a2:	6812      	ldr	r2, [r2, #0]
 80059a4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80059a8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	68fa      	ldr	r2, [r7, #12]
 80059b0:	6812      	ldr	r2, [r2, #0]
 80059b2:	6812      	ldr	r2, [r2, #0]
 80059b4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80059b8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80059c4:	2b40      	cmp	r3, #64	; 0x40
 80059c6:	d007      	beq.n	80059d8 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	68fa      	ldr	r2, [r7, #12]
 80059ce:	6812      	ldr	r2, [r2, #0]
 80059d0:	6812      	ldr	r2, [r2, #0]
 80059d2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80059d6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	68db      	ldr	r3, [r3, #12]
 80059dc:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80059e0:	d94b      	bls.n	8005a7a <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	685b      	ldr	r3, [r3, #4]
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d002      	beq.n	80059f0 <HAL_SPI_Transmit+0xfa>
 80059ea:	8afb      	ldrh	r3, [r7, #22]
 80059ec:	2b01      	cmp	r3, #1
 80059ee:	d13e      	bne.n	8005a6e <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	68fa      	ldr	r2, [r7, #12]
 80059f6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80059f8:	8812      	ldrh	r2, [r2, #0]
 80059fa:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a00:	1c9a      	adds	r2, r3, #2
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005a0a:	b29b      	uxth	r3, r3
 8005a0c:	3b01      	subs	r3, #1
 8005a0e:	b29a      	uxth	r2, r3
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005a14:	e02b      	b.n	8005a6e <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	689b      	ldr	r3, [r3, #8]
 8005a1c:	f003 0302 	and.w	r3, r3, #2
 8005a20:	2b02      	cmp	r3, #2
 8005a22:	d112      	bne.n	8005a4a <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	68fa      	ldr	r2, [r7, #12]
 8005a2a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005a2c:	8812      	ldrh	r2, [r2, #0]
 8005a2e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a34:	1c9a      	adds	r2, r3, #2
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005a3e:	b29b      	uxth	r3, r3
 8005a40:	3b01      	subs	r3, #1
 8005a42:	b29a      	uxth	r2, r3
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005a48:	e011      	b.n	8005a6e <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005a4a:	f7fc fec9 	bl	80027e0 <HAL_GetTick>
 8005a4e:	4602      	mov	r2, r0
 8005a50:	69bb      	ldr	r3, [r7, #24]
 8005a52:	1ad2      	subs	r2, r2, r3
 8005a54:	683b      	ldr	r3, [r7, #0]
 8005a56:	429a      	cmp	r2, r3
 8005a58:	d303      	bcc.n	8005a62 <HAL_SPI_Transmit+0x16c>
 8005a5a:	683b      	ldr	r3, [r7, #0]
 8005a5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a60:	d102      	bne.n	8005a68 <HAL_SPI_Transmit+0x172>
 8005a62:	683b      	ldr	r3, [r7, #0]
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d102      	bne.n	8005a6e <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 8005a68:	2303      	movs	r3, #3
 8005a6a:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005a6c:	e0a2      	b.n	8005bb4 <HAL_SPI_Transmit+0x2be>
    while (hspi->TxXferCount > 0U)
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005a72:	b29b      	uxth	r3, r3
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d1ce      	bne.n	8005a16 <HAL_SPI_Transmit+0x120>
 8005a78:	e07c      	b.n	8005b74 <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	685b      	ldr	r3, [r3, #4]
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d002      	beq.n	8005a88 <HAL_SPI_Transmit+0x192>
 8005a82:	8afb      	ldrh	r3, [r7, #22]
 8005a84:	2b01      	cmp	r3, #1
 8005a86:	d170      	bne.n	8005b6a <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005a8c:	b29b      	uxth	r3, r3
 8005a8e:	2b01      	cmp	r3, #1
 8005a90:	d912      	bls.n	8005ab8 <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	68fa      	ldr	r2, [r7, #12]
 8005a98:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005a9a:	8812      	ldrh	r2, [r2, #0]
 8005a9c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005aa2:	1c9a      	adds	r2, r3, #2
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005aac:	b29b      	uxth	r3, r3
 8005aae:	3b02      	subs	r3, #2
 8005ab0:	b29a      	uxth	r2, r3
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005ab6:	e058      	b.n	8005b6a <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	330c      	adds	r3, #12
 8005abe:	68fa      	ldr	r2, [r7, #12]
 8005ac0:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005ac2:	7812      	ldrb	r2, [r2, #0]
 8005ac4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005aca:	1c5a      	adds	r2, r3, #1
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005ad4:	b29b      	uxth	r3, r3
 8005ad6:	3b01      	subs	r3, #1
 8005ad8:	b29a      	uxth	r2, r3
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8005ade:	e044      	b.n	8005b6a <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	689b      	ldr	r3, [r3, #8]
 8005ae6:	f003 0302 	and.w	r3, r3, #2
 8005aea:	2b02      	cmp	r3, #2
 8005aec:	d12b      	bne.n	8005b46 <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005af2:	b29b      	uxth	r3, r3
 8005af4:	2b01      	cmp	r3, #1
 8005af6:	d912      	bls.n	8005b1e <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	68fa      	ldr	r2, [r7, #12]
 8005afe:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005b00:	8812      	ldrh	r2, [r2, #0]
 8005b02:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b08:	1c9a      	adds	r2, r3, #2
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005b12:	b29b      	uxth	r3, r3
 8005b14:	3b02      	subs	r3, #2
 8005b16:	b29a      	uxth	r2, r3
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005b1c:	e025      	b.n	8005b6a <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	330c      	adds	r3, #12
 8005b24:	68fa      	ldr	r2, [r7, #12]
 8005b26:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005b28:	7812      	ldrb	r2, [r2, #0]
 8005b2a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b30:	1c5a      	adds	r2, r3, #1
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005b3a:	b29b      	uxth	r3, r3
 8005b3c:	3b01      	subs	r3, #1
 8005b3e:	b29a      	uxth	r2, r3
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005b44:	e011      	b.n	8005b6a <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005b46:	f7fc fe4b 	bl	80027e0 <HAL_GetTick>
 8005b4a:	4602      	mov	r2, r0
 8005b4c:	69bb      	ldr	r3, [r7, #24]
 8005b4e:	1ad2      	subs	r2, r2, r3
 8005b50:	683b      	ldr	r3, [r7, #0]
 8005b52:	429a      	cmp	r2, r3
 8005b54:	d303      	bcc.n	8005b5e <HAL_SPI_Transmit+0x268>
 8005b56:	683b      	ldr	r3, [r7, #0]
 8005b58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b5c:	d102      	bne.n	8005b64 <HAL_SPI_Transmit+0x26e>
 8005b5e:	683b      	ldr	r3, [r7, #0]
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	d102      	bne.n	8005b6a <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 8005b64:	2303      	movs	r3, #3
 8005b66:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005b68:	e024      	b.n	8005bb4 <HAL_SPI_Transmit+0x2be>
    while (hspi->TxXferCount > 0U)
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005b6e:	b29b      	uxth	r3, r3
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d1b5      	bne.n	8005ae0 <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005b74:	69ba      	ldr	r2, [r7, #24]
 8005b76:	6839      	ldr	r1, [r7, #0]
 8005b78:	68f8      	ldr	r0, [r7, #12]
 8005b7a:	f000 fcdb 	bl	8006534 <SPI_EndRxTxTransaction>
 8005b7e:	4603      	mov	r3, r0
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	d002      	beq.n	8005b8a <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	2220      	movs	r2, #32
 8005b88:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	689b      	ldr	r3, [r3, #8]
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d10a      	bne.n	8005ba8 <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005b92:	2300      	movs	r3, #0
 8005b94:	613b      	str	r3, [r7, #16]
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	68db      	ldr	r3, [r3, #12]
 8005b9c:	613b      	str	r3, [r7, #16]
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	689b      	ldr	r3, [r3, #8]
 8005ba4:	613b      	str	r3, [r7, #16]
 8005ba6:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d001      	beq.n	8005bb4 <HAL_SPI_Transmit+0x2be>
  {
    errorcode = HAL_ERROR;
 8005bb0:	2301      	movs	r3, #1
 8005bb2:	77fb      	strb	r3, [r7, #31]
  }

error:
  hspi->State = HAL_SPI_STATE_READY;
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	2201      	movs	r2, #1
 8005bb8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	2200      	movs	r2, #0
 8005bc0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8005bc4:	7ffb      	ldrb	r3, [r7, #31]
}
 8005bc6:	4618      	mov	r0, r3
 8005bc8:	3720      	adds	r7, #32
 8005bca:	46bd      	mov	sp, r7
 8005bcc:	bd80      	pop	{r7, pc}

08005bce <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005bce:	b580      	push	{r7, lr}
 8005bd0:	b088      	sub	sp, #32
 8005bd2:	af02      	add	r7, sp, #8
 8005bd4:	60f8      	str	r0, [r7, #12]
 8005bd6:	60b9      	str	r1, [r7, #8]
 8005bd8:	603b      	str	r3, [r7, #0]
 8005bda:	4613      	mov	r3, r2
 8005bdc:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  * ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005bde:	2300      	movs	r3, #0
 8005be0:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	685b      	ldr	r3, [r3, #4]
 8005be6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005bea:	d112      	bne.n	8005c12 <HAL_SPI_Receive+0x44>
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	689b      	ldr	r3, [r3, #8]
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d10e      	bne.n	8005c12 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	2204      	movs	r2, #4
 8005bf8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8005bfc:	88fa      	ldrh	r2, [r7, #6]
 8005bfe:	683b      	ldr	r3, [r7, #0]
 8005c00:	9300      	str	r3, [sp, #0]
 8005c02:	4613      	mov	r3, r2
 8005c04:	68ba      	ldr	r2, [r7, #8]
 8005c06:	68b9      	ldr	r1, [r7, #8]
 8005c08:	68f8      	ldr	r0, [r7, #12]
 8005c0a:	f000 f90d 	bl	8005e28 <HAL_SPI_TransmitReceive>
 8005c0e:	4603      	mov	r3, r0
 8005c10:	e106      	b.n	8005e20 <HAL_SPI_Receive+0x252>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8005c18:	2b01      	cmp	r3, #1
 8005c1a:	d101      	bne.n	8005c20 <HAL_SPI_Receive+0x52>
 8005c1c:	2302      	movs	r3, #2
 8005c1e:	e0ff      	b.n	8005e20 <HAL_SPI_Receive+0x252>
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	2201      	movs	r2, #1
 8005c24:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005c28:	f7fc fdda 	bl	80027e0 <HAL_GetTick>
 8005c2c:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005c34:	b2db      	uxtb	r3, r3
 8005c36:	2b01      	cmp	r3, #1
 8005c38:	d002      	beq.n	8005c40 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8005c3a:	2302      	movs	r3, #2
 8005c3c:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005c3e:	e0e6      	b.n	8005e0e <HAL_SPI_Receive+0x240>
  }

  if ((pData == NULL) || (Size == 0U))
 8005c40:	68bb      	ldr	r3, [r7, #8]
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d002      	beq.n	8005c4c <HAL_SPI_Receive+0x7e>
 8005c46:	88fb      	ldrh	r3, [r7, #6]
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	d102      	bne.n	8005c52 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8005c4c:	2301      	movs	r3, #1
 8005c4e:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005c50:	e0dd      	b.n	8005e0e <HAL_SPI_Receive+0x240>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	2204      	movs	r2, #4
 8005c56:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	2200      	movs	r2, #0
 8005c5e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	68ba      	ldr	r2, [r7, #8]
 8005c64:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	88fa      	ldrh	r2, [r7, #6]
 8005c6a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	88fa      	ldrh	r2, [r7, #6]
 8005c72:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	2200      	movs	r2, #0
 8005c7a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	2200      	movs	r2, #0
 8005c80:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	2200      	movs	r2, #0
 8005c86:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	2200      	movs	r2, #0
 8005c8c:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	2200      	movs	r2, #0
 8005c92:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	68db      	ldr	r3, [r3, #12]
 8005c98:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005c9c:	d908      	bls.n	8005cb0 <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	68fa      	ldr	r2, [r7, #12]
 8005ca4:	6812      	ldr	r2, [r2, #0]
 8005ca6:	6852      	ldr	r2, [r2, #4]
 8005ca8:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005cac:	605a      	str	r2, [r3, #4]
 8005cae:	e007      	b.n	8005cc0 <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	68fa      	ldr	r2, [r7, #12]
 8005cb6:	6812      	ldr	r2, [r2, #0]
 8005cb8:	6852      	ldr	r2, [r2, #4]
 8005cba:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005cbe:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	689b      	ldr	r3, [r3, #8]
 8005cc4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005cc8:	d10f      	bne.n	8005cea <HAL_SPI_Receive+0x11c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	68fa      	ldr	r2, [r7, #12]
 8005cd0:	6812      	ldr	r2, [r2, #0]
 8005cd2:	6812      	ldr	r2, [r2, #0]
 8005cd4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005cd8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	68fa      	ldr	r2, [r7, #12]
 8005ce0:	6812      	ldr	r2, [r2, #0]
 8005ce2:	6812      	ldr	r2, [r2, #0]
 8005ce4:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8005ce8:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005cf4:	2b40      	cmp	r3, #64	; 0x40
 8005cf6:	d007      	beq.n	8005d08 <HAL_SPI_Receive+0x13a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	68fa      	ldr	r2, [r7, #12]
 8005cfe:	6812      	ldr	r2, [r2, #0]
 8005d00:	6812      	ldr	r2, [r2, #0]
 8005d02:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005d06:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	68db      	ldr	r3, [r3, #12]
 8005d0c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005d10:	d866      	bhi.n	8005de0 <HAL_SPI_Receive+0x212>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8005d12:	e02f      	b.n	8005d74 <HAL_SPI_Receive+0x1a6>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	689b      	ldr	r3, [r3, #8]
 8005d1a:	f003 0301 	and.w	r3, r3, #1
 8005d1e:	2b01      	cmp	r3, #1
 8005d20:	d116      	bne.n	8005d50 <HAL_SPI_Receive+0x182>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d26:	68fa      	ldr	r2, [r7, #12]
 8005d28:	6812      	ldr	r2, [r2, #0]
 8005d2a:	320c      	adds	r2, #12
 8005d2c:	7812      	ldrb	r2, [r2, #0]
 8005d2e:	b2d2      	uxtb	r2, r2
 8005d30:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d36:	1c5a      	adds	r2, r3, #1
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005d42:	b29b      	uxth	r3, r3
 8005d44:	3b01      	subs	r3, #1
 8005d46:	b29a      	uxth	r2, r3
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8005d4e:	e011      	b.n	8005d74 <HAL_SPI_Receive+0x1a6>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005d50:	f7fc fd46 	bl	80027e0 <HAL_GetTick>
 8005d54:	4602      	mov	r2, r0
 8005d56:	693b      	ldr	r3, [r7, #16]
 8005d58:	1ad2      	subs	r2, r2, r3
 8005d5a:	683b      	ldr	r3, [r7, #0]
 8005d5c:	429a      	cmp	r2, r3
 8005d5e:	d303      	bcc.n	8005d68 <HAL_SPI_Receive+0x19a>
 8005d60:	683b      	ldr	r3, [r7, #0]
 8005d62:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d66:	d102      	bne.n	8005d6e <HAL_SPI_Receive+0x1a0>
 8005d68:	683b      	ldr	r3, [r7, #0]
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d102      	bne.n	8005d74 <HAL_SPI_Receive+0x1a6>
        {
          errorcode = HAL_TIMEOUT;
 8005d6e:	2303      	movs	r3, #3
 8005d70:	75fb      	strb	r3, [r7, #23]
          goto error;
 8005d72:	e04c      	b.n	8005e0e <HAL_SPI_Receive+0x240>
    while (hspi->RxXferCount > 0U)
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005d7a:	b29b      	uxth	r3, r3
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d1c9      	bne.n	8005d14 <HAL_SPI_Receive+0x146>
 8005d80:	e034      	b.n	8005dec <HAL_SPI_Receive+0x21e>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	689b      	ldr	r3, [r3, #8]
 8005d88:	f003 0301 	and.w	r3, r3, #1
 8005d8c:	2b01      	cmp	r3, #1
 8005d8e:	d115      	bne.n	8005dbc <HAL_SPI_Receive+0x1ee>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d94:	68fa      	ldr	r2, [r7, #12]
 8005d96:	6812      	ldr	r2, [r2, #0]
 8005d98:	68d2      	ldr	r2, [r2, #12]
 8005d9a:	b292      	uxth	r2, r2
 8005d9c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005da2:	1c9a      	adds	r2, r3, #2
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005dae:	b29b      	uxth	r3, r3
 8005db0:	3b01      	subs	r3, #1
 8005db2:	b29a      	uxth	r2, r3
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8005dba:	e011      	b.n	8005de0 <HAL_SPI_Receive+0x212>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005dbc:	f7fc fd10 	bl	80027e0 <HAL_GetTick>
 8005dc0:	4602      	mov	r2, r0
 8005dc2:	693b      	ldr	r3, [r7, #16]
 8005dc4:	1ad2      	subs	r2, r2, r3
 8005dc6:	683b      	ldr	r3, [r7, #0]
 8005dc8:	429a      	cmp	r2, r3
 8005dca:	d303      	bcc.n	8005dd4 <HAL_SPI_Receive+0x206>
 8005dcc:	683b      	ldr	r3, [r7, #0]
 8005dce:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005dd2:	d102      	bne.n	8005dda <HAL_SPI_Receive+0x20c>
 8005dd4:	683b      	ldr	r3, [r7, #0]
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d102      	bne.n	8005de0 <HAL_SPI_Receive+0x212>
        {
          errorcode = HAL_TIMEOUT;
 8005dda:	2303      	movs	r3, #3
 8005ddc:	75fb      	strb	r3, [r7, #23]
          goto error;
 8005dde:	e016      	b.n	8005e0e <HAL_SPI_Receive+0x240>
    while (hspi->RxXferCount > 0U)
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005de6:	b29b      	uxth	r3, r3
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	d1ca      	bne.n	8005d82 <HAL_SPI_Receive+0x1b4>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005dec:	693a      	ldr	r2, [r7, #16]
 8005dee:	6839      	ldr	r1, [r7, #0]
 8005df0:	68f8      	ldr	r0, [r7, #12]
 8005df2:	f000 fb47 	bl	8006484 <SPI_EndRxTransaction>
 8005df6:	4603      	mov	r3, r0
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d002      	beq.n	8005e02 <HAL_SPI_Receive+0x234>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	2220      	movs	r2, #32
 8005e00:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d001      	beq.n	8005e0e <HAL_SPI_Receive+0x240>
  {
    errorcode = HAL_ERROR;
 8005e0a:	2301      	movs	r3, #1
 8005e0c:	75fb      	strb	r3, [r7, #23]
  }

error :
  hspi->State = HAL_SPI_STATE_READY;
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	2201      	movs	r2, #1
 8005e12:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	2200      	movs	r2, #0
 8005e1a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8005e1e:	7dfb      	ldrb	r3, [r7, #23]
}
 8005e20:	4618      	mov	r0, r3
 8005e22:	3718      	adds	r7, #24
 8005e24:	46bd      	mov	sp, r7
 8005e26:	bd80      	pop	{r7, pc}

08005e28 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8005e28:	b580      	push	{r7, lr}
 8005e2a:	b08a      	sub	sp, #40	; 0x28
 8005e2c:	af00      	add	r7, sp, #0
 8005e2e:	60f8      	str	r0, [r7, #12]
 8005e30:	60b9      	str	r1, [r7, #8]
 8005e32:	607a      	str	r2, [r7, #4]
 8005e34:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  * ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005e36:	2301      	movs	r3, #1
 8005e38:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8005e3a:	2300      	movs	r3, #0
 8005e3c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8005e46:	2b01      	cmp	r3, #1
 8005e48:	d101      	bne.n	8005e4e <HAL_SPI_TransmitReceive+0x26>
 8005e4a:	2302      	movs	r3, #2
 8005e4c:	e1f8      	b.n	8006240 <HAL_SPI_TransmitReceive+0x418>
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	2201      	movs	r2, #1
 8005e52:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005e56:	f7fc fcc3 	bl	80027e0 <HAL_GetTick>
 8005e5a:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005e62:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	685b      	ldr	r3, [r3, #4]
 8005e68:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8005e6a:	887b      	ldrh	r3, [r7, #2]
 8005e6c:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8005e6e:	887b      	ldrh	r3, [r7, #2]
 8005e70:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005e72:	7efb      	ldrb	r3, [r7, #27]
 8005e74:	2b01      	cmp	r3, #1
 8005e76:	d00e      	beq.n	8005e96 <HAL_SPI_TransmitReceive+0x6e>
 8005e78:	697b      	ldr	r3, [r7, #20]
 8005e7a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005e7e:	d106      	bne.n	8005e8e <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	689b      	ldr	r3, [r3, #8]
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d102      	bne.n	8005e8e <HAL_SPI_TransmitReceive+0x66>
 8005e88:	7efb      	ldrb	r3, [r7, #27]
 8005e8a:	2b04      	cmp	r3, #4
 8005e8c:	d003      	beq.n	8005e96 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8005e8e:	2302      	movs	r3, #2
 8005e90:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8005e94:	e1ca      	b.n	800622c <HAL_SPI_TransmitReceive+0x404>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005e96:	68bb      	ldr	r3, [r7, #8]
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	d005      	beq.n	8005ea8 <HAL_SPI_TransmitReceive+0x80>
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d002      	beq.n	8005ea8 <HAL_SPI_TransmitReceive+0x80>
 8005ea2:	887b      	ldrh	r3, [r7, #2]
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d103      	bne.n	8005eb0 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8005ea8:	2301      	movs	r3, #1
 8005eaa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8005eae:	e1bd      	b.n	800622c <HAL_SPI_TransmitReceive+0x404>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005eb6:	b2db      	uxtb	r3, r3
 8005eb8:	2b04      	cmp	r3, #4
 8005eba:	d003      	beq.n	8005ec4 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	2205      	movs	r2, #5
 8005ec0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	2200      	movs	r2, #0
 8005ec8:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	687a      	ldr	r2, [r7, #4]
 8005ece:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	887a      	ldrh	r2, [r7, #2]
 8005ed4:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	887a      	ldrh	r2, [r7, #2]
 8005edc:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	68ba      	ldr	r2, [r7, #8]
 8005ee4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	887a      	ldrh	r2, [r7, #2]
 8005eea:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	887a      	ldrh	r2, [r7, #2]
 8005ef0:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	2200      	movs	r2, #0
 8005ef6:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	2200      	movs	r2, #0
 8005efc:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	68db      	ldr	r3, [r3, #12]
 8005f02:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005f06:	d802      	bhi.n	8005f0e <HAL_SPI_TransmitReceive+0xe6>
 8005f08:	8a3b      	ldrh	r3, [r7, #16]
 8005f0a:	2b01      	cmp	r3, #1
 8005f0c:	d908      	bls.n	8005f20 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	68fa      	ldr	r2, [r7, #12]
 8005f14:	6812      	ldr	r2, [r2, #0]
 8005f16:	6852      	ldr	r2, [r2, #4]
 8005f18:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005f1c:	605a      	str	r2, [r3, #4]
 8005f1e:	e007      	b.n	8005f30 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	68fa      	ldr	r2, [r7, #12]
 8005f26:	6812      	ldr	r2, [r2, #0]
 8005f28:	6852      	ldr	r2, [r2, #4]
 8005f2a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005f2e:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f3a:	2b40      	cmp	r3, #64	; 0x40
 8005f3c:	d007      	beq.n	8005f4e <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	68fa      	ldr	r2, [r7, #12]
 8005f44:	6812      	ldr	r2, [r2, #0]
 8005f46:	6812      	ldr	r2, [r2, #0]
 8005f48:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005f4c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	68db      	ldr	r3, [r3, #12]
 8005f52:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005f56:	d97c      	bls.n	8006052 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	685b      	ldr	r3, [r3, #4]
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d002      	beq.n	8005f66 <HAL_SPI_TransmitReceive+0x13e>
 8005f60:	8a7b      	ldrh	r3, [r7, #18]
 8005f62:	2b01      	cmp	r3, #1
 8005f64:	d169      	bne.n	800603a <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	68fa      	ldr	r2, [r7, #12]
 8005f6c:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005f6e:	8812      	ldrh	r2, [r2, #0]
 8005f70:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f76:	1c9a      	adds	r2, r3, #2
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005f80:	b29b      	uxth	r3, r3
 8005f82:	3b01      	subs	r3, #1
 8005f84:	b29a      	uxth	r2, r3
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005f8a:	e056      	b.n	800603a <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	689b      	ldr	r3, [r3, #8]
 8005f92:	f003 0302 	and.w	r3, r3, #2
 8005f96:	2b02      	cmp	r3, #2
 8005f98:	d11b      	bne.n	8005fd2 <HAL_SPI_TransmitReceive+0x1aa>
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005f9e:	b29b      	uxth	r3, r3
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	d016      	beq.n	8005fd2 <HAL_SPI_TransmitReceive+0x1aa>
 8005fa4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fa6:	2b01      	cmp	r3, #1
 8005fa8:	d113      	bne.n	8005fd2 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	68fa      	ldr	r2, [r7, #12]
 8005fb0:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005fb2:	8812      	ldrh	r2, [r2, #0]
 8005fb4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005fba:	1c9a      	adds	r2, r3, #2
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005fc4:	b29b      	uxth	r3, r3
 8005fc6:	3b01      	subs	r3, #1
 8005fc8:	b29a      	uxth	r2, r3
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005fce:	2300      	movs	r3, #0
 8005fd0:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	689b      	ldr	r3, [r3, #8]
 8005fd8:	f003 0301 	and.w	r3, r3, #1
 8005fdc:	2b01      	cmp	r3, #1
 8005fde:	d11c      	bne.n	800601a <HAL_SPI_TransmitReceive+0x1f2>
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005fe6:	b29b      	uxth	r3, r3
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	d016      	beq.n	800601a <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ff0:	68fa      	ldr	r2, [r7, #12]
 8005ff2:	6812      	ldr	r2, [r2, #0]
 8005ff4:	68d2      	ldr	r2, [r2, #12]
 8005ff6:	b292      	uxth	r2, r2
 8005ff8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ffe:	1c9a      	adds	r2, r3, #2
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800600a:	b29b      	uxth	r3, r3
 800600c:	3b01      	subs	r3, #1
 800600e:	b29a      	uxth	r2, r3
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006016:	2301      	movs	r3, #1
 8006018:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800601a:	f7fc fbe1 	bl	80027e0 <HAL_GetTick>
 800601e:	4602      	mov	r2, r0
 8006020:	69fb      	ldr	r3, [r7, #28]
 8006022:	1ad2      	subs	r2, r2, r3
 8006024:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006026:	429a      	cmp	r2, r3
 8006028:	d307      	bcc.n	800603a <HAL_SPI_TransmitReceive+0x212>
 800602a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800602c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006030:	d003      	beq.n	800603a <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 8006032:	2303      	movs	r3, #3
 8006034:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8006038:	e0f8      	b.n	800622c <HAL_SPI_TransmitReceive+0x404>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800603e:	b29b      	uxth	r3, r3
 8006040:	2b00      	cmp	r3, #0
 8006042:	d1a3      	bne.n	8005f8c <HAL_SPI_TransmitReceive+0x164>
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800604a:	b29b      	uxth	r3, r3
 800604c:	2b00      	cmp	r3, #0
 800604e:	d19d      	bne.n	8005f8c <HAL_SPI_TransmitReceive+0x164>
 8006050:	e0de      	b.n	8006210 <HAL_SPI_TransmitReceive+0x3e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	685b      	ldr	r3, [r3, #4]
 8006056:	2b00      	cmp	r3, #0
 8006058:	d003      	beq.n	8006062 <HAL_SPI_TransmitReceive+0x23a>
 800605a:	8a7b      	ldrh	r3, [r7, #18]
 800605c:	2b01      	cmp	r3, #1
 800605e:	f040 80ca 	bne.w	80061f6 <HAL_SPI_TransmitReceive+0x3ce>
    {
      if (hspi->TxXferCount > 1U)
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006066:	b29b      	uxth	r3, r3
 8006068:	2b01      	cmp	r3, #1
 800606a:	d912      	bls.n	8006092 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	68fa      	ldr	r2, [r7, #12]
 8006072:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006074:	8812      	ldrh	r2, [r2, #0]
 8006076:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800607c:	1c9a      	adds	r2, r3, #2
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006086:	b29b      	uxth	r3, r3
 8006088:	3b02      	subs	r3, #2
 800608a:	b29a      	uxth	r2, r3
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006090:	e0b1      	b.n	80061f6 <HAL_SPI_TransmitReceive+0x3ce>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	330c      	adds	r3, #12
 8006098:	68fa      	ldr	r2, [r7, #12]
 800609a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800609c:	7812      	ldrb	r2, [r2, #0]
 800609e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060a4:	1c5a      	adds	r2, r3, #1
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80060ae:	b29b      	uxth	r3, r3
 80060b0:	3b01      	subs	r3, #1
 80060b2:	b29a      	uxth	r2, r3
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80060b8:	e09d      	b.n	80061f6 <HAL_SPI_TransmitReceive+0x3ce>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	689b      	ldr	r3, [r3, #8]
 80060c0:	f003 0302 	and.w	r3, r3, #2
 80060c4:	2b02      	cmp	r3, #2
 80060c6:	d134      	bne.n	8006132 <HAL_SPI_TransmitReceive+0x30a>
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80060cc:	b29b      	uxth	r3, r3
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	d02f      	beq.n	8006132 <HAL_SPI_TransmitReceive+0x30a>
 80060d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060d4:	2b01      	cmp	r3, #1
 80060d6:	d12c      	bne.n	8006132 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80060dc:	b29b      	uxth	r3, r3
 80060de:	2b01      	cmp	r3, #1
 80060e0:	d912      	bls.n	8006108 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	68fa      	ldr	r2, [r7, #12]
 80060e8:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80060ea:	8812      	ldrh	r2, [r2, #0]
 80060ec:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060f2:	1c9a      	adds	r2, r3, #2
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80060fc:	b29b      	uxth	r3, r3
 80060fe:	3b02      	subs	r3, #2
 8006100:	b29a      	uxth	r2, r3
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006106:	e012      	b.n	800612e <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	330c      	adds	r3, #12
 800610e:	68fa      	ldr	r2, [r7, #12]
 8006110:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006112:	7812      	ldrb	r2, [r2, #0]
 8006114:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800611a:	1c5a      	adds	r2, r3, #1
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006124:	b29b      	uxth	r3, r3
 8006126:	3b01      	subs	r3, #1
 8006128:	b29a      	uxth	r2, r3
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800612e:	2300      	movs	r3, #0
 8006130:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	689b      	ldr	r3, [r3, #8]
 8006138:	f003 0301 	and.w	r3, r3, #1
 800613c:	2b01      	cmp	r3, #1
 800613e:	d147      	bne.n	80061d0 <HAL_SPI_TransmitReceive+0x3a8>
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006146:	b29b      	uxth	r3, r3
 8006148:	2b00      	cmp	r3, #0
 800614a:	d041      	beq.n	80061d0 <HAL_SPI_TransmitReceive+0x3a8>
      {
        if (hspi->RxXferCount > 1U)
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006152:	b29b      	uxth	r3, r3
 8006154:	2b01      	cmp	r3, #1
 8006156:	d923      	bls.n	80061a0 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800615c:	68fa      	ldr	r2, [r7, #12]
 800615e:	6812      	ldr	r2, [r2, #0]
 8006160:	68d2      	ldr	r2, [r2, #12]
 8006162:	b292      	uxth	r2, r2
 8006164:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800616a:	1c9a      	adds	r2, r3, #2
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006176:	b29b      	uxth	r3, r3
 8006178:	3b02      	subs	r3, #2
 800617a:	b29a      	uxth	r2, r3
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006188:	b29b      	uxth	r3, r3
 800618a:	2b01      	cmp	r3, #1
 800618c:	d81e      	bhi.n	80061cc <HAL_SPI_TransmitReceive+0x3a4>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	68fa      	ldr	r2, [r7, #12]
 8006194:	6812      	ldr	r2, [r2, #0]
 8006196:	6852      	ldr	r2, [r2, #4]
 8006198:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800619c:	605a      	str	r2, [r3, #4]
 800619e:	e015      	b.n	80061cc <HAL_SPI_TransmitReceive+0x3a4>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061a4:	68fa      	ldr	r2, [r7, #12]
 80061a6:	6812      	ldr	r2, [r2, #0]
 80061a8:	320c      	adds	r2, #12
 80061aa:	7812      	ldrb	r2, [r2, #0]
 80061ac:	b2d2      	uxtb	r2, r2
 80061ae:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061b4:	1c5a      	adds	r2, r3, #1
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80061c0:	b29b      	uxth	r3, r3
 80061c2:	3b01      	subs	r3, #1
 80061c4:	b29a      	uxth	r2, r3
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80061cc:	2301      	movs	r3, #1
 80061ce:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80061d0:	f7fc fb06 	bl	80027e0 <HAL_GetTick>
 80061d4:	4602      	mov	r2, r0
 80061d6:	69fb      	ldr	r3, [r7, #28]
 80061d8:	1ad2      	subs	r2, r2, r3
 80061da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80061dc:	429a      	cmp	r2, r3
 80061de:	d303      	bcc.n	80061e8 <HAL_SPI_TransmitReceive+0x3c0>
 80061e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80061e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061e6:	d102      	bne.n	80061ee <HAL_SPI_TransmitReceive+0x3c6>
 80061e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d103      	bne.n	80061f6 <HAL_SPI_TransmitReceive+0x3ce>
      {
        errorcode = HAL_TIMEOUT;
 80061ee:	2303      	movs	r3, #3
 80061f0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 80061f4:	e01a      	b.n	800622c <HAL_SPI_TransmitReceive+0x404>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80061fa:	b29b      	uxth	r3, r3
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	f47f af5c 	bne.w	80060ba <HAL_SPI_TransmitReceive+0x292>
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006208:	b29b      	uxth	r3, r3
 800620a:	2b00      	cmp	r3, #0
 800620c:	f47f af55 	bne.w	80060ba <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006210:	69fa      	ldr	r2, [r7, #28]
 8006212:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006214:	68f8      	ldr	r0, [r7, #12]
 8006216:	f000 f98d 	bl	8006534 <SPI_EndRxTxTransaction>
 800621a:	4603      	mov	r3, r0
 800621c:	2b00      	cmp	r3, #0
 800621e:	d005      	beq.n	800622c <HAL_SPI_TransmitReceive+0x404>
  {
    errorcode = HAL_ERROR;
 8006220:	2301      	movs	r3, #1
 8006222:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	2220      	movs	r2, #32
 800622a:	661a      	str	r2, [r3, #96]	; 0x60
  }

error :
  hspi->State = HAL_SPI_STATE_READY;
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	2201      	movs	r2, #1
 8006230:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	2200      	movs	r2, #0
 8006238:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800623c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8006240:	4618      	mov	r0, r3
 8006242:	3728      	adds	r7, #40	; 0x28
 8006244:	46bd      	mov	sp, r7
 8006246:	bd80      	pop	{r7, pc}

08006248 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006248:	b580      	push	{r7, lr}
 800624a:	b088      	sub	sp, #32
 800624c:	af00      	add	r7, sp, #0
 800624e:	60f8      	str	r0, [r7, #12]
 8006250:	60b9      	str	r1, [r7, #8]
 8006252:	603b      	str	r3, [r7, #0]
 8006254:	4613      	mov	r3, r2
 8006256:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006258:	f7fc fac2 	bl	80027e0 <HAL_GetTick>
 800625c:	4602      	mov	r2, r0
 800625e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006260:	1a9a      	subs	r2, r3, r2
 8006262:	683b      	ldr	r3, [r7, #0]
 8006264:	4413      	add	r3, r2
 8006266:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006268:	f7fc faba 	bl	80027e0 <HAL_GetTick>
 800626c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800626e:	4b39      	ldr	r3, [pc, #228]	; (8006354 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	015b      	lsls	r3, r3, #5
 8006274:	0d1b      	lsrs	r3, r3, #20
 8006276:	69fa      	ldr	r2, [r7, #28]
 8006278:	fb02 f303 	mul.w	r3, r2, r3
 800627c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800627e:	e054      	b.n	800632a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006280:	683b      	ldr	r3, [r7, #0]
 8006282:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006286:	d050      	beq.n	800632a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006288:	f7fc faaa 	bl	80027e0 <HAL_GetTick>
 800628c:	4602      	mov	r2, r0
 800628e:	69bb      	ldr	r3, [r7, #24]
 8006290:	1ad2      	subs	r2, r2, r3
 8006292:	69fb      	ldr	r3, [r7, #28]
 8006294:	429a      	cmp	r2, r3
 8006296:	d202      	bcs.n	800629e <SPI_WaitFlagStateUntilTimeout+0x56>
 8006298:	69fb      	ldr	r3, [r7, #28]
 800629a:	2b00      	cmp	r3, #0
 800629c:	d13d      	bne.n	800631a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	68fa      	ldr	r2, [r7, #12]
 80062a4:	6812      	ldr	r2, [r2, #0]
 80062a6:	6852      	ldr	r2, [r2, #4]
 80062a8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80062ac:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	685b      	ldr	r3, [r3, #4]
 80062b2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80062b6:	d111      	bne.n	80062dc <SPI_WaitFlagStateUntilTimeout+0x94>
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	689b      	ldr	r3, [r3, #8]
 80062bc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80062c0:	d004      	beq.n	80062cc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	689b      	ldr	r3, [r3, #8]
 80062c6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80062ca:	d107      	bne.n	80062dc <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	68fa      	ldr	r2, [r7, #12]
 80062d2:	6812      	ldr	r2, [r2, #0]
 80062d4:	6812      	ldr	r2, [r2, #0]
 80062d6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80062da:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80062e0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80062e4:	d10f      	bne.n	8006306 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	68fa      	ldr	r2, [r7, #12]
 80062ec:	6812      	ldr	r2, [r2, #0]
 80062ee:	6812      	ldr	r2, [r2, #0]
 80062f0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80062f4:	601a      	str	r2, [r3, #0]
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	68fa      	ldr	r2, [r7, #12]
 80062fc:	6812      	ldr	r2, [r2, #0]
 80062fe:	6812      	ldr	r2, [r2, #0]
 8006300:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006304:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	2201      	movs	r2, #1
 800630a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	2200      	movs	r2, #0
 8006312:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8006316:	2303      	movs	r3, #3
 8006318:	e017      	b.n	800634a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800631a:	697b      	ldr	r3, [r7, #20]
 800631c:	2b00      	cmp	r3, #0
 800631e:	d101      	bne.n	8006324 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006320:	2300      	movs	r3, #0
 8006322:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006324:	697b      	ldr	r3, [r7, #20]
 8006326:	3b01      	subs	r3, #1
 8006328:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	689a      	ldr	r2, [r3, #8]
 8006330:	68bb      	ldr	r3, [r7, #8]
 8006332:	401a      	ands	r2, r3
 8006334:	68bb      	ldr	r3, [r7, #8]
 8006336:	429a      	cmp	r2, r3
 8006338:	bf0c      	ite	eq
 800633a:	2301      	moveq	r3, #1
 800633c:	2300      	movne	r3, #0
 800633e:	b2db      	uxtb	r3, r3
 8006340:	461a      	mov	r2, r3
 8006342:	79fb      	ldrb	r3, [r7, #7]
 8006344:	429a      	cmp	r2, r3
 8006346:	d19b      	bne.n	8006280 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006348:	2300      	movs	r3, #0
}
 800634a:	4618      	mov	r0, r3
 800634c:	3720      	adds	r7, #32
 800634e:	46bd      	mov	sp, r7
 8006350:	bd80      	pop	{r7, pc}
 8006352:	bf00      	nop
 8006354:	20000000 	.word	0x20000000

08006358 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006358:	b580      	push	{r7, lr}
 800635a:	b08a      	sub	sp, #40	; 0x28
 800635c:	af00      	add	r7, sp, #0
 800635e:	60f8      	str	r0, [r7, #12]
 8006360:	60b9      	str	r1, [r7, #8]
 8006362:	607a      	str	r2, [r7, #4]
 8006364:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  * ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8006366:	2300      	movs	r3, #0
 8006368:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800636a:	f7fc fa39 	bl	80027e0 <HAL_GetTick>
 800636e:	4602      	mov	r2, r0
 8006370:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006372:	1a9a      	subs	r2, r3, r2
 8006374:	683b      	ldr	r3, [r7, #0]
 8006376:	4413      	add	r3, r2
 8006378:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 800637a:	f7fc fa31 	bl	80027e0 <HAL_GetTick>
 800637e:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	330c      	adds	r3, #12
 8006386:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8006388:	4b3d      	ldr	r3, [pc, #244]	; (8006480 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800638a:	681a      	ldr	r2, [r3, #0]
 800638c:	4613      	mov	r3, r2
 800638e:	009b      	lsls	r3, r3, #2
 8006390:	4413      	add	r3, r2
 8006392:	00da      	lsls	r2, r3, #3
 8006394:	1ad3      	subs	r3, r2, r3
 8006396:	0d1b      	lsrs	r3, r3, #20
 8006398:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800639a:	fb02 f303 	mul.w	r3, r2, r3
 800639e:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80063a0:	e060      	b.n	8006464 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80063a2:	68bb      	ldr	r3, [r7, #8]
 80063a4:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 80063a8:	d107      	bne.n	80063ba <SPI_WaitFifoStateUntilTimeout+0x62>
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d104      	bne.n	80063ba <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80063b0:	69fb      	ldr	r3, [r7, #28]
 80063b2:	781b      	ldrb	r3, [r3, #0]
 80063b4:	b2db      	uxtb	r3, r3
 80063b6:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80063b8:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80063ba:	683b      	ldr	r3, [r7, #0]
 80063bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80063c0:	d050      	beq.n	8006464 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80063c2:	f7fc fa0d 	bl	80027e0 <HAL_GetTick>
 80063c6:	4602      	mov	r2, r0
 80063c8:	6a3b      	ldr	r3, [r7, #32]
 80063ca:	1ad2      	subs	r2, r2, r3
 80063cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063ce:	429a      	cmp	r2, r3
 80063d0:	d202      	bcs.n	80063d8 <SPI_WaitFifoStateUntilTimeout+0x80>
 80063d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	d13d      	bne.n	8006454 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	68fa      	ldr	r2, [r7, #12]
 80063de:	6812      	ldr	r2, [r2, #0]
 80063e0:	6852      	ldr	r2, [r2, #4]
 80063e2:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80063e6:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	685b      	ldr	r3, [r3, #4]
 80063ec:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80063f0:	d111      	bne.n	8006416 <SPI_WaitFifoStateUntilTimeout+0xbe>
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	689b      	ldr	r3, [r3, #8]
 80063f6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80063fa:	d004      	beq.n	8006406 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	689b      	ldr	r3, [r3, #8]
 8006400:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006404:	d107      	bne.n	8006416 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	68fa      	ldr	r2, [r7, #12]
 800640c:	6812      	ldr	r2, [r2, #0]
 800640e:	6812      	ldr	r2, [r2, #0]
 8006410:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006414:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800641a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800641e:	d10f      	bne.n	8006440 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	68fa      	ldr	r2, [r7, #12]
 8006426:	6812      	ldr	r2, [r2, #0]
 8006428:	6812      	ldr	r2, [r2, #0]
 800642a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800642e:	601a      	str	r2, [r3, #0]
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	68fa      	ldr	r2, [r7, #12]
 8006436:	6812      	ldr	r2, [r2, #0]
 8006438:	6812      	ldr	r2, [r2, #0]
 800643a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800643e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	2201      	movs	r2, #1
 8006444:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	2200      	movs	r2, #0
 800644c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8006450:	2303      	movs	r3, #3
 8006452:	e010      	b.n	8006476 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8006454:	69bb      	ldr	r3, [r7, #24]
 8006456:	2b00      	cmp	r3, #0
 8006458:	d101      	bne.n	800645e <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800645a:	2300      	movs	r3, #0
 800645c:	627b      	str	r3, [r7, #36]	; 0x24
      }      
      count--;
 800645e:	69bb      	ldr	r3, [r7, #24]
 8006460:	3b01      	subs	r3, #1
 8006462:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	689a      	ldr	r2, [r3, #8]
 800646a:	68bb      	ldr	r3, [r7, #8]
 800646c:	401a      	ands	r2, r3
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	429a      	cmp	r2, r3
 8006472:	d196      	bne.n	80063a2 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8006474:	2300      	movs	r3, #0
}
 8006476:	4618      	mov	r0, r3
 8006478:	3728      	adds	r7, #40	; 0x28
 800647a:	46bd      	mov	sp, r7
 800647c:	bd80      	pop	{r7, pc}
 800647e:	bf00      	nop
 8006480:	20000000 	.word	0x20000000

08006484 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8006484:	b580      	push	{r7, lr}
 8006486:	b086      	sub	sp, #24
 8006488:	af02      	add	r7, sp, #8
 800648a:	60f8      	str	r0, [r7, #12]
 800648c:	60b9      	str	r1, [r7, #8]
 800648e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	685b      	ldr	r3, [r3, #4]
 8006494:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006498:	d111      	bne.n	80064be <SPI_EndRxTransaction+0x3a>
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	689b      	ldr	r3, [r3, #8]
 800649e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80064a2:	d004      	beq.n	80064ae <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	689b      	ldr	r3, [r3, #8]
 80064a8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80064ac:	d107      	bne.n	80064be <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	68fa      	ldr	r2, [r7, #12]
 80064b4:	6812      	ldr	r2, [r2, #0]
 80064b6:	6812      	ldr	r2, [r2, #0]
 80064b8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80064bc:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	9300      	str	r3, [sp, #0]
 80064c2:	68bb      	ldr	r3, [r7, #8]
 80064c4:	2200      	movs	r2, #0
 80064c6:	2180      	movs	r1, #128	; 0x80
 80064c8:	68f8      	ldr	r0, [r7, #12]
 80064ca:	f7ff febd 	bl	8006248 <SPI_WaitFlagStateUntilTimeout>
 80064ce:	4603      	mov	r3, r0
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	d007      	beq.n	80064e4 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80064d8:	f043 0220 	orr.w	r2, r3, #32
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80064e0:	2303      	movs	r3, #3
 80064e2:	e023      	b.n	800652c <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	685b      	ldr	r3, [r3, #4]
 80064e8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80064ec:	d11d      	bne.n	800652a <SPI_EndRxTransaction+0xa6>
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	689b      	ldr	r3, [r3, #8]
 80064f2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80064f6:	d004      	beq.n	8006502 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	689b      	ldr	r3, [r3, #8]
 80064fc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006500:	d113      	bne.n	800652a <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	9300      	str	r3, [sp, #0]
 8006506:	68bb      	ldr	r3, [r7, #8]
 8006508:	2200      	movs	r2, #0
 800650a:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800650e:	68f8      	ldr	r0, [r7, #12]
 8006510:	f7ff ff22 	bl	8006358 <SPI_WaitFifoStateUntilTimeout>
 8006514:	4603      	mov	r3, r0
 8006516:	2b00      	cmp	r3, #0
 8006518:	d007      	beq.n	800652a <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800651e:	f043 0220 	orr.w	r2, r3, #32
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 8006526:	2303      	movs	r3, #3
 8006528:	e000      	b.n	800652c <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 800652a:	2300      	movs	r3, #0
}
 800652c:	4618      	mov	r0, r3
 800652e:	3710      	adds	r7, #16
 8006530:	46bd      	mov	sp, r7
 8006532:	bd80      	pop	{r7, pc}

08006534 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006534:	b580      	push	{r7, lr}
 8006536:	b086      	sub	sp, #24
 8006538:	af02      	add	r7, sp, #8
 800653a:	60f8      	str	r0, [r7, #12]
 800653c:	60b9      	str	r1, [r7, #8]
 800653e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	9300      	str	r3, [sp, #0]
 8006544:	68bb      	ldr	r3, [r7, #8]
 8006546:	2200      	movs	r2, #0
 8006548:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 800654c:	68f8      	ldr	r0, [r7, #12]
 800654e:	f7ff ff03 	bl	8006358 <SPI_WaitFifoStateUntilTimeout>
 8006552:	4603      	mov	r3, r0
 8006554:	2b00      	cmp	r3, #0
 8006556:	d007      	beq.n	8006568 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800655c:	f043 0220 	orr.w	r2, r3, #32
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8006564:	2303      	movs	r3, #3
 8006566:	e027      	b.n	80065b8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	9300      	str	r3, [sp, #0]
 800656c:	68bb      	ldr	r3, [r7, #8]
 800656e:	2200      	movs	r2, #0
 8006570:	2180      	movs	r1, #128	; 0x80
 8006572:	68f8      	ldr	r0, [r7, #12]
 8006574:	f7ff fe68 	bl	8006248 <SPI_WaitFlagStateUntilTimeout>
 8006578:	4603      	mov	r3, r0
 800657a:	2b00      	cmp	r3, #0
 800657c:	d007      	beq.n	800658e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006582:	f043 0220 	orr.w	r2, r3, #32
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800658a:	2303      	movs	r3, #3
 800658c:	e014      	b.n	80065b8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	9300      	str	r3, [sp, #0]
 8006592:	68bb      	ldr	r3, [r7, #8]
 8006594:	2200      	movs	r2, #0
 8006596:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800659a:	68f8      	ldr	r0, [r7, #12]
 800659c:	f7ff fedc 	bl	8006358 <SPI_WaitFifoStateUntilTimeout>
 80065a0:	4603      	mov	r3, r0
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d007      	beq.n	80065b6 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80065aa:	f043 0220 	orr.w	r2, r3, #32
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80065b2:	2303      	movs	r3, #3
 80065b4:	e000      	b.n	80065b8 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80065b6:	2300      	movs	r3, #0
}
 80065b8:	4618      	mov	r0, r3
 80065ba:	3710      	adds	r7, #16
 80065bc:	46bd      	mov	sp, r7
 80065be:	bd80      	pop	{r7, pc}

080065c0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80065c0:	b580      	push	{r7, lr}
 80065c2:	b082      	sub	sp, #8
 80065c4:	af00      	add	r7, sp, #0
 80065c6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	d101      	bne.n	80065d2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80065ce:	2301      	movs	r3, #1
 80065d0:	e049      	b.n	8006666 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80065d8:	b2db      	uxtb	r3, r3
 80065da:	2b00      	cmp	r3, #0
 80065dc:	d106      	bne.n	80065ec <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	2200      	movs	r2, #0
 80065e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80065e6:	6878      	ldr	r0, [r7, #4]
 80065e8:	f7fb ff70 	bl	80024cc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	2202      	movs	r2, #2
 80065f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	681a      	ldr	r2, [r3, #0]
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	3304      	adds	r3, #4
 80065fc:	4619      	mov	r1, r3
 80065fe:	4610      	mov	r0, r2
 8006600:	f000 fcea 	bl	8006fd8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	2201      	movs	r2, #1
 8006608:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	2201      	movs	r2, #1
 8006610:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	2201      	movs	r2, #1
 8006618:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	2201      	movs	r2, #1
 8006620:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	2201      	movs	r2, #1
 8006628:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	2201      	movs	r2, #1
 8006630:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	2201      	movs	r2, #1
 8006638:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	2201      	movs	r2, #1
 8006640:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	2201      	movs	r2, #1
 8006648:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	2201      	movs	r2, #1
 8006650:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	2201      	movs	r2, #1
 8006658:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	2201      	movs	r2, #1
 8006660:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006664:	2300      	movs	r3, #0
}
 8006666:	4618      	mov	r0, r3
 8006668:	3708      	adds	r7, #8
 800666a:	46bd      	mov	sp, r7
 800666c:	bd80      	pop	{r7, pc}
	...

08006670 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006670:	b480      	push	{r7}
 8006672:	b085      	sub	sp, #20
 8006674:	af00      	add	r7, sp, #0
 8006676:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800667e:	b2db      	uxtb	r3, r3
 8006680:	2b01      	cmp	r3, #1
 8006682:	d001      	beq.n	8006688 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006684:	2301      	movs	r3, #1
 8006686:	e04a      	b.n	800671e <HAL_TIM_Base_Start_IT+0xae>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	2202      	movs	r2, #2
 800668c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	687a      	ldr	r2, [r7, #4]
 8006696:	6812      	ldr	r2, [r2, #0]
 8006698:	68d2      	ldr	r2, [r2, #12]
 800669a:	f042 0201 	orr.w	r2, r2, #1
 800669e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	4a21      	ldr	r2, [pc, #132]	; (800672c <HAL_TIM_Base_Start_IT+0xbc>)
 80066a6:	4293      	cmp	r3, r2
 80066a8:	d018      	beq.n	80066dc <HAL_TIM_Base_Start_IT+0x6c>
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80066b2:	d013      	beq.n	80066dc <HAL_TIM_Base_Start_IT+0x6c>
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	4a1d      	ldr	r2, [pc, #116]	; (8006730 <HAL_TIM_Base_Start_IT+0xc0>)
 80066ba:	4293      	cmp	r3, r2
 80066bc:	d00e      	beq.n	80066dc <HAL_TIM_Base_Start_IT+0x6c>
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	4a1c      	ldr	r2, [pc, #112]	; (8006734 <HAL_TIM_Base_Start_IT+0xc4>)
 80066c4:	4293      	cmp	r3, r2
 80066c6:	d009      	beq.n	80066dc <HAL_TIM_Base_Start_IT+0x6c>
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	4a1a      	ldr	r2, [pc, #104]	; (8006738 <HAL_TIM_Base_Start_IT+0xc8>)
 80066ce:	4293      	cmp	r3, r2
 80066d0:	d004      	beq.n	80066dc <HAL_TIM_Base_Start_IT+0x6c>
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	4a19      	ldr	r2, [pc, #100]	; (800673c <HAL_TIM_Base_Start_IT+0xcc>)
 80066d8:	4293      	cmp	r3, r2
 80066da:	d115      	bne.n	8006708 <HAL_TIM_Base_Start_IT+0x98>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	689a      	ldr	r2, [r3, #8]
 80066e2:	4b17      	ldr	r3, [pc, #92]	; (8006740 <HAL_TIM_Base_Start_IT+0xd0>)
 80066e4:	4013      	ands	r3, r2
 80066e6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	2b06      	cmp	r3, #6
 80066ec:	d015      	beq.n	800671a <HAL_TIM_Base_Start_IT+0xaa>
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80066f4:	d011      	beq.n	800671a <HAL_TIM_Base_Start_IT+0xaa>
    {
      __HAL_TIM_ENABLE(htim);
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	687a      	ldr	r2, [r7, #4]
 80066fc:	6812      	ldr	r2, [r2, #0]
 80066fe:	6812      	ldr	r2, [r2, #0]
 8006700:	f042 0201 	orr.w	r2, r2, #1
 8006704:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006706:	e008      	b.n	800671a <HAL_TIM_Base_Start_IT+0xaa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	687a      	ldr	r2, [r7, #4]
 800670e:	6812      	ldr	r2, [r2, #0]
 8006710:	6812      	ldr	r2, [r2, #0]
 8006712:	f042 0201 	orr.w	r2, r2, #1
 8006716:	601a      	str	r2, [r3, #0]
 8006718:	e000      	b.n	800671c <HAL_TIM_Base_Start_IT+0xac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800671a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800671c:	2300      	movs	r3, #0
}
 800671e:	4618      	mov	r0, r3
 8006720:	3714      	adds	r7, #20
 8006722:	46bd      	mov	sp, r7
 8006724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006728:	4770      	bx	lr
 800672a:	bf00      	nop
 800672c:	40012c00 	.word	0x40012c00
 8006730:	40000400 	.word	0x40000400
 8006734:	40000800 	.word	0x40000800
 8006738:	40013400 	.word	0x40013400
 800673c:	40014000 	.word	0x40014000
 8006740:	00010007 	.word	0x00010007

08006744 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006744:	b580      	push	{r7, lr}
 8006746:	b082      	sub	sp, #8
 8006748:	af00      	add	r7, sp, #0
 800674a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	2b00      	cmp	r3, #0
 8006750:	d101      	bne.n	8006756 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006752:	2301      	movs	r3, #1
 8006754:	e049      	b.n	80067ea <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800675c:	b2db      	uxtb	r3, r3
 800675e:	2b00      	cmp	r3, #0
 8006760:	d106      	bne.n	8006770 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	2200      	movs	r2, #0
 8006766:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800676a:	6878      	ldr	r0, [r7, #4]
 800676c:	f7fb fe7c 	bl	8002468 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	2202      	movs	r2, #2
 8006774:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	681a      	ldr	r2, [r3, #0]
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	3304      	adds	r3, #4
 8006780:	4619      	mov	r1, r3
 8006782:	4610      	mov	r0, r2
 8006784:	f000 fc28 	bl	8006fd8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	2201      	movs	r2, #1
 800678c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	2201      	movs	r2, #1
 8006794:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	2201      	movs	r2, #1
 800679c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	2201      	movs	r2, #1
 80067a4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	2201      	movs	r2, #1
 80067ac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	2201      	movs	r2, #1
 80067b4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	2201      	movs	r2, #1
 80067bc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	2201      	movs	r2, #1
 80067c4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	2201      	movs	r2, #1
 80067cc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	2201      	movs	r2, #1
 80067d4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	2201      	movs	r2, #1
 80067dc:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	2201      	movs	r2, #1
 80067e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80067e8:	2300      	movs	r3, #0
}
 80067ea:	4618      	mov	r0, r3
 80067ec:	3708      	adds	r7, #8
 80067ee:	46bd      	mov	sp, r7
 80067f0:	bd80      	pop	{r7, pc}
	...

080067f4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80067f4:	b580      	push	{r7, lr}
 80067f6:	b084      	sub	sp, #16
 80067f8:	af00      	add	r7, sp, #0
 80067fa:	6078      	str	r0, [r7, #4]
 80067fc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80067fe:	683b      	ldr	r3, [r7, #0]
 8006800:	2b00      	cmp	r3, #0
 8006802:	d109      	bne.n	8006818 <HAL_TIM_PWM_Start+0x24>
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800680a:	b2db      	uxtb	r3, r3
 800680c:	2b01      	cmp	r3, #1
 800680e:	bf14      	ite	ne
 8006810:	2301      	movne	r3, #1
 8006812:	2300      	moveq	r3, #0
 8006814:	b2db      	uxtb	r3, r3
 8006816:	e03c      	b.n	8006892 <HAL_TIM_PWM_Start+0x9e>
 8006818:	683b      	ldr	r3, [r7, #0]
 800681a:	2b04      	cmp	r3, #4
 800681c:	d109      	bne.n	8006832 <HAL_TIM_PWM_Start+0x3e>
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006824:	b2db      	uxtb	r3, r3
 8006826:	2b01      	cmp	r3, #1
 8006828:	bf14      	ite	ne
 800682a:	2301      	movne	r3, #1
 800682c:	2300      	moveq	r3, #0
 800682e:	b2db      	uxtb	r3, r3
 8006830:	e02f      	b.n	8006892 <HAL_TIM_PWM_Start+0x9e>
 8006832:	683b      	ldr	r3, [r7, #0]
 8006834:	2b08      	cmp	r3, #8
 8006836:	d109      	bne.n	800684c <HAL_TIM_PWM_Start+0x58>
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800683e:	b2db      	uxtb	r3, r3
 8006840:	2b01      	cmp	r3, #1
 8006842:	bf14      	ite	ne
 8006844:	2301      	movne	r3, #1
 8006846:	2300      	moveq	r3, #0
 8006848:	b2db      	uxtb	r3, r3
 800684a:	e022      	b.n	8006892 <HAL_TIM_PWM_Start+0x9e>
 800684c:	683b      	ldr	r3, [r7, #0]
 800684e:	2b0c      	cmp	r3, #12
 8006850:	d109      	bne.n	8006866 <HAL_TIM_PWM_Start+0x72>
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006858:	b2db      	uxtb	r3, r3
 800685a:	2b01      	cmp	r3, #1
 800685c:	bf14      	ite	ne
 800685e:	2301      	movne	r3, #1
 8006860:	2300      	moveq	r3, #0
 8006862:	b2db      	uxtb	r3, r3
 8006864:	e015      	b.n	8006892 <HAL_TIM_PWM_Start+0x9e>
 8006866:	683b      	ldr	r3, [r7, #0]
 8006868:	2b10      	cmp	r3, #16
 800686a:	d109      	bne.n	8006880 <HAL_TIM_PWM_Start+0x8c>
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006872:	b2db      	uxtb	r3, r3
 8006874:	2b01      	cmp	r3, #1
 8006876:	bf14      	ite	ne
 8006878:	2301      	movne	r3, #1
 800687a:	2300      	moveq	r3, #0
 800687c:	b2db      	uxtb	r3, r3
 800687e:	e008      	b.n	8006892 <HAL_TIM_PWM_Start+0x9e>
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8006886:	b2db      	uxtb	r3, r3
 8006888:	2b01      	cmp	r3, #1
 800688a:	bf14      	ite	ne
 800688c:	2301      	movne	r3, #1
 800688e:	2300      	moveq	r3, #0
 8006890:	b2db      	uxtb	r3, r3
 8006892:	2b00      	cmp	r3, #0
 8006894:	d001      	beq.n	800689a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8006896:	2301      	movs	r3, #1
 8006898:	e097      	b.n	80069ca <HAL_TIM_PWM_Start+0x1d6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800689a:	683b      	ldr	r3, [r7, #0]
 800689c:	2b00      	cmp	r3, #0
 800689e:	d104      	bne.n	80068aa <HAL_TIM_PWM_Start+0xb6>
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	2202      	movs	r2, #2
 80068a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80068a8:	e023      	b.n	80068f2 <HAL_TIM_PWM_Start+0xfe>
 80068aa:	683b      	ldr	r3, [r7, #0]
 80068ac:	2b04      	cmp	r3, #4
 80068ae:	d104      	bne.n	80068ba <HAL_TIM_PWM_Start+0xc6>
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	2202      	movs	r2, #2
 80068b4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80068b8:	e01b      	b.n	80068f2 <HAL_TIM_PWM_Start+0xfe>
 80068ba:	683b      	ldr	r3, [r7, #0]
 80068bc:	2b08      	cmp	r3, #8
 80068be:	d104      	bne.n	80068ca <HAL_TIM_PWM_Start+0xd6>
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	2202      	movs	r2, #2
 80068c4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80068c8:	e013      	b.n	80068f2 <HAL_TIM_PWM_Start+0xfe>
 80068ca:	683b      	ldr	r3, [r7, #0]
 80068cc:	2b0c      	cmp	r3, #12
 80068ce:	d104      	bne.n	80068da <HAL_TIM_PWM_Start+0xe6>
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	2202      	movs	r2, #2
 80068d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80068d8:	e00b      	b.n	80068f2 <HAL_TIM_PWM_Start+0xfe>
 80068da:	683b      	ldr	r3, [r7, #0]
 80068dc:	2b10      	cmp	r3, #16
 80068de:	d104      	bne.n	80068ea <HAL_TIM_PWM_Start+0xf6>
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	2202      	movs	r2, #2
 80068e4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80068e8:	e003      	b.n	80068f2 <HAL_TIM_PWM_Start+0xfe>
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	2202      	movs	r2, #2
 80068ee:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	2201      	movs	r2, #1
 80068f8:	6839      	ldr	r1, [r7, #0]
 80068fa:	4618      	mov	r0, r3
 80068fc:	f000 fed2 	bl	80076a4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	4a33      	ldr	r2, [pc, #204]	; (80069d4 <HAL_TIM_PWM_Start+0x1e0>)
 8006906:	4293      	cmp	r3, r2
 8006908:	d013      	beq.n	8006932 <HAL_TIM_PWM_Start+0x13e>
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	4a32      	ldr	r2, [pc, #200]	; (80069d8 <HAL_TIM_PWM_Start+0x1e4>)
 8006910:	4293      	cmp	r3, r2
 8006912:	d00e      	beq.n	8006932 <HAL_TIM_PWM_Start+0x13e>
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	4a30      	ldr	r2, [pc, #192]	; (80069dc <HAL_TIM_PWM_Start+0x1e8>)
 800691a:	4293      	cmp	r3, r2
 800691c:	d009      	beq.n	8006932 <HAL_TIM_PWM_Start+0x13e>
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	4a2f      	ldr	r2, [pc, #188]	; (80069e0 <HAL_TIM_PWM_Start+0x1ec>)
 8006924:	4293      	cmp	r3, r2
 8006926:	d004      	beq.n	8006932 <HAL_TIM_PWM_Start+0x13e>
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	4a2d      	ldr	r2, [pc, #180]	; (80069e4 <HAL_TIM_PWM_Start+0x1f0>)
 800692e:	4293      	cmp	r3, r2
 8006930:	d101      	bne.n	8006936 <HAL_TIM_PWM_Start+0x142>
 8006932:	2301      	movs	r3, #1
 8006934:	e000      	b.n	8006938 <HAL_TIM_PWM_Start+0x144>
 8006936:	2300      	movs	r3, #0
 8006938:	2b00      	cmp	r3, #0
 800693a:	d007      	beq.n	800694c <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	687a      	ldr	r2, [r7, #4]
 8006942:	6812      	ldr	r2, [r2, #0]
 8006944:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8006946:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800694a:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	4a20      	ldr	r2, [pc, #128]	; (80069d4 <HAL_TIM_PWM_Start+0x1e0>)
 8006952:	4293      	cmp	r3, r2
 8006954:	d018      	beq.n	8006988 <HAL_TIM_PWM_Start+0x194>
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800695e:	d013      	beq.n	8006988 <HAL_TIM_PWM_Start+0x194>
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	4a20      	ldr	r2, [pc, #128]	; (80069e8 <HAL_TIM_PWM_Start+0x1f4>)
 8006966:	4293      	cmp	r3, r2
 8006968:	d00e      	beq.n	8006988 <HAL_TIM_PWM_Start+0x194>
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	4a1f      	ldr	r2, [pc, #124]	; (80069ec <HAL_TIM_PWM_Start+0x1f8>)
 8006970:	4293      	cmp	r3, r2
 8006972:	d009      	beq.n	8006988 <HAL_TIM_PWM_Start+0x194>
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	4a17      	ldr	r2, [pc, #92]	; (80069d8 <HAL_TIM_PWM_Start+0x1e4>)
 800697a:	4293      	cmp	r3, r2
 800697c:	d004      	beq.n	8006988 <HAL_TIM_PWM_Start+0x194>
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	4a16      	ldr	r2, [pc, #88]	; (80069dc <HAL_TIM_PWM_Start+0x1e8>)
 8006984:	4293      	cmp	r3, r2
 8006986:	d115      	bne.n	80069b4 <HAL_TIM_PWM_Start+0x1c0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	689a      	ldr	r2, [r3, #8]
 800698e:	4b18      	ldr	r3, [pc, #96]	; (80069f0 <HAL_TIM_PWM_Start+0x1fc>)
 8006990:	4013      	ands	r3, r2
 8006992:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	2b06      	cmp	r3, #6
 8006998:	d015      	beq.n	80069c6 <HAL_TIM_PWM_Start+0x1d2>
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80069a0:	d011      	beq.n	80069c6 <HAL_TIM_PWM_Start+0x1d2>
    {
      __HAL_TIM_ENABLE(htim);
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	687a      	ldr	r2, [r7, #4]
 80069a8:	6812      	ldr	r2, [r2, #0]
 80069aa:	6812      	ldr	r2, [r2, #0]
 80069ac:	f042 0201 	orr.w	r2, r2, #1
 80069b0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80069b2:	e008      	b.n	80069c6 <HAL_TIM_PWM_Start+0x1d2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	687a      	ldr	r2, [r7, #4]
 80069ba:	6812      	ldr	r2, [r2, #0]
 80069bc:	6812      	ldr	r2, [r2, #0]
 80069be:	f042 0201 	orr.w	r2, r2, #1
 80069c2:	601a      	str	r2, [r3, #0]
 80069c4:	e000      	b.n	80069c8 <HAL_TIM_PWM_Start+0x1d4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80069c6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80069c8:	2300      	movs	r3, #0
}
 80069ca:	4618      	mov	r0, r3
 80069cc:	3710      	adds	r7, #16
 80069ce:	46bd      	mov	sp, r7
 80069d0:	bd80      	pop	{r7, pc}
 80069d2:	bf00      	nop
 80069d4:	40012c00 	.word	0x40012c00
 80069d8:	40013400 	.word	0x40013400
 80069dc:	40014000 	.word	0x40014000
 80069e0:	40014400 	.word	0x40014400
 80069e4:	40014800 	.word	0x40014800
 80069e8:	40000400 	.word	0x40000400
 80069ec:	40000800 	.word	0x40000800
 80069f0:	00010007 	.word	0x00010007

080069f4 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80069f4:	b580      	push	{r7, lr}
 80069f6:	b082      	sub	sp, #8
 80069f8:	af00      	add	r7, sp, #0
 80069fa:	6078      	str	r0, [r7, #4]
 80069fc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	2200      	movs	r2, #0
 8006a04:	6839      	ldr	r1, [r7, #0]
 8006a06:	4618      	mov	r0, r3
 8006a08:	f000 fe4c 	bl	80076a4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	4a3e      	ldr	r2, [pc, #248]	; (8006b0c <HAL_TIM_PWM_Stop+0x118>)
 8006a12:	4293      	cmp	r3, r2
 8006a14:	d013      	beq.n	8006a3e <HAL_TIM_PWM_Stop+0x4a>
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	4a3d      	ldr	r2, [pc, #244]	; (8006b10 <HAL_TIM_PWM_Stop+0x11c>)
 8006a1c:	4293      	cmp	r3, r2
 8006a1e:	d00e      	beq.n	8006a3e <HAL_TIM_PWM_Stop+0x4a>
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	4a3b      	ldr	r2, [pc, #236]	; (8006b14 <HAL_TIM_PWM_Stop+0x120>)
 8006a26:	4293      	cmp	r3, r2
 8006a28:	d009      	beq.n	8006a3e <HAL_TIM_PWM_Stop+0x4a>
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	4a3a      	ldr	r2, [pc, #232]	; (8006b18 <HAL_TIM_PWM_Stop+0x124>)
 8006a30:	4293      	cmp	r3, r2
 8006a32:	d004      	beq.n	8006a3e <HAL_TIM_PWM_Stop+0x4a>
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	4a38      	ldr	r2, [pc, #224]	; (8006b1c <HAL_TIM_PWM_Stop+0x128>)
 8006a3a:	4293      	cmp	r3, r2
 8006a3c:	d101      	bne.n	8006a42 <HAL_TIM_PWM_Stop+0x4e>
 8006a3e:	2301      	movs	r3, #1
 8006a40:	e000      	b.n	8006a44 <HAL_TIM_PWM_Stop+0x50>
 8006a42:	2300      	movs	r3, #0
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	d017      	beq.n	8006a78 <HAL_TIM_PWM_Stop+0x84>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	6a1a      	ldr	r2, [r3, #32]
 8006a4e:	f241 1311 	movw	r3, #4369	; 0x1111
 8006a52:	4013      	ands	r3, r2
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	d10f      	bne.n	8006a78 <HAL_TIM_PWM_Stop+0x84>
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	6a1a      	ldr	r2, [r3, #32]
 8006a5e:	f240 4344 	movw	r3, #1092	; 0x444
 8006a62:	4013      	ands	r3, r2
 8006a64:	2b00      	cmp	r3, #0
 8006a66:	d107      	bne.n	8006a78 <HAL_TIM_PWM_Stop+0x84>
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	687a      	ldr	r2, [r7, #4]
 8006a6e:	6812      	ldr	r2, [r2, #0]
 8006a70:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8006a72:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006a76:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	6a1a      	ldr	r2, [r3, #32]
 8006a7e:	f241 1311 	movw	r3, #4369	; 0x1111
 8006a82:	4013      	ands	r3, r2
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	d10f      	bne.n	8006aa8 <HAL_TIM_PWM_Stop+0xb4>
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	6a1a      	ldr	r2, [r3, #32]
 8006a8e:	f240 4344 	movw	r3, #1092	; 0x444
 8006a92:	4013      	ands	r3, r2
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	d107      	bne.n	8006aa8 <HAL_TIM_PWM_Stop+0xb4>
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	687a      	ldr	r2, [r7, #4]
 8006a9e:	6812      	ldr	r2, [r2, #0]
 8006aa0:	6812      	ldr	r2, [r2, #0]
 8006aa2:	f022 0201 	bic.w	r2, r2, #1
 8006aa6:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8006aa8:	683b      	ldr	r3, [r7, #0]
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d104      	bne.n	8006ab8 <HAL_TIM_PWM_Stop+0xc4>
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	2201      	movs	r2, #1
 8006ab2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006ab6:	e023      	b.n	8006b00 <HAL_TIM_PWM_Stop+0x10c>
 8006ab8:	683b      	ldr	r3, [r7, #0]
 8006aba:	2b04      	cmp	r3, #4
 8006abc:	d104      	bne.n	8006ac8 <HAL_TIM_PWM_Stop+0xd4>
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	2201      	movs	r2, #1
 8006ac2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006ac6:	e01b      	b.n	8006b00 <HAL_TIM_PWM_Stop+0x10c>
 8006ac8:	683b      	ldr	r3, [r7, #0]
 8006aca:	2b08      	cmp	r3, #8
 8006acc:	d104      	bne.n	8006ad8 <HAL_TIM_PWM_Stop+0xe4>
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	2201      	movs	r2, #1
 8006ad2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006ad6:	e013      	b.n	8006b00 <HAL_TIM_PWM_Stop+0x10c>
 8006ad8:	683b      	ldr	r3, [r7, #0]
 8006ada:	2b0c      	cmp	r3, #12
 8006adc:	d104      	bne.n	8006ae8 <HAL_TIM_PWM_Stop+0xf4>
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	2201      	movs	r2, #1
 8006ae2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006ae6:	e00b      	b.n	8006b00 <HAL_TIM_PWM_Stop+0x10c>
 8006ae8:	683b      	ldr	r3, [r7, #0]
 8006aea:	2b10      	cmp	r3, #16
 8006aec:	d104      	bne.n	8006af8 <HAL_TIM_PWM_Stop+0x104>
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	2201      	movs	r2, #1
 8006af2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006af6:	e003      	b.n	8006b00 <HAL_TIM_PWM_Stop+0x10c>
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	2201      	movs	r2, #1
 8006afc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Return function status */
  return HAL_OK;
 8006b00:	2300      	movs	r3, #0
}
 8006b02:	4618      	mov	r0, r3
 8006b04:	3708      	adds	r7, #8
 8006b06:	46bd      	mov	sp, r7
 8006b08:	bd80      	pop	{r7, pc}
 8006b0a:	bf00      	nop
 8006b0c:	40012c00 	.word	0x40012c00
 8006b10:	40013400 	.word	0x40013400
 8006b14:	40014000 	.word	0x40014000
 8006b18:	40014400 	.word	0x40014400
 8006b1c:	40014800 	.word	0x40014800

08006b20 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006b20:	b580      	push	{r7, lr}
 8006b22:	b082      	sub	sp, #8
 8006b24:	af00      	add	r7, sp, #0
 8006b26:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	691b      	ldr	r3, [r3, #16]
 8006b2e:	f003 0302 	and.w	r3, r3, #2
 8006b32:	2b02      	cmp	r3, #2
 8006b34:	d122      	bne.n	8006b7c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	68db      	ldr	r3, [r3, #12]
 8006b3c:	f003 0302 	and.w	r3, r3, #2
 8006b40:	2b02      	cmp	r3, #2
 8006b42:	d11b      	bne.n	8006b7c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	f06f 0202 	mvn.w	r2, #2
 8006b4c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	2201      	movs	r2, #1
 8006b52:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	699b      	ldr	r3, [r3, #24]
 8006b5a:	f003 0303 	and.w	r3, r3, #3
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	d003      	beq.n	8006b6a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006b62:	6878      	ldr	r0, [r7, #4]
 8006b64:	f000 fa1a 	bl	8006f9c <HAL_TIM_IC_CaptureCallback>
 8006b68:	e005      	b.n	8006b76 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006b6a:	6878      	ldr	r0, [r7, #4]
 8006b6c:	f000 fa0c 	bl	8006f88 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006b70:	6878      	ldr	r0, [r7, #4]
 8006b72:	f000 fa1d 	bl	8006fb0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	2200      	movs	r2, #0
 8006b7a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	691b      	ldr	r3, [r3, #16]
 8006b82:	f003 0304 	and.w	r3, r3, #4
 8006b86:	2b04      	cmp	r3, #4
 8006b88:	d122      	bne.n	8006bd0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	68db      	ldr	r3, [r3, #12]
 8006b90:	f003 0304 	and.w	r3, r3, #4
 8006b94:	2b04      	cmp	r3, #4
 8006b96:	d11b      	bne.n	8006bd0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	f06f 0204 	mvn.w	r2, #4
 8006ba0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	2202      	movs	r2, #2
 8006ba6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	699b      	ldr	r3, [r3, #24]
 8006bae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	d003      	beq.n	8006bbe <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006bb6:	6878      	ldr	r0, [r7, #4]
 8006bb8:	f000 f9f0 	bl	8006f9c <HAL_TIM_IC_CaptureCallback>
 8006bbc:	e005      	b.n	8006bca <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006bbe:	6878      	ldr	r0, [r7, #4]
 8006bc0:	f000 f9e2 	bl	8006f88 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006bc4:	6878      	ldr	r0, [r7, #4]
 8006bc6:	f000 f9f3 	bl	8006fb0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	2200      	movs	r2, #0
 8006bce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	691b      	ldr	r3, [r3, #16]
 8006bd6:	f003 0308 	and.w	r3, r3, #8
 8006bda:	2b08      	cmp	r3, #8
 8006bdc:	d122      	bne.n	8006c24 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	68db      	ldr	r3, [r3, #12]
 8006be4:	f003 0308 	and.w	r3, r3, #8
 8006be8:	2b08      	cmp	r3, #8
 8006bea:	d11b      	bne.n	8006c24 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	f06f 0208 	mvn.w	r2, #8
 8006bf4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	2204      	movs	r2, #4
 8006bfa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	69db      	ldr	r3, [r3, #28]
 8006c02:	f003 0303 	and.w	r3, r3, #3
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	d003      	beq.n	8006c12 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006c0a:	6878      	ldr	r0, [r7, #4]
 8006c0c:	f000 f9c6 	bl	8006f9c <HAL_TIM_IC_CaptureCallback>
 8006c10:	e005      	b.n	8006c1e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006c12:	6878      	ldr	r0, [r7, #4]
 8006c14:	f000 f9b8 	bl	8006f88 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006c18:	6878      	ldr	r0, [r7, #4]
 8006c1a:	f000 f9c9 	bl	8006fb0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	2200      	movs	r2, #0
 8006c22:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	691b      	ldr	r3, [r3, #16]
 8006c2a:	f003 0310 	and.w	r3, r3, #16
 8006c2e:	2b10      	cmp	r3, #16
 8006c30:	d122      	bne.n	8006c78 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	68db      	ldr	r3, [r3, #12]
 8006c38:	f003 0310 	and.w	r3, r3, #16
 8006c3c:	2b10      	cmp	r3, #16
 8006c3e:	d11b      	bne.n	8006c78 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	f06f 0210 	mvn.w	r2, #16
 8006c48:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	2208      	movs	r2, #8
 8006c4e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	69db      	ldr	r3, [r3, #28]
 8006c56:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	d003      	beq.n	8006c66 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006c5e:	6878      	ldr	r0, [r7, #4]
 8006c60:	f000 f99c 	bl	8006f9c <HAL_TIM_IC_CaptureCallback>
 8006c64:	e005      	b.n	8006c72 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006c66:	6878      	ldr	r0, [r7, #4]
 8006c68:	f000 f98e 	bl	8006f88 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006c6c:	6878      	ldr	r0, [r7, #4]
 8006c6e:	f000 f99f 	bl	8006fb0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	2200      	movs	r2, #0
 8006c76:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	691b      	ldr	r3, [r3, #16]
 8006c7e:	f003 0301 	and.w	r3, r3, #1
 8006c82:	2b01      	cmp	r3, #1
 8006c84:	d10e      	bne.n	8006ca4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	68db      	ldr	r3, [r3, #12]
 8006c8c:	f003 0301 	and.w	r3, r3, #1
 8006c90:	2b01      	cmp	r3, #1
 8006c92:	d107      	bne.n	8006ca4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	f06f 0201 	mvn.w	r2, #1
 8006c9c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006c9e:	6878      	ldr	r0, [r7, #4]
 8006ca0:	f7fa fa26 	bl	80010f0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	691b      	ldr	r3, [r3, #16]
 8006caa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006cae:	2b80      	cmp	r3, #128	; 0x80
 8006cb0:	d10e      	bne.n	8006cd0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	68db      	ldr	r3, [r3, #12]
 8006cb8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006cbc:	2b80      	cmp	r3, #128	; 0x80
 8006cbe:	d107      	bne.n	8006cd0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006cc8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006cca:	6878      	ldr	r0, [r7, #4]
 8006ccc:	f000 fd9a 	bl	8007804 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	691b      	ldr	r3, [r3, #16]
 8006cd6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006cda:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006cde:	d10e      	bne.n	8006cfe <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	68db      	ldr	r3, [r3, #12]
 8006ce6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006cea:	2b80      	cmp	r3, #128	; 0x80
 8006cec:	d107      	bne.n	8006cfe <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8006cf6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006cf8:	6878      	ldr	r0, [r7, #4]
 8006cfa:	f000 fd8d 	bl	8007818 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	691b      	ldr	r3, [r3, #16]
 8006d04:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006d08:	2b40      	cmp	r3, #64	; 0x40
 8006d0a:	d10e      	bne.n	8006d2a <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	68db      	ldr	r3, [r3, #12]
 8006d12:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006d16:	2b40      	cmp	r3, #64	; 0x40
 8006d18:	d107      	bne.n	8006d2a <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006d22:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006d24:	6878      	ldr	r0, [r7, #4]
 8006d26:	f000 f94d 	bl	8006fc4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	691b      	ldr	r3, [r3, #16]
 8006d30:	f003 0320 	and.w	r3, r3, #32
 8006d34:	2b20      	cmp	r3, #32
 8006d36:	d10e      	bne.n	8006d56 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	68db      	ldr	r3, [r3, #12]
 8006d3e:	f003 0320 	and.w	r3, r3, #32
 8006d42:	2b20      	cmp	r3, #32
 8006d44:	d107      	bne.n	8006d56 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	f06f 0220 	mvn.w	r2, #32
 8006d4e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006d50:	6878      	ldr	r0, [r7, #4]
 8006d52:	f000 fd4d 	bl	80077f0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006d56:	bf00      	nop
 8006d58:	3708      	adds	r7, #8
 8006d5a:	46bd      	mov	sp, r7
 8006d5c:	bd80      	pop	{r7, pc}
	...

08006d60 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006d60:	b580      	push	{r7, lr}
 8006d62:	b086      	sub	sp, #24
 8006d64:	af00      	add	r7, sp, #0
 8006d66:	60f8      	str	r0, [r7, #12]
 8006d68:	60b9      	str	r1, [r7, #8]
 8006d6a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006d6c:	2300      	movs	r3, #0
 8006d6e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006d76:	2b01      	cmp	r3, #1
 8006d78:	d101      	bne.n	8006d7e <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006d7a:	2302      	movs	r3, #2
 8006d7c:	e0ff      	b.n	8006f7e <HAL_TIM_PWM_ConfigChannel+0x21e>
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	2201      	movs	r2, #1
 8006d82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	2b14      	cmp	r3, #20
 8006d8a:	f200 80f0 	bhi.w	8006f6e <HAL_TIM_PWM_ConfigChannel+0x20e>
 8006d8e:	a201      	add	r2, pc, #4	; (adr r2, 8006d94 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006d90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d94:	08006de9 	.word	0x08006de9
 8006d98:	08006f6f 	.word	0x08006f6f
 8006d9c:	08006f6f 	.word	0x08006f6f
 8006da0:	08006f6f 	.word	0x08006f6f
 8006da4:	08006e29 	.word	0x08006e29
 8006da8:	08006f6f 	.word	0x08006f6f
 8006dac:	08006f6f 	.word	0x08006f6f
 8006db0:	08006f6f 	.word	0x08006f6f
 8006db4:	08006e6b 	.word	0x08006e6b
 8006db8:	08006f6f 	.word	0x08006f6f
 8006dbc:	08006f6f 	.word	0x08006f6f
 8006dc0:	08006f6f 	.word	0x08006f6f
 8006dc4:	08006eab 	.word	0x08006eab
 8006dc8:	08006f6f 	.word	0x08006f6f
 8006dcc:	08006f6f 	.word	0x08006f6f
 8006dd0:	08006f6f 	.word	0x08006f6f
 8006dd4:	08006eed 	.word	0x08006eed
 8006dd8:	08006f6f 	.word	0x08006f6f
 8006ddc:	08006f6f 	.word	0x08006f6f
 8006de0:	08006f6f 	.word	0x08006f6f
 8006de4:	08006f2d 	.word	0x08006f2d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	68b9      	ldr	r1, [r7, #8]
 8006dee:	4618      	mov	r0, r3
 8006df0:	f000 f982 	bl	80070f8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	68fa      	ldr	r2, [r7, #12]
 8006dfa:	6812      	ldr	r2, [r2, #0]
 8006dfc:	6992      	ldr	r2, [r2, #24]
 8006dfe:	f042 0208 	orr.w	r2, r2, #8
 8006e02:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	68fa      	ldr	r2, [r7, #12]
 8006e0a:	6812      	ldr	r2, [r2, #0]
 8006e0c:	6992      	ldr	r2, [r2, #24]
 8006e0e:	f022 0204 	bic.w	r2, r2, #4
 8006e12:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006e14:	68fb      	ldr	r3, [r7, #12]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	68fa      	ldr	r2, [r7, #12]
 8006e1a:	6812      	ldr	r2, [r2, #0]
 8006e1c:	6991      	ldr	r1, [r2, #24]
 8006e1e:	68ba      	ldr	r2, [r7, #8]
 8006e20:	6912      	ldr	r2, [r2, #16]
 8006e22:	430a      	orrs	r2, r1
 8006e24:	619a      	str	r2, [r3, #24]
      break;
 8006e26:	e0a5      	b.n	8006f74 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	68b9      	ldr	r1, [r7, #8]
 8006e2e:	4618      	mov	r0, r3
 8006e30:	f000 f9f2 	bl	8007218 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	68fa      	ldr	r2, [r7, #12]
 8006e3a:	6812      	ldr	r2, [r2, #0]
 8006e3c:	6992      	ldr	r2, [r2, #24]
 8006e3e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006e42:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	68fa      	ldr	r2, [r7, #12]
 8006e4a:	6812      	ldr	r2, [r2, #0]
 8006e4c:	6992      	ldr	r2, [r2, #24]
 8006e4e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006e52:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	68fa      	ldr	r2, [r7, #12]
 8006e5a:	6812      	ldr	r2, [r2, #0]
 8006e5c:	6991      	ldr	r1, [r2, #24]
 8006e5e:	68ba      	ldr	r2, [r7, #8]
 8006e60:	6912      	ldr	r2, [r2, #16]
 8006e62:	0212      	lsls	r2, r2, #8
 8006e64:	430a      	orrs	r2, r1
 8006e66:	619a      	str	r2, [r3, #24]
      break;
 8006e68:	e084      	b.n	8006f74 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	68b9      	ldr	r1, [r7, #8]
 8006e70:	4618      	mov	r0, r3
 8006e72:	f000 fa5b 	bl	800732c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006e76:	68fb      	ldr	r3, [r7, #12]
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	68fa      	ldr	r2, [r7, #12]
 8006e7c:	6812      	ldr	r2, [r2, #0]
 8006e7e:	69d2      	ldr	r2, [r2, #28]
 8006e80:	f042 0208 	orr.w	r2, r2, #8
 8006e84:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	68fa      	ldr	r2, [r7, #12]
 8006e8c:	6812      	ldr	r2, [r2, #0]
 8006e8e:	69d2      	ldr	r2, [r2, #28]
 8006e90:	f022 0204 	bic.w	r2, r2, #4
 8006e94:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	68fa      	ldr	r2, [r7, #12]
 8006e9c:	6812      	ldr	r2, [r2, #0]
 8006e9e:	69d1      	ldr	r1, [r2, #28]
 8006ea0:	68ba      	ldr	r2, [r7, #8]
 8006ea2:	6912      	ldr	r2, [r2, #16]
 8006ea4:	430a      	orrs	r2, r1
 8006ea6:	61da      	str	r2, [r3, #28]
      break;
 8006ea8:	e064      	b.n	8006f74 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	68b9      	ldr	r1, [r7, #8]
 8006eb0:	4618      	mov	r0, r3
 8006eb2:	f000 fac3 	bl	800743c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	68fa      	ldr	r2, [r7, #12]
 8006ebc:	6812      	ldr	r2, [r2, #0]
 8006ebe:	69d2      	ldr	r2, [r2, #28]
 8006ec0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006ec4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	68fa      	ldr	r2, [r7, #12]
 8006ecc:	6812      	ldr	r2, [r2, #0]
 8006ece:	69d2      	ldr	r2, [r2, #28]
 8006ed0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006ed4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	68fa      	ldr	r2, [r7, #12]
 8006edc:	6812      	ldr	r2, [r2, #0]
 8006ede:	69d1      	ldr	r1, [r2, #28]
 8006ee0:	68ba      	ldr	r2, [r7, #8]
 8006ee2:	6912      	ldr	r2, [r2, #16]
 8006ee4:	0212      	lsls	r2, r2, #8
 8006ee6:	430a      	orrs	r2, r1
 8006ee8:	61da      	str	r2, [r3, #28]
      break;
 8006eea:	e043      	b.n	8006f74 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	68b9      	ldr	r1, [r7, #8]
 8006ef2:	4618      	mov	r0, r3
 8006ef4:	f000 fb0c 	bl	8007510 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	68fa      	ldr	r2, [r7, #12]
 8006efe:	6812      	ldr	r2, [r2, #0]
 8006f00:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8006f02:	f042 0208 	orr.w	r2, r2, #8
 8006f06:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	68fa      	ldr	r2, [r7, #12]
 8006f0e:	6812      	ldr	r2, [r2, #0]
 8006f10:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8006f12:	f022 0204 	bic.w	r2, r2, #4
 8006f16:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	68fa      	ldr	r2, [r7, #12]
 8006f1e:	6812      	ldr	r2, [r2, #0]
 8006f20:	6d51      	ldr	r1, [r2, #84]	; 0x54
 8006f22:	68ba      	ldr	r2, [r7, #8]
 8006f24:	6912      	ldr	r2, [r2, #16]
 8006f26:	430a      	orrs	r2, r1
 8006f28:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8006f2a:	e023      	b.n	8006f74 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	68b9      	ldr	r1, [r7, #8]
 8006f32:	4618      	mov	r0, r3
 8006f34:	f000 fb50 	bl	80075d8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	68fa      	ldr	r2, [r7, #12]
 8006f3e:	6812      	ldr	r2, [r2, #0]
 8006f40:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8006f42:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006f46:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	68fa      	ldr	r2, [r7, #12]
 8006f4e:	6812      	ldr	r2, [r2, #0]
 8006f50:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8006f52:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006f56:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	68fa      	ldr	r2, [r7, #12]
 8006f5e:	6812      	ldr	r2, [r2, #0]
 8006f60:	6d51      	ldr	r1, [r2, #84]	; 0x54
 8006f62:	68ba      	ldr	r2, [r7, #8]
 8006f64:	6912      	ldr	r2, [r2, #16]
 8006f66:	0212      	lsls	r2, r2, #8
 8006f68:	430a      	orrs	r2, r1
 8006f6a:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8006f6c:	e002      	b.n	8006f74 <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 8006f6e:	2301      	movs	r3, #1
 8006f70:	75fb      	strb	r3, [r7, #23]
      break;
 8006f72:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006f74:	68fb      	ldr	r3, [r7, #12]
 8006f76:	2200      	movs	r2, #0
 8006f78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006f7c:	7dfb      	ldrb	r3, [r7, #23]
}
 8006f7e:	4618      	mov	r0, r3
 8006f80:	3718      	adds	r7, #24
 8006f82:	46bd      	mov	sp, r7
 8006f84:	bd80      	pop	{r7, pc}
 8006f86:	bf00      	nop

08006f88 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006f88:	b480      	push	{r7}
 8006f8a:	b083      	sub	sp, #12
 8006f8c:	af00      	add	r7, sp, #0
 8006f8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006f90:	bf00      	nop
 8006f92:	370c      	adds	r7, #12
 8006f94:	46bd      	mov	sp, r7
 8006f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f9a:	4770      	bx	lr

08006f9c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006f9c:	b480      	push	{r7}
 8006f9e:	b083      	sub	sp, #12
 8006fa0:	af00      	add	r7, sp, #0
 8006fa2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006fa4:	bf00      	nop
 8006fa6:	370c      	adds	r7, #12
 8006fa8:	46bd      	mov	sp, r7
 8006faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fae:	4770      	bx	lr

08006fb0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006fb0:	b480      	push	{r7}
 8006fb2:	b083      	sub	sp, #12
 8006fb4:	af00      	add	r7, sp, #0
 8006fb6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006fb8:	bf00      	nop
 8006fba:	370c      	adds	r7, #12
 8006fbc:	46bd      	mov	sp, r7
 8006fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fc2:	4770      	bx	lr

08006fc4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006fc4:	b480      	push	{r7}
 8006fc6:	b083      	sub	sp, #12
 8006fc8:	af00      	add	r7, sp, #0
 8006fca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006fcc:	bf00      	nop
 8006fce:	370c      	adds	r7, #12
 8006fd0:	46bd      	mov	sp, r7
 8006fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fd6:	4770      	bx	lr

08006fd8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006fd8:	b480      	push	{r7}
 8006fda:	b085      	sub	sp, #20
 8006fdc:	af00      	add	r7, sp, #0
 8006fde:	6078      	str	r0, [r7, #4]
 8006fe0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	4a3c      	ldr	r2, [pc, #240]	; (80070dc <TIM_Base_SetConfig+0x104>)
 8006fec:	4293      	cmp	r3, r2
 8006fee:	d00f      	beq.n	8007010 <TIM_Base_SetConfig+0x38>
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006ff6:	d00b      	beq.n	8007010 <TIM_Base_SetConfig+0x38>
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	4a39      	ldr	r2, [pc, #228]	; (80070e0 <TIM_Base_SetConfig+0x108>)
 8006ffc:	4293      	cmp	r3, r2
 8006ffe:	d007      	beq.n	8007010 <TIM_Base_SetConfig+0x38>
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	4a38      	ldr	r2, [pc, #224]	; (80070e4 <TIM_Base_SetConfig+0x10c>)
 8007004:	4293      	cmp	r3, r2
 8007006:	d003      	beq.n	8007010 <TIM_Base_SetConfig+0x38>
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	4a37      	ldr	r2, [pc, #220]	; (80070e8 <TIM_Base_SetConfig+0x110>)
 800700c:	4293      	cmp	r3, r2
 800700e:	d108      	bne.n	8007022 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007010:	68fb      	ldr	r3, [r7, #12]
 8007012:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007016:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007018:	683b      	ldr	r3, [r7, #0]
 800701a:	685b      	ldr	r3, [r3, #4]
 800701c:	68fa      	ldr	r2, [r7, #12]
 800701e:	4313      	orrs	r3, r2
 8007020:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	4a2d      	ldr	r2, [pc, #180]	; (80070dc <TIM_Base_SetConfig+0x104>)
 8007026:	4293      	cmp	r3, r2
 8007028:	d01b      	beq.n	8007062 <TIM_Base_SetConfig+0x8a>
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007030:	d017      	beq.n	8007062 <TIM_Base_SetConfig+0x8a>
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	4a2a      	ldr	r2, [pc, #168]	; (80070e0 <TIM_Base_SetConfig+0x108>)
 8007036:	4293      	cmp	r3, r2
 8007038:	d013      	beq.n	8007062 <TIM_Base_SetConfig+0x8a>
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	4a29      	ldr	r2, [pc, #164]	; (80070e4 <TIM_Base_SetConfig+0x10c>)
 800703e:	4293      	cmp	r3, r2
 8007040:	d00f      	beq.n	8007062 <TIM_Base_SetConfig+0x8a>
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	4a28      	ldr	r2, [pc, #160]	; (80070e8 <TIM_Base_SetConfig+0x110>)
 8007046:	4293      	cmp	r3, r2
 8007048:	d00b      	beq.n	8007062 <TIM_Base_SetConfig+0x8a>
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	4a27      	ldr	r2, [pc, #156]	; (80070ec <TIM_Base_SetConfig+0x114>)
 800704e:	4293      	cmp	r3, r2
 8007050:	d007      	beq.n	8007062 <TIM_Base_SetConfig+0x8a>
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	4a26      	ldr	r2, [pc, #152]	; (80070f0 <TIM_Base_SetConfig+0x118>)
 8007056:	4293      	cmp	r3, r2
 8007058:	d003      	beq.n	8007062 <TIM_Base_SetConfig+0x8a>
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	4a25      	ldr	r2, [pc, #148]	; (80070f4 <TIM_Base_SetConfig+0x11c>)
 800705e:	4293      	cmp	r3, r2
 8007060:	d108      	bne.n	8007074 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007068:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800706a:	683b      	ldr	r3, [r7, #0]
 800706c:	68db      	ldr	r3, [r3, #12]
 800706e:	68fa      	ldr	r2, [r7, #12]
 8007070:	4313      	orrs	r3, r2
 8007072:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800707a:	683b      	ldr	r3, [r7, #0]
 800707c:	695b      	ldr	r3, [r3, #20]
 800707e:	4313      	orrs	r3, r2
 8007080:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	68fa      	ldr	r2, [r7, #12]
 8007086:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007088:	683b      	ldr	r3, [r7, #0]
 800708a:	689a      	ldr	r2, [r3, #8]
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007090:	683b      	ldr	r3, [r7, #0]
 8007092:	681a      	ldr	r2, [r3, #0]
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	4a10      	ldr	r2, [pc, #64]	; (80070dc <TIM_Base_SetConfig+0x104>)
 800709c:	4293      	cmp	r3, r2
 800709e:	d00f      	beq.n	80070c0 <TIM_Base_SetConfig+0xe8>
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	4a11      	ldr	r2, [pc, #68]	; (80070e8 <TIM_Base_SetConfig+0x110>)
 80070a4:	4293      	cmp	r3, r2
 80070a6:	d00b      	beq.n	80070c0 <TIM_Base_SetConfig+0xe8>
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	4a10      	ldr	r2, [pc, #64]	; (80070ec <TIM_Base_SetConfig+0x114>)
 80070ac:	4293      	cmp	r3, r2
 80070ae:	d007      	beq.n	80070c0 <TIM_Base_SetConfig+0xe8>
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	4a0f      	ldr	r2, [pc, #60]	; (80070f0 <TIM_Base_SetConfig+0x118>)
 80070b4:	4293      	cmp	r3, r2
 80070b6:	d003      	beq.n	80070c0 <TIM_Base_SetConfig+0xe8>
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	4a0e      	ldr	r2, [pc, #56]	; (80070f4 <TIM_Base_SetConfig+0x11c>)
 80070bc:	4293      	cmp	r3, r2
 80070be:	d103      	bne.n	80070c8 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80070c0:	683b      	ldr	r3, [r7, #0]
 80070c2:	691a      	ldr	r2, [r3, #16]
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	2201      	movs	r2, #1
 80070cc:	615a      	str	r2, [r3, #20]
}
 80070ce:	bf00      	nop
 80070d0:	3714      	adds	r7, #20
 80070d2:	46bd      	mov	sp, r7
 80070d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070d8:	4770      	bx	lr
 80070da:	bf00      	nop
 80070dc:	40012c00 	.word	0x40012c00
 80070e0:	40000400 	.word	0x40000400
 80070e4:	40000800 	.word	0x40000800
 80070e8:	40013400 	.word	0x40013400
 80070ec:	40014000 	.word	0x40014000
 80070f0:	40014400 	.word	0x40014400
 80070f4:	40014800 	.word	0x40014800

080070f8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80070f8:	b480      	push	{r7}
 80070fa:	b087      	sub	sp, #28
 80070fc:	af00      	add	r7, sp, #0
 80070fe:	6078      	str	r0, [r7, #4]
 8007100:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	6a1b      	ldr	r3, [r3, #32]
 8007106:	f023 0201 	bic.w	r2, r3, #1
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	6a1b      	ldr	r3, [r3, #32]
 8007112:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	685b      	ldr	r3, [r3, #4]
 8007118:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	699b      	ldr	r3, [r3, #24]
 800711e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007126:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800712a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	f023 0303 	bic.w	r3, r3, #3
 8007132:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007134:	683b      	ldr	r3, [r7, #0]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	68fa      	ldr	r2, [r7, #12]
 800713a:	4313      	orrs	r3, r2
 800713c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800713e:	697b      	ldr	r3, [r7, #20]
 8007140:	f023 0302 	bic.w	r3, r3, #2
 8007144:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007146:	683b      	ldr	r3, [r7, #0]
 8007148:	689b      	ldr	r3, [r3, #8]
 800714a:	697a      	ldr	r2, [r7, #20]
 800714c:	4313      	orrs	r3, r2
 800714e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	4a2c      	ldr	r2, [pc, #176]	; (8007204 <TIM_OC1_SetConfig+0x10c>)
 8007154:	4293      	cmp	r3, r2
 8007156:	d00f      	beq.n	8007178 <TIM_OC1_SetConfig+0x80>
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	4a2b      	ldr	r2, [pc, #172]	; (8007208 <TIM_OC1_SetConfig+0x110>)
 800715c:	4293      	cmp	r3, r2
 800715e:	d00b      	beq.n	8007178 <TIM_OC1_SetConfig+0x80>
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	4a2a      	ldr	r2, [pc, #168]	; (800720c <TIM_OC1_SetConfig+0x114>)
 8007164:	4293      	cmp	r3, r2
 8007166:	d007      	beq.n	8007178 <TIM_OC1_SetConfig+0x80>
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	4a29      	ldr	r2, [pc, #164]	; (8007210 <TIM_OC1_SetConfig+0x118>)
 800716c:	4293      	cmp	r3, r2
 800716e:	d003      	beq.n	8007178 <TIM_OC1_SetConfig+0x80>
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	4a28      	ldr	r2, [pc, #160]	; (8007214 <TIM_OC1_SetConfig+0x11c>)
 8007174:	4293      	cmp	r3, r2
 8007176:	d10c      	bne.n	8007192 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007178:	697b      	ldr	r3, [r7, #20]
 800717a:	f023 0308 	bic.w	r3, r3, #8
 800717e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007180:	683b      	ldr	r3, [r7, #0]
 8007182:	68db      	ldr	r3, [r3, #12]
 8007184:	697a      	ldr	r2, [r7, #20]
 8007186:	4313      	orrs	r3, r2
 8007188:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800718a:	697b      	ldr	r3, [r7, #20]
 800718c:	f023 0304 	bic.w	r3, r3, #4
 8007190:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	4a1b      	ldr	r2, [pc, #108]	; (8007204 <TIM_OC1_SetConfig+0x10c>)
 8007196:	4293      	cmp	r3, r2
 8007198:	d00f      	beq.n	80071ba <TIM_OC1_SetConfig+0xc2>
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	4a1a      	ldr	r2, [pc, #104]	; (8007208 <TIM_OC1_SetConfig+0x110>)
 800719e:	4293      	cmp	r3, r2
 80071a0:	d00b      	beq.n	80071ba <TIM_OC1_SetConfig+0xc2>
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	4a19      	ldr	r2, [pc, #100]	; (800720c <TIM_OC1_SetConfig+0x114>)
 80071a6:	4293      	cmp	r3, r2
 80071a8:	d007      	beq.n	80071ba <TIM_OC1_SetConfig+0xc2>
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	4a18      	ldr	r2, [pc, #96]	; (8007210 <TIM_OC1_SetConfig+0x118>)
 80071ae:	4293      	cmp	r3, r2
 80071b0:	d003      	beq.n	80071ba <TIM_OC1_SetConfig+0xc2>
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	4a17      	ldr	r2, [pc, #92]	; (8007214 <TIM_OC1_SetConfig+0x11c>)
 80071b6:	4293      	cmp	r3, r2
 80071b8:	d111      	bne.n	80071de <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80071ba:	693b      	ldr	r3, [r7, #16]
 80071bc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80071c0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80071c2:	693b      	ldr	r3, [r7, #16]
 80071c4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80071c8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80071ca:	683b      	ldr	r3, [r7, #0]
 80071cc:	695b      	ldr	r3, [r3, #20]
 80071ce:	693a      	ldr	r2, [r7, #16]
 80071d0:	4313      	orrs	r3, r2
 80071d2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80071d4:	683b      	ldr	r3, [r7, #0]
 80071d6:	699b      	ldr	r3, [r3, #24]
 80071d8:	693a      	ldr	r2, [r7, #16]
 80071da:	4313      	orrs	r3, r2
 80071dc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	693a      	ldr	r2, [r7, #16]
 80071e2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	68fa      	ldr	r2, [r7, #12]
 80071e8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80071ea:	683b      	ldr	r3, [r7, #0]
 80071ec:	685a      	ldr	r2, [r3, #4]
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	697a      	ldr	r2, [r7, #20]
 80071f6:	621a      	str	r2, [r3, #32]
}
 80071f8:	bf00      	nop
 80071fa:	371c      	adds	r7, #28
 80071fc:	46bd      	mov	sp, r7
 80071fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007202:	4770      	bx	lr
 8007204:	40012c00 	.word	0x40012c00
 8007208:	40013400 	.word	0x40013400
 800720c:	40014000 	.word	0x40014000
 8007210:	40014400 	.word	0x40014400
 8007214:	40014800 	.word	0x40014800

08007218 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007218:	b480      	push	{r7}
 800721a:	b087      	sub	sp, #28
 800721c:	af00      	add	r7, sp, #0
 800721e:	6078      	str	r0, [r7, #4]
 8007220:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	6a1b      	ldr	r3, [r3, #32]
 8007226:	f023 0210 	bic.w	r2, r3, #16
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	6a1b      	ldr	r3, [r3, #32]
 8007232:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	685b      	ldr	r3, [r3, #4]
 8007238:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	699b      	ldr	r3, [r3, #24]
 800723e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007240:	68fb      	ldr	r3, [r7, #12]
 8007242:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007246:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800724a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007252:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007254:	683b      	ldr	r3, [r7, #0]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	021b      	lsls	r3, r3, #8
 800725a:	68fa      	ldr	r2, [r7, #12]
 800725c:	4313      	orrs	r3, r2
 800725e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007260:	697b      	ldr	r3, [r7, #20]
 8007262:	f023 0320 	bic.w	r3, r3, #32
 8007266:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007268:	683b      	ldr	r3, [r7, #0]
 800726a:	689b      	ldr	r3, [r3, #8]
 800726c:	011b      	lsls	r3, r3, #4
 800726e:	697a      	ldr	r2, [r7, #20]
 8007270:	4313      	orrs	r3, r2
 8007272:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	4a28      	ldr	r2, [pc, #160]	; (8007318 <TIM_OC2_SetConfig+0x100>)
 8007278:	4293      	cmp	r3, r2
 800727a:	d003      	beq.n	8007284 <TIM_OC2_SetConfig+0x6c>
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	4a27      	ldr	r2, [pc, #156]	; (800731c <TIM_OC2_SetConfig+0x104>)
 8007280:	4293      	cmp	r3, r2
 8007282:	d10d      	bne.n	80072a0 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007284:	697b      	ldr	r3, [r7, #20]
 8007286:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800728a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800728c:	683b      	ldr	r3, [r7, #0]
 800728e:	68db      	ldr	r3, [r3, #12]
 8007290:	011b      	lsls	r3, r3, #4
 8007292:	697a      	ldr	r2, [r7, #20]
 8007294:	4313      	orrs	r3, r2
 8007296:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007298:	697b      	ldr	r3, [r7, #20]
 800729a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800729e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	4a1d      	ldr	r2, [pc, #116]	; (8007318 <TIM_OC2_SetConfig+0x100>)
 80072a4:	4293      	cmp	r3, r2
 80072a6:	d00f      	beq.n	80072c8 <TIM_OC2_SetConfig+0xb0>
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	4a1c      	ldr	r2, [pc, #112]	; (800731c <TIM_OC2_SetConfig+0x104>)
 80072ac:	4293      	cmp	r3, r2
 80072ae:	d00b      	beq.n	80072c8 <TIM_OC2_SetConfig+0xb0>
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	4a1b      	ldr	r2, [pc, #108]	; (8007320 <TIM_OC2_SetConfig+0x108>)
 80072b4:	4293      	cmp	r3, r2
 80072b6:	d007      	beq.n	80072c8 <TIM_OC2_SetConfig+0xb0>
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	4a1a      	ldr	r2, [pc, #104]	; (8007324 <TIM_OC2_SetConfig+0x10c>)
 80072bc:	4293      	cmp	r3, r2
 80072be:	d003      	beq.n	80072c8 <TIM_OC2_SetConfig+0xb0>
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	4a19      	ldr	r2, [pc, #100]	; (8007328 <TIM_OC2_SetConfig+0x110>)
 80072c4:	4293      	cmp	r3, r2
 80072c6:	d113      	bne.n	80072f0 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80072c8:	693b      	ldr	r3, [r7, #16]
 80072ca:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80072ce:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80072d0:	693b      	ldr	r3, [r7, #16]
 80072d2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80072d6:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80072d8:	683b      	ldr	r3, [r7, #0]
 80072da:	695b      	ldr	r3, [r3, #20]
 80072dc:	009b      	lsls	r3, r3, #2
 80072de:	693a      	ldr	r2, [r7, #16]
 80072e0:	4313      	orrs	r3, r2
 80072e2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80072e4:	683b      	ldr	r3, [r7, #0]
 80072e6:	699b      	ldr	r3, [r3, #24]
 80072e8:	009b      	lsls	r3, r3, #2
 80072ea:	693a      	ldr	r2, [r7, #16]
 80072ec:	4313      	orrs	r3, r2
 80072ee:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	693a      	ldr	r2, [r7, #16]
 80072f4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	68fa      	ldr	r2, [r7, #12]
 80072fa:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80072fc:	683b      	ldr	r3, [r7, #0]
 80072fe:	685a      	ldr	r2, [r3, #4]
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	697a      	ldr	r2, [r7, #20]
 8007308:	621a      	str	r2, [r3, #32]
}
 800730a:	bf00      	nop
 800730c:	371c      	adds	r7, #28
 800730e:	46bd      	mov	sp, r7
 8007310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007314:	4770      	bx	lr
 8007316:	bf00      	nop
 8007318:	40012c00 	.word	0x40012c00
 800731c:	40013400 	.word	0x40013400
 8007320:	40014000 	.word	0x40014000
 8007324:	40014400 	.word	0x40014400
 8007328:	40014800 	.word	0x40014800

0800732c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800732c:	b480      	push	{r7}
 800732e:	b087      	sub	sp, #28
 8007330:	af00      	add	r7, sp, #0
 8007332:	6078      	str	r0, [r7, #4]
 8007334:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	6a1b      	ldr	r3, [r3, #32]
 800733a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	6a1b      	ldr	r3, [r3, #32]
 8007346:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	685b      	ldr	r3, [r3, #4]
 800734c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	69db      	ldr	r3, [r3, #28]
 8007352:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800735a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800735e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	f023 0303 	bic.w	r3, r3, #3
 8007366:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007368:	683b      	ldr	r3, [r7, #0]
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	68fa      	ldr	r2, [r7, #12]
 800736e:	4313      	orrs	r3, r2
 8007370:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007372:	697b      	ldr	r3, [r7, #20]
 8007374:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007378:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800737a:	683b      	ldr	r3, [r7, #0]
 800737c:	689b      	ldr	r3, [r3, #8]
 800737e:	021b      	lsls	r3, r3, #8
 8007380:	697a      	ldr	r2, [r7, #20]
 8007382:	4313      	orrs	r3, r2
 8007384:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	4a27      	ldr	r2, [pc, #156]	; (8007428 <TIM_OC3_SetConfig+0xfc>)
 800738a:	4293      	cmp	r3, r2
 800738c:	d003      	beq.n	8007396 <TIM_OC3_SetConfig+0x6a>
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	4a26      	ldr	r2, [pc, #152]	; (800742c <TIM_OC3_SetConfig+0x100>)
 8007392:	4293      	cmp	r3, r2
 8007394:	d10d      	bne.n	80073b2 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007396:	697b      	ldr	r3, [r7, #20]
 8007398:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800739c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800739e:	683b      	ldr	r3, [r7, #0]
 80073a0:	68db      	ldr	r3, [r3, #12]
 80073a2:	021b      	lsls	r3, r3, #8
 80073a4:	697a      	ldr	r2, [r7, #20]
 80073a6:	4313      	orrs	r3, r2
 80073a8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80073aa:	697b      	ldr	r3, [r7, #20]
 80073ac:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80073b0:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	4a1c      	ldr	r2, [pc, #112]	; (8007428 <TIM_OC3_SetConfig+0xfc>)
 80073b6:	4293      	cmp	r3, r2
 80073b8:	d00f      	beq.n	80073da <TIM_OC3_SetConfig+0xae>
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	4a1b      	ldr	r2, [pc, #108]	; (800742c <TIM_OC3_SetConfig+0x100>)
 80073be:	4293      	cmp	r3, r2
 80073c0:	d00b      	beq.n	80073da <TIM_OC3_SetConfig+0xae>
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	4a1a      	ldr	r2, [pc, #104]	; (8007430 <TIM_OC3_SetConfig+0x104>)
 80073c6:	4293      	cmp	r3, r2
 80073c8:	d007      	beq.n	80073da <TIM_OC3_SetConfig+0xae>
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	4a19      	ldr	r2, [pc, #100]	; (8007434 <TIM_OC3_SetConfig+0x108>)
 80073ce:	4293      	cmp	r3, r2
 80073d0:	d003      	beq.n	80073da <TIM_OC3_SetConfig+0xae>
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	4a18      	ldr	r2, [pc, #96]	; (8007438 <TIM_OC3_SetConfig+0x10c>)
 80073d6:	4293      	cmp	r3, r2
 80073d8:	d113      	bne.n	8007402 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80073da:	693b      	ldr	r3, [r7, #16]
 80073dc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80073e0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80073e2:	693b      	ldr	r3, [r7, #16]
 80073e4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80073e8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80073ea:	683b      	ldr	r3, [r7, #0]
 80073ec:	695b      	ldr	r3, [r3, #20]
 80073ee:	011b      	lsls	r3, r3, #4
 80073f0:	693a      	ldr	r2, [r7, #16]
 80073f2:	4313      	orrs	r3, r2
 80073f4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80073f6:	683b      	ldr	r3, [r7, #0]
 80073f8:	699b      	ldr	r3, [r3, #24]
 80073fa:	011b      	lsls	r3, r3, #4
 80073fc:	693a      	ldr	r2, [r7, #16]
 80073fe:	4313      	orrs	r3, r2
 8007400:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	693a      	ldr	r2, [r7, #16]
 8007406:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	68fa      	ldr	r2, [r7, #12]
 800740c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800740e:	683b      	ldr	r3, [r7, #0]
 8007410:	685a      	ldr	r2, [r3, #4]
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	697a      	ldr	r2, [r7, #20]
 800741a:	621a      	str	r2, [r3, #32]
}
 800741c:	bf00      	nop
 800741e:	371c      	adds	r7, #28
 8007420:	46bd      	mov	sp, r7
 8007422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007426:	4770      	bx	lr
 8007428:	40012c00 	.word	0x40012c00
 800742c:	40013400 	.word	0x40013400
 8007430:	40014000 	.word	0x40014000
 8007434:	40014400 	.word	0x40014400
 8007438:	40014800 	.word	0x40014800

0800743c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800743c:	b480      	push	{r7}
 800743e:	b087      	sub	sp, #28
 8007440:	af00      	add	r7, sp, #0
 8007442:	6078      	str	r0, [r7, #4]
 8007444:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	6a1b      	ldr	r3, [r3, #32]
 800744a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	6a1b      	ldr	r3, [r3, #32]
 8007456:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	685b      	ldr	r3, [r3, #4]
 800745c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	69db      	ldr	r3, [r3, #28]
 8007462:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800746a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800746e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007470:	68fb      	ldr	r3, [r7, #12]
 8007472:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007476:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007478:	683b      	ldr	r3, [r7, #0]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	021b      	lsls	r3, r3, #8
 800747e:	68fa      	ldr	r2, [r7, #12]
 8007480:	4313      	orrs	r3, r2
 8007482:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007484:	693b      	ldr	r3, [r7, #16]
 8007486:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800748a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800748c:	683b      	ldr	r3, [r7, #0]
 800748e:	689b      	ldr	r3, [r3, #8]
 8007490:	031b      	lsls	r3, r3, #12
 8007492:	693a      	ldr	r2, [r7, #16]
 8007494:	4313      	orrs	r3, r2
 8007496:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	4a18      	ldr	r2, [pc, #96]	; (80074fc <TIM_OC4_SetConfig+0xc0>)
 800749c:	4293      	cmp	r3, r2
 800749e:	d00f      	beq.n	80074c0 <TIM_OC4_SetConfig+0x84>
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	4a17      	ldr	r2, [pc, #92]	; (8007500 <TIM_OC4_SetConfig+0xc4>)
 80074a4:	4293      	cmp	r3, r2
 80074a6:	d00b      	beq.n	80074c0 <TIM_OC4_SetConfig+0x84>
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	4a16      	ldr	r2, [pc, #88]	; (8007504 <TIM_OC4_SetConfig+0xc8>)
 80074ac:	4293      	cmp	r3, r2
 80074ae:	d007      	beq.n	80074c0 <TIM_OC4_SetConfig+0x84>
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	4a15      	ldr	r2, [pc, #84]	; (8007508 <TIM_OC4_SetConfig+0xcc>)
 80074b4:	4293      	cmp	r3, r2
 80074b6:	d003      	beq.n	80074c0 <TIM_OC4_SetConfig+0x84>
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	4a14      	ldr	r2, [pc, #80]	; (800750c <TIM_OC4_SetConfig+0xd0>)
 80074bc:	4293      	cmp	r3, r2
 80074be:	d109      	bne.n	80074d4 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80074c0:	697b      	ldr	r3, [r7, #20]
 80074c2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80074c6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80074c8:	683b      	ldr	r3, [r7, #0]
 80074ca:	695b      	ldr	r3, [r3, #20]
 80074cc:	019b      	lsls	r3, r3, #6
 80074ce:	697a      	ldr	r2, [r7, #20]
 80074d0:	4313      	orrs	r3, r2
 80074d2:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	697a      	ldr	r2, [r7, #20]
 80074d8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	68fa      	ldr	r2, [r7, #12]
 80074de:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80074e0:	683b      	ldr	r3, [r7, #0]
 80074e2:	685a      	ldr	r2, [r3, #4]
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	693a      	ldr	r2, [r7, #16]
 80074ec:	621a      	str	r2, [r3, #32]
}
 80074ee:	bf00      	nop
 80074f0:	371c      	adds	r7, #28
 80074f2:	46bd      	mov	sp, r7
 80074f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074f8:	4770      	bx	lr
 80074fa:	bf00      	nop
 80074fc:	40012c00 	.word	0x40012c00
 8007500:	40013400 	.word	0x40013400
 8007504:	40014000 	.word	0x40014000
 8007508:	40014400 	.word	0x40014400
 800750c:	40014800 	.word	0x40014800

08007510 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8007510:	b480      	push	{r7}
 8007512:	b087      	sub	sp, #28
 8007514:	af00      	add	r7, sp, #0
 8007516:	6078      	str	r0, [r7, #4]
 8007518:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	6a1b      	ldr	r3, [r3, #32]
 800751e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	6a1b      	ldr	r3, [r3, #32]
 800752a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	685b      	ldr	r3, [r3, #4]
 8007530:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007536:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800753e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007542:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007544:	683b      	ldr	r3, [r7, #0]
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	68fa      	ldr	r2, [r7, #12]
 800754a:	4313      	orrs	r3, r2
 800754c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800754e:	693b      	ldr	r3, [r7, #16]
 8007550:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8007554:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8007556:	683b      	ldr	r3, [r7, #0]
 8007558:	689b      	ldr	r3, [r3, #8]
 800755a:	041b      	lsls	r3, r3, #16
 800755c:	693a      	ldr	r2, [r7, #16]
 800755e:	4313      	orrs	r3, r2
 8007560:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	4a17      	ldr	r2, [pc, #92]	; (80075c4 <TIM_OC5_SetConfig+0xb4>)
 8007566:	4293      	cmp	r3, r2
 8007568:	d00f      	beq.n	800758a <TIM_OC5_SetConfig+0x7a>
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	4a16      	ldr	r2, [pc, #88]	; (80075c8 <TIM_OC5_SetConfig+0xb8>)
 800756e:	4293      	cmp	r3, r2
 8007570:	d00b      	beq.n	800758a <TIM_OC5_SetConfig+0x7a>
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	4a15      	ldr	r2, [pc, #84]	; (80075cc <TIM_OC5_SetConfig+0xbc>)
 8007576:	4293      	cmp	r3, r2
 8007578:	d007      	beq.n	800758a <TIM_OC5_SetConfig+0x7a>
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	4a14      	ldr	r2, [pc, #80]	; (80075d0 <TIM_OC5_SetConfig+0xc0>)
 800757e:	4293      	cmp	r3, r2
 8007580:	d003      	beq.n	800758a <TIM_OC5_SetConfig+0x7a>
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	4a13      	ldr	r2, [pc, #76]	; (80075d4 <TIM_OC5_SetConfig+0xc4>)
 8007586:	4293      	cmp	r3, r2
 8007588:	d109      	bne.n	800759e <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800758a:	697b      	ldr	r3, [r7, #20]
 800758c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007590:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8007592:	683b      	ldr	r3, [r7, #0]
 8007594:	695b      	ldr	r3, [r3, #20]
 8007596:	021b      	lsls	r3, r3, #8
 8007598:	697a      	ldr	r2, [r7, #20]
 800759a:	4313      	orrs	r3, r2
 800759c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	697a      	ldr	r2, [r7, #20]
 80075a2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	68fa      	ldr	r2, [r7, #12]
 80075a8:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80075aa:	683b      	ldr	r3, [r7, #0]
 80075ac:	685a      	ldr	r2, [r3, #4]
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	693a      	ldr	r2, [r7, #16]
 80075b6:	621a      	str	r2, [r3, #32]
}
 80075b8:	bf00      	nop
 80075ba:	371c      	adds	r7, #28
 80075bc:	46bd      	mov	sp, r7
 80075be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075c2:	4770      	bx	lr
 80075c4:	40012c00 	.word	0x40012c00
 80075c8:	40013400 	.word	0x40013400
 80075cc:	40014000 	.word	0x40014000
 80075d0:	40014400 	.word	0x40014400
 80075d4:	40014800 	.word	0x40014800

080075d8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80075d8:	b480      	push	{r7}
 80075da:	b087      	sub	sp, #28
 80075dc:	af00      	add	r7, sp, #0
 80075de:	6078      	str	r0, [r7, #4]
 80075e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	6a1b      	ldr	r3, [r3, #32]
 80075e6:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	6a1b      	ldr	r3, [r3, #32]
 80075f2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	685b      	ldr	r3, [r3, #4]
 80075f8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80075fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007606:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800760a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800760c:	683b      	ldr	r3, [r7, #0]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	021b      	lsls	r3, r3, #8
 8007612:	68fa      	ldr	r2, [r7, #12]
 8007614:	4313      	orrs	r3, r2
 8007616:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8007618:	693b      	ldr	r3, [r7, #16]
 800761a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800761e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8007620:	683b      	ldr	r3, [r7, #0]
 8007622:	689b      	ldr	r3, [r3, #8]
 8007624:	051b      	lsls	r3, r3, #20
 8007626:	693a      	ldr	r2, [r7, #16]
 8007628:	4313      	orrs	r3, r2
 800762a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	4a18      	ldr	r2, [pc, #96]	; (8007690 <TIM_OC6_SetConfig+0xb8>)
 8007630:	4293      	cmp	r3, r2
 8007632:	d00f      	beq.n	8007654 <TIM_OC6_SetConfig+0x7c>
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	4a17      	ldr	r2, [pc, #92]	; (8007694 <TIM_OC6_SetConfig+0xbc>)
 8007638:	4293      	cmp	r3, r2
 800763a:	d00b      	beq.n	8007654 <TIM_OC6_SetConfig+0x7c>
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	4a16      	ldr	r2, [pc, #88]	; (8007698 <TIM_OC6_SetConfig+0xc0>)
 8007640:	4293      	cmp	r3, r2
 8007642:	d007      	beq.n	8007654 <TIM_OC6_SetConfig+0x7c>
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	4a15      	ldr	r2, [pc, #84]	; (800769c <TIM_OC6_SetConfig+0xc4>)
 8007648:	4293      	cmp	r3, r2
 800764a:	d003      	beq.n	8007654 <TIM_OC6_SetConfig+0x7c>
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	4a14      	ldr	r2, [pc, #80]	; (80076a0 <TIM_OC6_SetConfig+0xc8>)
 8007650:	4293      	cmp	r3, r2
 8007652:	d109      	bne.n	8007668 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8007654:	697b      	ldr	r3, [r7, #20]
 8007656:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800765a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800765c:	683b      	ldr	r3, [r7, #0]
 800765e:	695b      	ldr	r3, [r3, #20]
 8007660:	029b      	lsls	r3, r3, #10
 8007662:	697a      	ldr	r2, [r7, #20]
 8007664:	4313      	orrs	r3, r2
 8007666:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	697a      	ldr	r2, [r7, #20]
 800766c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	68fa      	ldr	r2, [r7, #12]
 8007672:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8007674:	683b      	ldr	r3, [r7, #0]
 8007676:	685a      	ldr	r2, [r3, #4]
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	693a      	ldr	r2, [r7, #16]
 8007680:	621a      	str	r2, [r3, #32]
}
 8007682:	bf00      	nop
 8007684:	371c      	adds	r7, #28
 8007686:	46bd      	mov	sp, r7
 8007688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800768c:	4770      	bx	lr
 800768e:	bf00      	nop
 8007690:	40012c00 	.word	0x40012c00
 8007694:	40013400 	.word	0x40013400
 8007698:	40014000 	.word	0x40014000
 800769c:	40014400 	.word	0x40014400
 80076a0:	40014800 	.word	0x40014800

080076a4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80076a4:	b480      	push	{r7}
 80076a6:	b087      	sub	sp, #28
 80076a8:	af00      	add	r7, sp, #0
 80076aa:	60f8      	str	r0, [r7, #12]
 80076ac:	60b9      	str	r1, [r7, #8]
 80076ae:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80076b0:	68bb      	ldr	r3, [r7, #8]
 80076b2:	f003 031f 	and.w	r3, r3, #31
 80076b6:	2201      	movs	r2, #1
 80076b8:	fa02 f303 	lsl.w	r3, r2, r3
 80076bc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	6a1a      	ldr	r2, [r3, #32]
 80076c2:	697b      	ldr	r3, [r7, #20]
 80076c4:	43db      	mvns	r3, r3
 80076c6:	401a      	ands	r2, r3
 80076c8:	68fb      	ldr	r3, [r7, #12]
 80076ca:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80076cc:	68fb      	ldr	r3, [r7, #12]
 80076ce:	6a1a      	ldr	r2, [r3, #32]
 80076d0:	68bb      	ldr	r3, [r7, #8]
 80076d2:	f003 031f 	and.w	r3, r3, #31
 80076d6:	6879      	ldr	r1, [r7, #4]
 80076d8:	fa01 f303 	lsl.w	r3, r1, r3
 80076dc:	431a      	orrs	r2, r3
 80076de:	68fb      	ldr	r3, [r7, #12]
 80076e0:	621a      	str	r2, [r3, #32]
}
 80076e2:	bf00      	nop
 80076e4:	371c      	adds	r7, #28
 80076e6:	46bd      	mov	sp, r7
 80076e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ec:	4770      	bx	lr
	...

080076f0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80076f0:	b480      	push	{r7}
 80076f2:	b085      	sub	sp, #20
 80076f4:	af00      	add	r7, sp, #0
 80076f6:	6078      	str	r0, [r7, #4]
 80076f8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007700:	2b01      	cmp	r3, #1
 8007702:	d101      	bne.n	8007708 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007704:	2302      	movs	r3, #2
 8007706:	e063      	b.n	80077d0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	2201      	movs	r2, #1
 800770c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	2202      	movs	r2, #2
 8007714:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	685b      	ldr	r3, [r3, #4]
 800771e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	689b      	ldr	r3, [r3, #8]
 8007726:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	4a2b      	ldr	r2, [pc, #172]	; (80077dc <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800772e:	4293      	cmp	r3, r2
 8007730:	d004      	beq.n	800773c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	4a2a      	ldr	r2, [pc, #168]	; (80077e0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007738:	4293      	cmp	r3, r2
 800773a:	d108      	bne.n	800774e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8007742:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007744:	683b      	ldr	r3, [r7, #0]
 8007746:	685b      	ldr	r3, [r3, #4]
 8007748:	68fa      	ldr	r2, [r7, #12]
 800774a:	4313      	orrs	r3, r2
 800774c:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007754:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007756:	683b      	ldr	r3, [r7, #0]
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	68fa      	ldr	r2, [r7, #12]
 800775c:	4313      	orrs	r3, r2
 800775e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	68fa      	ldr	r2, [r7, #12]
 8007766:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	4a1b      	ldr	r2, [pc, #108]	; (80077dc <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800776e:	4293      	cmp	r3, r2
 8007770:	d018      	beq.n	80077a4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800777a:	d013      	beq.n	80077a4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	4a18      	ldr	r2, [pc, #96]	; (80077e4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8007782:	4293      	cmp	r3, r2
 8007784:	d00e      	beq.n	80077a4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	4a17      	ldr	r2, [pc, #92]	; (80077e8 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800778c:	4293      	cmp	r3, r2
 800778e:	d009      	beq.n	80077a4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	4a12      	ldr	r2, [pc, #72]	; (80077e0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007796:	4293      	cmp	r3, r2
 8007798:	d004      	beq.n	80077a4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	4a13      	ldr	r2, [pc, #76]	; (80077ec <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80077a0:	4293      	cmp	r3, r2
 80077a2:	d10c      	bne.n	80077be <HAL_TIMEx_MasterConfigSynchronization+0xce>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80077a4:	68bb      	ldr	r3, [r7, #8]
 80077a6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80077aa:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80077ac:	683b      	ldr	r3, [r7, #0]
 80077ae:	689b      	ldr	r3, [r3, #8]
 80077b0:	68ba      	ldr	r2, [r7, #8]
 80077b2:	4313      	orrs	r3, r2
 80077b4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	68ba      	ldr	r2, [r7, #8]
 80077bc:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	2201      	movs	r2, #1
 80077c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	2200      	movs	r2, #0
 80077ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80077ce:	2300      	movs	r3, #0
}
 80077d0:	4618      	mov	r0, r3
 80077d2:	3714      	adds	r7, #20
 80077d4:	46bd      	mov	sp, r7
 80077d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077da:	4770      	bx	lr
 80077dc:	40012c00 	.word	0x40012c00
 80077e0:	40013400 	.word	0x40013400
 80077e4:	40000400 	.word	0x40000400
 80077e8:	40000800 	.word	0x40000800
 80077ec:	40014000 	.word	0x40014000

080077f0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80077f0:	b480      	push	{r7}
 80077f2:	b083      	sub	sp, #12
 80077f4:	af00      	add	r7, sp, #0
 80077f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80077f8:	bf00      	nop
 80077fa:	370c      	adds	r7, #12
 80077fc:	46bd      	mov	sp, r7
 80077fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007802:	4770      	bx	lr

08007804 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007804:	b480      	push	{r7}
 8007806:	b083      	sub	sp, #12
 8007808:	af00      	add	r7, sp, #0
 800780a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800780c:	bf00      	nop
 800780e:	370c      	adds	r7, #12
 8007810:	46bd      	mov	sp, r7
 8007812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007816:	4770      	bx	lr

08007818 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007818:	b480      	push	{r7}
 800781a:	b083      	sub	sp, #12
 800781c:	af00      	add	r7, sp, #0
 800781e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007820:	bf00      	nop
 8007822:	370c      	adds	r7, #12
 8007824:	46bd      	mov	sp, r7
 8007826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800782a:	4770      	bx	lr

0800782c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800782c:	b580      	push	{r7, lr}
 800782e:	b082      	sub	sp, #8
 8007830:	af00      	add	r7, sp, #0
 8007832:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	2b00      	cmp	r3, #0
 8007838:	d101      	bne.n	800783e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800783a:	2301      	movs	r3, #1
 800783c:	e040      	b.n	80078c0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007842:	2b00      	cmp	r3, #0
 8007844:	d106      	bne.n	8007854 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	2200      	movs	r2, #0
 800784a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800784e:	6878      	ldr	r0, [r7, #4]
 8007850:	f7fa fed8 	bl	8002604 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	2224      	movs	r2, #36	; 0x24
 8007858:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	687a      	ldr	r2, [r7, #4]
 8007860:	6812      	ldr	r2, [r2, #0]
 8007862:	6812      	ldr	r2, [r2, #0]
 8007864:	f022 0201 	bic.w	r2, r2, #1
 8007868:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800786a:	6878      	ldr	r0, [r7, #4]
 800786c:	f000 f97e 	bl	8007b6c <UART_SetConfig>
 8007870:	4603      	mov	r3, r0
 8007872:	2b01      	cmp	r3, #1
 8007874:	d101      	bne.n	800787a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8007876:	2301      	movs	r3, #1
 8007878:	e022      	b.n	80078c0 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800787e:	2b00      	cmp	r3, #0
 8007880:	d002      	beq.n	8007888 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8007882:	6878      	ldr	r0, [r7, #4]
 8007884:	f000 fb44 	bl	8007f10 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	687a      	ldr	r2, [r7, #4]
 800788e:	6812      	ldr	r2, [r2, #0]
 8007890:	6852      	ldr	r2, [r2, #4]
 8007892:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007896:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	687a      	ldr	r2, [r7, #4]
 800789e:	6812      	ldr	r2, [r2, #0]
 80078a0:	6892      	ldr	r2, [r2, #8]
 80078a2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80078a6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	687a      	ldr	r2, [r7, #4]
 80078ae:	6812      	ldr	r2, [r2, #0]
 80078b0:	6812      	ldr	r2, [r2, #0]
 80078b2:	f042 0201 	orr.w	r2, r2, #1
 80078b6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80078b8:	6878      	ldr	r0, [r7, #4]
 80078ba:	f000 fbcb 	bl	8008054 <UART_CheckIdleState>
 80078be:	4603      	mov	r3, r0
}
 80078c0:	4618      	mov	r0, r3
 80078c2:	3708      	adds	r7, #8
 80078c4:	46bd      	mov	sp, r7
 80078c6:	bd80      	pop	{r7, pc}

080078c8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80078c8:	b580      	push	{r7, lr}
 80078ca:	b08a      	sub	sp, #40	; 0x28
 80078cc:	af02      	add	r7, sp, #8
 80078ce:	60f8      	str	r0, [r7, #12]
 80078d0:	60b9      	str	r1, [r7, #8]
 80078d2:	603b      	str	r3, [r7, #0]
 80078d4:	4613      	mov	r3, r2
 80078d6:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80078d8:	68fb      	ldr	r3, [r7, #12]
 80078da:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80078dc:	2b20      	cmp	r3, #32
 80078de:	f040 8082 	bne.w	80079e6 <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 80078e2:	68bb      	ldr	r3, [r7, #8]
 80078e4:	2b00      	cmp	r3, #0
 80078e6:	d002      	beq.n	80078ee <HAL_UART_Transmit+0x26>
 80078e8:	88fb      	ldrh	r3, [r7, #6]
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	d101      	bne.n	80078f2 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80078ee:	2301      	movs	r3, #1
 80078f0:	e07a      	b.n	80079e8 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 80078f2:	68fb      	ldr	r3, [r7, #12]
 80078f4:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80078f8:	2b01      	cmp	r3, #1
 80078fa:	d101      	bne.n	8007900 <HAL_UART_Transmit+0x38>
 80078fc:	2302      	movs	r3, #2
 80078fe:	e073      	b.n	80079e8 <HAL_UART_Transmit+0x120>
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	2201      	movs	r2, #1
 8007904:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007908:	68fb      	ldr	r3, [r7, #12]
 800790a:	2200      	movs	r2, #0
 800790c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007910:	68fb      	ldr	r3, [r7, #12]
 8007912:	2221      	movs	r2, #33	; 0x21
 8007914:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007916:	f7fa ff63 	bl	80027e0 <HAL_GetTick>
 800791a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800791c:	68fb      	ldr	r3, [r7, #12]
 800791e:	88fa      	ldrh	r2, [r7, #6]
 8007920:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8007924:	68fb      	ldr	r3, [r7, #12]
 8007926:	88fa      	ldrh	r2, [r7, #6]
 8007928:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	689b      	ldr	r3, [r3, #8]
 8007930:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007934:	d108      	bne.n	8007948 <HAL_UART_Transmit+0x80>
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	691b      	ldr	r3, [r3, #16]
 800793a:	2b00      	cmp	r3, #0
 800793c:	d104      	bne.n	8007948 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 800793e:	2300      	movs	r3, #0
 8007940:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8007942:	68bb      	ldr	r3, [r7, #8]
 8007944:	61bb      	str	r3, [r7, #24]
 8007946:	e003      	b.n	8007950 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8007948:	68bb      	ldr	r3, [r7, #8]
 800794a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800794c:	2300      	movs	r3, #0
 800794e:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8007950:	68fb      	ldr	r3, [r7, #12]
 8007952:	2200      	movs	r2, #0
 8007954:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8007958:	e02d      	b.n	80079b6 <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800795a:	683b      	ldr	r3, [r7, #0]
 800795c:	9300      	str	r3, [sp, #0]
 800795e:	697b      	ldr	r3, [r7, #20]
 8007960:	2200      	movs	r2, #0
 8007962:	2180      	movs	r1, #128	; 0x80
 8007964:	68f8      	ldr	r0, [r7, #12]
 8007966:	f000 fbbe 	bl	80080e6 <UART_WaitOnFlagUntilTimeout>
 800796a:	4603      	mov	r3, r0
 800796c:	2b00      	cmp	r3, #0
 800796e:	d001      	beq.n	8007974 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8007970:	2303      	movs	r3, #3
 8007972:	e039      	b.n	80079e8 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8007974:	69fb      	ldr	r3, [r7, #28]
 8007976:	2b00      	cmp	r3, #0
 8007978:	d10b      	bne.n	8007992 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800797a:	68fb      	ldr	r3, [r7, #12]
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	69ba      	ldr	r2, [r7, #24]
 8007980:	8812      	ldrh	r2, [r2, #0]
 8007982:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007986:	b292      	uxth	r2, r2
 8007988:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800798a:	69bb      	ldr	r3, [r7, #24]
 800798c:	3302      	adds	r3, #2
 800798e:	61bb      	str	r3, [r7, #24]
 8007990:	e008      	b.n	80079a4 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007992:	68fb      	ldr	r3, [r7, #12]
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	69fa      	ldr	r2, [r7, #28]
 8007998:	7812      	ldrb	r2, [r2, #0]
 800799a:	b292      	uxth	r2, r2
 800799c:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800799e:	69fb      	ldr	r3, [r7, #28]
 80079a0:	3301      	adds	r3, #1
 80079a2:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80079a4:	68fb      	ldr	r3, [r7, #12]
 80079a6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80079aa:	b29b      	uxth	r3, r3
 80079ac:	3b01      	subs	r3, #1
 80079ae:	b29a      	uxth	r2, r3
 80079b0:	68fb      	ldr	r3, [r7, #12]
 80079b2:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80079b6:	68fb      	ldr	r3, [r7, #12]
 80079b8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80079bc:	b29b      	uxth	r3, r3
 80079be:	2b00      	cmp	r3, #0
 80079c0:	d1cb      	bne.n	800795a <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80079c2:	683b      	ldr	r3, [r7, #0]
 80079c4:	9300      	str	r3, [sp, #0]
 80079c6:	697b      	ldr	r3, [r7, #20]
 80079c8:	2200      	movs	r2, #0
 80079ca:	2140      	movs	r1, #64	; 0x40
 80079cc:	68f8      	ldr	r0, [r7, #12]
 80079ce:	f000 fb8a 	bl	80080e6 <UART_WaitOnFlagUntilTimeout>
 80079d2:	4603      	mov	r3, r0
 80079d4:	2b00      	cmp	r3, #0
 80079d6:	d001      	beq.n	80079dc <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 80079d8:	2303      	movs	r3, #3
 80079da:	e005      	b.n	80079e8 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80079dc:	68fb      	ldr	r3, [r7, #12]
 80079de:	2220      	movs	r2, #32
 80079e0:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 80079e2:	2300      	movs	r3, #0
 80079e4:	e000      	b.n	80079e8 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 80079e6:	2302      	movs	r3, #2
  }
}
 80079e8:	4618      	mov	r0, r3
 80079ea:	3720      	adds	r7, #32
 80079ec:	46bd      	mov	sp, r7
 80079ee:	bd80      	pop	{r7, pc}

080079f0 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80079f0:	b580      	push	{r7, lr}
 80079f2:	b08a      	sub	sp, #40	; 0x28
 80079f4:	af02      	add	r7, sp, #8
 80079f6:	60f8      	str	r0, [r7, #12]
 80079f8:	60b9      	str	r1, [r7, #8]
 80079fa:	603b      	str	r3, [r7, #0]
 80079fc:	4613      	mov	r3, r2
 80079fe:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007a00:	68fb      	ldr	r3, [r7, #12]
 8007a02:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007a04:	2b20      	cmp	r3, #32
 8007a06:	f040 80ac 	bne.w	8007b62 <HAL_UART_Receive+0x172>
  {
    if ((pData == NULL) || (Size == 0U))
 8007a0a:	68bb      	ldr	r3, [r7, #8]
 8007a0c:	2b00      	cmp	r3, #0
 8007a0e:	d002      	beq.n	8007a16 <HAL_UART_Receive+0x26>
 8007a10:	88fb      	ldrh	r3, [r7, #6]
 8007a12:	2b00      	cmp	r3, #0
 8007a14:	d101      	bne.n	8007a1a <HAL_UART_Receive+0x2a>
    {
      return  HAL_ERROR;
 8007a16:	2301      	movs	r3, #1
 8007a18:	e0a4      	b.n	8007b64 <HAL_UART_Receive+0x174>
    }

    __HAL_LOCK(huart);
 8007a1a:	68fb      	ldr	r3, [r7, #12]
 8007a1c:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8007a20:	2b01      	cmp	r3, #1
 8007a22:	d101      	bne.n	8007a28 <HAL_UART_Receive+0x38>
 8007a24:	2302      	movs	r3, #2
 8007a26:	e09d      	b.n	8007b64 <HAL_UART_Receive+0x174>
 8007a28:	68fb      	ldr	r3, [r7, #12]
 8007a2a:	2201      	movs	r2, #1
 8007a2c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007a30:	68fb      	ldr	r3, [r7, #12]
 8007a32:	2200      	movs	r2, #0
 8007a34:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007a38:	68fb      	ldr	r3, [r7, #12]
 8007a3a:	2222      	movs	r2, #34	; 0x22
 8007a3c:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	2200      	movs	r2, #0
 8007a42:	661a      	str	r2, [r3, #96]	; 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007a44:	f7fa fecc 	bl	80027e0 <HAL_GetTick>
 8007a48:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8007a4a:	68fb      	ldr	r3, [r7, #12]
 8007a4c:	88fa      	ldrh	r2, [r7, #6]
 8007a4e:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 8007a52:	68fb      	ldr	r3, [r7, #12]
 8007a54:	88fa      	ldrh	r2, [r7, #6]
 8007a56:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	689b      	ldr	r3, [r3, #8]
 8007a5e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007a62:	d10e      	bne.n	8007a82 <HAL_UART_Receive+0x92>
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	691b      	ldr	r3, [r3, #16]
 8007a68:	2b00      	cmp	r3, #0
 8007a6a:	d105      	bne.n	8007a78 <HAL_UART_Receive+0x88>
 8007a6c:	68fb      	ldr	r3, [r7, #12]
 8007a6e:	f240 12ff 	movw	r2, #511	; 0x1ff
 8007a72:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007a76:	e01a      	b.n	8007aae <HAL_UART_Receive+0xbe>
 8007a78:	68fb      	ldr	r3, [r7, #12]
 8007a7a:	22ff      	movs	r2, #255	; 0xff
 8007a7c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007a80:	e015      	b.n	8007aae <HAL_UART_Receive+0xbe>
 8007a82:	68fb      	ldr	r3, [r7, #12]
 8007a84:	689b      	ldr	r3, [r3, #8]
 8007a86:	2b00      	cmp	r3, #0
 8007a88:	d10d      	bne.n	8007aa6 <HAL_UART_Receive+0xb6>
 8007a8a:	68fb      	ldr	r3, [r7, #12]
 8007a8c:	691b      	ldr	r3, [r3, #16]
 8007a8e:	2b00      	cmp	r3, #0
 8007a90:	d104      	bne.n	8007a9c <HAL_UART_Receive+0xac>
 8007a92:	68fb      	ldr	r3, [r7, #12]
 8007a94:	22ff      	movs	r2, #255	; 0xff
 8007a96:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007a9a:	e008      	b.n	8007aae <HAL_UART_Receive+0xbe>
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	227f      	movs	r2, #127	; 0x7f
 8007aa0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007aa4:	e003      	b.n	8007aae <HAL_UART_Receive+0xbe>
 8007aa6:	68fb      	ldr	r3, [r7, #12]
 8007aa8:	2200      	movs	r2, #0
 8007aaa:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 8007aae:	68fb      	ldr	r3, [r7, #12]
 8007ab0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8007ab4:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007ab6:	68fb      	ldr	r3, [r7, #12]
 8007ab8:	689b      	ldr	r3, [r3, #8]
 8007aba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007abe:	d108      	bne.n	8007ad2 <HAL_UART_Receive+0xe2>
 8007ac0:	68fb      	ldr	r3, [r7, #12]
 8007ac2:	691b      	ldr	r3, [r3, #16]
 8007ac4:	2b00      	cmp	r3, #0
 8007ac6:	d104      	bne.n	8007ad2 <HAL_UART_Receive+0xe2>
    {
      pdata8bits  = NULL;
 8007ac8:	2300      	movs	r3, #0
 8007aca:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8007acc:	68bb      	ldr	r3, [r7, #8]
 8007ace:	61bb      	str	r3, [r7, #24]
 8007ad0:	e003      	b.n	8007ada <HAL_UART_Receive+0xea>
    }
    else
    {
      pdata8bits  = pData;
 8007ad2:	68bb      	ldr	r3, [r7, #8]
 8007ad4:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007ad6:	2300      	movs	r3, #0
 8007ad8:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	2200      	movs	r2, #0
 8007ade:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8007ae2:	e033      	b.n	8007b4c <HAL_UART_Receive+0x15c>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8007ae4:	683b      	ldr	r3, [r7, #0]
 8007ae6:	9300      	str	r3, [sp, #0]
 8007ae8:	697b      	ldr	r3, [r7, #20]
 8007aea:	2200      	movs	r2, #0
 8007aec:	2120      	movs	r1, #32
 8007aee:	68f8      	ldr	r0, [r7, #12]
 8007af0:	f000 faf9 	bl	80080e6 <UART_WaitOnFlagUntilTimeout>
 8007af4:	4603      	mov	r3, r0
 8007af6:	2b00      	cmp	r3, #0
 8007af8:	d001      	beq.n	8007afe <HAL_UART_Receive+0x10e>
      {
        return HAL_TIMEOUT;
 8007afa:	2303      	movs	r3, #3
 8007afc:	e032      	b.n	8007b64 <HAL_UART_Receive+0x174>
      }
      if (pdata8bits == NULL)
 8007afe:	69fb      	ldr	r3, [r7, #28]
 8007b00:	2b00      	cmp	r3, #0
 8007b02:	d10c      	bne.n	8007b1e <HAL_UART_Receive+0x12e>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8007b0a:	b29a      	uxth	r2, r3
 8007b0c:	8a7b      	ldrh	r3, [r7, #18]
 8007b0e:	4013      	ands	r3, r2
 8007b10:	b29a      	uxth	r2, r3
 8007b12:	69bb      	ldr	r3, [r7, #24]
 8007b14:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8007b16:	69bb      	ldr	r3, [r7, #24]
 8007b18:	3302      	adds	r3, #2
 8007b1a:	61bb      	str	r3, [r7, #24]
 8007b1c:	e00d      	b.n	8007b3a <HAL_UART_Receive+0x14a>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8007b1e:	68fb      	ldr	r3, [r7, #12]
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8007b24:	b29b      	uxth	r3, r3
 8007b26:	b2da      	uxtb	r2, r3
 8007b28:	8a7b      	ldrh	r3, [r7, #18]
 8007b2a:	b2db      	uxtb	r3, r3
 8007b2c:	4013      	ands	r3, r2
 8007b2e:	b2da      	uxtb	r2, r3
 8007b30:	69fb      	ldr	r3, [r7, #28]
 8007b32:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8007b34:	69fb      	ldr	r3, [r7, #28]
 8007b36:	3301      	adds	r3, #1
 8007b38:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8007b3a:	68fb      	ldr	r3, [r7, #12]
 8007b3c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007b40:	b29b      	uxth	r3, r3
 8007b42:	3b01      	subs	r3, #1
 8007b44:	b29a      	uxth	r2, r3
 8007b46:	68fb      	ldr	r3, [r7, #12]
 8007b48:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 8007b4c:	68fb      	ldr	r3, [r7, #12]
 8007b4e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007b52:	b29b      	uxth	r3, r3
 8007b54:	2b00      	cmp	r3, #0
 8007b56:	d1c5      	bne.n	8007ae4 <HAL_UART_Receive+0xf4>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007b58:	68fb      	ldr	r3, [r7, #12]
 8007b5a:	2220      	movs	r2, #32
 8007b5c:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8007b5e:	2300      	movs	r3, #0
 8007b60:	e000      	b.n	8007b64 <HAL_UART_Receive+0x174>
  }
  else
  {
    return HAL_BUSY;
 8007b62:	2302      	movs	r3, #2
  }
}
 8007b64:	4618      	mov	r0, r3
 8007b66:	3720      	adds	r7, #32
 8007b68:	46bd      	mov	sp, r7
 8007b6a:	bd80      	pop	{r7, pc}

08007b6c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007b6c:	b580      	push	{r7, lr}
 8007b6e:	b088      	sub	sp, #32
 8007b70:	af00      	add	r7, sp, #0
 8007b72:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007b74:	2300      	movs	r3, #0
 8007b76:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	689a      	ldr	r2, [r3, #8]
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	691b      	ldr	r3, [r3, #16]
 8007b80:	431a      	orrs	r2, r3
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	695b      	ldr	r3, [r3, #20]
 8007b86:	431a      	orrs	r2, r3
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	69db      	ldr	r3, [r3, #28]
 8007b8c:	4313      	orrs	r3, r2
 8007b8e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	681a      	ldr	r2, [r3, #0]
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8007b9e:	f023 030c 	bic.w	r3, r3, #12
 8007ba2:	6979      	ldr	r1, [r7, #20]
 8007ba4:	430b      	orrs	r3, r1
 8007ba6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	687a      	ldr	r2, [r7, #4]
 8007bae:	6812      	ldr	r2, [r2, #0]
 8007bb0:	6852      	ldr	r2, [r2, #4]
 8007bb2:	f422 5140 	bic.w	r1, r2, #12288	; 0x3000
 8007bb6:	687a      	ldr	r2, [r7, #4]
 8007bb8:	68d2      	ldr	r2, [r2, #12]
 8007bba:	430a      	orrs	r2, r1
 8007bbc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	699b      	ldr	r3, [r3, #24]
 8007bc2:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	6a1b      	ldr	r3, [r3, #32]
 8007bc8:	697a      	ldr	r2, [r7, #20]
 8007bca:	4313      	orrs	r3, r2
 8007bcc:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	687a      	ldr	r2, [r7, #4]
 8007bd4:	6812      	ldr	r2, [r2, #0]
 8007bd6:	6892      	ldr	r2, [r2, #8]
 8007bd8:	f422 6130 	bic.w	r1, r2, #2816	; 0xb00
 8007bdc:	697a      	ldr	r2, [r7, #20]
 8007bde:	430a      	orrs	r2, r1
 8007be0:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	681b      	ldr	r3, [r3, #0]
 8007be6:	4aad      	ldr	r2, [pc, #692]	; (8007e9c <UART_SetConfig+0x330>)
 8007be8:	4293      	cmp	r3, r2
 8007bea:	d121      	bne.n	8007c30 <UART_SetConfig+0xc4>
 8007bec:	4bac      	ldr	r3, [pc, #688]	; (8007ea0 <UART_SetConfig+0x334>)
 8007bee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007bf0:	f003 0303 	and.w	r3, r3, #3
 8007bf4:	2b03      	cmp	r3, #3
 8007bf6:	d817      	bhi.n	8007c28 <UART_SetConfig+0xbc>
 8007bf8:	a201      	add	r2, pc, #4	; (adr r2, 8007c00 <UART_SetConfig+0x94>)
 8007bfa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007bfe:	bf00      	nop
 8007c00:	08007c11 	.word	0x08007c11
 8007c04:	08007c1d 	.word	0x08007c1d
 8007c08:	08007c23 	.word	0x08007c23
 8007c0c:	08007c17 	.word	0x08007c17
 8007c10:	2301      	movs	r3, #1
 8007c12:	77fb      	strb	r3, [r7, #31]
 8007c14:	e0b2      	b.n	8007d7c <UART_SetConfig+0x210>
 8007c16:	2302      	movs	r3, #2
 8007c18:	77fb      	strb	r3, [r7, #31]
 8007c1a:	e0af      	b.n	8007d7c <UART_SetConfig+0x210>
 8007c1c:	2304      	movs	r3, #4
 8007c1e:	77fb      	strb	r3, [r7, #31]
 8007c20:	e0ac      	b.n	8007d7c <UART_SetConfig+0x210>
 8007c22:	2308      	movs	r3, #8
 8007c24:	77fb      	strb	r3, [r7, #31]
 8007c26:	e0a9      	b.n	8007d7c <UART_SetConfig+0x210>
 8007c28:	2310      	movs	r3, #16
 8007c2a:	77fb      	strb	r3, [r7, #31]
 8007c2c:	bf00      	nop
 8007c2e:	e0a5      	b.n	8007d7c <UART_SetConfig+0x210>
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	4a9b      	ldr	r2, [pc, #620]	; (8007ea4 <UART_SetConfig+0x338>)
 8007c36:	4293      	cmp	r3, r2
 8007c38:	d123      	bne.n	8007c82 <UART_SetConfig+0x116>
 8007c3a:	4b99      	ldr	r3, [pc, #612]	; (8007ea0 <UART_SetConfig+0x334>)
 8007c3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007c3e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8007c42:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007c46:	d012      	beq.n	8007c6e <UART_SetConfig+0x102>
 8007c48:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007c4c:	d802      	bhi.n	8007c54 <UART_SetConfig+0xe8>
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	d007      	beq.n	8007c62 <UART_SetConfig+0xf6>
 8007c52:	e012      	b.n	8007c7a <UART_SetConfig+0x10e>
 8007c54:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007c58:	d00c      	beq.n	8007c74 <UART_SetConfig+0x108>
 8007c5a:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8007c5e:	d003      	beq.n	8007c68 <UART_SetConfig+0xfc>
 8007c60:	e00b      	b.n	8007c7a <UART_SetConfig+0x10e>
 8007c62:	2300      	movs	r3, #0
 8007c64:	77fb      	strb	r3, [r7, #31]
 8007c66:	e089      	b.n	8007d7c <UART_SetConfig+0x210>
 8007c68:	2302      	movs	r3, #2
 8007c6a:	77fb      	strb	r3, [r7, #31]
 8007c6c:	e086      	b.n	8007d7c <UART_SetConfig+0x210>
 8007c6e:	2304      	movs	r3, #4
 8007c70:	77fb      	strb	r3, [r7, #31]
 8007c72:	e083      	b.n	8007d7c <UART_SetConfig+0x210>
 8007c74:	2308      	movs	r3, #8
 8007c76:	77fb      	strb	r3, [r7, #31]
 8007c78:	e080      	b.n	8007d7c <UART_SetConfig+0x210>
 8007c7a:	2310      	movs	r3, #16
 8007c7c:	77fb      	strb	r3, [r7, #31]
 8007c7e:	bf00      	nop
 8007c80:	e07c      	b.n	8007d7c <UART_SetConfig+0x210>
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	4a88      	ldr	r2, [pc, #544]	; (8007ea8 <UART_SetConfig+0x33c>)
 8007c88:	4293      	cmp	r3, r2
 8007c8a:	d123      	bne.n	8007cd4 <UART_SetConfig+0x168>
 8007c8c:	4b84      	ldr	r3, [pc, #528]	; (8007ea0 <UART_SetConfig+0x334>)
 8007c8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007c90:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8007c94:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8007c98:	d012      	beq.n	8007cc0 <UART_SetConfig+0x154>
 8007c9a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8007c9e:	d802      	bhi.n	8007ca6 <UART_SetConfig+0x13a>
 8007ca0:	2b00      	cmp	r3, #0
 8007ca2:	d007      	beq.n	8007cb4 <UART_SetConfig+0x148>
 8007ca4:	e012      	b.n	8007ccc <UART_SetConfig+0x160>
 8007ca6:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8007caa:	d00c      	beq.n	8007cc6 <UART_SetConfig+0x15a>
 8007cac:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8007cb0:	d003      	beq.n	8007cba <UART_SetConfig+0x14e>
 8007cb2:	e00b      	b.n	8007ccc <UART_SetConfig+0x160>
 8007cb4:	2300      	movs	r3, #0
 8007cb6:	77fb      	strb	r3, [r7, #31]
 8007cb8:	e060      	b.n	8007d7c <UART_SetConfig+0x210>
 8007cba:	2302      	movs	r3, #2
 8007cbc:	77fb      	strb	r3, [r7, #31]
 8007cbe:	e05d      	b.n	8007d7c <UART_SetConfig+0x210>
 8007cc0:	2304      	movs	r3, #4
 8007cc2:	77fb      	strb	r3, [r7, #31]
 8007cc4:	e05a      	b.n	8007d7c <UART_SetConfig+0x210>
 8007cc6:	2308      	movs	r3, #8
 8007cc8:	77fb      	strb	r3, [r7, #31]
 8007cca:	e057      	b.n	8007d7c <UART_SetConfig+0x210>
 8007ccc:	2310      	movs	r3, #16
 8007cce:	77fb      	strb	r3, [r7, #31]
 8007cd0:	bf00      	nop
 8007cd2:	e053      	b.n	8007d7c <UART_SetConfig+0x210>
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	4a74      	ldr	r2, [pc, #464]	; (8007eac <UART_SetConfig+0x340>)
 8007cda:	4293      	cmp	r3, r2
 8007cdc:	d123      	bne.n	8007d26 <UART_SetConfig+0x1ba>
 8007cde:	4b70      	ldr	r3, [pc, #448]	; (8007ea0 <UART_SetConfig+0x334>)
 8007ce0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007ce2:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8007ce6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007cea:	d012      	beq.n	8007d12 <UART_SetConfig+0x1a6>
 8007cec:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007cf0:	d802      	bhi.n	8007cf8 <UART_SetConfig+0x18c>
 8007cf2:	2b00      	cmp	r3, #0
 8007cf4:	d007      	beq.n	8007d06 <UART_SetConfig+0x19a>
 8007cf6:	e012      	b.n	8007d1e <UART_SetConfig+0x1b2>
 8007cf8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007cfc:	d00c      	beq.n	8007d18 <UART_SetConfig+0x1ac>
 8007cfe:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8007d02:	d003      	beq.n	8007d0c <UART_SetConfig+0x1a0>
 8007d04:	e00b      	b.n	8007d1e <UART_SetConfig+0x1b2>
 8007d06:	2300      	movs	r3, #0
 8007d08:	77fb      	strb	r3, [r7, #31]
 8007d0a:	e037      	b.n	8007d7c <UART_SetConfig+0x210>
 8007d0c:	2302      	movs	r3, #2
 8007d0e:	77fb      	strb	r3, [r7, #31]
 8007d10:	e034      	b.n	8007d7c <UART_SetConfig+0x210>
 8007d12:	2304      	movs	r3, #4
 8007d14:	77fb      	strb	r3, [r7, #31]
 8007d16:	e031      	b.n	8007d7c <UART_SetConfig+0x210>
 8007d18:	2308      	movs	r3, #8
 8007d1a:	77fb      	strb	r3, [r7, #31]
 8007d1c:	e02e      	b.n	8007d7c <UART_SetConfig+0x210>
 8007d1e:	2310      	movs	r3, #16
 8007d20:	77fb      	strb	r3, [r7, #31]
 8007d22:	bf00      	nop
 8007d24:	e02a      	b.n	8007d7c <UART_SetConfig+0x210>
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	4a61      	ldr	r2, [pc, #388]	; (8007eb0 <UART_SetConfig+0x344>)
 8007d2c:	4293      	cmp	r3, r2
 8007d2e:	d123      	bne.n	8007d78 <UART_SetConfig+0x20c>
 8007d30:	4b5b      	ldr	r3, [pc, #364]	; (8007ea0 <UART_SetConfig+0x334>)
 8007d32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007d34:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8007d38:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007d3c:	d012      	beq.n	8007d64 <UART_SetConfig+0x1f8>
 8007d3e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007d42:	d802      	bhi.n	8007d4a <UART_SetConfig+0x1de>
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	d007      	beq.n	8007d58 <UART_SetConfig+0x1ec>
 8007d48:	e012      	b.n	8007d70 <UART_SetConfig+0x204>
 8007d4a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8007d4e:	d00c      	beq.n	8007d6a <UART_SetConfig+0x1fe>
 8007d50:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8007d54:	d003      	beq.n	8007d5e <UART_SetConfig+0x1f2>
 8007d56:	e00b      	b.n	8007d70 <UART_SetConfig+0x204>
 8007d58:	2300      	movs	r3, #0
 8007d5a:	77fb      	strb	r3, [r7, #31]
 8007d5c:	e00e      	b.n	8007d7c <UART_SetConfig+0x210>
 8007d5e:	2302      	movs	r3, #2
 8007d60:	77fb      	strb	r3, [r7, #31]
 8007d62:	e00b      	b.n	8007d7c <UART_SetConfig+0x210>
 8007d64:	2304      	movs	r3, #4
 8007d66:	77fb      	strb	r3, [r7, #31]
 8007d68:	e008      	b.n	8007d7c <UART_SetConfig+0x210>
 8007d6a:	2308      	movs	r3, #8
 8007d6c:	77fb      	strb	r3, [r7, #31]
 8007d6e:	e005      	b.n	8007d7c <UART_SetConfig+0x210>
 8007d70:	2310      	movs	r3, #16
 8007d72:	77fb      	strb	r3, [r7, #31]
 8007d74:	bf00      	nop
 8007d76:	e001      	b.n	8007d7c <UART_SetConfig+0x210>
 8007d78:	2310      	movs	r3, #16
 8007d7a:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	69db      	ldr	r3, [r3, #28]
 8007d80:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007d84:	d15d      	bne.n	8007e42 <UART_SetConfig+0x2d6>
  {
    switch (clocksource)
 8007d86:	7ffb      	ldrb	r3, [r7, #31]
 8007d88:	2b08      	cmp	r3, #8
 8007d8a:	d828      	bhi.n	8007dde <UART_SetConfig+0x272>
 8007d8c:	a201      	add	r2, pc, #4	; (adr r2, 8007d94 <UART_SetConfig+0x228>)
 8007d8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d92:	bf00      	nop
 8007d94:	08007db9 	.word	0x08007db9
 8007d98:	08007dc1 	.word	0x08007dc1
 8007d9c:	08007dc9 	.word	0x08007dc9
 8007da0:	08007ddf 	.word	0x08007ddf
 8007da4:	08007dcf 	.word	0x08007dcf
 8007da8:	08007ddf 	.word	0x08007ddf
 8007dac:	08007ddf 	.word	0x08007ddf
 8007db0:	08007ddf 	.word	0x08007ddf
 8007db4:	08007dd7 	.word	0x08007dd7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007db8:	f7fc ffce 	bl	8004d58 <HAL_RCC_GetPCLK1Freq>
 8007dbc:	61b8      	str	r0, [r7, #24]
        break;
 8007dbe:	e013      	b.n	8007de8 <UART_SetConfig+0x27c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007dc0:	f7fc ffec 	bl	8004d9c <HAL_RCC_GetPCLK2Freq>
 8007dc4:	61b8      	str	r0, [r7, #24]
        break;
 8007dc6:	e00f      	b.n	8007de8 <UART_SetConfig+0x27c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007dc8:	4b3a      	ldr	r3, [pc, #232]	; (8007eb4 <UART_SetConfig+0x348>)
 8007dca:	61bb      	str	r3, [r7, #24]
        break;
 8007dcc:	e00c      	b.n	8007de8 <UART_SetConfig+0x27c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007dce:	f7fc ff4d 	bl	8004c6c <HAL_RCC_GetSysClockFreq>
 8007dd2:	61b8      	str	r0, [r7, #24]
        break;
 8007dd4:	e008      	b.n	8007de8 <UART_SetConfig+0x27c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007dd6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007dda:	61bb      	str	r3, [r7, #24]
        break;
 8007ddc:	e004      	b.n	8007de8 <UART_SetConfig+0x27c>
      default:
        pclk = 0U;
 8007dde:	2300      	movs	r3, #0
 8007de0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8007de2:	2301      	movs	r3, #1
 8007de4:	77bb      	strb	r3, [r7, #30]
        break;
 8007de6:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007de8:	69bb      	ldr	r3, [r7, #24]
 8007dea:	2b00      	cmp	r3, #0
 8007dec:	f000 8085 	beq.w	8007efa <UART_SetConfig+0x38e>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007df0:	69bb      	ldr	r3, [r7, #24]
 8007df2:	005a      	lsls	r2, r3, #1
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	685b      	ldr	r3, [r3, #4]
 8007df8:	085b      	lsrs	r3, r3, #1
 8007dfa:	441a      	add	r2, r3
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	685b      	ldr	r3, [r3, #4]
 8007e00:	fbb2 f3f3 	udiv	r3, r2, r3
 8007e04:	b29b      	uxth	r3, r3
 8007e06:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007e08:	693b      	ldr	r3, [r7, #16]
 8007e0a:	2b0f      	cmp	r3, #15
 8007e0c:	d916      	bls.n	8007e3c <UART_SetConfig+0x2d0>
 8007e0e:	693b      	ldr	r3, [r7, #16]
 8007e10:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007e14:	d212      	bcs.n	8007e3c <UART_SetConfig+0x2d0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007e16:	693b      	ldr	r3, [r7, #16]
 8007e18:	b29b      	uxth	r3, r3
 8007e1a:	f023 030f 	bic.w	r3, r3, #15
 8007e1e:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007e20:	693b      	ldr	r3, [r7, #16]
 8007e22:	085b      	lsrs	r3, r3, #1
 8007e24:	b29b      	uxth	r3, r3
 8007e26:	f003 0307 	and.w	r3, r3, #7
 8007e2a:	b29a      	uxth	r2, r3
 8007e2c:	89fb      	ldrh	r3, [r7, #14]
 8007e2e:	4313      	orrs	r3, r2
 8007e30:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	89fa      	ldrh	r2, [r7, #14]
 8007e38:	60da      	str	r2, [r3, #12]
 8007e3a:	e05e      	b.n	8007efa <UART_SetConfig+0x38e>
      }
      else
      {
        ret = HAL_ERROR;
 8007e3c:	2301      	movs	r3, #1
 8007e3e:	77bb      	strb	r3, [r7, #30]
 8007e40:	e05b      	b.n	8007efa <UART_SetConfig+0x38e>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007e42:	7ffb      	ldrb	r3, [r7, #31]
 8007e44:	2b08      	cmp	r3, #8
 8007e46:	d837      	bhi.n	8007eb8 <UART_SetConfig+0x34c>
 8007e48:	a201      	add	r2, pc, #4	; (adr r2, 8007e50 <UART_SetConfig+0x2e4>)
 8007e4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e4e:	bf00      	nop
 8007e50:	08007e75 	.word	0x08007e75
 8007e54:	08007e7d 	.word	0x08007e7d
 8007e58:	08007e85 	.word	0x08007e85
 8007e5c:	08007eb9 	.word	0x08007eb9
 8007e60:	08007e8b 	.word	0x08007e8b
 8007e64:	08007eb9 	.word	0x08007eb9
 8007e68:	08007eb9 	.word	0x08007eb9
 8007e6c:	08007eb9 	.word	0x08007eb9
 8007e70:	08007e93 	.word	0x08007e93
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007e74:	f7fc ff70 	bl	8004d58 <HAL_RCC_GetPCLK1Freq>
 8007e78:	61b8      	str	r0, [r7, #24]
        break;
 8007e7a:	e022      	b.n	8007ec2 <UART_SetConfig+0x356>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007e7c:	f7fc ff8e 	bl	8004d9c <HAL_RCC_GetPCLK2Freq>
 8007e80:	61b8      	str	r0, [r7, #24]
        break;
 8007e82:	e01e      	b.n	8007ec2 <UART_SetConfig+0x356>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007e84:	4b0b      	ldr	r3, [pc, #44]	; (8007eb4 <UART_SetConfig+0x348>)
 8007e86:	61bb      	str	r3, [r7, #24]
        break;
 8007e88:	e01b      	b.n	8007ec2 <UART_SetConfig+0x356>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007e8a:	f7fc feef 	bl	8004c6c <HAL_RCC_GetSysClockFreq>
 8007e8e:	61b8      	str	r0, [r7, #24]
        break;
 8007e90:	e017      	b.n	8007ec2 <UART_SetConfig+0x356>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007e92:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007e96:	61bb      	str	r3, [r7, #24]
        break;
 8007e98:	e013      	b.n	8007ec2 <UART_SetConfig+0x356>
 8007e9a:	bf00      	nop
 8007e9c:	40013800 	.word	0x40013800
 8007ea0:	40021000 	.word	0x40021000
 8007ea4:	40004400 	.word	0x40004400
 8007ea8:	40004800 	.word	0x40004800
 8007eac:	40004c00 	.word	0x40004c00
 8007eb0:	40005000 	.word	0x40005000
 8007eb4:	007a1200 	.word	0x007a1200
      default:
        pclk = 0U;
 8007eb8:	2300      	movs	r3, #0
 8007eba:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8007ebc:	2301      	movs	r3, #1
 8007ebe:	77bb      	strb	r3, [r7, #30]
        break;
 8007ec0:	bf00      	nop
    }

    if (pclk != 0U)
 8007ec2:	69bb      	ldr	r3, [r7, #24]
 8007ec4:	2b00      	cmp	r3, #0
 8007ec6:	d018      	beq.n	8007efa <UART_SetConfig+0x38e>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	685b      	ldr	r3, [r3, #4]
 8007ecc:	085a      	lsrs	r2, r3, #1
 8007ece:	69bb      	ldr	r3, [r7, #24]
 8007ed0:	441a      	add	r2, r3
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	685b      	ldr	r3, [r3, #4]
 8007ed6:	fbb2 f3f3 	udiv	r3, r2, r3
 8007eda:	b29b      	uxth	r3, r3
 8007edc:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007ede:	693b      	ldr	r3, [r7, #16]
 8007ee0:	2b0f      	cmp	r3, #15
 8007ee2:	d908      	bls.n	8007ef6 <UART_SetConfig+0x38a>
 8007ee4:	693b      	ldr	r3, [r7, #16]
 8007ee6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007eea:	d204      	bcs.n	8007ef6 <UART_SetConfig+0x38a>
      {
        huart->Instance->BRR = usartdiv;
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	693a      	ldr	r2, [r7, #16]
 8007ef2:	60da      	str	r2, [r3, #12]
 8007ef4:	e001      	b.n	8007efa <UART_SetConfig+0x38e>
      }
      else
      {
        ret = HAL_ERROR;
 8007ef6:	2301      	movs	r3, #1
 8007ef8:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	2200      	movs	r2, #0
 8007efe:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	2200      	movs	r2, #0
 8007f04:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8007f06:	7fbb      	ldrb	r3, [r7, #30]
}
 8007f08:	4618      	mov	r0, r3
 8007f0a:	3720      	adds	r7, #32
 8007f0c:	46bd      	mov	sp, r7
 8007f0e:	bd80      	pop	{r7, pc}

08007f10 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007f10:	b480      	push	{r7}
 8007f12:	b083      	sub	sp, #12
 8007f14:	af00      	add	r7, sp, #0
 8007f16:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f1c:	f003 0301 	and.w	r3, r3, #1
 8007f20:	2b00      	cmp	r3, #0
 8007f22:	d00a      	beq.n	8007f3a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	687a      	ldr	r2, [r7, #4]
 8007f2a:	6812      	ldr	r2, [r2, #0]
 8007f2c:	6852      	ldr	r2, [r2, #4]
 8007f2e:	f422 3100 	bic.w	r1, r2, #131072	; 0x20000
 8007f32:	687a      	ldr	r2, [r7, #4]
 8007f34:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8007f36:	430a      	orrs	r2, r1
 8007f38:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f3e:	f003 0302 	and.w	r3, r3, #2
 8007f42:	2b00      	cmp	r3, #0
 8007f44:	d00a      	beq.n	8007f5c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	687a      	ldr	r2, [r7, #4]
 8007f4c:	6812      	ldr	r2, [r2, #0]
 8007f4e:	6852      	ldr	r2, [r2, #4]
 8007f50:	f422 3180 	bic.w	r1, r2, #65536	; 0x10000
 8007f54:	687a      	ldr	r2, [r7, #4]
 8007f56:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8007f58:	430a      	orrs	r2, r1
 8007f5a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f60:	f003 0304 	and.w	r3, r3, #4
 8007f64:	2b00      	cmp	r3, #0
 8007f66:	d00a      	beq.n	8007f7e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	687a      	ldr	r2, [r7, #4]
 8007f6e:	6812      	ldr	r2, [r2, #0]
 8007f70:	6852      	ldr	r2, [r2, #4]
 8007f72:	f422 2180 	bic.w	r1, r2, #262144	; 0x40000
 8007f76:	687a      	ldr	r2, [r7, #4]
 8007f78:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8007f7a:	430a      	orrs	r2, r1
 8007f7c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f82:	f003 0308 	and.w	r3, r3, #8
 8007f86:	2b00      	cmp	r3, #0
 8007f88:	d00a      	beq.n	8007fa0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	681b      	ldr	r3, [r3, #0]
 8007f8e:	687a      	ldr	r2, [r7, #4]
 8007f90:	6812      	ldr	r2, [r2, #0]
 8007f92:	6852      	ldr	r2, [r2, #4]
 8007f94:	f422 4100 	bic.w	r1, r2, #32768	; 0x8000
 8007f98:	687a      	ldr	r2, [r7, #4]
 8007f9a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8007f9c:	430a      	orrs	r2, r1
 8007f9e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007fa4:	f003 0310 	and.w	r3, r3, #16
 8007fa8:	2b00      	cmp	r3, #0
 8007faa:	d00a      	beq.n	8007fc2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	687a      	ldr	r2, [r7, #4]
 8007fb2:	6812      	ldr	r2, [r2, #0]
 8007fb4:	6892      	ldr	r2, [r2, #8]
 8007fb6:	f422 5180 	bic.w	r1, r2, #4096	; 0x1000
 8007fba:	687a      	ldr	r2, [r7, #4]
 8007fbc:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8007fbe:	430a      	orrs	r2, r1
 8007fc0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007fc6:	f003 0320 	and.w	r3, r3, #32
 8007fca:	2b00      	cmp	r3, #0
 8007fcc:	d00a      	beq.n	8007fe4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	687a      	ldr	r2, [r7, #4]
 8007fd4:	6812      	ldr	r2, [r2, #0]
 8007fd6:	6892      	ldr	r2, [r2, #8]
 8007fd8:	f422 5100 	bic.w	r1, r2, #8192	; 0x2000
 8007fdc:	687a      	ldr	r2, [r7, #4]
 8007fde:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8007fe0:	430a      	orrs	r2, r1
 8007fe2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007fe8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007fec:	2b00      	cmp	r3, #0
 8007fee:	d01a      	beq.n	8008026 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	687a      	ldr	r2, [r7, #4]
 8007ff6:	6812      	ldr	r2, [r2, #0]
 8007ff8:	6852      	ldr	r2, [r2, #4]
 8007ffa:	f422 1180 	bic.w	r1, r2, #1048576	; 0x100000
 8007ffe:	687a      	ldr	r2, [r7, #4]
 8008000:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8008002:	430a      	orrs	r2, r1
 8008004:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800800a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800800e:	d10a      	bne.n	8008026 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	687a      	ldr	r2, [r7, #4]
 8008016:	6812      	ldr	r2, [r2, #0]
 8008018:	6852      	ldr	r2, [r2, #4]
 800801a:	f422 01c0 	bic.w	r1, r2, #6291456	; 0x600000
 800801e:	687a      	ldr	r2, [r7, #4]
 8008020:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8008022:	430a      	orrs	r2, r1
 8008024:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800802a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800802e:	2b00      	cmp	r3, #0
 8008030:	d00a      	beq.n	8008048 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	687a      	ldr	r2, [r7, #4]
 8008038:	6812      	ldr	r2, [r2, #0]
 800803a:	6852      	ldr	r2, [r2, #4]
 800803c:	f422 2100 	bic.w	r1, r2, #524288	; 0x80000
 8008040:	687a      	ldr	r2, [r7, #4]
 8008042:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8008044:	430a      	orrs	r2, r1
 8008046:	605a      	str	r2, [r3, #4]
  }
}
 8008048:	bf00      	nop
 800804a:	370c      	adds	r7, #12
 800804c:	46bd      	mov	sp, r7
 800804e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008052:	4770      	bx	lr

08008054 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008054:	b580      	push	{r7, lr}
 8008056:	b086      	sub	sp, #24
 8008058:	af02      	add	r7, sp, #8
 800805a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	2200      	movs	r2, #0
 8008060:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008064:	f7fa fbbc 	bl	80027e0 <HAL_GetTick>
 8008068:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	681b      	ldr	r3, [r3, #0]
 8008070:	f003 0308 	and.w	r3, r3, #8
 8008074:	2b08      	cmp	r3, #8
 8008076:	d10e      	bne.n	8008096 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008078:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800807c:	9300      	str	r3, [sp, #0]
 800807e:	68fb      	ldr	r3, [r7, #12]
 8008080:	2200      	movs	r2, #0
 8008082:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8008086:	6878      	ldr	r0, [r7, #4]
 8008088:	f000 f82d 	bl	80080e6 <UART_WaitOnFlagUntilTimeout>
 800808c:	4603      	mov	r3, r0
 800808e:	2b00      	cmp	r3, #0
 8008090:	d001      	beq.n	8008096 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008092:	2303      	movs	r3, #3
 8008094:	e023      	b.n	80080de <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	681b      	ldr	r3, [r3, #0]
 800809a:	681b      	ldr	r3, [r3, #0]
 800809c:	f003 0304 	and.w	r3, r3, #4
 80080a0:	2b04      	cmp	r3, #4
 80080a2:	d10e      	bne.n	80080c2 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80080a4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80080a8:	9300      	str	r3, [sp, #0]
 80080aa:	68fb      	ldr	r3, [r7, #12]
 80080ac:	2200      	movs	r2, #0
 80080ae:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80080b2:	6878      	ldr	r0, [r7, #4]
 80080b4:	f000 f817 	bl	80080e6 <UART_WaitOnFlagUntilTimeout>
 80080b8:	4603      	mov	r3, r0
 80080ba:	2b00      	cmp	r3, #0
 80080bc:	d001      	beq.n	80080c2 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80080be:	2303      	movs	r3, #3
 80080c0:	e00d      	b.n	80080de <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	2220      	movs	r2, #32
 80080c6:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	2220      	movs	r2, #32
 80080cc:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	2200      	movs	r2, #0
 80080d2:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	2200      	movs	r2, #0
 80080d8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 80080dc:	2300      	movs	r3, #0
}
 80080de:	4618      	mov	r0, r3
 80080e0:	3710      	adds	r7, #16
 80080e2:	46bd      	mov	sp, r7
 80080e4:	bd80      	pop	{r7, pc}

080080e6 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80080e6:	b580      	push	{r7, lr}
 80080e8:	b09c      	sub	sp, #112	; 0x70
 80080ea:	af00      	add	r7, sp, #0
 80080ec:	60f8      	str	r0, [r7, #12]
 80080ee:	60b9      	str	r1, [r7, #8]
 80080f0:	603b      	str	r3, [r7, #0]
 80080f2:	4613      	mov	r3, r2
 80080f4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80080f6:	e0a5      	b.n	8008244 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80080f8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80080fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80080fe:	f000 80a1 	beq.w	8008244 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008102:	f7fa fb6d 	bl	80027e0 <HAL_GetTick>
 8008106:	4602      	mov	r2, r0
 8008108:	683b      	ldr	r3, [r7, #0]
 800810a:	1ad2      	subs	r2, r2, r3
 800810c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800810e:	429a      	cmp	r2, r3
 8008110:	d802      	bhi.n	8008118 <UART_WaitOnFlagUntilTimeout+0x32>
 8008112:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008114:	2b00      	cmp	r3, #0
 8008116:	d13e      	bne.n	8008196 <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008118:	68fb      	ldr	r3, [r7, #12]
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800811e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008120:	e853 3f00 	ldrex	r3, [r3]
 8008124:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8008126:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008128:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800812c:	667b      	str	r3, [r7, #100]	; 0x64
 800812e:	68fb      	ldr	r3, [r7, #12]
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	461a      	mov	r2, r3
 8008134:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008136:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008138:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800813a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800813c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800813e:	e841 2300 	strex	r3, r2, [r1]
 8008142:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8008144:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008146:	2b00      	cmp	r3, #0
 8008148:	d1e6      	bne.n	8008118 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800814a:	68fb      	ldr	r3, [r7, #12]
 800814c:	681b      	ldr	r3, [r3, #0]
 800814e:	3308      	adds	r3, #8
 8008150:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008152:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008154:	e853 3f00 	ldrex	r3, [r3]
 8008158:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800815a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800815c:	f023 0301 	bic.w	r3, r3, #1
 8008160:	663b      	str	r3, [r7, #96]	; 0x60
 8008162:	68fb      	ldr	r3, [r7, #12]
 8008164:	681b      	ldr	r3, [r3, #0]
 8008166:	3308      	adds	r3, #8
 8008168:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800816a:	64ba      	str	r2, [r7, #72]	; 0x48
 800816c:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800816e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8008170:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008172:	e841 2300 	strex	r3, r2, [r1]
 8008176:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8008178:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800817a:	2b00      	cmp	r3, #0
 800817c:	d1e5      	bne.n	800814a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800817e:	68fb      	ldr	r3, [r7, #12]
 8008180:	2220      	movs	r2, #32
 8008182:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8008184:	68fb      	ldr	r3, [r7, #12]
 8008186:	2220      	movs	r2, #32
 8008188:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800818a:	68fb      	ldr	r3, [r7, #12]
 800818c:	2200      	movs	r2, #0
 800818e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8008192:	2303      	movs	r3, #3
 8008194:	e067      	b.n	8008266 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8008196:	68fb      	ldr	r3, [r7, #12]
 8008198:	681b      	ldr	r3, [r3, #0]
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	f003 0304 	and.w	r3, r3, #4
 80081a0:	2b00      	cmp	r3, #0
 80081a2:	d04f      	beq.n	8008244 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80081a4:	68fb      	ldr	r3, [r7, #12]
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	69db      	ldr	r3, [r3, #28]
 80081aa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80081ae:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80081b2:	d147      	bne.n	8008244 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80081b4:	68fb      	ldr	r3, [r7, #12]
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80081bc:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80081be:	68fb      	ldr	r3, [r7, #12]
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80081c6:	e853 3f00 	ldrex	r3, [r3]
 80081ca:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80081cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081ce:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80081d2:	66fb      	str	r3, [r7, #108]	; 0x6c
 80081d4:	68fb      	ldr	r3, [r7, #12]
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	461a      	mov	r2, r3
 80081da:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80081dc:	637b      	str	r3, [r7, #52]	; 0x34
 80081de:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081e0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80081e2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80081e4:	e841 2300 	strex	r3, r2, [r1]
 80081e8:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80081ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80081ec:	2b00      	cmp	r3, #0
 80081ee:	d1e6      	bne.n	80081be <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80081f0:	68fb      	ldr	r3, [r7, #12]
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	3308      	adds	r3, #8
 80081f6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081f8:	697b      	ldr	r3, [r7, #20]
 80081fa:	e853 3f00 	ldrex	r3, [r3]
 80081fe:	613b      	str	r3, [r7, #16]
   return(result);
 8008200:	693b      	ldr	r3, [r7, #16]
 8008202:	f023 0301 	bic.w	r3, r3, #1
 8008206:	66bb      	str	r3, [r7, #104]	; 0x68
 8008208:	68fb      	ldr	r3, [r7, #12]
 800820a:	681b      	ldr	r3, [r3, #0]
 800820c:	3308      	adds	r3, #8
 800820e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8008210:	623a      	str	r2, [r7, #32]
 8008212:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008214:	69f9      	ldr	r1, [r7, #28]
 8008216:	6a3a      	ldr	r2, [r7, #32]
 8008218:	e841 2300 	strex	r3, r2, [r1]
 800821c:	61bb      	str	r3, [r7, #24]
   return(result);
 800821e:	69bb      	ldr	r3, [r7, #24]
 8008220:	2b00      	cmp	r3, #0
 8008222:	d1e5      	bne.n	80081f0 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8008224:	68fb      	ldr	r3, [r7, #12]
 8008226:	2220      	movs	r2, #32
 8008228:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800822a:	68fb      	ldr	r3, [r7, #12]
 800822c:	2220      	movs	r2, #32
 800822e:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008230:	68fb      	ldr	r3, [r7, #12]
 8008232:	2220      	movs	r2, #32
 8008234:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008238:	68fb      	ldr	r3, [r7, #12]
 800823a:	2200      	movs	r2, #0
 800823c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8008240:	2303      	movs	r3, #3
 8008242:	e010      	b.n	8008266 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008244:	68fb      	ldr	r3, [r7, #12]
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	69da      	ldr	r2, [r3, #28]
 800824a:	68bb      	ldr	r3, [r7, #8]
 800824c:	401a      	ands	r2, r3
 800824e:	68bb      	ldr	r3, [r7, #8]
 8008250:	429a      	cmp	r2, r3
 8008252:	bf0c      	ite	eq
 8008254:	2301      	moveq	r3, #1
 8008256:	2300      	movne	r3, #0
 8008258:	b2db      	uxtb	r3, r3
 800825a:	461a      	mov	r2, r3
 800825c:	79fb      	ldrb	r3, [r7, #7]
 800825e:	429a      	cmp	r2, r3
 8008260:	f43f af4a 	beq.w	80080f8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008264:	2300      	movs	r3, #0
}
 8008266:	4618      	mov	r0, r3
 8008268:	3770      	adds	r7, #112	; 0x70
 800826a:	46bd      	mov	sp, r7
 800826c:	bd80      	pop	{r7, pc}
	...

08008270 <Flash_Write_Data>:
//#include <math.h>
#include "Flash.h"

uint32_t Flash_Write_Data (uint32_t StartPageAddress, uint32_t *Data, uint16_t numberofwords)
{
 8008270:	b590      	push	{r4, r7, lr}
 8008272:	b089      	sub	sp, #36	; 0x24
 8008274:	af00      	add	r7, sp, #0
 8008276:	60f8      	str	r0, [r7, #12]
 8008278:	60b9      	str	r1, [r7, #8]
 800827a:	4613      	mov	r3, r2
 800827c:	80fb      	strh	r3, [r7, #6]

	static FLASH_EraseInitTypeDef EraseInitStruct;
	uint32_t PAGEError;
	int sofar=0;
 800827e:	2300      	movs	r3, #0
 8008280:	61fb      	str	r3, [r7, #28]

	  /* Unlock the Flash to enable the flash control register access *************/
	   HAL_FLASH_Unlock();
 8008282:	f7fa fc5b 	bl	8002b3c <HAL_FLASH_Unlock>

	   /* Erase the user Flash area*/

//	  uint32_t StartPage = 0x08004C90;
	  uint32_t StartPage = FLASH_START_ADDR;
 8008286:	4b22      	ldr	r3, [pc, #136]	; (8008310 <Flash_Write_Data+0xa0>)
 8008288:	61bb      	str	r3, [r7, #24]
//	  uint32_t EndPageAdress = StartPageAddress + numberofwords*4;
	  uint32_t EndPage = FLASH_END_ADDR;
 800828a:	4b22      	ldr	r3, [pc, #136]	; (8008314 <Flash_Write_Data+0xa4>)
 800828c:	617b      	str	r3, [r7, #20]

	   /* Fill EraseInit structure*/
	   EraseInitStruct.TypeErase   = FLASH_TYPEERASE_PAGES;
 800828e:	4b22      	ldr	r3, [pc, #136]	; (8008318 <Flash_Write_Data+0xa8>)
 8008290:	2200      	movs	r2, #0
 8008292:	601a      	str	r2, [r3, #0]
	   EraseInitStruct.PageAddress = StartPage;
 8008294:	4a20      	ldr	r2, [pc, #128]	; (8008318 <Flash_Write_Data+0xa8>)
 8008296:	69bb      	ldr	r3, [r7, #24]
 8008298:	6053      	str	r3, [r2, #4]
	   EraseInitStruct.NbPages     = ((EndPage - StartPage)/FLASH_PAGE_SIZE) +1;
 800829a:	697a      	ldr	r2, [r7, #20]
 800829c:	69bb      	ldr	r3, [r7, #24]
 800829e:	1ad3      	subs	r3, r2, r3
 80082a0:	0adb      	lsrs	r3, r3, #11
 80082a2:	3301      	adds	r3, #1
 80082a4:	4a1c      	ldr	r2, [pc, #112]	; (8008318 <Flash_Write_Data+0xa8>)
 80082a6:	6093      	str	r3, [r2, #8]

	   if (HAL_FLASHEx_Erase(&EraseInitStruct, &PAGEError) != HAL_OK)
 80082a8:	f107 0310 	add.w	r3, r7, #16
 80082ac:	4619      	mov	r1, r3
 80082ae:	481a      	ldr	r0, [pc, #104]	; (8008318 <Flash_Write_Data+0xa8>)
 80082b0:	f7fa fd14 	bl	8002cdc <HAL_FLASHEx_Erase>
 80082b4:	4603      	mov	r3, r0
 80082b6:	2b00      	cmp	r3, #0
 80082b8:	d01e      	beq.n	80082f8 <Flash_Write_Data+0x88>
	   {
	     /*Error occurred while page erase.*/
		  return HAL_FLASH_GetError ();
 80082ba:	f7fa fc75 	bl	8002ba8 <HAL_FLASH_GetError>
 80082be:	4603      	mov	r3, r0
 80082c0:	e021      	b.n	8008306 <Flash_Write_Data+0x96>

	   /* Program the user Flash area word by word*/

	   while (sofar<numberofwords)
	   {
	     if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, StartPageAddress, Data[sofar]) == HAL_OK)
 80082c2:	69fb      	ldr	r3, [r7, #28]
 80082c4:	009b      	lsls	r3, r3, #2
 80082c6:	68ba      	ldr	r2, [r7, #8]
 80082c8:	4413      	add	r3, r2
 80082ca:	681b      	ldr	r3, [r3, #0]
 80082cc:	f04f 0400 	mov.w	r4, #0
 80082d0:	461a      	mov	r2, r3
 80082d2:	4623      	mov	r3, r4
 80082d4:	68f9      	ldr	r1, [r7, #12]
 80082d6:	2002      	movs	r0, #2
 80082d8:	f7fa fbc0 	bl	8002a5c <HAL_FLASH_Program>
 80082dc:	4603      	mov	r3, r0
 80082de:	2b00      	cmp	r3, #0
 80082e0:	d106      	bne.n	80082f0 <Flash_Write_Data+0x80>
	     {
	    	 StartPageAddress += 4;  // use StartPageAddress += 2 for half word and 8 for double word
 80082e2:	68fb      	ldr	r3, [r7, #12]
 80082e4:	3304      	adds	r3, #4
 80082e6:	60fb      	str	r3, [r7, #12]
	    	 sofar++;
 80082e8:	69fb      	ldr	r3, [r7, #28]
 80082ea:	3301      	adds	r3, #1
 80082ec:	61fb      	str	r3, [r7, #28]
 80082ee:	e003      	b.n	80082f8 <Flash_Write_Data+0x88>
	     }
	     else
	     {
	       /* Error occurred while writing data in Flash memory*/
	    	 return HAL_FLASH_GetError ();
 80082f0:	f7fa fc5a 	bl	8002ba8 <HAL_FLASH_GetError>
 80082f4:	4603      	mov	r3, r0
 80082f6:	e006      	b.n	8008306 <Flash_Write_Data+0x96>
	   while (sofar<numberofwords)
 80082f8:	88fa      	ldrh	r2, [r7, #6]
 80082fa:	69fb      	ldr	r3, [r7, #28]
 80082fc:	429a      	cmp	r2, r3
 80082fe:	dce0      	bgt.n	80082c2 <Flash_Write_Data+0x52>
	     }
	   }

	   /* Lock the Flash to disable the flash control register access (recommended
	      to protect the FLASH memory against possible unwanted operation) *********/
	   HAL_FLASH_Lock();
 8008300:	f7fa fc42 	bl	8002b88 <HAL_FLASH_Lock>

	   return 0;
 8008304:	2300      	movs	r3, #0
}
 8008306:	4618      	mov	r0, r3
 8008308:	3724      	adds	r7, #36	; 0x24
 800830a:	46bd      	mov	sp, r7
 800830c:	bd90      	pop	{r4, r7, pc}
 800830e:	bf00      	nop
 8008310:	08010000 	.word	0x08010000
 8008314:	08010030 	.word	0x08010030
 8008318:	200000e0 	.word	0x200000e0

0800831c <Flash_Read_Data>:

void Flash_Read_Data (uint32_t StartPageAddress, uint32_t *RxBuf, uint16_t numberofwords)
{
 800831c:	b480      	push	{r7}
 800831e:	b085      	sub	sp, #20
 8008320:	af00      	add	r7, sp, #0
 8008322:	60f8      	str	r0, [r7, #12]
 8008324:	60b9      	str	r1, [r7, #8]
 8008326:	4613      	mov	r3, r2
 8008328:	80fb      	strh	r3, [r7, #6]
	while (1)
	{

		*RxBuf = *(__IO uint32_t *)StartPageAddress;
 800832a:	68fb      	ldr	r3, [r7, #12]
 800832c:	681a      	ldr	r2, [r3, #0]
 800832e:	68bb      	ldr	r3, [r7, #8]
 8008330:	601a      	str	r2, [r3, #0]
		StartPageAddress += 4;
 8008332:	68fb      	ldr	r3, [r7, #12]
 8008334:	3304      	adds	r3, #4
 8008336:	60fb      	str	r3, [r7, #12]
		RxBuf++;
 8008338:	68bb      	ldr	r3, [r7, #8]
 800833a:	3304      	adds	r3, #4
 800833c:	60bb      	str	r3, [r7, #8]
		if (!(numberofwords--)) break;
 800833e:	88fb      	ldrh	r3, [r7, #6]
 8008340:	1e5a      	subs	r2, r3, #1
 8008342:	80fa      	strh	r2, [r7, #6]
 8008344:	2b00      	cmp	r3, #0
 8008346:	d000      	beq.n	800834a <Flash_Read_Data+0x2e>
		*RxBuf = *(__IO uint32_t *)StartPageAddress;
 8008348:	e7ef      	b.n	800832a <Flash_Read_Data+0xe>
		if (!(numberofwords--)) break;
 800834a:	bf00      	nop
	}
}
 800834c:	bf00      	nop
 800834e:	3714      	adds	r7, #20
 8008350:	46bd      	mov	sp, r7
 8008352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008356:	4770      	bx	lr

08008358 <Flash_save_diff>:

void Flash_save_diff(differntial_vals diffs){
 8008358:	b580      	push	{r7, lr}
 800835a:	b088      	sub	sp, #32
 800835c:	af00      	add	r7, sp, #0
 800835e:	463b      	mov	r3, r7
 8008360:	e883 0003 	stmia.w	r3, {r0, r1}

	uint32_t tab_to_save[6] = {diffs.turn_on_val[0],diffs.turn_on_val[1],diffs.turn_on_val[2],
 8008364:	f997 3000 	ldrsb.w	r3, [r7]
 8008368:	60bb      	str	r3, [r7, #8]
 800836a:	f997 3001 	ldrsb.w	r3, [r7, #1]
 800836e:	60fb      	str	r3, [r7, #12]
 8008370:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8008374:	613b      	str	r3, [r7, #16]
			diffs.turn_12V_val[0],diffs.turn_12V_val[1],diffs.turn_12V_val[2]};
 8008376:	f997 3003 	ldrsb.w	r3, [r7, #3]
	uint32_t tab_to_save[6] = {diffs.turn_on_val[0],diffs.turn_on_val[1],diffs.turn_on_val[2],
 800837a:	617b      	str	r3, [r7, #20]
			diffs.turn_12V_val[0],diffs.turn_12V_val[1],diffs.turn_12V_val[2]};
 800837c:	f997 3004 	ldrsb.w	r3, [r7, #4]
	uint32_t tab_to_save[6] = {diffs.turn_on_val[0],diffs.turn_on_val[1],diffs.turn_on_val[2],
 8008380:	61bb      	str	r3, [r7, #24]
			diffs.turn_12V_val[0],diffs.turn_12V_val[1],diffs.turn_12V_val[2]};
 8008382:	f997 3005 	ldrsb.w	r3, [r7, #5]
	uint32_t tab_to_save[6] = {diffs.turn_on_val[0],diffs.turn_on_val[1],diffs.turn_on_val[2],
 8008386:	61fb      	str	r3, [r7, #28]

	Flash_Write_Data(FLASH_START_ADDR,tab_to_save,6);
 8008388:	f107 0308 	add.w	r3, r7, #8
 800838c:	2206      	movs	r2, #6
 800838e:	4619      	mov	r1, r3
 8008390:	4803      	ldr	r0, [pc, #12]	; (80083a0 <Flash_save_diff+0x48>)
 8008392:	f7ff ff6d 	bl	8008270 <Flash_Write_Data>
}
 8008396:	bf00      	nop
 8008398:	3720      	adds	r7, #32
 800839a:	46bd      	mov	sp, r7
 800839c:	bd80      	pop	{r7, pc}
 800839e:	bf00      	nop
 80083a0:	08010000 	.word	0x08010000

080083a4 <Flash_read_diff>:
differntial_vals Flash_read_diff(void){
 80083a4:	b580      	push	{r7, lr}
 80083a6:	b08a      	sub	sp, #40	; 0x28
 80083a8:	af00      	add	r7, sp, #0
 80083aa:	6078      	str	r0, [r7, #4]
	differntial_vals ret = {0};
 80083ac:	f107 0320 	add.w	r3, r7, #32
 80083b0:	2200      	movs	r2, #0
 80083b2:	601a      	str	r2, [r3, #0]
 80083b4:	809a      	strh	r2, [r3, #4]
	uint32_t tab_to_read[6];
	Flash_Read_Data(FLASH_START_ADDR,tab_to_read,6);
 80083b6:	f107 0308 	add.w	r3, r7, #8
 80083ba:	2206      	movs	r2, #6
 80083bc:	4619      	mov	r1, r3
 80083be:	4813      	ldr	r0, [pc, #76]	; (800840c <Flash_read_diff+0x68>)
 80083c0:	f7ff ffac 	bl	800831c <Flash_Read_Data>

	ret.turn_on_val[0] = tab_to_read[0];
 80083c4:	68bb      	ldr	r3, [r7, #8]
 80083c6:	b25b      	sxtb	r3, r3
 80083c8:	f887 3020 	strb.w	r3, [r7, #32]
	ret.turn_on_val[1] = tab_to_read[1];
 80083cc:	68fb      	ldr	r3, [r7, #12]
 80083ce:	b25b      	sxtb	r3, r3
 80083d0:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
	ret.turn_on_val[2] = tab_to_read[2];
 80083d4:	693b      	ldr	r3, [r7, #16]
 80083d6:	b25b      	sxtb	r3, r3
 80083d8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
	ret.turn_12V_val[0] = tab_to_read[3];
 80083dc:	697b      	ldr	r3, [r7, #20]
 80083de:	b25b      	sxtb	r3, r3
 80083e0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	ret.turn_12V_val[1] = tab_to_read[4];
 80083e4:	69bb      	ldr	r3, [r7, #24]
 80083e6:	b25b      	sxtb	r3, r3
 80083e8:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	ret.turn_12V_val[2] = tab_to_read[5];
 80083ec:	69fb      	ldr	r3, [r7, #28]
 80083ee:	b25b      	sxtb	r3, r3
 80083f0:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25

	return ret;
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	461a      	mov	r2, r3
 80083f8:	f107 0320 	add.w	r3, r7, #32
 80083fc:	6818      	ldr	r0, [r3, #0]
 80083fe:	6010      	str	r0, [r2, #0]
 8008400:	889b      	ldrh	r3, [r3, #4]
 8008402:	8093      	strh	r3, [r2, #4]
}
 8008404:	6878      	ldr	r0, [r7, #4]
 8008406:	3728      	adds	r7, #40	; 0x28
 8008408:	46bd      	mov	sp, r7
 800840a:	bd80      	pop	{r7, pc}
 800840c:	08010000 	.word	0x08010000

08008410 <max31865_gpio_init>:
#include <math.h>
#include "max31865_v1.h"


void  max31865_gpio_init(SPI_HandleTypeDef *spi){
 8008410:	b580      	push	{r7, lr}
 8008412:	b082      	sub	sp, #8
 8008414:	af00      	add	r7, sp, #0
 8008416:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(ZASOBNIK_GPIO,ZASOBNIK_PIN,1);
 8008418:	2201      	movs	r2, #1
 800841a:	2101      	movs	r1, #1
 800841c:	480b      	ldr	r0, [pc, #44]	; (800844c <max31865_gpio_init+0x3c>)
 800841e:	f7fa fe7b 	bl	8003118 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SOLAR_GPIO,SOLAR_PIN,1);
 8008422:	2201      	movs	r2, #1
 8008424:	2102      	movs	r1, #2
 8008426:	4809      	ldr	r0, [pc, #36]	; (800844c <max31865_gpio_init+0x3c>)
 8008428:	f7fa fe76 	bl	8003118 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PIEC_GPIO,PIEC_PIN,1);
 800842c:	2201      	movs	r2, #1
 800842e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8008432:	4806      	ldr	r0, [pc, #24]	; (800844c <max31865_gpio_init+0x3c>)
 8008434:	f7fa fe70 	bl	8003118 <HAL_GPIO_WritePin>
	HAL_SPI_Init(spi);
 8008438:	6878      	ldr	r0, [r7, #4]
 800843a:	f7fd f9b3 	bl	80057a4 <HAL_SPI_Init>
	max.spi = spi;
 800843e:	4a04      	ldr	r2, [pc, #16]	; (8008450 <max31865_gpio_init+0x40>)
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	6093      	str	r3, [r2, #8]
}
 8008444:	bf00      	nop
 8008446:	3708      	adds	r7, #8
 8008448:	46bd      	mov	sp, r7
 800844a:	bd80      	pop	{r7, pc}
 800844c:	48000400 	.word	0x48000400
 8008450:	20000fec 	.word	0x20000fec

08008454 <max31865_init>:
void  max31865_init(uint8_t sensor_nr){
 8008454:	b580      	push	{r7, lr}
 8008456:	b084      	sub	sp, #16
 8008458:	af00      	add	r7, sp, #0
 800845a:	4603      	mov	r3, r0
 800845c:	71fb      	strb	r3, [r7, #7]
//	GPIO_TypeDef  *cs_gpio;
//	uint16_t cs_pin;
//	max.spi = spi;
	HAL_GPIO_WritePin(ZASOBNIK_GPIO,ZASOBNIK_PIN,1);
 800845e:	2201      	movs	r2, #1
 8008460:	2101      	movs	r1, #1
 8008462:	4825      	ldr	r0, [pc, #148]	; (80084f8 <max31865_init+0xa4>)
 8008464:	f7fa fe58 	bl	8003118 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SOLAR_GPIO,SOLAR_PIN,1);
 8008468:	2201      	movs	r2, #1
 800846a:	2102      	movs	r1, #2
 800846c:	4822      	ldr	r0, [pc, #136]	; (80084f8 <max31865_init+0xa4>)
 800846e:	f7fa fe53 	bl	8003118 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PIEC_GPIO,PIEC_PIN,1);
 8008472:	2201      	movs	r2, #1
 8008474:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8008478:	481f      	ldr	r0, [pc, #124]	; (80084f8 <max31865_init+0xa4>)
 800847a:	f7fa fe4d 	bl	8003118 <HAL_GPIO_WritePin>

	switch(sensor_nr){
 800847e:	79fb      	ldrb	r3, [r7, #7]
 8008480:	2b01      	cmp	r3, #1
 8008482:	d012      	beq.n	80084aa <max31865_init+0x56>
 8008484:	2b03      	cmp	r3, #3
 8008486:	d002      	beq.n	800848e <max31865_init+0x3a>
 8008488:	2b00      	cmp	r3, #0
 800848a:	d007      	beq.n	800849c <max31865_init+0x48>
 800848c:	e015      	b.n	80084ba <max31865_init+0x66>
	case ZASOBNIK:
		max.cs_gpio = ZASOBNIK_GPIO;
 800848e:	4b1b      	ldr	r3, [pc, #108]	; (80084fc <max31865_init+0xa8>)
 8008490:	4a19      	ldr	r2, [pc, #100]	; (80084f8 <max31865_init+0xa4>)
 8008492:	601a      	str	r2, [r3, #0]
		max.cs_pin = ZASOBNIK_PIN;
 8008494:	4b19      	ldr	r3, [pc, #100]	; (80084fc <max31865_init+0xa8>)
 8008496:	2201      	movs	r2, #1
 8008498:	809a      	strh	r2, [r3, #4]
		break;
 800849a:	e00e      	b.n	80084ba <max31865_init+0x66>
	case SOLAR:
		max.cs_gpio = SOLAR_GPIO;
 800849c:	4b17      	ldr	r3, [pc, #92]	; (80084fc <max31865_init+0xa8>)
 800849e:	4a16      	ldr	r2, [pc, #88]	; (80084f8 <max31865_init+0xa4>)
 80084a0:	601a      	str	r2, [r3, #0]
		max.cs_pin = SOLAR_PIN;
 80084a2:	4b16      	ldr	r3, [pc, #88]	; (80084fc <max31865_init+0xa8>)
 80084a4:	2202      	movs	r2, #2
 80084a6:	809a      	strh	r2, [r3, #4]
		break;
 80084a8:	e007      	b.n	80084ba <max31865_init+0x66>
	case PIEC:
		max.cs_gpio = PIEC_GPIO;
 80084aa:	4b14      	ldr	r3, [pc, #80]	; (80084fc <max31865_init+0xa8>)
 80084ac:	4a12      	ldr	r2, [pc, #72]	; (80084f8 <max31865_init+0xa4>)
 80084ae:	601a      	str	r2, [r3, #0]
		max.cs_pin = PIEC_PIN;
 80084b0:	4b12      	ldr	r3, [pc, #72]	; (80084fc <max31865_init+0xa8>)
 80084b2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80084b6:	809a      	strh	r2, [r3, #4]
		break;
 80084b8:	bf00      	nop
	}
	uint8_t data_to_send[2] = {MAX_CONFIG_WRITE_REG_ADDR,MAX_CONFIG_REG_VAL};
 80084ba:	4b11      	ldr	r3, [pc, #68]	; (8008500 <max31865_init+0xac>)
 80084bc:	881b      	ldrh	r3, [r3, #0]
 80084be:	81bb      	strh	r3, [r7, #12]
	HAL_GPIO_WritePin(max.cs_gpio,max.cs_pin,0);
 80084c0:	4b0e      	ldr	r3, [pc, #56]	; (80084fc <max31865_init+0xa8>)
 80084c2:	6818      	ldr	r0, [r3, #0]
 80084c4:	4b0d      	ldr	r3, [pc, #52]	; (80084fc <max31865_init+0xa8>)
 80084c6:	889b      	ldrh	r3, [r3, #4]
 80084c8:	2200      	movs	r2, #0
 80084ca:	4619      	mov	r1, r3
 80084cc:	f7fa fe24 	bl	8003118 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(max.spi,data_to_send, 2, 100);
 80084d0:	4b0a      	ldr	r3, [pc, #40]	; (80084fc <max31865_init+0xa8>)
 80084d2:	6898      	ldr	r0, [r3, #8]
 80084d4:	f107 010c 	add.w	r1, r7, #12
 80084d8:	2364      	movs	r3, #100	; 0x64
 80084da:	2202      	movs	r2, #2
 80084dc:	f7fd fa0b 	bl	80058f6 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(max.cs_gpio,max.cs_pin,1);
 80084e0:	4b06      	ldr	r3, [pc, #24]	; (80084fc <max31865_init+0xa8>)
 80084e2:	6818      	ldr	r0, [r3, #0]
 80084e4:	4b05      	ldr	r3, [pc, #20]	; (80084fc <max31865_init+0xa8>)
 80084e6:	889b      	ldrh	r3, [r3, #4]
 80084e8:	2201      	movs	r2, #1
 80084ea:	4619      	mov	r1, r3
 80084ec:	f7fa fe14 	bl	8003118 <HAL_GPIO_WritePin>
}
 80084f0:	bf00      	nop
 80084f2:	3710      	adds	r7, #16
 80084f4:	46bd      	mov	sp, r7
 80084f6:	bd80      	pop	{r7, pc}
 80084f8:	48000400 	.word	0x48000400
 80084fc:	20000fec 	.word	0x20000fec
 8008500:	0800d690 	.word	0x0800d690
 8008504:	00000000 	.word	0x00000000

08008508 <max31865_getTemp>:

Max_read max31865_getTemp(uint8_t sensor_nr){
 8008508:	b5b0      	push	{r4, r5, r7, lr}
 800850a:	b098      	sub	sp, #96	; 0x60
 800850c:	af00      	add	r7, sp, #0
 800850e:	6078      	str	r0, [r7, #4]
 8008510:	460b      	mov	r3, r1
 8008512:	70fb      	strb	r3, [r7, #3]
	Max_read ret = {0};
 8008514:	f107 0314 	add.w	r3, r7, #20
 8008518:	2200      	movs	r2, #0
 800851a:	601a      	str	r2, [r3, #0]
 800851c:	605a      	str	r2, [r3, #4]
	uint8_t rec[3],data_to_send;
	ret.status = STATUS_OK;
 800851e:	2301      	movs	r3, #1
 8008520:	763b      	strb	r3, [r7, #24]
	switch(sensor_nr){
 8008522:	78fb      	ldrb	r3, [r7, #3]
 8008524:	2b01      	cmp	r3, #1
 8008526:	d012      	beq.n	800854e <max31865_getTemp+0x46>
 8008528:	2b03      	cmp	r3, #3
 800852a:	d002      	beq.n	8008532 <max31865_getTemp+0x2a>
 800852c:	2b00      	cmp	r3, #0
 800852e:	d007      	beq.n	8008540 <max31865_getTemp+0x38>
 8008530:	e015      	b.n	800855e <max31865_getTemp+0x56>
		case ZASOBNIK:
			max.cs_gpio = ZASOBNIK_GPIO;
 8008532:	4b8d      	ldr	r3, [pc, #564]	; (8008768 <max31865_getTemp+0x260>)
 8008534:	4a8d      	ldr	r2, [pc, #564]	; (800876c <max31865_getTemp+0x264>)
 8008536:	601a      	str	r2, [r3, #0]
			max.cs_pin = ZASOBNIK_PIN;
 8008538:	4b8b      	ldr	r3, [pc, #556]	; (8008768 <max31865_getTemp+0x260>)
 800853a:	2201      	movs	r2, #1
 800853c:	809a      	strh	r2, [r3, #4]
			break;
 800853e:	e00e      	b.n	800855e <max31865_getTemp+0x56>
		case SOLAR:
			max.cs_gpio = SOLAR_GPIO;
 8008540:	4b89      	ldr	r3, [pc, #548]	; (8008768 <max31865_getTemp+0x260>)
 8008542:	4a8a      	ldr	r2, [pc, #552]	; (800876c <max31865_getTemp+0x264>)
 8008544:	601a      	str	r2, [r3, #0]
			max.cs_pin = SOLAR_PIN;
 8008546:	4b88      	ldr	r3, [pc, #544]	; (8008768 <max31865_getTemp+0x260>)
 8008548:	2202      	movs	r2, #2
 800854a:	809a      	strh	r2, [r3, #4]
			break;
 800854c:	e007      	b.n	800855e <max31865_getTemp+0x56>
		case PIEC:
			max.cs_gpio = PIEC_GPIO;
 800854e:	4b86      	ldr	r3, [pc, #536]	; (8008768 <max31865_getTemp+0x260>)
 8008550:	4a86      	ldr	r2, [pc, #536]	; (800876c <max31865_getTemp+0x264>)
 8008552:	601a      	str	r2, [r3, #0]
			max.cs_pin = PIEC_PIN;
 8008554:	4b84      	ldr	r3, [pc, #528]	; (8008768 <max31865_getTemp+0x260>)
 8008556:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800855a:	809a      	strh	r2, [r3, #4]
			break;
 800855c:	bf00      	nop
		}

	double Z1, Z2, Z3, Z4, Rt,resistance=0;
 800855e:	f04f 0300 	mov.w	r3, #0
 8008562:	f04f 0400 	mov.w	r4, #0
 8008566:	e9c7 3416 	strd	r3, r4, [r7, #88]	; 0x58
	double RTDa = 3.9083e-3;
 800856a:	a479      	add	r4, pc, #484	; (adr r4, 8008750 <max31865_getTemp+0x248>)
 800856c:	cc18      	ldmia	r4, {r3, r4}
 800856e:	e9c7 3414 	strd	r3, r4, [r7, #80]	; 0x50
	double RTDb = -5.775e-7;
 8008572:	a479      	add	r4, pc, #484	; (adr r4, 8008758 <max31865_getTemp+0x250>)
 8008574:	cc18      	ldmia	r4, {r3, r4}
 8008576:	e9c7 3412 	strd	r3, r4, [r7, #72]	; 0x48
	float temperature;

	data_to_send = MAX_CONFIG_READ_REG_ADDR;
 800857a:	2300      	movs	r3, #0
 800857c:	73fb      	strb	r3, [r7, #15]
	HAL_GPIO_WritePin(max.cs_gpio,max.cs_pin,0);
 800857e:	4b7a      	ldr	r3, [pc, #488]	; (8008768 <max31865_getTemp+0x260>)
 8008580:	6818      	ldr	r0, [r3, #0]
 8008582:	4b79      	ldr	r3, [pc, #484]	; (8008768 <max31865_getTemp+0x260>)
 8008584:	889b      	ldrh	r3, [r3, #4]
 8008586:	2200      	movs	r2, #0
 8008588:	4619      	mov	r1, r3
 800858a:	f7fa fdc5 	bl	8003118 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(max.spi,&data_to_send, 1, 100);
 800858e:	4b76      	ldr	r3, [pc, #472]	; (8008768 <max31865_getTemp+0x260>)
 8008590:	6898      	ldr	r0, [r3, #8]
 8008592:	f107 010f 	add.w	r1, r7, #15
 8008596:	2364      	movs	r3, #100	; 0x64
 8008598:	2201      	movs	r2, #1
 800859a:	f7fd f9ac 	bl	80058f6 <HAL_SPI_Transmit>
	HAL_SPI_Receive(max.spi,rec,3,100);
 800859e:	4b72      	ldr	r3, [pc, #456]	; (8008768 <max31865_getTemp+0x260>)
 80085a0:	6898      	ldr	r0, [r3, #8]
 80085a2:	f107 0110 	add.w	r1, r7, #16
 80085a6:	2364      	movs	r3, #100	; 0x64
 80085a8:	2203      	movs	r2, #3
 80085aa:	f7fd fb10 	bl	8005bce <HAL_SPI_Receive>
	HAL_GPIO_WritePin(max.cs_gpio,max.cs_pin,1);
 80085ae:	4b6e      	ldr	r3, [pc, #440]	; (8008768 <max31865_getTemp+0x260>)
 80085b0:	6818      	ldr	r0, [r3, #0]
 80085b2:	4b6d      	ldr	r3, [pc, #436]	; (8008768 <max31865_getTemp+0x260>)
 80085b4:	889b      	ldrh	r3, [r3, #4]
 80085b6:	2201      	movs	r2, #1
 80085b8:	4619      	mov	r1, r3
 80085ba:	f7fa fdad 	bl	8003118 <HAL_GPIO_WritePin>

	if(rec[1] == 0xFF && rec[2] == 0xFF){
 80085be:	7c7b      	ldrb	r3, [r7, #17]
 80085c0:	2bff      	cmp	r3, #255	; 0xff
 80085c2:	d10d      	bne.n	80085e0 <max31865_getTemp+0xd8>
 80085c4:	7cbb      	ldrb	r3, [r7, #18]
 80085c6:	2bff      	cmp	r3, #255	; 0xff
 80085c8:	d10a      	bne.n	80085e0 <max31865_getTemp+0xd8>
		ret.status = STATUS_READ_TEMP_ERR;
 80085ca:	2302      	movs	r3, #2
 80085cc:	763b      	strb	r3, [r7, #24]
		return ret;
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	461a      	mov	r2, r3
 80085d2:	f107 0314 	add.w	r3, r7, #20
 80085d6:	e893 0003 	ldmia.w	r3, {r0, r1}
 80085da:	e882 0003 	stmia.w	r2, {r0, r1}
 80085de:	e0b1      	b.n	8008744 <max31865_getTemp+0x23c>
	}
	if(rec[0] != (MAX_CONFIG_REG_VAL)){
 80085e0:	7c3b      	ldrb	r3, [r7, #16]
 80085e2:	2bc0      	cmp	r3, #192	; 0xc0
 80085e4:	d00a      	beq.n	80085fc <max31865_getTemp+0xf4>
		ret.status = STATUS_READ_CONF_ERR;
 80085e6:	2303      	movs	r3, #3
 80085e8:	763b      	strb	r3, [r7, #24]
		return ret;
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	461a      	mov	r2, r3
 80085ee:	f107 0314 	add.w	r3, r7, #20
 80085f2:	e893 0003 	ldmia.w	r3, {r0, r1}
 80085f6:	e882 0003 	stmia.w	r2, {r0, r1}
 80085fa:	e0a3      	b.n	8008744 <max31865_getTemp+0x23c>
	}

	resistance = (rec[1]<<8 | rec[2])>>1;
 80085fc:	7c7b      	ldrb	r3, [r7, #17]
 80085fe:	021b      	lsls	r3, r3, #8
 8008600:	7cba      	ldrb	r2, [r7, #18]
 8008602:	4313      	orrs	r3, r2
 8008604:	105b      	asrs	r3, r3, #1
 8008606:	4618      	mov	r0, r3
 8008608:	f7f7 ff30 	bl	800046c <__aeabi_i2d>
 800860c:	4603      	mov	r3, r0
 800860e:	460c      	mov	r4, r1
 8008610:	e9c7 3416 	strd	r3, r4, [r7, #88]	; 0x58

	Rt = resistance;
 8008614:	e9d7 3416 	ldrd	r3, r4, [r7, #88]	; 0x58
 8008618:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40
	Rt /= 32768;
 800861c:	f04f 0200 	mov.w	r2, #0
 8008620:	4b53      	ldr	r3, [pc, #332]	; (8008770 <max31865_getTemp+0x268>)
 8008622:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8008626:	f7f8 f8b1 	bl	800078c <__aeabi_ddiv>
 800862a:	4603      	mov	r3, r0
 800862c:	460c      	mov	r4, r1
 800862e:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40
	Rt *= 398; //This is now the real resistance in Ohms
 8008632:	a34b      	add	r3, pc, #300	; (adr r3, 8008760 <max31865_getTemp+0x258>)
 8008634:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008638:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 800863c:	f7f7 ff7c 	bl	8000538 <__aeabi_dmul>
 8008640:	4603      	mov	r3, r0
 8008642:	460c      	mov	r4, r1
 8008644:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40

	Z1 = -RTDa;
 8008648:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800864a:	63bb      	str	r3, [r7, #56]	; 0x38
 800864c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800864e:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8008652:	63fb      	str	r3, [r7, #60]	; 0x3c
	Z2 = RTDa * RTDa - (4 * RTDb);
 8008654:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8008658:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 800865c:	f7f7 ff6c 	bl	8000538 <__aeabi_dmul>
 8008660:	4603      	mov	r3, r0
 8008662:	460c      	mov	r4, r1
 8008664:	4625      	mov	r5, r4
 8008666:	461c      	mov	r4, r3
 8008668:	f04f 0200 	mov.w	r2, #0
 800866c:	4b41      	ldr	r3, [pc, #260]	; (8008774 <max31865_getTemp+0x26c>)
 800866e:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8008672:	f7f7 ff61 	bl	8000538 <__aeabi_dmul>
 8008676:	4602      	mov	r2, r0
 8008678:	460b      	mov	r3, r1
 800867a:	4620      	mov	r0, r4
 800867c:	4629      	mov	r1, r5
 800867e:	f7f7 fda7 	bl	80001d0 <__aeabi_dsub>
 8008682:	4603      	mov	r3, r0
 8008684:	460c      	mov	r4, r1
 8008686:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30
	Z3 = (4 * RTDb) / 100;
 800868a:	f04f 0200 	mov.w	r2, #0
 800868e:	4b39      	ldr	r3, [pc, #228]	; (8008774 <max31865_getTemp+0x26c>)
 8008690:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8008694:	f7f7 ff50 	bl	8000538 <__aeabi_dmul>
 8008698:	4603      	mov	r3, r0
 800869a:	460c      	mov	r4, r1
 800869c:	4618      	mov	r0, r3
 800869e:	4621      	mov	r1, r4
 80086a0:	f04f 0200 	mov.w	r2, #0
 80086a4:	4b34      	ldr	r3, [pc, #208]	; (8008778 <max31865_getTemp+0x270>)
 80086a6:	f7f8 f871 	bl	800078c <__aeabi_ddiv>
 80086aa:	4603      	mov	r3, r0
 80086ac:	460c      	mov	r4, r1
 80086ae:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
	Z4 = 2 * RTDb;
 80086b2:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 80086b6:	4602      	mov	r2, r0
 80086b8:	460b      	mov	r3, r1
 80086ba:	f7f7 fd8b 	bl	80001d4 <__adddf3>
 80086be:	4603      	mov	r3, r0
 80086c0:	460c      	mov	r4, r1
 80086c2:	e9c7 3408 	strd	r3, r4, [r7, #32]

	temperature = Z2 + (Z3 * Rt);
 80086c6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80086ca:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80086ce:	f7f7 ff33 	bl	8000538 <__aeabi_dmul>
 80086d2:	4603      	mov	r3, r0
 80086d4:	460c      	mov	r4, r1
 80086d6:	4618      	mov	r0, r3
 80086d8:	4621      	mov	r1, r4
 80086da:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80086de:	f7f7 fd79 	bl	80001d4 <__adddf3>
 80086e2:	4603      	mov	r3, r0
 80086e4:	460c      	mov	r4, r1
 80086e6:	4618      	mov	r0, r3
 80086e8:	4621      	mov	r1, r4
 80086ea:	f7f8 fa1d 	bl	8000b28 <__aeabi_d2f>
 80086ee:	4603      	mov	r3, r0
 80086f0:	61fb      	str	r3, [r7, #28]
	temperature = (sqrt(temperature) + Z1) / Z4;
 80086f2:	69f8      	ldr	r0, [r7, #28]
 80086f4:	f7f7 fecc 	bl	8000490 <__aeabi_f2d>
 80086f8:	4603      	mov	r3, r0
 80086fa:	460c      	mov	r4, r1
 80086fc:	ec44 3b10 	vmov	d0, r3, r4
 8008700:	f004 feae 	bl	800d460 <sqrt>
 8008704:	ec51 0b10 	vmov	r0, r1, d0
 8008708:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800870c:	f7f7 fd62 	bl	80001d4 <__adddf3>
 8008710:	4603      	mov	r3, r0
 8008712:	460c      	mov	r4, r1
 8008714:	4618      	mov	r0, r3
 8008716:	4621      	mov	r1, r4
 8008718:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800871c:	f7f8 f836 	bl	800078c <__aeabi_ddiv>
 8008720:	4603      	mov	r3, r0
 8008722:	460c      	mov	r4, r1
 8008724:	4618      	mov	r0, r3
 8008726:	4621      	mov	r1, r4
 8008728:	f7f8 f9fe 	bl	8000b28 <__aeabi_d2f>
 800872c:	4603      	mov	r3, r0
 800872e:	61fb      	str	r3, [r7, #28]

	ret.temp = temperature;
 8008730:	69fb      	ldr	r3, [r7, #28]
 8008732:	617b      	str	r3, [r7, #20]

	return ret;
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	461a      	mov	r2, r3
 8008738:	f107 0314 	add.w	r3, r7, #20
 800873c:	e893 0003 	ldmia.w	r3, {r0, r1}
 8008740:	e882 0003 	stmia.w	r2, {r0, r1}
}
 8008744:	6878      	ldr	r0, [r7, #4]
 8008746:	3760      	adds	r7, #96	; 0x60
 8008748:	46bd      	mov	sp, r7
 800874a:	bdb0      	pop	{r4, r5, r7, pc}
 800874c:	f3af 8000 	nop.w
 8008750:	4aed641c 	.word	0x4aed641c
 8008754:	3f700226 	.word	0x3f700226
 8008758:	ee19ce88 	.word	0xee19ce88
 800875c:	bea360af 	.word	0xbea360af
 8008760:	00000000 	.word	0x00000000
 8008764:	4078e000 	.word	0x4078e000
 8008768:	20000fec 	.word	0x20000fec
 800876c:	48000400 	.word	0x48000400
 8008770:	40e00000 	.word	0x40e00000
 8008774:	40100000 	.word	0x40100000
 8008778:	40590000 	.word	0x40590000

0800877c <TC74A0_init>:
#include <math.h>
#include "TC74A0.h"

void TC74A0_init(I2C_HandleTypeDef *i2c_in){
 800877c:	b580      	push	{r7, lr}
 800877e:	b086      	sub	sp, #24
 8008780:	af02      	add	r7, sp, #8
 8008782:	6078      	str	r0, [r7, #4]
	uint8_t data_to_send[2] = {TC_CONFIG_REG_ADDR,TC_CONFIG_REG_VAL};
 8008784:	2301      	movs	r3, #1
 8008786:	733b      	strb	r3, [r7, #12]
 8008788:	2300      	movs	r3, #0
 800878a:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Init(i2c_in);
 800878c:	6878      	ldr	r0, [r7, #4]
 800878e:	f7fa fcdb 	bl	8003148 <HAL_I2C_Init>
	HAL_I2C_Master_Transmit(i2c_in,TC74A0_ADDR,data_to_send,2,100);
 8008792:	f107 020c 	add.w	r2, r7, #12
 8008796:	2364      	movs	r3, #100	; 0x64
 8008798:	9300      	str	r3, [sp, #0]
 800879a:	2302      	movs	r3, #2
 800879c:	2190      	movs	r1, #144	; 0x90
 800879e:	6878      	ldr	r0, [r7, #4]
 80087a0:	f7fa fd60 	bl	8003264 <HAL_I2C_Master_Transmit>
	i2c = i2c_in;
 80087a4:	4a03      	ldr	r2, [pc, #12]	; (80087b4 <TC74A0_init+0x38>)
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	6013      	str	r3, [r2, #0]
}
 80087aa:	bf00      	nop
 80087ac:	3710      	adds	r7, #16
 80087ae:	46bd      	mov	sp, r7
 80087b0:	bd80      	pop	{r7, pc}
 80087b2:	bf00      	nop
 80087b4:	20000fe8 	.word	0x20000fe8

080087b8 <TC74A0_read_temp>:

tc TC74A0_read_temp(void){
 80087b8:	b580      	push	{r7, lr}
 80087ba:	b088      	sub	sp, #32
 80087bc:	af02      	add	r7, sp, #8
 80087be:	6078      	str	r0, [r7, #4]
	tc ret = {0};
 80087c0:	f107 0310 	add.w	r3, r7, #16
 80087c4:	2200      	movs	r2, #0
 80087c6:	601a      	str	r2, [r3, #0]
 80087c8:	605a      	str	r2, [r3, #4]
	ret.status = STATUS_OK;
 80087ca:	2301      	movs	r3, #1
 80087cc:	753b      	strb	r3, [r7, #20]
	uint8_t data_to_send = TC_TEMP_REG_ADDR,
 80087ce:	2300      	movs	r3, #0
 80087d0:	73fb      	strb	r3, [r7, #15]
			rec[2] = {0};
 80087d2:	2300      	movs	r3, #0
 80087d4:	81bb      	strh	r3, [r7, #12]

	data_to_send = TC_CONFIG_REG_ADDR;
 80087d6:	2301      	movs	r3, #1
 80087d8:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Master_Transmit(i2c,TC74A0_ADDR,&data_to_send,1,100);
 80087da:	4b34      	ldr	r3, [pc, #208]	; (80088ac <TC74A0_read_temp+0xf4>)
 80087dc:	6818      	ldr	r0, [r3, #0]
 80087de:	f107 020f 	add.w	r2, r7, #15
 80087e2:	2364      	movs	r3, #100	; 0x64
 80087e4:	9300      	str	r3, [sp, #0]
 80087e6:	2301      	movs	r3, #1
 80087e8:	2190      	movs	r1, #144	; 0x90
 80087ea:	f7fa fd3b 	bl	8003264 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(i2c,TC74A0_ADDR,rec,1,100);
 80087ee:	4b2f      	ldr	r3, [pc, #188]	; (80088ac <TC74A0_read_temp+0xf4>)
 80087f0:	6818      	ldr	r0, [r3, #0]
 80087f2:	f107 020c 	add.w	r2, r7, #12
 80087f6:	2364      	movs	r3, #100	; 0x64
 80087f8:	9300      	str	r3, [sp, #0]
 80087fa:	2301      	movs	r3, #1
 80087fc:	2190      	movs	r1, #144	; 0x90
 80087fe:	f7fa fe25 	bl	800344c <HAL_I2C_Master_Receive>

	if(rec[0] != 0x40){ // config reg normal value
 8008802:	7b3b      	ldrb	r3, [r7, #12]
 8008804:	2b40      	cmp	r3, #64	; 0x40
 8008806:	d00a      	beq.n	800881e <TC74A0_read_temp+0x66>
		ret.status = STATUS_READ_CONF_ERR;
 8008808:	2303      	movs	r3, #3
 800880a:	753b      	strb	r3, [r7, #20]
		return ret;
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	461a      	mov	r2, r3
 8008810:	f107 0310 	add.w	r3, r7, #16
 8008814:	e893 0003 	ldmia.w	r3, {r0, r1}
 8008818:	e882 0003 	stmia.w	r2, {r0, r1}
 800881c:	e041      	b.n	80088a2 <TC74A0_read_temp+0xea>
	}

	data_to_send = TC_TEMP_REG_ADDR;
 800881e:	2300      	movs	r3, #0
 8008820:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Master_Transmit(i2c,TC74A0_ADDR,&data_to_send,1,100);
 8008822:	4b22      	ldr	r3, [pc, #136]	; (80088ac <TC74A0_read_temp+0xf4>)
 8008824:	6818      	ldr	r0, [r3, #0]
 8008826:	f107 020f 	add.w	r2, r7, #15
 800882a:	2364      	movs	r3, #100	; 0x64
 800882c:	9300      	str	r3, [sp, #0]
 800882e:	2301      	movs	r3, #1
 8008830:	2190      	movs	r1, #144	; 0x90
 8008832:	f7fa fd17 	bl	8003264 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(i2c,TC74A0_ADDR,rec,2,100);
 8008836:	4b1d      	ldr	r3, [pc, #116]	; (80088ac <TC74A0_read_temp+0xf4>)
 8008838:	6818      	ldr	r0, [r3, #0]
 800883a:	f107 020c 	add.w	r2, r7, #12
 800883e:	2364      	movs	r3, #100	; 0x64
 8008840:	9300      	str	r3, [sp, #0]
 8008842:	2302      	movs	r3, #2
 8008844:	2190      	movs	r1, #144	; 0x90
 8008846:	f7fa fe01 	bl	800344c <HAL_I2C_Master_Receive>

	if(rec[0] == 0xFF){ // config reg normal value
 800884a:	7b3b      	ldrb	r3, [r7, #12]
 800884c:	2bff      	cmp	r3, #255	; 0xff
 800884e:	d10a      	bne.n	8008866 <TC74A0_read_temp+0xae>
		ret.status = STATUS_READ_TEMP_ERR;
 8008850:	2302      	movs	r3, #2
 8008852:	753b      	strb	r3, [r7, #20]
		return ret;
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	461a      	mov	r2, r3
 8008858:	f107 0310 	add.w	r3, r7, #16
 800885c:	e893 0003 	ldmia.w	r3, {r0, r1}
 8008860:	e882 0003 	stmia.w	r2, {r0, r1}
 8008864:	e01d      	b.n	80088a2 <TC74A0_read_temp+0xea>
	}

	if((rec[0]>>7)&&1){ // temp under 0 degree
 8008866:	7b3b      	ldrb	r3, [r7, #12]
 8008868:	b25b      	sxtb	r3, r3
 800886a:	2b00      	cmp	r3, #0
 800886c:	da0a      	bge.n	8008884 <TC74A0_read_temp+0xcc>
		rec[0] = ~ rec[0];
 800886e:	7b3b      	ldrb	r3, [r7, #12]
 8008870:	43db      	mvns	r3, r3
 8008872:	b2db      	uxtb	r3, r3
 8008874:	733b      	strb	r3, [r7, #12]
		ret.temp = rec[0];
 8008876:	7b3b      	ldrb	r3, [r7, #12]
 8008878:	ee07 3a90 	vmov	s15, r3
 800887c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008880:	edc7 7a04 	vstr	s15, [r7, #16]
	}
	ret.temp = rec[TC_TEMP_REG_ADDR];
 8008884:	7b3b      	ldrb	r3, [r7, #12]
 8008886:	ee07 3a90 	vmov	s15, r3
 800888a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800888e:	edc7 7a04 	vstr	s15, [r7, #16]
	return ret;
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	461a      	mov	r2, r3
 8008896:	f107 0310 	add.w	r3, r7, #16
 800889a:	e893 0003 	ldmia.w	r3, {r0, r1}
 800889e:	e882 0003 	stmia.w	r2, {r0, r1}
}
 80088a2:	6878      	ldr	r0, [r7, #4]
 80088a4:	3718      	adds	r7, #24
 80088a6:	46bd      	mov	sp, r7
 80088a8:	bd80      	pop	{r7, pc}
 80088aa:	bf00      	nop
 80088ac:	20000fe8 	.word	0x20000fe8

080088b0 <print_diff_optins>:
//#include <math.h>
#include "disp_irq.h"


static void print_diff_optins(uint8_t opt, uint8_t scr){
 80088b0:	b580      	push	{r7, lr}
 80088b2:	b086      	sub	sp, #24
 80088b4:	af02      	add	r7, sp, #8
 80088b6:	4603      	mov	r3, r0
 80088b8:	460a      	mov	r2, r1
 80088ba:	71fb      	strb	r3, [r7, #7]
 80088bc:	4613      	mov	r3, r2
 80088be:	71bb      	strb	r3, [r7, #6]
	uint16_t bg_colour[3] = {RED};
 80088c0:	f107 0308 	add.w	r3, r7, #8
 80088c4:	2200      	movs	r2, #0
 80088c6:	601a      	str	r2, [r3, #0]
 80088c8:	809a      	strh	r2, [r3, #4]
 80088ca:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80088ce:	813b      	strh	r3, [r7, #8]
	uint8_t i;
	for(i=0;i<3;i++)bg_colour[i] = RED;
 80088d0:	2300      	movs	r3, #0
 80088d2:	73fb      	strb	r3, [r7, #15]
 80088d4:	e00b      	b.n	80088ee <print_diff_optins+0x3e>
 80088d6:	7bfb      	ldrb	r3, [r7, #15]
 80088d8:	005b      	lsls	r3, r3, #1
 80088da:	f107 0210 	add.w	r2, r7, #16
 80088de:	4413      	add	r3, r2
 80088e0:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 80088e4:	f823 2c08 	strh.w	r2, [r3, #-8]
 80088e8:	7bfb      	ldrb	r3, [r7, #15]
 80088ea:	3301      	adds	r3, #1
 80088ec:	73fb      	strb	r3, [r7, #15]
 80088ee:	7bfb      	ldrb	r3, [r7, #15]
 80088f0:	2b02      	cmp	r3, #2
 80088f2:	d9f0      	bls.n	80088d6 <print_diff_optins+0x26>
	bg_colour[opt] = GREEN;
 80088f4:	79fb      	ldrb	r3, [r7, #7]
 80088f6:	005b      	lsls	r3, r3, #1
 80088f8:	f107 0210 	add.w	r2, r7, #16
 80088fc:	4413      	add	r3, r2
 80088fe:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 8008902:	f823 2c08 	strh.w	r2, [r3, #-8]

	LCD_FillRoundRect(220,5,100,35,5,bg_colour[SOLAR_DIFF]);
 8008906:	893b      	ldrh	r3, [r7, #8]
 8008908:	9301      	str	r3, [sp, #4]
 800890a:	2305      	movs	r3, #5
 800890c:	9300      	str	r3, [sp, #0]
 800890e:	2323      	movs	r3, #35	; 0x23
 8008910:	2264      	movs	r2, #100	; 0x64
 8008912:	2105      	movs	r1, #5
 8008914:	20dc      	movs	r0, #220	; 0xdc
 8008916:	f002 fc4a 	bl	800b1ae <LCD_FillRoundRect>
	LCD_DrawRoundRect(220,5,100,35,5,WHITE);
 800891a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800891e:	9301      	str	r3, [sp, #4]
 8008920:	2305      	movs	r3, #5
 8008922:	9300      	str	r3, [sp, #0]
 8008924:	2323      	movs	r3, #35	; 0x23
 8008926:	2264      	movs	r2, #100	; 0x64
 8008928:	2105      	movs	r1, #5
 800892a:	20dc      	movs	r0, #220	; 0xdc
 800892c:	f002 fbcf 	bl	800b0ce <LCD_DrawRoundRect>
	LCD_SetCursor(235,10);
 8008930:	210a      	movs	r1, #10
 8008932:	20eb      	movs	r0, #235	; 0xeb
 8008934:	f002 fdb0 	bl	800b498 <LCD_SetCursor>
	LCD_SetTextColor(BLACK,bg_colour[SOLAR_DIFF]);
 8008938:	893b      	ldrh	r3, [r7, #8]
 800893a:	4619      	mov	r1, r3
 800893c:	2000      	movs	r0, #0
 800893e:	f002 fdbb 	bl	800b4b8 <LCD_SetTextColor>
	LCD_Printf("solar");
 8008942:	482f      	ldr	r0, [pc, #188]	; (8008a00 <print_diff_optins+0x150>)
 8008944:	f002 fd12 	bl	800b36c <LCD_Printf>

	LCD_FillRoundRect(220,45,100,35,5,bg_colour[PIEC_DIFF]);
 8008948:	897b      	ldrh	r3, [r7, #10]
 800894a:	9301      	str	r3, [sp, #4]
 800894c:	2305      	movs	r3, #5
 800894e:	9300      	str	r3, [sp, #0]
 8008950:	2323      	movs	r3, #35	; 0x23
 8008952:	2264      	movs	r2, #100	; 0x64
 8008954:	212d      	movs	r1, #45	; 0x2d
 8008956:	20dc      	movs	r0, #220	; 0xdc
 8008958:	f002 fc29 	bl	800b1ae <LCD_FillRoundRect>
	LCD_DrawRoundRect(220,45,100,35,5,WHITE);
 800895c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8008960:	9301      	str	r3, [sp, #4]
 8008962:	2305      	movs	r3, #5
 8008964:	9300      	str	r3, [sp, #0]
 8008966:	2323      	movs	r3, #35	; 0x23
 8008968:	2264      	movs	r2, #100	; 0x64
 800896a:	212d      	movs	r1, #45	; 0x2d
 800896c:	20dc      	movs	r0, #220	; 0xdc
 800896e:	f002 fbae 	bl	800b0ce <LCD_DrawRoundRect>
	LCD_SetCursor(245,50);
 8008972:	2132      	movs	r1, #50	; 0x32
 8008974:	20f5      	movs	r0, #245	; 0xf5
 8008976:	f002 fd8f 	bl	800b498 <LCD_SetCursor>
	LCD_SetTextColor(BLACK,bg_colour[PIEC_DIFF]);
 800897a:	897b      	ldrh	r3, [r7, #10]
 800897c:	4619      	mov	r1, r3
 800897e:	2000      	movs	r0, #0
 8008980:	f002 fd9a 	bl	800b4b8 <LCD_SetTextColor>
	LCD_Printf("piec");
 8008984:	481f      	ldr	r0, [pc, #124]	; (8008a04 <print_diff_optins+0x154>)
 8008986:	f002 fcf1 	bl	800b36c <LCD_Printf>
#ifdef DO_DOMU
	if(scr == PUMP_T_MIN_SCREEN){
 800898a:	79bb      	ldrb	r3, [r7, #6]
 800898c:	2b03      	cmp	r3, #3
 800898e:	d120      	bne.n	80089d2 <print_diff_optins+0x122>
	LCD_FillRoundRect(220,85,100,35,5,bg_colour[OBIEG_DIFF]);
 8008990:	89bb      	ldrh	r3, [r7, #12]
 8008992:	9301      	str	r3, [sp, #4]
 8008994:	2305      	movs	r3, #5
 8008996:	9300      	str	r3, [sp, #0]
 8008998:	2323      	movs	r3, #35	; 0x23
 800899a:	2264      	movs	r2, #100	; 0x64
 800899c:	2155      	movs	r1, #85	; 0x55
 800899e:	20dc      	movs	r0, #220	; 0xdc
 80089a0:	f002 fc05 	bl	800b1ae <LCD_FillRoundRect>
	LCD_DrawRoundRect(220,85,100,35,5,WHITE);
 80089a4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80089a8:	9301      	str	r3, [sp, #4]
 80089aa:	2305      	movs	r3, #5
 80089ac:	9300      	str	r3, [sp, #0]
 80089ae:	2323      	movs	r3, #35	; 0x23
 80089b0:	2264      	movs	r2, #100	; 0x64
 80089b2:	2155      	movs	r1, #85	; 0x55
 80089b4:	20dc      	movs	r0, #220	; 0xdc
 80089b6:	f002 fb8a 	bl	800b0ce <LCD_DrawRoundRect>
	LCD_SetCursor(235,90);
 80089ba:	215a      	movs	r1, #90	; 0x5a
 80089bc:	20eb      	movs	r0, #235	; 0xeb
 80089be:	f002 fd6b 	bl	800b498 <LCD_SetCursor>
	LCD_SetTextColor(BLACK,bg_colour[OBIEG_DIFF]);
 80089c2:	89bb      	ldrh	r3, [r7, #12]
 80089c4:	4619      	mov	r1, r3
 80089c6:	2000      	movs	r0, #0
 80089c8:	f002 fd76 	bl	800b4b8 <LCD_SetTextColor>
	LCD_Printf("obieg");
 80089cc:	480e      	ldr	r0, [pc, #56]	; (8008a08 <print_diff_optins+0x158>)
 80089ce:	f002 fccd 	bl	800b36c <LCD_Printf>
	}
#endif
	LCD_SetCursor(120,105);
 80089d2:	2169      	movs	r1, #105	; 0x69
 80089d4:	2078      	movs	r0, #120	; 0x78
 80089d6:	f002 fd5f 	bl	800b498 <LCD_SetCursor>
	LCD_SetTextColor(WHITE,BLACK);
 80089da:	2100      	movs	r1, #0
 80089dc:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80089e0:	f002 fd6a 	bl	800b4b8 <LCD_SetTextColor>
	if(opt != OBIEG_DIFF)LCD_Printf("+");
 80089e4:	79fb      	ldrb	r3, [r7, #7]
 80089e6:	2b02      	cmp	r3, #2
 80089e8:	d003      	beq.n	80089f2 <print_diff_optins+0x142>
 80089ea:	4808      	ldr	r0, [pc, #32]	; (8008a0c <print_diff_optins+0x15c>)
 80089ec:	f002 fcbe 	bl	800b36c <LCD_Printf>
	else LCD_Printf("-");

}
 80089f0:	e002      	b.n	80089f8 <print_diff_optins+0x148>
	else LCD_Printf("-");
 80089f2:	4807      	ldr	r0, [pc, #28]	; (8008a10 <print_diff_optins+0x160>)
 80089f4:	f002 fcba 	bl	800b36c <LCD_Printf>
}
 80089f8:	bf00      	nop
 80089fa:	3710      	adds	r7, #16
 80089fc:	46bd      	mov	sp, r7
 80089fe:	bd80      	pop	{r7, pc}
 8008a00:	0800d694 	.word	0x0800d694
 8008a04:	0800d69c 	.word	0x0800d69c
 8008a08:	0800d6a4 	.word	0x0800d6a4
 8008a0c:	0800d6ac 	.word	0x0800d6ac
 8008a10:	0800d6b0 	.word	0x0800d6b0

08008a14 <get_diff_struct>:
//	turn_off_val[OBIEG_DIFF] = -2;

	return diff;
}

void get_diff_struct(differntial_vals c){
 8008a14:	b480      	push	{r7}
 8008a16:	b083      	sub	sp, #12
 8008a18:	af00      	add	r7, sp, #0
 8008a1a:	463b      	mov	r3, r7
 8008a1c:	e883 0003 	stmia.w	r3, {r0, r1}
	diff = c;
 8008a20:	4b06      	ldr	r3, [pc, #24]	; (8008a3c <get_diff_struct+0x28>)
 8008a22:	461a      	mov	r2, r3
 8008a24:	463b      	mov	r3, r7
 8008a26:	6818      	ldr	r0, [r3, #0]
 8008a28:	6010      	str	r0, [r2, #0]
 8008a2a:	889b      	ldrh	r3, [r3, #4]
 8008a2c:	8093      	strh	r3, [r2, #4]
}
 8008a2e:	bf00      	nop
 8008a30:	370c      	adds	r7, #12
 8008a32:	46bd      	mov	sp, r7
 8008a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a38:	4770      	bx	lr
 8008a3a:	bf00      	nop
 8008a3c:	20001078 	.word	0x20001078

08008a40 <btn_init>:

btn_location btn_init(){
 8008a40:	b590      	push	{r4, r7, lr}
 8008a42:	b097      	sub	sp, #92	; 0x5c
 8008a44:	af00      	add	r7, sp, #0
 8008a46:	64f8      	str	r0, [r7, #76]	; 0x4c

	btn.menu_state = MAIN_SCREEN;
 8008a48:	4be7      	ldr	r3, [pc, #924]	; (8008de8 <btn_init+0x3a8>)
 8008a4a:	2200      	movs	r2, #0
 8008a4c:	f883 2190 	strb.w	r2, [r3, #400]	; 0x190
	temp_last = temp_reset();
 8008a50:	4ce6      	ldr	r4, [pc, #920]	; (8008dec <btn_init+0x3ac>)
 8008a52:	463b      	mov	r3, r7
 8008a54:	4618      	mov	r0, r3
 8008a56:	f001 fbd3 	bl	800a200 <temp_reset>
 8008a5a:	4620      	mov	r0, r4
 8008a5c:	463b      	mov	r3, r7
 8008a5e:	2244      	movs	r2, #68	; 0x44
 8008a60:	4619      	mov	r1, r3
 8008a62:	f004 fce9 	bl	800d438 <memcpy>
	uint8_t btn_name,screen_name;

	// ekran gwny
	screen_name = MAIN_SCREEN;
 8008a66:	2300      	movs	r3, #0
 8008a68:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56
	btn_name = SETTING_BTN;
 8008a6c:	2300      	movs	r3, #0
 8008a6e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	btn.btn_x[screen_name][btn_name] = 150;	// wejcie do menu gwnego
 8008a72:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 8008a76:	f897 1057 	ldrb.w	r1, [r7, #87]	; 0x57
 8008a7a:	48db      	ldr	r0, [pc, #876]	; (8008de8 <btn_init+0x3a8>)
 8008a7c:	4613      	mov	r3, r2
 8008a7e:	009b      	lsls	r3, r3, #2
 8008a80:	4413      	add	r3, r2
 8008a82:	005b      	lsls	r3, r3, #1
 8008a84:	440b      	add	r3, r1
 8008a86:	2296      	movs	r2, #150	; 0x96
 8008a88:	f820 2013 	strh.w	r2, [r0, r3, lsl #1]
	btn.btn_y[screen_name][btn_name] = 10;
 8008a8c:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 8008a90:	f897 1057 	ldrb.w	r1, [r7, #87]	; 0x57
 8008a94:	48d4      	ldr	r0, [pc, #848]	; (8008de8 <btn_init+0x3a8>)
 8008a96:	4613      	mov	r3, r2
 8008a98:	009b      	lsls	r3, r3, #2
 8008a9a:	4413      	add	r3, r2
 8008a9c:	005b      	lsls	r3, r3, #1
 8008a9e:	440b      	add	r3, r1
 8008aa0:	3364      	adds	r3, #100	; 0x64
 8008aa2:	220a      	movs	r2, #10
 8008aa4:	f820 2013 	strh.w	r2, [r0, r3, lsl #1]
	btn.btn_x_w[screen_name][btn_name] = 160;
 8008aa8:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 8008aac:	f897 1057 	ldrb.w	r1, [r7, #87]	; 0x57
 8008ab0:	48cd      	ldr	r0, [pc, #820]	; (8008de8 <btn_init+0x3a8>)
 8008ab2:	4613      	mov	r3, r2
 8008ab4:	009b      	lsls	r3, r3, #2
 8008ab6:	4413      	add	r3, r2
 8008ab8:	005b      	lsls	r3, r3, #1
 8008aba:	440b      	add	r3, r1
 8008abc:	3330      	adds	r3, #48	; 0x30
 8008abe:	005b      	lsls	r3, r3, #1
 8008ac0:	4403      	add	r3, r0
 8008ac2:	22a0      	movs	r2, #160	; 0xa0
 8008ac4:	809a      	strh	r2, [r3, #4]
	btn.btn_y_h[screen_name][btn_name] = 40;
 8008ac6:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 8008aca:	f897 1057 	ldrb.w	r1, [r7, #87]	; 0x57
 8008ace:	48c6      	ldr	r0, [pc, #792]	; (8008de8 <btn_init+0x3a8>)
 8008ad0:	4613      	mov	r3, r2
 8008ad2:	009b      	lsls	r3, r3, #2
 8008ad4:	4413      	add	r3, r2
 8008ad6:	005b      	lsls	r3, r3, #1
 8008ad8:	440b      	add	r3, r1
 8008ada:	3394      	adds	r3, #148	; 0x94
 8008adc:	005b      	lsls	r3, r3, #1
 8008ade:	4403      	add	r3, r0
 8008ae0:	2228      	movs	r2, #40	; 0x28
 8008ae2:	809a      	strh	r2, [r3, #4]

	// menu gwne
	screen_name = MAIN_MENU;
 8008ae4:	2301      	movs	r3, #1
 8008ae6:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56
	btn_name = EXIT_BTN;
 8008aea:	2300      	movs	r3, #0
 8008aec:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	btn.btn_x[screen_name][btn_name] = 260; // wyjcie do ekranu gwnego
 8008af0:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 8008af4:	f897 1057 	ldrb.w	r1, [r7, #87]	; 0x57
 8008af8:	48bb      	ldr	r0, [pc, #748]	; (8008de8 <btn_init+0x3a8>)
 8008afa:	4613      	mov	r3, r2
 8008afc:	009b      	lsls	r3, r3, #2
 8008afe:	4413      	add	r3, r2
 8008b00:	005b      	lsls	r3, r3, #1
 8008b02:	440b      	add	r3, r1
 8008b04:	f44f 7282 	mov.w	r2, #260	; 0x104
 8008b08:	f820 2013 	strh.w	r2, [r0, r3, lsl #1]
	btn.btn_y[screen_name][btn_name] = 180;
 8008b0c:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 8008b10:	f897 1057 	ldrb.w	r1, [r7, #87]	; 0x57
 8008b14:	48b4      	ldr	r0, [pc, #720]	; (8008de8 <btn_init+0x3a8>)
 8008b16:	4613      	mov	r3, r2
 8008b18:	009b      	lsls	r3, r3, #2
 8008b1a:	4413      	add	r3, r2
 8008b1c:	005b      	lsls	r3, r3, #1
 8008b1e:	440b      	add	r3, r1
 8008b20:	3364      	adds	r3, #100	; 0x64
 8008b22:	22b4      	movs	r2, #180	; 0xb4
 8008b24:	f820 2013 	strh.w	r2, [r0, r3, lsl #1]
	btn.btn_x_w[screen_name][btn_name]= 50;
 8008b28:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 8008b2c:	f897 1057 	ldrb.w	r1, [r7, #87]	; 0x57
 8008b30:	48ad      	ldr	r0, [pc, #692]	; (8008de8 <btn_init+0x3a8>)
 8008b32:	4613      	mov	r3, r2
 8008b34:	009b      	lsls	r3, r3, #2
 8008b36:	4413      	add	r3, r2
 8008b38:	005b      	lsls	r3, r3, #1
 8008b3a:	440b      	add	r3, r1
 8008b3c:	3330      	adds	r3, #48	; 0x30
 8008b3e:	005b      	lsls	r3, r3, #1
 8008b40:	4403      	add	r3, r0
 8008b42:	2232      	movs	r2, #50	; 0x32
 8008b44:	809a      	strh	r2, [r3, #4]
	btn.btn_y_h[screen_name][btn_name] = 50;
 8008b46:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 8008b4a:	f897 1057 	ldrb.w	r1, [r7, #87]	; 0x57
 8008b4e:	48a6      	ldr	r0, [pc, #664]	; (8008de8 <btn_init+0x3a8>)
 8008b50:	4613      	mov	r3, r2
 8008b52:	009b      	lsls	r3, r3, #2
 8008b54:	4413      	add	r3, r2
 8008b56:	005b      	lsls	r3, r3, #1
 8008b58:	440b      	add	r3, r1
 8008b5a:	3394      	adds	r3, #148	; 0x94
 8008b5c:	005b      	lsls	r3, r3, #1
 8008b5e:	4403      	add	r3, r0
 8008b60:	2232      	movs	r2, #50	; 0x32
 8008b62:	809a      	strh	r2, [r3, #4]

	btn_name = SET_TIME_BTN;
 8008b64:	2301      	movs	r3, #1
 8008b66:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	btn.btn_x[screen_name][btn_name] = 5; // wejcie do menu czasu
 8008b6a:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 8008b6e:	f897 1057 	ldrb.w	r1, [r7, #87]	; 0x57
 8008b72:	489d      	ldr	r0, [pc, #628]	; (8008de8 <btn_init+0x3a8>)
 8008b74:	4613      	mov	r3, r2
 8008b76:	009b      	lsls	r3, r3, #2
 8008b78:	4413      	add	r3, r2
 8008b7a:	005b      	lsls	r3, r3, #1
 8008b7c:	440b      	add	r3, r1
 8008b7e:	2205      	movs	r2, #5
 8008b80:	f820 2013 	strh.w	r2, [r0, r3, lsl #1]
	btn.btn_y[screen_name][btn_name] = 5;
 8008b84:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 8008b88:	f897 1057 	ldrb.w	r1, [r7, #87]	; 0x57
 8008b8c:	4896      	ldr	r0, [pc, #600]	; (8008de8 <btn_init+0x3a8>)
 8008b8e:	4613      	mov	r3, r2
 8008b90:	009b      	lsls	r3, r3, #2
 8008b92:	4413      	add	r3, r2
 8008b94:	005b      	lsls	r3, r3, #1
 8008b96:	440b      	add	r3, r1
 8008b98:	3364      	adds	r3, #100	; 0x64
 8008b9a:	2205      	movs	r2, #5
 8008b9c:	f820 2013 	strh.w	r2, [r0, r3, lsl #1]
	btn.btn_x_w[screen_name][btn_name]= 310;
 8008ba0:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 8008ba4:	f897 1057 	ldrb.w	r1, [r7, #87]	; 0x57
 8008ba8:	488f      	ldr	r0, [pc, #572]	; (8008de8 <btn_init+0x3a8>)
 8008baa:	4613      	mov	r3, r2
 8008bac:	009b      	lsls	r3, r3, #2
 8008bae:	4413      	add	r3, r2
 8008bb0:	005b      	lsls	r3, r3, #1
 8008bb2:	440b      	add	r3, r1
 8008bb4:	3330      	adds	r3, #48	; 0x30
 8008bb6:	005b      	lsls	r3, r3, #1
 8008bb8:	4403      	add	r3, r0
 8008bba:	f44f 729b 	mov.w	r2, #310	; 0x136
 8008bbe:	809a      	strh	r2, [r3, #4]
	btn.btn_y_h[screen_name][btn_name] = 35;
 8008bc0:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 8008bc4:	f897 1057 	ldrb.w	r1, [r7, #87]	; 0x57
 8008bc8:	4887      	ldr	r0, [pc, #540]	; (8008de8 <btn_init+0x3a8>)
 8008bca:	4613      	mov	r3, r2
 8008bcc:	009b      	lsls	r3, r3, #2
 8008bce:	4413      	add	r3, r2
 8008bd0:	005b      	lsls	r3, r3, #1
 8008bd2:	440b      	add	r3, r1
 8008bd4:	3394      	adds	r3, #148	; 0x94
 8008bd6:	005b      	lsls	r3, r3, #1
 8008bd8:	4403      	add	r3, r0
 8008bda:	2223      	movs	r2, #35	; 0x23
 8008bdc:	809a      	strh	r2, [r3, #4]

	btn_name = SET_PUMP_T_MIN_BTN;
 8008bde:	2302      	movs	r3, #2
 8008be0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	btn.btn_x[screen_name][btn_name] = 5; // wejcie do menu temperatury min pompek
 8008be4:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 8008be8:	f897 1057 	ldrb.w	r1, [r7, #87]	; 0x57
 8008bec:	487e      	ldr	r0, [pc, #504]	; (8008de8 <btn_init+0x3a8>)
 8008bee:	4613      	mov	r3, r2
 8008bf0:	009b      	lsls	r3, r3, #2
 8008bf2:	4413      	add	r3, r2
 8008bf4:	005b      	lsls	r3, r3, #1
 8008bf6:	440b      	add	r3, r1
 8008bf8:	2205      	movs	r2, #5
 8008bfa:	f820 2013 	strh.w	r2, [r0, r3, lsl #1]
	btn.btn_y[screen_name][btn_name] = 45;
 8008bfe:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 8008c02:	f897 1057 	ldrb.w	r1, [r7, #87]	; 0x57
 8008c06:	4878      	ldr	r0, [pc, #480]	; (8008de8 <btn_init+0x3a8>)
 8008c08:	4613      	mov	r3, r2
 8008c0a:	009b      	lsls	r3, r3, #2
 8008c0c:	4413      	add	r3, r2
 8008c0e:	005b      	lsls	r3, r3, #1
 8008c10:	440b      	add	r3, r1
 8008c12:	3364      	adds	r3, #100	; 0x64
 8008c14:	222d      	movs	r2, #45	; 0x2d
 8008c16:	f820 2013 	strh.w	r2, [r0, r3, lsl #1]
	btn.btn_x_w[screen_name][btn_name]= 310;
 8008c1a:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 8008c1e:	f897 1057 	ldrb.w	r1, [r7, #87]	; 0x57
 8008c22:	4871      	ldr	r0, [pc, #452]	; (8008de8 <btn_init+0x3a8>)
 8008c24:	4613      	mov	r3, r2
 8008c26:	009b      	lsls	r3, r3, #2
 8008c28:	4413      	add	r3, r2
 8008c2a:	005b      	lsls	r3, r3, #1
 8008c2c:	440b      	add	r3, r1
 8008c2e:	3330      	adds	r3, #48	; 0x30
 8008c30:	005b      	lsls	r3, r3, #1
 8008c32:	4403      	add	r3, r0
 8008c34:	f44f 729b 	mov.w	r2, #310	; 0x136
 8008c38:	809a      	strh	r2, [r3, #4]
	btn.btn_y_h[screen_name][btn_name] = 35;
 8008c3a:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 8008c3e:	f897 1057 	ldrb.w	r1, [r7, #87]	; 0x57
 8008c42:	4869      	ldr	r0, [pc, #420]	; (8008de8 <btn_init+0x3a8>)
 8008c44:	4613      	mov	r3, r2
 8008c46:	009b      	lsls	r3, r3, #2
 8008c48:	4413      	add	r3, r2
 8008c4a:	005b      	lsls	r3, r3, #1
 8008c4c:	440b      	add	r3, r1
 8008c4e:	3394      	adds	r3, #148	; 0x94
 8008c50:	005b      	lsls	r3, r3, #1
 8008c52:	4403      	add	r3, r0
 8008c54:	2223      	movs	r2, #35	; 0x23
 8008c56:	809a      	strh	r2, [r3, #4]

	btn_name = SET_PUMP_T_MAX_BTN;
 8008c58:	2303      	movs	r3, #3
 8008c5a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	btn.btn_x[screen_name][btn_name] = 5; // wejcie do menu temperatury max pompek
 8008c5e:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 8008c62:	f897 1057 	ldrb.w	r1, [r7, #87]	; 0x57
 8008c66:	4860      	ldr	r0, [pc, #384]	; (8008de8 <btn_init+0x3a8>)
 8008c68:	4613      	mov	r3, r2
 8008c6a:	009b      	lsls	r3, r3, #2
 8008c6c:	4413      	add	r3, r2
 8008c6e:	005b      	lsls	r3, r3, #1
 8008c70:	440b      	add	r3, r1
 8008c72:	2205      	movs	r2, #5
 8008c74:	f820 2013 	strh.w	r2, [r0, r3, lsl #1]
	btn.btn_y[screen_name][btn_name] = 85;
 8008c78:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 8008c7c:	f897 1057 	ldrb.w	r1, [r7, #87]	; 0x57
 8008c80:	4859      	ldr	r0, [pc, #356]	; (8008de8 <btn_init+0x3a8>)
 8008c82:	4613      	mov	r3, r2
 8008c84:	009b      	lsls	r3, r3, #2
 8008c86:	4413      	add	r3, r2
 8008c88:	005b      	lsls	r3, r3, #1
 8008c8a:	440b      	add	r3, r1
 8008c8c:	3364      	adds	r3, #100	; 0x64
 8008c8e:	2255      	movs	r2, #85	; 0x55
 8008c90:	f820 2013 	strh.w	r2, [r0, r3, lsl #1]
	btn.btn_x_w[screen_name][btn_name]= 310;
 8008c94:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 8008c98:	f897 1057 	ldrb.w	r1, [r7, #87]	; 0x57
 8008c9c:	4852      	ldr	r0, [pc, #328]	; (8008de8 <btn_init+0x3a8>)
 8008c9e:	4613      	mov	r3, r2
 8008ca0:	009b      	lsls	r3, r3, #2
 8008ca2:	4413      	add	r3, r2
 8008ca4:	005b      	lsls	r3, r3, #1
 8008ca6:	440b      	add	r3, r1
 8008ca8:	3330      	adds	r3, #48	; 0x30
 8008caa:	005b      	lsls	r3, r3, #1
 8008cac:	4403      	add	r3, r0
 8008cae:	f44f 729b 	mov.w	r2, #310	; 0x136
 8008cb2:	809a      	strh	r2, [r3, #4]
	btn.btn_y_h[screen_name][btn_name] = 35;
 8008cb4:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 8008cb8:	f897 1057 	ldrb.w	r1, [r7, #87]	; 0x57
 8008cbc:	484a      	ldr	r0, [pc, #296]	; (8008de8 <btn_init+0x3a8>)
 8008cbe:	4613      	mov	r3, r2
 8008cc0:	009b      	lsls	r3, r3, #2
 8008cc2:	4413      	add	r3, r2
 8008cc4:	005b      	lsls	r3, r3, #1
 8008cc6:	440b      	add	r3, r1
 8008cc8:	3394      	adds	r3, #148	; 0x94
 8008cca:	005b      	lsls	r3, r3, #1
 8008ccc:	4403      	add	r3, r0
 8008cce:	2223      	movs	r2, #35	; 0x23
 8008cd0:	809a      	strh	r2, [r3, #4]

	// menu zmiany czasu zalaczania pompki
	screen_name = TIME_SCREEN;
 8008cd2:	2302      	movs	r3, #2
 8008cd4:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56
	btn_name = EXIT_BTN;
 8008cd8:	2300      	movs	r3, #0
 8008cda:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	btn.btn_x[screen_name][btn_name] = 260; // wyjcie do ekranu gwnego
 8008cde:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 8008ce2:	f897 1057 	ldrb.w	r1, [r7, #87]	; 0x57
 8008ce6:	4840      	ldr	r0, [pc, #256]	; (8008de8 <btn_init+0x3a8>)
 8008ce8:	4613      	mov	r3, r2
 8008cea:	009b      	lsls	r3, r3, #2
 8008cec:	4413      	add	r3, r2
 8008cee:	005b      	lsls	r3, r3, #1
 8008cf0:	440b      	add	r3, r1
 8008cf2:	f44f 7282 	mov.w	r2, #260	; 0x104
 8008cf6:	f820 2013 	strh.w	r2, [r0, r3, lsl #1]
	btn.btn_y[screen_name][btn_name] = 180;
 8008cfa:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 8008cfe:	f897 1057 	ldrb.w	r1, [r7, #87]	; 0x57
 8008d02:	4839      	ldr	r0, [pc, #228]	; (8008de8 <btn_init+0x3a8>)
 8008d04:	4613      	mov	r3, r2
 8008d06:	009b      	lsls	r3, r3, #2
 8008d08:	4413      	add	r3, r2
 8008d0a:	005b      	lsls	r3, r3, #1
 8008d0c:	440b      	add	r3, r1
 8008d0e:	3364      	adds	r3, #100	; 0x64
 8008d10:	22b4      	movs	r2, #180	; 0xb4
 8008d12:	f820 2013 	strh.w	r2, [r0, r3, lsl #1]
	btn.btn_x_w[screen_name][btn_name]= 50;
 8008d16:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 8008d1a:	f897 1057 	ldrb.w	r1, [r7, #87]	; 0x57
 8008d1e:	4832      	ldr	r0, [pc, #200]	; (8008de8 <btn_init+0x3a8>)
 8008d20:	4613      	mov	r3, r2
 8008d22:	009b      	lsls	r3, r3, #2
 8008d24:	4413      	add	r3, r2
 8008d26:	005b      	lsls	r3, r3, #1
 8008d28:	440b      	add	r3, r1
 8008d2a:	3330      	adds	r3, #48	; 0x30
 8008d2c:	005b      	lsls	r3, r3, #1
 8008d2e:	4403      	add	r3, r0
 8008d30:	2232      	movs	r2, #50	; 0x32
 8008d32:	809a      	strh	r2, [r3, #4]
	btn.btn_y_h[screen_name][btn_name] = 50;
 8008d34:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 8008d38:	f897 1057 	ldrb.w	r1, [r7, #87]	; 0x57
 8008d3c:	482a      	ldr	r0, [pc, #168]	; (8008de8 <btn_init+0x3a8>)
 8008d3e:	4613      	mov	r3, r2
 8008d40:	009b      	lsls	r3, r3, #2
 8008d42:	4413      	add	r3, r2
 8008d44:	005b      	lsls	r3, r3, #1
 8008d46:	440b      	add	r3, r1
 8008d48:	3394      	adds	r3, #148	; 0x94
 8008d4a:	005b      	lsls	r3, r3, #1
 8008d4c:	4403      	add	r3, r0
 8008d4e:	2232      	movs	r2, #50	; 0x32
 8008d50:	809a      	strh	r2, [r3, #4]

	btn_name = OK_BTN;
 8008d52:	2301      	movs	r3, #1
 8008d54:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	btn.btn_x[screen_name][btn_name] = 10; // zatwierdzenie ustawien i wyjcie do ekranu gwnego
 8008d58:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 8008d5c:	f897 1057 	ldrb.w	r1, [r7, #87]	; 0x57
 8008d60:	4821      	ldr	r0, [pc, #132]	; (8008de8 <btn_init+0x3a8>)
 8008d62:	4613      	mov	r3, r2
 8008d64:	009b      	lsls	r3, r3, #2
 8008d66:	4413      	add	r3, r2
 8008d68:	005b      	lsls	r3, r3, #1
 8008d6a:	440b      	add	r3, r1
 8008d6c:	220a      	movs	r2, #10
 8008d6e:	f820 2013 	strh.w	r2, [r0, r3, lsl #1]
	btn.btn_y[screen_name][btn_name] = 180;
 8008d72:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 8008d76:	f897 1057 	ldrb.w	r1, [r7, #87]	; 0x57
 8008d7a:	481b      	ldr	r0, [pc, #108]	; (8008de8 <btn_init+0x3a8>)
 8008d7c:	4613      	mov	r3, r2
 8008d7e:	009b      	lsls	r3, r3, #2
 8008d80:	4413      	add	r3, r2
 8008d82:	005b      	lsls	r3, r3, #1
 8008d84:	440b      	add	r3, r1
 8008d86:	3364      	adds	r3, #100	; 0x64
 8008d88:	22b4      	movs	r2, #180	; 0xb4
 8008d8a:	f820 2013 	strh.w	r2, [r0, r3, lsl #1]
	btn.btn_x_w[screen_name][btn_name]= 50;
 8008d8e:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 8008d92:	f897 1057 	ldrb.w	r1, [r7, #87]	; 0x57
 8008d96:	4814      	ldr	r0, [pc, #80]	; (8008de8 <btn_init+0x3a8>)
 8008d98:	4613      	mov	r3, r2
 8008d9a:	009b      	lsls	r3, r3, #2
 8008d9c:	4413      	add	r3, r2
 8008d9e:	005b      	lsls	r3, r3, #1
 8008da0:	440b      	add	r3, r1
 8008da2:	3330      	adds	r3, #48	; 0x30
 8008da4:	005b      	lsls	r3, r3, #1
 8008da6:	4403      	add	r3, r0
 8008da8:	2232      	movs	r2, #50	; 0x32
 8008daa:	809a      	strh	r2, [r3, #4]
	btn.btn_y_h[screen_name][btn_name] = 50;
 8008dac:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 8008db0:	f897 1057 	ldrb.w	r1, [r7, #87]	; 0x57
 8008db4:	480c      	ldr	r0, [pc, #48]	; (8008de8 <btn_init+0x3a8>)
 8008db6:	4613      	mov	r3, r2
 8008db8:	009b      	lsls	r3, r3, #2
 8008dba:	4413      	add	r3, r2
 8008dbc:	005b      	lsls	r3, r3, #1
 8008dbe:	440b      	add	r3, r1
 8008dc0:	3394      	adds	r3, #148	; 0x94
 8008dc2:	005b      	lsls	r3, r3, #1
 8008dc4:	4403      	add	r3, r0
 8008dc6:	2232      	movs	r2, #50	; 0x32
 8008dc8:	809a      	strh	r2, [r3, #4]

	btn_name = INC_HOUR_BTN;
 8008dca:	2302      	movs	r3, #2
 8008dcc:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	btn.btn_x[screen_name][btn_name] = 105; // zwikszenie licznika godziny
 8008dd0:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 8008dd4:	f897 1057 	ldrb.w	r1, [r7, #87]	; 0x57
 8008dd8:	4803      	ldr	r0, [pc, #12]	; (8008de8 <btn_init+0x3a8>)
 8008dda:	4613      	mov	r3, r2
 8008ddc:	009b      	lsls	r3, r3, #2
 8008dde:	4413      	add	r3, r2
 8008de0:	005b      	lsls	r3, r3, #1
 8008de2:	440b      	add	r3, r1
 8008de4:	2269      	movs	r2, #105	; 0x69
 8008de6:	e003      	b.n	8008df0 <btn_init+0x3b0>
 8008de8:	200012bc 	.word	0x200012bc
 8008dec:	20000fa4 	.word	0x20000fa4
 8008df0:	f820 2013 	strh.w	r2, [r0, r3, lsl #1]
	btn.btn_y[screen_name][btn_name] = 50;
 8008df4:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 8008df8:	f897 1057 	ldrb.w	r1, [r7, #87]	; 0x57
 8008dfc:	48e7      	ldr	r0, [pc, #924]	; (800919c <btn_init+0x75c>)
 8008dfe:	4613      	mov	r3, r2
 8008e00:	009b      	lsls	r3, r3, #2
 8008e02:	4413      	add	r3, r2
 8008e04:	005b      	lsls	r3, r3, #1
 8008e06:	440b      	add	r3, r1
 8008e08:	3364      	adds	r3, #100	; 0x64
 8008e0a:	2232      	movs	r2, #50	; 0x32
 8008e0c:	f820 2013 	strh.w	r2, [r0, r3, lsl #1]
	btn.btn_x_w[screen_name][btn_name]= 50;
 8008e10:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 8008e14:	f897 1057 	ldrb.w	r1, [r7, #87]	; 0x57
 8008e18:	48e0      	ldr	r0, [pc, #896]	; (800919c <btn_init+0x75c>)
 8008e1a:	4613      	mov	r3, r2
 8008e1c:	009b      	lsls	r3, r3, #2
 8008e1e:	4413      	add	r3, r2
 8008e20:	005b      	lsls	r3, r3, #1
 8008e22:	440b      	add	r3, r1
 8008e24:	3330      	adds	r3, #48	; 0x30
 8008e26:	005b      	lsls	r3, r3, #1
 8008e28:	4403      	add	r3, r0
 8008e2a:	2232      	movs	r2, #50	; 0x32
 8008e2c:	809a      	strh	r2, [r3, #4]
	btn.btn_y_h[screen_name][btn_name] = 50;
 8008e2e:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 8008e32:	f897 1057 	ldrb.w	r1, [r7, #87]	; 0x57
 8008e36:	48d9      	ldr	r0, [pc, #868]	; (800919c <btn_init+0x75c>)
 8008e38:	4613      	mov	r3, r2
 8008e3a:	009b      	lsls	r3, r3, #2
 8008e3c:	4413      	add	r3, r2
 8008e3e:	005b      	lsls	r3, r3, #1
 8008e40:	440b      	add	r3, r1
 8008e42:	3394      	adds	r3, #148	; 0x94
 8008e44:	005b      	lsls	r3, r3, #1
 8008e46:	4403      	add	r3, r0
 8008e48:	2232      	movs	r2, #50	; 0x32
 8008e4a:	809a      	strh	r2, [r3, #4]

	btn_name = DEC_HOUR_BTN;
 8008e4c:	2303      	movs	r3, #3
 8008e4e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	btn.btn_x[screen_name][btn_name] = 105; // zmniejszenie licznika godziny
 8008e52:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 8008e56:	f897 1057 	ldrb.w	r1, [r7, #87]	; 0x57
 8008e5a:	48d0      	ldr	r0, [pc, #832]	; (800919c <btn_init+0x75c>)
 8008e5c:	4613      	mov	r3, r2
 8008e5e:	009b      	lsls	r3, r3, #2
 8008e60:	4413      	add	r3, r2
 8008e62:	005b      	lsls	r3, r3, #1
 8008e64:	440b      	add	r3, r1
 8008e66:	2269      	movs	r2, #105	; 0x69
 8008e68:	f820 2013 	strh.w	r2, [r0, r3, lsl #1]
	btn.btn_y[screen_name][btn_name] = 160;
 8008e6c:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 8008e70:	f897 1057 	ldrb.w	r1, [r7, #87]	; 0x57
 8008e74:	48c9      	ldr	r0, [pc, #804]	; (800919c <btn_init+0x75c>)
 8008e76:	4613      	mov	r3, r2
 8008e78:	009b      	lsls	r3, r3, #2
 8008e7a:	4413      	add	r3, r2
 8008e7c:	005b      	lsls	r3, r3, #1
 8008e7e:	440b      	add	r3, r1
 8008e80:	3364      	adds	r3, #100	; 0x64
 8008e82:	22a0      	movs	r2, #160	; 0xa0
 8008e84:	f820 2013 	strh.w	r2, [r0, r3, lsl #1]
	btn.btn_x_w[screen_name][btn_name]= 50;
 8008e88:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 8008e8c:	f897 1057 	ldrb.w	r1, [r7, #87]	; 0x57
 8008e90:	48c2      	ldr	r0, [pc, #776]	; (800919c <btn_init+0x75c>)
 8008e92:	4613      	mov	r3, r2
 8008e94:	009b      	lsls	r3, r3, #2
 8008e96:	4413      	add	r3, r2
 8008e98:	005b      	lsls	r3, r3, #1
 8008e9a:	440b      	add	r3, r1
 8008e9c:	3330      	adds	r3, #48	; 0x30
 8008e9e:	005b      	lsls	r3, r3, #1
 8008ea0:	4403      	add	r3, r0
 8008ea2:	2232      	movs	r2, #50	; 0x32
 8008ea4:	809a      	strh	r2, [r3, #4]
	btn.btn_y_h[screen_name][btn_name] = 50;
 8008ea6:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 8008eaa:	f897 1057 	ldrb.w	r1, [r7, #87]	; 0x57
 8008eae:	48bb      	ldr	r0, [pc, #748]	; (800919c <btn_init+0x75c>)
 8008eb0:	4613      	mov	r3, r2
 8008eb2:	009b      	lsls	r3, r3, #2
 8008eb4:	4413      	add	r3, r2
 8008eb6:	005b      	lsls	r3, r3, #1
 8008eb8:	440b      	add	r3, r1
 8008eba:	3394      	adds	r3, #148	; 0x94
 8008ebc:	005b      	lsls	r3, r3, #1
 8008ebe:	4403      	add	r3, r0
 8008ec0:	2232      	movs	r2, #50	; 0x32
 8008ec2:	809a      	strh	r2, [r3, #4]

	btn_name = INC_MIN_BTN;
 8008ec4:	2304      	movs	r3, #4
 8008ec6:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	btn.btn_x[screen_name][btn_name] = 165; // zwikszenie licznika minuty
 8008eca:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 8008ece:	f897 1057 	ldrb.w	r1, [r7, #87]	; 0x57
 8008ed2:	48b2      	ldr	r0, [pc, #712]	; (800919c <btn_init+0x75c>)
 8008ed4:	4613      	mov	r3, r2
 8008ed6:	009b      	lsls	r3, r3, #2
 8008ed8:	4413      	add	r3, r2
 8008eda:	005b      	lsls	r3, r3, #1
 8008edc:	440b      	add	r3, r1
 8008ede:	22a5      	movs	r2, #165	; 0xa5
 8008ee0:	f820 2013 	strh.w	r2, [r0, r3, lsl #1]
	btn.btn_y[screen_name][btn_name] = 50;
 8008ee4:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 8008ee8:	f897 1057 	ldrb.w	r1, [r7, #87]	; 0x57
 8008eec:	48ab      	ldr	r0, [pc, #684]	; (800919c <btn_init+0x75c>)
 8008eee:	4613      	mov	r3, r2
 8008ef0:	009b      	lsls	r3, r3, #2
 8008ef2:	4413      	add	r3, r2
 8008ef4:	005b      	lsls	r3, r3, #1
 8008ef6:	440b      	add	r3, r1
 8008ef8:	3364      	adds	r3, #100	; 0x64
 8008efa:	2232      	movs	r2, #50	; 0x32
 8008efc:	f820 2013 	strh.w	r2, [r0, r3, lsl #1]
	btn.btn_x_w[screen_name][btn_name]= 50;
 8008f00:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 8008f04:	f897 1057 	ldrb.w	r1, [r7, #87]	; 0x57
 8008f08:	48a4      	ldr	r0, [pc, #656]	; (800919c <btn_init+0x75c>)
 8008f0a:	4613      	mov	r3, r2
 8008f0c:	009b      	lsls	r3, r3, #2
 8008f0e:	4413      	add	r3, r2
 8008f10:	005b      	lsls	r3, r3, #1
 8008f12:	440b      	add	r3, r1
 8008f14:	3330      	adds	r3, #48	; 0x30
 8008f16:	005b      	lsls	r3, r3, #1
 8008f18:	4403      	add	r3, r0
 8008f1a:	2232      	movs	r2, #50	; 0x32
 8008f1c:	809a      	strh	r2, [r3, #4]
	btn.btn_y_h[screen_name][btn_name] = 50;
 8008f1e:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 8008f22:	f897 1057 	ldrb.w	r1, [r7, #87]	; 0x57
 8008f26:	489d      	ldr	r0, [pc, #628]	; (800919c <btn_init+0x75c>)
 8008f28:	4613      	mov	r3, r2
 8008f2a:	009b      	lsls	r3, r3, #2
 8008f2c:	4413      	add	r3, r2
 8008f2e:	005b      	lsls	r3, r3, #1
 8008f30:	440b      	add	r3, r1
 8008f32:	3394      	adds	r3, #148	; 0x94
 8008f34:	005b      	lsls	r3, r3, #1
 8008f36:	4403      	add	r3, r0
 8008f38:	2232      	movs	r2, #50	; 0x32
 8008f3a:	809a      	strh	r2, [r3, #4]

	btn_name = DEC_MIN_BTN;
 8008f3c:	2305      	movs	r3, #5
 8008f3e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	btn.btn_x[screen_name][btn_name] = 165; // zmniejszenie licznika minuty
 8008f42:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 8008f46:	f897 1057 	ldrb.w	r1, [r7, #87]	; 0x57
 8008f4a:	4894      	ldr	r0, [pc, #592]	; (800919c <btn_init+0x75c>)
 8008f4c:	4613      	mov	r3, r2
 8008f4e:	009b      	lsls	r3, r3, #2
 8008f50:	4413      	add	r3, r2
 8008f52:	005b      	lsls	r3, r3, #1
 8008f54:	440b      	add	r3, r1
 8008f56:	22a5      	movs	r2, #165	; 0xa5
 8008f58:	f820 2013 	strh.w	r2, [r0, r3, lsl #1]
	btn.btn_y[screen_name][btn_name] = 160;
 8008f5c:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 8008f60:	f897 1057 	ldrb.w	r1, [r7, #87]	; 0x57
 8008f64:	488d      	ldr	r0, [pc, #564]	; (800919c <btn_init+0x75c>)
 8008f66:	4613      	mov	r3, r2
 8008f68:	009b      	lsls	r3, r3, #2
 8008f6a:	4413      	add	r3, r2
 8008f6c:	005b      	lsls	r3, r3, #1
 8008f6e:	440b      	add	r3, r1
 8008f70:	3364      	adds	r3, #100	; 0x64
 8008f72:	22a0      	movs	r2, #160	; 0xa0
 8008f74:	f820 2013 	strh.w	r2, [r0, r3, lsl #1]
	btn.btn_x_w[screen_name][btn_name]= 50;
 8008f78:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 8008f7c:	f897 1057 	ldrb.w	r1, [r7, #87]	; 0x57
 8008f80:	4886      	ldr	r0, [pc, #536]	; (800919c <btn_init+0x75c>)
 8008f82:	4613      	mov	r3, r2
 8008f84:	009b      	lsls	r3, r3, #2
 8008f86:	4413      	add	r3, r2
 8008f88:	005b      	lsls	r3, r3, #1
 8008f8a:	440b      	add	r3, r1
 8008f8c:	3330      	adds	r3, #48	; 0x30
 8008f8e:	005b      	lsls	r3, r3, #1
 8008f90:	4403      	add	r3, r0
 8008f92:	2232      	movs	r2, #50	; 0x32
 8008f94:	809a      	strh	r2, [r3, #4]
	btn.btn_y_h[screen_name][btn_name] = 50;
 8008f96:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 8008f9a:	f897 1057 	ldrb.w	r1, [r7, #87]	; 0x57
 8008f9e:	487f      	ldr	r0, [pc, #508]	; (800919c <btn_init+0x75c>)
 8008fa0:	4613      	mov	r3, r2
 8008fa2:	009b      	lsls	r3, r3, #2
 8008fa4:	4413      	add	r3, r2
 8008fa6:	005b      	lsls	r3, r3, #1
 8008fa8:	440b      	add	r3, r1
 8008faa:	3394      	adds	r3, #148	; 0x94
 8008fac:	005b      	lsls	r3, r3, #1
 8008fae:	4403      	add	r3, r0
 8008fb0:	2232      	movs	r2, #50	; 0x32
 8008fb2:	809a      	strh	r2, [r3, #4]

	// menu ustawienia temp zal pompek
	screen_name = PUMP_T_MIN_SCREEN;
 8008fb4:	2303      	movs	r3, #3
 8008fb6:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56
	btn_name = EXIT_BTN;
 8008fba:	2300      	movs	r3, #0
 8008fbc:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	btn.btn_x[screen_name][btn_name] = 260; // wyjcie do ekranu gwnego
 8008fc0:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 8008fc4:	f897 1057 	ldrb.w	r1, [r7, #87]	; 0x57
 8008fc8:	4874      	ldr	r0, [pc, #464]	; (800919c <btn_init+0x75c>)
 8008fca:	4613      	mov	r3, r2
 8008fcc:	009b      	lsls	r3, r3, #2
 8008fce:	4413      	add	r3, r2
 8008fd0:	005b      	lsls	r3, r3, #1
 8008fd2:	440b      	add	r3, r1
 8008fd4:	f44f 7282 	mov.w	r2, #260	; 0x104
 8008fd8:	f820 2013 	strh.w	r2, [r0, r3, lsl #1]
	btn.btn_y[screen_name][btn_name] = 180;
 8008fdc:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 8008fe0:	f897 1057 	ldrb.w	r1, [r7, #87]	; 0x57
 8008fe4:	486d      	ldr	r0, [pc, #436]	; (800919c <btn_init+0x75c>)
 8008fe6:	4613      	mov	r3, r2
 8008fe8:	009b      	lsls	r3, r3, #2
 8008fea:	4413      	add	r3, r2
 8008fec:	005b      	lsls	r3, r3, #1
 8008fee:	440b      	add	r3, r1
 8008ff0:	3364      	adds	r3, #100	; 0x64
 8008ff2:	22b4      	movs	r2, #180	; 0xb4
 8008ff4:	f820 2013 	strh.w	r2, [r0, r3, lsl #1]
	btn.btn_x_w[screen_name][btn_name]= 50;
 8008ff8:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 8008ffc:	f897 1057 	ldrb.w	r1, [r7, #87]	; 0x57
 8009000:	4866      	ldr	r0, [pc, #408]	; (800919c <btn_init+0x75c>)
 8009002:	4613      	mov	r3, r2
 8009004:	009b      	lsls	r3, r3, #2
 8009006:	4413      	add	r3, r2
 8009008:	005b      	lsls	r3, r3, #1
 800900a:	440b      	add	r3, r1
 800900c:	3330      	adds	r3, #48	; 0x30
 800900e:	005b      	lsls	r3, r3, #1
 8009010:	4403      	add	r3, r0
 8009012:	2232      	movs	r2, #50	; 0x32
 8009014:	809a      	strh	r2, [r3, #4]
	btn.btn_y_h[screen_name][btn_name] = 50;
 8009016:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 800901a:	f897 1057 	ldrb.w	r1, [r7, #87]	; 0x57
 800901e:	485f      	ldr	r0, [pc, #380]	; (800919c <btn_init+0x75c>)
 8009020:	4613      	mov	r3, r2
 8009022:	009b      	lsls	r3, r3, #2
 8009024:	4413      	add	r3, r2
 8009026:	005b      	lsls	r3, r3, #1
 8009028:	440b      	add	r3, r1
 800902a:	3394      	adds	r3, #148	; 0x94
 800902c:	005b      	lsls	r3, r3, #1
 800902e:	4403      	add	r3, r0
 8009030:	2232      	movs	r2, #50	; 0x32
 8009032:	809a      	strh	r2, [r3, #4]

	btn_name = OK_BTN;
 8009034:	2301      	movs	r3, #1
 8009036:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	btn.btn_x[screen_name][btn_name] = 10; // zatwierdzenie ustawien i wyjcie do ekranu gwnego
 800903a:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 800903e:	f897 1057 	ldrb.w	r1, [r7, #87]	; 0x57
 8009042:	4856      	ldr	r0, [pc, #344]	; (800919c <btn_init+0x75c>)
 8009044:	4613      	mov	r3, r2
 8009046:	009b      	lsls	r3, r3, #2
 8009048:	4413      	add	r3, r2
 800904a:	005b      	lsls	r3, r3, #1
 800904c:	440b      	add	r3, r1
 800904e:	220a      	movs	r2, #10
 8009050:	f820 2013 	strh.w	r2, [r0, r3, lsl #1]
	btn.btn_y[screen_name][btn_name] = 180;
 8009054:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 8009058:	f897 1057 	ldrb.w	r1, [r7, #87]	; 0x57
 800905c:	484f      	ldr	r0, [pc, #316]	; (800919c <btn_init+0x75c>)
 800905e:	4613      	mov	r3, r2
 8009060:	009b      	lsls	r3, r3, #2
 8009062:	4413      	add	r3, r2
 8009064:	005b      	lsls	r3, r3, #1
 8009066:	440b      	add	r3, r1
 8009068:	3364      	adds	r3, #100	; 0x64
 800906a:	22b4      	movs	r2, #180	; 0xb4
 800906c:	f820 2013 	strh.w	r2, [r0, r3, lsl #1]
	btn.btn_x_w[screen_name][btn_name]= 50;
 8009070:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 8009074:	f897 1057 	ldrb.w	r1, [r7, #87]	; 0x57
 8009078:	4848      	ldr	r0, [pc, #288]	; (800919c <btn_init+0x75c>)
 800907a:	4613      	mov	r3, r2
 800907c:	009b      	lsls	r3, r3, #2
 800907e:	4413      	add	r3, r2
 8009080:	005b      	lsls	r3, r3, #1
 8009082:	440b      	add	r3, r1
 8009084:	3330      	adds	r3, #48	; 0x30
 8009086:	005b      	lsls	r3, r3, #1
 8009088:	4403      	add	r3, r0
 800908a:	2232      	movs	r2, #50	; 0x32
 800908c:	809a      	strh	r2, [r3, #4]
	btn.btn_y_h[screen_name][btn_name] = 50;
 800908e:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 8009092:	f897 1057 	ldrb.w	r1, [r7, #87]	; 0x57
 8009096:	4841      	ldr	r0, [pc, #260]	; (800919c <btn_init+0x75c>)
 8009098:	4613      	mov	r3, r2
 800909a:	009b      	lsls	r3, r3, #2
 800909c:	4413      	add	r3, r2
 800909e:	005b      	lsls	r3, r3, #1
 80090a0:	440b      	add	r3, r1
 80090a2:	3394      	adds	r3, #148	; 0x94
 80090a4:	005b      	lsls	r3, r3, #1
 80090a6:	4403      	add	r3, r0
 80090a8:	2232      	movs	r2, #50	; 0x32
 80090aa:	809a      	strh	r2, [r3, #4]

	btn_name = SOLAR_BTN;
 80090ac:	2302      	movs	r3, #2
 80090ae:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	btn.btn_x[screen_name][btn_name] = 220; // wybr ustawie dla solara
 80090b2:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 80090b6:	f897 1057 	ldrb.w	r1, [r7, #87]	; 0x57
 80090ba:	4838      	ldr	r0, [pc, #224]	; (800919c <btn_init+0x75c>)
 80090bc:	4613      	mov	r3, r2
 80090be:	009b      	lsls	r3, r3, #2
 80090c0:	4413      	add	r3, r2
 80090c2:	005b      	lsls	r3, r3, #1
 80090c4:	440b      	add	r3, r1
 80090c6:	22dc      	movs	r2, #220	; 0xdc
 80090c8:	f820 2013 	strh.w	r2, [r0, r3, lsl #1]
	btn.btn_y[screen_name][btn_name] = 5;
 80090cc:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 80090d0:	f897 1057 	ldrb.w	r1, [r7, #87]	; 0x57
 80090d4:	4831      	ldr	r0, [pc, #196]	; (800919c <btn_init+0x75c>)
 80090d6:	4613      	mov	r3, r2
 80090d8:	009b      	lsls	r3, r3, #2
 80090da:	4413      	add	r3, r2
 80090dc:	005b      	lsls	r3, r3, #1
 80090de:	440b      	add	r3, r1
 80090e0:	3364      	adds	r3, #100	; 0x64
 80090e2:	2205      	movs	r2, #5
 80090e4:	f820 2013 	strh.w	r2, [r0, r3, lsl #1]
	btn.btn_x_w[screen_name][btn_name]= 100;
 80090e8:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 80090ec:	f897 1057 	ldrb.w	r1, [r7, #87]	; 0x57
 80090f0:	482a      	ldr	r0, [pc, #168]	; (800919c <btn_init+0x75c>)
 80090f2:	4613      	mov	r3, r2
 80090f4:	009b      	lsls	r3, r3, #2
 80090f6:	4413      	add	r3, r2
 80090f8:	005b      	lsls	r3, r3, #1
 80090fa:	440b      	add	r3, r1
 80090fc:	3330      	adds	r3, #48	; 0x30
 80090fe:	005b      	lsls	r3, r3, #1
 8009100:	4403      	add	r3, r0
 8009102:	2264      	movs	r2, #100	; 0x64
 8009104:	809a      	strh	r2, [r3, #4]
	btn.btn_y_h[screen_name][btn_name] = 35;
 8009106:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 800910a:	f897 1057 	ldrb.w	r1, [r7, #87]	; 0x57
 800910e:	4823      	ldr	r0, [pc, #140]	; (800919c <btn_init+0x75c>)
 8009110:	4613      	mov	r3, r2
 8009112:	009b      	lsls	r3, r3, #2
 8009114:	4413      	add	r3, r2
 8009116:	005b      	lsls	r3, r3, #1
 8009118:	440b      	add	r3, r1
 800911a:	3394      	adds	r3, #148	; 0x94
 800911c:	005b      	lsls	r3, r3, #1
 800911e:	4403      	add	r3, r0
 8009120:	2223      	movs	r2, #35	; 0x23
 8009122:	809a      	strh	r2, [r3, #4]

	btn_name = PIEC_BTN;
 8009124:	2303      	movs	r3, #3
 8009126:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	btn.btn_x[screen_name][btn_name] = 220; // wybr ustawie dla pieca
 800912a:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 800912e:	f897 1057 	ldrb.w	r1, [r7, #87]	; 0x57
 8009132:	481a      	ldr	r0, [pc, #104]	; (800919c <btn_init+0x75c>)
 8009134:	4613      	mov	r3, r2
 8009136:	009b      	lsls	r3, r3, #2
 8009138:	4413      	add	r3, r2
 800913a:	005b      	lsls	r3, r3, #1
 800913c:	440b      	add	r3, r1
 800913e:	22dc      	movs	r2, #220	; 0xdc
 8009140:	f820 2013 	strh.w	r2, [r0, r3, lsl #1]
	btn.btn_y[screen_name][btn_name] = 45;
 8009144:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 8009148:	f897 1057 	ldrb.w	r1, [r7, #87]	; 0x57
 800914c:	4813      	ldr	r0, [pc, #76]	; (800919c <btn_init+0x75c>)
 800914e:	4613      	mov	r3, r2
 8009150:	009b      	lsls	r3, r3, #2
 8009152:	4413      	add	r3, r2
 8009154:	005b      	lsls	r3, r3, #1
 8009156:	440b      	add	r3, r1
 8009158:	3364      	adds	r3, #100	; 0x64
 800915a:	222d      	movs	r2, #45	; 0x2d
 800915c:	f820 2013 	strh.w	r2, [r0, r3, lsl #1]
	btn.btn_x_w[screen_name][btn_name]= 100;
 8009160:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 8009164:	f897 1057 	ldrb.w	r1, [r7, #87]	; 0x57
 8009168:	480c      	ldr	r0, [pc, #48]	; (800919c <btn_init+0x75c>)
 800916a:	4613      	mov	r3, r2
 800916c:	009b      	lsls	r3, r3, #2
 800916e:	4413      	add	r3, r2
 8009170:	005b      	lsls	r3, r3, #1
 8009172:	440b      	add	r3, r1
 8009174:	3330      	adds	r3, #48	; 0x30
 8009176:	005b      	lsls	r3, r3, #1
 8009178:	4403      	add	r3, r0
 800917a:	2264      	movs	r2, #100	; 0x64
 800917c:	809a      	strh	r2, [r3, #4]
	btn.btn_y_h[screen_name][btn_name] = 35;
 800917e:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 8009182:	f897 1057 	ldrb.w	r1, [r7, #87]	; 0x57
 8009186:	4805      	ldr	r0, [pc, #20]	; (800919c <btn_init+0x75c>)
 8009188:	4613      	mov	r3, r2
 800918a:	009b      	lsls	r3, r3, #2
 800918c:	4413      	add	r3, r2
 800918e:	005b      	lsls	r3, r3, #1
 8009190:	440b      	add	r3, r1
 8009192:	3394      	adds	r3, #148	; 0x94
 8009194:	005b      	lsls	r3, r3, #1
 8009196:	4403      	add	r3, r0
 8009198:	e002      	b.n	80091a0 <btn_init+0x760>
 800919a:	bf00      	nop
 800919c:	200012bc 	.word	0x200012bc
 80091a0:	2223      	movs	r2, #35	; 0x23
 80091a2:	809a      	strh	r2, [r3, #4]

#ifdef DO_DOMU
	btn_name = OBIEG_BTN;
 80091a4:	2304      	movs	r3, #4
 80091a6:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	btn.btn_x[screen_name][btn_name] = 220; // wybr ustawie dla obiegu
 80091aa:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 80091ae:	f897 1057 	ldrb.w	r1, [r7, #87]	; 0x57
 80091b2:	4890      	ldr	r0, [pc, #576]	; (80093f4 <btn_init+0x9b4>)
 80091b4:	4613      	mov	r3, r2
 80091b6:	009b      	lsls	r3, r3, #2
 80091b8:	4413      	add	r3, r2
 80091ba:	005b      	lsls	r3, r3, #1
 80091bc:	440b      	add	r3, r1
 80091be:	22dc      	movs	r2, #220	; 0xdc
 80091c0:	f820 2013 	strh.w	r2, [r0, r3, lsl #1]
	btn.btn_y[screen_name][btn_name] = 85;
 80091c4:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 80091c8:	f897 1057 	ldrb.w	r1, [r7, #87]	; 0x57
 80091cc:	4889      	ldr	r0, [pc, #548]	; (80093f4 <btn_init+0x9b4>)
 80091ce:	4613      	mov	r3, r2
 80091d0:	009b      	lsls	r3, r3, #2
 80091d2:	4413      	add	r3, r2
 80091d4:	005b      	lsls	r3, r3, #1
 80091d6:	440b      	add	r3, r1
 80091d8:	3364      	adds	r3, #100	; 0x64
 80091da:	2255      	movs	r2, #85	; 0x55
 80091dc:	f820 2013 	strh.w	r2, [r0, r3, lsl #1]
	btn.btn_x_w[screen_name][btn_name]= 100;
 80091e0:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 80091e4:	f897 1057 	ldrb.w	r1, [r7, #87]	; 0x57
 80091e8:	4882      	ldr	r0, [pc, #520]	; (80093f4 <btn_init+0x9b4>)
 80091ea:	4613      	mov	r3, r2
 80091ec:	009b      	lsls	r3, r3, #2
 80091ee:	4413      	add	r3, r2
 80091f0:	005b      	lsls	r3, r3, #1
 80091f2:	440b      	add	r3, r1
 80091f4:	3330      	adds	r3, #48	; 0x30
 80091f6:	005b      	lsls	r3, r3, #1
 80091f8:	4403      	add	r3, r0
 80091fa:	2264      	movs	r2, #100	; 0x64
 80091fc:	809a      	strh	r2, [r3, #4]
	btn.btn_y_h[screen_name][btn_name] = 35;
 80091fe:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 8009202:	f897 1057 	ldrb.w	r1, [r7, #87]	; 0x57
 8009206:	487b      	ldr	r0, [pc, #492]	; (80093f4 <btn_init+0x9b4>)
 8009208:	4613      	mov	r3, r2
 800920a:	009b      	lsls	r3, r3, #2
 800920c:	4413      	add	r3, r2
 800920e:	005b      	lsls	r3, r3, #1
 8009210:	440b      	add	r3, r1
 8009212:	3394      	adds	r3, #148	; 0x94
 8009214:	005b      	lsls	r3, r3, #1
 8009216:	4403      	add	r3, r0
 8009218:	2223      	movs	r2, #35	; 0x23
 800921a:	809a      	strh	r2, [r3, #4]
	btn.btn_y[screen_name][btn_name] = 400;
	btn.btn_x_w[screen_name][btn_name]= 100;
	btn.btn_y_h[screen_name][btn_name] = 35;
#endif

	btn_name = INC_TEMP_BTN;
 800921c:	2305      	movs	r3, #5
 800921e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	btn.btn_x[screen_name][btn_name] = 140; // zwiekszanie licznika temp
 8009222:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 8009226:	f897 1057 	ldrb.w	r1, [r7, #87]	; 0x57
 800922a:	4872      	ldr	r0, [pc, #456]	; (80093f4 <btn_init+0x9b4>)
 800922c:	4613      	mov	r3, r2
 800922e:	009b      	lsls	r3, r3, #2
 8009230:	4413      	add	r3, r2
 8009232:	005b      	lsls	r3, r3, #1
 8009234:	440b      	add	r3, r1
 8009236:	228c      	movs	r2, #140	; 0x8c
 8009238:	f820 2013 	strh.w	r2, [r0, r3, lsl #1]
	btn.btn_y[screen_name][btn_name] = 30;
 800923c:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 8009240:	f897 1057 	ldrb.w	r1, [r7, #87]	; 0x57
 8009244:	486b      	ldr	r0, [pc, #428]	; (80093f4 <btn_init+0x9b4>)
 8009246:	4613      	mov	r3, r2
 8009248:	009b      	lsls	r3, r3, #2
 800924a:	4413      	add	r3, r2
 800924c:	005b      	lsls	r3, r3, #1
 800924e:	440b      	add	r3, r1
 8009250:	3364      	adds	r3, #100	; 0x64
 8009252:	221e      	movs	r2, #30
 8009254:	f820 2013 	strh.w	r2, [r0, r3, lsl #1]
	btn.btn_x_w[screen_name][btn_name]= 50;
 8009258:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 800925c:	f897 1057 	ldrb.w	r1, [r7, #87]	; 0x57
 8009260:	4864      	ldr	r0, [pc, #400]	; (80093f4 <btn_init+0x9b4>)
 8009262:	4613      	mov	r3, r2
 8009264:	009b      	lsls	r3, r3, #2
 8009266:	4413      	add	r3, r2
 8009268:	005b      	lsls	r3, r3, #1
 800926a:	440b      	add	r3, r1
 800926c:	3330      	adds	r3, #48	; 0x30
 800926e:	005b      	lsls	r3, r3, #1
 8009270:	4403      	add	r3, r0
 8009272:	2232      	movs	r2, #50	; 0x32
 8009274:	809a      	strh	r2, [r3, #4]
	btn.btn_y_h[screen_name][btn_name] = 50;
 8009276:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 800927a:	f897 1057 	ldrb.w	r1, [r7, #87]	; 0x57
 800927e:	485d      	ldr	r0, [pc, #372]	; (80093f4 <btn_init+0x9b4>)
 8009280:	4613      	mov	r3, r2
 8009282:	009b      	lsls	r3, r3, #2
 8009284:	4413      	add	r3, r2
 8009286:	005b      	lsls	r3, r3, #1
 8009288:	440b      	add	r3, r1
 800928a:	3394      	adds	r3, #148	; 0x94
 800928c:	005b      	lsls	r3, r3, #1
 800928e:	4403      	add	r3, r0
 8009290:	2232      	movs	r2, #50	; 0x32
 8009292:	809a      	strh	r2, [r3, #4]

	btn_name = DEC_TEMP_BTN;
 8009294:	2306      	movs	r3, #6
 8009296:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	btn.btn_x[screen_name][btn_name] = 140; // zmniejszanie licznika temp
 800929a:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 800929e:	f897 1057 	ldrb.w	r1, [r7, #87]	; 0x57
 80092a2:	4854      	ldr	r0, [pc, #336]	; (80093f4 <btn_init+0x9b4>)
 80092a4:	4613      	mov	r3, r2
 80092a6:	009b      	lsls	r3, r3, #2
 80092a8:	4413      	add	r3, r2
 80092aa:	005b      	lsls	r3, r3, #1
 80092ac:	440b      	add	r3, r1
 80092ae:	228c      	movs	r2, #140	; 0x8c
 80092b0:	f820 2013 	strh.w	r2, [r0, r3, lsl #1]
	btn.btn_y[screen_name][btn_name] = 150;
 80092b4:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 80092b8:	f897 1057 	ldrb.w	r1, [r7, #87]	; 0x57
 80092bc:	484d      	ldr	r0, [pc, #308]	; (80093f4 <btn_init+0x9b4>)
 80092be:	4613      	mov	r3, r2
 80092c0:	009b      	lsls	r3, r3, #2
 80092c2:	4413      	add	r3, r2
 80092c4:	005b      	lsls	r3, r3, #1
 80092c6:	440b      	add	r3, r1
 80092c8:	3364      	adds	r3, #100	; 0x64
 80092ca:	2296      	movs	r2, #150	; 0x96
 80092cc:	f820 2013 	strh.w	r2, [r0, r3, lsl #1]
	btn.btn_x_w[screen_name][btn_name]= 50;
 80092d0:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 80092d4:	f897 1057 	ldrb.w	r1, [r7, #87]	; 0x57
 80092d8:	4846      	ldr	r0, [pc, #280]	; (80093f4 <btn_init+0x9b4>)
 80092da:	4613      	mov	r3, r2
 80092dc:	009b      	lsls	r3, r3, #2
 80092de:	4413      	add	r3, r2
 80092e0:	005b      	lsls	r3, r3, #1
 80092e2:	440b      	add	r3, r1
 80092e4:	3330      	adds	r3, #48	; 0x30
 80092e6:	005b      	lsls	r3, r3, #1
 80092e8:	4403      	add	r3, r0
 80092ea:	2232      	movs	r2, #50	; 0x32
 80092ec:	809a      	strh	r2, [r3, #4]
	btn.btn_y_h[screen_name][btn_name] = 50;
 80092ee:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 80092f2:	f897 1057 	ldrb.w	r1, [r7, #87]	; 0x57
 80092f6:	483f      	ldr	r0, [pc, #252]	; (80093f4 <btn_init+0x9b4>)
 80092f8:	4613      	mov	r3, r2
 80092fa:	009b      	lsls	r3, r3, #2
 80092fc:	4413      	add	r3, r2
 80092fe:	005b      	lsls	r3, r3, #1
 8009300:	440b      	add	r3, r1
 8009302:	3394      	adds	r3, #148	; 0x94
 8009304:	005b      	lsls	r3, r3, #1
 8009306:	4403      	add	r3, r0
 8009308:	2232      	movs	r2, #50	; 0x32
 800930a:	809a      	strh	r2, [r3, #4]

	// menu ustawienia temp zal pompek
	screen_name = PUMP_T_MAX_SCREEN;
 800930c:	2304      	movs	r3, #4
 800930e:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56
	btn_name = EXIT_BTN;
 8009312:	2300      	movs	r3, #0
 8009314:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	for(btn_name=0;btn_name<(DEC_TEMP_BTN+1);btn_name++){
 8009318:	2300      	movs	r3, #0
 800931a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
 800931e:	e057      	b.n	80093d0 <btn_init+0x990>
		btn.btn_x[screen_name][btn_name] = btn.btn_x[PUMP_T_MIN_SCREEN][btn_name];
 8009320:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 8009324:	f897 1057 	ldrb.w	r1, [r7, #87]	; 0x57
 8009328:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800932c:	4831      	ldr	r0, [pc, #196]	; (80093f4 <btn_init+0x9b4>)
 800932e:	331e      	adds	r3, #30
 8009330:	f830 4013 	ldrh.w	r4, [r0, r3, lsl #1]
 8009334:	482f      	ldr	r0, [pc, #188]	; (80093f4 <btn_init+0x9b4>)
 8009336:	4613      	mov	r3, r2
 8009338:	009b      	lsls	r3, r3, #2
 800933a:	4413      	add	r3, r2
 800933c:	005b      	lsls	r3, r3, #1
 800933e:	440b      	add	r3, r1
 8009340:	4622      	mov	r2, r4
 8009342:	f820 2013 	strh.w	r2, [r0, r3, lsl #1]
		btn.btn_y[screen_name][btn_name] = btn.btn_y[PUMP_T_MIN_SCREEN][btn_name];
 8009346:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 800934a:	f897 1057 	ldrb.w	r1, [r7, #87]	; 0x57
 800934e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009352:	4828      	ldr	r0, [pc, #160]	; (80093f4 <btn_init+0x9b4>)
 8009354:	3382      	adds	r3, #130	; 0x82
 8009356:	f830 4013 	ldrh.w	r4, [r0, r3, lsl #1]
 800935a:	4826      	ldr	r0, [pc, #152]	; (80093f4 <btn_init+0x9b4>)
 800935c:	4613      	mov	r3, r2
 800935e:	009b      	lsls	r3, r3, #2
 8009360:	4413      	add	r3, r2
 8009362:	005b      	lsls	r3, r3, #1
 8009364:	440b      	add	r3, r1
 8009366:	3364      	adds	r3, #100	; 0x64
 8009368:	4622      	mov	r2, r4
 800936a:	f820 2013 	strh.w	r2, [r0, r3, lsl #1]
		btn.btn_x_w[screen_name][btn_name]= btn.btn_x_w[PUMP_T_MIN_SCREEN][btn_name];
 800936e:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 8009372:	f897 1057 	ldrb.w	r1, [r7, #87]	; 0x57
 8009376:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800937a:	481e      	ldr	r0, [pc, #120]	; (80093f4 <btn_init+0x9b4>)
 800937c:	334e      	adds	r3, #78	; 0x4e
 800937e:	005b      	lsls	r3, r3, #1
 8009380:	4403      	add	r3, r0
 8009382:	889c      	ldrh	r4, [r3, #4]
 8009384:	481b      	ldr	r0, [pc, #108]	; (80093f4 <btn_init+0x9b4>)
 8009386:	4613      	mov	r3, r2
 8009388:	009b      	lsls	r3, r3, #2
 800938a:	4413      	add	r3, r2
 800938c:	005b      	lsls	r3, r3, #1
 800938e:	440b      	add	r3, r1
 8009390:	3330      	adds	r3, #48	; 0x30
 8009392:	005b      	lsls	r3, r3, #1
 8009394:	4403      	add	r3, r0
 8009396:	4622      	mov	r2, r4
 8009398:	809a      	strh	r2, [r3, #4]
		btn.btn_y_h[screen_name][btn_name] = btn.btn_y_h[PUMP_T_MIN_SCREEN][btn_name];
 800939a:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 800939e:	f897 1057 	ldrb.w	r1, [r7, #87]	; 0x57
 80093a2:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80093a6:	4813      	ldr	r0, [pc, #76]	; (80093f4 <btn_init+0x9b4>)
 80093a8:	33b2      	adds	r3, #178	; 0xb2
 80093aa:	005b      	lsls	r3, r3, #1
 80093ac:	4403      	add	r3, r0
 80093ae:	889c      	ldrh	r4, [r3, #4]
 80093b0:	4810      	ldr	r0, [pc, #64]	; (80093f4 <btn_init+0x9b4>)
 80093b2:	4613      	mov	r3, r2
 80093b4:	009b      	lsls	r3, r3, #2
 80093b6:	4413      	add	r3, r2
 80093b8:	005b      	lsls	r3, r3, #1
 80093ba:	440b      	add	r3, r1
 80093bc:	3394      	adds	r3, #148	; 0x94
 80093be:	005b      	lsls	r3, r3, #1
 80093c0:	4403      	add	r3, r0
 80093c2:	4622      	mov	r2, r4
 80093c4:	809a      	strh	r2, [r3, #4]
	for(btn_name=0;btn_name<(DEC_TEMP_BTN+1);btn_name++){
 80093c6:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80093ca:	3301      	adds	r3, #1
 80093cc:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
 80093d0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80093d4:	2b06      	cmp	r3, #6
 80093d6:	d9a3      	bls.n	8009320 <btn_init+0x8e0>
	}

	return btn;
 80093d8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80093da:	4a06      	ldr	r2, [pc, #24]	; (80093f4 <btn_init+0x9b4>)
 80093dc:	4618      	mov	r0, r3
 80093de:	4611      	mov	r1, r2
 80093e0:	f44f 73c9 	mov.w	r3, #402	; 0x192
 80093e4:	461a      	mov	r2, r3
 80093e6:	f004 f827 	bl	800d438 <memcpy>
}
 80093ea:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 80093ec:	375c      	adds	r7, #92	; 0x5c
 80093ee:	46bd      	mov	sp, r7
 80093f0:	bd90      	pop	{r4, r7, pc}
 80093f2:	bf00      	nop
 80093f4:	200012bc 	.word	0x200012bc

080093f8 <print_screen>:

void print_screen(uint8_t scr){
 80093f8:	b590      	push	{r4, r7, lr}
 80093fa:	b099      	sub	sp, #100	; 0x64
 80093fc:	af02      	add	r7, sp, #8
 80093fe:	4603      	mov	r3, r0
 8009400:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
	switch(scr){
 8009404:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8009408:	2b05      	cmp	r3, #5
 800940a:	f200 8254 	bhi.w	80098b6 <print_screen+0x4be>
 800940e:	a201      	add	r2, pc, #4	; (adr r2, 8009414 <print_screen+0x1c>)
 8009410:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009414:	0800942d 	.word	0x0800942d
 8009418:	08009551 	.word	0x08009551
 800941c:	080095e5 	.word	0x080095e5
 8009420:	080096df 	.word	0x080096df
 8009424:	080096df 	.word	0x080096df
 8009428:	080098b5 	.word	0x080098b5
	case MAIN_SCREEN:

		LCD_FillScreen(BLACK);
 800942c:	2000      	movs	r0, #0
 800942e:	f001 fb47 	bl	800aac0 <LCD_FillScreen>
		LCD_SetTextScaled(2);
 8009432:	2002      	movs	r0, #2
 8009434:	f002 f84a 	bl	800b4cc <LCD_SetTextScaled>
		LCD_SetCursor(160,20);
 8009438:	2114      	movs	r1, #20
 800943a:	20a0      	movs	r0, #160	; 0xa0
 800943c:	f002 f82c 	bl	800b498 <LCD_SetCursor>
		LCD_SetTextColor(WHITE,BLACK);
 8009440:	2100      	movs	r1, #0
 8009442:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8009446:	f002 f837 	bl	800b4b8 <LCD_SetTextColor>
		LCD_Printf("Ustawienia");
 800944a:	48db      	ldr	r0, [pc, #876]	; (80097b8 <print_screen+0x3c0>)
 800944c:	f001 ff8e 	bl	800b36c <LCD_Printf>
		LCD_DrawRoundRect(150,10,160,40,10,WHITE);
 8009450:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8009454:	9301      	str	r3, [sp, #4]
 8009456:	230a      	movs	r3, #10
 8009458:	9300      	str	r3, [sp, #0]
 800945a:	2328      	movs	r3, #40	; 0x28
 800945c:	22a0      	movs	r2, #160	; 0xa0
 800945e:	210a      	movs	r1, #10
 8009460:	2096      	movs	r0, #150	; 0x96
 8009462:	f001 fe34 	bl	800b0ce <LCD_DrawRoundRect>
		LCD_SetCursor(0,60);
 8009466:	213c      	movs	r1, #60	; 0x3c
 8009468:	2000      	movs	r0, #0
 800946a:	f002 f815 	bl	800b498 <LCD_SetCursor>
		LCD_SetTextColor(BLUE,BLACK);
 800946e:	2100      	movs	r1, #0
 8009470:	201f      	movs	r0, #31
 8009472:	f002 f821 	bl	800b4b8 <LCD_SetTextColor>
		LCD_Printf("Zasobnik");
 8009476:	48d1      	ldr	r0, [pc, #836]	; (80097bc <print_screen+0x3c4>)
 8009478:	f001 ff78 	bl	800b36c <LCD_Printf>
		LCD_SetCursor(0,90);
 800947c:	215a      	movs	r1, #90	; 0x5a
 800947e:	2000      	movs	r0, #0
 8009480:	f002 f80a 	bl	800b498 <LCD_SetCursor>
		LCD_SetTextColor(GREEN,BLACK);
 8009484:	2100      	movs	r1, #0
 8009486:	f44f 60fc 	mov.w	r0, #2016	; 0x7e0
 800948a:	f002 f815 	bl	800b4b8 <LCD_SetTextColor>
		LCD_Printf("Solar");
 800948e:	48cc      	ldr	r0, [pc, #816]	; (80097c0 <print_screen+0x3c8>)
 8009490:	f001 ff6c 	bl	800b36c <LCD_Printf>
		LCD_SetCursor(0,120);
 8009494:	2178      	movs	r1, #120	; 0x78
 8009496:	2000      	movs	r0, #0
 8009498:	f001 fffe 	bl	800b498 <LCD_SetCursor>
		LCD_SetTextColor(RED,BLACK);
 800949c:	2100      	movs	r1, #0
 800949e:	f44f 4078 	mov.w	r0, #63488	; 0xf800
 80094a2:	f002 f809 	bl	800b4b8 <LCD_SetTextColor>
		LCD_Printf("Piec");
 80094a6:	48c7      	ldr	r0, [pc, #796]	; (80097c4 <print_screen+0x3cc>)
 80094a8:	f001 ff60 	bl	800b36c <LCD_Printf>
		LCD_SetCursor(0,150);
 80094ac:	2196      	movs	r1, #150	; 0x96
 80094ae:	2000      	movs	r0, #0
 80094b0:	f001 fff2 	bl	800b498 <LCD_SetCursor>
		LCD_SetTextColor(MAGENTA,BLACK);
 80094b4:	2100      	movs	r1, #0
 80094b6:	f64f 001f 	movw	r0, #63519	; 0xf81f
 80094ba:	f001 fffd 	bl	800b4b8 <LCD_SetTextColor>
#ifdef DO_DOMU
		LCD_Printf("Obieg");
 80094be:	48c2      	ldr	r0, [pc, #776]	; (80097c8 <print_screen+0x3d0>)
 80094c0:	f001 ff54 	bl	800b36c <LCD_Printf>
#endif
#ifdef DO_DOMKU
		LCD_Printf("Domek");
#endif
		LCD_SetCursor(50,180);
 80094c4:	21b4      	movs	r1, #180	; 0xb4
 80094c6:	2032      	movs	r0, #50	; 0x32
 80094c8:	f001 ffe6 	bl	800b498 <LCD_SetCursor>
		LCD_SetTextScaled(0);
 80094cc:	2000      	movs	r0, #0
 80094ce:	f001 fffd 	bl	800b4cc <LCD_SetTextScaled>
		LCD_SetTextColor(CYAN,BLACK);
 80094d2:	2100      	movs	r1, #0
 80094d4:	f240 70ff 	movw	r0, #2047	; 0x7ff
 80094d8:	f001 ffee 	bl	800b4b8 <LCD_SetTextColor>
		LCD_Printf("Napiecie pompki");
 80094dc:	48bb      	ldr	r0, [pc, #748]	; (80097cc <print_screen+0x3d4>)
 80094de:	f001 ff45 	bl	800b36c <LCD_Printf>
		LCD_SetTextScaled(2);
 80094e2:	2002      	movs	r0, #2
 80094e4:	f001 fff2 	bl	800b4cc <LCD_SetTextScaled>

//		LCD_SetTextScaled(0);
		LCD_SetCursor(120,210);
 80094e8:	21d2      	movs	r1, #210	; 0xd2
 80094ea:	2078      	movs	r0, #120	; 0x78
 80094ec:	f001 ffd4 	bl	800b498 <LCD_SetCursor>
		LCD_SetTextColor(GREEN,BLACK);
 80094f0:	2100      	movs	r1, #0
 80094f2:	f44f 60fc 	mov.w	r0, #2016	; 0x7e0
 80094f6:	f001 ffdf 	bl	800b4b8 <LCD_SetTextColor>
		LCD_Printf("0.0V");
 80094fa:	48b5      	ldr	r0, [pc, #724]	; (80097d0 <print_screen+0x3d8>)
 80094fc:	f001 ff36 	bl	800b36c <LCD_Printf>
		LCD_SetCursor(0,210);
 8009500:	21d2      	movs	r1, #210	; 0xd2
 8009502:	2000      	movs	r0, #0
 8009504:	f001 ffc8 	bl	800b498 <LCD_SetCursor>
		LCD_SetTextColor(RED,BLACK);
 8009508:	2100      	movs	r1, #0
 800950a:	f44f 4078 	mov.w	r0, #63488	; 0xf800
 800950e:	f001 ffd3 	bl	800b4b8 <LCD_SetTextColor>
		LCD_Printf("0.0V");
 8009512:	48af      	ldr	r0, [pc, #700]	; (80097d0 <print_screen+0x3d8>)
 8009514:	f001 ff2a 	bl	800b36c <LCD_Printf>
		LCD_SetCursor(230,210);
 8009518:	21d2      	movs	r1, #210	; 0xd2
 800951a:	20e6      	movs	r0, #230	; 0xe6
 800951c:	f001 ffbc 	bl	800b498 <LCD_SetCursor>
		LCD_SetTextColor(MAGENTA,BLACK);
 8009520:	2100      	movs	r1, #0
 8009522:	f64f 001f 	movw	r0, #63519	; 0xf81f
 8009526:	f001 ffc7 	bl	800b4b8 <LCD_SetTextColor>
		LCD_Printf("0.0V");
 800952a:	48a9      	ldr	r0, [pc, #676]	; (80097d0 <print_screen+0x3d8>)
 800952c:	f001 ff1e 	bl	800b36c <LCD_Printf>
//		LCD_SetTextScaled(2);

		btn.menu_state = MAIN_SCREEN;
 8009530:	4ba8      	ldr	r3, [pc, #672]	; (80097d4 <print_screen+0x3dc>)
 8009532:	2200      	movs	r2, #0
 8009534:	f883 2190 	strb.w	r2, [r3, #400]	; 0x190
		temp_last = temp_reset();
 8009538:	4ca7      	ldr	r4, [pc, #668]	; (80097d8 <print_screen+0x3e0>)
 800953a:	463b      	mov	r3, r7
 800953c:	4618      	mov	r0, r3
 800953e:	f000 fe5f 	bl	800a200 <temp_reset>
 8009542:	4620      	mov	r0, r4
 8009544:	463b      	mov	r3, r7
 8009546:	2244      	movs	r2, #68	; 0x44
 8009548:	4619      	mov	r1, r3
 800954a:	f003 ff75 	bl	800d438 <memcpy>

		break;
 800954e:	e1b2      	b.n	80098b6 <print_screen+0x4be>
	case MAIN_MENU:

		LCD_FillScreen(BLACK);
 8009550:	2000      	movs	r0, #0
 8009552:	f001 fab5 	bl	800aac0 <LCD_FillScreen>
		LCD_SetTextScaled(2);
 8009556:	2002      	movs	r0, #2
 8009558:	f001 ffb8 	bl	800b4cc <LCD_SetTextScaled>
		LCD_SetCursor(70,10);
 800955c:	210a      	movs	r1, #10
 800955e:	2046      	movs	r0, #70	; 0x46
 8009560:	f001 ff9a 	bl	800b498 <LCD_SetCursor>
		LCD_SetTextColor(WHITE,BLACK);
 8009564:	2100      	movs	r1, #0
 8009566:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800956a:	f001 ffa5 	bl	800b4b8 <LCD_SetTextColor>
		LCD_Printf("zmiana czasu");
 800956e:	489b      	ldr	r0, [pc, #620]	; (80097dc <print_screen+0x3e4>)
 8009570:	f001 fefc 	bl	800b36c <LCD_Printf>
		LCD_DrawRoundRect(5,5,310,35,10,WHITE);
 8009574:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8009578:	9301      	str	r3, [sp, #4]
 800957a:	230a      	movs	r3, #10
 800957c:	9300      	str	r3, [sp, #0]
 800957e:	2323      	movs	r3, #35	; 0x23
 8009580:	f44f 729b 	mov.w	r2, #310	; 0x136
 8009584:	2105      	movs	r1, #5
 8009586:	2005      	movs	r0, #5
 8009588:	f001 fda1 	bl	800b0ce <LCD_DrawRoundRect>

		LCD_SetCursor(40,50);
 800958c:	2132      	movs	r1, #50	; 0x32
 800958e:	2028      	movs	r0, #40	; 0x28
 8009590:	f001 ff82 	bl	800b498 <LCD_SetCursor>
		LCD_Printf("temp. zal. pompek");
 8009594:	4892      	ldr	r0, [pc, #584]	; (80097e0 <print_screen+0x3e8>)
 8009596:	f001 fee9 	bl	800b36c <LCD_Printf>
		LCD_DrawRoundRect(5,45,310,35,10,WHITE);
 800959a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800959e:	9301      	str	r3, [sp, #4]
 80095a0:	230a      	movs	r3, #10
 80095a2:	9300      	str	r3, [sp, #0]
 80095a4:	2323      	movs	r3, #35	; 0x23
 80095a6:	f44f 729b 	mov.w	r2, #310	; 0x136
 80095aa:	212d      	movs	r1, #45	; 0x2d
 80095ac:	2005      	movs	r0, #5
 80095ae:	f001 fd8e 	bl	800b0ce <LCD_DrawRoundRect>

		LCD_SetCursor(40,90);
 80095b2:	215a      	movs	r1, #90	; 0x5a
 80095b4:	2028      	movs	r0, #40	; 0x28
 80095b6:	f001 ff6f 	bl	800b498 <LCD_SetCursor>
		LCD_Printf("temp. 12V pompek");
 80095ba:	488a      	ldr	r0, [pc, #552]	; (80097e4 <print_screen+0x3ec>)
 80095bc:	f001 fed6 	bl	800b36c <LCD_Printf>
		LCD_DrawRoundRect(5,85,310,35,10,WHITE);
 80095c0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80095c4:	9301      	str	r3, [sp, #4]
 80095c6:	230a      	movs	r3, #10
 80095c8:	9300      	str	r3, [sp, #0]
 80095ca:	2323      	movs	r3, #35	; 0x23
 80095cc:	f44f 729b 	mov.w	r2, #310	; 0x136
 80095d0:	2155      	movs	r1, #85	; 0x55
 80095d2:	2005      	movs	r0, #5
 80095d4:	f001 fd7b 	bl	800b0ce <LCD_DrawRoundRect>

		exit_sign(260,180);
 80095d8:	21b4      	movs	r1, #180	; 0xb4
 80095da:	f44f 7082 	mov.w	r0, #260	; 0x104
 80095de:	f000 fe29 	bl	800a234 <exit_sign>

		break;
 80095e2:	e168      	b.n	80098b6 <print_screen+0x4be>
	case TIME_SCREEN:

		LCD_FillScreen(BLACK);
 80095e4:	2000      	movs	r0, #0
 80095e6:	f001 fa6b 	bl	800aac0 <LCD_FillScreen>
		LCD_SetTextScaled(2);
 80095ea:	2002      	movs	r0, #2
 80095ec:	f001 ff6e 	bl	800b4cc <LCD_SetTextScaled>
		LCD_FillRect(0,0,320,30,CYAN);
 80095f0:	f240 73ff 	movw	r3, #2047	; 0x7ff
 80095f4:	9300      	str	r3, [sp, #0]
 80095f6:	231e      	movs	r3, #30
 80095f8:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80095fc:	2100      	movs	r1, #0
 80095fe:	2000      	movs	r0, #0
 8009600:	f001 fbd8 	bl	800adb4 <LCD_FillRect>
		LCD_SetCursor(5,5);
 8009604:	2105      	movs	r1, #5
 8009606:	2005      	movs	r0, #5
 8009608:	f001 ff46 	bl	800b498 <LCD_SetCursor>
		LCD_SetTextColor(BLACK,CYAN);
 800960c:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8009610:	2000      	movs	r0, #0
 8009612:	f001 ff51 	bl	800b4b8 <LCD_SetTextColor>
		LCD_Printf("ustaw godzine i minute");
 8009616:	4874      	ldr	r0, [pc, #464]	; (80097e8 <print_screen+0x3f0>)
 8009618:	f001 fea8 	bl	800b36c <LCD_Printf>

		LCD_FillRoundRect(95,110,130,40,20,WHITE);
 800961c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8009620:	9301      	str	r3, [sp, #4]
 8009622:	2314      	movs	r3, #20
 8009624:	9300      	str	r3, [sp, #0]
 8009626:	2328      	movs	r3, #40	; 0x28
 8009628:	2282      	movs	r2, #130	; 0x82
 800962a:	216e      	movs	r1, #110	; 0x6e
 800962c:	205f      	movs	r0, #95	; 0x5f
 800962e:	f001 fdbe 	bl	800b1ae <LCD_FillRoundRect>
		LCD_SetCursor(60,10);
 8009632:	210a      	movs	r1, #10
 8009634:	203c      	movs	r0, #60	; 0x3c
 8009636:	f001 ff2f 	bl	800b498 <LCD_SetCursor>
		LCD_SetTextColor(BLACK,WHITE);
 800963a:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800963e:	2000      	movs	r0, #0
 8009640:	f001 ff3a 	bl	800b4b8 <LCD_SetTextColor>

		LCD_SetTextSize(1);
 8009644:	2001      	movs	r0, #1
 8009646:	f001 ff31 	bl	800b4ac <LCD_SetTextSize>
		LCD_SetTextScaled(20);
 800964a:	2014      	movs	r0, #20
 800964c:	f001 ff3e 	bl	800b4cc <LCD_SetTextScaled>
		LCD_SetCursor(127,120);
 8009650:	2178      	movs	r1, #120	; 0x78
 8009652:	207f      	movs	r0, #127	; 0x7f
 8009654:	f001 ff20 	bl	800b498 <LCD_SetCursor>
		if(t0.hour < 10)LCD_Printf("0");
 8009658:	4b64      	ldr	r3, [pc, #400]	; (80097ec <print_screen+0x3f4>)
 800965a:	789b      	ldrb	r3, [r3, #2]
 800965c:	2b09      	cmp	r3, #9
 800965e:	d802      	bhi.n	8009666 <print_screen+0x26e>
 8009660:	4863      	ldr	r0, [pc, #396]	; (80097f0 <print_screen+0x3f8>)
 8009662:	f001 fe83 	bl	800b36c <LCD_Printf>
		LCD_Printf("%d:",t0.hour);
 8009666:	4b61      	ldr	r3, [pc, #388]	; (80097ec <print_screen+0x3f4>)
 8009668:	789b      	ldrb	r3, [r3, #2]
 800966a:	4619      	mov	r1, r3
 800966c:	4861      	ldr	r0, [pc, #388]	; (80097f4 <print_screen+0x3fc>)
 800966e:	f001 fe7d 	bl	800b36c <LCD_Printf>
		if(t0.min < 10)LCD_Printf("0");
 8009672:	4b5e      	ldr	r3, [pc, #376]	; (80097ec <print_screen+0x3f4>)
 8009674:	785b      	ldrb	r3, [r3, #1]
 8009676:	2b09      	cmp	r3, #9
 8009678:	d802      	bhi.n	8009680 <print_screen+0x288>
 800967a:	485d      	ldr	r0, [pc, #372]	; (80097f0 <print_screen+0x3f8>)
 800967c:	f001 fe76 	bl	800b36c <LCD_Printf>
		LCD_Printf("%d",t0.min);
 8009680:	4b5a      	ldr	r3, [pc, #360]	; (80097ec <print_screen+0x3f4>)
 8009682:	785b      	ldrb	r3, [r3, #1]
 8009684:	4619      	mov	r1, r3
 8009686:	485c      	ldr	r0, [pc, #368]	; (80097f8 <print_screen+0x400>)
 8009688:	f001 fe70 	bl	800b36c <LCD_Printf>
		LCD_SetTextScaled(2);
 800968c:	2002      	movs	r0, #2
 800968e:	f001 ff1d 	bl	800b4cc <LCD_SetTextScaled>

		up_sign(105,50,WHITE,BLACK);
 8009692:	2300      	movs	r3, #0
 8009694:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8009698:	2132      	movs	r1, #50	; 0x32
 800969a:	2069      	movs	r0, #105	; 0x69
 800969c:	f000 fe2e 	bl	800a2fc <up_sign>
		up_sign(165,50,WHITE,BLACK);
 80096a0:	2300      	movs	r3, #0
 80096a2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80096a6:	2132      	movs	r1, #50	; 0x32
 80096a8:	20a5      	movs	r0, #165	; 0xa5
 80096aa:	f000 fe27 	bl	800a2fc <up_sign>
		down_sign(105,160,WHITE,BLACK);
 80096ae:	2300      	movs	r3, #0
 80096b0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80096b4:	21a0      	movs	r1, #160	; 0xa0
 80096b6:	2069      	movs	r0, #105	; 0x69
 80096b8:	f000 fefb 	bl	800a4b2 <down_sign>
		down_sign(165,160,WHITE,BLACK);
 80096bc:	2300      	movs	r3, #0
 80096be:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80096c2:	21a0      	movs	r1, #160	; 0xa0
 80096c4:	20a5      	movs	r0, #165	; 0xa5
 80096c6:	f000 fef4 	bl	800a4b2 <down_sign>

		exit_sign(260,180);
 80096ca:	21b4      	movs	r1, #180	; 0xb4
 80096cc:	f44f 7082 	mov.w	r0, #260	; 0x104
 80096d0:	f000 fdb0 	bl	800a234 <exit_sign>
		ok_sign(10,180);
 80096d4:	21b4      	movs	r1, #180	; 0xb4
 80096d6:	200a      	movs	r0, #10
 80096d8:	f000 fdde 	bl	800a298 <ok_sign>

		break;
 80096dc:	e0eb      	b.n	80098b6 <print_screen+0x4be>
	case PUMP_T_MIN_SCREEN:
	case PUMP_T_MAX_SCREEN:

		LCD_FillScreen(BLACK);
 80096de:	2000      	movs	r0, #0
 80096e0:	f001 f9ee 	bl	800aac0 <LCD_FillScreen>
		LCD_SetTextScaled(0);
 80096e4:	2000      	movs	r0, #0
 80096e6:	f001 fef1 	bl	800b4cc <LCD_SetTextScaled>
		LCD_FillRect(0,0,200,20,CYAN);
 80096ea:	f240 73ff 	movw	r3, #2047	; 0x7ff
 80096ee:	9300      	str	r3, [sp, #0]
 80096f0:	2314      	movs	r3, #20
 80096f2:	22c8      	movs	r2, #200	; 0xc8
 80096f4:	2100      	movs	r1, #0
 80096f6:	2000      	movs	r0, #0
 80096f8:	f001 fb5c 	bl	800adb4 <LCD_FillRect>
		LCD_SetCursor(5,5);
 80096fc:	2105      	movs	r1, #5
 80096fe:	2005      	movs	r0, #5
 8009700:	f001 feca 	bl	800b498 <LCD_SetCursor>
		LCD_SetTextColor(BLACK,CYAN);
 8009704:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8009708:	2000      	movs	r0, #0
 800970a:	f001 fed5 	bl	800b4b8 <LCD_SetTextColor>
		LCD_Printf("ustaw temp. ");
 800970e:	483b      	ldr	r0, [pc, #236]	; (80097fc <print_screen+0x404>)
 8009710:	f001 fe2c 	bl	800b36c <LCD_Printf>
		if(scr == PUMP_T_MIN_SCREEN)LCD_Printf("zal.");
 8009714:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8009718:	2b03      	cmp	r3, #3
 800971a:	d103      	bne.n	8009724 <print_screen+0x32c>
 800971c:	4838      	ldr	r0, [pc, #224]	; (8009800 <print_screen+0x408>)
 800971e:	f001 fe25 	bl	800b36c <LCD_Printf>
 8009722:	e002      	b.n	800972a <print_screen+0x332>
		else LCD_Printf("12V");
 8009724:	4837      	ldr	r0, [pc, #220]	; (8009804 <print_screen+0x40c>)
 8009726:	f001 fe21 	bl	800b36c <LCD_Printf>
		LCD_Printf(" pompki :");
 800972a:	4837      	ldr	r0, [pc, #220]	; (8009808 <print_screen+0x410>)
 800972c:	f001 fe1e 	bl	800b36c <LCD_Printf>
		LCD_SetTextScaled(2);
 8009730:	2002      	movs	r0, #2
 8009732:	f001 fecb 	bl	800b4cc <LCD_SetTextScaled>

		print_diff_optins(SOLAR_DIFF,scr);
 8009736:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800973a:	4619      	mov	r1, r3
 800973c:	2000      	movs	r0, #0
 800973e:	f7ff f8b7 	bl	80088b0 <print_diff_optins>

		LCD_FillRoundRect(140,90,50,50,10,WHITE);
 8009742:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8009746:	9301      	str	r3, [sp, #4]
 8009748:	230a      	movs	r3, #10
 800974a:	9300      	str	r3, [sp, #0]
 800974c:	2332      	movs	r3, #50	; 0x32
 800974e:	2232      	movs	r2, #50	; 0x32
 8009750:	215a      	movs	r1, #90	; 0x5a
 8009752:	208c      	movs	r0, #140	; 0x8c
 8009754:	f001 fd2b 	bl	800b1ae <LCD_FillRoundRect>
		LCD_SetCursor(150,105);
 8009758:	2169      	movs	r1, #105	; 0x69
 800975a:	2096      	movs	r0, #150	; 0x96
 800975c:	f001 fe9c 	bl	800b498 <LCD_SetCursor>
		LCD_SetTextColor(BLACK,WHITE);
 8009760:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8009764:	2000      	movs	r0, #0
 8009766:	f001 fea7 	bl	800b4b8 <LCD_SetTextColor>

		uint8_t i;
		if(scr == PUMP_T_MIN_SCREEN){
 800976a:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800976e:	2b03      	cmp	r3, #3
 8009770:	d15a      	bne.n	8009828 <print_screen+0x430>
			for(i=0;i<3;i++)menu_vals[i] = diff.turn_on_val[i];
 8009772:	2300      	movs	r3, #0
 8009774:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
 8009778:	e00c      	b.n	8009794 <print_screen+0x39c>
 800977a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800977e:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 8009782:	4922      	ldr	r1, [pc, #136]	; (800980c <print_screen+0x414>)
 8009784:	5689      	ldrsb	r1, [r1, r2]
 8009786:	4a22      	ldr	r2, [pc, #136]	; (8009810 <print_screen+0x418>)
 8009788:	54d1      	strb	r1, [r2, r3]
 800978a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800978e:	3301      	adds	r3, #1
 8009790:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
 8009794:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009798:	2b02      	cmp	r3, #2
 800979a:	d9ee      	bls.n	800977a <print_screen+0x382>
		if(diff.turn_on_val[SOLAR_DIFF] < 10){
 800979c:	4b1b      	ldr	r3, [pc, #108]	; (800980c <print_screen+0x414>)
 800979e:	f993 3000 	ldrsb.w	r3, [r3]
 80097a2:	2b09      	cmp	r3, #9
 80097a4:	dc38      	bgt.n	8009818 <print_screen+0x420>
			LCD_Printf(" %d",diff.turn_on_val[SOLAR_DIFF]);
 80097a6:	4b19      	ldr	r3, [pc, #100]	; (800980c <print_screen+0x414>)
 80097a8:	f993 3000 	ldrsb.w	r3, [r3]
 80097ac:	4619      	mov	r1, r3
 80097ae:	4819      	ldr	r0, [pc, #100]	; (8009814 <print_screen+0x41c>)
 80097b0:	f001 fddc 	bl	800b36c <LCD_Printf>
 80097b4:	e063      	b.n	800987e <print_screen+0x486>
 80097b6:	bf00      	nop
 80097b8:	0800d6b4 	.word	0x0800d6b4
 80097bc:	0800d6c0 	.word	0x0800d6c0
 80097c0:	0800d6cc 	.word	0x0800d6cc
 80097c4:	0800d6d4 	.word	0x0800d6d4
 80097c8:	0800d6dc 	.word	0x0800d6dc
 80097cc:	0800d6e4 	.word	0x0800d6e4
 80097d0:	0800d6f4 	.word	0x0800d6f4
 80097d4:	200012bc 	.word	0x200012bc
 80097d8:	20000fa4 	.word	0x20000fa4
 80097dc:	0800d6fc 	.word	0x0800d6fc
 80097e0:	0800d70c 	.word	0x0800d70c
 80097e4:	0800d720 	.word	0x0800d720
 80097e8:	0800d734 	.word	0x0800d734
 80097ec:	20001070 	.word	0x20001070
 80097f0:	0800d74c 	.word	0x0800d74c
 80097f4:	0800d750 	.word	0x0800d750
 80097f8:	0800d754 	.word	0x0800d754
 80097fc:	0800d758 	.word	0x0800d758
 8009800:	0800d768 	.word	0x0800d768
 8009804:	0800d770 	.word	0x0800d770
 8009808:	0800d774 	.word	0x0800d774
 800980c:	20001078 	.word	0x20001078
 8009810:	20000e14 	.word	0x20000e14
 8009814:	0800d780 	.word	0x0800d780
		}
		else LCD_Printf("%d",diff.turn_on_val[SOLAR_DIFF]);
 8009818:	4b29      	ldr	r3, [pc, #164]	; (80098c0 <print_screen+0x4c8>)
 800981a:	f993 3000 	ldrsb.w	r3, [r3]
 800981e:	4619      	mov	r1, r3
 8009820:	4828      	ldr	r0, [pc, #160]	; (80098c4 <print_screen+0x4cc>)
 8009822:	f001 fda3 	bl	800b36c <LCD_Printf>
 8009826:	e02a      	b.n	800987e <print_screen+0x486>
		}

		else{
			for(i=0;i<3;i++)menu_vals[i] = diff.turn_12V_val[i];
 8009828:	2300      	movs	r3, #0
 800982a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
 800982e:	e00e      	b.n	800984e <print_screen+0x456>
 8009830:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009834:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 8009838:	4921      	ldr	r1, [pc, #132]	; (80098c0 <print_screen+0x4c8>)
 800983a:	440a      	add	r2, r1
 800983c:	f992 1003 	ldrsb.w	r1, [r2, #3]
 8009840:	4a21      	ldr	r2, [pc, #132]	; (80098c8 <print_screen+0x4d0>)
 8009842:	54d1      	strb	r1, [r2, r3]
 8009844:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009848:	3301      	adds	r3, #1
 800984a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
 800984e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009852:	2b02      	cmp	r3, #2
 8009854:	d9ec      	bls.n	8009830 <print_screen+0x438>
			if(diff.turn_12V_val[SOLAR_DIFF] < 10){
 8009856:	4b1a      	ldr	r3, [pc, #104]	; (80098c0 <print_screen+0x4c8>)
 8009858:	f993 3003 	ldrsb.w	r3, [r3, #3]
 800985c:	2b09      	cmp	r3, #9
 800985e:	dc07      	bgt.n	8009870 <print_screen+0x478>
				LCD_Printf(" %d",diff.turn_12V_val[SOLAR_DIFF]);
 8009860:	4b17      	ldr	r3, [pc, #92]	; (80098c0 <print_screen+0x4c8>)
 8009862:	f993 3003 	ldrsb.w	r3, [r3, #3]
 8009866:	4619      	mov	r1, r3
 8009868:	4818      	ldr	r0, [pc, #96]	; (80098cc <print_screen+0x4d4>)
 800986a:	f001 fd7f 	bl	800b36c <LCD_Printf>
 800986e:	e006      	b.n	800987e <print_screen+0x486>
			}
			else LCD_Printf("%d",diff.turn_12V_val[SOLAR_DIFF]);
 8009870:	4b13      	ldr	r3, [pc, #76]	; (80098c0 <print_screen+0x4c8>)
 8009872:	f993 3003 	ldrsb.w	r3, [r3, #3]
 8009876:	4619      	mov	r1, r3
 8009878:	4812      	ldr	r0, [pc, #72]	; (80098c4 <print_screen+0x4cc>)
 800987a:	f001 fd77 	bl	800b36c <LCD_Printf>
		}

		up_sign(140,30,WHITE,BLACK);
 800987e:	2300      	movs	r3, #0
 8009880:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8009884:	211e      	movs	r1, #30
 8009886:	208c      	movs	r0, #140	; 0x8c
 8009888:	f000 fd38 	bl	800a2fc <up_sign>
		down_sign(140,150,WHITE,BLACK);
 800988c:	2300      	movs	r3, #0
 800988e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8009892:	2196      	movs	r1, #150	; 0x96
 8009894:	208c      	movs	r0, #140	; 0x8c
 8009896:	f000 fe0c 	bl	800a4b2 <down_sign>
		exit_sign(260,180);
 800989a:	21b4      	movs	r1, #180	; 0xb4
 800989c:	f44f 7082 	mov.w	r0, #260	; 0x104
 80098a0:	f000 fcc8 	bl	800a234 <exit_sign>
		ok_sign(10,180);
 80098a4:	21b4      	movs	r1, #180	; 0xb4
 80098a6:	200a      	movs	r0, #10
 80098a8:	f000 fcf6 	bl	800a298 <ok_sign>

		diff_in_use = SOLAR_DIFF;
 80098ac:	4b08      	ldr	r3, [pc, #32]	; (80098d0 <print_screen+0x4d8>)
 80098ae:	2200      	movs	r2, #0
 80098b0:	701a      	strb	r2, [r3, #0]

		break;
 80098b2:	e000      	b.n	80098b6 <print_screen+0x4be>
//	case PUMP_T_MAX_SCREEN:
//
//		break;
	case SCREEN_QUANTITY:

		break;
 80098b4:	bf00      	nop
	}
}
 80098b6:	bf00      	nop
 80098b8:	375c      	adds	r7, #92	; 0x5c
 80098ba:	46bd      	mov	sp, r7
 80098bc:	bd90      	pop	{r4, r7, pc}
 80098be:	bf00      	nop
 80098c0:	20001078 	.word	0x20001078
 80098c4:	0800d754 	.word	0x0800d754
 80098c8:	20000e14 	.word	0x20000e14
 80098cc:	0800d780 	.word	0x0800d780
 80098d0:	20000f4c 	.word	0x20000f4c

080098d4 <update_temp_screen>:

differntial_vals update_temp_screen(point ts_p,uint8_t scr){
 80098d4:	b5b0      	push	{r4, r5, r7, lr}
 80098d6:	b086      	sub	sp, #24
 80098d8:	af00      	add	r7, sp, #0
 80098da:	60f8      	str	r0, [r7, #12]
 80098dc:	1d38      	adds	r0, r7, #4
 80098de:	e880 0006 	stmia.w	r0, {r1, r2}
 80098e2:	70fb      	strb	r3, [r7, #3]
	uint8_t i,btn_name;
	btn_name = NO_TOUCH;
 80098e4:	2310      	movs	r3, #16
 80098e6:	75bb      	strb	r3, [r7, #22]
	btn.menu_state = scr;
 80098e8:	4aa9      	ldr	r2, [pc, #676]	; (8009b90 <update_temp_screen+0x2bc>)
 80098ea:	78fb      	ldrb	r3, [r7, #3]
 80098ec:	f882 3190 	strb.w	r3, [r2, #400]	; 0x190
//		break;
//	default:
//		menu_vals = diff_vals.turn_12V_val;
//		break;
//	}
	for(i=2;i<7;i++){
 80098f0:	2302      	movs	r3, #2
 80098f2:	75fb      	strb	r3, [r7, #23]
 80098f4:	e06a      	b.n	80099cc <update_temp_screen+0xf8>
		if(ts_p.x > btn.btn_x[btn.menu_state][i] &&
 80098f6:	88ba      	ldrh	r2, [r7, #4]
 80098f8:	4ba5      	ldr	r3, [pc, #660]	; (8009b90 <update_temp_screen+0x2bc>)
 80098fa:	f893 3190 	ldrb.w	r3, [r3, #400]	; 0x190
 80098fe:	461c      	mov	r4, r3
 8009900:	7df9      	ldrb	r1, [r7, #23]
 8009902:	48a3      	ldr	r0, [pc, #652]	; (8009b90 <update_temp_screen+0x2bc>)
 8009904:	4623      	mov	r3, r4
 8009906:	009b      	lsls	r3, r3, #2
 8009908:	4423      	add	r3, r4
 800990a:	005b      	lsls	r3, r3, #1
 800990c:	440b      	add	r3, r1
 800990e:	f830 3013 	ldrh.w	r3, [r0, r3, lsl #1]
 8009912:	429a      	cmp	r2, r3
 8009914:	d957      	bls.n	80099c6 <update_temp_screen+0xf2>
				ts_p.x < (btn.btn_x[btn.menu_state][i] + btn.btn_x_w[btn.menu_state][i]) &&
 8009916:	88bb      	ldrh	r3, [r7, #4]
 8009918:	461c      	mov	r4, r3
 800991a:	4b9d      	ldr	r3, [pc, #628]	; (8009b90 <update_temp_screen+0x2bc>)
 800991c:	f893 3190 	ldrb.w	r3, [r3, #400]	; 0x190
 8009920:	4618      	mov	r0, r3
 8009922:	7dfa      	ldrb	r2, [r7, #23]
 8009924:	499a      	ldr	r1, [pc, #616]	; (8009b90 <update_temp_screen+0x2bc>)
 8009926:	4603      	mov	r3, r0
 8009928:	009b      	lsls	r3, r3, #2
 800992a:	4403      	add	r3, r0
 800992c:	005b      	lsls	r3, r3, #1
 800992e:	4413      	add	r3, r2
 8009930:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8009934:	461d      	mov	r5, r3
 8009936:	4b96      	ldr	r3, [pc, #600]	; (8009b90 <update_temp_screen+0x2bc>)
 8009938:	f893 3190 	ldrb.w	r3, [r3, #400]	; 0x190
 800993c:	4618      	mov	r0, r3
 800993e:	7dfa      	ldrb	r2, [r7, #23]
 8009940:	4993      	ldr	r1, [pc, #588]	; (8009b90 <update_temp_screen+0x2bc>)
 8009942:	4603      	mov	r3, r0
 8009944:	009b      	lsls	r3, r3, #2
 8009946:	4403      	add	r3, r0
 8009948:	005b      	lsls	r3, r3, #1
 800994a:	4413      	add	r3, r2
 800994c:	3330      	adds	r3, #48	; 0x30
 800994e:	005b      	lsls	r3, r3, #1
 8009950:	440b      	add	r3, r1
 8009952:	889b      	ldrh	r3, [r3, #4]
 8009954:	442b      	add	r3, r5
		if(ts_p.x > btn.btn_x[btn.menu_state][i] &&
 8009956:	429c      	cmp	r4, r3
 8009958:	da35      	bge.n	80099c6 <update_temp_screen+0xf2>
				ts_p.y > btn.btn_y[btn.menu_state][i] &&
 800995a:	88fa      	ldrh	r2, [r7, #6]
 800995c:	4b8c      	ldr	r3, [pc, #560]	; (8009b90 <update_temp_screen+0x2bc>)
 800995e:	f893 3190 	ldrb.w	r3, [r3, #400]	; 0x190
 8009962:	461c      	mov	r4, r3
 8009964:	7df9      	ldrb	r1, [r7, #23]
 8009966:	488a      	ldr	r0, [pc, #552]	; (8009b90 <update_temp_screen+0x2bc>)
 8009968:	4623      	mov	r3, r4
 800996a:	009b      	lsls	r3, r3, #2
 800996c:	4423      	add	r3, r4
 800996e:	005b      	lsls	r3, r3, #1
 8009970:	440b      	add	r3, r1
 8009972:	3364      	adds	r3, #100	; 0x64
 8009974:	f830 3013 	ldrh.w	r3, [r0, r3, lsl #1]
				ts_p.x < (btn.btn_x[btn.menu_state][i] + btn.btn_x_w[btn.menu_state][i]) &&
 8009978:	429a      	cmp	r2, r3
 800997a:	d924      	bls.n	80099c6 <update_temp_screen+0xf2>
				ts_p.y < (btn.btn_y[btn.menu_state][i] + btn.btn_y_h[btn.menu_state][i])){
 800997c:	88fb      	ldrh	r3, [r7, #6]
 800997e:	461c      	mov	r4, r3
 8009980:	4b83      	ldr	r3, [pc, #524]	; (8009b90 <update_temp_screen+0x2bc>)
 8009982:	f893 3190 	ldrb.w	r3, [r3, #400]	; 0x190
 8009986:	4618      	mov	r0, r3
 8009988:	7dfa      	ldrb	r2, [r7, #23]
 800998a:	4981      	ldr	r1, [pc, #516]	; (8009b90 <update_temp_screen+0x2bc>)
 800998c:	4603      	mov	r3, r0
 800998e:	009b      	lsls	r3, r3, #2
 8009990:	4403      	add	r3, r0
 8009992:	005b      	lsls	r3, r3, #1
 8009994:	4413      	add	r3, r2
 8009996:	3364      	adds	r3, #100	; 0x64
 8009998:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800999c:	461d      	mov	r5, r3
 800999e:	4b7c      	ldr	r3, [pc, #496]	; (8009b90 <update_temp_screen+0x2bc>)
 80099a0:	f893 3190 	ldrb.w	r3, [r3, #400]	; 0x190
 80099a4:	4618      	mov	r0, r3
 80099a6:	7dfa      	ldrb	r2, [r7, #23]
 80099a8:	4979      	ldr	r1, [pc, #484]	; (8009b90 <update_temp_screen+0x2bc>)
 80099aa:	4603      	mov	r3, r0
 80099ac:	009b      	lsls	r3, r3, #2
 80099ae:	4403      	add	r3, r0
 80099b0:	005b      	lsls	r3, r3, #1
 80099b2:	4413      	add	r3, r2
 80099b4:	3394      	adds	r3, #148	; 0x94
 80099b6:	005b      	lsls	r3, r3, #1
 80099b8:	440b      	add	r3, r1
 80099ba:	889b      	ldrh	r3, [r3, #4]
 80099bc:	442b      	add	r3, r5
				ts_p.y > btn.btn_y[btn.menu_state][i] &&
 80099be:	429c      	cmp	r4, r3
 80099c0:	da01      	bge.n	80099c6 <update_temp_screen+0xf2>
			btn_name = i;
 80099c2:	7dfb      	ldrb	r3, [r7, #23]
 80099c4:	75bb      	strb	r3, [r7, #22]
	for(i=2;i<7;i++){
 80099c6:	7dfb      	ldrb	r3, [r7, #23]
 80099c8:	3301      	adds	r3, #1
 80099ca:	75fb      	strb	r3, [r7, #23]
 80099cc:	7dfb      	ldrb	r3, [r7, #23]
 80099ce:	2b06      	cmp	r3, #6
 80099d0:	d991      	bls.n	80098f6 <update_temp_screen+0x22>
		}
	}
	if(btn_name != NO_TOUCH){
 80099d2:	7dbb      	ldrb	r3, [r7, #22]
 80099d4:	2b10      	cmp	r3, #16
 80099d6:	f000 8158 	beq.w	8009c8a <update_temp_screen+0x3b6>
		switch(btn_name){
 80099da:	7dbb      	ldrb	r3, [r7, #22]
 80099dc:	3b02      	subs	r3, #2
 80099de:	2b04      	cmp	r3, #4
 80099e0:	f200 80df 	bhi.w	8009ba2 <update_temp_screen+0x2ce>
 80099e4:	a201      	add	r2, pc, #4	; (adr r2, 80099ec <update_temp_screen+0x118>)
 80099e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80099ea:	bf00      	nop
 80099ec:	08009a01 	.word	0x08009a01
 80099f0:	08009a17 	.word	0x08009a17
 80099f4:	08009a2d 	.word	0x08009a2d
 80099f8:	08009a4b 	.word	0x08009a4b
 80099fc:	08009aef 	.word	0x08009aef

		case SOLAR_BTN:
			diff_in_use = SOLAR_DIFF;
 8009a00:	4b64      	ldr	r3, [pc, #400]	; (8009b94 <update_temp_screen+0x2c0>)
 8009a02:	2200      	movs	r2, #0
 8009a04:	701a      	strb	r2, [r3, #0]
			print_diff_optins(diff_in_use,scr);
 8009a06:	4b63      	ldr	r3, [pc, #396]	; (8009b94 <update_temp_screen+0x2c0>)
 8009a08:	781b      	ldrb	r3, [r3, #0]
 8009a0a:	78fa      	ldrb	r2, [r7, #3]
 8009a0c:	4611      	mov	r1, r2
 8009a0e:	4618      	mov	r0, r3
 8009a10:	f7fe ff4e 	bl	80088b0 <print_diff_optins>
			break;
 8009a14:	e0c5      	b.n	8009ba2 <update_temp_screen+0x2ce>

		case PIEC_BTN:
			diff_in_use = PIEC_DIFF;
 8009a16:	4b5f      	ldr	r3, [pc, #380]	; (8009b94 <update_temp_screen+0x2c0>)
 8009a18:	2201      	movs	r2, #1
 8009a1a:	701a      	strb	r2, [r3, #0]
			print_diff_optins(diff_in_use,scr);
 8009a1c:	4b5d      	ldr	r3, [pc, #372]	; (8009b94 <update_temp_screen+0x2c0>)
 8009a1e:	781b      	ldrb	r3, [r3, #0]
 8009a20:	78fa      	ldrb	r2, [r7, #3]
 8009a22:	4611      	mov	r1, r2
 8009a24:	4618      	mov	r0, r3
 8009a26:	f7fe ff43 	bl	80088b0 <print_diff_optins>
			break;
 8009a2a:	e0ba      	b.n	8009ba2 <update_temp_screen+0x2ce>
#ifdef DO_DOMU
		case OBIEG_BTN:
			if(scr == PUMP_T_MIN_SCREEN){
 8009a2c:	78fb      	ldrb	r3, [r7, #3]
 8009a2e:	2b03      	cmp	r3, #3
 8009a30:	f040 80b6 	bne.w	8009ba0 <update_temp_screen+0x2cc>
			diff_in_use = OBIEG_DIFF;
 8009a34:	4b57      	ldr	r3, [pc, #348]	; (8009b94 <update_temp_screen+0x2c0>)
 8009a36:	2202      	movs	r2, #2
 8009a38:	701a      	strb	r2, [r3, #0]
			print_diff_optins(diff_in_use,scr);
 8009a3a:	4b56      	ldr	r3, [pc, #344]	; (8009b94 <update_temp_screen+0x2c0>)
 8009a3c:	781b      	ldrb	r3, [r3, #0]
 8009a3e:	78fa      	ldrb	r2, [r7, #3]
 8009a40:	4611      	mov	r1, r2
 8009a42:	4618      	mov	r0, r3
 8009a44:	f7fe ff34 	bl	80088b0 <print_diff_optins>
			}
			break;
 8009a48:	e0aa      	b.n	8009ba0 <update_temp_screen+0x2cc>
#endif

		case INC_TEMP_BTN:
			switch(diff_in_use){
 8009a4a:	4b52      	ldr	r3, [pc, #328]	; (8009b94 <update_temp_screen+0x2c0>)
 8009a4c:	781b      	ldrb	r3, [r3, #0]
 8009a4e:	2b02      	cmp	r3, #2
 8009a50:	d112      	bne.n	8009a78 <update_temp_screen+0x1a4>
			case OBIEG:
				if(menu_vals[diff_in_use] < -1)menu_vals[diff_in_use]++;
 8009a52:	4b50      	ldr	r3, [pc, #320]	; (8009b94 <update_temp_screen+0x2c0>)
 8009a54:	781b      	ldrb	r3, [r3, #0]
 8009a56:	461a      	mov	r2, r3
 8009a58:	4b4f      	ldr	r3, [pc, #316]	; (8009b98 <update_temp_screen+0x2c4>)
 8009a5a:	569b      	ldrsb	r3, [r3, r2]
 8009a5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009a60:	da41      	bge.n	8009ae6 <update_temp_screen+0x212>
 8009a62:	4b4c      	ldr	r3, [pc, #304]	; (8009b94 <update_temp_screen+0x2c0>)
 8009a64:	781b      	ldrb	r3, [r3, #0]
 8009a66:	4a4c      	ldr	r2, [pc, #304]	; (8009b98 <update_temp_screen+0x2c4>)
 8009a68:	56d2      	ldrsb	r2, [r2, r3]
 8009a6a:	b2d2      	uxtb	r2, r2
 8009a6c:	3201      	adds	r2, #1
 8009a6e:	b2d2      	uxtb	r2, r2
 8009a70:	b251      	sxtb	r1, r2
 8009a72:	4a49      	ldr	r2, [pc, #292]	; (8009b98 <update_temp_screen+0x2c4>)
 8009a74:	54d1      	strb	r1, [r2, r3]
				break;
 8009a76:	e036      	b.n	8009ae6 <update_temp_screen+0x212>
			default:
				if(scr == PUMP_T_MIN_SCREEN){
 8009a78:	78fb      	ldrb	r3, [r7, #3]
 8009a7a:	2b03      	cmp	r3, #3
 8009a7c:	d121      	bne.n	8009ac2 <update_temp_screen+0x1ee>
					if(menu_vals[diff_in_use] < 20 && menu_vals[diff_in_use] < (diff.turn_12V_val[diff_in_use] - 1))
 8009a7e:	4b45      	ldr	r3, [pc, #276]	; (8009b94 <update_temp_screen+0x2c0>)
 8009a80:	781b      	ldrb	r3, [r3, #0]
 8009a82:	461a      	mov	r2, r3
 8009a84:	4b44      	ldr	r3, [pc, #272]	; (8009b98 <update_temp_screen+0x2c4>)
 8009a86:	569b      	ldrsb	r3, [r3, r2]
 8009a88:	2b13      	cmp	r3, #19
 8009a8a:	dc2e      	bgt.n	8009aea <update_temp_screen+0x216>
 8009a8c:	4b41      	ldr	r3, [pc, #260]	; (8009b94 <update_temp_screen+0x2c0>)
 8009a8e:	781b      	ldrb	r3, [r3, #0]
 8009a90:	461a      	mov	r2, r3
 8009a92:	4b41      	ldr	r3, [pc, #260]	; (8009b98 <update_temp_screen+0x2c4>)
 8009a94:	569b      	ldrsb	r3, [r3, r2]
 8009a96:	461a      	mov	r2, r3
 8009a98:	4b3e      	ldr	r3, [pc, #248]	; (8009b94 <update_temp_screen+0x2c0>)
 8009a9a:	781b      	ldrb	r3, [r3, #0]
 8009a9c:	4619      	mov	r1, r3
 8009a9e:	4b3f      	ldr	r3, [pc, #252]	; (8009b9c <update_temp_screen+0x2c8>)
 8009aa0:	440b      	add	r3, r1
 8009aa2:	f993 3003 	ldrsb.w	r3, [r3, #3]
 8009aa6:	3b01      	subs	r3, #1
 8009aa8:	429a      	cmp	r2, r3
 8009aaa:	da1e      	bge.n	8009aea <update_temp_screen+0x216>
						menu_vals[diff_in_use]++;
 8009aac:	4b39      	ldr	r3, [pc, #228]	; (8009b94 <update_temp_screen+0x2c0>)
 8009aae:	781b      	ldrb	r3, [r3, #0]
 8009ab0:	4a39      	ldr	r2, [pc, #228]	; (8009b98 <update_temp_screen+0x2c4>)
 8009ab2:	56d2      	ldrsb	r2, [r2, r3]
 8009ab4:	b2d2      	uxtb	r2, r2
 8009ab6:	3201      	adds	r2, #1
 8009ab8:	b2d2      	uxtb	r2, r2
 8009aba:	b251      	sxtb	r1, r2
 8009abc:	4a36      	ldr	r2, [pc, #216]	; (8009b98 <update_temp_screen+0x2c4>)
 8009abe:	54d1      	strb	r1, [r2, r3]
				}else{
					if(menu_vals[diff_in_use] < 20)menu_vals[diff_in_use]++;
				}
				break;
 8009ac0:	e013      	b.n	8009aea <update_temp_screen+0x216>
					if(menu_vals[diff_in_use] < 20)menu_vals[diff_in_use]++;
 8009ac2:	4b34      	ldr	r3, [pc, #208]	; (8009b94 <update_temp_screen+0x2c0>)
 8009ac4:	781b      	ldrb	r3, [r3, #0]
 8009ac6:	461a      	mov	r2, r3
 8009ac8:	4b33      	ldr	r3, [pc, #204]	; (8009b98 <update_temp_screen+0x2c4>)
 8009aca:	569b      	ldrsb	r3, [r3, r2]
 8009acc:	2b13      	cmp	r3, #19
 8009ace:	dc0c      	bgt.n	8009aea <update_temp_screen+0x216>
 8009ad0:	4b30      	ldr	r3, [pc, #192]	; (8009b94 <update_temp_screen+0x2c0>)
 8009ad2:	781b      	ldrb	r3, [r3, #0]
 8009ad4:	4a30      	ldr	r2, [pc, #192]	; (8009b98 <update_temp_screen+0x2c4>)
 8009ad6:	56d2      	ldrsb	r2, [r2, r3]
 8009ad8:	b2d2      	uxtb	r2, r2
 8009ada:	3201      	adds	r2, #1
 8009adc:	b2d2      	uxtb	r2, r2
 8009ade:	b251      	sxtb	r1, r2
 8009ae0:	4a2d      	ldr	r2, [pc, #180]	; (8009b98 <update_temp_screen+0x2c4>)
 8009ae2:	54d1      	strb	r1, [r2, r3]
				break;
 8009ae4:	e001      	b.n	8009aea <update_temp_screen+0x216>
				break;
 8009ae6:	bf00      	nop
 8009ae8:	e05b      	b.n	8009ba2 <update_temp_screen+0x2ce>
				break;
 8009aea:	bf00      	nop
			}
			break;
 8009aec:	e059      	b.n	8009ba2 <update_temp_screen+0x2ce>

			case DEC_TEMP_BTN:
				switch(diff_in_use){
 8009aee:	4b29      	ldr	r3, [pc, #164]	; (8009b94 <update_temp_screen+0x2c0>)
 8009af0:	781b      	ldrb	r3, [r3, #0]
 8009af2:	2b02      	cmp	r3, #2
 8009af4:	d112      	bne.n	8009b1c <update_temp_screen+0x248>
				case OBIEG:
					if(menu_vals[diff_in_use] > -20)menu_vals[diff_in_use]--;
 8009af6:	4b27      	ldr	r3, [pc, #156]	; (8009b94 <update_temp_screen+0x2c0>)
 8009af8:	781b      	ldrb	r3, [r3, #0]
 8009afa:	461a      	mov	r2, r3
 8009afc:	4b26      	ldr	r3, [pc, #152]	; (8009b98 <update_temp_screen+0x2c4>)
 8009afe:	569b      	ldrsb	r3, [r3, r2]
 8009b00:	f113 0f13 	cmn.w	r3, #19
 8009b04:	db3f      	blt.n	8009b86 <update_temp_screen+0x2b2>
 8009b06:	4b23      	ldr	r3, [pc, #140]	; (8009b94 <update_temp_screen+0x2c0>)
 8009b08:	781b      	ldrb	r3, [r3, #0]
 8009b0a:	4a23      	ldr	r2, [pc, #140]	; (8009b98 <update_temp_screen+0x2c4>)
 8009b0c:	56d2      	ldrsb	r2, [r2, r3]
 8009b0e:	b2d2      	uxtb	r2, r2
 8009b10:	3a01      	subs	r2, #1
 8009b12:	b2d2      	uxtb	r2, r2
 8009b14:	b251      	sxtb	r1, r2
 8009b16:	4a20      	ldr	r2, [pc, #128]	; (8009b98 <update_temp_screen+0x2c4>)
 8009b18:	54d1      	strb	r1, [r2, r3]
					break;
 8009b1a:	e034      	b.n	8009b86 <update_temp_screen+0x2b2>
				default:
					if(scr == PUMP_T_MAX_SCREEN){
 8009b1c:	78fb      	ldrb	r3, [r7, #3]
 8009b1e:	2b04      	cmp	r3, #4
 8009b20:	d11f      	bne.n	8009b62 <update_temp_screen+0x28e>
					if(menu_vals[diff_in_use] > 1 && menu_vals[diff_in_use] > (diff.turn_on_val[diff_in_use] + 1))
 8009b22:	4b1c      	ldr	r3, [pc, #112]	; (8009b94 <update_temp_screen+0x2c0>)
 8009b24:	781b      	ldrb	r3, [r3, #0]
 8009b26:	461a      	mov	r2, r3
 8009b28:	4b1b      	ldr	r3, [pc, #108]	; (8009b98 <update_temp_screen+0x2c4>)
 8009b2a:	569b      	ldrsb	r3, [r3, r2]
 8009b2c:	2b01      	cmp	r3, #1
 8009b2e:	dd2c      	ble.n	8009b8a <update_temp_screen+0x2b6>
 8009b30:	4b18      	ldr	r3, [pc, #96]	; (8009b94 <update_temp_screen+0x2c0>)
 8009b32:	781b      	ldrb	r3, [r3, #0]
 8009b34:	461a      	mov	r2, r3
 8009b36:	4b18      	ldr	r3, [pc, #96]	; (8009b98 <update_temp_screen+0x2c4>)
 8009b38:	569b      	ldrsb	r3, [r3, r2]
 8009b3a:	461a      	mov	r2, r3
 8009b3c:	4b15      	ldr	r3, [pc, #84]	; (8009b94 <update_temp_screen+0x2c0>)
 8009b3e:	781b      	ldrb	r3, [r3, #0]
 8009b40:	4619      	mov	r1, r3
 8009b42:	4b16      	ldr	r3, [pc, #88]	; (8009b9c <update_temp_screen+0x2c8>)
 8009b44:	565b      	ldrsb	r3, [r3, r1]
 8009b46:	3301      	adds	r3, #1
 8009b48:	429a      	cmp	r2, r3
 8009b4a:	dd1e      	ble.n	8009b8a <update_temp_screen+0x2b6>
						menu_vals[diff_in_use]--;
 8009b4c:	4b11      	ldr	r3, [pc, #68]	; (8009b94 <update_temp_screen+0x2c0>)
 8009b4e:	781b      	ldrb	r3, [r3, #0]
 8009b50:	4a11      	ldr	r2, [pc, #68]	; (8009b98 <update_temp_screen+0x2c4>)
 8009b52:	56d2      	ldrsb	r2, [r2, r3]
 8009b54:	b2d2      	uxtb	r2, r2
 8009b56:	3a01      	subs	r2, #1
 8009b58:	b2d2      	uxtb	r2, r2
 8009b5a:	b251      	sxtb	r1, r2
 8009b5c:	4a0e      	ldr	r2, [pc, #56]	; (8009b98 <update_temp_screen+0x2c4>)
 8009b5e:	54d1      	strb	r1, [r2, r3]
					}else{
						if(menu_vals[diff_in_use] > 1)menu_vals[diff_in_use]--;
					}
					break;
 8009b60:	e013      	b.n	8009b8a <update_temp_screen+0x2b6>
						if(menu_vals[diff_in_use] > 1)menu_vals[diff_in_use]--;
 8009b62:	4b0c      	ldr	r3, [pc, #48]	; (8009b94 <update_temp_screen+0x2c0>)
 8009b64:	781b      	ldrb	r3, [r3, #0]
 8009b66:	461a      	mov	r2, r3
 8009b68:	4b0b      	ldr	r3, [pc, #44]	; (8009b98 <update_temp_screen+0x2c4>)
 8009b6a:	569b      	ldrsb	r3, [r3, r2]
 8009b6c:	2b01      	cmp	r3, #1
 8009b6e:	dd0c      	ble.n	8009b8a <update_temp_screen+0x2b6>
 8009b70:	4b08      	ldr	r3, [pc, #32]	; (8009b94 <update_temp_screen+0x2c0>)
 8009b72:	781b      	ldrb	r3, [r3, #0]
 8009b74:	4a08      	ldr	r2, [pc, #32]	; (8009b98 <update_temp_screen+0x2c4>)
 8009b76:	56d2      	ldrsb	r2, [r2, r3]
 8009b78:	b2d2      	uxtb	r2, r2
 8009b7a:	3a01      	subs	r2, #1
 8009b7c:	b2d2      	uxtb	r2, r2
 8009b7e:	b251      	sxtb	r1, r2
 8009b80:	4a05      	ldr	r2, [pc, #20]	; (8009b98 <update_temp_screen+0x2c4>)
 8009b82:	54d1      	strb	r1, [r2, r3]
					break;
 8009b84:	e001      	b.n	8009b8a <update_temp_screen+0x2b6>
					break;
 8009b86:	bf00      	nop
 8009b88:	e00b      	b.n	8009ba2 <update_temp_screen+0x2ce>
					break;
 8009b8a:	bf00      	nop
				}
				break;
 8009b8c:	e009      	b.n	8009ba2 <update_temp_screen+0x2ce>
 8009b8e:	bf00      	nop
 8009b90:	200012bc 	.word	0x200012bc
 8009b94:	20000f4c 	.word	0x20000f4c
 8009b98:	20000e14 	.word	0x20000e14
 8009b9c:	20001078 	.word	0x20001078
			break;
 8009ba0:	bf00      	nop
		}

		if(btn_name == INC_TEMP_BTN || DEC_TEMP_BTN){

			LCD_SetCursor(150,105);
 8009ba2:	2169      	movs	r1, #105	; 0x69
 8009ba4:	2096      	movs	r0, #150	; 0x96
 8009ba6:	f001 fc77 	bl	800b498 <LCD_SetCursor>
			LCD_SetTextColor(BLACK,WHITE);
 8009baa:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8009bae:	2000      	movs	r0, #0
 8009bb0:	f001 fc82 	bl	800b4b8 <LCD_SetTextColor>
			if(menu_vals[diff_in_use] < 10 && menu_vals[diff_in_use] > -10){
 8009bb4:	4b3a      	ldr	r3, [pc, #232]	; (8009ca0 <update_temp_screen+0x3cc>)
 8009bb6:	781b      	ldrb	r3, [r3, #0]
 8009bb8:	461a      	mov	r2, r3
 8009bba:	4b3a      	ldr	r3, [pc, #232]	; (8009ca4 <update_temp_screen+0x3d0>)
 8009bbc:	569b      	ldrsb	r3, [r3, r2]
 8009bbe:	2b09      	cmp	r3, #9
 8009bc0:	dc22      	bgt.n	8009c08 <update_temp_screen+0x334>
 8009bc2:	4b37      	ldr	r3, [pc, #220]	; (8009ca0 <update_temp_screen+0x3cc>)
 8009bc4:	781b      	ldrb	r3, [r3, #0]
 8009bc6:	461a      	mov	r2, r3
 8009bc8:	4b36      	ldr	r3, [pc, #216]	; (8009ca4 <update_temp_screen+0x3d0>)
 8009bca:	569b      	ldrsb	r3, [r3, r2]
 8009bcc:	f113 0f09 	cmn.w	r3, #9
 8009bd0:	db1a      	blt.n	8009c08 <update_temp_screen+0x334>
				if(diff_in_use != OBIEG_DIFF)LCD_Printf(" %d",menu_vals[diff_in_use]);
 8009bd2:	4b33      	ldr	r3, [pc, #204]	; (8009ca0 <update_temp_screen+0x3cc>)
 8009bd4:	781b      	ldrb	r3, [r3, #0]
 8009bd6:	2b02      	cmp	r3, #2
 8009bd8:	d009      	beq.n	8009bee <update_temp_screen+0x31a>
 8009bda:	4b31      	ldr	r3, [pc, #196]	; (8009ca0 <update_temp_screen+0x3cc>)
 8009bdc:	781b      	ldrb	r3, [r3, #0]
 8009bde:	461a      	mov	r2, r3
 8009be0:	4b30      	ldr	r3, [pc, #192]	; (8009ca4 <update_temp_screen+0x3d0>)
 8009be2:	569b      	ldrsb	r3, [r3, r2]
 8009be4:	4619      	mov	r1, r3
 8009be6:	4830      	ldr	r0, [pc, #192]	; (8009ca8 <update_temp_screen+0x3d4>)
 8009be8:	f001 fbc0 	bl	800b36c <LCD_Printf>
 8009bec:	e026      	b.n	8009c3c <update_temp_screen+0x368>
				else LCD_Printf(" %d",abs(menu_vals[diff_in_use]));
 8009bee:	4b2c      	ldr	r3, [pc, #176]	; (8009ca0 <update_temp_screen+0x3cc>)
 8009bf0:	781b      	ldrb	r3, [r3, #0]
 8009bf2:	461a      	mov	r2, r3
 8009bf4:	4b2b      	ldr	r3, [pc, #172]	; (8009ca4 <update_temp_screen+0x3d0>)
 8009bf6:	569b      	ldrsb	r3, [r3, r2]
 8009bf8:	2b00      	cmp	r3, #0
 8009bfa:	bfb8      	it	lt
 8009bfc:	425b      	neglt	r3, r3
 8009bfe:	4619      	mov	r1, r3
 8009c00:	4829      	ldr	r0, [pc, #164]	; (8009ca8 <update_temp_screen+0x3d4>)
 8009c02:	f001 fbb3 	bl	800b36c <LCD_Printf>
				if(diff_in_use != OBIEG_DIFF)LCD_Printf(" %d",menu_vals[diff_in_use]);
 8009c06:	e019      	b.n	8009c3c <update_temp_screen+0x368>
			}
			else{
				if(diff_in_use != OBIEG_DIFF)LCD_Printf("%d",menu_vals[diff_in_use]);
 8009c08:	4b25      	ldr	r3, [pc, #148]	; (8009ca0 <update_temp_screen+0x3cc>)
 8009c0a:	781b      	ldrb	r3, [r3, #0]
 8009c0c:	2b02      	cmp	r3, #2
 8009c0e:	d009      	beq.n	8009c24 <update_temp_screen+0x350>
 8009c10:	4b23      	ldr	r3, [pc, #140]	; (8009ca0 <update_temp_screen+0x3cc>)
 8009c12:	781b      	ldrb	r3, [r3, #0]
 8009c14:	461a      	mov	r2, r3
 8009c16:	4b23      	ldr	r3, [pc, #140]	; (8009ca4 <update_temp_screen+0x3d0>)
 8009c18:	569b      	ldrsb	r3, [r3, r2]
 8009c1a:	4619      	mov	r1, r3
 8009c1c:	4823      	ldr	r0, [pc, #140]	; (8009cac <update_temp_screen+0x3d8>)
 8009c1e:	f001 fba5 	bl	800b36c <LCD_Printf>
 8009c22:	e00b      	b.n	8009c3c <update_temp_screen+0x368>
				else LCD_Printf("%d",abs(menu_vals[diff_in_use]));
 8009c24:	4b1e      	ldr	r3, [pc, #120]	; (8009ca0 <update_temp_screen+0x3cc>)
 8009c26:	781b      	ldrb	r3, [r3, #0]
 8009c28:	461a      	mov	r2, r3
 8009c2a:	4b1e      	ldr	r3, [pc, #120]	; (8009ca4 <update_temp_screen+0x3d0>)
 8009c2c:	569b      	ldrsb	r3, [r3, r2]
 8009c2e:	2b00      	cmp	r3, #0
 8009c30:	bfb8      	it	lt
 8009c32:	425b      	neglt	r3, r3
 8009c34:	4619      	mov	r1, r3
 8009c36:	481d      	ldr	r0, [pc, #116]	; (8009cac <update_temp_screen+0x3d8>)
 8009c38:	f001 fb98 	bl	800b36c <LCD_Printf>
			}
			HAL_Delay(100);
 8009c3c:	2064      	movs	r0, #100	; 0x64
 8009c3e:	f7f8 fddb 	bl	80027f8 <HAL_Delay>
		}
		uint8_t i;
		if(scr == PUMP_T_MIN_SCREEN){
 8009c42:	78fb      	ldrb	r3, [r7, #3]
 8009c44:	2b03      	cmp	r3, #3
 8009c46:	d10f      	bne.n	8009c68 <update_temp_screen+0x394>
			for(i=0;i<3;i++)diff.turn_on_val[i] = menu_vals[i];
 8009c48:	2300      	movs	r3, #0
 8009c4a:	757b      	strb	r3, [r7, #21]
 8009c4c:	e008      	b.n	8009c60 <update_temp_screen+0x38c>
 8009c4e:	7d7b      	ldrb	r3, [r7, #21]
 8009c50:	7d7a      	ldrb	r2, [r7, #21]
 8009c52:	4914      	ldr	r1, [pc, #80]	; (8009ca4 <update_temp_screen+0x3d0>)
 8009c54:	5689      	ldrsb	r1, [r1, r2]
 8009c56:	4a16      	ldr	r2, [pc, #88]	; (8009cb0 <update_temp_screen+0x3dc>)
 8009c58:	54d1      	strb	r1, [r2, r3]
 8009c5a:	7d7b      	ldrb	r3, [r7, #21]
 8009c5c:	3301      	adds	r3, #1
 8009c5e:	757b      	strb	r3, [r7, #21]
 8009c60:	7d7b      	ldrb	r3, [r7, #21]
 8009c62:	2b02      	cmp	r3, #2
 8009c64:	d9f3      	bls.n	8009c4e <update_temp_screen+0x37a>
 8009c66:	e010      	b.n	8009c8a <update_temp_screen+0x3b6>
		}
		else{
			for(i=0;i<3;i++)diff.turn_12V_val[i] = menu_vals[i];
 8009c68:	2300      	movs	r3, #0
 8009c6a:	757b      	strb	r3, [r7, #21]
 8009c6c:	e00a      	b.n	8009c84 <update_temp_screen+0x3b0>
 8009c6e:	7d7b      	ldrb	r3, [r7, #21]
 8009c70:	7d7a      	ldrb	r2, [r7, #21]
 8009c72:	490c      	ldr	r1, [pc, #48]	; (8009ca4 <update_temp_screen+0x3d0>)
 8009c74:	5689      	ldrsb	r1, [r1, r2]
 8009c76:	4a0e      	ldr	r2, [pc, #56]	; (8009cb0 <update_temp_screen+0x3dc>)
 8009c78:	4413      	add	r3, r2
 8009c7a:	460a      	mov	r2, r1
 8009c7c:	70da      	strb	r2, [r3, #3]
 8009c7e:	7d7b      	ldrb	r3, [r7, #21]
 8009c80:	3301      	adds	r3, #1
 8009c82:	757b      	strb	r3, [r7, #21]
 8009c84:	7d7b      	ldrb	r3, [r7, #21]
 8009c86:	2b02      	cmp	r3, #2
 8009c88:	d9f1      	bls.n	8009c6e <update_temp_screen+0x39a>
		}

	}

	return diff;
 8009c8a:	68fb      	ldr	r3, [r7, #12]
 8009c8c:	4a08      	ldr	r2, [pc, #32]	; (8009cb0 <update_temp_screen+0x3dc>)
 8009c8e:	6811      	ldr	r1, [r2, #0]
 8009c90:	6019      	str	r1, [r3, #0]
 8009c92:	8892      	ldrh	r2, [r2, #4]
 8009c94:	809a      	strh	r2, [r3, #4]
}
 8009c96:	68f8      	ldr	r0, [r7, #12]
 8009c98:	3718      	adds	r7, #24
 8009c9a:	46bd      	mov	sp, r7
 8009c9c:	bdb0      	pop	{r4, r5, r7, pc}
 8009c9e:	bf00      	nop
 8009ca0:	20000f4c 	.word	0x20000f4c
 8009ca4:	20000e14 	.word	0x20000e14
 8009ca8:	0800d780 	.word	0x0800d780
 8009cac:	0800d754 	.word	0x0800d754
 8009cb0:	20001078 	.word	0x20001078

08009cb4 <update_time_screen>:

time update_time_screen(point ts_p){
 8009cb4:	b5b0      	push	{r4, r5, r7, lr}
 8009cb6:	b086      	sub	sp, #24
 8009cb8:	af00      	add	r7, sp, #0
 8009cba:	60f8      	str	r0, [r7, #12]
 8009cbc:	1d3b      	adds	r3, r7, #4
 8009cbe:	e883 0006 	stmia.w	r3, {r1, r2}

	uint8_t i,btn_name;
	btn_name = NO_TOUCH;
 8009cc2:	2310      	movs	r3, #16
 8009cc4:	75bb      	strb	r3, [r7, #22]
	btn.menu_state = TIME_SCREEN;
 8009cc6:	4b79      	ldr	r3, [pc, #484]	; (8009eac <update_time_screen+0x1f8>)
 8009cc8:	2202      	movs	r2, #2
 8009cca:	f883 2190 	strb.w	r2, [r3, #400]	; 0x190

	for(i=2;i<6;i++){
 8009cce:	2302      	movs	r3, #2
 8009cd0:	75fb      	strb	r3, [r7, #23]
 8009cd2:	e06a      	b.n	8009daa <update_time_screen+0xf6>
		if(ts_p.x > btn.btn_x[btn.menu_state][i] &&
 8009cd4:	88ba      	ldrh	r2, [r7, #4]
 8009cd6:	4b75      	ldr	r3, [pc, #468]	; (8009eac <update_time_screen+0x1f8>)
 8009cd8:	f893 3190 	ldrb.w	r3, [r3, #400]	; 0x190
 8009cdc:	461c      	mov	r4, r3
 8009cde:	7df9      	ldrb	r1, [r7, #23]
 8009ce0:	4872      	ldr	r0, [pc, #456]	; (8009eac <update_time_screen+0x1f8>)
 8009ce2:	4623      	mov	r3, r4
 8009ce4:	009b      	lsls	r3, r3, #2
 8009ce6:	4423      	add	r3, r4
 8009ce8:	005b      	lsls	r3, r3, #1
 8009cea:	440b      	add	r3, r1
 8009cec:	f830 3013 	ldrh.w	r3, [r0, r3, lsl #1]
 8009cf0:	429a      	cmp	r2, r3
 8009cf2:	d957      	bls.n	8009da4 <update_time_screen+0xf0>
				ts_p.x < (btn.btn_x[btn.menu_state][i] + btn.btn_x_w[btn.menu_state][i]) &&
 8009cf4:	88bb      	ldrh	r3, [r7, #4]
 8009cf6:	461c      	mov	r4, r3
 8009cf8:	4b6c      	ldr	r3, [pc, #432]	; (8009eac <update_time_screen+0x1f8>)
 8009cfa:	f893 3190 	ldrb.w	r3, [r3, #400]	; 0x190
 8009cfe:	4618      	mov	r0, r3
 8009d00:	7dfa      	ldrb	r2, [r7, #23]
 8009d02:	496a      	ldr	r1, [pc, #424]	; (8009eac <update_time_screen+0x1f8>)
 8009d04:	4603      	mov	r3, r0
 8009d06:	009b      	lsls	r3, r3, #2
 8009d08:	4403      	add	r3, r0
 8009d0a:	005b      	lsls	r3, r3, #1
 8009d0c:	4413      	add	r3, r2
 8009d0e:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8009d12:	461d      	mov	r5, r3
 8009d14:	4b65      	ldr	r3, [pc, #404]	; (8009eac <update_time_screen+0x1f8>)
 8009d16:	f893 3190 	ldrb.w	r3, [r3, #400]	; 0x190
 8009d1a:	4618      	mov	r0, r3
 8009d1c:	7dfa      	ldrb	r2, [r7, #23]
 8009d1e:	4963      	ldr	r1, [pc, #396]	; (8009eac <update_time_screen+0x1f8>)
 8009d20:	4603      	mov	r3, r0
 8009d22:	009b      	lsls	r3, r3, #2
 8009d24:	4403      	add	r3, r0
 8009d26:	005b      	lsls	r3, r3, #1
 8009d28:	4413      	add	r3, r2
 8009d2a:	3330      	adds	r3, #48	; 0x30
 8009d2c:	005b      	lsls	r3, r3, #1
 8009d2e:	440b      	add	r3, r1
 8009d30:	889b      	ldrh	r3, [r3, #4]
 8009d32:	442b      	add	r3, r5
		if(ts_p.x > btn.btn_x[btn.menu_state][i] &&
 8009d34:	429c      	cmp	r4, r3
 8009d36:	da35      	bge.n	8009da4 <update_time_screen+0xf0>
				ts_p.y > btn.btn_y[btn.menu_state][i] &&
 8009d38:	88fa      	ldrh	r2, [r7, #6]
 8009d3a:	4b5c      	ldr	r3, [pc, #368]	; (8009eac <update_time_screen+0x1f8>)
 8009d3c:	f893 3190 	ldrb.w	r3, [r3, #400]	; 0x190
 8009d40:	461c      	mov	r4, r3
 8009d42:	7df9      	ldrb	r1, [r7, #23]
 8009d44:	4859      	ldr	r0, [pc, #356]	; (8009eac <update_time_screen+0x1f8>)
 8009d46:	4623      	mov	r3, r4
 8009d48:	009b      	lsls	r3, r3, #2
 8009d4a:	4423      	add	r3, r4
 8009d4c:	005b      	lsls	r3, r3, #1
 8009d4e:	440b      	add	r3, r1
 8009d50:	3364      	adds	r3, #100	; 0x64
 8009d52:	f830 3013 	ldrh.w	r3, [r0, r3, lsl #1]
				ts_p.x < (btn.btn_x[btn.menu_state][i] + btn.btn_x_w[btn.menu_state][i]) &&
 8009d56:	429a      	cmp	r2, r3
 8009d58:	d924      	bls.n	8009da4 <update_time_screen+0xf0>
				ts_p.y < (btn.btn_y[btn.menu_state][i] + btn.btn_y_h[btn.menu_state][i])){
 8009d5a:	88fb      	ldrh	r3, [r7, #6]
 8009d5c:	461c      	mov	r4, r3
 8009d5e:	4b53      	ldr	r3, [pc, #332]	; (8009eac <update_time_screen+0x1f8>)
 8009d60:	f893 3190 	ldrb.w	r3, [r3, #400]	; 0x190
 8009d64:	4618      	mov	r0, r3
 8009d66:	7dfa      	ldrb	r2, [r7, #23]
 8009d68:	4950      	ldr	r1, [pc, #320]	; (8009eac <update_time_screen+0x1f8>)
 8009d6a:	4603      	mov	r3, r0
 8009d6c:	009b      	lsls	r3, r3, #2
 8009d6e:	4403      	add	r3, r0
 8009d70:	005b      	lsls	r3, r3, #1
 8009d72:	4413      	add	r3, r2
 8009d74:	3364      	adds	r3, #100	; 0x64
 8009d76:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8009d7a:	461d      	mov	r5, r3
 8009d7c:	4b4b      	ldr	r3, [pc, #300]	; (8009eac <update_time_screen+0x1f8>)
 8009d7e:	f893 3190 	ldrb.w	r3, [r3, #400]	; 0x190
 8009d82:	4618      	mov	r0, r3
 8009d84:	7dfa      	ldrb	r2, [r7, #23]
 8009d86:	4949      	ldr	r1, [pc, #292]	; (8009eac <update_time_screen+0x1f8>)
 8009d88:	4603      	mov	r3, r0
 8009d8a:	009b      	lsls	r3, r3, #2
 8009d8c:	4403      	add	r3, r0
 8009d8e:	005b      	lsls	r3, r3, #1
 8009d90:	4413      	add	r3, r2
 8009d92:	3394      	adds	r3, #148	; 0x94
 8009d94:	005b      	lsls	r3, r3, #1
 8009d96:	440b      	add	r3, r1
 8009d98:	889b      	ldrh	r3, [r3, #4]
 8009d9a:	442b      	add	r3, r5
				ts_p.y > btn.btn_y[btn.menu_state][i] &&
 8009d9c:	429c      	cmp	r4, r3
 8009d9e:	da01      	bge.n	8009da4 <update_time_screen+0xf0>
			btn_name = i;
 8009da0:	7dfb      	ldrb	r3, [r7, #23]
 8009da2:	75bb      	strb	r3, [r7, #22]
	for(i=2;i<6;i++){
 8009da4:	7dfb      	ldrb	r3, [r7, #23]
 8009da6:	3301      	adds	r3, #1
 8009da8:	75fb      	strb	r3, [r7, #23]
 8009daa:	7dfb      	ldrb	r3, [r7, #23]
 8009dac:	2b05      	cmp	r3, #5
 8009dae:	d991      	bls.n	8009cd4 <update_time_screen+0x20>
		}
	}

	if(btn_name != NO_TOUCH){
 8009db0:	7dbb      	ldrb	r3, [r7, #22]
 8009db2:	2b10      	cmp	r3, #16
 8009db4:	d06f      	beq.n	8009e96 <update_time_screen+0x1e2>
		switch(btn_name){
 8009db6:	7dbb      	ldrb	r3, [r7, #22]
 8009db8:	3b02      	subs	r3, #2
 8009dba:	2b03      	cmp	r3, #3
 8009dbc:	d845      	bhi.n	8009e4a <update_time_screen+0x196>
 8009dbe:	a201      	add	r2, pc, #4	; (adr r2, 8009dc4 <update_time_screen+0x110>)
 8009dc0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009dc4:	08009dd5 	.word	0x08009dd5
 8009dc8:	08009df1 	.word	0x08009df1
 8009dcc:	08009e0d 	.word	0x08009e0d
 8009dd0:	08009e29 	.word	0x08009e29
		case INC_HOUR_BTN:
			t0.hour++;
 8009dd4:	4b36      	ldr	r3, [pc, #216]	; (8009eb0 <update_time_screen+0x1fc>)
 8009dd6:	789b      	ldrb	r3, [r3, #2]
 8009dd8:	3301      	adds	r3, #1
 8009dda:	b2da      	uxtb	r2, r3
 8009ddc:	4b34      	ldr	r3, [pc, #208]	; (8009eb0 <update_time_screen+0x1fc>)
 8009dde:	709a      	strb	r2, [r3, #2]
			if(t0.hour == 24)t0.hour = 0;
 8009de0:	4b33      	ldr	r3, [pc, #204]	; (8009eb0 <update_time_screen+0x1fc>)
 8009de2:	789b      	ldrb	r3, [r3, #2]
 8009de4:	2b18      	cmp	r3, #24
 8009de6:	d12d      	bne.n	8009e44 <update_time_screen+0x190>
 8009de8:	4b31      	ldr	r3, [pc, #196]	; (8009eb0 <update_time_screen+0x1fc>)
 8009dea:	2200      	movs	r2, #0
 8009dec:	709a      	strb	r2, [r3, #2]
			break;
 8009dee:	e029      	b.n	8009e44 <update_time_screen+0x190>
		case DEC_HOUR_BTN:
			if(t0.hour == 0)t0.hour = 24;
 8009df0:	4b2f      	ldr	r3, [pc, #188]	; (8009eb0 <update_time_screen+0x1fc>)
 8009df2:	789b      	ldrb	r3, [r3, #2]
 8009df4:	2b00      	cmp	r3, #0
 8009df6:	d102      	bne.n	8009dfe <update_time_screen+0x14a>
 8009df8:	4b2d      	ldr	r3, [pc, #180]	; (8009eb0 <update_time_screen+0x1fc>)
 8009dfa:	2218      	movs	r2, #24
 8009dfc:	709a      	strb	r2, [r3, #2]
			t0.hour--;
 8009dfe:	4b2c      	ldr	r3, [pc, #176]	; (8009eb0 <update_time_screen+0x1fc>)
 8009e00:	789b      	ldrb	r3, [r3, #2]
 8009e02:	3b01      	subs	r3, #1
 8009e04:	b2da      	uxtb	r2, r3
 8009e06:	4b2a      	ldr	r3, [pc, #168]	; (8009eb0 <update_time_screen+0x1fc>)
 8009e08:	709a      	strb	r2, [r3, #2]
			break;
 8009e0a:	e01e      	b.n	8009e4a <update_time_screen+0x196>
		case INC_MIN_BTN:
			t0.min++;
 8009e0c:	4b28      	ldr	r3, [pc, #160]	; (8009eb0 <update_time_screen+0x1fc>)
 8009e0e:	785b      	ldrb	r3, [r3, #1]
 8009e10:	3301      	adds	r3, #1
 8009e12:	b2da      	uxtb	r2, r3
 8009e14:	4b26      	ldr	r3, [pc, #152]	; (8009eb0 <update_time_screen+0x1fc>)
 8009e16:	705a      	strb	r2, [r3, #1]
			if(t0.min == 60)t0.min = 0;
 8009e18:	4b25      	ldr	r3, [pc, #148]	; (8009eb0 <update_time_screen+0x1fc>)
 8009e1a:	785b      	ldrb	r3, [r3, #1]
 8009e1c:	2b3c      	cmp	r3, #60	; 0x3c
 8009e1e:	d113      	bne.n	8009e48 <update_time_screen+0x194>
 8009e20:	4b23      	ldr	r3, [pc, #140]	; (8009eb0 <update_time_screen+0x1fc>)
 8009e22:	2200      	movs	r2, #0
 8009e24:	705a      	strb	r2, [r3, #1]
			break;
 8009e26:	e00f      	b.n	8009e48 <update_time_screen+0x194>
		case DEC_MIN_BTN:
			if(t0.min == 0)t0.min = 60;
 8009e28:	4b21      	ldr	r3, [pc, #132]	; (8009eb0 <update_time_screen+0x1fc>)
 8009e2a:	785b      	ldrb	r3, [r3, #1]
 8009e2c:	2b00      	cmp	r3, #0
 8009e2e:	d102      	bne.n	8009e36 <update_time_screen+0x182>
 8009e30:	4b1f      	ldr	r3, [pc, #124]	; (8009eb0 <update_time_screen+0x1fc>)
 8009e32:	223c      	movs	r2, #60	; 0x3c
 8009e34:	705a      	strb	r2, [r3, #1]
			t0.min--;
 8009e36:	4b1e      	ldr	r3, [pc, #120]	; (8009eb0 <update_time_screen+0x1fc>)
 8009e38:	785b      	ldrb	r3, [r3, #1]
 8009e3a:	3b01      	subs	r3, #1
 8009e3c:	b2da      	uxtb	r2, r3
 8009e3e:	4b1c      	ldr	r3, [pc, #112]	; (8009eb0 <update_time_screen+0x1fc>)
 8009e40:	705a      	strb	r2, [r3, #1]
			break;
 8009e42:	e002      	b.n	8009e4a <update_time_screen+0x196>
			break;
 8009e44:	bf00      	nop
 8009e46:	e000      	b.n	8009e4a <update_time_screen+0x196>
			break;
 8009e48:	bf00      	nop
		}
		LCD_SetTextColor(BLACK,WHITE);
 8009e4a:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8009e4e:	2000      	movs	r0, #0
 8009e50:	f001 fb32 	bl	800b4b8 <LCD_SetTextColor>
		LCD_SetCursor(127,120);
 8009e54:	2178      	movs	r1, #120	; 0x78
 8009e56:	207f      	movs	r0, #127	; 0x7f
 8009e58:	f001 fb1e 	bl	800b498 <LCD_SetCursor>
		if(t0.hour < 10)LCD_Printf("0");
 8009e5c:	4b14      	ldr	r3, [pc, #80]	; (8009eb0 <update_time_screen+0x1fc>)
 8009e5e:	789b      	ldrb	r3, [r3, #2]
 8009e60:	2b09      	cmp	r3, #9
 8009e62:	d802      	bhi.n	8009e6a <update_time_screen+0x1b6>
 8009e64:	4813      	ldr	r0, [pc, #76]	; (8009eb4 <update_time_screen+0x200>)
 8009e66:	f001 fa81 	bl	800b36c <LCD_Printf>
		LCD_Printf("%d:",t0.hour);
 8009e6a:	4b11      	ldr	r3, [pc, #68]	; (8009eb0 <update_time_screen+0x1fc>)
 8009e6c:	789b      	ldrb	r3, [r3, #2]
 8009e6e:	4619      	mov	r1, r3
 8009e70:	4811      	ldr	r0, [pc, #68]	; (8009eb8 <update_time_screen+0x204>)
 8009e72:	f001 fa7b 	bl	800b36c <LCD_Printf>
		if(t0.min < 10)LCD_Printf("0");
 8009e76:	4b0e      	ldr	r3, [pc, #56]	; (8009eb0 <update_time_screen+0x1fc>)
 8009e78:	785b      	ldrb	r3, [r3, #1]
 8009e7a:	2b09      	cmp	r3, #9
 8009e7c:	d802      	bhi.n	8009e84 <update_time_screen+0x1d0>
 8009e7e:	480d      	ldr	r0, [pc, #52]	; (8009eb4 <update_time_screen+0x200>)
 8009e80:	f001 fa74 	bl	800b36c <LCD_Printf>
		LCD_Printf("%d",t0.min);
 8009e84:	4b0a      	ldr	r3, [pc, #40]	; (8009eb0 <update_time_screen+0x1fc>)
 8009e86:	785b      	ldrb	r3, [r3, #1]
 8009e88:	4619      	mov	r1, r3
 8009e8a:	480c      	ldr	r0, [pc, #48]	; (8009ebc <update_time_screen+0x208>)
 8009e8c:	f001 fa6e 	bl	800b36c <LCD_Printf>
		HAL_Delay(100);
 8009e90:	2064      	movs	r0, #100	; 0x64
 8009e92:	f7f8 fcb1 	bl	80027f8 <HAL_Delay>
	}
	return t0;
 8009e96:	68fb      	ldr	r3, [r7, #12]
 8009e98:	4a05      	ldr	r2, [pc, #20]	; (8009eb0 <update_time_screen+0x1fc>)
 8009e9a:	6811      	ldr	r1, [r2, #0]
 8009e9c:	6019      	str	r1, [r3, #0]
 8009e9e:	8892      	ldrh	r2, [r2, #4]
 8009ea0:	809a      	strh	r2, [r3, #4]
}
 8009ea2:	68f8      	ldr	r0, [r7, #12]
 8009ea4:	3718      	adds	r7, #24
 8009ea6:	46bd      	mov	sp, r7
 8009ea8:	bdb0      	pop	{r4, r5, r7, pc}
 8009eaa:	bf00      	nop
 8009eac:	200012bc 	.word	0x200012bc
 8009eb0:	20001070 	.word	0x20001070
 8009eb4:	0800d74c 	.word	0x0800d74c
 8009eb8:	0800d750 	.word	0x0800d750
 8009ebc:	0800d754 	.word	0x0800d754

08009ec0 <update_main_screen>:

void update_main_screen(temperature temp,time tim ,temperature_differential_val diff_in){
 8009ec0:	b084      	sub	sp, #16
 8009ec2:	b5b0      	push	{r4, r5, r7, lr}
 8009ec4:	b082      	sub	sp, #8
 8009ec6:	af02      	add	r7, sp, #8
 8009ec8:	f107 0410 	add.w	r4, r7, #16
 8009ecc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	LCD_SetCursor(10,20);
 8009ed0:	2114      	movs	r1, #20
 8009ed2:	200a      	movs	r0, #10
 8009ed4:	f001 fae0 	bl	800b498 <LCD_SetCursor>
	LCD_SetTextColor(WHITE,BLACK);
 8009ed8:	2100      	movs	r1, #0
 8009eda:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8009ede:	f001 faeb 	bl	800b4b8 <LCD_SetTextColor>
	LCD_Printf("%d:",tim.hour);
 8009ee2:	f897 3056 	ldrb.w	r3, [r7, #86]	; 0x56
 8009ee6:	4619      	mov	r1, r3
 8009ee8:	48b2      	ldr	r0, [pc, #712]	; (800a1b4 <update_main_screen+0x2f4>)
 8009eea:	f001 fa3f 	bl	800b36c <LCD_Printf>
	if(tim.min < 10)LCD_Printf("0");
 8009eee:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 8009ef2:	2b09      	cmp	r3, #9
 8009ef4:	d802      	bhi.n	8009efc <update_main_screen+0x3c>
 8009ef6:	48b0      	ldr	r0, [pc, #704]	; (800a1b8 <update_main_screen+0x2f8>)
 8009ef8:	f001 fa38 	bl	800b36c <LCD_Printf>
	LCD_Printf("%d:",tim.min);
 8009efc:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 8009f00:	4619      	mov	r1, r3
 8009f02:	48ac      	ldr	r0, [pc, #688]	; (800a1b4 <update_main_screen+0x2f4>)
 8009f04:	f001 fa32 	bl	800b36c <LCD_Printf>
	if(tim.sec < 10)LCD_Printf("0");
 8009f08:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8009f0c:	2b09      	cmp	r3, #9
 8009f0e:	d802      	bhi.n	8009f16 <update_main_screen+0x56>
 8009f10:	48a9      	ldr	r0, [pc, #676]	; (800a1b8 <update_main_screen+0x2f8>)
 8009f12:	f001 fa2b 	bl	800b36c <LCD_Printf>
	LCD_Printf("%d",tim.sec);
 8009f16:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8009f1a:	4619      	mov	r1, r3
 8009f1c:	48a7      	ldr	r0, [pc, #668]	; (800a1bc <update_main_screen+0x2fc>)
 8009f1e:	f001 fa25 	bl	800b36c <LCD_Printf>

	if(temp.zasobnik_t.temp != temp_last.zasobnik_t.temp){
 8009f22:	ed97 7a04 	vldr	s14, [r7, #16]
 8009f26:	4ba6      	ldr	r3, [pc, #664]	; (800a1c0 <update_main_screen+0x300>)
 8009f28:	edd3 7a00 	vldr	s15, [r3]
 8009f2c:	eeb4 7a67 	vcmp.f32	s14, s15
 8009f30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009f34:	d021      	beq.n	8009f7a <update_main_screen+0xba>
		LCD_FillRect(120,60,100,30,BLACK);
 8009f36:	2300      	movs	r3, #0
 8009f38:	9300      	str	r3, [sp, #0]
 8009f3a:	231e      	movs	r3, #30
 8009f3c:	2264      	movs	r2, #100	; 0x64
 8009f3e:	213c      	movs	r1, #60	; 0x3c
 8009f40:	2078      	movs	r0, #120	; 0x78
 8009f42:	f000 ff37 	bl	800adb4 <LCD_FillRect>
		LCD_SetCursor(120,60);
 8009f46:	213c      	movs	r1, #60	; 0x3c
 8009f48:	2078      	movs	r0, #120	; 0x78
 8009f4a:	f001 faa5 	bl	800b498 <LCD_SetCursor>
		LCD_SetTextColor(BLUE,BLACK);
 8009f4e:	2100      	movs	r1, #0
 8009f50:	201f      	movs	r0, #31
 8009f52:	f001 fab1 	bl	800b4b8 <LCD_SetTextColor>
		if(temp.zasobnik_t.status == STATUS_OK){
 8009f56:	7d3b      	ldrb	r3, [r7, #20]
 8009f58:	2b01      	cmp	r3, #1
 8009f5a:	d10b      	bne.n	8009f74 <update_main_screen+0xb4>
			LCD_Printf("%3.1f$C", temp.zasobnik_t.temp);  //$ zmodyfikowany znak stopnia
 8009f5c:	693b      	ldr	r3, [r7, #16]
 8009f5e:	4618      	mov	r0, r3
 8009f60:	f7f6 fa96 	bl	8000490 <__aeabi_f2d>
 8009f64:	4603      	mov	r3, r0
 8009f66:	460c      	mov	r4, r1
 8009f68:	461a      	mov	r2, r3
 8009f6a:	4623      	mov	r3, r4
 8009f6c:	4895      	ldr	r0, [pc, #596]	; (800a1c4 <update_main_screen+0x304>)
 8009f6e:	f001 f9fd 	bl	800b36c <LCD_Printf>
 8009f72:	e002      	b.n	8009f7a <update_main_screen+0xba>
		}else LCD_Printf("error");
 8009f74:	4894      	ldr	r0, [pc, #592]	; (800a1c8 <update_main_screen+0x308>)
 8009f76:	f001 f9f9 	bl	800b36c <LCD_Printf>
	}
	if(temp.solar_t.temp != temp_last.solar_t.temp){
 8009f7a:	ed97 7a06 	vldr	s14, [r7, #24]
 8009f7e:	4b90      	ldr	r3, [pc, #576]	; (800a1c0 <update_main_screen+0x300>)
 8009f80:	edd3 7a02 	vldr	s15, [r3, #8]
 8009f84:	eeb4 7a67 	vcmp.f32	s14, s15
 8009f88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009f8c:	d022      	beq.n	8009fd4 <update_main_screen+0x114>
		LCD_FillRect(120,90,150,30,BLACK);
 8009f8e:	2300      	movs	r3, #0
 8009f90:	9300      	str	r3, [sp, #0]
 8009f92:	231e      	movs	r3, #30
 8009f94:	2296      	movs	r2, #150	; 0x96
 8009f96:	215a      	movs	r1, #90	; 0x5a
 8009f98:	2078      	movs	r0, #120	; 0x78
 8009f9a:	f000 ff0b 	bl	800adb4 <LCD_FillRect>
		LCD_SetCursor(120,90);
 8009f9e:	215a      	movs	r1, #90	; 0x5a
 8009fa0:	2078      	movs	r0, #120	; 0x78
 8009fa2:	f001 fa79 	bl	800b498 <LCD_SetCursor>
		LCD_SetTextColor(GREEN,BLACK);
 8009fa6:	2100      	movs	r1, #0
 8009fa8:	f44f 60fc 	mov.w	r0, #2016	; 0x7e0
 8009fac:	f001 fa84 	bl	800b4b8 <LCD_SetTextColor>
		if(temp.solar_t.status == STATUS_OK){
 8009fb0:	7f3b      	ldrb	r3, [r7, #28]
 8009fb2:	2b01      	cmp	r3, #1
 8009fb4:	d10b      	bne.n	8009fce <update_main_screen+0x10e>
			LCD_Printf("%3.1f$C", temp.solar_t.temp);
 8009fb6:	69bb      	ldr	r3, [r7, #24]
 8009fb8:	4618      	mov	r0, r3
 8009fba:	f7f6 fa69 	bl	8000490 <__aeabi_f2d>
 8009fbe:	4603      	mov	r3, r0
 8009fc0:	460c      	mov	r4, r1
 8009fc2:	461a      	mov	r2, r3
 8009fc4:	4623      	mov	r3, r4
 8009fc6:	487f      	ldr	r0, [pc, #508]	; (800a1c4 <update_main_screen+0x304>)
 8009fc8:	f001 f9d0 	bl	800b36c <LCD_Printf>
 8009fcc:	e002      	b.n	8009fd4 <update_main_screen+0x114>
		}else LCD_Printf("error");
 8009fce:	487e      	ldr	r0, [pc, #504]	; (800a1c8 <update_main_screen+0x308>)
 8009fd0:	f001 f9cc 	bl	800b36c <LCD_Printf>
	}
	if(temp.piec_t.temp != temp_last.piec_t.temp){
 8009fd4:	ed97 7a08 	vldr	s14, [r7, #32]
 8009fd8:	4b79      	ldr	r3, [pc, #484]	; (800a1c0 <update_main_screen+0x300>)
 8009fda:	edd3 7a04 	vldr	s15, [r3, #16]
 8009fde:	eeb4 7a67 	vcmp.f32	s14, s15
 8009fe2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009fe6:	d023      	beq.n	800a030 <update_main_screen+0x170>
		LCD_FillRect(120,120,150,30,BLACK);
 8009fe8:	2300      	movs	r3, #0
 8009fea:	9300      	str	r3, [sp, #0]
 8009fec:	231e      	movs	r3, #30
 8009fee:	2296      	movs	r2, #150	; 0x96
 8009ff0:	2178      	movs	r1, #120	; 0x78
 8009ff2:	2078      	movs	r0, #120	; 0x78
 8009ff4:	f000 fede 	bl	800adb4 <LCD_FillRect>
		LCD_SetCursor(120,120);
 8009ff8:	2178      	movs	r1, #120	; 0x78
 8009ffa:	2078      	movs	r0, #120	; 0x78
 8009ffc:	f001 fa4c 	bl	800b498 <LCD_SetCursor>
		LCD_SetTextColor(RED,BLACK);
 800a000:	2100      	movs	r1, #0
 800a002:	f44f 4078 	mov.w	r0, #63488	; 0xf800
 800a006:	f001 fa57 	bl	800b4b8 <LCD_SetTextColor>
		if(temp.piec_t.status == STATUS_OK){
 800a00a:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800a00e:	2b01      	cmp	r3, #1
 800a010:	d10b      	bne.n	800a02a <update_main_screen+0x16a>
			LCD_Printf("%3.1f$C", temp.piec_t.temp);
 800a012:	6a3b      	ldr	r3, [r7, #32]
 800a014:	4618      	mov	r0, r3
 800a016:	f7f6 fa3b 	bl	8000490 <__aeabi_f2d>
 800a01a:	4603      	mov	r3, r0
 800a01c:	460c      	mov	r4, r1
 800a01e:	461a      	mov	r2, r3
 800a020:	4623      	mov	r3, r4
 800a022:	4868      	ldr	r0, [pc, #416]	; (800a1c4 <update_main_screen+0x304>)
 800a024:	f001 f9a2 	bl	800b36c <LCD_Printf>
 800a028:	e002      	b.n	800a030 <update_main_screen+0x170>
		}else LCD_Printf("error");
 800a02a:	4867      	ldr	r0, [pc, #412]	; (800a1c8 <update_main_screen+0x308>)
 800a02c:	f001 f99e 	bl	800b36c <LCD_Printf>
	}
	if(temp.obieg_t.temp != temp_last.obieg_t.temp){
 800a030:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 800a034:	4b62      	ldr	r3, [pc, #392]	; (800a1c0 <update_main_screen+0x300>)
 800a036:	edd3 7a06 	vldr	s15, [r3, #24]
 800a03a:	eeb4 7a67 	vcmp.f32	s14, s15
 800a03e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a042:	d023      	beq.n	800a08c <update_main_screen+0x1cc>
		LCD_FillRect(120,150,150,30,BLACK);
 800a044:	2300      	movs	r3, #0
 800a046:	9300      	str	r3, [sp, #0]
 800a048:	231e      	movs	r3, #30
 800a04a:	2296      	movs	r2, #150	; 0x96
 800a04c:	2196      	movs	r1, #150	; 0x96
 800a04e:	2078      	movs	r0, #120	; 0x78
 800a050:	f000 feb0 	bl	800adb4 <LCD_FillRect>
		LCD_SetCursor(120,150);
 800a054:	2196      	movs	r1, #150	; 0x96
 800a056:	2078      	movs	r0, #120	; 0x78
 800a058:	f001 fa1e 	bl	800b498 <LCD_SetCursor>
		LCD_SetTextColor(MAGENTA,BLACK);
 800a05c:	2100      	movs	r1, #0
 800a05e:	f64f 001f 	movw	r0, #63519	; 0xf81f
 800a062:	f001 fa29 	bl	800b4b8 <LCD_SetTextColor>
		if(temp.obieg_t.status == STATUS_OK){
 800a066:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800a06a:	2b01      	cmp	r3, #1
 800a06c:	d10b      	bne.n	800a086 <update_main_screen+0x1c6>
			LCD_Printf("%2.0f$C", temp.obieg_t.temp);
 800a06e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a070:	4618      	mov	r0, r3
 800a072:	f7f6 fa0d 	bl	8000490 <__aeabi_f2d>
 800a076:	4603      	mov	r3, r0
 800a078:	460c      	mov	r4, r1
 800a07a:	461a      	mov	r2, r3
 800a07c:	4623      	mov	r3, r4
 800a07e:	4853      	ldr	r0, [pc, #332]	; (800a1cc <update_main_screen+0x30c>)
 800a080:	f001 f974 	bl	800b36c <LCD_Printf>
 800a084:	e002      	b.n	800a08c <update_main_screen+0x1cc>
		}else LCD_Printf("error");
 800a086:	4850      	ldr	r0, [pc, #320]	; (800a1c8 <update_main_screen+0x308>)
 800a088:	f001 f970 	bl	800b36c <LCD_Printf>
	}

	if(diff_in.voltage_val[SOLAR_DIFF] != temp_last.diff.voltage_val[SOLAR_DIFF]){
 800a08c:	ed97 7a1d 	vldr	s14, [r7, #116]	; 0x74
 800a090:	4b4b      	ldr	r3, [pc, #300]	; (800a1c0 <update_main_screen+0x300>)
 800a092:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 800a096:	eeb4 7a67 	vcmp.f32	s14, s15
 800a09a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a09e:	d01e      	beq.n	800a0de <update_main_screen+0x21e>
		LCD_SetTextScaled(2);
 800a0a0:	2002      	movs	r0, #2
 800a0a2:	f001 fa13 	bl	800b4cc <LCD_SetTextScaled>
		LCD_FillRect(120,210,100,20,BLACK);
 800a0a6:	2300      	movs	r3, #0
 800a0a8:	9300      	str	r3, [sp, #0]
 800a0aa:	2314      	movs	r3, #20
 800a0ac:	2264      	movs	r2, #100	; 0x64
 800a0ae:	21d2      	movs	r1, #210	; 0xd2
 800a0b0:	2078      	movs	r0, #120	; 0x78
 800a0b2:	f000 fe7f 	bl	800adb4 <LCD_FillRect>
		LCD_SetTextColor(GREEN,BLACK);
 800a0b6:	2100      	movs	r1, #0
 800a0b8:	f44f 60fc 	mov.w	r0, #2016	; 0x7e0
 800a0bc:	f001 f9fc 	bl	800b4b8 <LCD_SetTextColor>
		LCD_SetCursor(120,210);
 800a0c0:	21d2      	movs	r1, #210	; 0xd2
 800a0c2:	2078      	movs	r0, #120	; 0x78
 800a0c4:	f001 f9e8 	bl	800b498 <LCD_SetCursor>
		LCD_Printf("%2.2fV",diff_in.voltage_val[SOLAR_DIFF]);
 800a0c8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a0ca:	4618      	mov	r0, r3
 800a0cc:	f7f6 f9e0 	bl	8000490 <__aeabi_f2d>
 800a0d0:	4603      	mov	r3, r0
 800a0d2:	460c      	mov	r4, r1
 800a0d4:	461a      	mov	r2, r3
 800a0d6:	4623      	mov	r3, r4
 800a0d8:	483d      	ldr	r0, [pc, #244]	; (800a1d0 <update_main_screen+0x310>)
 800a0da:	f001 f947 	bl	800b36c <LCD_Printf>
//		LCD_SetTextScaled(2);
	}
	if(diff_in.voltage_val[PIEC_DIFF] != temp_last.diff.voltage_val[PIEC_DIFF]){
 800a0de:	ed97 7a1e 	vldr	s14, [r7, #120]	; 0x78
 800a0e2:	4b37      	ldr	r3, [pc, #220]	; (800a1c0 <update_main_screen+0x300>)
 800a0e4:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 800a0e8:	eeb4 7a67 	vcmp.f32	s14, s15
 800a0ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a0f0:	d01e      	beq.n	800a130 <update_main_screen+0x270>
		LCD_SetTextScaled(2);
 800a0f2:	2002      	movs	r0, #2
 800a0f4:	f001 f9ea 	bl	800b4cc <LCD_SetTextScaled>
		LCD_FillRect(0,210,100,20,BLACK);
 800a0f8:	2300      	movs	r3, #0
 800a0fa:	9300      	str	r3, [sp, #0]
 800a0fc:	2314      	movs	r3, #20
 800a0fe:	2264      	movs	r2, #100	; 0x64
 800a100:	21d2      	movs	r1, #210	; 0xd2
 800a102:	2000      	movs	r0, #0
 800a104:	f000 fe56 	bl	800adb4 <LCD_FillRect>
		LCD_SetTextColor(RED,BLACK);
 800a108:	2100      	movs	r1, #0
 800a10a:	f44f 4078 	mov.w	r0, #63488	; 0xf800
 800a10e:	f001 f9d3 	bl	800b4b8 <LCD_SetTextColor>
		LCD_SetCursor(0,210);
 800a112:	21d2      	movs	r1, #210	; 0xd2
 800a114:	2000      	movs	r0, #0
 800a116:	f001 f9bf 	bl	800b498 <LCD_SetCursor>
		LCD_Printf("%2.2fV",diff_in.voltage_val[PIEC_DIFF]);
 800a11a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a11c:	4618      	mov	r0, r3
 800a11e:	f7f6 f9b7 	bl	8000490 <__aeabi_f2d>
 800a122:	4603      	mov	r3, r0
 800a124:	460c      	mov	r4, r1
 800a126:	461a      	mov	r2, r3
 800a128:	4623      	mov	r3, r4
 800a12a:	4829      	ldr	r0, [pc, #164]	; (800a1d0 <update_main_screen+0x310>)
 800a12c:	f001 f91e 	bl	800b36c <LCD_Printf>
//		LCD_SetTextScaled(2);
	}
	if(diff_in.voltage_val[OBIEG_DIFF] != temp_last.diff.voltage_val[OBIEG_DIFF]){
 800a130:	ed97 7a1f 	vldr	s14, [r7, #124]	; 0x7c
 800a134:	4b22      	ldr	r3, [pc, #136]	; (800a1c0 <update_main_screen+0x300>)
 800a136:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 800a13a:	eeb4 7a67 	vcmp.f32	s14, s15
 800a13e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a142:	d01e      	beq.n	800a182 <update_main_screen+0x2c2>
		LCD_SetTextScaled(2);
 800a144:	2002      	movs	r0, #2
 800a146:	f001 f9c1 	bl	800b4cc <LCD_SetTextScaled>
		LCD_FillRect(230,210,100,20,BLACK);
 800a14a:	2300      	movs	r3, #0
 800a14c:	9300      	str	r3, [sp, #0]
 800a14e:	2314      	movs	r3, #20
 800a150:	2264      	movs	r2, #100	; 0x64
 800a152:	21d2      	movs	r1, #210	; 0xd2
 800a154:	20e6      	movs	r0, #230	; 0xe6
 800a156:	f000 fe2d 	bl	800adb4 <LCD_FillRect>
		LCD_SetTextColor(MAGENTA,BLACK);
 800a15a:	2100      	movs	r1, #0
 800a15c:	f64f 001f 	movw	r0, #63519	; 0xf81f
 800a160:	f001 f9aa 	bl	800b4b8 <LCD_SetTextColor>
		LCD_SetCursor(230,210);
 800a164:	21d2      	movs	r1, #210	; 0xd2
 800a166:	20e6      	movs	r0, #230	; 0xe6
 800a168:	f001 f996 	bl	800b498 <LCD_SetCursor>
		LCD_Printf("%2.2fV",diff_in.voltage_val[OBIEG_DIFF]);
 800a16c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800a16e:	4618      	mov	r0, r3
 800a170:	f7f6 f98e 	bl	8000490 <__aeabi_f2d>
 800a174:	4603      	mov	r3, r0
 800a176:	460c      	mov	r4, r1
 800a178:	461a      	mov	r2, r3
 800a17a:	4623      	mov	r3, r4
 800a17c:	4814      	ldr	r0, [pc, #80]	; (800a1d0 <update_main_screen+0x310>)
 800a17e:	f001 f8f5 	bl	800b36c <LCD_Printf>
//			LCD_Printf("piec 12.0V");
//			LCD_SetCursor(240,210);
//			LCD_SetTextColor(MAGENTA,BLACK);
//			LCD_Printf("obieg 12.0V");

	temp_last = temp;
 800a182:	4b0f      	ldr	r3, [pc, #60]	; (800a1c0 <update_main_screen+0x300>)
 800a184:	4618      	mov	r0, r3
 800a186:	f107 0110 	add.w	r1, r7, #16
 800a18a:	2344      	movs	r3, #68	; 0x44
 800a18c:	461a      	mov	r2, r3
 800a18e:	f003 f953 	bl	800d438 <memcpy>
	temp_last.diff = diff_in;
 800a192:	4b0b      	ldr	r3, [pc, #44]	; (800a1c0 <update_main_screen+0x300>)
 800a194:	f103 0420 	add.w	r4, r3, #32
 800a198:	f107 055c 	add.w	r5, r7, #92	; 0x5c
 800a19c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800a19e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a1a0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800a1a2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a1a4:	682b      	ldr	r3, [r5, #0]
 800a1a6:	6023      	str	r3, [r4, #0]
}
 800a1a8:	bf00      	nop
 800a1aa:	46bd      	mov	sp, r7
 800a1ac:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 800a1b0:	b004      	add	sp, #16
 800a1b2:	4770      	bx	lr
 800a1b4:	0800d750 	.word	0x0800d750
 800a1b8:	0800d74c 	.word	0x0800d74c
 800a1bc:	0800d754 	.word	0x0800d754
 800a1c0:	20000fa4 	.word	0x20000fa4
 800a1c4:	0800d784 	.word	0x0800d784
 800a1c8:	0800d78c 	.word	0x0800d78c
 800a1cc:	0800d794 	.word	0x0800d794
 800a1d0:	0800d79c 	.word	0x0800d79c

0800a1d4 <get_time>:

void get_time(time c){
 800a1d4:	b480      	push	{r7}
 800a1d6:	b083      	sub	sp, #12
 800a1d8:	af00      	add	r7, sp, #0
 800a1da:	463b      	mov	r3, r7
 800a1dc:	e883 0003 	stmia.w	r3, {r0, r1}
	t0 = c;
 800a1e0:	4b06      	ldr	r3, [pc, #24]	; (800a1fc <get_time+0x28>)
 800a1e2:	461a      	mov	r2, r3
 800a1e4:	463b      	mov	r3, r7
 800a1e6:	6818      	ldr	r0, [r3, #0]
 800a1e8:	6010      	str	r0, [r2, #0]
 800a1ea:	889b      	ldrh	r3, [r3, #4]
 800a1ec:	8093      	strh	r3, [r2, #4]
}
 800a1ee:	bf00      	nop
 800a1f0:	370c      	adds	r7, #12
 800a1f2:	46bd      	mov	sp, r7
 800a1f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1f8:	4770      	bx	lr
 800a1fa:	bf00      	nop
 800a1fc:	20001070 	.word	0x20001070

0800a200 <temp_reset>:

temperature temp_reset(){
 800a200:	b580      	push	{r7, lr}
 800a202:	b094      	sub	sp, #80	; 0x50
 800a204:	af00      	add	r7, sp, #0
 800a206:	6078      	str	r0, [r7, #4]
	temperature t0;
	t0.zasobnik_t.temp = 0xFF;
 800a208:	4b09      	ldr	r3, [pc, #36]	; (800a230 <temp_reset+0x30>)
 800a20a:	60fb      	str	r3, [r7, #12]
	t0.solar_t.temp = 0xFF;
 800a20c:	4b08      	ldr	r3, [pc, #32]	; (800a230 <temp_reset+0x30>)
 800a20e:	617b      	str	r3, [r7, #20]
	t0.piec_t.temp = 0xFF;
 800a210:	4b07      	ldr	r3, [pc, #28]	; (800a230 <temp_reset+0x30>)
 800a212:	61fb      	str	r3, [r7, #28]
	t0.obieg_t.temp = 0xFF;
 800a214:	4b06      	ldr	r3, [pc, #24]	; (800a230 <temp_reset+0x30>)
 800a216:	627b      	str	r3, [r7, #36]	; 0x24
	return t0;
 800a218:	687b      	ldr	r3, [r7, #4]
 800a21a:	4618      	mov	r0, r3
 800a21c:	f107 030c 	add.w	r3, r7, #12
 800a220:	2244      	movs	r2, #68	; 0x44
 800a222:	4619      	mov	r1, r3
 800a224:	f003 f908 	bl	800d438 <memcpy>
}
 800a228:	6878      	ldr	r0, [r7, #4]
 800a22a:	3750      	adds	r7, #80	; 0x50
 800a22c:	46bd      	mov	sp, r7
 800a22e:	bd80      	pop	{r7, pc}
 800a230:	437f0000 	.word	0x437f0000

0800a234 <exit_sign>:

void exit_sign(uint16_t x0, uint16_t y0){
 800a234:	b580      	push	{r7, lr}
 800a236:	b084      	sub	sp, #16
 800a238:	af02      	add	r7, sp, #8
 800a23a:	4603      	mov	r3, r0
 800a23c:	460a      	mov	r2, r1
 800a23e:	80fb      	strh	r3, [r7, #6]
 800a240:	4613      	mov	r3, r2
 800a242:	80bb      	strh	r3, [r7, #4]
	LCD_SetTextSize(3);
 800a244:	2003      	movs	r0, #3
 800a246:	f001 f931 	bl	800b4ac <LCD_SetTextSize>
	LCD_FillRoundRect(x0,y0,50,50,10,RED);
 800a24a:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 800a24e:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 800a252:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 800a256:	9301      	str	r3, [sp, #4]
 800a258:	230a      	movs	r3, #10
 800a25a:	9300      	str	r3, [sp, #0]
 800a25c:	2332      	movs	r3, #50	; 0x32
 800a25e:	2232      	movs	r2, #50	; 0x32
 800a260:	f000 ffa5 	bl	800b1ae <LCD_FillRoundRect>
	LCD_SetCursor(x0+10,y0+10);
 800a264:	88fb      	ldrh	r3, [r7, #6]
 800a266:	330a      	adds	r3, #10
 800a268:	b29a      	uxth	r2, r3
 800a26a:	88bb      	ldrh	r3, [r7, #4]
 800a26c:	330a      	adds	r3, #10
 800a26e:	b29b      	uxth	r3, r3
 800a270:	4619      	mov	r1, r3
 800a272:	4610      	mov	r0, r2
 800a274:	f001 f910 	bl	800b498 <LCD_SetCursor>
	LCD_SetTextColor(WHITE,RED);
 800a278:	f44f 4178 	mov.w	r1, #63488	; 0xf800
 800a27c:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800a280:	f001 f91a 	bl	800b4b8 <LCD_SetTextColor>
	LCD_Printf("<");
 800a284:	4803      	ldr	r0, [pc, #12]	; (800a294 <exit_sign+0x60>)
 800a286:	f001 f871 	bl	800b36c <LCD_Printf>
}
 800a28a:	bf00      	nop
 800a28c:	3708      	adds	r7, #8
 800a28e:	46bd      	mov	sp, r7
 800a290:	bd80      	pop	{r7, pc}
 800a292:	bf00      	nop
 800a294:	0800d7a4 	.word	0x0800d7a4

0800a298 <ok_sign>:
void ok_sign(uint16_t x0, uint16_t y0){
 800a298:	b580      	push	{r7, lr}
 800a29a:	b084      	sub	sp, #16
 800a29c:	af02      	add	r7, sp, #8
 800a29e:	4603      	mov	r3, r0
 800a2a0:	460a      	mov	r2, r1
 800a2a2:	80fb      	strh	r3, [r7, #6]
 800a2a4:	4613      	mov	r3, r2
 800a2a6:	80bb      	strh	r3, [r7, #4]
	LCD_SetTextSize(3);
 800a2a8:	2003      	movs	r0, #3
 800a2aa:	f001 f8ff 	bl	800b4ac <LCD_SetTextSize>
	LCD_FillRoundRect(x0,y0,50,50,10,GREEN);
 800a2ae:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 800a2b2:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 800a2b6:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 800a2ba:	9301      	str	r3, [sp, #4]
 800a2bc:	230a      	movs	r3, #10
 800a2be:	9300      	str	r3, [sp, #0]
 800a2c0:	2332      	movs	r3, #50	; 0x32
 800a2c2:	2232      	movs	r2, #50	; 0x32
 800a2c4:	f000 ff73 	bl	800b1ae <LCD_FillRoundRect>
	LCD_SetCursor(x0+10,y0+15);
 800a2c8:	88fb      	ldrh	r3, [r7, #6]
 800a2ca:	330a      	adds	r3, #10
 800a2cc:	b29a      	uxth	r2, r3
 800a2ce:	88bb      	ldrh	r3, [r7, #4]
 800a2d0:	330f      	adds	r3, #15
 800a2d2:	b29b      	uxth	r3, r3
 800a2d4:	4619      	mov	r1, r3
 800a2d6:	4610      	mov	r0, r2
 800a2d8:	f001 f8de 	bl	800b498 <LCD_SetCursor>
	LCD_SetTextColor(WHITE,GREEN);
 800a2dc:	f44f 61fc 	mov.w	r1, #2016	; 0x7e0
 800a2e0:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800a2e4:	f001 f8e8 	bl	800b4b8 <LCD_SetTextColor>
	LCD_Printf("ok");
 800a2e8:	4803      	ldr	r0, [pc, #12]	; (800a2f8 <ok_sign+0x60>)
 800a2ea:	f001 f83f 	bl	800b36c <LCD_Printf>
}
 800a2ee:	bf00      	nop
 800a2f0:	3708      	adds	r7, #8
 800a2f2:	46bd      	mov	sp, r7
 800a2f4:	bd80      	pop	{r7, pc}
 800a2f6:	bf00      	nop
 800a2f8:	0800d7a8 	.word	0x0800d7a8

0800a2fc <up_sign>:
void up_sign(uint16_t x0, uint16_t y0,uint16_t bg_colour ,uint16_t colour){
 800a2fc:	b590      	push	{r4, r7, lr}
 800a2fe:	b087      	sub	sp, #28
 800a300:	af02      	add	r7, sp, #8
 800a302:	4604      	mov	r4, r0
 800a304:	4608      	mov	r0, r1
 800a306:	4611      	mov	r1, r2
 800a308:	461a      	mov	r2, r3
 800a30a:	4623      	mov	r3, r4
 800a30c:	80fb      	strh	r3, [r7, #6]
 800a30e:	4603      	mov	r3, r0
 800a310:	80bb      	strh	r3, [r7, #4]
 800a312:	460b      	mov	r3, r1
 800a314:	807b      	strh	r3, [r7, #2]
 800a316:	4613      	mov	r3, r2
 800a318:	803b      	strh	r3, [r7, #0]
	uint8_t w = 50;
 800a31a:	2332      	movs	r3, #50	; 0x32
 800a31c:	73bb      	strb	r3, [r7, #14]
	LCD_FillRoundRect(x0,y0,50,50,10,bg_colour);
 800a31e:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 800a322:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 800a326:	887b      	ldrh	r3, [r7, #2]
 800a328:	9301      	str	r3, [sp, #4]
 800a32a:	230a      	movs	r3, #10
 800a32c:	9300      	str	r3, [sp, #0]
 800a32e:	2332      	movs	r3, #50	; 0x32
 800a330:	2232      	movs	r2, #50	; 0x32
 800a332:	f000 ff3c 	bl	800b1ae <LCD_FillRoundRect>
//	LCD_FillRoundRect(55,150,50,50,10,WHITE);
//	LCD_FillRoundRect(125,10,50,50,10,WHITE);
//	LCD_FillRoundRect(125,150,50,50,10,WHITE);

	uint8_t i;
	for(i=0;i<3;i++){
 800a336:	2300      	movs	r3, #0
 800a338:	73fb      	strb	r3, [r7, #15]
 800a33a:	e0b2      	b.n	800a4a2 <up_sign+0x1a6>
		LCD_DrawLine(x0+10 + i, y0+w-10 + i, x0+23 + i, y0+10 + i,colour);
 800a33c:	7bfb      	ldrb	r3, [r7, #15]
 800a33e:	b29a      	uxth	r2, r3
 800a340:	88fb      	ldrh	r3, [r7, #6]
 800a342:	4413      	add	r3, r2
 800a344:	b29b      	uxth	r3, r3
 800a346:	330a      	adds	r3, #10
 800a348:	b29b      	uxth	r3, r3
 800a34a:	b218      	sxth	r0, r3
 800a34c:	7bbb      	ldrb	r3, [r7, #14]
 800a34e:	b29a      	uxth	r2, r3
 800a350:	88bb      	ldrh	r3, [r7, #4]
 800a352:	4413      	add	r3, r2
 800a354:	b29a      	uxth	r2, r3
 800a356:	7bfb      	ldrb	r3, [r7, #15]
 800a358:	b29b      	uxth	r3, r3
 800a35a:	4413      	add	r3, r2
 800a35c:	b29b      	uxth	r3, r3
 800a35e:	3b0a      	subs	r3, #10
 800a360:	b29b      	uxth	r3, r3
 800a362:	b219      	sxth	r1, r3
 800a364:	7bfb      	ldrb	r3, [r7, #15]
 800a366:	b29a      	uxth	r2, r3
 800a368:	88fb      	ldrh	r3, [r7, #6]
 800a36a:	4413      	add	r3, r2
 800a36c:	b29b      	uxth	r3, r3
 800a36e:	3317      	adds	r3, #23
 800a370:	b29b      	uxth	r3, r3
 800a372:	b21c      	sxth	r4, r3
 800a374:	7bfb      	ldrb	r3, [r7, #15]
 800a376:	b29a      	uxth	r2, r3
 800a378:	88bb      	ldrh	r3, [r7, #4]
 800a37a:	4413      	add	r3, r2
 800a37c:	b29b      	uxth	r3, r3
 800a37e:	330a      	adds	r3, #10
 800a380:	b29b      	uxth	r3, r3
 800a382:	b21a      	sxth	r2, r3
 800a384:	883b      	ldrh	r3, [r7, #0]
 800a386:	9300      	str	r3, [sp, #0]
 800a388:	4613      	mov	r3, r2
 800a38a:	4622      	mov	r2, r4
 800a38c:	f000 fc34 	bl	800abf8 <LCD_DrawLine>
		LCD_DrawLine(x0+10 + 1 + i, y0+w-10 + i, x0+23 + i, y0+10 + 1 + i,colour);
 800a390:	7bfb      	ldrb	r3, [r7, #15]
 800a392:	b29a      	uxth	r2, r3
 800a394:	88fb      	ldrh	r3, [r7, #6]
 800a396:	4413      	add	r3, r2
 800a398:	b29b      	uxth	r3, r3
 800a39a:	330b      	adds	r3, #11
 800a39c:	b29b      	uxth	r3, r3
 800a39e:	b218      	sxth	r0, r3
 800a3a0:	7bbb      	ldrb	r3, [r7, #14]
 800a3a2:	b29a      	uxth	r2, r3
 800a3a4:	88bb      	ldrh	r3, [r7, #4]
 800a3a6:	4413      	add	r3, r2
 800a3a8:	b29a      	uxth	r2, r3
 800a3aa:	7bfb      	ldrb	r3, [r7, #15]
 800a3ac:	b29b      	uxth	r3, r3
 800a3ae:	4413      	add	r3, r2
 800a3b0:	b29b      	uxth	r3, r3
 800a3b2:	3b0a      	subs	r3, #10
 800a3b4:	b29b      	uxth	r3, r3
 800a3b6:	b219      	sxth	r1, r3
 800a3b8:	7bfb      	ldrb	r3, [r7, #15]
 800a3ba:	b29a      	uxth	r2, r3
 800a3bc:	88fb      	ldrh	r3, [r7, #6]
 800a3be:	4413      	add	r3, r2
 800a3c0:	b29b      	uxth	r3, r3
 800a3c2:	3317      	adds	r3, #23
 800a3c4:	b29b      	uxth	r3, r3
 800a3c6:	b21c      	sxth	r4, r3
 800a3c8:	7bfb      	ldrb	r3, [r7, #15]
 800a3ca:	b29a      	uxth	r2, r3
 800a3cc:	88bb      	ldrh	r3, [r7, #4]
 800a3ce:	4413      	add	r3, r2
 800a3d0:	b29b      	uxth	r3, r3
 800a3d2:	330b      	adds	r3, #11
 800a3d4:	b29b      	uxth	r3, r3
 800a3d6:	b21a      	sxth	r2, r3
 800a3d8:	883b      	ldrh	r3, [r7, #0]
 800a3da:	9300      	str	r3, [sp, #0]
 800a3dc:	4613      	mov	r3, r2
 800a3de:	4622      	mov	r2, r4
 800a3e0:	f000 fc0a 	bl	800abf8 <LCD_DrawLine>

		LCD_DrawLine(x0+w-10 - i ,y0+w-10 + i ,x0+25 - i ,y0+10 + i, colour);
 800a3e4:	7bbb      	ldrb	r3, [r7, #14]
 800a3e6:	b29a      	uxth	r2, r3
 800a3e8:	88fb      	ldrh	r3, [r7, #6]
 800a3ea:	4413      	add	r3, r2
 800a3ec:	b29a      	uxth	r2, r3
 800a3ee:	7bfb      	ldrb	r3, [r7, #15]
 800a3f0:	b29b      	uxth	r3, r3
 800a3f2:	1ad3      	subs	r3, r2, r3
 800a3f4:	b29b      	uxth	r3, r3
 800a3f6:	3b0a      	subs	r3, #10
 800a3f8:	b29b      	uxth	r3, r3
 800a3fa:	b218      	sxth	r0, r3
 800a3fc:	7bbb      	ldrb	r3, [r7, #14]
 800a3fe:	b29a      	uxth	r2, r3
 800a400:	88bb      	ldrh	r3, [r7, #4]
 800a402:	4413      	add	r3, r2
 800a404:	b29a      	uxth	r2, r3
 800a406:	7bfb      	ldrb	r3, [r7, #15]
 800a408:	b29b      	uxth	r3, r3
 800a40a:	4413      	add	r3, r2
 800a40c:	b29b      	uxth	r3, r3
 800a40e:	3b0a      	subs	r3, #10
 800a410:	b29b      	uxth	r3, r3
 800a412:	b219      	sxth	r1, r3
 800a414:	7bfb      	ldrb	r3, [r7, #15]
 800a416:	b29b      	uxth	r3, r3
 800a418:	88fa      	ldrh	r2, [r7, #6]
 800a41a:	1ad3      	subs	r3, r2, r3
 800a41c:	b29b      	uxth	r3, r3
 800a41e:	3319      	adds	r3, #25
 800a420:	b29b      	uxth	r3, r3
 800a422:	b21c      	sxth	r4, r3
 800a424:	7bfb      	ldrb	r3, [r7, #15]
 800a426:	b29a      	uxth	r2, r3
 800a428:	88bb      	ldrh	r3, [r7, #4]
 800a42a:	4413      	add	r3, r2
 800a42c:	b29b      	uxth	r3, r3
 800a42e:	330a      	adds	r3, #10
 800a430:	b29b      	uxth	r3, r3
 800a432:	b21a      	sxth	r2, r3
 800a434:	883b      	ldrh	r3, [r7, #0]
 800a436:	9300      	str	r3, [sp, #0]
 800a438:	4613      	mov	r3, r2
 800a43a:	4622      	mov	r2, r4
 800a43c:	f000 fbdc 	bl	800abf8 <LCD_DrawLine>
		LCD_DrawLine(x0+w-10 - 1 - i ,y0+w-10 + i ,x0+25 - 1 - i ,y0+10 + i, colour);
 800a440:	7bbb      	ldrb	r3, [r7, #14]
 800a442:	b29a      	uxth	r2, r3
 800a444:	88fb      	ldrh	r3, [r7, #6]
 800a446:	4413      	add	r3, r2
 800a448:	b29a      	uxth	r2, r3
 800a44a:	7bfb      	ldrb	r3, [r7, #15]
 800a44c:	b29b      	uxth	r3, r3
 800a44e:	1ad3      	subs	r3, r2, r3
 800a450:	b29b      	uxth	r3, r3
 800a452:	3b0b      	subs	r3, #11
 800a454:	b29b      	uxth	r3, r3
 800a456:	b218      	sxth	r0, r3
 800a458:	7bbb      	ldrb	r3, [r7, #14]
 800a45a:	b29a      	uxth	r2, r3
 800a45c:	88bb      	ldrh	r3, [r7, #4]
 800a45e:	4413      	add	r3, r2
 800a460:	b29a      	uxth	r2, r3
 800a462:	7bfb      	ldrb	r3, [r7, #15]
 800a464:	b29b      	uxth	r3, r3
 800a466:	4413      	add	r3, r2
 800a468:	b29b      	uxth	r3, r3
 800a46a:	3b0a      	subs	r3, #10
 800a46c:	b29b      	uxth	r3, r3
 800a46e:	b219      	sxth	r1, r3
 800a470:	7bfb      	ldrb	r3, [r7, #15]
 800a472:	b29b      	uxth	r3, r3
 800a474:	88fa      	ldrh	r2, [r7, #6]
 800a476:	1ad3      	subs	r3, r2, r3
 800a478:	b29b      	uxth	r3, r3
 800a47a:	3318      	adds	r3, #24
 800a47c:	b29b      	uxth	r3, r3
 800a47e:	b21c      	sxth	r4, r3
 800a480:	7bfb      	ldrb	r3, [r7, #15]
 800a482:	b29a      	uxth	r2, r3
 800a484:	88bb      	ldrh	r3, [r7, #4]
 800a486:	4413      	add	r3, r2
 800a488:	b29b      	uxth	r3, r3
 800a48a:	330a      	adds	r3, #10
 800a48c:	b29b      	uxth	r3, r3
 800a48e:	b21a      	sxth	r2, r3
 800a490:	883b      	ldrh	r3, [r7, #0]
 800a492:	9300      	str	r3, [sp, #0]
 800a494:	4613      	mov	r3, r2
 800a496:	4622      	mov	r2, r4
 800a498:	f000 fbae 	bl	800abf8 <LCD_DrawLine>
	for(i=0;i<3;i++){
 800a49c:	7bfb      	ldrb	r3, [r7, #15]
 800a49e:	3301      	adds	r3, #1
 800a4a0:	73fb      	strb	r3, [r7, #15]
 800a4a2:	7bfb      	ldrb	r3, [r7, #15]
 800a4a4:	2b02      	cmp	r3, #2
 800a4a6:	f67f af49 	bls.w	800a33c <up_sign+0x40>
	}
//	tf
}
 800a4aa:	bf00      	nop
 800a4ac:	3714      	adds	r7, #20
 800a4ae:	46bd      	mov	sp, r7
 800a4b0:	bd90      	pop	{r4, r7, pc}

0800a4b2 <down_sign>:
void down_sign(uint16_t x0, uint16_t y0,uint16_t bg_colour ,uint16_t colour){
 800a4b2:	b590      	push	{r4, r7, lr}
 800a4b4:	b087      	sub	sp, #28
 800a4b6:	af02      	add	r7, sp, #8
 800a4b8:	4604      	mov	r4, r0
 800a4ba:	4608      	mov	r0, r1
 800a4bc:	4611      	mov	r1, r2
 800a4be:	461a      	mov	r2, r3
 800a4c0:	4623      	mov	r3, r4
 800a4c2:	80fb      	strh	r3, [r7, #6]
 800a4c4:	4603      	mov	r3, r0
 800a4c6:	80bb      	strh	r3, [r7, #4]
 800a4c8:	460b      	mov	r3, r1
 800a4ca:	807b      	strh	r3, [r7, #2]
 800a4cc:	4613      	mov	r3, r2
 800a4ce:	803b      	strh	r3, [r7, #0]
	uint8_t w = 50;
 800a4d0:	2332      	movs	r3, #50	; 0x32
 800a4d2:	73bb      	strb	r3, [r7, #14]
	LCD_FillRoundRect(x0,y0,50,50,10,bg_colour);
 800a4d4:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 800a4d8:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 800a4dc:	887b      	ldrh	r3, [r7, #2]
 800a4de:	9301      	str	r3, [sp, #4]
 800a4e0:	230a      	movs	r3, #10
 800a4e2:	9300      	str	r3, [sp, #0]
 800a4e4:	2332      	movs	r3, #50	; 0x32
 800a4e6:	2232      	movs	r2, #50	; 0x32
 800a4e8:	f000 fe61 	bl	800b1ae <LCD_FillRoundRect>
	//	LCD_FillRoundRect(55,150,50,50,10,WHITE);
	//	LCD_FillRoundRect(125,10,50,50,10,WHITE);
	//	LCD_FillRoundRect(125,150,50,50,10,WHITE);
	uint8_t i;
	for(i=0;i<3;i++){
 800a4ec:	2300      	movs	r3, #0
 800a4ee:	73fb      	strb	r3, [r7, #15]
 800a4f0:	e0b2      	b.n	800a658 <down_sign+0x1a6>
		LCD_DrawLine(x0+10 +i, y0+10 -i, x0+23+i, y0+w-10-i,colour);
 800a4f2:	7bfb      	ldrb	r3, [r7, #15]
 800a4f4:	b29a      	uxth	r2, r3
 800a4f6:	88fb      	ldrh	r3, [r7, #6]
 800a4f8:	4413      	add	r3, r2
 800a4fa:	b29b      	uxth	r3, r3
 800a4fc:	330a      	adds	r3, #10
 800a4fe:	b29b      	uxth	r3, r3
 800a500:	b218      	sxth	r0, r3
 800a502:	7bfb      	ldrb	r3, [r7, #15]
 800a504:	b29b      	uxth	r3, r3
 800a506:	88ba      	ldrh	r2, [r7, #4]
 800a508:	1ad3      	subs	r3, r2, r3
 800a50a:	b29b      	uxth	r3, r3
 800a50c:	330a      	adds	r3, #10
 800a50e:	b29b      	uxth	r3, r3
 800a510:	b219      	sxth	r1, r3
 800a512:	7bfb      	ldrb	r3, [r7, #15]
 800a514:	b29a      	uxth	r2, r3
 800a516:	88fb      	ldrh	r3, [r7, #6]
 800a518:	4413      	add	r3, r2
 800a51a:	b29b      	uxth	r3, r3
 800a51c:	3317      	adds	r3, #23
 800a51e:	b29b      	uxth	r3, r3
 800a520:	b21c      	sxth	r4, r3
 800a522:	7bbb      	ldrb	r3, [r7, #14]
 800a524:	b29a      	uxth	r2, r3
 800a526:	88bb      	ldrh	r3, [r7, #4]
 800a528:	4413      	add	r3, r2
 800a52a:	b29a      	uxth	r2, r3
 800a52c:	7bfb      	ldrb	r3, [r7, #15]
 800a52e:	b29b      	uxth	r3, r3
 800a530:	1ad3      	subs	r3, r2, r3
 800a532:	b29b      	uxth	r3, r3
 800a534:	3b0a      	subs	r3, #10
 800a536:	b29b      	uxth	r3, r3
 800a538:	b21a      	sxth	r2, r3
 800a53a:	883b      	ldrh	r3, [r7, #0]
 800a53c:	9300      	str	r3, [sp, #0]
 800a53e:	4613      	mov	r3, r2
 800a540:	4622      	mov	r2, r4
 800a542:	f000 fb59 	bl	800abf8 <LCD_DrawLine>
		LCD_DrawLine(x0+10 +i, y0+10+1 -i, x0+23+i, y0+w-10+1-i,colour);
 800a546:	7bfb      	ldrb	r3, [r7, #15]
 800a548:	b29a      	uxth	r2, r3
 800a54a:	88fb      	ldrh	r3, [r7, #6]
 800a54c:	4413      	add	r3, r2
 800a54e:	b29b      	uxth	r3, r3
 800a550:	330a      	adds	r3, #10
 800a552:	b29b      	uxth	r3, r3
 800a554:	b218      	sxth	r0, r3
 800a556:	7bfb      	ldrb	r3, [r7, #15]
 800a558:	b29b      	uxth	r3, r3
 800a55a:	88ba      	ldrh	r2, [r7, #4]
 800a55c:	1ad3      	subs	r3, r2, r3
 800a55e:	b29b      	uxth	r3, r3
 800a560:	330b      	adds	r3, #11
 800a562:	b29b      	uxth	r3, r3
 800a564:	b219      	sxth	r1, r3
 800a566:	7bfb      	ldrb	r3, [r7, #15]
 800a568:	b29a      	uxth	r2, r3
 800a56a:	88fb      	ldrh	r3, [r7, #6]
 800a56c:	4413      	add	r3, r2
 800a56e:	b29b      	uxth	r3, r3
 800a570:	3317      	adds	r3, #23
 800a572:	b29b      	uxth	r3, r3
 800a574:	b21c      	sxth	r4, r3
 800a576:	7bbb      	ldrb	r3, [r7, #14]
 800a578:	b29a      	uxth	r2, r3
 800a57a:	88bb      	ldrh	r3, [r7, #4]
 800a57c:	4413      	add	r3, r2
 800a57e:	b29a      	uxth	r2, r3
 800a580:	7bfb      	ldrb	r3, [r7, #15]
 800a582:	b29b      	uxth	r3, r3
 800a584:	1ad3      	subs	r3, r2, r3
 800a586:	b29b      	uxth	r3, r3
 800a588:	3b09      	subs	r3, #9
 800a58a:	b29b      	uxth	r3, r3
 800a58c:	b21a      	sxth	r2, r3
 800a58e:	883b      	ldrh	r3, [r7, #0]
 800a590:	9300      	str	r3, [sp, #0]
 800a592:	4613      	mov	r3, r2
 800a594:	4622      	mov	r2, r4
 800a596:	f000 fb2f 	bl	800abf8 <LCD_DrawLine>
		//
		LCD_DrawLine(x0+w-10 - i ,y0+10 - i ,x0+25-i ,y0+w-10-i , colour);
 800a59a:	7bbb      	ldrb	r3, [r7, #14]
 800a59c:	b29a      	uxth	r2, r3
 800a59e:	88fb      	ldrh	r3, [r7, #6]
 800a5a0:	4413      	add	r3, r2
 800a5a2:	b29a      	uxth	r2, r3
 800a5a4:	7bfb      	ldrb	r3, [r7, #15]
 800a5a6:	b29b      	uxth	r3, r3
 800a5a8:	1ad3      	subs	r3, r2, r3
 800a5aa:	b29b      	uxth	r3, r3
 800a5ac:	3b0a      	subs	r3, #10
 800a5ae:	b29b      	uxth	r3, r3
 800a5b0:	b218      	sxth	r0, r3
 800a5b2:	7bfb      	ldrb	r3, [r7, #15]
 800a5b4:	b29b      	uxth	r3, r3
 800a5b6:	88ba      	ldrh	r2, [r7, #4]
 800a5b8:	1ad3      	subs	r3, r2, r3
 800a5ba:	b29b      	uxth	r3, r3
 800a5bc:	330a      	adds	r3, #10
 800a5be:	b29b      	uxth	r3, r3
 800a5c0:	b219      	sxth	r1, r3
 800a5c2:	7bfb      	ldrb	r3, [r7, #15]
 800a5c4:	b29b      	uxth	r3, r3
 800a5c6:	88fa      	ldrh	r2, [r7, #6]
 800a5c8:	1ad3      	subs	r3, r2, r3
 800a5ca:	b29b      	uxth	r3, r3
 800a5cc:	3319      	adds	r3, #25
 800a5ce:	b29b      	uxth	r3, r3
 800a5d0:	b21c      	sxth	r4, r3
 800a5d2:	7bbb      	ldrb	r3, [r7, #14]
 800a5d4:	b29a      	uxth	r2, r3
 800a5d6:	88bb      	ldrh	r3, [r7, #4]
 800a5d8:	4413      	add	r3, r2
 800a5da:	b29a      	uxth	r2, r3
 800a5dc:	7bfb      	ldrb	r3, [r7, #15]
 800a5de:	b29b      	uxth	r3, r3
 800a5e0:	1ad3      	subs	r3, r2, r3
 800a5e2:	b29b      	uxth	r3, r3
 800a5e4:	3b0a      	subs	r3, #10
 800a5e6:	b29b      	uxth	r3, r3
 800a5e8:	b21a      	sxth	r2, r3
 800a5ea:	883b      	ldrh	r3, [r7, #0]
 800a5ec:	9300      	str	r3, [sp, #0]
 800a5ee:	4613      	mov	r3, r2
 800a5f0:	4622      	mov	r2, r4
 800a5f2:	f000 fb01 	bl	800abf8 <LCD_DrawLine>
		LCD_DrawLine(x0+w-10-1 - i ,y0+10 - i ,x0+25-1-i ,y0+w-10-i , colour);
 800a5f6:	7bbb      	ldrb	r3, [r7, #14]
 800a5f8:	b29a      	uxth	r2, r3
 800a5fa:	88fb      	ldrh	r3, [r7, #6]
 800a5fc:	4413      	add	r3, r2
 800a5fe:	b29a      	uxth	r2, r3
 800a600:	7bfb      	ldrb	r3, [r7, #15]
 800a602:	b29b      	uxth	r3, r3
 800a604:	1ad3      	subs	r3, r2, r3
 800a606:	b29b      	uxth	r3, r3
 800a608:	3b0b      	subs	r3, #11
 800a60a:	b29b      	uxth	r3, r3
 800a60c:	b218      	sxth	r0, r3
 800a60e:	7bfb      	ldrb	r3, [r7, #15]
 800a610:	b29b      	uxth	r3, r3
 800a612:	88ba      	ldrh	r2, [r7, #4]
 800a614:	1ad3      	subs	r3, r2, r3
 800a616:	b29b      	uxth	r3, r3
 800a618:	330a      	adds	r3, #10
 800a61a:	b29b      	uxth	r3, r3
 800a61c:	b219      	sxth	r1, r3
 800a61e:	7bfb      	ldrb	r3, [r7, #15]
 800a620:	b29b      	uxth	r3, r3
 800a622:	88fa      	ldrh	r2, [r7, #6]
 800a624:	1ad3      	subs	r3, r2, r3
 800a626:	b29b      	uxth	r3, r3
 800a628:	3318      	adds	r3, #24
 800a62a:	b29b      	uxth	r3, r3
 800a62c:	b21c      	sxth	r4, r3
 800a62e:	7bbb      	ldrb	r3, [r7, #14]
 800a630:	b29a      	uxth	r2, r3
 800a632:	88bb      	ldrh	r3, [r7, #4]
 800a634:	4413      	add	r3, r2
 800a636:	b29a      	uxth	r2, r3
 800a638:	7bfb      	ldrb	r3, [r7, #15]
 800a63a:	b29b      	uxth	r3, r3
 800a63c:	1ad3      	subs	r3, r2, r3
 800a63e:	b29b      	uxth	r3, r3
 800a640:	3b0a      	subs	r3, #10
 800a642:	b29b      	uxth	r3, r3
 800a644:	b21a      	sxth	r2, r3
 800a646:	883b      	ldrh	r3, [r7, #0]
 800a648:	9300      	str	r3, [sp, #0]
 800a64a:	4613      	mov	r3, r2
 800a64c:	4622      	mov	r2, r4
 800a64e:	f000 fad3 	bl	800abf8 <LCD_DrawLine>
	for(i=0;i<3;i++){
 800a652:	7bfb      	ldrb	r3, [r7, #15]
 800a654:	3301      	adds	r3, #1
 800a656:	73fb      	strb	r3, [r7, #15]
 800a658:	7bfb      	ldrb	r3, [r7, #15]
 800a65a:	2b02      	cmp	r3, #2
 800a65c:	f67f af49 	bls.w	800a4f2 <down_sign+0x40>
	}
}
 800a660:	bf00      	nop
 800a662:	3714      	adds	r7, #20
 800a664:	46bd      	mov	sp, r7
 800a666:	bd90      	pop	{r4, r7, pc}

0800a668 <LCD_DELAY>:
 * \return void
 */

static inline void LCD_DELAY(uint32_t del){
	uint32_t i,x;
	for(i=0;i<del;i++){
 800a668:	b130      	cbz	r0, 800a678 <LCD_DELAY+0x10>
 800a66a:	2300      	movs	r3, #0
		x = GPIOA->IDR;
 800a66c:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
	for(i=0;i<del;i++){
 800a670:	3301      	adds	r3, #1
 800a672:	4298      	cmp	r0, r3
		x = GPIOA->IDR;
 800a674:	6911      	ldr	r1, [r2, #16]
	for(i=0;i<del;i++){
 800a676:	d1fb      	bne.n	800a670 <LCD_DELAY+0x8>
 800a678:	4770      	bx	lr
 800a67a:	bf00      	nop

0800a67c <LCD_Write8>:
	GPIOA->BSRR = 0b1000000000000000 << 16;
	GPIOB->BSRR = 0b0000001111111000 << 16;
	GPIOA->BSRR = (((data) & (1<<7)) << 8);
	//								| (((data) & (1<<2)) << 8)
	//								| (((data) & (1<<7)) << 1);
		GPIOB->BSRR = (((data) & (1<<6)) >> 3)
 800a67c:	10c3      	asrs	r3, r0, #3
									| (((data) & (1<<5)) >> 1)
 800a67e:	1041      	asrs	r1, r0, #1
 800a680:	f001 0110 	and.w	r1, r1, #16
									| (((data) & (1<<4)) << 1)
 800a684:	0042      	lsls	r2, r0, #1
		GPIOB->BSRR = (((data) & (1<<6)) >> 3)
 800a686:	f003 0308 	and.w	r3, r3, #8
									| (((data) & (1<<5)) >> 1)
 800a68a:	430b      	orrs	r3, r1
									| (((data) & (1<<4)) << 1)
 800a68c:	f002 0220 	and.w	r2, r2, #32
									| (((data) & (1<<3)) << 3)
 800a690:	00c1      	lsls	r1, r0, #3
									| (((data) & (1<<4)) << 1)
 800a692:	4313      	orrs	r3, r2
									| (((data) & (1<<3)) << 3)
 800a694:	f001 0140 	and.w	r1, r1, #64	; 0x40
									| (((data) & (1<<2)) << 5)
 800a698:	0142      	lsls	r2, r0, #5
									| (((data) & (1<<3)) << 3)
 800a69a:	430b      	orrs	r3, r1
									| (((data) & (1<<2)) << 5)
 800a69c:	f002 0280 	and.w	r2, r2, #128	; 0x80
									| (((data) & (1<<1)) << 7)
 800a6a0:	01c1      	lsls	r1, r0, #7
void LCD_Write8(uint8_t data) {
 800a6a2:	b570      	push	{r4, r5, r6, lr}
									| (((data) & (1<<2)) << 5)
 800a6a4:	4313      	orrs	r3, r2
									| (((data) & (1<<1)) << 7)
 800a6a6:	f401 7180 	and.w	r1, r1, #256	; 0x100
									| (((data) & (1<<0)) << 9);
 800a6aa:	0242      	lsls	r2, r0, #9
	GPIOA->BSRR = 0b1000000000000000 << 16;
 800a6ac:	f04f 4490 	mov.w	r4, #1207959552	; 0x48000000
									| (((data) & (1<<1)) << 7)
 800a6b0:	430b      	orrs	r3, r1
									| (((data) & (1<<0)) << 9);
 800a6b2:	f402 7200 	and.w	r2, r2, #512	; 0x200
	GPIOB->BSRR = 0b0000001111111000 << 16;
 800a6b6:	490b      	ldr	r1, [pc, #44]	; (800a6e4 <LCD_Write8+0x68>)
	GPIOA->BSRR = (((data) & (1<<7)) << 8);
 800a6b8:	0200      	lsls	r0, r0, #8
									| (((data) & (1<<0)) << 9);
 800a6ba:	4313      	orrs	r3, r2
	GPIOB->BSRR = 0b0000001111111000 << 16;
 800a6bc:	f04f 767e 	mov.w	r6, #66584576	; 0x3f80000
	GPIOA->BSRR = (((data) & (1<<7)) << 8);
 800a6c0:	f400 4200 	and.w	r2, r0, #32768	; 0x8000
//#else
//	GPIOA->ODR = (GPIOA->ODR & 0xF8FF) | ((data & 0x01) << 9) | ((data & 0x04) << 8) | ((data & 0x80) << 1);
//	GPIOB->ODR = (GPIOB->ODR & 0xFBC7) | (data & 0x08) | ((data & 0x10) << 1) | ((data & 0x20) >> 1) | ((data & 0x40) << 4);
//	GPIOC->ODR = (GPIOC->ODR & 0xFF7F) | ((data & 0x02) << 6);
//#endif
	LCD_WR_STROBE();
 800a6c4:	f44f 3580 	mov.w	r5, #65536	; 0x10000
	GPIOA->BSRR = 0b1000000000000000 << 16;
 800a6c8:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 800a6cc:	61a0      	str	r0, [r4, #24]
	GPIOB->BSRR = 0b0000001111111000 << 16;
 800a6ce:	618e      	str	r6, [r1, #24]
	LCD_WR_STROBE();
 800a6d0:	2001      	movs	r0, #1
	GPIOA->BSRR = (((data) & (1<<7)) << 8);
 800a6d2:	61a2      	str	r2, [r4, #24]
		GPIOB->BSRR = (((data) & (1<<6)) >> 3)
 800a6d4:	618b      	str	r3, [r1, #24]
	LCD_WR_STROBE();
 800a6d6:	61a5      	str	r5, [r4, #24]
 800a6d8:	f7ff ffc6 	bl	800a668 <LCD_DELAY>
 800a6dc:	2301      	movs	r3, #1
 800a6de:	61a3      	str	r3, [r4, #24]
 800a6e0:	bd70      	pop	{r4, r5, r6, pc}
 800a6e2:	bf00      	nop
 800a6e4:	48000400 	.word	0x48000400

0800a6e8 <LCD_Write8Register8>:
 * \param a		Register
 * \param d		Data
 *
 * \return void
 */
static inline void LCD_Write8Register8(uint8_t a, uint8_t d) {
 800a6e8:	b538      	push	{r3, r4, r5, lr}
	LCD_CD_COMMAND();
 800a6ea:	f04f 4490 	mov.w	r4, #1207959552	; 0x48000000
 800a6ee:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800a6f2:	61a3      	str	r3, [r4, #24]
static inline void LCD_Write8Register8(uint8_t a, uint8_t d) {
 800a6f4:	460d      	mov	r5, r1
	LCD_Write8(a);
 800a6f6:	f7ff ffc1 	bl	800a67c <LCD_Write8>
	LCD_CD_DATA();
 800a6fa:	2302      	movs	r3, #2
	LCD_Write8(d);
 800a6fc:	4628      	mov	r0, r5
	LCD_CD_DATA();
 800a6fe:	61a3      	str	r3, [r4, #24]
}
 800a700:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	LCD_Write8(d);
 800a704:	f7ff bfba 	b.w	800a67c <LCD_Write8>

0800a708 <LCD_Write16Register8>:
 * \param a		Register
 * \param d		Data
 *
 * \return void
 */
static inline void LCD_Write16Register8(uint8_t a, uint16_t d) {
 800a708:	b538      	push	{r3, r4, r5, lr}
	LCD_CD_COMMAND();
 800a70a:	f04f 4590 	mov.w	r5, #1207959552	; 0x48000000
 800a70e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800a712:	61ab      	str	r3, [r5, #24]
static inline void LCD_Write16Register8(uint8_t a, uint16_t d) {
 800a714:	460c      	mov	r4, r1
	LCD_Write8(a);
 800a716:	f7ff ffb1 	bl	800a67c <LCD_Write8>
	LCD_CD_DATA();
 800a71a:	2302      	movs	r3, #2
	LCD_Write8(d >> 8);
 800a71c:	0a20      	lsrs	r0, r4, #8
	LCD_CD_DATA();
 800a71e:	61ab      	str	r3, [r5, #24]
	LCD_Write8(d >> 8);
 800a720:	f7ff ffac 	bl	800a67c <LCD_Write8>
	LCD_Write8(d);
 800a724:	b2e0      	uxtb	r0, r4
}
 800a726:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	LCD_Write8(d);
 800a72a:	f7ff bfa7 	b.w	800a67c <LCD_Write8>
 800a72e:	bf00      	nop

0800a730 <LCD_Write32Register8>:
 * \param a		Register
 * \param d		Data
 *
 * \return void
 */
static inline void LCD_Write32Register8(uint8_t a, uint32_t d) {
 800a730:	b538      	push	{r3, r4, r5, lr}
	LCD_CD_COMMAND();
 800a732:	f04f 4590 	mov.w	r5, #1207959552	; 0x48000000
 800a736:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800a73a:	61ab      	str	r3, [r5, #24]
static inline void LCD_Write32Register8(uint8_t a, uint32_t d) {
 800a73c:	460c      	mov	r4, r1
	LCD_Write8(a);
 800a73e:	f7ff ff9d 	bl	800a67c <LCD_Write8>
	LCD_CD_DATA();
 800a742:	2302      	movs	r3, #2
 800a744:	61ab      	str	r3, [r5, #24]
	LCD_Write8(d >> 24);
 800a746:	0e20      	lsrs	r0, r4, #24
 800a748:	f7ff ff98 	bl	800a67c <LCD_Write8>
	LCD_Write8(d >> 16);
 800a74c:	f3c4 4007 	ubfx	r0, r4, #16, #8
 800a750:	f7ff ff94 	bl	800a67c <LCD_Write8>
	LCD_Write8(d >> 8);
 800a754:	f3c4 2007 	ubfx	r0, r4, #8, #8
 800a758:	f7ff ff90 	bl	800a67c <LCD_Write8>
	LCD_Write8(d);
 800a75c:	b2e0      	uxtb	r0, r4
}
 800a75e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	LCD_Write8(d);
 800a762:	f7ff bf8b 	b.w	800a67c <LCD_Write8>
 800a766:	bf00      	nop

0800a768 <LCD_GPIO_Init>:
	// GPIOA, GPIO_PIN_4  -> CD
	// GPIOC, GPIO_PIN_1  -> RST
	// GPIOA, GPIO_PIN_0  -> RD
	// GPIOA, GPIO_PIN_1  -> WR

	if (!(mode == GPIO_MODE_OUTPUT_PP || mode == GPIO_MODE_INPUT)) return;
 800a768:	2801      	cmp	r0, #1
 800a76a:	d900      	bls.n	800a76e <LCD_GPIO_Init+0x6>
 800a76c:	4770      	bx	lr

	GPIO_InitTypeDef GPIO_InitStruct;

	/* GPIO Ports Clock Enable */
	__GPIOA_CLK_ENABLE();
 800a76e:	4b25      	ldr	r3, [pc, #148]	; (800a804 <LCD_GPIO_Init+0x9c>)
static void LCD_GPIO_Init(uint32_t mode) {
 800a770:	b570      	push	{r4, r5, r6, lr}
	__GPIOA_CLK_ENABLE();
 800a772:	695a      	ldr	r2, [r3, #20]
 800a774:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800a778:	615a      	str	r2, [r3, #20]
 800a77a:	695a      	ldr	r2, [r3, #20]
static void LCD_GPIO_Init(uint32_t mode) {
 800a77c:	b088      	sub	sp, #32
	__GPIOA_CLK_ENABLE();
 800a77e:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 800a782:	9200      	str	r2, [sp, #0]
 800a784:	9a00      	ldr	r2, [sp, #0]
	__GPIOB_CLK_ENABLE();
 800a786:	695a      	ldr	r2, [r3, #20]
 800a788:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800a78c:	615a      	str	r2, [r3, #20]
 800a78e:	695a      	ldr	r2, [r3, #20]
 800a790:	f402 2280 	and.w	r2, r2, #262144	; 0x40000
 800a794:	9201      	str	r2, [sp, #4]
 800a796:	9a01      	ldr	r2, [sp, #4]
	__GPIOC_CLK_ENABLE();
 800a798:	695a      	ldr	r2, [r3, #20]
 800a79a:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 800a79e:	615a      	str	r2, [r3, #20]
 800a7a0:	695b      	ldr	r3, [r3, #20]
 800a7a2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000

	/*Configure GPIO data pins : PA8 PA9 PA10 */
	GPIO_InitStruct.Pin = GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_8 | GPIO_PIN_9;
	GPIO_InitStruct.Mode = mode;
	GPIO_InitStruct.Pull = GPIO_NOPULL;
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800a7a6:	2503      	movs	r5, #3
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a7a8:	2600      	movs	r6, #0
 800a7aa:	4604      	mov	r4, r0
	__GPIOC_CLK_ENABLE();
 800a7ac:	9302      	str	r3, [sp, #8]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800a7ae:	a903      	add	r1, sp, #12
	GPIO_InitStruct.Pin = GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_8 | GPIO_PIN_9;
 800a7b0:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800a7b4:	4814      	ldr	r0, [pc, #80]	; (800a808 <LCD_GPIO_Init+0xa0>)
	__GPIOC_CLK_ENABLE();
 800a7b6:	9a02      	ldr	r2, [sp, #8]
	GPIO_InitStruct.Mode = mode;
 800a7b8:	9404      	str	r4, [sp, #16]
	GPIO_InitStruct.Pin = GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_8 | GPIO_PIN_9;
 800a7ba:	9303      	str	r3, [sp, #12]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a7bc:	9605      	str	r6, [sp, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800a7be:	9506      	str	r5, [sp, #24]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800a7c0:	f7f8 fb30 	bl	8002e24 <HAL_GPIO_Init>
	/*Configure GPIO data pins : PB3 PB4 PB5 PB10 */
	GPIO_InitStruct.Pin = GPIO_PIN_15;
	GPIO_InitStruct.Mode = mode;
	GPIO_InitStruct.Pull = GPIO_NOPULL;
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a7c4:	a903      	add	r1, sp, #12
	GPIO_InitStruct.Pin = GPIO_PIN_15;
 800a7c6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a7ca:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
	GPIO_InitStruct.Mode = mode;
 800a7ce:	9404      	str	r4, [sp, #16]
	GPIO_InitStruct.Pin = GPIO_PIN_15;
 800a7d0:	9303      	str	r3, [sp, #12]
//	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
//	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);

	/*Configure GPIO control pins : PA0 PA1 PA4 */
	GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800a7d2:	2401      	movs	r4, #1
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a7d4:	9605      	str	r6, [sp, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800a7d6:	9506      	str	r5, [sp, #24]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a7d8:	f7f8 fb24 	bl	8002e24 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2;
 800a7dc:	2307      	movs	r3, #7
	GPIO_InitStruct.Pull = GPIO_NOPULL;
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a7de:	a903      	add	r1, sp, #12
 800a7e0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
	GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2;
 800a7e4:	9303      	str	r3, [sp, #12]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a7e6:	9605      	str	r6, [sp, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800a7e8:	9506      	str	r5, [sp, #24]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800a7ea:	9404      	str	r4, [sp, #16]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a7ec:	f7f8 fb1a 	bl	8002e24 <HAL_GPIO_Init>
	/*Configure GPIO control pins : PB0 */
	GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_1;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
	GPIO_InitStruct.Pull = GPIO_NOPULL;
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
	HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800a7f0:	a903      	add	r1, sp, #12
 800a7f2:	4806      	ldr	r0, [pc, #24]	; (800a80c <LCD_GPIO_Init+0xa4>)
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a7f4:	9605      	str	r6, [sp, #20]
	GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_1;
 800a7f6:	9503      	str	r5, [sp, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800a7f8:	9404      	str	r4, [sp, #16]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800a7fa:	9506      	str	r5, [sp, #24]
	HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800a7fc:	f7f8 fb12 	bl	8002e24 <HAL_GPIO_Init>
//	GPIO_InitStruct.Pin = GPIO_PIN_4;
//	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
//	GPIO_InitStruct.Pull = GPIO_NOPULL;
//	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
//	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
}
 800a800:	b008      	add	sp, #32
 800a802:	bd70      	pop	{r4, r5, r6, pc}
 800a804:	40021000 	.word	0x40021000
 800a808:	48000400 	.word	0x48000400
 800a80c:	48001400 	.word	0x48001400

0800a810 <LCD_Init>:
 * \param
 *
 * \return void
 */
void LCD_Init(void) {
	m_width = TFTWIDTH;
 800a810:	4a68      	ldr	r2, [pc, #416]	; (800a9b4 <LCD_Init+0x1a4>)
	m_height = TFTHEIGHT;
	m_rotation = 0;
	m_cursor_y = m_cursor_x = 0;
	m_font = 0;
 800a812:	4869      	ldr	r0, [pc, #420]	; (800a9b8 <LCD_Init+0x1a8>)
	m_rotation = 0;
 800a814:	f8df c1c8 	ldr.w	ip, [pc, #456]	; 800a9e0 <LCD_Init+0x1d0>
	m_textcolor = m_textbgcolor = 0xFFFF;
	m_wrap = 1;
 800a818:	4968      	ldr	r1, [pc, #416]	; (800a9bc <LCD_Init+0x1ac>)
void LCD_Init(void) {
 800a81a:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	m_width = TFTWIDTH;
 800a81e:	23f0      	movs	r3, #240	; 0xf0
	m_height = TFTHEIGHT;
 800a820:	4d67      	ldr	r5, [pc, #412]	; (800a9c0 <LCD_Init+0x1b0>)
	m_width = TFTWIDTH;
 800a822:	8013      	strh	r3, [r2, #0]
	m_height = TFTHEIGHT;
 800a824:	f44f 73a0 	mov.w	r3, #320	; 0x140
	m_cursor_y = m_cursor_x = 0;
 800a828:	4c66      	ldr	r4, [pc, #408]	; (800a9c4 <LCD_Init+0x1b4>)
	m_textcolor = m_textbgcolor = 0xFFFF;
 800a82a:	4f67      	ldr	r7, [pc, #412]	; (800a9c8 <LCD_Init+0x1b8>)
 800a82c:	4e67      	ldr	r6, [pc, #412]	; (800a9cc <LCD_Init+0x1bc>)
	m_cursor_y = m_cursor_x = 0;
 800a82e:	f8df e1b4 	ldr.w	lr, [pc, #436]	; 800a9e4 <LCD_Init+0x1d4>
	m_height = TFTHEIGHT;
 800a832:	802b      	strh	r3, [r5, #0]
	m_rotation = 0;
 800a834:	2300      	movs	r3, #0
	m_textcolor = m_textbgcolor = 0xFFFF;
 800a836:	f64f 72ff 	movw	r2, #65535	; 0xffff
	m_font = 0;
 800a83a:	7003      	strb	r3, [r0, #0]
	m_wrap = 1;
 800a83c:	2001      	movs	r0, #1
	m_rotation = 0;
 800a83e:	f88c 3000 	strb.w	r3, [ip]
	m_cursor_y = m_cursor_x = 0;
 800a842:	8023      	strh	r3, [r4, #0]
	m_textcolor = m_textbgcolor = 0xFFFF;
 800a844:	803a      	strh	r2, [r7, #0]
 800a846:	8032      	strh	r2, [r6, #0]
	m_cursor_y = m_cursor_x = 0;
 800a848:	f8ae 3000 	strh.w	r3, [lr]
	m_wrap = 1;
 800a84c:	7008      	strb	r0, [r1, #0]
 800a84e:	4e60      	ldr	r6, [pc, #384]	; (800a9d0 <LCD_Init+0x1c0>)
 800a850:	4f60      	ldr	r7, [pc, #384]	; (800a9d4 <LCD_Init+0x1c4>)
 800a852:	4c61      	ldr	r4, [pc, #388]	; (800a9d8 <LCD_Init+0x1c8>)
	// GPIOB, GPIO_PIN_5  -> BIT 4 -> 0x10
	// GPIOB, GPIO_PIN_4  -> BIT 5 -> 0x20
	// GPIOB, GPIO_PIN_10 -> BIT 6 -> 0x40
	// GPIOA, GPIO_PIN_8  -> BIT 7 -> 0x80
	for (uint32_t data = 0; data < 256; data++) {
		lookup_gpioa[data] =	((data & 0x01) ? GPIO_PIN_9  : (GPIO_PIN_9  << 16)) |
 800a854:	f04f 7c00 	mov.w	ip, #33554432	; 0x2000000
 800a858:	e006      	b.n	800a868 <LCD_Init+0x58>
 800a85a:	f013 0f01 	tst.w	r3, #1
 800a85e:	bf0c      	ite	eq
 800a860:	f04f 7c00 	moveq.w	ip, #33554432	; 0x2000000
 800a864:	f44f 7c00 	movne.w	ip, #512	; 0x200
								((data & 0x04) ? GPIO_PIN_10 : (GPIO_PIN_10 << 16)) |
 800a868:	f013 0f04 	tst.w	r3, #4
 800a86c:	bf0c      	ite	eq
 800a86e:	f04f 6280 	moveq.w	r2, #67108864	; 0x4000000
 800a872:	f44f 6280 	movne.w	r2, #1024	; 0x400
								((data & 0x80) ? GPIO_PIN_8  : (GPIO_PIN_8  << 16));
 800a876:	f013 0f80 	tst.w	r3, #128	; 0x80
 800a87a:	bf0c      	ite	eq
 800a87c:	f04f 7880 	moveq.w	r8, #16777216	; 0x1000000
 800a880:	f44f 7880 	movne.w	r8, #256	; 0x100

		lookup_gpiob[data] =	((data & 0x08) ? GPIO_PIN_3  : (GPIO_PIN_3  << 16)) |
 800a884:	f013 0f08 	tst.w	r3, #8
 800a888:	bf0c      	ite	eq
 800a88a:	f44f 2000 	moveq.w	r0, #524288	; 0x80000
 800a88e:	2008      	movne	r0, #8
								((data & 0x10) ? GPIO_PIN_5  : (GPIO_PIN_5  << 16)) |
 800a890:	f013 0f10 	tst.w	r3, #16
 800a894:	bf0c      	ite	eq
 800a896:	f44f 1100 	moveq.w	r1, #2097152	; 0x200000
 800a89a:	2120      	movne	r1, #32
								((data & 0x20) ? GPIO_PIN_4  : (GPIO_PIN_4  << 16)) |
 800a89c:	f013 0f20 	tst.w	r3, #32
		lookup_gpiob[data] =	((data & 0x08) ? GPIO_PIN_3  : (GPIO_PIN_3  << 16)) |
 800a8a0:	ea40 0001 	orr.w	r0, r0, r1
								((data & 0x20) ? GPIO_PIN_4  : (GPIO_PIN_4  << 16)) |
 800a8a4:	bf0c      	ite	eq
 800a8a6:	f44f 1180 	moveq.w	r1, #1048576	; 0x100000
 800a8aa:	2110      	movne	r1, #16
								((data & 0x40) ? GPIO_PIN_10 : (GPIO_PIN_10 << 16));
 800a8ac:	f013 0f40 	tst.w	r3, #64	; 0x40
								((data & 0x10) ? GPIO_PIN_5  : (GPIO_PIN_5  << 16)) |
 800a8b0:	ea40 0001 	orr.w	r0, r0, r1
								((data & 0x04) ? GPIO_PIN_10 : (GPIO_PIN_10 << 16)) |
 800a8b4:	ea42 0208 	orr.w	r2, r2, r8
								((data & 0x40) ? GPIO_PIN_10 : (GPIO_PIN_10 << 16));
 800a8b8:	bf0c      	ite	eq
 800a8ba:	f04f 6180 	moveq.w	r1, #67108864	; 0x4000000
 800a8be:	f44f 6180 	movne.w	r1, #1024	; 0x400

		lookup_gpioc[data] =	((data & 0x02) ? GPIO_PIN_7  : (GPIO_PIN_7  << 16));
 800a8c2:	f013 0f02 	tst.w	r3, #2
	for (uint32_t data = 0; data < 256; data++) {
 800a8c6:	f103 0301 	add.w	r3, r3, #1
								((data & 0x20) ? GPIO_PIN_4  : (GPIO_PIN_4  << 16)) |
 800a8ca:	ea41 0100 	orr.w	r1, r1, r0
								((data & 0x04) ? GPIO_PIN_10 : (GPIO_PIN_10 << 16)) |
 800a8ce:	ea42 020c 	orr.w	r2, r2, ip
		lookup_gpioc[data] =	((data & 0x02) ? GPIO_PIN_7  : (GPIO_PIN_7  << 16));
 800a8d2:	bf0c      	ite	eq
 800a8d4:	f44f 0000 	moveq.w	r0, #8388608	; 0x800000
 800a8d8:	2080      	movne	r0, #128	; 0x80
	for (uint32_t data = 0; data < 256; data++) {
 800a8da:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
		lookup_gpioa[data] =	((data & 0x01) ? GPIO_PIN_9  : (GPIO_PIN_9  << 16)) |
 800a8de:	f844 2f04 	str.w	r2, [r4, #4]!
		lookup_gpiob[data] =	((data & 0x08) ? GPIO_PIN_3  : (GPIO_PIN_3  << 16)) |
 800a8e2:	f847 1f04 	str.w	r1, [r7, #4]!
		lookup_gpioc[data] =	((data & 0x02) ? GPIO_PIN_7  : (GPIO_PIN_7  << 16));
 800a8e6:	f846 0f04 	str.w	r0, [r6, #4]!
	for (uint32_t data = 0; data < 256; data++) {
 800a8ea:	d1b6      	bne.n	800a85a <LCD_Init+0x4a>
	}
#endif

	LCD_GPIO_Init(GPIO_MODE_OUTPUT_PP);
 800a8ec:	2001      	movs	r0, #1
 800a8ee:	f7ff ff3b 	bl	800a768 <LCD_GPIO_Init>

	LCD_Reset();
	HAL_Delay(50);

	LCD_CS_ACTIVE();
 800a8f2:	f04f 0900 	mov.w	r9, #0
	LCD_Reset();
 800a8f6:	f000 f8fd 	bl	800aaf4 <LCD_Reset>
	HAL_Delay(50);
 800a8fa:	2032      	movs	r0, #50	; 0x32
 800a8fc:	f7f7 ff7c 	bl	80027f8 <HAL_Delay>
	LCD_CS_ACTIVE();
 800a900:	f04f 4a90 	mov.w	sl, #1207959552	; 0x48000000
			}
		}
	}
	LCD_SetAddrWindow(0, 0, m_width - 1, m_height - 1);
#elif defined(ILI9341) || defined(ILI9341_00)
	uint8_t i = 0;
 800a904:	464e      	mov	r6, r9
	LCD_CS_ACTIVE();
 800a906:	2001      	movs	r0, #1
 800a908:	f44f 2380 	mov.w	r3, #262144	; 0x40000
	while(i < sizeof(ILI9341_regValues)/sizeof(ILI9341_regValues[0])) {
		uint8_t r = ILI9341_regValues[i++];
		uint8_t len = ILI9341_regValues[i++];
 800a90c:	f106 0802 	add.w	r8, r6, #2
		if(r == TFTLCD_DELAY) {
 800a910:	28ff      	cmp	r0, #255	; 0xff
 800a912:	4f32      	ldr	r7, [pc, #200]	; (800a9dc <LCD_Init+0x1cc>)
	LCD_CS_ACTIVE();
 800a914:	f8ca 3018 	str.w	r3, [sl, #24]
			HAL_Delay(len);
		} else {
			LCD_CD_COMMAND();
 800a918:	f44f 3b00 	mov.w	fp, #131072	; 0x20000
		uint8_t len = ILI9341_regValues[i++];
 800a91c:	fa5f f888 	uxtb.w	r8, r8
		if(r == TFTLCD_DELAY) {
 800a920:	d025      	beq.n	800a96e <LCD_Init+0x15e>
			LCD_CD_COMMAND();
 800a922:	f8ca b018 	str.w	fp, [sl, #24]
			LCD_Write8(r);
 800a926:	f7ff fea9 	bl	800a67c <LCD_Write8>
			LCD_CD_DATA();
 800a92a:	2302      	movs	r3, #2
 800a92c:	f8ca 3018 	str.w	r3, [sl, #24]
			for (uint8_t d = 0; d < len; d++) {
 800a930:	f1b9 0f00 	cmp.w	r9, #0
 800a934:	d01e      	beq.n	800a974 <LCD_Init+0x164>
 800a936:	444e      	add	r6, r9
 800a938:	441e      	add	r6, r3
 800a93a:	b2f6      	uxtb	r6, r6
 800a93c:	4643      	mov	r3, r8
				uint8_t x = ILI9341_regValues[i++];
 800a93e:	1c5a      	adds	r2, r3, #1
 800a940:	b2d4      	uxtb	r4, r2
				LCD_Write8(x);
 800a942:	5cf8      	ldrb	r0, [r7, r3]
 800a944:	f7ff fe9a 	bl	800a67c <LCD_Write8>
			for (uint8_t d = 0; d < len; d++) {
 800a948:	42a6      	cmp	r6, r4
 800a94a:	4623      	mov	r3, r4
 800a94c:	d1f7      	bne.n	800a93e <LCD_Init+0x12e>
 800a94e:	44c8      	add	r8, r9
 800a950:	fa5f f688 	uxtb.w	r6, r8
	while(i < sizeof(ILI9341_regValues)/sizeof(ILI9341_regValues[0])) {
 800a954:	2e6b      	cmp	r6, #107	; 0x6b
 800a956:	d810      	bhi.n	800a97a <LCD_Init+0x16a>
 800a958:	1c73      	adds	r3, r6, #1
 800a95a:	5db8      	ldrb	r0, [r7, r6]
 800a95c:	b2db      	uxtb	r3, r3
		uint8_t len = ILI9341_regValues[i++];
 800a95e:	f106 0802 	add.w	r8, r6, #2
		if(r == TFTLCD_DELAY) {
 800a962:	28ff      	cmp	r0, #255	; 0xff
 800a964:	f817 9003 	ldrb.w	r9, [r7, r3]
		uint8_t len = ILI9341_regValues[i++];
 800a968:	fa5f f888 	uxtb.w	r8, r8
		if(r == TFTLCD_DELAY) {
 800a96c:	d1d9      	bne.n	800a922 <LCD_Init+0x112>
			HAL_Delay(len);
 800a96e:	4648      	mov	r0, r9
 800a970:	f7f7 ff42 	bl	80027f8 <HAL_Delay>
		uint8_t len = ILI9341_regValues[i++];
 800a974:	4646      	mov	r6, r8
	while(i < sizeof(ILI9341_regValues)/sizeof(ILI9341_regValues[0])) {
 800a976:	2e6b      	cmp	r6, #107	; 0x6b
 800a978:	d9ee      	bls.n	800a958 <LCD_Init+0x148>
			}
		}
	}
	LCD_SetAddrWindow(0, 0, m_width - 1, m_height - 1);
 800a97a:	4a0e      	ldr	r2, [pc, #56]	; (800a9b4 <LCD_Init+0x1a4>)
 800a97c:	882b      	ldrh	r3, [r5, #0]
 800a97e:	8812      	ldrh	r2, [r2, #0]
 800a980:	2100      	movs	r1, #0
 800a982:	3b01      	subs	r3, #1
 800a984:	3a01      	subs	r2, #1
 800a986:	4608      	mov	r0, r1
 800a988:	b29b      	uxth	r3, r3
 800a98a:	b292      	uxth	r2, r2
 800a98c:	f000 f8e4 	bl	800ab58 <LCD_SetAddrWindow>
	}
	LCD_SetRotation(m_rotation);
	LCD_SetAddrWindow(0, 0, m_width - 1, m_height - 1);
#endif

	LCD_CS_IDLE();
 800a990:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800a994:	2204      	movs	r2, #4
 800a996:	619a      	str	r2, [r3, #24]
	LCD_FillScreen(BLACK);
 800a998:	2000      	movs	r0, #0
 800a99a:	f000 f891 	bl	800aac0 <LCD_FillScreen>
	LCD_SetTextSize(0);
 800a99e:	2000      	movs	r0, #0
 800a9a0:	f000 fd84 	bl	800b4ac <LCD_SetTextSize>
	LCD_SetTextColor(WHITE, BLACK);
 800a9a4:	2100      	movs	r1, #0
 800a9a6:	f64f 70ff 	movw	r0, #65535	; 0xffff
}
 800a9aa:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	LCD_SetTextColor(WHITE, BLACK);
 800a9ae:	f000 bd83 	b.w	800b4b8 <LCD_SetTextColor>
 800a9b2:	bf00      	nop
 800a9b4:	200000ec 	.word	0x200000ec
 800a9b8:	200000f8 	.word	0x200000f8
 800a9bc:	200000fa 	.word	0x200000fa
 800a9c0:	200000ee 	.word	0x200000ee
 800a9c4:	200000f0 	.word	0x200000f0
 800a9c8:	200000f6 	.word	0x200000f6
 800a9cc:	200000f4 	.word	0x200000f4
 800a9d0:	200008f8 	.word	0x200008f8
 800a9d4:	200004f8 	.word	0x200004f8
 800a9d8:	200000f8 	.word	0x200000f8
 800a9dc:	0800dd54 	.word	0x0800dd54
 800a9e0:	200000f9 	.word	0x200000f9
 800a9e4:	200000f2 	.word	0x200000f2

0800a9e8 <LCD_DrawPixel>:
 *
 * \return void
 */
void LCD_DrawPixel(int16_t x, int16_t y, uint16_t color) {
	// Clip
	if ((x < 0) || (y < 0) || (x >= m_width) || (y >= m_height)) return;
 800a9e8:	2800      	cmp	r0, #0
 800a9ea:	db23      	blt.n	800aa34 <LCD_DrawPixel+0x4c>
 800a9ec:	2900      	cmp	r1, #0
 800a9ee:	db21      	blt.n	800aa34 <LCD_DrawPixel+0x4c>
void LCD_DrawPixel(int16_t x, int16_t y, uint16_t color) {
 800a9f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if ((x < 0) || (y < 0) || (x >= m_width) || (y >= m_height)) return;
 800a9f2:	4b11      	ldr	r3, [pc, #68]	; (800aa38 <LCD_DrawPixel+0x50>)
 800a9f4:	f9b3 4000 	ldrsh.w	r4, [r3]
 800a9f8:	42a0      	cmp	r0, r4
 800a9fa:	da04      	bge.n	800aa06 <LCD_DrawPixel+0x1e>
 800a9fc:	4b0f      	ldr	r3, [pc, #60]	; (800aa3c <LCD_DrawPixel+0x54>)
 800a9fe:	f9b3 3000 	ldrsh.w	r3, [r3]
 800aa02:	4299      	cmp	r1, r3
 800aa04:	db00      	blt.n	800aa08 <LCD_DrawPixel+0x20>
 800aa06:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

	LCD_CS_ACTIVE();
 800aa08:	f04f 4690 	mov.w	r6, #1207959552	; 0x48000000
 800aa0c:	f44f 2780 	mov.w	r7, #262144	; 0x40000
	LCD_Write16Register16(ILI932X_GRAM_HOR_AD, x);
	LCD_Write16Register16(ILI932X_GRAM_VER_AD, y);
	LCD_Write16Register16(ILI932X_GRAM_WR, color);
#elif defined(ILI9340) || defined(ILI9340_INV) || defined(ILI9341) || defined(ILI9341_00) \
		|| defined (ILI9486) || defined(R61520) || defined(UNKNOWN1602)
	LCD_SetAddrWindow(x, y, m_width - 1, m_height - 1);
 800aa10:	3b01      	subs	r3, #1
 800aa12:	3c01      	subs	r4, #1
 800aa14:	b29b      	uxth	r3, r3
 800aa16:	4615      	mov	r5, r2
 800aa18:	b289      	uxth	r1, r1
 800aa1a:	b2a2      	uxth	r2, r4
 800aa1c:	b280      	uxth	r0, r0
	LCD_CS_ACTIVE();
 800aa1e:	61b7      	str	r7, [r6, #24]
	LCD_SetAddrWindow(x, y, m_width - 1, m_height - 1);
 800aa20:	f000 f89a 	bl	800ab58 <LCD_SetAddrWindow>
	LCD_CS_ACTIVE();
 800aa24:	61b7      	str	r7, [r6, #24]
	LCD_Write16Register8(ILI9341_MEMORYWRITE, color);
 800aa26:	4629      	mov	r1, r5
 800aa28:	202c      	movs	r0, #44	; 0x2c
 800aa2a:	f7ff fe6d 	bl	800a708 <LCD_Write16Register8>
		LCD_Write16Register8(SSD1297_SETYCOUNTER, y);
	}
	LCD_Write24Register8(SSD1297_RAMDATA_WRITE, LCD_Color565_to_888(color));
#endif

	LCD_CS_IDLE();
 800aa2e:	2304      	movs	r3, #4
 800aa30:	61b3      	str	r3, [r6, #24]
 800aa32:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800aa34:	4770      	bx	lr
 800aa36:	bf00      	nop
 800aa38:	200000ec 	.word	0x200000ec
 800aa3c:	200000ee 	.word	0x200000ee

0800aa40 <LCD_Flood>:
 * \param color	Color
 * \param len	Length
 *
 * \return void
 */
void LCD_Flood(uint16_t color, uint32_t len) {
 800aa40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	uint8_t blue = LCD_Color565_to_B(color);
#else
	uint8_t hi = color >> 8, lo = color;
#endif

	LCD_CS_ACTIVE();
 800aa44:	f04f 4590 	mov.w	r5, #1207959552	; 0x48000000
 800aa48:	f44f 2380 	mov.w	r3, #262144	; 0x40000
void LCD_Flood(uint16_t color, uint32_t len) {
 800aa4c:	460c      	mov	r4, r1
	uint8_t hi = color >> 8, lo = color;
 800aa4e:	0a07      	lsrs	r7, r0, #8
 800aa50:	b2c6      	uxtb	r6, r0

#if	defined(ILI9325) || defined(ILI9328) || defined(R61505) || defined(R61505V) || defined(S6D0154) || defined(ST7781)
	LCD_Write16Register16(ILI932X_GRAM_WR, color);
#elif defined(ILI9340) || defined(ILI9340_INV) || defined(ILI9341) || defined(ILI9341_00) \
		|| defined(ILI9486) || defined(R61520) || defined(UNKNOWN1602)
	LCD_Write16Register8(ILI9341_MEMORYWRITE, color);
 800aa52:	4601      	mov	r1, r0
	LCD_CS_ACTIVE();
 800aa54:	61ab      	str	r3, [r5, #24]
	LCD_Write16Register8(ILI9341_MEMORYWRITE, color);
 800aa56:	202c      	movs	r0, #44	; 0x2c
 800aa58:	f7ff fe56 	bl	800a708 <LCD_Write16Register8>
#endif
	len--;
#if defined(SSD1297)
	if ((red == green) && (green == blue) && (red == blue)) {
#else
	if (hi == lo) {
 800aa5c:	42b7      	cmp	r7, r6
	len--;
 800aa5e:	f104 33ff 	add.w	r3, r4, #4294967295
#endif
		// High and low bytes are identical.  Leave prior data
		// on the port(s) and just toggle the write strobe.
		while (len--) {
 800aa62:	f1a4 0402 	sub.w	r4, r4, #2
	if (hi == lo) {
 800aa66:	d011      	beq.n	800aa8c <LCD_Flood+0x4c>
#endif
			LCD_WR_STROBE();
			LCD_WR_STROBE();
		}
	} else {
		while (len--) {
 800aa68:	b90b      	cbnz	r3, 800aa6e <LCD_Flood+0x2e>
 800aa6a:	e009      	b.n	800aa80 <LCD_Flood+0x40>
 800aa6c:	461c      	mov	r4, r3
#if defined(SSD1297)
			LCD_Write8(red);
			LCD_Write8(green);
			LCD_Write8(blue);
#else
			LCD_Write8(hi);
 800aa6e:	4638      	mov	r0, r7
 800aa70:	f7ff fe04 	bl	800a67c <LCD_Write8>
			LCD_Write8(lo);
 800aa74:	4630      	mov	r0, r6
 800aa76:	f7ff fe01 	bl	800a67c <LCD_Write8>
		while (len--) {
 800aa7a:	1e63      	subs	r3, r4, #1
 800aa7c:	2c00      	cmp	r4, #0
 800aa7e:	d1f5      	bne.n	800aa6c <LCD_Flood+0x2c>
#endif
		}
	}

	LCD_CS_IDLE();
 800aa80:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800aa84:	2204      	movs	r2, #4
 800aa86:	619a      	str	r2, [r3, #24]
}
 800aa88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		while (len--) {
 800aa8c:	2b00      	cmp	r3, #0
 800aa8e:	d0f7      	beq.n	800aa80 <LCD_Flood+0x40>
			LCD_WR_STROBE();
 800aa90:	f44f 3780 	mov.w	r7, #65536	; 0x10000
 800aa94:	46b8      	mov	r8, r7
 800aa96:	e000      	b.n	800aa9a <LCD_Flood+0x5a>
 800aa98:	461c      	mov	r4, r3
 800aa9a:	2001      	movs	r0, #1
 800aa9c:	f8c5 8018 	str.w	r8, [r5, #24]
 800aaa0:	f7ff fde2 	bl	800a668 <LCD_DELAY>
 800aaa4:	61a8      	str	r0, [r5, #24]
			LCD_WR_STROBE();
 800aaa6:	61af      	str	r7, [r5, #24]
 800aaa8:	f7ff fdde 	bl	800a668 <LCD_DELAY>
		while (len--) {
 800aaac:	1e63      	subs	r3, r4, #1
			LCD_WR_STROBE();
 800aaae:	61a8      	str	r0, [r5, #24]
		while (len--) {
 800aab0:	2c00      	cmp	r4, #0
 800aab2:	d1f1      	bne.n	800aa98 <LCD_Flood+0x58>
	LCD_CS_IDLE();
 800aab4:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800aab8:	2204      	movs	r2, #4
 800aaba:	619a      	str	r2, [r3, #24]
}
 800aabc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800aac0 <LCD_FillScreen>:
		For these, there is no settable address pointer, instead the
		address window must be set for each drawing operation.  However,
		this display takes rotation into account for the parameters, no
		need to do extra rotation math here.
	*/
	LCD_SetAddrWindow(0, 0, m_width - 1, m_height - 1);
 800aac0:	4b0a      	ldr	r3, [pc, #40]	; (800aaec <LCD_FillScreen+0x2c>)
 800aac2:	4a0b      	ldr	r2, [pc, #44]	; (800aaf0 <LCD_FillScreen+0x30>)
 800aac4:	881b      	ldrh	r3, [r3, #0]
 800aac6:	8812      	ldrh	r2, [r2, #0]
void LCD_FillScreen(uint16_t color) {
 800aac8:	b510      	push	{r4, lr}
	LCD_SetAddrWindow(0, 0, m_width - 1, m_height - 1);
 800aaca:	2100      	movs	r1, #0
 800aacc:	3b01      	subs	r3, #1
 800aace:	3a01      	subs	r2, #1
void LCD_FillScreen(uint16_t color) {
 800aad0:	4604      	mov	r4, r0
	LCD_SetAddrWindow(0, 0, m_width - 1, m_height - 1);
 800aad2:	b29b      	uxth	r3, r3
 800aad4:	4608      	mov	r0, r1
 800aad6:	b292      	uxth	r2, r2
 800aad8:	f000 f83e 	bl	800ab58 <LCD_SetAddrWindow>
#endif
	LCD_Flood(color, (long) TFTWIDTH * (long) TFTHEIGHT);
 800aadc:	4620      	mov	r0, r4
 800aade:	f44f 3196 	mov.w	r1, #76800	; 0x12c00
}
 800aae2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	LCD_Flood(color, (long) TFTWIDTH * (long) TFTHEIGHT);
 800aae6:	f7ff bfab 	b.w	800aa40 <LCD_Flood>
 800aaea:	bf00      	nop
 800aaec:	200000ee 	.word	0x200000ee
 800aaf0:	200000ec 	.word	0x200000ec

0800aaf4 <LCD_Reset>:
 *
 * \param
 *
 * \return void
 */
void LCD_Reset(void) {
 800aaf4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	LCD_CS_IDLE();
 800aaf8:	f04f 4590 	mov.w	r5, #1207959552	; 0x48000000
	LCD_CD_DATA();
	LCD_WR_IDLE();
	LCD_RD_IDLE();
 800aafc:	4c15      	ldr	r4, [pc, #84]	; (800ab54 <LCD_Reset+0x60>)
	LCD_CS_IDLE();
 800aafe:	2304      	movs	r3, #4
	LCD_CD_DATA();
 800ab00:	2702      	movs	r7, #2
	LCD_WR_IDLE();
 800ab02:	2601      	movs	r6, #1

	LCD_RST_ACTIVE();
 800ab04:	f44f 3800 	mov.w	r8, #131072	; 0x20000
	LCD_CS_IDLE();
 800ab08:	61ab      	str	r3, [r5, #24]
	HAL_Delay(2);
 800ab0a:	4638      	mov	r0, r7
	LCD_CD_DATA();
 800ab0c:	61af      	str	r7, [r5, #24]
	LCD_WR_IDLE();
 800ab0e:	61ae      	str	r6, [r5, #24]
	LCD_RD_IDLE();
 800ab10:	61a6      	str	r6, [r4, #24]
	LCD_RST_ACTIVE();
 800ab12:	f8c4 8018 	str.w	r8, [r4, #24]
	HAL_Delay(2);
 800ab16:	f7f7 fe6f 	bl	80027f8 <HAL_Delay>
	LCD_RST_IDLE();
 800ab1a:	61a7      	str	r7, [r4, #24]
	HAL_Delay(120);
 800ab1c:	2078      	movs	r0, #120	; 0x78
 800ab1e:	f7f7 fe6b 	bl	80027f8 <HAL_Delay>
	// Data transfer sync
	LCD_CS_ACTIVE();
 800ab22:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800ab26:	61ab      	str	r3, [r5, #24]
	LCD_CD_COMMAND();
	LCD_Write8(0x00);
 800ab28:	2000      	movs	r0, #0
	LCD_CD_COMMAND();
 800ab2a:	f8c5 8018 	str.w	r8, [r5, #24]
	LCD_Write8(0x00);
 800ab2e:	f7ff fda5 	bl	800a67c <LCD_Write8>
 800ab32:	2403      	movs	r4, #3
	for (uint8_t i = 0; i < 3; i++) {
		LCD_WR_STROBE(); // Three extra 0x00s
 800ab34:	f44f 3780 	mov.w	r7, #65536	; 0x10000
 800ab38:	61af      	str	r7, [r5, #24]
 800ab3a:	2001      	movs	r0, #1
 800ab3c:	f7ff fd94 	bl	800a668 <LCD_DELAY>
 800ab40:	1e63      	subs	r3, r4, #1
	for (uint8_t i = 0; i < 3; i++) {
 800ab42:	f013 04ff 	ands.w	r4, r3, #255	; 0xff
		LCD_WR_STROBE(); // Three extra 0x00s
 800ab46:	61ae      	str	r6, [r5, #24]
	for (uint8_t i = 0; i < 3; i++) {
 800ab48:	d1f6      	bne.n	800ab38 <LCD_Reset+0x44>
	}
	LCD_CS_IDLE();
 800ab4a:	2304      	movs	r3, #4
 800ab4c:	61ab      	str	r3, [r5, #24]
 800ab4e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ab52:	bf00      	nop
 800ab54:	48001400 	.word	0x48001400

0800ab58 <LCD_SetAddrWindow>:
 * \param x2
 * \param y2
 *
 * \return void
 */
void LCD_SetAddrWindow(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2) {
 800ab58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	LCD_CS_ACTIVE();
 800ab5a:	f04f 4490 	mov.w	r4, #1207959552	; 0x48000000
 800ab5e:	f44f 2780 	mov.w	r7, #262144	; 0x40000
void LCD_SetAddrWindow(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2) {
 800ab62:	461d      	mov	r5, r3
 800ab64:	460e      	mov	r6, r1
	LCD_CS_ACTIVE();
 800ab66:	61a7      	str	r7, [r4, #24]
	LCD_Write16Register16(0x21, y);
	LCD_Write8Register8(0x22, 0);
#endif
#elif defined(ILI9340) || defined(ILI9340_INV) || defined(ILI9341) || defined(ILI9341_00) \
		|| defined(ILI9486) || defined(R61520) || defined(UNKNOWN1602)
	LCD_Write32Register8(ILI9341_COLADDRSET, (x1 << 16) | x2);
 800ab68:	ea42 4100 	orr.w	r1, r2, r0, lsl #16
 800ab6c:	202a      	movs	r0, #42	; 0x2a
 800ab6e:	f7ff fddf 	bl	800a730 <LCD_Write32Register8>
	LCD_Write32Register8(ILI9341_PAGEADDRSET, (y1 << 16) | y2);
 800ab72:	ea45 4106 	orr.w	r1, r5, r6, lsl #16
 800ab76:	202b      	movs	r0, #43	; 0x2b
 800ab78:	f7ff fdda 	bl	800a730 <LCD_Write32Register8>
		LCD_Write16Register8(SSD1297_SETXADDR, x2 << 8 | x1); //HorizontalStartAddress and HorizontalEndAddress
		LCD_Write16Register8(SSD1297_SETYADDR_START, y1); //VerticalStartAddress
		LCD_Write16Register8(SSD1297_SETYADDR_END, y2); //VerticalEndAddress
	}
#endif
	LCD_CS_IDLE();
 800ab7c:	2304      	movs	r3, #4
 800ab7e:	61a3      	str	r3, [r4, #24]
 800ab80:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ab82:	bf00      	nop

0800ab84 <LCD_SetRotation>:
 * 						2 - 180 deg CW (reversed portrait)
 * 						3 - 90 deg CCW (reversed album)
 *
 * \return void
 */
void LCD_SetRotation(uint8_t x) {
 800ab84:	b538      	push	{r3, r4, r5, lr}
	m_rotation = (x & 3);
 800ab86:	f000 0003 	and.w	r0, r0, #3
 800ab8a:	4b17      	ldr	r3, [pc, #92]	; (800abe8 <LCD_SetRotation+0x64>)
		m_width = TFTWIDTH;
		m_height = TFTHEIGHT;
		break;
	case 1:
	case 3:
		m_width = TFTHEIGHT;
 800ab8c:	4c17      	ldr	r4, [pc, #92]	; (800abec <LCD_SetRotation+0x68>)
	m_rotation = (x & 3);
 800ab8e:	7018      	strb	r0, [r3, #0]
	switch (m_rotation) {
 800ab90:	2801      	cmp	r0, #1
		m_height = TFTWIDTH;
 800ab92:	4d17      	ldr	r5, [pc, #92]	; (800abf0 <LCD_SetRotation+0x6c>)
	switch (m_rotation) {
 800ab94:	d024      	beq.n	800abe0 <LCD_SetRotation+0x5c>
 800ab96:	2803      	cmp	r0, #3
 800ab98:	d022      	beq.n	800abe0 <LCD_SetRotation+0x5c>
		m_width = TFTWIDTH;
 800ab9a:	22f0      	movs	r2, #240	; 0xf0
		m_height = TFTHEIGHT;
 800ab9c:	f44f 73a0 	mov.w	r3, #320	; 0x140
 800aba0:	3801      	subs	r0, #1
		m_height = TFTWIDTH;
 800aba2:	802b      	strh	r3, [r5, #0]
 800aba4:	b2c0      	uxtb	r0, r0
		break;
	}
	LCD_CS_ACTIVE();
 800aba6:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800abaa:	2802      	cmp	r0, #2
		m_width = TFTHEIGHT;
 800abac:	8022      	strh	r2, [r4, #0]
	LCD_CS_ACTIVE();
 800abae:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 800abb2:	619a      	str	r2, [r3, #24]
 800abb4:	bf96      	itet	ls
 800abb6:	4b0f      	ldrls	r3, [pc, #60]	; (800abf4 <LCD_SetRotation+0x70>)
 800abb8:	2148      	movhi	r1, #72	; 0x48
 800abba:	5c19      	ldrbls	r1, [r3, r0]
		default: t = ILI9341_MADCTL_MX | ILI9341_MADCTL_BGR; break;
		case 1: t = ILI9341_MADCTL_MV | ILI9341_MADCTL_BGR; break;
		case 2: t = ILI9341_MADCTL_MY | ILI9341_MADCTL_BGR; break;
		case 3:	t = ILI9341_MADCTL_MX | ILI9341_MADCTL_MY | ILI9341_MADCTL_MV | ILI9341_MADCTL_BGR; break;
    }
    LCD_Write8Register8(ILI9341_MADCTL, t); // MADCTL
 800abbc:	2036      	movs	r0, #54	; 0x36
 800abbe:	f7ff fd93 	bl	800a6e8 <LCD_Write8Register8>
    // For 9341, init default full-screen address window:
    LCD_SetAddrWindow(0, 0, m_width - 1, m_height - 1);
 800abc2:	882b      	ldrh	r3, [r5, #0]
 800abc4:	8822      	ldrh	r2, [r4, #0]
 800abc6:	2100      	movs	r1, #0
 800abc8:	3b01      	subs	r3, #1
 800abca:	3a01      	subs	r2, #1
 800abcc:	b29b      	uxth	r3, r3
 800abce:	b292      	uxth	r2, r2
 800abd0:	4608      	mov	r0, r1
 800abd2:	f7ff ffc1 	bl	800ab58 <LCD_SetAddrWindow>
	}
	LCD_Write16Register8(SSD1297_DRVOUTCTL, t1); // DRVOUT
	LCD_Write16Register8(SSD1297_ENTRYMODE1, t2); // ENTRYMODE
    LCD_SetAddrWindow(0, 0, m_width - 1, m_height - 1);
#endif
	LCD_CS_IDLE();
 800abd6:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800abda:	2204      	movs	r2, #4
 800abdc:	619a      	str	r2, [r3, #24]
 800abde:	bd38      	pop	{r3, r4, r5, pc}
		m_width = TFTHEIGHT;
 800abe0:	f44f 72a0 	mov.w	r2, #320	; 0x140
		m_height = TFTWIDTH;
 800abe4:	23f0      	movs	r3, #240	; 0xf0
 800abe6:	e7db      	b.n	800aba0 <LCD_SetRotation+0x1c>
 800abe8:	200000f9 	.word	0x200000f9
 800abec:	200000ec 	.word	0x200000ec
 800abf0:	200000ee 	.word	0x200000ee
 800abf4:	0800ddc0 	.word	0x0800ddc0

0800abf8 <LCD_DrawLine>:
 * \param y1	The y-coordinate of the second point.
 * \param color	Color
 *
 * \return void
 */
void LCD_DrawLine(int16_t x0, int16_t y0, int16_t x1, int16_t y1, uint16_t color) {
 800abf8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	// Bresenham's algorithm - thx wikpedia

	int16_t steep = abs(y1 - y0) > abs(x1 - x0);
 800abfc:	1a5f      	subs	r7, r3, r1
void LCD_DrawLine(int16_t x0, int16_t y0, int16_t x1, int16_t y1, uint16_t color) {
 800abfe:	4616      	mov	r6, r2
	int16_t steep = abs(y1 - y0) > abs(x1 - x0);
 800ac00:	eba6 0800 	sub.w	r8, r6, r0
 800ac04:	2f00      	cmp	r7, #0
 800ac06:	bfb8      	it	lt
 800ac08:	427f      	neglt	r7, r7
 800ac0a:	f1b8 0f00 	cmp.w	r8, #0
 800ac0e:	bfb8      	it	lt
 800ac10:	f1c8 0800 	rsblt	r8, r8, #0
	if (steep) {
 800ac14:	4547      	cmp	r7, r8
void LCD_DrawLine(int16_t x0, int16_t y0, int16_t x1, int16_t y1, uint16_t color) {
 800ac16:	4604      	mov	r4, r0
 800ac18:	460d      	mov	r5, r1
 800ac1a:	461a      	mov	r2, r3
 800ac1c:	f8bd b030 	ldrh.w	fp, [sp, #48]	; 0x30
	if (steep) {
 800ac20:	dd04      	ble.n	800ac2c <LCD_DrawLine+0x34>
 800ac22:	4633      	mov	r3, r6
		swap(x0, y0);
 800ac24:	460c      	mov	r4, r1
		swap(x1, y1);
 800ac26:	4616      	mov	r6, r2
		swap(x0, y0);
 800ac28:	4605      	mov	r5, r0
		swap(x1, y1);
 800ac2a:	461a      	mov	r2, r3
	}

	if (x0 > x1) {
 800ac2c:	42b4      	cmp	r4, r6
 800ac2e:	dd05      	ble.n	800ac3c <LCD_DrawLine+0x44>
 800ac30:	462b      	mov	r3, r5
		swap(x0, x1);
		swap(y0, y1);
 800ac32:	4615      	mov	r5, r2
 800ac34:	461a      	mov	r2, r3
	if (x0 > x1) {
 800ac36:	4623      	mov	r3, r4
 800ac38:	4634      	mov	r4, r6
 800ac3a:	461e      	mov	r6, r3
	}

	int16_t dx, dy;
	dx = x1 - x0;
	dy = abs(y1 - y0);
 800ac3c:	eba2 0a05 	sub.w	sl, r2, r5
 800ac40:	4653      	mov	r3, sl
 800ac42:	2b00      	cmp	r3, #0
	dx = x1 - x0;
 800ac44:	eba6 0904 	sub.w	r9, r6, r4
	dy = abs(y1 - y0);
 800ac48:	bfb8      	it	lt
 800ac4a:	425b      	neglt	r3, r3
	dx = x1 - x0;
 800ac4c:	fa1f f989 	uxth.w	r9, r9
	dy = abs(y1 - y0);
 800ac50:	9301      	str	r3, [sp, #4]

	int16_t err = dx / 2;
 800ac52:	fa0f f189 	sxth.w	r1, r9
 800ac56:	2302      	movs	r3, #2
 800ac58:	fb91 faf3 	sdiv	sl, r1, r3
	int16_t ystep;

	if (y0 < y1) {
		ystep = 1;
	} else {
		ystep = -1;
 800ac5c:	4295      	cmp	r5, r2
 800ac5e:	bfb4      	ite	lt
 800ac60:	2301      	movlt	r3, #1
 800ac62:	f04f 33ff 	movge.w	r3, #4294967295
 800ac66:	9300      	str	r3, [sp, #0]
	}

	for (; x0 <= x1; x0++) {
 800ac68:	42b4      	cmp	r4, r6
 800ac6a:	dd02      	ble.n	800ac72 <LCD_DrawLine+0x7a>
		if (err < 0) {
			y0 += ystep;
			err += dx;
		}
	}
}
 800ac6c:	b003      	add	sp, #12
 800ac6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		if (steep) {
 800ac72:	4547      	cmp	r7, r8
			LCD_DrawPixel(y0, x0, color);
 800ac74:	465a      	mov	r2, fp
 800ac76:	bfc7      	ittee	gt
 800ac78:	4621      	movgt	r1, r4
 800ac7a:	4628      	movgt	r0, r5
			LCD_DrawPixel(x0, y0, color);
 800ac7c:	4629      	movle	r1, r5
 800ac7e:	4620      	movle	r0, r4
 800ac80:	f7ff feb2 	bl	800a9e8 <LCD_DrawPixel>
		err -= dy;
 800ac84:	9b01      	ldr	r3, [sp, #4]
 800ac86:	ebaa 0303 	sub.w	r3, sl, r3
 800ac8a:	b29a      	uxth	r2, r3
 800ac8c:	fa0f fa82 	sxth.w	sl, r2
		if (err < 0) {
 800ac90:	f1ba 0f00 	cmp.w	sl, #0
 800ac94:	da06      	bge.n	800aca4 <LCD_DrawLine+0xac>
			y0 += ystep;
 800ac96:	9b00      	ldr	r3, [sp, #0]
 800ac98:	441d      	add	r5, r3
			err += dx;
 800ac9a:	eb09 0302 	add.w	r3, r9, r2
			y0 += ystep;
 800ac9e:	b22d      	sxth	r5, r5
			err += dx;
 800aca0:	fa0f fa83 	sxth.w	sl, r3
 800aca4:	3401      	adds	r4, #1
 800aca6:	b224      	sxth	r4, r4
 800aca8:	e7de      	b.n	800ac68 <LCD_DrawLine+0x70>
	...

0800acac <LCD_DrawFastHLine>:
 * \param length	Length of the line
 * \param color	Color
 *
 * \return void
 */
void LCD_DrawFastHLine(int16_t x, int16_t y, int16_t length, uint16_t color) {
 800acac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int16_t x2;
	
	// Initial off-screen clipping
	if ((length <= 0) || (y < 0) || (y >= m_height) || (x >= m_width) || 
 800acb0:	f1b2 0800 	subs.w	r8, r2, #0
 800acb4:	dd36      	ble.n	800ad24 <LCD_DrawFastHLine+0x78>
 800acb6:	2900      	cmp	r1, #0
 800acb8:	db34      	blt.n	800ad24 <LCD_DrawFastHLine+0x78>
 800acba:	4e1b      	ldr	r6, [pc, #108]	; (800ad28 <LCD_DrawFastHLine+0x7c>)
 800acbc:	461f      	mov	r7, r3
 800acbe:	f9b6 3000 	ldrsh.w	r3, [r6]
 800acc2:	428b      	cmp	r3, r1
 800acc4:	dd2e      	ble.n	800ad24 <LCD_DrawFastHLine+0x78>
 800acc6:	4d19      	ldr	r5, [pc, #100]	; (800ad2c <LCD_DrawFastHLine+0x80>)
 800acc8:	f9b5 4000 	ldrsh.w	r4, [r5]
 800accc:	4284      	cmp	r4, r0
 800acce:	dd29      	ble.n	800ad24 <LCD_DrawFastHLine+0x78>
		((x2 = (x + length - 1)) < 0)) return;
 800acd0:	eb00 0308 	add.w	r3, r0, r8
 800acd4:	b29b      	uxth	r3, r3
 800acd6:	1e5a      	subs	r2, r3, #1
 800acd8:	b212      	sxth	r2, r2
	if ((length <= 0) || (y < 0) || (y >= m_height) || (x >= m_width) || 
 800acda:	2a00      	cmp	r2, #0
 800acdc:	db22      	blt.n	800ad24 <LCD_DrawFastHLine+0x78>

	if (x < 0) { // Clip left
 800acde:	2800      	cmp	r0, #0
		length += x;
 800ace0:	bfbc      	itt	lt
 800ace2:	fa0f f883 	sxthlt.w	r8, r3
		x = 0;
 800ace6:	2000      	movlt	r0, #0
	}

	if (x2 >= m_width) { // Clip right
 800ace8:	4294      	cmp	r4, r2
 800acea:	dc05      	bgt.n	800acf8 <LCD_DrawFastHLine+0x4c>
		x2 = m_width - 1;
 800acec:	b2a4      	uxth	r4, r4
 800acee:	1e62      	subs	r2, r4, #1
		length = x2 - x + 1;
 800acf0:	1a24      	subs	r4, r4, r0
		x2 = m_width - 1;
 800acf2:	b212      	sxth	r2, r2
		length = x2 - x + 1;
 800acf4:	fa0f f884 	sxth.w	r8, r4
	}

	LCD_SetAddrWindow(x, y, x2, y);
 800acf8:	b28b      	uxth	r3, r1
 800acfa:	4619      	mov	r1, r3
 800acfc:	b292      	uxth	r2, r2
 800acfe:	b280      	uxth	r0, r0
 800ad00:	f7ff ff2a 	bl	800ab58 <LCD_SetAddrWindow>
	LCD_Flood(color, length);
 800ad04:	4641      	mov	r1, r8
 800ad06:	4638      	mov	r0, r7
 800ad08:	f7ff fe9a 	bl	800aa40 <LCD_Flood>
	LCD_SetAddrWindow(0, 0, m_width - 1, m_height - 1);
 800ad0c:	8833      	ldrh	r3, [r6, #0]
 800ad0e:	882a      	ldrh	r2, [r5, #0]
 800ad10:	3b01      	subs	r3, #1
 800ad12:	3a01      	subs	r2, #1
 800ad14:	2100      	movs	r1, #0
 800ad16:	b29b      	uxth	r3, r3
 800ad18:	b292      	uxth	r2, r2
 800ad1a:	4608      	mov	r0, r1

}
 800ad1c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	LCD_SetAddrWindow(0, 0, m_width - 1, m_height - 1);
 800ad20:	f7ff bf1a 	b.w	800ab58 <LCD_SetAddrWindow>
 800ad24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ad28:	200000ee 	.word	0x200000ee
 800ad2c:	200000ec 	.word	0x200000ec

0800ad30 <LCD_DrawFastVLine>:
 * \param h		High of the line
 * \param color	Color
 *
 * \return void
 */
void LCD_DrawFastVLine(int16_t x, int16_t y, int16_t length, uint16_t color) {
 800ad30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int16_t y2;

	// Initial off-screen clipping
	if ((length <= 0) || (x < 0) || (x >= m_width) || (y >= m_height) || 
 800ad34:	f1b2 0800 	subs.w	r8, r2, #0
 800ad38:	dd36      	ble.n	800ada8 <LCD_DrawFastVLine+0x78>
 800ad3a:	2800      	cmp	r0, #0
 800ad3c:	db34      	blt.n	800ada8 <LCD_DrawFastVLine+0x78>
 800ad3e:	4d1b      	ldr	r5, [pc, #108]	; (800adac <LCD_DrawFastVLine+0x7c>)
 800ad40:	461f      	mov	r7, r3
 800ad42:	f9b5 3000 	ldrsh.w	r3, [r5]
 800ad46:	4283      	cmp	r3, r0
 800ad48:	dd2e      	ble.n	800ada8 <LCD_DrawFastVLine+0x78>
 800ad4a:	4e19      	ldr	r6, [pc, #100]	; (800adb0 <LCD_DrawFastVLine+0x80>)
 800ad4c:	f9b6 4000 	ldrsh.w	r4, [r6]
 800ad50:	428c      	cmp	r4, r1
 800ad52:	dd29      	ble.n	800ada8 <LCD_DrawFastVLine+0x78>
		((y2 = (y+length-1)) <  0)) return;
 800ad54:	eb01 0208 	add.w	r2, r1, r8
 800ad58:	b292      	uxth	r2, r2
 800ad5a:	1e53      	subs	r3, r2, #1
 800ad5c:	b21b      	sxth	r3, r3
	if ((length <= 0) || (x < 0) || (x >= m_width) || (y >= m_height) || 
 800ad5e:	2b00      	cmp	r3, #0
 800ad60:	db22      	blt.n	800ada8 <LCD_DrawFastVLine+0x78>
		
	if (y < 0) { // Clip top
 800ad62:	2900      	cmp	r1, #0
		length += y;
 800ad64:	bfbc      	itt	lt
 800ad66:	fa0f f882 	sxthlt.w	r8, r2
		y = 0;
 800ad6a:	2100      	movlt	r1, #0
	}
	if (y2 >= m_height) { // Clip bottom
 800ad6c:	429c      	cmp	r4, r3
 800ad6e:	dc05      	bgt.n	800ad7c <LCD_DrawFastVLine+0x4c>
		y2 = m_height - 1;
 800ad70:	b2a4      	uxth	r4, r4
 800ad72:	1e63      	subs	r3, r4, #1
		length = y2 - y + 1;
 800ad74:	1a64      	subs	r4, r4, r1
		y2 = m_height - 1;
 800ad76:	b21b      	sxth	r3, r3
		length = y2 - y + 1;
 800ad78:	fa0f f884 	sxth.w	r8, r4
	}
	LCD_SetAddrWindow(x, y, x, y2);
 800ad7c:	b282      	uxth	r2, r0
 800ad7e:	4610      	mov	r0, r2
 800ad80:	b29b      	uxth	r3, r3
 800ad82:	b289      	uxth	r1, r1
 800ad84:	f7ff fee8 	bl	800ab58 <LCD_SetAddrWindow>
	LCD_Flood(color, length);
 800ad88:	4641      	mov	r1, r8
 800ad8a:	4638      	mov	r0, r7
 800ad8c:	f7ff fe58 	bl	800aa40 <LCD_Flood>
	LCD_SetAddrWindow(0, 0, m_width - 1, m_height - 1);
 800ad90:	8833      	ldrh	r3, [r6, #0]
 800ad92:	882a      	ldrh	r2, [r5, #0]
 800ad94:	3b01      	subs	r3, #1
 800ad96:	3a01      	subs	r2, #1
 800ad98:	2100      	movs	r1, #0
 800ad9a:	b29b      	uxth	r3, r3
 800ad9c:	b292      	uxth	r2, r2
 800ad9e:	4608      	mov	r0, r1
}
 800ada0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	LCD_SetAddrWindow(0, 0, m_width - 1, m_height - 1);
 800ada4:	f7ff bed8 	b.w	800ab58 <LCD_SetAddrWindow>
 800ada8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800adac:	200000ec 	.word	0x200000ec
 800adb0:	200000ee 	.word	0x200000ee

0800adb4 <LCD_FillRect>:
 * \param h				Height of the rectangle to draw
 * \param color			Color
 *
 * \return void
 */
void LCD_FillRect(int16_t x, int16_t y1, int16_t w, int16_t h, uint16_t color) {
 800adb4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	int16_t x2, y2;

	// Initial off-screen clipping
	if ((w <= 0) || (h <= 0) || (x >= m_width) || (y1 >= m_height)
 800adb8:	1e17      	subs	r7, r2, #0
void LCD_FillRect(int16_t x, int16_t y1, int16_t w, int16_t h, uint16_t color) {
 800adba:	f8bd 8020 	ldrh.w	r8, [sp, #32]
	if ((w <= 0) || (h <= 0) || (x >= m_width) || (y1 >= m_height)
 800adbe:	dd52      	ble.n	800ae66 <LCD_FillRect+0xb2>
 800adc0:	2b00      	cmp	r3, #0
 800adc2:	4699      	mov	r9, r3
 800adc4:	dd4f      	ble.n	800ae66 <LCD_FillRect+0xb2>
 800adc6:	4d29      	ldr	r5, [pc, #164]	; (800ae6c <LCD_FillRect+0xb8>)
 800adc8:	f9b5 e000 	ldrsh.w	lr, [r5]
 800adcc:	4586      	cmp	lr, r0
 800adce:	dd4a      	ble.n	800ae66 <LCD_FillRect+0xb2>
 800add0:	4e27      	ldr	r6, [pc, #156]	; (800ae70 <LCD_FillRect+0xbc>)
 800add2:	f9b6 4000 	ldrsh.w	r4, [r6]
 800add6:	428c      	cmp	r4, r1
 800add8:	dd45      	ble.n	800ae66 <LCD_FillRect+0xb2>
			|| ((x2 = x + w - 1) < 0) || ((y2 = y1 + h - 1) < 0))
 800adda:	eb00 0a07 	add.w	sl, r0, r7
 800adde:	fa1f fa8a 	uxth.w	sl, sl
 800ade2:	f10a 32ff 	add.w	r2, sl, #4294967295
 800ade6:	b212      	sxth	r2, r2
 800ade8:	2a00      	cmp	r2, #0
 800adea:	db3c      	blt.n	800ae66 <LCD_FillRect+0xb2>
 800adec:	eb01 0c03 	add.w	ip, r1, r3
 800adf0:	fa1f fc8c 	uxth.w	ip, ip
 800adf4:	f10c 33ff 	add.w	r3, ip, #4294967295
 800adf8:	b21b      	sxth	r3, r3
 800adfa:	2b00      	cmp	r3, #0
 800adfc:	db33      	blt.n	800ae66 <LCD_FillRect+0xb2>
		return;
	if (x < 0) { // Clip left
 800adfe:	2800      	cmp	r0, #0
		w += x;
 800ae00:	bfbc      	itt	lt
 800ae02:	fa0f f78a 	sxthlt.w	r7, sl
		x = 0;
 800ae06:	2000      	movlt	r0, #0
	}
	if (y1 < 0) { // Clip top
 800ae08:	2900      	cmp	r1, #0
		h += y1;
 800ae0a:	bfbc      	itt	lt
 800ae0c:	fa0f f98c 	sxthlt.w	r9, ip
		y1 = 0;
 800ae10:	2100      	movlt	r1, #0
	}
	if (x2 >= m_width) { // Clip right
 800ae12:	4596      	cmp	lr, r2
 800ae14:	dc08      	bgt.n	800ae28 <LCD_FillRect+0x74>
		x2 = m_width - 1;
 800ae16:	fa1f fe8e 	uxth.w	lr, lr
 800ae1a:	f10e 32ff 	add.w	r2, lr, #4294967295
		w = x2 - x + 1;
 800ae1e:	ebae 0e00 	sub.w	lr, lr, r0
		x2 = m_width - 1;
 800ae22:	b212      	sxth	r2, r2
		w = x2 - x + 1;
 800ae24:	fa0f f78e 	sxth.w	r7, lr
	}
	if (y2 >= m_height) { // Clip bottom
 800ae28:	429c      	cmp	r4, r3
 800ae2a:	dc05      	bgt.n	800ae38 <LCD_FillRect+0x84>
		y2 = m_height - 1;
 800ae2c:	b2a4      	uxth	r4, r4
 800ae2e:	1e63      	subs	r3, r4, #1
		h = y2 - y1 + 1;
 800ae30:	1a64      	subs	r4, r4, r1
		y2 = m_height - 1;
 800ae32:	b21b      	sxth	r3, r3
		h = y2 - y1 + 1;
 800ae34:	fa0f f984 	sxth.w	r9, r4
	}

	LCD_SetAddrWindow(x, y1, x2, y2);
 800ae38:	b29b      	uxth	r3, r3
 800ae3a:	b292      	uxth	r2, r2
 800ae3c:	b289      	uxth	r1, r1
 800ae3e:	b280      	uxth	r0, r0
 800ae40:	f7ff fe8a 	bl	800ab58 <LCD_SetAddrWindow>
	LCD_Flood(color, (uint32_t) w * (uint32_t) h);
 800ae44:	fb07 f109 	mul.w	r1, r7, r9
 800ae48:	4640      	mov	r0, r8
 800ae4a:	f7ff fdf9 	bl	800aa40 <LCD_Flood>
	LCD_SetAddrWindow(0, 0, m_width - 1, m_height - 1);
 800ae4e:	8833      	ldrh	r3, [r6, #0]
 800ae50:	882a      	ldrh	r2, [r5, #0]
 800ae52:	3b01      	subs	r3, #1
 800ae54:	3a01      	subs	r2, #1
 800ae56:	2100      	movs	r1, #0
 800ae58:	b29b      	uxth	r3, r3
 800ae5a:	b292      	uxth	r2, r2
 800ae5c:	4608      	mov	r0, r1
}
 800ae5e:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	LCD_SetAddrWindow(0, 0, m_width - 1, m_height - 1);
 800ae62:	f7ff be79 	b.w	800ab58 <LCD_SetAddrWindow>
 800ae66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ae6a:	bf00      	nop
 800ae6c:	200000ec 	.word	0x200000ec
 800ae70:	200000ee 	.word	0x200000ee

0800ae74 <LCD_DrawCircleHelper>:
 * \param cornername	Corner (1, 2, 3, 4)
 * \param color			Color
 *
 * \return void
 */
void LCD_DrawCircleHelper(int16_t x0, int16_t y0, int16_t r, uint8_t cornername, uint16_t color) {
 800ae74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae78:	469b      	mov	fp, r3
	int16_t f = 1 - r;
 800ae7a:	b293      	uxth	r3, r2
 800ae7c:	f1c3 0401 	rsb	r4, r3, #1
	int16_t ddF_x = 1;
	int16_t ddF_y = -2 * r;
 800ae80:	ebc3 33c3 	rsb	r3, r3, r3, lsl #15
void LCD_DrawCircleHelper(int16_t x0, int16_t y0, int16_t r, uint8_t cornername, uint16_t color) {
 800ae84:	b085      	sub	sp, #20
	int16_t ddF_y = -2 * r;
 800ae86:	005b      	lsls	r3, r3, #1
 800ae88:	b21b      	sxth	r3, r3
 800ae8a:	9301      	str	r3, [sp, #4]
	int16_t x = 0;
	int16_t y = r;

	while (x < y) {
 800ae8c:	2300      	movs	r3, #0
 800ae8e:	9300      	str	r3, [sp, #0]
void LCD_DrawCircleHelper(int16_t x0, int16_t y0, int16_t r, uint8_t cornername, uint16_t color) {
 800ae90:	f8bd 7038 	ldrh.w	r7, [sp, #56]	; 0x38
			f += ddF_y;
		}
		x++;
		ddF_x += 2;
		f += ddF_x;
		if (cornername & 0x4) {
 800ae94:	f00b 0304 	and.w	r3, fp, #4
void LCD_DrawCircleHelper(int16_t x0, int16_t y0, int16_t r, uint8_t cornername, uint16_t color) {
 800ae98:	468a      	mov	sl, r1
 800ae9a:	4615      	mov	r5, r2
	int16_t f = 1 - r;
 800ae9c:	b224      	sxth	r4, r4
		if (cornername & 0x4) {
 800ae9e:	9302      	str	r3, [sp, #8]
			LCD_DrawPixel(x0 + x, y0 + y, color);
 800aea0:	fa1f f880 	uxth.w	r8, r0
	while (x < y) {
 800aea4:	f9bd 3000 	ldrsh.w	r3, [sp]
 800aea8:	42ab      	cmp	r3, r5
 800aeaa:	db02      	blt.n	800aeb2 <LCD_DrawCircleHelper+0x3e>
		if (cornername & 0x1) {
			LCD_DrawPixel(x0 - y, y0 - x, color);
			LCD_DrawPixel(x0 - x, y0 - y, color);
		}
	}
}
 800aeac:	b005      	add	sp, #20
 800aeae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		if (f >= 0) {
 800aeb2:	2c00      	cmp	r4, #0
 800aeb4:	db08      	blt.n	800aec8 <LCD_DrawCircleHelper+0x54>
			ddF_y += 2;
 800aeb6:	9b01      	ldr	r3, [sp, #4]
 800aeb8:	3302      	adds	r3, #2
 800aeba:	b29b      	uxth	r3, r3
			y--;
 800aebc:	3d01      	subs	r5, #1
			ddF_y += 2;
 800aebe:	b21a      	sxth	r2, r3
			f += ddF_y;
 800aec0:	441c      	add	r4, r3
			y--;
 800aec2:	b22d      	sxth	r5, r5
			ddF_y += 2;
 800aec4:	9201      	str	r2, [sp, #4]
			f += ddF_y;
 800aec6:	b224      	sxth	r4, r4
 800aec8:	f8bd 6000 	ldrh.w	r6, [sp]
		if (cornername & 0x4) {
 800aecc:	9b02      	ldr	r3, [sp, #8]
		f += ddF_x;
 800aece:	eb04 0446 	add.w	r4, r4, r6, lsl #1
 800aed2:	3403      	adds	r4, #3
 800aed4:	b224      	sxth	r4, r4
		if (cornername & 0x4) {
 800aed6:	b1c3      	cbz	r3, 800af0a <LCD_DrawCircleHelper+0x96>
			LCD_DrawPixel(x0 + x, y0 + y, color);
 800aed8:	b2ab      	uxth	r3, r5
 800aeda:	fa1f f98a 	uxth.w	r9, sl
 800aede:	f108 0001 	add.w	r0, r8, #1
 800aee2:	eb09 0103 	add.w	r1, r9, r3
 800aee6:	4430      	add	r0, r6
 800aee8:	463a      	mov	r2, r7
 800aeea:	b209      	sxth	r1, r1
 800aeec:	b200      	sxth	r0, r0
 800aeee:	9303      	str	r3, [sp, #12]
 800aef0:	f7ff fd7a 	bl	800a9e8 <LCD_DrawPixel>
			LCD_DrawPixel(x0 + y, y0 + x, color);
 800aef4:	9b03      	ldr	r3, [sp, #12]
 800aef6:	f109 0101 	add.w	r1, r9, #1
 800aefa:	4431      	add	r1, r6
 800aefc:	eb08 0003 	add.w	r0, r8, r3
 800af00:	463a      	mov	r2, r7
 800af02:	b209      	sxth	r1, r1
 800af04:	b200      	sxth	r0, r0
 800af06:	f7ff fd6f 	bl	800a9e8 <LCD_DrawPixel>
		if (cornername & 0x2) {
 800af0a:	f01b 0f02 	tst.w	fp, #2
 800af0e:	d018      	beq.n	800af42 <LCD_DrawCircleHelper+0xce>
			LCD_DrawPixel(x0 + x, y0 - y, color);
 800af10:	b2ab      	uxth	r3, r5
 800af12:	fa1f f98a 	uxth.w	r9, sl
 800af16:	f108 0001 	add.w	r0, r8, #1
 800af1a:	eba9 0103 	sub.w	r1, r9, r3
 800af1e:	4430      	add	r0, r6
 800af20:	463a      	mov	r2, r7
 800af22:	b209      	sxth	r1, r1
 800af24:	b200      	sxth	r0, r0
 800af26:	9303      	str	r3, [sp, #12]
 800af28:	f7ff fd5e 	bl	800a9e8 <LCD_DrawPixel>
			LCD_DrawPixel(x0 + y, y0 - x, color);
 800af2c:	9b03      	ldr	r3, [sp, #12]
 800af2e:	f109 31ff 	add.w	r1, r9, #4294967295
 800af32:	1b89      	subs	r1, r1, r6
 800af34:	eb08 0003 	add.w	r0, r8, r3
 800af38:	463a      	mov	r2, r7
 800af3a:	b209      	sxth	r1, r1
 800af3c:	b200      	sxth	r0, r0
 800af3e:	f7ff fd53 	bl	800a9e8 <LCD_DrawPixel>
		if (cornername & 0x8) {
 800af42:	f01b 0f08 	tst.w	fp, #8
 800af46:	d01a      	beq.n	800af7e <LCD_DrawCircleHelper+0x10a>
			LCD_DrawPixel(x0 - y, y0 + x, color);
 800af48:	fa1f f38a 	uxth.w	r3, sl
 800af4c:	f103 0e01 	add.w	lr, r3, #1
 800af50:	fa1f f985 	uxth.w	r9, r5
 800af54:	44b6      	add	lr, r6
 800af56:	eba8 0009 	sub.w	r0, r8, r9
 800af5a:	463a      	mov	r2, r7
 800af5c:	fa0f f18e 	sxth.w	r1, lr
 800af60:	b200      	sxth	r0, r0
 800af62:	9303      	str	r3, [sp, #12]
 800af64:	f7ff fd40 	bl	800a9e8 <LCD_DrawPixel>
			LCD_DrawPixel(x0 - x, y0 + y, color);
 800af68:	9b03      	ldr	r3, [sp, #12]
 800af6a:	f108 30ff 	add.w	r0, r8, #4294967295
 800af6e:	eb09 0103 	add.w	r1, r9, r3
 800af72:	1b80      	subs	r0, r0, r6
 800af74:	463a      	mov	r2, r7
 800af76:	b209      	sxth	r1, r1
 800af78:	b200      	sxth	r0, r0
 800af7a:	f7ff fd35 	bl	800a9e8 <LCD_DrawPixel>
		if (cornername & 0x1) {
 800af7e:	f01b 0f01 	tst.w	fp, #1
 800af82:	d01a      	beq.n	800afba <LCD_DrawCircleHelper+0x146>
			LCD_DrawPixel(x0 - y, y0 - x, color);
 800af84:	fa1f f98a 	uxth.w	r9, sl
 800af88:	b2ab      	uxth	r3, r5
 800af8a:	f109 3eff 	add.w	lr, r9, #4294967295
 800af8e:	eba8 0003 	sub.w	r0, r8, r3
 800af92:	ebae 0e06 	sub.w	lr, lr, r6
 800af96:	463a      	mov	r2, r7
 800af98:	fa0f f18e 	sxth.w	r1, lr
 800af9c:	b200      	sxth	r0, r0
 800af9e:	9303      	str	r3, [sp, #12]
 800afa0:	f7ff fd22 	bl	800a9e8 <LCD_DrawPixel>
			LCD_DrawPixel(x0 - x, y0 - y, color);
 800afa4:	9b03      	ldr	r3, [sp, #12]
 800afa6:	f108 30ff 	add.w	r0, r8, #4294967295
 800afaa:	eba9 0103 	sub.w	r1, r9, r3
 800afae:	1b80      	subs	r0, r0, r6
 800afb0:	463a      	mov	r2, r7
 800afb2:	b209      	sxth	r1, r1
 800afb4:	b200      	sxth	r0, r0
 800afb6:	f7ff fd17 	bl	800a9e8 <LCD_DrawPixel>
 800afba:	9b00      	ldr	r3, [sp, #0]
 800afbc:	3301      	adds	r3, #1
 800afbe:	9300      	str	r3, [sp, #0]
 800afc0:	e770      	b.n	800aea4 <LCD_DrawCircleHelper+0x30>

0800afc2 <LCD_FillCircleHelper>:
 * \param delta			Delta
 * \param color			Color
 *
 * \return void
 */
void LCD_FillCircleHelper(int16_t x0, int16_t y0, int16_t r, uint8_t cornername, int16_t delta, uint16_t color) {
 800afc2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800afc6:	b089      	sub	sp, #36	; 0x24
 800afc8:	4614      	mov	r4, r2
 800afca:	9305      	str	r3, [sp, #20]
 800afcc:	f9bd 3048 	ldrsh.w	r3, [sp, #72]	; 0x48
 800afd0:	9306      	str	r3, [sp, #24]
	int16_t f = 1 - r;
 800afd2:	b293      	uxth	r3, r2
 800afd4:	f1c3 0701 	rsb	r7, r3, #1
	int16_t ddF_x = 1;
	int16_t ddF_y = -2 * r;
 800afd8:	ebc3 33c3 	rsb	r3, r3, r3, lsl #15
 800afdc:	005b      	lsls	r3, r3, #1
 800afde:	b21b      	sxth	r3, r3
 800afe0:	9303      	str	r3, [sp, #12]
	int16_t x = 0;
	int16_t y = r;

	while (x < y) {
 800afe2:	2300      	movs	r3, #0
 800afe4:	9301      	str	r3, [sp, #4]
		}
		x++;
		ddF_x += 2;
		f += ddF_x;

		if (cornername & 0x1) {
 800afe6:	9b05      	ldr	r3, [sp, #20]
void LCD_FillCircleHelper(int16_t x0, int16_t y0, int16_t r, uint8_t cornername, int16_t delta, uint16_t color) {
 800afe8:	f8bd 904c 	ldrh.w	r9, [sp, #76]	; 0x4c
 800afec:	9104      	str	r1, [sp, #16]
		if (cornername & 0x1) {
 800afee:	f003 0301 	and.w	r3, r3, #1
	int16_t f = 1 - r;
 800aff2:	b23f      	sxth	r7, r7
		if (cornername & 0x1) {
 800aff4:	9307      	str	r3, [sp, #28]
			LCD_DrawFastVLine(x0 + x, y0 - y, 2 * y + 1 + delta, color);
 800aff6:	fa1f fa80 	uxth.w	sl, r0
	while (x < y) {
 800affa:	f9bd 3004 	ldrsh.w	r3, [sp, #4]
 800affe:	42a3      	cmp	r3, r4
 800b000:	db02      	blt.n	800b008 <LCD_FillCircleHelper+0x46>
		if (cornername & 0x2) {
			LCD_DrawFastVLine(x0 - x, y0 - y, 2 * y + 1 + delta, color);
			LCD_DrawFastVLine(x0 - y, y0 - x, 2 * x + 1 + delta, color);
		}
	}
}
 800b002:	b009      	add	sp, #36	; 0x24
 800b004:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		if (f >= 0) {
 800b008:	2f00      	cmp	r7, #0
 800b00a:	db08      	blt.n	800b01e <LCD_FillCircleHelper+0x5c>
			ddF_y += 2;
 800b00c:	9b03      	ldr	r3, [sp, #12]
 800b00e:	3302      	adds	r3, #2
 800b010:	b29b      	uxth	r3, r3
			y--;
 800b012:	3c01      	subs	r4, #1
			ddF_y += 2;
 800b014:	b21a      	sxth	r2, r3
			f += ddF_y;
 800b016:	441f      	add	r7, r3
			y--;
 800b018:	b224      	sxth	r4, r4
			ddF_y += 2;
 800b01a:	9203      	str	r2, [sp, #12]
			f += ddF_y;
 800b01c:	b23f      	sxth	r7, r7
 800b01e:	f8bd 8004 	ldrh.w	r8, [sp, #4]
 800b022:	ea4f 0248 	mov.w	r2, r8, lsl #1
 800b026:	b293      	uxth	r3, r2
 800b028:	9302      	str	r3, [sp, #8]
		f += ddF_x;
 800b02a:	3303      	adds	r3, #3
 800b02c:	441f      	add	r7, r3
		if (cornername & 0x1) {
 800b02e:	9b07      	ldr	r3, [sp, #28]
		f += ddF_x;
 800b030:	b23f      	sxth	r7, r7
		if (cornername & 0x1) {
 800b032:	b30b      	cbz	r3, 800b078 <LCD_FillCircleHelper+0xb6>
			LCD_DrawFastVLine(x0 + x, y0 - y, 2 * y + 1 + delta, color);
 800b034:	f8bd b018 	ldrh.w	fp, [sp, #24]
 800b038:	f8bd 6010 	ldrh.w	r6, [sp, #16]
 800b03c:	b2a5      	uxth	r5, r4
 800b03e:	f10b 0201 	add.w	r2, fp, #1
 800b042:	f10a 0001 	add.w	r0, sl, #1
 800b046:	eb02 0245 	add.w	r2, r2, r5, lsl #1
 800b04a:	1b71      	subs	r1, r6, r5
 800b04c:	4440      	add	r0, r8
 800b04e:	464b      	mov	r3, r9
 800b050:	b212      	sxth	r2, r2
 800b052:	b209      	sxth	r1, r1
 800b054:	b200      	sxth	r0, r0
 800b056:	f7ff fe6b 	bl	800ad30 <LCD_DrawFastVLine>
			LCD_DrawFastVLine(x0 + y, y0 - x, 2 * x + 1 + delta, color);
 800b05a:	9b02      	ldr	r3, [sp, #8]
 800b05c:	f10b 0203 	add.w	r2, fp, #3
 800b060:	1e71      	subs	r1, r6, #1
 800b062:	441a      	add	r2, r3
 800b064:	eba1 0108 	sub.w	r1, r1, r8
 800b068:	eb0a 0005 	add.w	r0, sl, r5
 800b06c:	464b      	mov	r3, r9
 800b06e:	b212      	sxth	r2, r2
 800b070:	b209      	sxth	r1, r1
 800b072:	b200      	sxth	r0, r0
 800b074:	f7ff fe5c 	bl	800ad30 <LCD_DrawFastVLine>
		if (cornername & 0x2) {
 800b078:	9b05      	ldr	r3, [sp, #20]
 800b07a:	079b      	lsls	r3, r3, #30
 800b07c:	d523      	bpl.n	800b0c6 <LCD_FillCircleHelper+0x104>
			LCD_DrawFastVLine(x0 - x, y0 - y, 2 * y + 1 + delta, color);
 800b07e:	f8bd b018 	ldrh.w	fp, [sp, #24]
 800b082:	f8bd 5010 	ldrh.w	r5, [sp, #16]
 800b086:	b2a6      	uxth	r6, r4
 800b088:	f10b 0201 	add.w	r2, fp, #1
 800b08c:	f10a 30ff 	add.w	r0, sl, #4294967295
 800b090:	eb02 0246 	add.w	r2, r2, r6, lsl #1
 800b094:	1ba9      	subs	r1, r5, r6
 800b096:	eba0 0008 	sub.w	r0, r0, r8
 800b09a:	464b      	mov	r3, r9
 800b09c:	b212      	sxth	r2, r2
 800b09e:	b209      	sxth	r1, r1
 800b0a0:	b200      	sxth	r0, r0
 800b0a2:	f7ff fe45 	bl	800ad30 <LCD_DrawFastVLine>
			LCD_DrawFastVLine(x0 - y, y0 - x, 2 * x + 1 + delta, color);
 800b0a6:	9b02      	ldr	r3, [sp, #8]
 800b0a8:	f10b 0203 	add.w	r2, fp, #3
 800b0ac:	4413      	add	r3, r2
 800b0ae:	1e69      	subs	r1, r5, #1
 800b0b0:	461a      	mov	r2, r3
 800b0b2:	eba1 0108 	sub.w	r1, r1, r8
 800b0b6:	ebaa 0006 	sub.w	r0, sl, r6
 800b0ba:	464b      	mov	r3, r9
 800b0bc:	b212      	sxth	r2, r2
 800b0be:	b209      	sxth	r1, r1
 800b0c0:	b200      	sxth	r0, r0
 800b0c2:	f7ff fe35 	bl	800ad30 <LCD_DrawFastVLine>
 800b0c6:	9b01      	ldr	r3, [sp, #4]
 800b0c8:	3301      	adds	r3, #1
 800b0ca:	9301      	str	r3, [sp, #4]
 800b0cc:	e795      	b.n	800affa <LCD_FillCircleHelper+0x38>

0800b0ce <LCD_DrawRoundRect>:
 * \param r			Radius
 * \param color		Color
 *
 * \return void
 */
void LCD_DrawRoundRect(int16_t x, int16_t y, int16_t w, int16_t h, int16_t r, uint16_t color) {
 800b0ce:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b0d2:	b087      	sub	sp, #28
 800b0d4:	461d      	mov	r5, r3
 800b0d6:	f9bd 8040 	ldrsh.w	r8, [sp, #64]	; 0x40
 800b0da:	f8bd 6044 	ldrh.w	r6, [sp, #68]	; 0x44
	// smarter version
	LCD_DrawFastHLine(x + r, y, w - 2 * r, color); // Top
 800b0de:	fa1f f988 	uxth.w	r9, r8
 800b0e2:	b283      	uxth	r3, r0
 800b0e4:	9302      	str	r3, [sp, #8]
 800b0e6:	eb03 0709 	add.w	r7, r3, r9
 800b0ea:	b293      	uxth	r3, r2
 800b0ec:	9303      	str	r3, [sp, #12]
 800b0ee:	ea4f 0349 	mov.w	r3, r9, lsl #1
 800b0f2:	b29b      	uxth	r3, r3
 800b0f4:	9304      	str	r3, [sp, #16]
 800b0f6:	9a04      	ldr	r2, [sp, #16]
 800b0f8:	9b03      	ldr	r3, [sp, #12]
 800b0fa:	eba3 0a02 	sub.w	sl, r3, r2
 800b0fe:	b23f      	sxth	r7, r7
 800b100:	fa0f fa8a 	sxth.w	sl, sl
void LCD_DrawRoundRect(int16_t x, int16_t y, int16_t w, int16_t h, int16_t r, uint16_t color) {
 800b104:	4683      	mov	fp, r0
 800b106:	460c      	mov	r4, r1
	LCD_DrawFastHLine(x + r, y, w - 2 * r, color); // Top
 800b108:	4633      	mov	r3, r6
 800b10a:	4652      	mov	r2, sl
 800b10c:	4638      	mov	r0, r7
	LCD_DrawFastHLine(x + r, y + h - 1, w - 2 * r, color); // Bottom
 800b10e:	b2ad      	uxth	r5, r5
	LCD_DrawFastHLine(x + r, y, w - 2 * r, color); // Top
 800b110:	f7ff fdcc 	bl	800acac <LCD_DrawFastHLine>
	LCD_DrawFastHLine(x + r, y + h - 1, w - 2 * r, color); // Bottom
 800b114:	b2a4      	uxth	r4, r4
 800b116:	1e6b      	subs	r3, r5, #1
 800b118:	4423      	add	r3, r4
 800b11a:	b29b      	uxth	r3, r3
 800b11c:	9305      	str	r3, [sp, #20]
 800b11e:	4652      	mov	r2, sl
 800b120:	4633      	mov	r3, r6
 800b122:	f9bd 1014 	ldrsh.w	r1, [sp, #20]
 800b126:	4638      	mov	r0, r7
 800b128:	f7ff fdc0 	bl	800acac <LCD_DrawFastHLine>
	LCD_DrawFastVLine(x, y + r, h - 2 * r, color); // Left
 800b12c:	9b04      	ldr	r3, [sp, #16]
 800b12e:	444c      	add	r4, r9
 800b130:	1aed      	subs	r5, r5, r3
 800b132:	b224      	sxth	r4, r4
 800b134:	b22d      	sxth	r5, r5
 800b136:	4633      	mov	r3, r6
 800b138:	462a      	mov	r2, r5
 800b13a:	4621      	mov	r1, r4
 800b13c:	4658      	mov	r0, fp
 800b13e:	f7ff fdf7 	bl	800ad30 <LCD_DrawFastVLine>
	LCD_DrawFastVLine(x + w - 1, y + r, h - 2 * r, color); // Right
 800b142:	9b02      	ldr	r3, [sp, #8]
 800b144:	9a03      	ldr	r2, [sp, #12]
 800b146:	eb03 0a02 	add.w	sl, r3, r2
 800b14a:	fa1f fa8a 	uxth.w	sl, sl
 800b14e:	462a      	mov	r2, r5
 800b150:	f10a 30ff 	add.w	r0, sl, #4294967295
	// draw four corners
	LCD_DrawCircleHelper(x + r, y + r, r, 1, color);
	LCD_DrawCircleHelper(x + w - r - 1, y + r, r, 2, color);
 800b154:	ea6f 0509 	mvn.w	r5, r9
	LCD_DrawFastVLine(x + w - 1, y + r, h - 2 * r, color); // Right
 800b158:	4633      	mov	r3, r6
 800b15a:	4621      	mov	r1, r4
 800b15c:	b200      	sxth	r0, r0
	LCD_DrawCircleHelper(x + w - r - 1, y + r, r, 2, color);
 800b15e:	4455      	add	r5, sl
	LCD_DrawFastVLine(x + w - 1, y + r, h - 2 * r, color); // Right
 800b160:	f7ff fde6 	bl	800ad30 <LCD_DrawFastVLine>
	LCD_DrawCircleHelper(x + w - r - 1, y + r, r, 2, color);
 800b164:	b22d      	sxth	r5, r5
	LCD_DrawCircleHelper(x + r, y + r, r, 1, color);
 800b166:	4642      	mov	r2, r8
 800b168:	4621      	mov	r1, r4
 800b16a:	4638      	mov	r0, r7
 800b16c:	9600      	str	r6, [sp, #0]
 800b16e:	2301      	movs	r3, #1
 800b170:	f7ff fe80 	bl	800ae74 <LCD_DrawCircleHelper>
	LCD_DrawCircleHelper(x + w - r - 1, y + r, r, 2, color);
 800b174:	4642      	mov	r2, r8
 800b176:	4621      	mov	r1, r4
 800b178:	4628      	mov	r0, r5
 800b17a:	9600      	str	r6, [sp, #0]
 800b17c:	2302      	movs	r3, #2
 800b17e:	f7ff fe79 	bl	800ae74 <LCD_DrawCircleHelper>
	LCD_DrawCircleHelper(x + w - r - 1, y + h - r - 1, r, 4, color);
 800b182:	9b05      	ldr	r3, [sp, #20]
 800b184:	9600      	str	r6, [sp, #0]
 800b186:	eba3 0909 	sub.w	r9, r3, r9
 800b18a:	fa0f f989 	sxth.w	r9, r9
 800b18e:	4642      	mov	r2, r8
 800b190:	4649      	mov	r1, r9
 800b192:	4628      	mov	r0, r5
 800b194:	2304      	movs	r3, #4
 800b196:	f7ff fe6d 	bl	800ae74 <LCD_DrawCircleHelper>
	LCD_DrawCircleHelper(x + r, y + h - r - 1, r, 8, color);
 800b19a:	2308      	movs	r3, #8
 800b19c:	4642      	mov	r2, r8
 800b19e:	4649      	mov	r1, r9
 800b1a0:	4638      	mov	r0, r7
 800b1a2:	9610      	str	r6, [sp, #64]	; 0x40
}
 800b1a4:	b007      	add	sp, #28
 800b1a6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	LCD_DrawCircleHelper(x + r, y + h - r - 1, r, 8, color);
 800b1aa:	f7ff be63 	b.w	800ae74 <LCD_DrawCircleHelper>

0800b1ae <LCD_FillRoundRect>:
 * \param r				Radius
 * \param fillcolor		Color
 *
 * \return void
 */
void LCD_FillRoundRect(int16_t x, int16_t y, int16_t w, int16_t h, int16_t r, uint16_t color) {
 800b1ae:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b1b2:	b085      	sub	sp, #20
	// smarter version
	LCD_FillRect(x + r, y, w - 2 * r, h, color);
 800b1b4:	b285      	uxth	r5, r0
void LCD_FillRoundRect(int16_t x, int16_t y, int16_t w, int16_t h, int16_t r, uint16_t color) {
 800b1b6:	f9bd a038 	ldrsh.w	sl, [sp, #56]	; 0x38
 800b1ba:	f8bd b03c 	ldrh.w	fp, [sp, #60]	; 0x3c
	LCD_FillRect(x + r, y, w - 2 * r, h, color);
 800b1be:	f8cd b000 	str.w	fp, [sp]
 800b1c2:	fa1f f78a 	uxth.w	r7, sl
 800b1c6:	ea4f 0947 	mov.w	r9, r7, lsl #1
 800b1ca:	fa1f f882 	uxth.w	r8, r2
 800b1ce:	19ee      	adds	r6, r5, r7
 800b1d0:	fa1f f989 	uxth.w	r9, r9
 800b1d4:	b236      	sxth	r6, r6
 800b1d6:	eba8 0209 	sub.w	r2, r8, r9
 800b1da:	4630      	mov	r0, r6
 800b1dc:	b212      	sxth	r2, r2
void LCD_FillRoundRect(int16_t x, int16_t y, int16_t w, int16_t h, int16_t r, uint16_t color) {
 800b1de:	460c      	mov	r4, r1
 800b1e0:	9303      	str	r3, [sp, #12]
	LCD_FillRect(x + r, y, w - 2 * r, h, color);
 800b1e2:	f7ff fde7 	bl	800adb4 <LCD_FillRect>

	// draw four corners
	LCD_FillCircleHelper(x + w - r - 1, y + r, r, 1, h - 2 * r - 1, color);
 800b1e6:	9b03      	ldr	r3, [sp, #12]
 800b1e8:	f108 30ff 	add.w	r0, r8, #4294967295
 800b1ec:	3b01      	subs	r3, #1
 800b1ee:	443c      	add	r4, r7
 800b1f0:	eba3 0909 	sub.w	r9, r3, r9
 800b1f4:	4428      	add	r0, r5
 800b1f6:	b224      	sxth	r4, r4
 800b1f8:	fa0f f989 	sxth.w	r9, r9
 800b1fc:	1bc0      	subs	r0, r0, r7
 800b1fe:	4652      	mov	r2, sl
 800b200:	4621      	mov	r1, r4
 800b202:	e88d 0a00 	stmia.w	sp, {r9, fp}
 800b206:	2301      	movs	r3, #1
 800b208:	b200      	sxth	r0, r0
 800b20a:	f7ff feda 	bl	800afc2 <LCD_FillCircleHelper>
	LCD_FillCircleHelper(x + r, y + r, r, 2, h - 2 * r - 1, color);
 800b20e:	2302      	movs	r3, #2
 800b210:	4652      	mov	r2, sl
 800b212:	4621      	mov	r1, r4
 800b214:	4630      	mov	r0, r6
 800b216:	f8cd b03c 	str.w	fp, [sp, #60]	; 0x3c
 800b21a:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
}
 800b21e:	b005      	add	sp, #20
 800b220:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	LCD_FillCircleHelper(x + r, y + r, r, 2, h - 2 * r - 1, color);
 800b224:	f7ff becd 	b.w	800afc2 <LCD_FillCircleHelper>

0800b228 <LCD_DrawChar>:
 * \param bg		Background color
 * \param size		Character Size
 *
 * \return void
 */
void LCD_DrawChar(int16_t x, int16_t y, unsigned char c, uint16_t color, uint16_t bg, uint8_t fontindex) {
 800b228:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b22c:	b08b      	sub	sp, #44	; 0x2c
 800b22e:	9305      	str	r3, [sp, #20]
 800b230:	f8bd 3050 	ldrh.w	r3, [sp, #80]	; 0x50
 800b234:	9306      	str	r3, [sp, #24]
 800b236:	f89d 3054 	ldrb.w	r3, [sp, #84]	; 0x54
 800b23a:	9307      	str	r3, [sp, #28]
	uint32_t line = 0;

	height = fonts[fontindex]->Height;
	width = fonts[fontindex]->Width;

	if ((x >= m_width) || // Clip right
 800b23c:	4b47      	ldr	r3, [pc, #284]	; (800b35c <LCD_DrawChar+0x134>)
 800b23e:	f9b3 3000 	ldrsh.w	r3, [r3]
 800b242:	4283      	cmp	r3, r0
 800b244:	dd32      	ble.n	800b2ac <LCD_DrawChar+0x84>
		(y >= m_height) || // Clip bottom
 800b246:	4b46      	ldr	r3, [pc, #280]	; (800b360 <LCD_DrawChar+0x138>)
	if ((x >= m_width) || // Clip right
 800b248:	f9b3 3000 	ldrsh.w	r3, [r3]
 800b24c:	428b      	cmp	r3, r1
 800b24e:	460c      	mov	r4, r1
 800b250:	dd2c      	ble.n	800b2ac <LCD_DrawChar+0x84>
	height = fonts[fontindex]->Height;
 800b252:	9907      	ldr	r1, [sp, #28]
 800b254:	4b43      	ldr	r3, [pc, #268]	; (800b364 <LCD_DrawChar+0x13c>)
 800b256:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
	width = fonts[fontindex]->Width;
 800b25a:	f8b3 8004 	ldrh.w	r8, [r3, #4]
		((x + width - 1) < 0) || // Clip left
 800b25e:	eb00 0108 	add.w	r1, r0, r8
		(y >= m_height) || // Clip bottom
 800b262:	2900      	cmp	r1, #0
 800b264:	4682      	mov	sl, r0
 800b266:	dd21      	ble.n	800b2ac <LCD_DrawChar+0x84>
	height = fonts[fontindex]->Height;
 800b268:	88db      	ldrh	r3, [r3, #6]
 800b26a:	9304      	str	r3, [sp, #16]
		((y + height - 1) < 0))   // Clip top
 800b26c:	18e3      	adds	r3, r4, r3
		((x + width - 1) < 0) || // Clip left
 800b26e:	2b00      	cmp	r3, #0
 800b270:	dd1c      	ble.n	800b2ac <LCD_DrawChar+0x84>
		return;

	bytes = (width + 7) / 8;
	if (c < ' ') c = ' ';
 800b272:	f1a2 0320 	sub.w	r3, r2, #32
 800b276:	2b5e      	cmp	r3, #94	; 0x5e
 800b278:	bf88      	it	hi
 800b27a:	2220      	movhi	r2, #32
#ifndef USE_CP1251
	else if (c > '~') c = ' ';
#endif
	charindex = (c - ' ') * height * bytes;
 800b27c:	9b04      	ldr	r3, [sp, #16]
 800b27e:	f1a2 0520 	sub.w	r5, r2, #32
 800b282:	435d      	muls	r5, r3
	bytes = (width + 7) / 8;
 800b284:	f108 0707 	add.w	r7, r8, #7
		default:
			line = (pchar[0] << 16) | (pchar[1] << 8) | pchar[2];
			break;
		}
		if (m_scale) {
			for (uint32_t j = 0; j < width * 2; j+=2) {
 800b288:	ea4f 0348 	mov.w	r3, r8, lsl #1
	bytes = (width + 7) / 8;
 800b28c:	10ff      	asrs	r7, r7, #3
			for (uint32_t j = 0; j < width * 2; j+=2) {
 800b28e:	9309      	str	r3, [sp, #36]	; 0x24
	for (uint32_t i = 0; i < height; i++) {
 800b290:	2300      	movs	r3, #0
	offset = 8 * bytes - width;
 800b292:	ebc8 02c7 	rsb	r2, r8, r7, lsl #3
	for (uint32_t i = 0; i < height; i++) {
 800b296:	9303      	str	r3, [sp, #12]
				if (line & (1 << (width - j / 2 + offset - 1))) {
 800b298:	f108 33ff 	add.w	r3, r8, #4294967295
 800b29c:	fa53 f382 	uxtab	r3, r3, r2
	charindex = (c - ' ') * height * bytes;
 800b2a0:	437d      	muls	r5, r7
				if (line & (1 << (width - j / 2 + offset - 1))) {
 800b2a2:	9308      	str	r3, [sp, #32]
	for (uint32_t i = 0; i < height; i++) {
 800b2a4:	9b03      	ldr	r3, [sp, #12]
 800b2a6:	9a04      	ldr	r2, [sp, #16]
 800b2a8:	4293      	cmp	r3, r2
 800b2aa:	d302      	bcc.n	800b2b2 <LCD_DrawChar+0x8a>
				}
			}
			y++;
		}
	}
}
 800b2ac:	b00b      	add	sp, #44	; 0x2c
 800b2ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		pchar = ((uint8_t *) &fonts[fontindex]->table[charindex] + (width + 7) / 8 * i);
 800b2b2:	9a07      	ldr	r2, [sp, #28]
 800b2b4:	4b2b      	ldr	r3, [pc, #172]	; (800b364 <LCD_DrawChar+0x13c>)
 800b2b6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b2ba:	681b      	ldr	r3, [r3, #0]
		switch (bytes) {
 800b2bc:	2f01      	cmp	r7, #1
		pchar = ((uint8_t *) &fonts[fontindex]->table[charindex] + (width + 7) / 8 * i);
 800b2be:	eb03 0205 	add.w	r2, r3, r5
 800b2c2:	5d5e      	ldrb	r6, [r3, r5]
		switch (bytes) {
 800b2c4:	d004      	beq.n	800b2d0 <LCD_DrawChar+0xa8>
 800b2c6:	2f02      	cmp	r7, #2
 800b2c8:	7853      	ldrb	r3, [r2, #1]
 800b2ca:	d10b      	bne.n	800b2e4 <LCD_DrawChar+0xbc>
			line = (pchar[0] << 8) | pchar[1];
 800b2cc:	ea43 2606 	orr.w	r6, r3, r6, lsl #8
		if (m_scale) {
 800b2d0:	4b25      	ldr	r3, [pc, #148]	; (800b368 <LCD_DrawChar+0x140>)
 800b2d2:	781b      	ldrb	r3, [r3, #0]
 800b2d4:	b963      	cbnz	r3, 800b2f0 <LCD_DrawChar+0xc8>
 800b2d6:	469b      	mov	fp, r3
				if (line & (1 << (width - j + offset - 1))) {
 800b2d8:	f04f 0901 	mov.w	r9, #1
			for (uint32_t j = 0; j < width; j++) {
 800b2dc:	45c3      	cmp	fp, r8
 800b2de:	d32a      	bcc.n	800b336 <LCD_DrawChar+0x10e>
			y++;
 800b2e0:	3401      	adds	r4, #1
 800b2e2:	e00d      	b.n	800b300 <LCD_DrawChar+0xd8>
			line = (pchar[0] << 16) | (pchar[1] << 8) | pchar[2];
 800b2e4:	021b      	lsls	r3, r3, #8
 800b2e6:	ea43 4606 	orr.w	r6, r3, r6, lsl #16
 800b2ea:	7893      	ldrb	r3, [r2, #2]
 800b2ec:	431e      	orrs	r6, r3
			break;
 800b2ee:	e7ef      	b.n	800b2d0 <LCD_DrawChar+0xa8>
 800b2f0:	f04f 0900 	mov.w	r9, #0
				if (line & (1 << (width - j / 2 + offset - 1))) {
 800b2f4:	f04f 0b01 	mov.w	fp, #1
			for (uint32_t j = 0; j < width * 2; j+=2) {
 800b2f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b2fa:	4599      	cmp	r9, r3
 800b2fc:	d306      	bcc.n	800b30c <LCD_DrawChar+0xe4>
			y+=2;
 800b2fe:	3402      	adds	r4, #2
	for (uint32_t i = 0; i < height; i++) {
 800b300:	9b03      	ldr	r3, [sp, #12]
 800b302:	3301      	adds	r3, #1
			y++;
 800b304:	b224      	sxth	r4, r4
	for (uint32_t i = 0; i < height; i++) {
 800b306:	9303      	str	r3, [sp, #12]
 800b308:	443d      	add	r5, r7
 800b30a:	e7cb      	b.n	800b2a4 <LCD_DrawChar+0x7c>
				if (line & (1 << (width - j / 2 + offset - 1))) {
 800b30c:	9b08      	ldr	r3, [sp, #32]
 800b30e:	eba3 0359 	sub.w	r3, r3, r9, lsr #1
 800b312:	fa0b f303 	lsl.w	r3, fp, r3
 800b316:	4233      	tst	r3, r6
					LCD_FillRect(x + j, y, 2, 2, color);
 800b318:	bf14      	ite	ne
 800b31a:	9b05      	ldrne	r3, [sp, #20]
					LCD_FillRect(x + j, y, 2, 2, bg);
 800b31c:	9b06      	ldreq	r3, [sp, #24]
 800b31e:	9300      	str	r3, [sp, #0]
 800b320:	eb09 000a 	add.w	r0, r9, sl
 800b324:	2302      	movs	r3, #2
 800b326:	461a      	mov	r2, r3
 800b328:	4621      	mov	r1, r4
 800b32a:	b200      	sxth	r0, r0
 800b32c:	f7ff fd42 	bl	800adb4 <LCD_FillRect>
			for (uint32_t j = 0; j < width * 2; j+=2) {
 800b330:	f109 0902 	add.w	r9, r9, #2
 800b334:	e7e0      	b.n	800b2f8 <LCD_DrawChar+0xd0>
				if (line & (1 << (width - j + offset - 1))) {
 800b336:	9b08      	ldr	r3, [sp, #32]
 800b338:	eba3 030b 	sub.w	r3, r3, fp
 800b33c:	fa09 f303 	lsl.w	r3, r9, r3
 800b340:	4233      	tst	r3, r6
 800b342:	eb0a 000b 	add.w	r0, sl, fp
					LCD_DrawPixel((x + j), y, color);
 800b346:	bf14      	ite	ne
 800b348:	9a05      	ldrne	r2, [sp, #20]
					LCD_DrawPixel((x + j), y, bg);
 800b34a:	9a06      	ldreq	r2, [sp, #24]
 800b34c:	4621      	mov	r1, r4
 800b34e:	b200      	sxth	r0, r0
 800b350:	f7ff fb4a 	bl	800a9e8 <LCD_DrawPixel>
			for (uint32_t j = 0; j < width; j++) {
 800b354:	f10b 0b01 	add.w	fp, fp, #1
 800b358:	e7c0      	b.n	800b2dc <LCD_DrawChar+0xb4>
 800b35a:	bf00      	nop
 800b35c:	200000ec 	.word	0x200000ec
 800b360:	200000ee 	.word	0x200000ee
 800b364:	20000014 	.word	0x20000014
 800b368:	200000fb 	.word	0x200000fb

0800b36c <LCD_Printf>:
 * \param fmt	Format text
 * \param
 *
 * \return void
 */
void LCD_Printf(const char *fmt, ...) {
 800b36c:	b40f      	push	{r0, r1, r2, r3}
 800b36e:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b370:	b085      	sub	sp, #20
 800b372:	ab0a      	add	r3, sp, #40	; 0x28
	va_start(lst, fmt);
	vsnprintf(buf, sizeof(buf), fmt, lst);
	va_end(lst);
	
	volatile uint16_t height, width;
	height = fonts[m_font]->Height;
 800b374:	4e3c      	ldr	r6, [pc, #240]	; (800b468 <LCD_Printf+0xfc>)
void LCD_Printf(const char *fmt, ...) {
 800b376:	f853 2b04 	ldr.w	r2, [r3], #4
	vsnprintf(buf, sizeof(buf), fmt, lst);
 800b37a:	483c      	ldr	r0, [pc, #240]	; (800b46c <LCD_Printf+0x100>)
	va_start(lst, fmt);
 800b37c:	9303      	str	r3, [sp, #12]
	vsnprintf(buf, sizeof(buf), fmt, lst);
 800b37e:	f44f 7180 	mov.w	r1, #256	; 0x100
 800b382:	f001 fccb 	bl	800cd1c <vsnprintf_>
	height = fonts[m_font]->Height;
 800b386:	7832      	ldrb	r2, [r6, #0]
 800b388:	4b39      	ldr	r3, [pc, #228]	; (800b470 <LCD_Printf+0x104>)
 800b38a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b38e:	88da      	ldrh	r2, [r3, #6]
	width = fonts[m_font]->Width;
 800b390:	889b      	ldrh	r3, [r3, #4]
	height = fonts[m_font]->Height;
 800b392:	f8ad 2008 	strh.w	r2, [sp, #8]
	width = fonts[m_font]->Width;
 800b396:	f8ad 300a 	strh.w	r3, [sp, #10]
	if (m_scale) {
 800b39a:	4b36      	ldr	r3, [pc, #216]	; (800b474 <LCD_Printf+0x108>)
 800b39c:	781b      	ldrb	r3, [r3, #0]
 800b39e:	b16b      	cbz	r3, 800b3bc <LCD_Printf+0x50>
		height *= 2;
 800b3a0:	f8bd 3008 	ldrh.w	r3, [sp, #8]
 800b3a4:	b29b      	uxth	r3, r3
 800b3a6:	005b      	lsls	r3, r3, #1
 800b3a8:	b29b      	uxth	r3, r3
 800b3aa:	f8ad 3008 	strh.w	r3, [sp, #8]
		width *= 2;
 800b3ae:	f8bd 300a 	ldrh.w	r3, [sp, #10]
 800b3b2:	b29b      	uxth	r3, r3
 800b3b4:	005b      	lsls	r3, r3, #1
 800b3b6:	b29b      	uxth	r3, r3
 800b3b8:	f8ad 300a 	strh.w	r3, [sp, #10]
 800b3bc:	4f2e      	ldr	r7, [pc, #184]	; (800b478 <LCD_Printf+0x10c>)
 800b3be:	4c2f      	ldr	r4, [pc, #188]	; (800b47c <LCD_Printf+0x110>)
				LCD_SetAddrWindow(0, m_cursor_y, m_width - 1, m_cursor_y + height);
				LCD_Flood(m_textbgcolor, (long) m_width * height);
				LCD_SetAddrWindow(0, 0, m_width - 1, m_height - 1);
			}
#endif
			if (m_cursor_y >= (m_height - height)) {
 800b3c0:	4d2f      	ldr	r5, [pc, #188]	; (800b480 <LCD_Printf+0x114>)
	while (*p) {
 800b3c2:	f817 2f01 	ldrb.w	r2, [r7, #1]!
 800b3c6:	b922      	cbnz	r2, 800b3d2 <LCD_Printf+0x66>
				m_cursor_x = 0;
			}
		}
		p++;
	}
}
 800b3c8:	b005      	add	sp, #20
 800b3ca:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 800b3ce:	b004      	add	sp, #16
 800b3d0:	4770      	bx	lr
		if (*p == '\n') {
 800b3d2:	2a0a      	cmp	r2, #10
 800b3d4:	d106      	bne.n	800b3e4 <LCD_Printf+0x78>
				m_cursor_y += height;
 800b3d6:	882a      	ldrh	r2, [r5, #0]
 800b3d8:	f8bd 3008 	ldrh.w	r3, [sp, #8]
 800b3dc:	fa12 f383 	uxtah	r3, r2, r3
 800b3e0:	802b      	strh	r3, [r5, #0]
 800b3e2:	e001      	b.n	800b3e8 <LCD_Printf+0x7c>
		} else if (*p == '\r') {
 800b3e4:	2a0d      	cmp	r2, #13
 800b3e6:	d101      	bne.n	800b3ec <LCD_Printf+0x80>
				m_cursor_x = 0;
 800b3e8:	2300      	movs	r3, #0
 800b3ea:	e006      	b.n	800b3fa <LCD_Printf+0x8e>
		} else if (*p == '\t') {
 800b3ec:	2a09      	cmp	r2, #9
 800b3ee:	d106      	bne.n	800b3fe <LCD_Printf+0x92>
			m_cursor_x += width * 4;
 800b3f0:	f8bd 200a 	ldrh.w	r2, [sp, #10]
 800b3f4:	8823      	ldrh	r3, [r4, #0]
 800b3f6:	eb03 0382 	add.w	r3, r3, r2, lsl #2
				m_cursor_x = 0;
 800b3fa:	8023      	strh	r3, [r4, #0]
 800b3fc:	e7e1      	b.n	800b3c2 <LCD_Printf+0x56>
			if (m_cursor_y >= (m_height - height)) {
 800b3fe:	f8bd 3008 	ldrh.w	r3, [sp, #8]
 800b402:	f9b5 0000 	ldrsh.w	r0, [r5]
			LCD_DrawChar(m_cursor_x, m_cursor_y, *p, m_textcolor, m_textbgcolor, m_font);
 800b406:	f896 e000 	ldrb.w	lr, [r6]
			if (m_cursor_y >= (m_height - height)) {
 800b40a:	b299      	uxth	r1, r3
 800b40c:	4b1d      	ldr	r3, [pc, #116]	; (800b484 <LCD_Printf+0x118>)
 800b40e:	f9b3 3000 	ldrsh.w	r3, [r3]
 800b412:	1a5b      	subs	r3, r3, r1
 800b414:	4298      	cmp	r0, r3
				m_cursor_y = 0;
 800b416:	bfa4      	itt	ge
 800b418:	2300      	movge	r3, #0
 800b41a:	802b      	strhge	r3, [r5, #0]
			LCD_DrawChar(m_cursor_x, m_cursor_y, *p, m_textcolor, m_textbgcolor, m_font);
 800b41c:	4b1a      	ldr	r3, [pc, #104]	; (800b488 <LCD_Printf+0x11c>)
 800b41e:	f9b5 1000 	ldrsh.w	r1, [r5]
 800b422:	881b      	ldrh	r3, [r3, #0]
 800b424:	f8cd e004 	str.w	lr, [sp, #4]
 800b428:	f8df e068 	ldr.w	lr, [pc, #104]	; 800b494 <LCD_Printf+0x128>
 800b42c:	f9b4 0000 	ldrsh.w	r0, [r4]
 800b430:	f8be e000 	ldrh.w	lr, [lr]
 800b434:	f8cd e000 	str.w	lr, [sp]
 800b438:	f7ff fef6 	bl	800b228 <LCD_DrawChar>
			m_cursor_x += width;
 800b43c:	8822      	ldrh	r2, [r4, #0]
 800b43e:	f8bd 300a 	ldrh.w	r3, [sp, #10]
 800b442:	fa12 f383 	uxtah	r3, r2, r3
			if (m_wrap && (m_cursor_x > (m_width - width))) {
 800b446:	4a11      	ldr	r2, [pc, #68]	; (800b48c <LCD_Printf+0x120>)
 800b448:	7812      	ldrb	r2, [r2, #0]
			m_cursor_x += width;
 800b44a:	b21b      	sxth	r3, r3
 800b44c:	8023      	strh	r3, [r4, #0]
			if (m_wrap && (m_cursor_x > (m_width - width))) {
 800b44e:	2a00      	cmp	r2, #0
 800b450:	d0b7      	beq.n	800b3c2 <LCD_Printf+0x56>
 800b452:	f8bd 200a 	ldrh.w	r2, [sp, #10]
 800b456:	b291      	uxth	r1, r2
 800b458:	4a0d      	ldr	r2, [pc, #52]	; (800b490 <LCD_Printf+0x124>)
 800b45a:	f9b2 2000 	ldrsh.w	r2, [r2]
 800b45e:	1a52      	subs	r2, r2, r1
 800b460:	4293      	cmp	r3, r2
 800b462:	ddae      	ble.n	800b3c2 <LCD_Printf+0x56>
 800b464:	e7b7      	b.n	800b3d6 <LCD_Printf+0x6a>
 800b466:	bf00      	nop
 800b468:	200000f8 	.word	0x200000f8
 800b46c:	20000cfc 	.word	0x20000cfc
 800b470:	20000014 	.word	0x20000014
 800b474:	200000fb 	.word	0x200000fb
 800b478:	20000cfb 	.word	0x20000cfb
 800b47c:	200000f0 	.word	0x200000f0
 800b480:	200000f2 	.word	0x200000f2
 800b484:	200000ee 	.word	0x200000ee
 800b488:	200000f4 	.word	0x200000f4
 800b48c:	200000fa 	.word	0x200000fa
 800b490:	200000ec 	.word	0x200000ec
 800b494:	200000f6 	.word	0x200000f6

0800b498 <LCD_SetCursor>:
 * \param y		The y-coordinate
 *
 * \return void
 */
void LCD_SetCursor(uint16_t x, uint16_t y) {
	m_cursor_x = x;
 800b498:	4b02      	ldr	r3, [pc, #8]	; (800b4a4 <LCD_SetCursor+0xc>)
 800b49a:	8018      	strh	r0, [r3, #0]
	m_cursor_y = y;
 800b49c:	4b02      	ldr	r3, [pc, #8]	; (800b4a8 <LCD_SetCursor+0x10>)
 800b49e:	8019      	strh	r1, [r3, #0]
 800b4a0:	4770      	bx	lr
 800b4a2:	bf00      	nop
 800b4a4:	200000f0 	.word	0x200000f0
 800b4a8:	200000f2 	.word	0x200000f2

0800b4ac <LCD_SetTextSize>:
 */
void LCD_SetTextSize(uint8_t s) {
	if (s < 0) {
		m_font = 0;
	} else if (s >= fontsNum) {
		m_font = fontsNum - 1;
 800b4ac:	4b01      	ldr	r3, [pc, #4]	; (800b4b4 <LCD_SetTextSize+0x8>)
 800b4ae:	2200      	movs	r2, #0
 800b4b0:	701a      	strb	r2, [r3, #0]
 800b4b2:	4770      	bx	lr
 800b4b4:	200000f8 	.word	0x200000f8

0800b4b8 <LCD_SetTextColor>:
 * \param b		Background color
 *
 * \return void
 */
void LCD_SetTextColor(uint16_t c, uint16_t b) {
	m_textcolor = c;
 800b4b8:	4b02      	ldr	r3, [pc, #8]	; (800b4c4 <LCD_SetTextColor+0xc>)
 800b4ba:	8018      	strh	r0, [r3, #0]
	m_textbgcolor = b;
 800b4bc:	4b02      	ldr	r3, [pc, #8]	; (800b4c8 <LCD_SetTextColor+0x10>)
 800b4be:	8019      	strh	r1, [r3, #0]
 800b4c0:	4770      	bx	lr
 800b4c2:	bf00      	nop
 800b4c4:	200000f4 	.word	0x200000f4
 800b4c8:	200000f6 	.word	0x200000f6

0800b4cc <LCD_SetTextScaled>:
 * \param s		Scaling
 *
 * \return void
 */
void LCD_SetTextScaled(uint8_t s) {
	m_scale = s;
 800b4cc:	4b01      	ldr	r3, [pc, #4]	; (800b4d4 <LCD_SetTextScaled+0x8>)
 800b4ce:	7018      	strb	r0, [r3, #0]
 800b4d0:	4770      	bx	lr
 800b4d2:	bf00      	nop
 800b4d4:	200000fb 	.word	0x200000fb

0800b4d8 <_out_buffer>:
} out_fct_wrap_type;


// internal buffer output
static inline void _out_buffer(char character, void* buffer, size_t idx, size_t maxlen)
{
 800b4d8:	b480      	push	{r7}
 800b4da:	b085      	sub	sp, #20
 800b4dc:	af00      	add	r7, sp, #0
 800b4de:	60b9      	str	r1, [r7, #8]
 800b4e0:	607a      	str	r2, [r7, #4]
 800b4e2:	603b      	str	r3, [r7, #0]
 800b4e4:	4603      	mov	r3, r0
 800b4e6:	73fb      	strb	r3, [r7, #15]
  if (idx < maxlen) {
 800b4e8:	687a      	ldr	r2, [r7, #4]
 800b4ea:	683b      	ldr	r3, [r7, #0]
 800b4ec:	429a      	cmp	r2, r3
 800b4ee:	d204      	bcs.n	800b4fa <_out_buffer+0x22>
    ((char*)buffer)[idx] = character;
 800b4f0:	68ba      	ldr	r2, [r7, #8]
 800b4f2:	687b      	ldr	r3, [r7, #4]
 800b4f4:	4413      	add	r3, r2
 800b4f6:	7bfa      	ldrb	r2, [r7, #15]
 800b4f8:	701a      	strb	r2, [r3, #0]
  }
}
 800b4fa:	bf00      	nop
 800b4fc:	3714      	adds	r7, #20
 800b4fe:	46bd      	mov	sp, r7
 800b500:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b504:	4770      	bx	lr

0800b506 <_out_null>:


// internal null output
static inline void _out_null(char character, void* buffer, size_t idx, size_t maxlen)
{
 800b506:	b480      	push	{r7}
 800b508:	b085      	sub	sp, #20
 800b50a:	af00      	add	r7, sp, #0
 800b50c:	60b9      	str	r1, [r7, #8]
 800b50e:	607a      	str	r2, [r7, #4]
 800b510:	603b      	str	r3, [r7, #0]
 800b512:	4603      	mov	r3, r0
 800b514:	73fb      	strb	r3, [r7, #15]
  (void)character; (void)buffer; (void)idx; (void)maxlen;
}
 800b516:	bf00      	nop
 800b518:	3714      	adds	r7, #20
 800b51a:	46bd      	mov	sp, r7
 800b51c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b520:	4770      	bx	lr

0800b522 <_strnlen_s>:


// internal secure strlen
// \return The length of the string (excluding the terminating 0) limited by 'maxsize'
static inline unsigned int _strnlen_s(const char* str, size_t maxsize)
{
 800b522:	b480      	push	{r7}
 800b524:	b085      	sub	sp, #20
 800b526:	af00      	add	r7, sp, #0
 800b528:	6078      	str	r0, [r7, #4]
 800b52a:	6039      	str	r1, [r7, #0]
  const char* s;
  for (s = str; *s && maxsize--; ++s);
 800b52c:	687b      	ldr	r3, [r7, #4]
 800b52e:	60fb      	str	r3, [r7, #12]
 800b530:	e002      	b.n	800b538 <_strnlen_s+0x16>
 800b532:	68fb      	ldr	r3, [r7, #12]
 800b534:	3301      	adds	r3, #1
 800b536:	60fb      	str	r3, [r7, #12]
 800b538:	68fb      	ldr	r3, [r7, #12]
 800b53a:	781b      	ldrb	r3, [r3, #0]
 800b53c:	2b00      	cmp	r3, #0
 800b53e:	d004      	beq.n	800b54a <_strnlen_s+0x28>
 800b540:	683b      	ldr	r3, [r7, #0]
 800b542:	1e5a      	subs	r2, r3, #1
 800b544:	603a      	str	r2, [r7, #0]
 800b546:	2b00      	cmp	r3, #0
 800b548:	d1f3      	bne.n	800b532 <_strnlen_s+0x10>
  return (unsigned int)(s - str);
 800b54a:	68fa      	ldr	r2, [r7, #12]
 800b54c:	687b      	ldr	r3, [r7, #4]
 800b54e:	1ad3      	subs	r3, r2, r3
}
 800b550:	4618      	mov	r0, r3
 800b552:	3714      	adds	r7, #20
 800b554:	46bd      	mov	sp, r7
 800b556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b55a:	4770      	bx	lr

0800b55c <_is_digit>:


// internal test if char is a digit (0-9)
// \return true if char is a digit
static inline bool _is_digit(char ch)
{
 800b55c:	b480      	push	{r7}
 800b55e:	b083      	sub	sp, #12
 800b560:	af00      	add	r7, sp, #0
 800b562:	4603      	mov	r3, r0
 800b564:	71fb      	strb	r3, [r7, #7]
  return (ch >= '0') && (ch <= '9');
 800b566:	79fb      	ldrb	r3, [r7, #7]
 800b568:	2b2f      	cmp	r3, #47	; 0x2f
 800b56a:	d904      	bls.n	800b576 <_is_digit+0x1a>
 800b56c:	79fb      	ldrb	r3, [r7, #7]
 800b56e:	2b39      	cmp	r3, #57	; 0x39
 800b570:	d801      	bhi.n	800b576 <_is_digit+0x1a>
 800b572:	2301      	movs	r3, #1
 800b574:	e000      	b.n	800b578 <_is_digit+0x1c>
 800b576:	2300      	movs	r3, #0
 800b578:	f003 0301 	and.w	r3, r3, #1
 800b57c:	b2db      	uxtb	r3, r3
}
 800b57e:	4618      	mov	r0, r3
 800b580:	370c      	adds	r7, #12
 800b582:	46bd      	mov	sp, r7
 800b584:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b588:	4770      	bx	lr

0800b58a <_atoi>:


// internal ASCII string to unsigned int conversion
static unsigned int _atoi(const char** str)
{
 800b58a:	b580      	push	{r7, lr}
 800b58c:	b084      	sub	sp, #16
 800b58e:	af00      	add	r7, sp, #0
 800b590:	6078      	str	r0, [r7, #4]
  unsigned int i = 0U;
 800b592:	2300      	movs	r3, #0
 800b594:	60fb      	str	r3, [r7, #12]
  while (_is_digit(**str)) {
 800b596:	e00e      	b.n	800b5b6 <_atoi+0x2c>
    i = i * 10U + (unsigned int)(*((*str)++) - '0');
 800b598:	68fa      	ldr	r2, [r7, #12]
 800b59a:	4613      	mov	r3, r2
 800b59c:	009b      	lsls	r3, r3, #2
 800b59e:	4413      	add	r3, r2
 800b5a0:	005b      	lsls	r3, r3, #1
 800b5a2:	4618      	mov	r0, r3
 800b5a4:	687b      	ldr	r3, [r7, #4]
 800b5a6:	681b      	ldr	r3, [r3, #0]
 800b5a8:	1c59      	adds	r1, r3, #1
 800b5aa:	687a      	ldr	r2, [r7, #4]
 800b5ac:	6011      	str	r1, [r2, #0]
 800b5ae:	781b      	ldrb	r3, [r3, #0]
 800b5b0:	4403      	add	r3, r0
 800b5b2:	3b30      	subs	r3, #48	; 0x30
 800b5b4:	60fb      	str	r3, [r7, #12]
  while (_is_digit(**str)) {
 800b5b6:	687b      	ldr	r3, [r7, #4]
 800b5b8:	681b      	ldr	r3, [r3, #0]
 800b5ba:	781b      	ldrb	r3, [r3, #0]
 800b5bc:	4618      	mov	r0, r3
 800b5be:	f7ff ffcd 	bl	800b55c <_is_digit>
 800b5c2:	4603      	mov	r3, r0
 800b5c4:	2b00      	cmp	r3, #0
 800b5c6:	d1e7      	bne.n	800b598 <_atoi+0xe>
  }
  return i;
 800b5c8:	68fb      	ldr	r3, [r7, #12]
}
 800b5ca:	4618      	mov	r0, r3
 800b5cc:	3710      	adds	r7, #16
 800b5ce:	46bd      	mov	sp, r7
 800b5d0:	bd80      	pop	{r7, pc}

0800b5d2 <_out_rev>:


// output the specified string in reverse, taking care of any zero-padding
static size_t _out_rev(out_fct_type out, char* buffer, size_t idx, size_t maxlen, const char* buf, size_t len, unsigned int width, unsigned int flags)
{
 800b5d2:	b590      	push	{r4, r7, lr}
 800b5d4:	b087      	sub	sp, #28
 800b5d6:	af00      	add	r7, sp, #0
 800b5d8:	60f8      	str	r0, [r7, #12]
 800b5da:	60b9      	str	r1, [r7, #8]
 800b5dc:	607a      	str	r2, [r7, #4]
 800b5de:	603b      	str	r3, [r7, #0]
  const size_t start_idx = idx;
 800b5e0:	687b      	ldr	r3, [r7, #4]
 800b5e2:	613b      	str	r3, [r7, #16]

  // pad spaces up to given width
  if (!(flags & FLAGS_LEFT) && !(flags & FLAGS_ZEROPAD)) {
 800b5e4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b5e6:	f003 0302 	and.w	r3, r3, #2
 800b5ea:	2b00      	cmp	r3, #0
 800b5ec:	d125      	bne.n	800b63a <_out_rev+0x68>
 800b5ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b5f0:	f003 0301 	and.w	r3, r3, #1
 800b5f4:	2b00      	cmp	r3, #0
 800b5f6:	d120      	bne.n	800b63a <_out_rev+0x68>
    for (size_t i = len; i < width; i++) {
 800b5f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b5fa:	617b      	str	r3, [r7, #20]
 800b5fc:	e00a      	b.n	800b614 <_out_rev+0x42>
      out(' ', buffer, idx++, maxlen);
 800b5fe:	687a      	ldr	r2, [r7, #4]
 800b600:	1c53      	adds	r3, r2, #1
 800b602:	607b      	str	r3, [r7, #4]
 800b604:	68fc      	ldr	r4, [r7, #12]
 800b606:	683b      	ldr	r3, [r7, #0]
 800b608:	68b9      	ldr	r1, [r7, #8]
 800b60a:	2020      	movs	r0, #32
 800b60c:	47a0      	blx	r4
    for (size_t i = len; i < width; i++) {
 800b60e:	697b      	ldr	r3, [r7, #20]
 800b610:	3301      	adds	r3, #1
 800b612:	617b      	str	r3, [r7, #20]
 800b614:	697a      	ldr	r2, [r7, #20]
 800b616:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b618:	429a      	cmp	r2, r3
 800b61a:	d3f0      	bcc.n	800b5fe <_out_rev+0x2c>
    }
  }

  // reverse string
  while (len) {
 800b61c:	e00d      	b.n	800b63a <_out_rev+0x68>
    out(buf[--len], buffer, idx++, maxlen);
 800b61e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b620:	3b01      	subs	r3, #1
 800b622:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b624:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b626:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b628:	4413      	add	r3, r2
 800b62a:	7818      	ldrb	r0, [r3, #0]
 800b62c:	687a      	ldr	r2, [r7, #4]
 800b62e:	1c53      	adds	r3, r2, #1
 800b630:	607b      	str	r3, [r7, #4]
 800b632:	68fc      	ldr	r4, [r7, #12]
 800b634:	683b      	ldr	r3, [r7, #0]
 800b636:	68b9      	ldr	r1, [r7, #8]
 800b638:	47a0      	blx	r4
  while (len) {
 800b63a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b63c:	2b00      	cmp	r3, #0
 800b63e:	d1ee      	bne.n	800b61e <_out_rev+0x4c>
  }

  // append pad spaces up to given width
  if (flags & FLAGS_LEFT) {
 800b640:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b642:	f003 0302 	and.w	r3, r3, #2
 800b646:	2b00      	cmp	r3, #0
 800b648:	d00e      	beq.n	800b668 <_out_rev+0x96>
    while (idx - start_idx < width) {
 800b64a:	e007      	b.n	800b65c <_out_rev+0x8a>
      out(' ', buffer, idx++, maxlen);
 800b64c:	687a      	ldr	r2, [r7, #4]
 800b64e:	1c53      	adds	r3, r2, #1
 800b650:	607b      	str	r3, [r7, #4]
 800b652:	68fc      	ldr	r4, [r7, #12]
 800b654:	683b      	ldr	r3, [r7, #0]
 800b656:	68b9      	ldr	r1, [r7, #8]
 800b658:	2020      	movs	r0, #32
 800b65a:	47a0      	blx	r4
    while (idx - start_idx < width) {
 800b65c:	687a      	ldr	r2, [r7, #4]
 800b65e:	693b      	ldr	r3, [r7, #16]
 800b660:	1ad2      	subs	r2, r2, r3
 800b662:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b664:	429a      	cmp	r2, r3
 800b666:	d3f1      	bcc.n	800b64c <_out_rev+0x7a>
    }
  }

  return idx;
 800b668:	687b      	ldr	r3, [r7, #4]
}
 800b66a:	4618      	mov	r0, r3
 800b66c:	371c      	adds	r7, #28
 800b66e:	46bd      	mov	sp, r7
 800b670:	bd90      	pop	{r4, r7, pc}

0800b672 <_ntoa_format>:


// internal itoa format
static size_t _ntoa_format(out_fct_type out, char* buffer, size_t idx, size_t maxlen, char* buf, size_t len, bool negative, unsigned int base, unsigned int prec, unsigned int width, unsigned int flags)
{
 800b672:	b580      	push	{r7, lr}
 800b674:	b088      	sub	sp, #32
 800b676:	af04      	add	r7, sp, #16
 800b678:	60f8      	str	r0, [r7, #12]
 800b67a:	60b9      	str	r1, [r7, #8]
 800b67c:	607a      	str	r2, [r7, #4]
 800b67e:	603b      	str	r3, [r7, #0]
  // pad leading zeros
  if (!(flags & FLAGS_LEFT)) {
 800b680:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b682:	f003 0302 	and.w	r3, r3, #2
 800b686:	2b00      	cmp	r3, #0
 800b688:	d136      	bne.n	800b6f8 <_ntoa_format+0x86>
    if (width && (flags & FLAGS_ZEROPAD) && (negative || (flags & (FLAGS_PLUS | FLAGS_SPACE)))) {
 800b68a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b68c:	2b00      	cmp	r3, #0
 800b68e:	d018      	beq.n	800b6c2 <_ntoa_format+0x50>
 800b690:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b692:	f003 0301 	and.w	r3, r3, #1
 800b696:	2b00      	cmp	r3, #0
 800b698:	d013      	beq.n	800b6c2 <_ntoa_format+0x50>
 800b69a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800b69e:	2b00      	cmp	r3, #0
 800b6a0:	d104      	bne.n	800b6ac <_ntoa_format+0x3a>
 800b6a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b6a4:	f003 030c 	and.w	r3, r3, #12
 800b6a8:	2b00      	cmp	r3, #0
 800b6aa:	d00a      	beq.n	800b6c2 <_ntoa_format+0x50>
      width--;
 800b6ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b6ae:	3b01      	subs	r3, #1
 800b6b0:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    while ((len < prec) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 800b6b2:	e006      	b.n	800b6c2 <_ntoa_format+0x50>
      buf[len++] = '0';
 800b6b4:	69fb      	ldr	r3, [r7, #28]
 800b6b6:	1c5a      	adds	r2, r3, #1
 800b6b8:	61fa      	str	r2, [r7, #28]
 800b6ba:	69ba      	ldr	r2, [r7, #24]
 800b6bc:	4413      	add	r3, r2
 800b6be:	2230      	movs	r2, #48	; 0x30
 800b6c0:	701a      	strb	r2, [r3, #0]
    while ((len < prec) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 800b6c2:	69fa      	ldr	r2, [r7, #28]
 800b6c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b6c6:	429a      	cmp	r2, r3
 800b6c8:	d20a      	bcs.n	800b6e0 <_ntoa_format+0x6e>
 800b6ca:	69fb      	ldr	r3, [r7, #28]
 800b6cc:	2b1f      	cmp	r3, #31
 800b6ce:	d9f1      	bls.n	800b6b4 <_ntoa_format+0x42>
    }
    while ((flags & FLAGS_ZEROPAD) && (len < width) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 800b6d0:	e006      	b.n	800b6e0 <_ntoa_format+0x6e>
      buf[len++] = '0';
 800b6d2:	69fb      	ldr	r3, [r7, #28]
 800b6d4:	1c5a      	adds	r2, r3, #1
 800b6d6:	61fa      	str	r2, [r7, #28]
 800b6d8:	69ba      	ldr	r2, [r7, #24]
 800b6da:	4413      	add	r3, r2
 800b6dc:	2230      	movs	r2, #48	; 0x30
 800b6de:	701a      	strb	r2, [r3, #0]
    while ((flags & FLAGS_ZEROPAD) && (len < width) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 800b6e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b6e2:	f003 0301 	and.w	r3, r3, #1
 800b6e6:	2b00      	cmp	r3, #0
 800b6e8:	d006      	beq.n	800b6f8 <_ntoa_format+0x86>
 800b6ea:	69fa      	ldr	r2, [r7, #28]
 800b6ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b6ee:	429a      	cmp	r2, r3
 800b6f0:	d202      	bcs.n	800b6f8 <_ntoa_format+0x86>
 800b6f2:	69fb      	ldr	r3, [r7, #28]
 800b6f4:	2b1f      	cmp	r3, #31
 800b6f6:	d9ec      	bls.n	800b6d2 <_ntoa_format+0x60>
    }
  }

  // handle hash
  if (flags & FLAGS_HASH) {
 800b6f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b6fa:	f003 0310 	and.w	r3, r3, #16
 800b6fe:	2b00      	cmp	r3, #0
 800b700:	d058      	beq.n	800b7b4 <_ntoa_format+0x142>
    if (!(flags & FLAGS_PRECISION) && len && ((len == prec) || (len == width))) {
 800b702:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b704:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b708:	2b00      	cmp	r3, #0
 800b70a:	d116      	bne.n	800b73a <_ntoa_format+0xc8>
 800b70c:	69fb      	ldr	r3, [r7, #28]
 800b70e:	2b00      	cmp	r3, #0
 800b710:	d013      	beq.n	800b73a <_ntoa_format+0xc8>
 800b712:	69fa      	ldr	r2, [r7, #28]
 800b714:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b716:	429a      	cmp	r2, r3
 800b718:	d003      	beq.n	800b722 <_ntoa_format+0xb0>
 800b71a:	69fa      	ldr	r2, [r7, #28]
 800b71c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b71e:	429a      	cmp	r2, r3
 800b720:	d10b      	bne.n	800b73a <_ntoa_format+0xc8>
      len--;
 800b722:	69fb      	ldr	r3, [r7, #28]
 800b724:	3b01      	subs	r3, #1
 800b726:	61fb      	str	r3, [r7, #28]
      if (len && (base == 16U)) {
 800b728:	69fb      	ldr	r3, [r7, #28]
 800b72a:	2b00      	cmp	r3, #0
 800b72c:	d005      	beq.n	800b73a <_ntoa_format+0xc8>
 800b72e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b730:	2b10      	cmp	r3, #16
 800b732:	d102      	bne.n	800b73a <_ntoa_format+0xc8>
        len--;
 800b734:	69fb      	ldr	r3, [r7, #28]
 800b736:	3b01      	subs	r3, #1
 800b738:	61fb      	str	r3, [r7, #28]
      }
    }
    if ((base == 16U) && !(flags & FLAGS_UPPERCASE) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 800b73a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b73c:	2b10      	cmp	r3, #16
 800b73e:	d10f      	bne.n	800b760 <_ntoa_format+0xee>
 800b740:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b742:	f003 0320 	and.w	r3, r3, #32
 800b746:	2b00      	cmp	r3, #0
 800b748:	d10a      	bne.n	800b760 <_ntoa_format+0xee>
 800b74a:	69fb      	ldr	r3, [r7, #28]
 800b74c:	2b1f      	cmp	r3, #31
 800b74e:	d807      	bhi.n	800b760 <_ntoa_format+0xee>
      buf[len++] = 'x';
 800b750:	69fb      	ldr	r3, [r7, #28]
 800b752:	1c5a      	adds	r2, r3, #1
 800b754:	61fa      	str	r2, [r7, #28]
 800b756:	69ba      	ldr	r2, [r7, #24]
 800b758:	4413      	add	r3, r2
 800b75a:	2278      	movs	r2, #120	; 0x78
 800b75c:	701a      	strb	r2, [r3, #0]
 800b75e:	e01f      	b.n	800b7a0 <_ntoa_format+0x12e>
    }
    else if ((base == 16U) && (flags & FLAGS_UPPERCASE) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 800b760:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b762:	2b10      	cmp	r3, #16
 800b764:	d10f      	bne.n	800b786 <_ntoa_format+0x114>
 800b766:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b768:	f003 0320 	and.w	r3, r3, #32
 800b76c:	2b00      	cmp	r3, #0
 800b76e:	d00a      	beq.n	800b786 <_ntoa_format+0x114>
 800b770:	69fb      	ldr	r3, [r7, #28]
 800b772:	2b1f      	cmp	r3, #31
 800b774:	d807      	bhi.n	800b786 <_ntoa_format+0x114>
      buf[len++] = 'X';
 800b776:	69fb      	ldr	r3, [r7, #28]
 800b778:	1c5a      	adds	r2, r3, #1
 800b77a:	61fa      	str	r2, [r7, #28]
 800b77c:	69ba      	ldr	r2, [r7, #24]
 800b77e:	4413      	add	r3, r2
 800b780:	2258      	movs	r2, #88	; 0x58
 800b782:	701a      	strb	r2, [r3, #0]
 800b784:	e00c      	b.n	800b7a0 <_ntoa_format+0x12e>
    }
    else if ((base == 2U) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 800b786:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b788:	2b02      	cmp	r3, #2
 800b78a:	d109      	bne.n	800b7a0 <_ntoa_format+0x12e>
 800b78c:	69fb      	ldr	r3, [r7, #28]
 800b78e:	2b1f      	cmp	r3, #31
 800b790:	d806      	bhi.n	800b7a0 <_ntoa_format+0x12e>
      buf[len++] = 'b';
 800b792:	69fb      	ldr	r3, [r7, #28]
 800b794:	1c5a      	adds	r2, r3, #1
 800b796:	61fa      	str	r2, [r7, #28]
 800b798:	69ba      	ldr	r2, [r7, #24]
 800b79a:	4413      	add	r3, r2
 800b79c:	2262      	movs	r2, #98	; 0x62
 800b79e:	701a      	strb	r2, [r3, #0]
    }
    if (len < PRINTF_NTOA_BUFFER_SIZE) {
 800b7a0:	69fb      	ldr	r3, [r7, #28]
 800b7a2:	2b1f      	cmp	r3, #31
 800b7a4:	d806      	bhi.n	800b7b4 <_ntoa_format+0x142>
      buf[len++] = '0';
 800b7a6:	69fb      	ldr	r3, [r7, #28]
 800b7a8:	1c5a      	adds	r2, r3, #1
 800b7aa:	61fa      	str	r2, [r7, #28]
 800b7ac:	69ba      	ldr	r2, [r7, #24]
 800b7ae:	4413      	add	r3, r2
 800b7b0:	2230      	movs	r2, #48	; 0x30
 800b7b2:	701a      	strb	r2, [r3, #0]
    }
  }

  if (len < PRINTF_NTOA_BUFFER_SIZE) {
 800b7b4:	69fb      	ldr	r3, [r7, #28]
 800b7b6:	2b1f      	cmp	r3, #31
 800b7b8:	d824      	bhi.n	800b804 <_ntoa_format+0x192>
    if (negative) {
 800b7ba:	f897 3020 	ldrb.w	r3, [r7, #32]
 800b7be:	2b00      	cmp	r3, #0
 800b7c0:	d007      	beq.n	800b7d2 <_ntoa_format+0x160>
      buf[len++] = '-';
 800b7c2:	69fb      	ldr	r3, [r7, #28]
 800b7c4:	1c5a      	adds	r2, r3, #1
 800b7c6:	61fa      	str	r2, [r7, #28]
 800b7c8:	69ba      	ldr	r2, [r7, #24]
 800b7ca:	4413      	add	r3, r2
 800b7cc:	222d      	movs	r2, #45	; 0x2d
 800b7ce:	701a      	strb	r2, [r3, #0]
 800b7d0:	e018      	b.n	800b804 <_ntoa_format+0x192>
    }
    else if (flags & FLAGS_PLUS) {
 800b7d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b7d4:	f003 0304 	and.w	r3, r3, #4
 800b7d8:	2b00      	cmp	r3, #0
 800b7da:	d007      	beq.n	800b7ec <_ntoa_format+0x17a>
      buf[len++] = '+';  // ignore the space if the '+' exists
 800b7dc:	69fb      	ldr	r3, [r7, #28]
 800b7de:	1c5a      	adds	r2, r3, #1
 800b7e0:	61fa      	str	r2, [r7, #28]
 800b7e2:	69ba      	ldr	r2, [r7, #24]
 800b7e4:	4413      	add	r3, r2
 800b7e6:	222b      	movs	r2, #43	; 0x2b
 800b7e8:	701a      	strb	r2, [r3, #0]
 800b7ea:	e00b      	b.n	800b804 <_ntoa_format+0x192>
    }
    else if (flags & FLAGS_SPACE) {
 800b7ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b7ee:	f003 0308 	and.w	r3, r3, #8
 800b7f2:	2b00      	cmp	r3, #0
 800b7f4:	d006      	beq.n	800b804 <_ntoa_format+0x192>
      buf[len++] = ' ';
 800b7f6:	69fb      	ldr	r3, [r7, #28]
 800b7f8:	1c5a      	adds	r2, r3, #1
 800b7fa:	61fa      	str	r2, [r7, #28]
 800b7fc:	69ba      	ldr	r2, [r7, #24]
 800b7fe:	4413      	add	r3, r2
 800b800:	2220      	movs	r2, #32
 800b802:	701a      	strb	r2, [r3, #0]
    }
  }

  return _out_rev(out, buffer, idx, maxlen, buf, len, width, flags);
 800b804:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b806:	9303      	str	r3, [sp, #12]
 800b808:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b80a:	9302      	str	r3, [sp, #8]
 800b80c:	69fb      	ldr	r3, [r7, #28]
 800b80e:	9301      	str	r3, [sp, #4]
 800b810:	69bb      	ldr	r3, [r7, #24]
 800b812:	9300      	str	r3, [sp, #0]
 800b814:	683b      	ldr	r3, [r7, #0]
 800b816:	687a      	ldr	r2, [r7, #4]
 800b818:	68b9      	ldr	r1, [r7, #8]
 800b81a:	68f8      	ldr	r0, [r7, #12]
 800b81c:	f7ff fed9 	bl	800b5d2 <_out_rev>
 800b820:	4603      	mov	r3, r0
}
 800b822:	4618      	mov	r0, r3
 800b824:	3710      	adds	r7, #16
 800b826:	46bd      	mov	sp, r7
 800b828:	bd80      	pop	{r7, pc}

0800b82a <_ntoa_long>:


// internal itoa for 'long' type
static size_t _ntoa_long(out_fct_type out, char* buffer, size_t idx, size_t maxlen, unsigned long value, bool negative, unsigned long base, unsigned int prec, unsigned int width, unsigned int flags)
{
 800b82a:	b580      	push	{r7, lr}
 800b82c:	b096      	sub	sp, #88	; 0x58
 800b82e:	af08      	add	r7, sp, #32
 800b830:	60f8      	str	r0, [r7, #12]
 800b832:	60b9      	str	r1, [r7, #8]
 800b834:	607a      	str	r2, [r7, #4]
 800b836:	603b      	str	r3, [r7, #0]
  char buf[PRINTF_NTOA_BUFFER_SIZE];
  size_t len = 0U;
 800b838:	2300      	movs	r3, #0
 800b83a:	637b      	str	r3, [r7, #52]	; 0x34

  // no hash for 0 values
  if (!value) {
 800b83c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b83e:	2b00      	cmp	r3, #0
 800b840:	d103      	bne.n	800b84a <_ntoa_long+0x20>
    flags &= ~FLAGS_HASH;
 800b842:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800b844:	f023 0310 	bic.w	r3, r3, #16
 800b848:	657b      	str	r3, [r7, #84]	; 0x54
  }

  // write if precision != 0 and value is != 0
  if (!(flags & FLAGS_PRECISION) || value) {
 800b84a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800b84c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b850:	2b00      	cmp	r3, #0
 800b852:	d002      	beq.n	800b85a <_ntoa_long+0x30>
 800b854:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b856:	2b00      	cmp	r3, #0
 800b858:	d033      	beq.n	800b8c2 <_ntoa_long+0x98>
    do {
      const char digit = (char)(value % base);
 800b85a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b85c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800b85e:	fbb3 f2f2 	udiv	r2, r3, r2
 800b862:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800b864:	fb01 f202 	mul.w	r2, r1, r2
 800b868:	1a9b      	subs	r3, r3, r2
 800b86a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      buf[len++] = digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit - 10;
 800b86e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b870:	1c5a      	adds	r2, r3, #1
 800b872:	637a      	str	r2, [r7, #52]	; 0x34
 800b874:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 800b878:	2a09      	cmp	r2, #9
 800b87a:	d804      	bhi.n	800b886 <_ntoa_long+0x5c>
 800b87c:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 800b880:	3230      	adds	r2, #48	; 0x30
 800b882:	b2d2      	uxtb	r2, r2
 800b884:	e00d      	b.n	800b8a2 <_ntoa_long+0x78>
 800b886:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800b888:	f002 0220 	and.w	r2, r2, #32
 800b88c:	2a00      	cmp	r2, #0
 800b88e:	d001      	beq.n	800b894 <_ntoa_long+0x6a>
 800b890:	2141      	movs	r1, #65	; 0x41
 800b892:	e000      	b.n	800b896 <_ntoa_long+0x6c>
 800b894:	2161      	movs	r1, #97	; 0x61
 800b896:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 800b89a:	440a      	add	r2, r1
 800b89c:	b2d2      	uxtb	r2, r2
 800b89e:	3a0a      	subs	r2, #10
 800b8a0:	b2d2      	uxtb	r2, r2
 800b8a2:	f107 0138 	add.w	r1, r7, #56	; 0x38
 800b8a6:	440b      	add	r3, r1
 800b8a8:	f803 2c28 	strb.w	r2, [r3, #-40]
      value /= base;
 800b8ac:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800b8ae:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b8b0:	fbb2 f3f3 	udiv	r3, r2, r3
 800b8b4:	643b      	str	r3, [r7, #64]	; 0x40
    } while (value && (len < PRINTF_NTOA_BUFFER_SIZE));
 800b8b6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b8b8:	2b00      	cmp	r3, #0
 800b8ba:	d002      	beq.n	800b8c2 <_ntoa_long+0x98>
 800b8bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b8be:	2b1f      	cmp	r3, #31
 800b8c0:	d9cb      	bls.n	800b85a <_ntoa_long+0x30>
  }

  return _ntoa_format(out, buffer, idx, maxlen, buf, len, negative, (unsigned int)base, prec, width, flags);
 800b8c2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800b8c4:	9306      	str	r3, [sp, #24]
 800b8c6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b8c8:	9305      	str	r3, [sp, #20]
 800b8ca:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b8cc:	9304      	str	r3, [sp, #16]
 800b8ce:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b8d0:	9303      	str	r3, [sp, #12]
 800b8d2:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 800b8d6:	9302      	str	r3, [sp, #8]
 800b8d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b8da:	9301      	str	r3, [sp, #4]
 800b8dc:	f107 0310 	add.w	r3, r7, #16
 800b8e0:	9300      	str	r3, [sp, #0]
 800b8e2:	683b      	ldr	r3, [r7, #0]
 800b8e4:	687a      	ldr	r2, [r7, #4]
 800b8e6:	68b9      	ldr	r1, [r7, #8]
 800b8e8:	68f8      	ldr	r0, [r7, #12]
 800b8ea:	f7ff fec2 	bl	800b672 <_ntoa_format>
 800b8ee:	4603      	mov	r3, r0
}
 800b8f0:	4618      	mov	r0, r3
 800b8f2:	3738      	adds	r7, #56	; 0x38
 800b8f4:	46bd      	mov	sp, r7
 800b8f6:	bd80      	pop	{r7, pc}

0800b8f8 <_ntoa_long_long>:


// internal itoa for 'long long' type
#if defined(PRINTF_SUPPORT_LONG_LONG)
static size_t _ntoa_long_long(out_fct_type out, char* buffer, size_t idx, size_t maxlen, unsigned long long value, bool negative, unsigned long long base, unsigned int prec, unsigned int width, unsigned int flags)
{
 800b8f8:	b590      	push	{r4, r7, lr}
 800b8fa:	b097      	sub	sp, #92	; 0x5c
 800b8fc:	af08      	add	r7, sp, #32
 800b8fe:	60f8      	str	r0, [r7, #12]
 800b900:	60b9      	str	r1, [r7, #8]
 800b902:	607a      	str	r2, [r7, #4]
 800b904:	603b      	str	r3, [r7, #0]
  char buf[PRINTF_NTOA_BUFFER_SIZE];
  size_t len = 0U;
 800b906:	2300      	movs	r3, #0
 800b908:	637b      	str	r3, [r7, #52]	; 0x34

  // no hash for 0 values
  if (!value) {
 800b90a:	e9d7 3412 	ldrd	r3, r4, [r7, #72]	; 0x48
 800b90e:	4323      	orrs	r3, r4
 800b910:	d103      	bne.n	800b91a <_ntoa_long_long+0x22>
    flags &= ~FLAGS_HASH;
 800b912:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800b914:	f023 0310 	bic.w	r3, r3, #16
 800b918:	66bb      	str	r3, [r7, #104]	; 0x68
  }

  // write if precision != 0 and value is != 0
  if (!(flags & FLAGS_PRECISION) || value) {
 800b91a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800b91c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b920:	2b00      	cmp	r3, #0
 800b922:	d003      	beq.n	800b92c <_ntoa_long_long+0x34>
 800b924:	e9d7 3412 	ldrd	r3, r4, [r7, #72]	; 0x48
 800b928:	4323      	orrs	r3, r4
 800b92a:	d039      	beq.n	800b9a0 <_ntoa_long_long+0xa8>
    do {
      const char digit = (char)(value % base);
 800b92c:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800b930:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800b934:	f7f5 f948 	bl	8000bc8 <__aeabi_uldivmod>
 800b938:	461c      	mov	r4, r3
 800b93a:	4613      	mov	r3, r2
 800b93c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      buf[len++] = digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit - 10;
 800b940:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b942:	1c5a      	adds	r2, r3, #1
 800b944:	637a      	str	r2, [r7, #52]	; 0x34
 800b946:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 800b94a:	2a09      	cmp	r2, #9
 800b94c:	d804      	bhi.n	800b958 <_ntoa_long_long+0x60>
 800b94e:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 800b952:	3230      	adds	r2, #48	; 0x30
 800b954:	b2d2      	uxtb	r2, r2
 800b956:	e00d      	b.n	800b974 <_ntoa_long_long+0x7c>
 800b958:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800b95a:	f002 0220 	and.w	r2, r2, #32
 800b95e:	2a00      	cmp	r2, #0
 800b960:	d001      	beq.n	800b966 <_ntoa_long_long+0x6e>
 800b962:	2141      	movs	r1, #65	; 0x41
 800b964:	e000      	b.n	800b968 <_ntoa_long_long+0x70>
 800b966:	2161      	movs	r1, #97	; 0x61
 800b968:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 800b96c:	440a      	add	r2, r1
 800b96e:	b2d2      	uxtb	r2, r2
 800b970:	3a0a      	subs	r2, #10
 800b972:	b2d2      	uxtb	r2, r2
 800b974:	f107 0138 	add.w	r1, r7, #56	; 0x38
 800b978:	440b      	add	r3, r1
 800b97a:	f803 2c28 	strb.w	r2, [r3, #-40]
      value /= base;
 800b97e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800b982:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800b986:	f7f5 f91f 	bl	8000bc8 <__aeabi_uldivmod>
 800b98a:	4603      	mov	r3, r0
 800b98c:	460c      	mov	r4, r1
 800b98e:	e9c7 3412 	strd	r3, r4, [r7, #72]	; 0x48
    } while (value && (len < PRINTF_NTOA_BUFFER_SIZE));
 800b992:	e9d7 3412 	ldrd	r3, r4, [r7, #72]	; 0x48
 800b996:	4323      	orrs	r3, r4
 800b998:	d002      	beq.n	800b9a0 <_ntoa_long_long+0xa8>
 800b99a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b99c:	2b1f      	cmp	r3, #31
 800b99e:	d9c5      	bls.n	800b92c <_ntoa_long_long+0x34>
  }

  return _ntoa_format(out, buffer, idx, maxlen, buf, len, negative, (unsigned int)base, prec, width, flags);
 800b9a0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800b9a2:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800b9a4:	9206      	str	r2, [sp, #24]
 800b9a6:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800b9a8:	9205      	str	r2, [sp, #20]
 800b9aa:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800b9ac:	9204      	str	r2, [sp, #16]
 800b9ae:	9303      	str	r3, [sp, #12]
 800b9b0:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 800b9b4:	9302      	str	r3, [sp, #8]
 800b9b6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b9b8:	9301      	str	r3, [sp, #4]
 800b9ba:	f107 0310 	add.w	r3, r7, #16
 800b9be:	9300      	str	r3, [sp, #0]
 800b9c0:	683b      	ldr	r3, [r7, #0]
 800b9c2:	687a      	ldr	r2, [r7, #4]
 800b9c4:	68b9      	ldr	r1, [r7, #8]
 800b9c6:	68f8      	ldr	r0, [r7, #12]
 800b9c8:	f7ff fe53 	bl	800b672 <_ntoa_format>
 800b9cc:	4603      	mov	r3, r0
}
 800b9ce:	4618      	mov	r0, r3
 800b9d0:	373c      	adds	r7, #60	; 0x3c
 800b9d2:	46bd      	mov	sp, r7
 800b9d4:	bd90      	pop	{r4, r7, pc}
	...

0800b9d8 <_ftoa>:
#endif


// internal ftoa for fixed decimal floating point
static size_t _ftoa(out_fct_type out, char* buffer, size_t idx, size_t maxlen, double value, unsigned int prec, unsigned int width, unsigned int flags)
{
 800b9d8:	b590      	push	{r4, r7, lr}
 800b9da:	b09d      	sub	sp, #116	; 0x74
 800b9dc:	af04      	add	r7, sp, #16
 800b9de:	6178      	str	r0, [r7, #20]
 800b9e0:	6139      	str	r1, [r7, #16]
 800b9e2:	60fa      	str	r2, [r7, #12]
 800b9e4:	60bb      	str	r3, [r7, #8]
 800b9e6:	ed87 0b00 	vstr	d0, [r7]
  char buf[PRINTF_FTOA_BUFFER_SIZE];
  size_t len  = 0U;
 800b9ea:	2300      	movs	r3, #0
 800b9ec:	65fb      	str	r3, [r7, #92]	; 0x5c
  double diff = 0.0;
 800b9ee:	f04f 0300 	mov.w	r3, #0
 800b9f2:	f04f 0400 	mov.w	r4, #0
 800b9f6:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40

  // powers of 10
  static const double pow10[] = { 1, 10, 100, 1000, 10000, 100000, 1000000, 10000000, 100000000, 1000000000 };

  // test for special values
  if (value != value)
 800b9fa:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b9fe:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ba02:	f7f5 f801 	bl	8000a08 <__aeabi_dcmpeq>
 800ba06:	4603      	mov	r3, r0
 800ba08:	2b00      	cmp	r3, #0
 800ba0a:	d10f      	bne.n	800ba2c <_ftoa+0x54>
    return _out_rev(out, buffer, idx, maxlen, "nan", 3, width, flags);
 800ba0c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800ba0e:	9303      	str	r3, [sp, #12]
 800ba10:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800ba12:	9302      	str	r3, [sp, #8]
 800ba14:	2303      	movs	r3, #3
 800ba16:	9301      	str	r3, [sp, #4]
 800ba18:	4bad      	ldr	r3, [pc, #692]	; (800bcd0 <_ftoa+0x2f8>)
 800ba1a:	9300      	str	r3, [sp, #0]
 800ba1c:	68bb      	ldr	r3, [r7, #8]
 800ba1e:	68fa      	ldr	r2, [r7, #12]
 800ba20:	6939      	ldr	r1, [r7, #16]
 800ba22:	6978      	ldr	r0, [r7, #20]
 800ba24:	f7ff fdd5 	bl	800b5d2 <_out_rev>
 800ba28:	4603      	mov	r3, r0
 800ba2a:	e233      	b.n	800be94 <_ftoa+0x4bc>
  if (value < -DBL_MAX)
 800ba2c:	f04f 32ff 	mov.w	r2, #4294967295
 800ba30:	f46f 1380 	mvn.w	r3, #1048576	; 0x100000
 800ba34:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ba38:	f7f4 fff0 	bl	8000a1c <__aeabi_dcmplt>
 800ba3c:	4603      	mov	r3, r0
 800ba3e:	2b00      	cmp	r3, #0
 800ba40:	d00f      	beq.n	800ba62 <_ftoa+0x8a>
    return _out_rev(out, buffer, idx, maxlen, "fni-", 4, width, flags);
 800ba42:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800ba44:	9303      	str	r3, [sp, #12]
 800ba46:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800ba48:	9302      	str	r3, [sp, #8]
 800ba4a:	2304      	movs	r3, #4
 800ba4c:	9301      	str	r3, [sp, #4]
 800ba4e:	4ba1      	ldr	r3, [pc, #644]	; (800bcd4 <_ftoa+0x2fc>)
 800ba50:	9300      	str	r3, [sp, #0]
 800ba52:	68bb      	ldr	r3, [r7, #8]
 800ba54:	68fa      	ldr	r2, [r7, #12]
 800ba56:	6939      	ldr	r1, [r7, #16]
 800ba58:	6978      	ldr	r0, [r7, #20]
 800ba5a:	f7ff fdba 	bl	800b5d2 <_out_rev>
 800ba5e:	4603      	mov	r3, r0
 800ba60:	e218      	b.n	800be94 <_ftoa+0x4bc>
  if (value > DBL_MAX)
 800ba62:	f04f 32ff 	mov.w	r2, #4294967295
 800ba66:	4b9c      	ldr	r3, [pc, #624]	; (800bcd8 <_ftoa+0x300>)
 800ba68:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ba6c:	f7f4 fff4 	bl	8000a58 <__aeabi_dcmpgt>
 800ba70:	4603      	mov	r3, r0
 800ba72:	2b00      	cmp	r3, #0
 800ba74:	d01d      	beq.n	800bab2 <_ftoa+0xda>
    return _out_rev(out, buffer, idx, maxlen, (flags & FLAGS_PLUS) ? "fni+" : "fni", (flags & FLAGS_PLUS) ? 4U : 3U, width, flags);
 800ba76:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800ba78:	f003 0304 	and.w	r3, r3, #4
 800ba7c:	2b00      	cmp	r3, #0
 800ba7e:	d001      	beq.n	800ba84 <_ftoa+0xac>
 800ba80:	4b96      	ldr	r3, [pc, #600]	; (800bcdc <_ftoa+0x304>)
 800ba82:	e000      	b.n	800ba86 <_ftoa+0xae>
 800ba84:	4b96      	ldr	r3, [pc, #600]	; (800bce0 <_ftoa+0x308>)
 800ba86:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800ba88:	f002 0204 	and.w	r2, r2, #4
 800ba8c:	2a00      	cmp	r2, #0
 800ba8e:	d001      	beq.n	800ba94 <_ftoa+0xbc>
 800ba90:	2204      	movs	r2, #4
 800ba92:	e000      	b.n	800ba96 <_ftoa+0xbe>
 800ba94:	2203      	movs	r2, #3
 800ba96:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 800ba98:	9103      	str	r1, [sp, #12]
 800ba9a:	6f79      	ldr	r1, [r7, #116]	; 0x74
 800ba9c:	9102      	str	r1, [sp, #8]
 800ba9e:	9201      	str	r2, [sp, #4]
 800baa0:	9300      	str	r3, [sp, #0]
 800baa2:	68bb      	ldr	r3, [r7, #8]
 800baa4:	68fa      	ldr	r2, [r7, #12]
 800baa6:	6939      	ldr	r1, [r7, #16]
 800baa8:	6978      	ldr	r0, [r7, #20]
 800baaa:	f7ff fd92 	bl	800b5d2 <_out_rev>
 800baae:	4603      	mov	r3, r0
 800bab0:	e1f0      	b.n	800be94 <_ftoa+0x4bc>

  // test for very large values
  // standard printf behavior is to print EVERY whole number digit -- which could be 100s of characters overflowing your buffers == bad
  if ((value > PRINTF_MAX_FLOAT) || (value < -PRINTF_MAX_FLOAT)) {
 800bab2:	a383      	add	r3, pc, #524	; (adr r3, 800bcc0 <_ftoa+0x2e8>)
 800bab4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bab8:	e9d7 0100 	ldrd	r0, r1, [r7]
 800babc:	f7f4 ffcc 	bl	8000a58 <__aeabi_dcmpgt>
 800bac0:	4603      	mov	r3, r0
 800bac2:	2b00      	cmp	r3, #0
 800bac4:	d109      	bne.n	800bada <_ftoa+0x102>
 800bac6:	a380      	add	r3, pc, #512	; (adr r3, 800bcc8 <_ftoa+0x2f0>)
 800bac8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bacc:	e9d7 0100 	ldrd	r0, r1, [r7]
 800bad0:	f7f4 ffa4 	bl	8000a1c <__aeabi_dcmplt>
 800bad4:	4603      	mov	r3, r0
 800bad6:	2b00      	cmp	r3, #0
 800bad8:	d00f      	beq.n	800bafa <_ftoa+0x122>
#if defined(PRINTF_SUPPORT_EXPONENTIAL)
    return _etoa(out, buffer, idx, maxlen, value, prec, width, flags);
 800bada:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800badc:	9302      	str	r3, [sp, #8]
 800bade:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800bae0:	9301      	str	r3, [sp, #4]
 800bae2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800bae4:	9300      	str	r3, [sp, #0]
 800bae6:	ed97 0b00 	vldr	d0, [r7]
 800baea:	68bb      	ldr	r3, [r7, #8]
 800baec:	68fa      	ldr	r2, [r7, #12]
 800baee:	6939      	ldr	r1, [r7, #16]
 800baf0:	6978      	ldr	r0, [r7, #20]
 800baf2:	f000 f9d9 	bl	800bea8 <_etoa>
 800baf6:	4603      	mov	r3, r0
 800baf8:	e1cc      	b.n	800be94 <_ftoa+0x4bc>
    return 0U;
#endif
  }

  // test for negative
  bool negative = false;
 800bafa:	2300      	movs	r3, #0
 800bafc:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b
  if (value < 0) {
 800bb00:	f04f 0200 	mov.w	r2, #0
 800bb04:	f04f 0300 	mov.w	r3, #0
 800bb08:	e9d7 0100 	ldrd	r0, r1, [r7]
 800bb0c:	f7f4 ff86 	bl	8000a1c <__aeabi_dcmplt>
 800bb10:	4603      	mov	r3, r0
 800bb12:	2b00      	cmp	r3, #0
 800bb14:	d00e      	beq.n	800bb34 <_ftoa+0x15c>
    negative = true;
 800bb16:	2301      	movs	r3, #1
 800bb18:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b
    value = 0 - value;
 800bb1c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bb20:	f04f 0000 	mov.w	r0, #0
 800bb24:	f04f 0100 	mov.w	r1, #0
 800bb28:	f7f4 fb52 	bl	80001d0 <__aeabi_dsub>
 800bb2c:	4603      	mov	r3, r0
 800bb2e:	460c      	mov	r4, r1
 800bb30:	e887 0018 	stmia.w	r7, {r3, r4}
  }

  // set default precision, if not set explicitly
  if (!(flags & FLAGS_PRECISION)) {
 800bb34:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800bb36:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800bb3a:	2b00      	cmp	r3, #0
 800bb3c:	d10e      	bne.n	800bb5c <_ftoa+0x184>
    prec = PRINTF_DEFAULT_FLOAT_PRECISION;
 800bb3e:	2306      	movs	r3, #6
 800bb40:	673b      	str	r3, [r7, #112]	; 0x70
  }
  // limit precision to 9, cause a prec >= 10 can lead to overflow errors
  while ((len < PRINTF_FTOA_BUFFER_SIZE) && (prec > 9U)) {
 800bb42:	e00b      	b.n	800bb5c <_ftoa+0x184>
    buf[len++] = '0';
 800bb44:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800bb46:	1c5a      	adds	r2, r3, #1
 800bb48:	65fa      	str	r2, [r7, #92]	; 0x5c
 800bb4a:	f107 0260 	add.w	r2, r7, #96	; 0x60
 800bb4e:	4413      	add	r3, r2
 800bb50:	2230      	movs	r2, #48	; 0x30
 800bb52:	f803 2c48 	strb.w	r2, [r3, #-72]
    prec--;
 800bb56:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800bb58:	3b01      	subs	r3, #1
 800bb5a:	673b      	str	r3, [r7, #112]	; 0x70
  while ((len < PRINTF_FTOA_BUFFER_SIZE) && (prec > 9U)) {
 800bb5c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800bb5e:	2b1f      	cmp	r3, #31
 800bb60:	d802      	bhi.n	800bb68 <_ftoa+0x190>
 800bb62:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800bb64:	2b09      	cmp	r3, #9
 800bb66:	d8ed      	bhi.n	800bb44 <_ftoa+0x16c>
  }

  int whole = (int)value;
 800bb68:	e9d7 0100 	ldrd	r0, r1, [r7]
 800bb6c:	f7f4 ff94 	bl	8000a98 <__aeabi_d2iz>
 800bb70:	4603      	mov	r3, r0
 800bb72:	657b      	str	r3, [r7, #84]	; 0x54
  double tmp = (value - whole) * pow10[prec];
 800bb74:	6d78      	ldr	r0, [r7, #84]	; 0x54
 800bb76:	f7f4 fc79 	bl	800046c <__aeabi_i2d>
 800bb7a:	4603      	mov	r3, r0
 800bb7c:	460c      	mov	r4, r1
 800bb7e:	461a      	mov	r2, r3
 800bb80:	4623      	mov	r3, r4
 800bb82:	e9d7 0100 	ldrd	r0, r1, [r7]
 800bb86:	f7f4 fb23 	bl	80001d0 <__aeabi_dsub>
 800bb8a:	4603      	mov	r3, r0
 800bb8c:	460c      	mov	r4, r1
 800bb8e:	4618      	mov	r0, r3
 800bb90:	4621      	mov	r1, r4
 800bb92:	4a54      	ldr	r2, [pc, #336]	; (800bce4 <_ftoa+0x30c>)
 800bb94:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800bb96:	00db      	lsls	r3, r3, #3
 800bb98:	4413      	add	r3, r2
 800bb9a:	cb18      	ldmia	r3, {r3, r4}
 800bb9c:	461a      	mov	r2, r3
 800bb9e:	4623      	mov	r3, r4
 800bba0:	f7f4 fcca 	bl	8000538 <__aeabi_dmul>
 800bba4:	4603      	mov	r3, r0
 800bba6:	460c      	mov	r4, r1
 800bba8:	e9c7 340e 	strd	r3, r4, [r7, #56]	; 0x38
  unsigned long frac = (unsigned long)tmp;
 800bbac:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800bbb0:	f7f4 ff9a 	bl	8000ae8 <__aeabi_d2uiz>
 800bbb4:	4603      	mov	r3, r0
 800bbb6:	653b      	str	r3, [r7, #80]	; 0x50
  diff = tmp - frac;
 800bbb8:	6d38      	ldr	r0, [r7, #80]	; 0x50
 800bbba:	f7f4 fc47 	bl	800044c <__aeabi_ui2d>
 800bbbe:	4603      	mov	r3, r0
 800bbc0:	460c      	mov	r4, r1
 800bbc2:	461a      	mov	r2, r3
 800bbc4:	4623      	mov	r3, r4
 800bbc6:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800bbca:	f7f4 fb01 	bl	80001d0 <__aeabi_dsub>
 800bbce:	4603      	mov	r3, r0
 800bbd0:	460c      	mov	r4, r1
 800bbd2:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40

  if (diff > 0.5) {
 800bbd6:	f04f 0200 	mov.w	r2, #0
 800bbda:	4b43      	ldr	r3, [pc, #268]	; (800bce8 <_ftoa+0x310>)
 800bbdc:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 800bbe0:	f7f4 ff3a 	bl	8000a58 <__aeabi_dcmpgt>
 800bbe4:	4603      	mov	r3, r0
 800bbe6:	2b00      	cmp	r3, #0
 800bbe8:	d017      	beq.n	800bc1a <_ftoa+0x242>
    ++frac;
 800bbea:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800bbec:	3301      	adds	r3, #1
 800bbee:	653b      	str	r3, [r7, #80]	; 0x50
    // handle rollover, e.g. case 0.99 with prec 1 is 1.0
    if (frac >= pow10[prec]) {
 800bbf0:	6d38      	ldr	r0, [r7, #80]	; 0x50
 800bbf2:	f7f4 fc2b 	bl	800044c <__aeabi_ui2d>
 800bbf6:	4a3b      	ldr	r2, [pc, #236]	; (800bce4 <_ftoa+0x30c>)
 800bbf8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800bbfa:	00db      	lsls	r3, r3, #3
 800bbfc:	4413      	add	r3, r2
 800bbfe:	cb18      	ldmia	r3, {r3, r4}
 800bc00:	461a      	mov	r2, r3
 800bc02:	4623      	mov	r3, r4
 800bc04:	f7f4 ff1e 	bl	8000a44 <__aeabi_dcmpge>
 800bc08:	4603      	mov	r3, r0
 800bc0a:	2b00      	cmp	r3, #0
 800bc0c:	d01a      	beq.n	800bc44 <_ftoa+0x26c>
      frac = 0;
 800bc0e:	2300      	movs	r3, #0
 800bc10:	653b      	str	r3, [r7, #80]	; 0x50
      ++whole;
 800bc12:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800bc14:	3301      	adds	r3, #1
 800bc16:	657b      	str	r3, [r7, #84]	; 0x54
 800bc18:	e014      	b.n	800bc44 <_ftoa+0x26c>
    }
  }
  else if (diff < 0.5) {
 800bc1a:	f04f 0200 	mov.w	r2, #0
 800bc1e:	4b32      	ldr	r3, [pc, #200]	; (800bce8 <_ftoa+0x310>)
 800bc20:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 800bc24:	f7f4 fefa 	bl	8000a1c <__aeabi_dcmplt>
 800bc28:	4603      	mov	r3, r0
 800bc2a:	2b00      	cmp	r3, #0
 800bc2c:	d10a      	bne.n	800bc44 <_ftoa+0x26c>
  }
  else if ((frac == 0U) || (frac & 1U)) {
 800bc2e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800bc30:	2b00      	cmp	r3, #0
 800bc32:	d004      	beq.n	800bc3e <_ftoa+0x266>
 800bc34:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800bc36:	f003 0301 	and.w	r3, r3, #1
 800bc3a:	2b00      	cmp	r3, #0
 800bc3c:	d002      	beq.n	800bc44 <_ftoa+0x26c>
    // if halfway, round up if odd OR if last digit is 0
    ++frac;
 800bc3e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800bc40:	3301      	adds	r3, #1
 800bc42:	653b      	str	r3, [r7, #80]	; 0x50
  }

  if (prec == 0U) {
 800bc44:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800bc46:	2b00      	cmp	r3, #0
 800bc48:	d136      	bne.n	800bcb8 <_ftoa+0x2e0>
    diff = value - (double)whole;
 800bc4a:	6d78      	ldr	r0, [r7, #84]	; 0x54
 800bc4c:	f7f4 fc0e 	bl	800046c <__aeabi_i2d>
 800bc50:	4603      	mov	r3, r0
 800bc52:	460c      	mov	r4, r1
 800bc54:	461a      	mov	r2, r3
 800bc56:	4623      	mov	r3, r4
 800bc58:	e9d7 0100 	ldrd	r0, r1, [r7]
 800bc5c:	f7f4 fab8 	bl	80001d0 <__aeabi_dsub>
 800bc60:	4603      	mov	r3, r0
 800bc62:	460c      	mov	r4, r1
 800bc64:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40
    if ((!(diff < 0.5) || (diff > 0.5)) && (whole & 1)) {
 800bc68:	2301      	movs	r3, #1
 800bc6a:	461c      	mov	r4, r3
 800bc6c:	f04f 0200 	mov.w	r2, #0
 800bc70:	4b1d      	ldr	r3, [pc, #116]	; (800bce8 <_ftoa+0x310>)
 800bc72:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 800bc76:	f7f4 fed1 	bl	8000a1c <__aeabi_dcmplt>
 800bc7a:	4603      	mov	r3, r0
 800bc7c:	2b00      	cmp	r3, #0
 800bc7e:	d101      	bne.n	800bc84 <_ftoa+0x2ac>
 800bc80:	2300      	movs	r3, #0
 800bc82:	461c      	mov	r4, r3
 800bc84:	b2e3      	uxtb	r3, r4
 800bc86:	f083 0301 	eor.w	r3, r3, #1
 800bc8a:	b2db      	uxtb	r3, r3
 800bc8c:	2b00      	cmp	r3, #0
 800bc8e:	d109      	bne.n	800bca4 <_ftoa+0x2cc>
 800bc90:	f04f 0200 	mov.w	r2, #0
 800bc94:	4b14      	ldr	r3, [pc, #80]	; (800bce8 <_ftoa+0x310>)
 800bc96:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 800bc9a:	f7f4 fedd 	bl	8000a58 <__aeabi_dcmpgt>
 800bc9e:	4603      	mov	r3, r0
 800bca0:	2b00      	cmp	r3, #0
 800bca2:	d067      	beq.n	800bd74 <_ftoa+0x39c>
 800bca4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800bca6:	f003 0301 	and.w	r3, r3, #1
 800bcaa:	2b00      	cmp	r3, #0
 800bcac:	f000 8085 	beq.w	800bdba <_ftoa+0x3e2>
      // exactly 0.5 and ODD, then round up
      // 1.5 -> 2, but 2.5 -> 2
      ++whole;
 800bcb0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800bcb2:	3301      	adds	r3, #1
 800bcb4:	657b      	str	r3, [r7, #84]	; 0x54
 800bcb6:	e080      	b.n	800bdba <_ftoa+0x3e2>
    }
  }
  else {
    unsigned int count = prec;
 800bcb8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800bcba:	64fb      	str	r3, [r7, #76]	; 0x4c
    // now do fractional part, as an unsigned number
    while (len < PRINTF_FTOA_BUFFER_SIZE) {
 800bcbc:	e037      	b.n	800bd2e <_ftoa+0x356>
 800bcbe:	bf00      	nop
 800bcc0:	00000000 	.word	0x00000000
 800bcc4:	41cdcd65 	.word	0x41cdcd65
 800bcc8:	00000000 	.word	0x00000000
 800bccc:	c1cdcd65 	.word	0xc1cdcd65
 800bcd0:	0800d7ac 	.word	0x0800d7ac
 800bcd4:	0800d7b0 	.word	0x0800d7b0
 800bcd8:	7fefffff 	.word	0x7fefffff
 800bcdc:	0800d7b8 	.word	0x0800d7b8
 800bce0:	0800d7c0 	.word	0x0800d7c0
 800bce4:	0800ddc8 	.word	0x0800ddc8
 800bce8:	3fe00000 	.word	0x3fe00000
      --count;
 800bcec:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800bcee:	3b01      	subs	r3, #1
 800bcf0:	64fb      	str	r3, [r7, #76]	; 0x4c
      buf[len++] = (char)(48U + (frac % 10U));
 800bcf2:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800bcf4:	1c4b      	adds	r3, r1, #1
 800bcf6:	65fb      	str	r3, [r7, #92]	; 0x5c
 800bcf8:	6d38      	ldr	r0, [r7, #80]	; 0x50
 800bcfa:	4b68      	ldr	r3, [pc, #416]	; (800be9c <_ftoa+0x4c4>)
 800bcfc:	fba3 2300 	umull	r2, r3, r3, r0
 800bd00:	08da      	lsrs	r2, r3, #3
 800bd02:	4613      	mov	r3, r2
 800bd04:	009b      	lsls	r3, r3, #2
 800bd06:	4413      	add	r3, r2
 800bd08:	005b      	lsls	r3, r3, #1
 800bd0a:	1ac2      	subs	r2, r0, r3
 800bd0c:	b2d3      	uxtb	r3, r2
 800bd0e:	3330      	adds	r3, #48	; 0x30
 800bd10:	b2da      	uxtb	r2, r3
 800bd12:	f107 0360 	add.w	r3, r7, #96	; 0x60
 800bd16:	440b      	add	r3, r1
 800bd18:	f803 2c48 	strb.w	r2, [r3, #-72]
      if (!(frac /= 10U)) {
 800bd1c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800bd1e:	4a5f      	ldr	r2, [pc, #380]	; (800be9c <_ftoa+0x4c4>)
 800bd20:	fba2 2303 	umull	r2, r3, r2, r3
 800bd24:	08db      	lsrs	r3, r3, #3
 800bd26:	653b      	str	r3, [r7, #80]	; 0x50
 800bd28:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800bd2a:	2b00      	cmp	r3, #0
 800bd2c:	d003      	beq.n	800bd36 <_ftoa+0x35e>
    while (len < PRINTF_FTOA_BUFFER_SIZE) {
 800bd2e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800bd30:	2b1f      	cmp	r3, #31
 800bd32:	d9db      	bls.n	800bcec <_ftoa+0x314>
 800bd34:	e00a      	b.n	800bd4c <_ftoa+0x374>
        break;
 800bd36:	bf00      	nop
      }
    }
    // add extra 0s
    while ((len < PRINTF_FTOA_BUFFER_SIZE) && (count-- > 0U)) {
 800bd38:	e008      	b.n	800bd4c <_ftoa+0x374>
      buf[len++] = '0';
 800bd3a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800bd3c:	1c5a      	adds	r2, r3, #1
 800bd3e:	65fa      	str	r2, [r7, #92]	; 0x5c
 800bd40:	f107 0260 	add.w	r2, r7, #96	; 0x60
 800bd44:	4413      	add	r3, r2
 800bd46:	2230      	movs	r2, #48	; 0x30
 800bd48:	f803 2c48 	strb.w	r2, [r3, #-72]
    while ((len < PRINTF_FTOA_BUFFER_SIZE) && (count-- > 0U)) {
 800bd4c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800bd4e:	2b1f      	cmp	r3, #31
 800bd50:	d804      	bhi.n	800bd5c <_ftoa+0x384>
 800bd52:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800bd54:	1e5a      	subs	r2, r3, #1
 800bd56:	64fa      	str	r2, [r7, #76]	; 0x4c
 800bd58:	2b00      	cmp	r3, #0
 800bd5a:	d1ee      	bne.n	800bd3a <_ftoa+0x362>
    }
    if (len < PRINTF_FTOA_BUFFER_SIZE) {
 800bd5c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800bd5e:	2b1f      	cmp	r3, #31
 800bd60:	d82b      	bhi.n	800bdba <_ftoa+0x3e2>
      // add decimal
      buf[len++] = '.';
 800bd62:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800bd64:	1c5a      	adds	r2, r3, #1
 800bd66:	65fa      	str	r2, [r7, #92]	; 0x5c
 800bd68:	f107 0260 	add.w	r2, r7, #96	; 0x60
 800bd6c:	4413      	add	r3, r2
 800bd6e:	222e      	movs	r2, #46	; 0x2e
 800bd70:	f803 2c48 	strb.w	r2, [r3, #-72]
    }
  }

  // do whole part, number is reversed
  while (len < PRINTF_FTOA_BUFFER_SIZE) {
 800bd74:	e021      	b.n	800bdba <_ftoa+0x3e2>
    buf[len++] = (char)(48 + (whole % 10));
 800bd76:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 800bd78:	1c43      	adds	r3, r0, #1
 800bd7a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800bd7c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800bd7e:	4b48      	ldr	r3, [pc, #288]	; (800bea0 <_ftoa+0x4c8>)
 800bd80:	fb83 1302 	smull	r1, r3, r3, r2
 800bd84:	1099      	asrs	r1, r3, #2
 800bd86:	17d3      	asrs	r3, r2, #31
 800bd88:	1ac9      	subs	r1, r1, r3
 800bd8a:	460b      	mov	r3, r1
 800bd8c:	009b      	lsls	r3, r3, #2
 800bd8e:	440b      	add	r3, r1
 800bd90:	005b      	lsls	r3, r3, #1
 800bd92:	1ad1      	subs	r1, r2, r3
 800bd94:	b2cb      	uxtb	r3, r1
 800bd96:	3330      	adds	r3, #48	; 0x30
 800bd98:	b2da      	uxtb	r2, r3
 800bd9a:	f107 0360 	add.w	r3, r7, #96	; 0x60
 800bd9e:	4403      	add	r3, r0
 800bda0:	f803 2c48 	strb.w	r2, [r3, #-72]
    if (!(whole /= 10)) {
 800bda4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800bda6:	4a3e      	ldr	r2, [pc, #248]	; (800bea0 <_ftoa+0x4c8>)
 800bda8:	fb82 1203 	smull	r1, r2, r2, r3
 800bdac:	1092      	asrs	r2, r2, #2
 800bdae:	17db      	asrs	r3, r3, #31
 800bdb0:	1ad3      	subs	r3, r2, r3
 800bdb2:	657b      	str	r3, [r7, #84]	; 0x54
 800bdb4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800bdb6:	2b00      	cmp	r3, #0
 800bdb8:	d003      	beq.n	800bdc2 <_ftoa+0x3ea>
  while (len < PRINTF_FTOA_BUFFER_SIZE) {
 800bdba:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800bdbc:	2b1f      	cmp	r3, #31
 800bdbe:	d9da      	bls.n	800bd76 <_ftoa+0x39e>
 800bdc0:	e000      	b.n	800bdc4 <_ftoa+0x3ec>
      break;
 800bdc2:	bf00      	nop
    }
  }

  // pad leading zeros
  if (!(flags & FLAGS_LEFT) && (flags & FLAGS_ZEROPAD)) {
 800bdc4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800bdc6:	f003 0302 	and.w	r3, r3, #2
 800bdca:	2b00      	cmp	r3, #0
 800bdcc:	d124      	bne.n	800be18 <_ftoa+0x440>
 800bdce:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800bdd0:	f003 0301 	and.w	r3, r3, #1
 800bdd4:	2b00      	cmp	r3, #0
 800bdd6:	d01f      	beq.n	800be18 <_ftoa+0x440>
    if (width && (negative || (flags & (FLAGS_PLUS | FLAGS_SPACE)))) {
 800bdd8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800bdda:	2b00      	cmp	r3, #0
 800bddc:	d015      	beq.n	800be0a <_ftoa+0x432>
 800bdde:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 800bde2:	2b00      	cmp	r3, #0
 800bde4:	d104      	bne.n	800bdf0 <_ftoa+0x418>
 800bde6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800bde8:	f003 030c 	and.w	r3, r3, #12
 800bdec:	2b00      	cmp	r3, #0
 800bdee:	d00c      	beq.n	800be0a <_ftoa+0x432>
      width--;
 800bdf0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800bdf2:	3b01      	subs	r3, #1
 800bdf4:	677b      	str	r3, [r7, #116]	; 0x74
    }
    while ((len < width) && (len < PRINTF_FTOA_BUFFER_SIZE)) {
 800bdf6:	e008      	b.n	800be0a <_ftoa+0x432>
      buf[len++] = '0';
 800bdf8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800bdfa:	1c5a      	adds	r2, r3, #1
 800bdfc:	65fa      	str	r2, [r7, #92]	; 0x5c
 800bdfe:	f107 0260 	add.w	r2, r7, #96	; 0x60
 800be02:	4413      	add	r3, r2
 800be04:	2230      	movs	r2, #48	; 0x30
 800be06:	f803 2c48 	strb.w	r2, [r3, #-72]
    while ((len < width) && (len < PRINTF_FTOA_BUFFER_SIZE)) {
 800be0a:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800be0c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800be0e:	429a      	cmp	r2, r3
 800be10:	d202      	bcs.n	800be18 <_ftoa+0x440>
 800be12:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800be14:	2b1f      	cmp	r3, #31
 800be16:	d9ef      	bls.n	800bdf8 <_ftoa+0x420>
    }
  }

  if (len < PRINTF_FTOA_BUFFER_SIZE) {
 800be18:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800be1a:	2b1f      	cmp	r3, #31
 800be1c:	d82a      	bhi.n	800be74 <_ftoa+0x49c>
    if (negative) {
 800be1e:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 800be22:	2b00      	cmp	r3, #0
 800be24:	d009      	beq.n	800be3a <_ftoa+0x462>
      buf[len++] = '-';
 800be26:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800be28:	1c5a      	adds	r2, r3, #1
 800be2a:	65fa      	str	r2, [r7, #92]	; 0x5c
 800be2c:	f107 0260 	add.w	r2, r7, #96	; 0x60
 800be30:	4413      	add	r3, r2
 800be32:	222d      	movs	r2, #45	; 0x2d
 800be34:	f803 2c48 	strb.w	r2, [r3, #-72]
 800be38:	e01c      	b.n	800be74 <_ftoa+0x49c>
    }
    else if (flags & FLAGS_PLUS) {
 800be3a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800be3c:	f003 0304 	and.w	r3, r3, #4
 800be40:	2b00      	cmp	r3, #0
 800be42:	d009      	beq.n	800be58 <_ftoa+0x480>
      buf[len++] = '+';  // ignore the space if the '+' exists
 800be44:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800be46:	1c5a      	adds	r2, r3, #1
 800be48:	65fa      	str	r2, [r7, #92]	; 0x5c
 800be4a:	f107 0260 	add.w	r2, r7, #96	; 0x60
 800be4e:	4413      	add	r3, r2
 800be50:	222b      	movs	r2, #43	; 0x2b
 800be52:	f803 2c48 	strb.w	r2, [r3, #-72]
 800be56:	e00d      	b.n	800be74 <_ftoa+0x49c>
    }
    else if (flags & FLAGS_SPACE) {
 800be58:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800be5a:	f003 0308 	and.w	r3, r3, #8
 800be5e:	2b00      	cmp	r3, #0
 800be60:	d008      	beq.n	800be74 <_ftoa+0x49c>
      buf[len++] = ' ';
 800be62:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800be64:	1c5a      	adds	r2, r3, #1
 800be66:	65fa      	str	r2, [r7, #92]	; 0x5c
 800be68:	f107 0260 	add.w	r2, r7, #96	; 0x60
 800be6c:	4413      	add	r3, r2
 800be6e:	2220      	movs	r2, #32
 800be70:	f803 2c48 	strb.w	r2, [r3, #-72]
    }
  }

  return _out_rev(out, buffer, idx, maxlen, buf, len, width, flags);
 800be74:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800be76:	9303      	str	r3, [sp, #12]
 800be78:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800be7a:	9302      	str	r3, [sp, #8]
 800be7c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800be7e:	9301      	str	r3, [sp, #4]
 800be80:	f107 0318 	add.w	r3, r7, #24
 800be84:	9300      	str	r3, [sp, #0]
 800be86:	68bb      	ldr	r3, [r7, #8]
 800be88:	68fa      	ldr	r2, [r7, #12]
 800be8a:	6939      	ldr	r1, [r7, #16]
 800be8c:	6978      	ldr	r0, [r7, #20]
 800be8e:	f7ff fba0 	bl	800b5d2 <_out_rev>
 800be92:	4603      	mov	r3, r0
}
 800be94:	4618      	mov	r0, r3
 800be96:	3764      	adds	r7, #100	; 0x64
 800be98:	46bd      	mov	sp, r7
 800be9a:	bd90      	pop	{r4, r7, pc}
 800be9c:	cccccccd 	.word	0xcccccccd
 800bea0:	66666667 	.word	0x66666667
 800bea4:	00000000 	.word	0x00000000

0800bea8 <_etoa>:


#if defined(PRINTF_SUPPORT_EXPONENTIAL)
// internal ftoa variant for exponential floating-point type, contributed by Martijn Jasperse <m.jasperse@gmail.com>
static size_t _etoa(out_fct_type out, char* buffer, size_t idx, size_t maxlen, double value, unsigned int prec, unsigned int width, unsigned int flags)
{
 800bea8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800beac:	b09d      	sub	sp, #116	; 0x74
 800beae:	af06      	add	r7, sp, #24
 800beb0:	61f8      	str	r0, [r7, #28]
 800beb2:	61b9      	str	r1, [r7, #24]
 800beb4:	617a      	str	r2, [r7, #20]
 800beb6:	613b      	str	r3, [r7, #16]
 800beb8:	ed87 0b02 	vstr	d0, [r7, #8]
  // check for NaN and special values
  if ((value != value) || (value > DBL_MAX) || (value < -DBL_MAX)) {
 800bebc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800bec0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800bec4:	f7f4 fda0 	bl	8000a08 <__aeabi_dcmpeq>
 800bec8:	4603      	mov	r3, r0
 800beca:	2b00      	cmp	r3, #0
 800becc:	d014      	beq.n	800bef8 <_etoa+0x50>
 800bece:	f04f 32ff 	mov.w	r2, #4294967295
 800bed2:	4bbf      	ldr	r3, [pc, #764]	; (800c1d0 <_etoa+0x328>)
 800bed4:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800bed8:	f7f4 fdbe 	bl	8000a58 <__aeabi_dcmpgt>
 800bedc:	4603      	mov	r3, r0
 800bede:	2b00      	cmp	r3, #0
 800bee0:	d10a      	bne.n	800bef8 <_etoa+0x50>
 800bee2:	f04f 32ff 	mov.w	r2, #4294967295
 800bee6:	f46f 1380 	mvn.w	r3, #1048576	; 0x100000
 800beea:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800beee:	f7f4 fd95 	bl	8000a1c <__aeabi_dcmplt>
 800bef2:	4603      	mov	r3, r0
 800bef4:	2b00      	cmp	r3, #0
 800bef6:	d012      	beq.n	800bf1e <_etoa+0x76>
    return _ftoa(out, buffer, idx, maxlen, value, prec, width, flags);
 800bef8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800befc:	9302      	str	r3, [sp, #8]
 800befe:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800bf02:	9301      	str	r3, [sp, #4]
 800bf04:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800bf08:	9300      	str	r3, [sp, #0]
 800bf0a:	ed97 0b02 	vldr	d0, [r7, #8]
 800bf0e:	693b      	ldr	r3, [r7, #16]
 800bf10:	697a      	ldr	r2, [r7, #20]
 800bf12:	69b9      	ldr	r1, [r7, #24]
 800bf14:	69f8      	ldr	r0, [r7, #28]
 800bf16:	f7ff fd5f 	bl	800b9d8 <_ftoa>
 800bf1a:	4603      	mov	r3, r0
 800bf1c:	e23f      	b.n	800c39e <_etoa+0x4f6>
  }

  // determine the sign
  const bool negative = value < 0;
 800bf1e:	2301      	movs	r3, #1
 800bf20:	461e      	mov	r6, r3
 800bf22:	f04f 0200 	mov.w	r2, #0
 800bf26:	f04f 0300 	mov.w	r3, #0
 800bf2a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800bf2e:	f7f4 fd75 	bl	8000a1c <__aeabi_dcmplt>
 800bf32:	4603      	mov	r3, r0
 800bf34:	2b00      	cmp	r3, #0
 800bf36:	d101      	bne.n	800bf3c <_etoa+0x94>
 800bf38:	2300      	movs	r3, #0
 800bf3a:	461e      	mov	r6, r3
 800bf3c:	f887 604b 	strb.w	r6, [r7, #75]	; 0x4b
  if (negative) {
 800bf40:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 800bf44:	2b00      	cmp	r3, #0
 800bf46:	d005      	beq.n	800bf54 <_etoa+0xac>
    value = -value;
 800bf48:	68bb      	ldr	r3, [r7, #8]
 800bf4a:	60bb      	str	r3, [r7, #8]
 800bf4c:	68fb      	ldr	r3, [r7, #12]
 800bf4e:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 800bf52:	60fb      	str	r3, [r7, #12]
  }

  // default precision
  if (!(flags & FLAGS_PRECISION)) {
 800bf54:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800bf58:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800bf5c:	2b00      	cmp	r3, #0
 800bf5e:	d102      	bne.n	800bf66 <_etoa+0xbe>
    prec = PRINTF_DEFAULT_FLOAT_PRECISION;
 800bf60:	2306      	movs	r3, #6
 800bf62:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  union {
    uint64_t U;
    double   F;
  } conv;

  conv.F = value;
 800bf66:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800bf6a:	e9c7 2308 	strd	r2, r3, [r7, #32]
  int exp2 = (int)((conv.U >> 52U) & 0x07FFU) - 1023;           // effectively log2
 800bf6e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800bf72:	ea4f 5813 	mov.w	r8, r3, lsr #20
 800bf76:	f04f 0900 	mov.w	r9, #0
 800bf7a:	4643      	mov	r3, r8
 800bf7c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800bf80:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800bf84:	647b      	str	r3, [r7, #68]	; 0x44
  conv.U = (conv.U & ((1ULL << 52U) - 1U)) | (1023ULL << 52U);  // drop the exponent so conv.F is now in [1,2)
 800bf86:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800bf8a:	f04f 30ff 	mov.w	r0, #4294967295
 800bf8e:	4991      	ldr	r1, [pc, #580]	; (800c1d4 <_etoa+0x32c>)
 800bf90:	ea02 0200 	and.w	r2, r2, r0
 800bf94:	ea03 0301 	and.w	r3, r3, r1
 800bf98:	f04f 0000 	mov.w	r0, #0
 800bf9c:	498e      	ldr	r1, [pc, #568]	; (800c1d8 <_etoa+0x330>)
 800bf9e:	ea42 0200 	orr.w	r2, r2, r0
 800bfa2:	ea43 0301 	orr.w	r3, r3, r1
 800bfa6:	e9c7 2308 	strd	r2, r3, [r7, #32]
  // now approximate log10 from the log2 integer part and an expansion of ln around 1.5
  int expval = (int)(0.1760912590558 + exp2 * 0.301029995663981 + (conv.F - 1.5) * 0.289529654602168);
 800bfaa:	6c78      	ldr	r0, [r7, #68]	; 0x44
 800bfac:	f7f4 fa5e 	bl	800046c <__aeabi_i2d>
 800bfb0:	a37b      	add	r3, pc, #492	; (adr r3, 800c1a0 <_etoa+0x2f8>)
 800bfb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bfb6:	f7f4 fabf 	bl	8000538 <__aeabi_dmul>
 800bfba:	4602      	mov	r2, r0
 800bfbc:	460b      	mov	r3, r1
 800bfbe:	4610      	mov	r0, r2
 800bfc0:	4619      	mov	r1, r3
 800bfc2:	a379      	add	r3, pc, #484	; (adr r3, 800c1a8 <_etoa+0x300>)
 800bfc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bfc8:	f7f4 f904 	bl	80001d4 <__adddf3>
 800bfcc:	4602      	mov	r2, r0
 800bfce:	460b      	mov	r3, r1
 800bfd0:	4690      	mov	r8, r2
 800bfd2:	4699      	mov	r9, r3
 800bfd4:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800bfd8:	f04f 0200 	mov.w	r2, #0
 800bfdc:	4b7f      	ldr	r3, [pc, #508]	; (800c1dc <_etoa+0x334>)
 800bfde:	f7f4 f8f7 	bl	80001d0 <__aeabi_dsub>
 800bfe2:	4602      	mov	r2, r0
 800bfe4:	460b      	mov	r3, r1
 800bfe6:	4610      	mov	r0, r2
 800bfe8:	4619      	mov	r1, r3
 800bfea:	a371      	add	r3, pc, #452	; (adr r3, 800c1b0 <_etoa+0x308>)
 800bfec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bff0:	f7f4 faa2 	bl	8000538 <__aeabi_dmul>
 800bff4:	4602      	mov	r2, r0
 800bff6:	460b      	mov	r3, r1
 800bff8:	4640      	mov	r0, r8
 800bffa:	4649      	mov	r1, r9
 800bffc:	f7f4 f8ea 	bl	80001d4 <__adddf3>
 800c000:	4602      	mov	r2, r0
 800c002:	460b      	mov	r3, r1
 800c004:	4610      	mov	r0, r2
 800c006:	4619      	mov	r1, r3
 800c008:	f7f4 fd46 	bl	8000a98 <__aeabi_d2iz>
 800c00c:	4603      	mov	r3, r0
 800c00e:	657b      	str	r3, [r7, #84]	; 0x54
  // now we want to compute 10^expval but we want to be sure it won't overflow
  exp2 = (int)(expval * 3.321928094887362 + 0.5);
 800c010:	6d78      	ldr	r0, [r7, #84]	; 0x54
 800c012:	f7f4 fa2b 	bl	800046c <__aeabi_i2d>
 800c016:	a368      	add	r3, pc, #416	; (adr r3, 800c1b8 <_etoa+0x310>)
 800c018:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c01c:	f7f4 fa8c 	bl	8000538 <__aeabi_dmul>
 800c020:	4602      	mov	r2, r0
 800c022:	460b      	mov	r3, r1
 800c024:	4610      	mov	r0, r2
 800c026:	4619      	mov	r1, r3
 800c028:	f04f 0200 	mov.w	r2, #0
 800c02c:	4b6c      	ldr	r3, [pc, #432]	; (800c1e0 <_etoa+0x338>)
 800c02e:	f7f4 f8d1 	bl	80001d4 <__adddf3>
 800c032:	4602      	mov	r2, r0
 800c034:	460b      	mov	r3, r1
 800c036:	4610      	mov	r0, r2
 800c038:	4619      	mov	r1, r3
 800c03a:	f7f4 fd2d 	bl	8000a98 <__aeabi_d2iz>
 800c03e:	4603      	mov	r3, r0
 800c040:	647b      	str	r3, [r7, #68]	; 0x44
  const double z  = expval * 2.302585092994046 - exp2 * 0.6931471805599453;
 800c042:	6d78      	ldr	r0, [r7, #84]	; 0x54
 800c044:	f7f4 fa12 	bl	800046c <__aeabi_i2d>
 800c048:	a35d      	add	r3, pc, #372	; (adr r3, 800c1c0 <_etoa+0x318>)
 800c04a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c04e:	f7f4 fa73 	bl	8000538 <__aeabi_dmul>
 800c052:	4602      	mov	r2, r0
 800c054:	460b      	mov	r3, r1
 800c056:	4690      	mov	r8, r2
 800c058:	4699      	mov	r9, r3
 800c05a:	6c78      	ldr	r0, [r7, #68]	; 0x44
 800c05c:	f7f4 fa06 	bl	800046c <__aeabi_i2d>
 800c060:	a359      	add	r3, pc, #356	; (adr r3, 800c1c8 <_etoa+0x320>)
 800c062:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c066:	f7f4 fa67 	bl	8000538 <__aeabi_dmul>
 800c06a:	4602      	mov	r2, r0
 800c06c:	460b      	mov	r3, r1
 800c06e:	4640      	mov	r0, r8
 800c070:	4649      	mov	r1, r9
 800c072:	f7f4 f8ad 	bl	80001d0 <__aeabi_dsub>
 800c076:	4602      	mov	r2, r0
 800c078:	460b      	mov	r3, r1
 800c07a:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
  const double z2 = z * z;
 800c07e:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800c082:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800c086:	f7f4 fa57 	bl	8000538 <__aeabi_dmul>
 800c08a:	4602      	mov	r2, r0
 800c08c:	460b      	mov	r3, r1
 800c08e:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
  conv.U = (uint64_t)(exp2 + 1023) << 52U;
 800c092:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800c094:	f203 33ff 	addw	r3, r3, #1023	; 0x3ff
 800c098:	461a      	mov	r2, r3
 800c09a:	ea4f 73e2 	mov.w	r3, r2, asr #31
 800c09e:	0515      	lsls	r5, r2, #20
 800c0a0:	2400      	movs	r4, #0
 800c0a2:	e9c7 4508 	strd	r4, r5, [r7, #32]
  // compute exp(z) using continued fractions, see https://en.wikipedia.org/wiki/Exponential_function#Continued_fractions_for_ex
  conv.F *= 1 + 2 * z / (2 - z + (z2 / (6 + (z2 / (10 + z2 / 14)))));
 800c0a6:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 800c0aa:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800c0ae:	4602      	mov	r2, r0
 800c0b0:	460b      	mov	r3, r1
 800c0b2:	f7f4 f88f 	bl	80001d4 <__adddf3>
 800c0b6:	4602      	mov	r2, r0
 800c0b8:	460b      	mov	r3, r1
 800c0ba:	4690      	mov	r8, r2
 800c0bc:	4699      	mov	r9, r3
 800c0be:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800c0c2:	f04f 0000 	mov.w	r0, #0
 800c0c6:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800c0ca:	f7f4 f881 	bl	80001d0 <__aeabi_dsub>
 800c0ce:	4602      	mov	r2, r0
 800c0d0:	460b      	mov	r3, r1
 800c0d2:	4692      	mov	sl, r2
 800c0d4:	469b      	mov	fp, r3
 800c0d6:	f04f 0200 	mov.w	r2, #0
 800c0da:	4b42      	ldr	r3, [pc, #264]	; (800c1e4 <_etoa+0x33c>)
 800c0dc:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 800c0e0:	f7f4 fb54 	bl	800078c <__aeabi_ddiv>
 800c0e4:	4602      	mov	r2, r0
 800c0e6:	460b      	mov	r3, r1
 800c0e8:	4610      	mov	r0, r2
 800c0ea:	4619      	mov	r1, r3
 800c0ec:	f04f 0200 	mov.w	r2, #0
 800c0f0:	4b3d      	ldr	r3, [pc, #244]	; (800c1e8 <_etoa+0x340>)
 800c0f2:	f7f4 f86f 	bl	80001d4 <__adddf3>
 800c0f6:	4602      	mov	r2, r0
 800c0f8:	460b      	mov	r3, r1
 800c0fa:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 800c0fe:	f7f4 fb45 	bl	800078c <__aeabi_ddiv>
 800c102:	4602      	mov	r2, r0
 800c104:	460b      	mov	r3, r1
 800c106:	4610      	mov	r0, r2
 800c108:	4619      	mov	r1, r3
 800c10a:	f04f 0200 	mov.w	r2, #0
 800c10e:	4b37      	ldr	r3, [pc, #220]	; (800c1ec <_etoa+0x344>)
 800c110:	f7f4 f860 	bl	80001d4 <__adddf3>
 800c114:	4602      	mov	r2, r0
 800c116:	460b      	mov	r3, r1
 800c118:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 800c11c:	f7f4 fb36 	bl	800078c <__aeabi_ddiv>
 800c120:	4602      	mov	r2, r0
 800c122:	460b      	mov	r3, r1
 800c124:	4650      	mov	r0, sl
 800c126:	4659      	mov	r1, fp
 800c128:	f7f4 f854 	bl	80001d4 <__adddf3>
 800c12c:	4602      	mov	r2, r0
 800c12e:	460b      	mov	r3, r1
 800c130:	4640      	mov	r0, r8
 800c132:	4649      	mov	r1, r9
 800c134:	f7f4 fb2a 	bl	800078c <__aeabi_ddiv>
 800c138:	4602      	mov	r2, r0
 800c13a:	460b      	mov	r3, r1
 800c13c:	4610      	mov	r0, r2
 800c13e:	4619      	mov	r1, r3
 800c140:	f04f 0200 	mov.w	r2, #0
 800c144:	4b24      	ldr	r3, [pc, #144]	; (800c1d8 <_etoa+0x330>)
 800c146:	f7f4 f845 	bl	80001d4 <__adddf3>
 800c14a:	4602      	mov	r2, r0
 800c14c:	460b      	mov	r3, r1
 800c14e:	4620      	mov	r0, r4
 800c150:	4629      	mov	r1, r5
 800c152:	f7f4 f9f1 	bl	8000538 <__aeabi_dmul>
 800c156:	4603      	mov	r3, r0
 800c158:	460c      	mov	r4, r1
 800c15a:	e9c7 3408 	strd	r3, r4, [r7, #32]
  // correct for rounding errors
  if (value < conv.F) {
 800c15e:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800c162:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800c166:	f7f4 fc77 	bl	8000a58 <__aeabi_dcmpgt>
 800c16a:	4603      	mov	r3, r0
 800c16c:	2b00      	cmp	r3, #0
 800c16e:	d00d      	beq.n	800c18c <_etoa+0x2e4>
    expval--;
 800c170:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800c172:	3b01      	subs	r3, #1
 800c174:	657b      	str	r3, [r7, #84]	; 0x54
    conv.F /= 10;
 800c176:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800c17a:	f04f 0200 	mov.w	r2, #0
 800c17e:	4b1a      	ldr	r3, [pc, #104]	; (800c1e8 <_etoa+0x340>)
 800c180:	f7f4 fb04 	bl	800078c <__aeabi_ddiv>
 800c184:	4603      	mov	r3, r0
 800c186:	460c      	mov	r4, r1
 800c188:	e9c7 3408 	strd	r3, r4, [r7, #32]
  }

  // the exponent format is "%+03d" and largest value is "307", so set aside 4-5 characters
  unsigned int minwidth = ((expval < 100) && (expval > -100)) ? 4U : 5U;
 800c18c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800c18e:	2b63      	cmp	r3, #99	; 0x63
 800c190:	dc2e      	bgt.n	800c1f0 <_etoa+0x348>
 800c192:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800c194:	f113 0f63 	cmn.w	r3, #99	; 0x63
 800c198:	db2a      	blt.n	800c1f0 <_etoa+0x348>
 800c19a:	2304      	movs	r3, #4
 800c19c:	e029      	b.n	800c1f2 <_etoa+0x34a>
 800c19e:	bf00      	nop
 800c1a0:	509f79fb 	.word	0x509f79fb
 800c1a4:	3fd34413 	.word	0x3fd34413
 800c1a8:	8b60c8b3 	.word	0x8b60c8b3
 800c1ac:	3fc68a28 	.word	0x3fc68a28
 800c1b0:	636f4361 	.word	0x636f4361
 800c1b4:	3fd287a7 	.word	0x3fd287a7
 800c1b8:	0979a371 	.word	0x0979a371
 800c1bc:	400a934f 	.word	0x400a934f
 800c1c0:	bbb55516 	.word	0xbbb55516
 800c1c4:	40026bb1 	.word	0x40026bb1
 800c1c8:	fefa39ef 	.word	0xfefa39ef
 800c1cc:	3fe62e42 	.word	0x3fe62e42
 800c1d0:	7fefffff 	.word	0x7fefffff
 800c1d4:	000fffff 	.word	0x000fffff
 800c1d8:	3ff00000 	.word	0x3ff00000
 800c1dc:	3ff80000 	.word	0x3ff80000
 800c1e0:	3fe00000 	.word	0x3fe00000
 800c1e4:	402c0000 	.word	0x402c0000
 800c1e8:	40240000 	.word	0x40240000
 800c1ec:	40180000 	.word	0x40180000
 800c1f0:	2305      	movs	r3, #5
 800c1f2:	653b      	str	r3, [r7, #80]	; 0x50

  // in "%g" mode, "prec" is the number of *significant figures* not decimals
  if (flags & FLAGS_ADAPT_EXP) {
 800c1f4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800c1f8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800c1fc:	2b00      	cmp	r3, #0
 800c1fe:	d03d      	beq.n	800c27c <_etoa+0x3d4>
    // do we want to fall-back to "%f" mode?
    if ((value >= 1e-4) && (value < 1e6)) {
 800c200:	a369      	add	r3, pc, #420	; (adr r3, 800c3a8 <_etoa+0x500>)
 800c202:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c206:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800c20a:	f7f4 fc1b 	bl	8000a44 <__aeabi_dcmpge>
 800c20e:	4603      	mov	r3, r0
 800c210:	2b00      	cmp	r3, #0
 800c212:	d024      	beq.n	800c25e <_etoa+0x3b6>
 800c214:	a366      	add	r3, pc, #408	; (adr r3, 800c3b0 <_etoa+0x508>)
 800c216:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c21a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800c21e:	f7f4 fbfd 	bl	8000a1c <__aeabi_dcmplt>
 800c222:	4603      	mov	r3, r0
 800c224:	2b00      	cmp	r3, #0
 800c226:	d01a      	beq.n	800c25e <_etoa+0x3b6>
      if ((int)prec > expval) {
 800c228:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800c22c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800c22e:	429a      	cmp	r2, r3
 800c230:	dd07      	ble.n	800c242 <_etoa+0x39a>
        prec = (unsigned)((int)prec - expval - 1);
 800c232:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800c236:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800c238:	1ad3      	subs	r3, r2, r3
 800c23a:	3b01      	subs	r3, #1
 800c23c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800c240:	e002      	b.n	800c248 <_etoa+0x3a0>
      }
      else {
        prec = 0;
 800c242:	2300      	movs	r3, #0
 800c244:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
      }
      flags |= FLAGS_PRECISION;   // make sure _ftoa respects precision
 800c248:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800c24c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800c250:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
      // no characters in exponent
      minwidth = 0U;
 800c254:	2300      	movs	r3, #0
 800c256:	653b      	str	r3, [r7, #80]	; 0x50
      expval   = 0;
 800c258:	2300      	movs	r3, #0
 800c25a:	657b      	str	r3, [r7, #84]	; 0x54
 800c25c:	e00e      	b.n	800c27c <_etoa+0x3d4>
    }
    else {
      // we use one sigfig for the whole part
      if ((prec > 0) && (flags & FLAGS_PRECISION)) {
 800c25e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800c262:	2b00      	cmp	r3, #0
 800c264:	d00a      	beq.n	800c27c <_etoa+0x3d4>
 800c266:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800c26a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c26e:	2b00      	cmp	r3, #0
 800c270:	d004      	beq.n	800c27c <_etoa+0x3d4>
        --prec;
 800c272:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800c276:	3b01      	subs	r3, #1
 800c278:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
      }
    }
  }

  // will everything fit?
  unsigned int fwidth = width;
 800c27c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800c280:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (width > minwidth) {
 800c282:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 800c286:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800c288:	429a      	cmp	r2, r3
 800c28a:	d904      	bls.n	800c296 <_etoa+0x3ee>
    // we didn't fall-back so subtract the characters required for the exponent
    fwidth -= minwidth;
 800c28c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800c28e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800c290:	1ad3      	subs	r3, r2, r3
 800c292:	64fb      	str	r3, [r7, #76]	; 0x4c
 800c294:	e001      	b.n	800c29a <_etoa+0x3f2>
  } else {
    // not enough characters, so go back to default sizing
    fwidth = 0U;
 800c296:	2300      	movs	r3, #0
 800c298:	64fb      	str	r3, [r7, #76]	; 0x4c
  }
  if ((flags & FLAGS_LEFT) && minwidth) {
 800c29a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800c29e:	f003 0302 	and.w	r3, r3, #2
 800c2a2:	2b00      	cmp	r3, #0
 800c2a4:	d004      	beq.n	800c2b0 <_etoa+0x408>
 800c2a6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800c2a8:	2b00      	cmp	r3, #0
 800c2aa:	d001      	beq.n	800c2b0 <_etoa+0x408>
    // if we're padding on the right, DON'T pad the floating part
    fwidth = 0U;
 800c2ac:	2300      	movs	r3, #0
 800c2ae:	64fb      	str	r3, [r7, #76]	; 0x4c
  }

  // rescale the float value
  if (expval) {
 800c2b0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800c2b2:	2b00      	cmp	r3, #0
 800c2b4:	d00b      	beq.n	800c2ce <_etoa+0x426>
    value /= conv.F;
 800c2b6:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 800c2ba:	461a      	mov	r2, r3
 800c2bc:	4623      	mov	r3, r4
 800c2be:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800c2c2:	f7f4 fa63 	bl	800078c <__aeabi_ddiv>
 800c2c6:	4603      	mov	r3, r0
 800c2c8:	460c      	mov	r4, r1
 800c2ca:	e9c7 3402 	strd	r3, r4, [r7, #8]
  }

  // output the floating part
  const size_t start_idx = idx;
 800c2ce:	697b      	ldr	r3, [r7, #20]
 800c2d0:	62fb      	str	r3, [r7, #44]	; 0x2c
  idx = _ftoa(out, buffer, idx, maxlen, negative ? -value : value, prec, fwidth, flags & ~FLAGS_ADAPT_EXP);
 800c2d2:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 800c2d6:	2b00      	cmp	r3, #0
 800c2d8:	d006      	beq.n	800c2e8 <_etoa+0x440>
 800c2da:	68bb      	ldr	r3, [r7, #8]
 800c2dc:	603b      	str	r3, [r7, #0]
 800c2de:	68fb      	ldr	r3, [r7, #12]
 800c2e0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 800c2e4:	607b      	str	r3, [r7, #4]
 800c2e6:	e003      	b.n	800c2f0 <_etoa+0x448>
 800c2e8:	ed97 7b02 	vldr	d7, [r7, #8]
 800c2ec:	ed87 7b00 	vstr	d7, [r7]
 800c2f0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800c2f4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800c2f8:	9302      	str	r3, [sp, #8]
 800c2fa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c2fc:	9301      	str	r3, [sp, #4]
 800c2fe:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800c302:	9300      	str	r3, [sp, #0]
 800c304:	ed97 0b00 	vldr	d0, [r7]
 800c308:	693b      	ldr	r3, [r7, #16]
 800c30a:	697a      	ldr	r2, [r7, #20]
 800c30c:	69b9      	ldr	r1, [r7, #24]
 800c30e:	69f8      	ldr	r0, [r7, #28]
 800c310:	f7ff fb62 	bl	800b9d8 <_ftoa>
 800c314:	6178      	str	r0, [r7, #20]

  // output the exponent part
  if (minwidth) {
 800c316:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800c318:	2b00      	cmp	r3, #0
 800c31a:	d03f      	beq.n	800c39c <_etoa+0x4f4>
    // output the exponential symbol
    out((flags & FLAGS_UPPERCASE) ? 'E' : 'e', buffer, idx++, maxlen);
 800c31c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800c320:	f003 0320 	and.w	r3, r3, #32
 800c324:	2b00      	cmp	r3, #0
 800c326:	d001      	beq.n	800c32c <_etoa+0x484>
 800c328:	2045      	movs	r0, #69	; 0x45
 800c32a:	e000      	b.n	800c32e <_etoa+0x486>
 800c32c:	2065      	movs	r0, #101	; 0x65
 800c32e:	697a      	ldr	r2, [r7, #20]
 800c330:	1c53      	adds	r3, r2, #1
 800c332:	617b      	str	r3, [r7, #20]
 800c334:	69fc      	ldr	r4, [r7, #28]
 800c336:	693b      	ldr	r3, [r7, #16]
 800c338:	69b9      	ldr	r1, [r7, #24]
 800c33a:	47a0      	blx	r4
    // output the exponent value
    idx = _ntoa_long(out, buffer, idx, maxlen, (expval < 0) ? -expval : expval, expval < 0, 10, 0, minwidth-1, FLAGS_ZEROPAD | FLAGS_PLUS);
 800c33c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800c33e:	2b00      	cmp	r3, #0
 800c340:	bfb8      	it	lt
 800c342:	425b      	neglt	r3, r3
 800c344:	4618      	mov	r0, r3
 800c346:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800c348:	0fdb      	lsrs	r3, r3, #31
 800c34a:	b2db      	uxtb	r3, r3
 800c34c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800c34e:	3a01      	subs	r2, #1
 800c350:	2105      	movs	r1, #5
 800c352:	9105      	str	r1, [sp, #20]
 800c354:	9204      	str	r2, [sp, #16]
 800c356:	2200      	movs	r2, #0
 800c358:	9203      	str	r2, [sp, #12]
 800c35a:	220a      	movs	r2, #10
 800c35c:	9202      	str	r2, [sp, #8]
 800c35e:	9301      	str	r3, [sp, #4]
 800c360:	9000      	str	r0, [sp, #0]
 800c362:	693b      	ldr	r3, [r7, #16]
 800c364:	697a      	ldr	r2, [r7, #20]
 800c366:	69b9      	ldr	r1, [r7, #24]
 800c368:	69f8      	ldr	r0, [r7, #28]
 800c36a:	f7ff fa5e 	bl	800b82a <_ntoa_long>
 800c36e:	6178      	str	r0, [r7, #20]
    // might need to right-pad spaces
    if (flags & FLAGS_LEFT) {
 800c370:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800c374:	f003 0302 	and.w	r3, r3, #2
 800c378:	2b00      	cmp	r3, #0
 800c37a:	d00f      	beq.n	800c39c <_etoa+0x4f4>
      while (idx - start_idx < width) out(' ', buffer, idx++, maxlen);
 800c37c:	e007      	b.n	800c38e <_etoa+0x4e6>
 800c37e:	697a      	ldr	r2, [r7, #20]
 800c380:	1c53      	adds	r3, r2, #1
 800c382:	617b      	str	r3, [r7, #20]
 800c384:	69fc      	ldr	r4, [r7, #28]
 800c386:	693b      	ldr	r3, [r7, #16]
 800c388:	69b9      	ldr	r1, [r7, #24]
 800c38a:	2020      	movs	r0, #32
 800c38c:	47a0      	blx	r4
 800c38e:	697a      	ldr	r2, [r7, #20]
 800c390:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c392:	1ad2      	subs	r2, r2, r3
 800c394:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800c398:	429a      	cmp	r2, r3
 800c39a:	d3f0      	bcc.n	800c37e <_etoa+0x4d6>
    }
  }
  return idx;
 800c39c:	697b      	ldr	r3, [r7, #20]
}
 800c39e:	4618      	mov	r0, r3
 800c3a0:	375c      	adds	r7, #92	; 0x5c
 800c3a2:	46bd      	mov	sp, r7
 800c3a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c3a8:	eb1c432d 	.word	0xeb1c432d
 800c3ac:	3f1a36e2 	.word	0x3f1a36e2
 800c3b0:	00000000 	.word	0x00000000
 800c3b4:	412e8480 	.word	0x412e8480

0800c3b8 <_vsnprintf>:
#endif  // PRINTF_SUPPORT_FLOAT


// internal vsnprintf
static int _vsnprintf(out_fct_type out, char* buffer, const size_t maxlen, const char* format, va_list va)
{
 800c3b8:	b5b0      	push	{r4, r5, r7, lr}
 800c3ba:	b0a0      	sub	sp, #128	; 0x80
 800c3bc:	af0a      	add	r7, sp, #40	; 0x28
 800c3be:	60f8      	str	r0, [r7, #12]
 800c3c0:	60b9      	str	r1, [r7, #8]
 800c3c2:	607a      	str	r2, [r7, #4]
 800c3c4:	603b      	str	r3, [r7, #0]
  unsigned int flags, width, precision, n;
  size_t idx = 0U;
 800c3c6:	2300      	movs	r3, #0
 800c3c8:	647b      	str	r3, [r7, #68]	; 0x44

  if (!buffer) {
 800c3ca:	68bb      	ldr	r3, [r7, #8]
 800c3cc:	2b00      	cmp	r3, #0
 800c3ce:	f040 848e 	bne.w	800ccee <_vsnprintf+0x936>
    // use null output function
    out = _out_null;
 800c3d2:	4ba0      	ldr	r3, [pc, #640]	; (800c654 <_vsnprintf+0x29c>)
 800c3d4:	60fb      	str	r3, [r7, #12]
  }

  while (*format)
 800c3d6:	f000 bc8a 	b.w	800ccee <_vsnprintf+0x936>
  {
    // format specifier?  %[flags][width][.precision][length]
    if (*format != '%') {
 800c3da:	683b      	ldr	r3, [r7, #0]
 800c3dc:	781b      	ldrb	r3, [r3, #0]
 800c3de:	2b25      	cmp	r3, #37	; 0x25
 800c3e0:	d00d      	beq.n	800c3fe <_vsnprintf+0x46>
      // no
      out(*format, buffer, idx++, maxlen);
 800c3e2:	683b      	ldr	r3, [r7, #0]
 800c3e4:	7818      	ldrb	r0, [r3, #0]
 800c3e6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800c3e8:	1c53      	adds	r3, r2, #1
 800c3ea:	647b      	str	r3, [r7, #68]	; 0x44
 800c3ec:	68fc      	ldr	r4, [r7, #12]
 800c3ee:	687b      	ldr	r3, [r7, #4]
 800c3f0:	68b9      	ldr	r1, [r7, #8]
 800c3f2:	47a0      	blx	r4
      format++;
 800c3f4:	683b      	ldr	r3, [r7, #0]
 800c3f6:	3301      	adds	r3, #1
 800c3f8:	603b      	str	r3, [r7, #0]
      continue;
 800c3fa:	f000 bc78 	b.w	800ccee <_vsnprintf+0x936>
    }
    else {
      // yes, evaluate it
      format++;
 800c3fe:	683b      	ldr	r3, [r7, #0]
 800c400:	3301      	adds	r3, #1
 800c402:	603b      	str	r3, [r7, #0]
    }

    // evaluate flags
    flags = 0U;
 800c404:	2300      	movs	r3, #0
 800c406:	657b      	str	r3, [r7, #84]	; 0x54
    do {
      switch (*format) {
 800c408:	683b      	ldr	r3, [r7, #0]
 800c40a:	781b      	ldrb	r3, [r3, #0]
 800c40c:	3b20      	subs	r3, #32
 800c40e:	2b10      	cmp	r3, #16
 800c410:	d856      	bhi.n	800c4c0 <_vsnprintf+0x108>
 800c412:	a201      	add	r2, pc, #4	; (adr r2, 800c418 <_vsnprintf+0x60>)
 800c414:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c418:	0800c499 	.word	0x0800c499
 800c41c:	0800c4c1 	.word	0x0800c4c1
 800c420:	0800c4c1 	.word	0x0800c4c1
 800c424:	0800c4ad 	.word	0x0800c4ad
 800c428:	0800c4c1 	.word	0x0800c4c1
 800c42c:	0800c4c1 	.word	0x0800c4c1
 800c430:	0800c4c1 	.word	0x0800c4c1
 800c434:	0800c4c1 	.word	0x0800c4c1
 800c438:	0800c4c1 	.word	0x0800c4c1
 800c43c:	0800c4c1 	.word	0x0800c4c1
 800c440:	0800c4c1 	.word	0x0800c4c1
 800c444:	0800c485 	.word	0x0800c485
 800c448:	0800c4c1 	.word	0x0800c4c1
 800c44c:	0800c471 	.word	0x0800c471
 800c450:	0800c4c1 	.word	0x0800c4c1
 800c454:	0800c4c1 	.word	0x0800c4c1
 800c458:	0800c45d 	.word	0x0800c45d
        case '0': flags |= FLAGS_ZEROPAD; format++; n = 1U; break;
 800c45c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800c45e:	f043 0301 	orr.w	r3, r3, #1
 800c462:	657b      	str	r3, [r7, #84]	; 0x54
 800c464:	683b      	ldr	r3, [r7, #0]
 800c466:	3301      	adds	r3, #1
 800c468:	603b      	str	r3, [r7, #0]
 800c46a:	2301      	movs	r3, #1
 800c46c:	64bb      	str	r3, [r7, #72]	; 0x48
 800c46e:	e02a      	b.n	800c4c6 <_vsnprintf+0x10e>
        case '-': flags |= FLAGS_LEFT;    format++; n = 1U; break;
 800c470:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800c472:	f043 0302 	orr.w	r3, r3, #2
 800c476:	657b      	str	r3, [r7, #84]	; 0x54
 800c478:	683b      	ldr	r3, [r7, #0]
 800c47a:	3301      	adds	r3, #1
 800c47c:	603b      	str	r3, [r7, #0]
 800c47e:	2301      	movs	r3, #1
 800c480:	64bb      	str	r3, [r7, #72]	; 0x48
 800c482:	e020      	b.n	800c4c6 <_vsnprintf+0x10e>
        case '+': flags |= FLAGS_PLUS;    format++; n = 1U; break;
 800c484:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800c486:	f043 0304 	orr.w	r3, r3, #4
 800c48a:	657b      	str	r3, [r7, #84]	; 0x54
 800c48c:	683b      	ldr	r3, [r7, #0]
 800c48e:	3301      	adds	r3, #1
 800c490:	603b      	str	r3, [r7, #0]
 800c492:	2301      	movs	r3, #1
 800c494:	64bb      	str	r3, [r7, #72]	; 0x48
 800c496:	e016      	b.n	800c4c6 <_vsnprintf+0x10e>
        case ' ': flags |= FLAGS_SPACE;   format++; n = 1U; break;
 800c498:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800c49a:	f043 0308 	orr.w	r3, r3, #8
 800c49e:	657b      	str	r3, [r7, #84]	; 0x54
 800c4a0:	683b      	ldr	r3, [r7, #0]
 800c4a2:	3301      	adds	r3, #1
 800c4a4:	603b      	str	r3, [r7, #0]
 800c4a6:	2301      	movs	r3, #1
 800c4a8:	64bb      	str	r3, [r7, #72]	; 0x48
 800c4aa:	e00c      	b.n	800c4c6 <_vsnprintf+0x10e>
        case '#': flags |= FLAGS_HASH;    format++; n = 1U; break;
 800c4ac:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800c4ae:	f043 0310 	orr.w	r3, r3, #16
 800c4b2:	657b      	str	r3, [r7, #84]	; 0x54
 800c4b4:	683b      	ldr	r3, [r7, #0]
 800c4b6:	3301      	adds	r3, #1
 800c4b8:	603b      	str	r3, [r7, #0]
 800c4ba:	2301      	movs	r3, #1
 800c4bc:	64bb      	str	r3, [r7, #72]	; 0x48
 800c4be:	e002      	b.n	800c4c6 <_vsnprintf+0x10e>
        default :                                   n = 0U; break;
 800c4c0:	2300      	movs	r3, #0
 800c4c2:	64bb      	str	r3, [r7, #72]	; 0x48
 800c4c4:	bf00      	nop
      }
    } while (n);
 800c4c6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800c4c8:	2b00      	cmp	r3, #0
 800c4ca:	d19d      	bne.n	800c408 <_vsnprintf+0x50>

    // evaluate width field
    width = 0U;
 800c4cc:	2300      	movs	r3, #0
 800c4ce:	653b      	str	r3, [r7, #80]	; 0x50
    if (_is_digit(*format)) {
 800c4d0:	683b      	ldr	r3, [r7, #0]
 800c4d2:	781b      	ldrb	r3, [r3, #0]
 800c4d4:	4618      	mov	r0, r3
 800c4d6:	f7ff f841 	bl	800b55c <_is_digit>
 800c4da:	4603      	mov	r3, r0
 800c4dc:	2b00      	cmp	r3, #0
 800c4de:	d005      	beq.n	800c4ec <_vsnprintf+0x134>
      width = _atoi(&format);
 800c4e0:	463b      	mov	r3, r7
 800c4e2:	4618      	mov	r0, r3
 800c4e4:	f7ff f851 	bl	800b58a <_atoi>
 800c4e8:	6538      	str	r0, [r7, #80]	; 0x50
 800c4ea:	e018      	b.n	800c51e <_vsnprintf+0x166>
    }
    else if (*format == '*') {
 800c4ec:	683b      	ldr	r3, [r7, #0]
 800c4ee:	781b      	ldrb	r3, [r3, #0]
 800c4f0:	2b2a      	cmp	r3, #42	; 0x2a
 800c4f2:	d114      	bne.n	800c51e <_vsnprintf+0x166>
      const int w = va_arg(va, int);
 800c4f4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800c4f6:	1d1a      	adds	r2, r3, #4
 800c4f8:	66ba      	str	r2, [r7, #104]	; 0x68
 800c4fa:	681b      	ldr	r3, [r3, #0]
 800c4fc:	633b      	str	r3, [r7, #48]	; 0x30
      if (w < 0) {
 800c4fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c500:	2b00      	cmp	r3, #0
 800c502:	da07      	bge.n	800c514 <_vsnprintf+0x15c>
        flags |= FLAGS_LEFT;    // reverse padding
 800c504:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800c506:	f043 0302 	orr.w	r3, r3, #2
 800c50a:	657b      	str	r3, [r7, #84]	; 0x54
        width = (unsigned int)-w;
 800c50c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c50e:	425b      	negs	r3, r3
 800c510:	653b      	str	r3, [r7, #80]	; 0x50
 800c512:	e001      	b.n	800c518 <_vsnprintf+0x160>
      }
      else {
        width = (unsigned int)w;
 800c514:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c516:	653b      	str	r3, [r7, #80]	; 0x50
      }
      format++;
 800c518:	683b      	ldr	r3, [r7, #0]
 800c51a:	3301      	adds	r3, #1
 800c51c:	603b      	str	r3, [r7, #0]
    }

    // evaluate precision field
    precision = 0U;
 800c51e:	2300      	movs	r3, #0
 800c520:	64fb      	str	r3, [r7, #76]	; 0x4c
    if (*format == '.') {
 800c522:	683b      	ldr	r3, [r7, #0]
 800c524:	781b      	ldrb	r3, [r3, #0]
 800c526:	2b2e      	cmp	r3, #46	; 0x2e
 800c528:	d124      	bne.n	800c574 <_vsnprintf+0x1bc>
      flags |= FLAGS_PRECISION;
 800c52a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800c52c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800c530:	657b      	str	r3, [r7, #84]	; 0x54
      format++;
 800c532:	683b      	ldr	r3, [r7, #0]
 800c534:	3301      	adds	r3, #1
 800c536:	603b      	str	r3, [r7, #0]
      if (_is_digit(*format)) {
 800c538:	683b      	ldr	r3, [r7, #0]
 800c53a:	781b      	ldrb	r3, [r3, #0]
 800c53c:	4618      	mov	r0, r3
 800c53e:	f7ff f80d 	bl	800b55c <_is_digit>
 800c542:	4603      	mov	r3, r0
 800c544:	2b00      	cmp	r3, #0
 800c546:	d005      	beq.n	800c554 <_vsnprintf+0x19c>
        precision = _atoi(&format);
 800c548:	463b      	mov	r3, r7
 800c54a:	4618      	mov	r0, r3
 800c54c:	f7ff f81d 	bl	800b58a <_atoi>
 800c550:	64f8      	str	r0, [r7, #76]	; 0x4c
 800c552:	e00f      	b.n	800c574 <_vsnprintf+0x1bc>
      }
      else if (*format == '*') {
 800c554:	683b      	ldr	r3, [r7, #0]
 800c556:	781b      	ldrb	r3, [r3, #0]
 800c558:	2b2a      	cmp	r3, #42	; 0x2a
 800c55a:	d10b      	bne.n	800c574 <_vsnprintf+0x1bc>
        const int prec = (int)va_arg(va, int);
 800c55c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800c55e:	1d1a      	adds	r2, r3, #4
 800c560:	66ba      	str	r2, [r7, #104]	; 0x68
 800c562:	681b      	ldr	r3, [r3, #0]
 800c564:	62fb      	str	r3, [r7, #44]	; 0x2c
        precision = prec > 0 ? (unsigned int)prec : 0U;
 800c566:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c568:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800c56c:	64fb      	str	r3, [r7, #76]	; 0x4c
        format++;
 800c56e:	683b      	ldr	r3, [r7, #0]
 800c570:	3301      	adds	r3, #1
 800c572:	603b      	str	r3, [r7, #0]
      }
    }

    // evaluate length field
    switch (*format) {
 800c574:	683b      	ldr	r3, [r7, #0]
 800c576:	781b      	ldrb	r3, [r3, #0]
 800c578:	3b68      	subs	r3, #104	; 0x68
 800c57a:	2b12      	cmp	r3, #18
 800c57c:	d866      	bhi.n	800c64c <_vsnprintf+0x294>
 800c57e:	a201      	add	r2, pc, #4	; (adr r2, 800c584 <_vsnprintf+0x1cc>)
 800c580:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c584:	0800c5f7 	.word	0x0800c5f7
 800c588:	0800c64d 	.word	0x0800c64d
 800c58c:	0800c62d 	.word	0x0800c62d
 800c590:	0800c64d 	.word	0x0800c64d
 800c594:	0800c5d1 	.word	0x0800c5d1
 800c598:	0800c64d 	.word	0x0800c64d
 800c59c:	0800c64d 	.word	0x0800c64d
 800c5a0:	0800c64d 	.word	0x0800c64d
 800c5a4:	0800c64d 	.word	0x0800c64d
 800c5a8:	0800c64d 	.word	0x0800c64d
 800c5ac:	0800c64d 	.word	0x0800c64d
 800c5b0:	0800c64d 	.word	0x0800c64d
 800c5b4:	0800c61d 	.word	0x0800c61d
 800c5b8:	0800c64d 	.word	0x0800c64d
 800c5bc:	0800c64d 	.word	0x0800c64d
 800c5c0:	0800c64d 	.word	0x0800c64d
 800c5c4:	0800c64d 	.word	0x0800c64d
 800c5c8:	0800c64d 	.word	0x0800c64d
 800c5cc:	0800c63d 	.word	0x0800c63d
      case 'l' :
        flags |= FLAGS_LONG;
 800c5d0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800c5d2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800c5d6:	657b      	str	r3, [r7, #84]	; 0x54
        format++;
 800c5d8:	683b      	ldr	r3, [r7, #0]
 800c5da:	3301      	adds	r3, #1
 800c5dc:	603b      	str	r3, [r7, #0]
        if (*format == 'l') {
 800c5de:	683b      	ldr	r3, [r7, #0]
 800c5e0:	781b      	ldrb	r3, [r3, #0]
 800c5e2:	2b6c      	cmp	r3, #108	; 0x6c
 800c5e4:	d134      	bne.n	800c650 <_vsnprintf+0x298>
          flags |= FLAGS_LONG_LONG;
 800c5e6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800c5e8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800c5ec:	657b      	str	r3, [r7, #84]	; 0x54
          format++;
 800c5ee:	683b      	ldr	r3, [r7, #0]
 800c5f0:	3301      	adds	r3, #1
 800c5f2:	603b      	str	r3, [r7, #0]
        }
        break;
 800c5f4:	e02c      	b.n	800c650 <_vsnprintf+0x298>
      case 'h' :
        flags |= FLAGS_SHORT;
 800c5f6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800c5f8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c5fc:	657b      	str	r3, [r7, #84]	; 0x54
        format++;
 800c5fe:	683b      	ldr	r3, [r7, #0]
 800c600:	3301      	adds	r3, #1
 800c602:	603b      	str	r3, [r7, #0]
        if (*format == 'h') {
 800c604:	683b      	ldr	r3, [r7, #0]
 800c606:	781b      	ldrb	r3, [r3, #0]
 800c608:	2b68      	cmp	r3, #104	; 0x68
 800c60a:	d125      	bne.n	800c658 <_vsnprintf+0x2a0>
          flags |= FLAGS_CHAR;
 800c60c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800c60e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c612:	657b      	str	r3, [r7, #84]	; 0x54
          format++;
 800c614:	683b      	ldr	r3, [r7, #0]
 800c616:	3301      	adds	r3, #1
 800c618:	603b      	str	r3, [r7, #0]
        }
        break;
 800c61a:	e01d      	b.n	800c658 <_vsnprintf+0x2a0>
#if defined(PRINTF_SUPPORT_PTRDIFF_T)
      case 't' :
        flags |= (sizeof(ptrdiff_t) == sizeof(long) ? FLAGS_LONG : FLAGS_LONG_LONG);
 800c61c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800c61e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800c622:	657b      	str	r3, [r7, #84]	; 0x54
        format++;
 800c624:	683b      	ldr	r3, [r7, #0]
 800c626:	3301      	adds	r3, #1
 800c628:	603b      	str	r3, [r7, #0]
        break;
 800c62a:	e016      	b.n	800c65a <_vsnprintf+0x2a2>
#endif
      case 'j' :
        flags |= (sizeof(intmax_t) == sizeof(long) ? FLAGS_LONG : FLAGS_LONG_LONG);
 800c62c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800c62e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800c632:	657b      	str	r3, [r7, #84]	; 0x54
        format++;
 800c634:	683b      	ldr	r3, [r7, #0]
 800c636:	3301      	adds	r3, #1
 800c638:	603b      	str	r3, [r7, #0]
        break;
 800c63a:	e00e      	b.n	800c65a <_vsnprintf+0x2a2>
      case 'z' :
        flags |= (sizeof(size_t) == sizeof(long) ? FLAGS_LONG : FLAGS_LONG_LONG);
 800c63c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800c63e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800c642:	657b      	str	r3, [r7, #84]	; 0x54
        format++;
 800c644:	683b      	ldr	r3, [r7, #0]
 800c646:	3301      	adds	r3, #1
 800c648:	603b      	str	r3, [r7, #0]
        break;
 800c64a:	e006      	b.n	800c65a <_vsnprintf+0x2a2>
      default :
        break;
 800c64c:	bf00      	nop
 800c64e:	e004      	b.n	800c65a <_vsnprintf+0x2a2>
        break;
 800c650:	bf00      	nop
 800c652:	e002      	b.n	800c65a <_vsnprintf+0x2a2>
 800c654:	0800b507 	.word	0x0800b507
        break;
 800c658:	bf00      	nop
    }

    // evaluate specifier
    switch (*format) {
 800c65a:	683b      	ldr	r3, [r7, #0]
 800c65c:	781b      	ldrb	r3, [r3, #0]
 800c65e:	3b25      	subs	r3, #37	; 0x25
 800c660:	2b53      	cmp	r3, #83	; 0x53
 800c662:	f200 8337 	bhi.w	800ccd4 <_vsnprintf+0x91c>
 800c666:	a201      	add	r2, pc, #4	; (adr r2, 800c66c <_vsnprintf+0x2b4>)
 800c668:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c66c:	0800ccbd 	.word	0x0800ccbd
 800c670:	0800ccd5 	.word	0x0800ccd5
 800c674:	0800ccd5 	.word	0x0800ccd5
 800c678:	0800ccd5 	.word	0x0800ccd5
 800c67c:	0800ccd5 	.word	0x0800ccd5
 800c680:	0800ccd5 	.word	0x0800ccd5
 800c684:	0800ccd5 	.word	0x0800ccd5
 800c688:	0800ccd5 	.word	0x0800ccd5
 800c68c:	0800ccd5 	.word	0x0800ccd5
 800c690:	0800ccd5 	.word	0x0800ccd5
 800c694:	0800ccd5 	.word	0x0800ccd5
 800c698:	0800ccd5 	.word	0x0800ccd5
 800c69c:	0800ccd5 	.word	0x0800ccd5
 800c6a0:	0800ccd5 	.word	0x0800ccd5
 800c6a4:	0800ccd5 	.word	0x0800ccd5
 800c6a8:	0800ccd5 	.word	0x0800ccd5
 800c6ac:	0800ccd5 	.word	0x0800ccd5
 800c6b0:	0800ccd5 	.word	0x0800ccd5
 800c6b4:	0800ccd5 	.word	0x0800ccd5
 800c6b8:	0800ccd5 	.word	0x0800ccd5
 800c6bc:	0800ccd5 	.word	0x0800ccd5
 800c6c0:	0800ccd5 	.word	0x0800ccd5
 800c6c4:	0800ccd5 	.word	0x0800ccd5
 800c6c8:	0800ccd5 	.word	0x0800ccd5
 800c6cc:	0800ccd5 	.word	0x0800ccd5
 800c6d0:	0800ccd5 	.word	0x0800ccd5
 800c6d4:	0800ccd5 	.word	0x0800ccd5
 800c6d8:	0800ccd5 	.word	0x0800ccd5
 800c6dc:	0800ccd5 	.word	0x0800ccd5
 800c6e0:	0800ccd5 	.word	0x0800ccd5
 800c6e4:	0800ccd5 	.word	0x0800ccd5
 800c6e8:	0800ccd5 	.word	0x0800ccd5
 800c6ec:	0800ca91 	.word	0x0800ca91
 800c6f0:	0800ca45 	.word	0x0800ca45
 800c6f4:	0800ca91 	.word	0x0800ca91
 800c6f8:	0800ccd5 	.word	0x0800ccd5
 800c6fc:	0800ccd5 	.word	0x0800ccd5
 800c700:	0800ccd5 	.word	0x0800ccd5
 800c704:	0800ccd5 	.word	0x0800ccd5
 800c708:	0800ccd5 	.word	0x0800ccd5
 800c70c:	0800ccd5 	.word	0x0800ccd5
 800c710:	0800ccd5 	.word	0x0800ccd5
 800c714:	0800ccd5 	.word	0x0800ccd5
 800c718:	0800ccd5 	.word	0x0800ccd5
 800c71c:	0800ccd5 	.word	0x0800ccd5
 800c720:	0800ccd5 	.word	0x0800ccd5
 800c724:	0800ccd5 	.word	0x0800ccd5
 800c728:	0800ccd5 	.word	0x0800ccd5
 800c72c:	0800ccd5 	.word	0x0800ccd5
 800c730:	0800ccd5 	.word	0x0800ccd5
 800c734:	0800ccd5 	.word	0x0800ccd5
 800c738:	0800c7bd 	.word	0x0800c7bd
 800c73c:	0800ccd5 	.word	0x0800ccd5
 800c740:	0800ccd5 	.word	0x0800ccd5
 800c744:	0800ccd5 	.word	0x0800ccd5
 800c748:	0800ccd5 	.word	0x0800ccd5
 800c74c:	0800ccd5 	.word	0x0800ccd5
 800c750:	0800ccd5 	.word	0x0800ccd5
 800c754:	0800ccd5 	.word	0x0800ccd5
 800c758:	0800ccd5 	.word	0x0800ccd5
 800c75c:	0800ccd5 	.word	0x0800ccd5
 800c760:	0800c7bd 	.word	0x0800c7bd
 800c764:	0800cafd 	.word	0x0800cafd
 800c768:	0800c7bd 	.word	0x0800c7bd
 800c76c:	0800ca91 	.word	0x0800ca91
 800c770:	0800ca45 	.word	0x0800ca45
 800c774:	0800ca91 	.word	0x0800ca91
 800c778:	0800ccd5 	.word	0x0800ccd5
 800c77c:	0800c7bd 	.word	0x0800c7bd
 800c780:	0800ccd5 	.word	0x0800ccd5
 800c784:	0800ccd5 	.word	0x0800ccd5
 800c788:	0800ccd5 	.word	0x0800ccd5
 800c78c:	0800ccd5 	.word	0x0800ccd5
 800c790:	0800ccd5 	.word	0x0800ccd5
 800c794:	0800c7bd 	.word	0x0800c7bd
 800c798:	0800cc35 	.word	0x0800cc35
 800c79c:	0800ccd5 	.word	0x0800ccd5
 800c7a0:	0800ccd5 	.word	0x0800ccd5
 800c7a4:	0800cb71 	.word	0x0800cb71
 800c7a8:	0800ccd5 	.word	0x0800ccd5
 800c7ac:	0800c7bd 	.word	0x0800c7bd
 800c7b0:	0800ccd5 	.word	0x0800ccd5
 800c7b4:	0800ccd5 	.word	0x0800ccd5
 800c7b8:	0800c7bd 	.word	0x0800c7bd
      case 'X' :
      case 'o' :
      case 'b' : {
        // set the base
        unsigned int base;
        if (*format == 'x' || *format == 'X') {
 800c7bc:	683b      	ldr	r3, [r7, #0]
 800c7be:	781b      	ldrb	r3, [r3, #0]
 800c7c0:	2b78      	cmp	r3, #120	; 0x78
 800c7c2:	d003      	beq.n	800c7cc <_vsnprintf+0x414>
 800c7c4:	683b      	ldr	r3, [r7, #0]
 800c7c6:	781b      	ldrb	r3, [r3, #0]
 800c7c8:	2b58      	cmp	r3, #88	; 0x58
 800c7ca:	d102      	bne.n	800c7d2 <_vsnprintf+0x41a>
          base = 16U;
 800c7cc:	2310      	movs	r3, #16
 800c7ce:	643b      	str	r3, [r7, #64]	; 0x40
 800c7d0:	e013      	b.n	800c7fa <_vsnprintf+0x442>
        }
        else if (*format == 'o') {
 800c7d2:	683b      	ldr	r3, [r7, #0]
 800c7d4:	781b      	ldrb	r3, [r3, #0]
 800c7d6:	2b6f      	cmp	r3, #111	; 0x6f
 800c7d8:	d102      	bne.n	800c7e0 <_vsnprintf+0x428>
          base =  8U;
 800c7da:	2308      	movs	r3, #8
 800c7dc:	643b      	str	r3, [r7, #64]	; 0x40
 800c7de:	e00c      	b.n	800c7fa <_vsnprintf+0x442>
        }
        else if (*format == 'b') {
 800c7e0:	683b      	ldr	r3, [r7, #0]
 800c7e2:	781b      	ldrb	r3, [r3, #0]
 800c7e4:	2b62      	cmp	r3, #98	; 0x62
 800c7e6:	d102      	bne.n	800c7ee <_vsnprintf+0x436>
          base =  2U;
 800c7e8:	2302      	movs	r3, #2
 800c7ea:	643b      	str	r3, [r7, #64]	; 0x40
 800c7ec:	e005      	b.n	800c7fa <_vsnprintf+0x442>
        }
        else {
          base = 10U;
 800c7ee:	230a      	movs	r3, #10
 800c7f0:	643b      	str	r3, [r7, #64]	; 0x40
          flags &= ~FLAGS_HASH;   // no hash for dec format
 800c7f2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800c7f4:	f023 0310 	bic.w	r3, r3, #16
 800c7f8:	657b      	str	r3, [r7, #84]	; 0x54
        }
        // uppercase
        if (*format == 'X') {
 800c7fa:	683b      	ldr	r3, [r7, #0]
 800c7fc:	781b      	ldrb	r3, [r3, #0]
 800c7fe:	2b58      	cmp	r3, #88	; 0x58
 800c800:	d103      	bne.n	800c80a <_vsnprintf+0x452>
          flags |= FLAGS_UPPERCASE;
 800c802:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800c804:	f043 0320 	orr.w	r3, r3, #32
 800c808:	657b      	str	r3, [r7, #84]	; 0x54
        }

        // no plus or space flag for u, x, X, o, b
        if ((*format != 'i') && (*format != 'd')) {
 800c80a:	683b      	ldr	r3, [r7, #0]
 800c80c:	781b      	ldrb	r3, [r3, #0]
 800c80e:	2b69      	cmp	r3, #105	; 0x69
 800c810:	d007      	beq.n	800c822 <_vsnprintf+0x46a>
 800c812:	683b      	ldr	r3, [r7, #0]
 800c814:	781b      	ldrb	r3, [r3, #0]
 800c816:	2b64      	cmp	r3, #100	; 0x64
 800c818:	d003      	beq.n	800c822 <_vsnprintf+0x46a>
          flags &= ~(FLAGS_PLUS | FLAGS_SPACE);
 800c81a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800c81c:	f023 030c 	bic.w	r3, r3, #12
 800c820:	657b      	str	r3, [r7, #84]	; 0x54
        }

        // ignore '0' flag when precision is given
        if (flags & FLAGS_PRECISION) {
 800c822:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800c824:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c828:	2b00      	cmp	r3, #0
 800c82a:	d003      	beq.n	800c834 <_vsnprintf+0x47c>
          flags &= ~FLAGS_ZEROPAD;
 800c82c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800c82e:	f023 0301 	bic.w	r3, r3, #1
 800c832:	657b      	str	r3, [r7, #84]	; 0x54
        }

        // convert the integer
        if ((*format == 'i') || (*format == 'd')) {
 800c834:	683b      	ldr	r3, [r7, #0]
 800c836:	781b      	ldrb	r3, [r3, #0]
 800c838:	2b69      	cmp	r3, #105	; 0x69
 800c83a:	d004      	beq.n	800c846 <_vsnprintf+0x48e>
 800c83c:	683b      	ldr	r3, [r7, #0]
 800c83e:	781b      	ldrb	r3, [r3, #0]
 800c840:	2b64      	cmp	r3, #100	; 0x64
 800c842:	f040 808c 	bne.w	800c95e <_vsnprintf+0x5a6>
          // signed
          if (flags & FLAGS_LONG_LONG) {
 800c846:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800c848:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800c84c:	2b00      	cmp	r3, #0
 800c84e:	d02d      	beq.n	800c8ac <_vsnprintf+0x4f4>
#if defined(PRINTF_SUPPORT_LONG_LONG)
            const long long value = va_arg(va, long long);
 800c850:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800c852:	3307      	adds	r3, #7
 800c854:	f023 0307 	bic.w	r3, r3, #7
 800c858:	f103 0208 	add.w	r2, r3, #8
 800c85c:	66ba      	str	r2, [r7, #104]	; 0x68
 800c85e:	cb18      	ldmia	r3, {r3, r4}
 800c860:	e9c7 3408 	strd	r3, r4, [r7, #32]
            idx = _ntoa_long_long(out, buffer, idx, maxlen, (unsigned long long)(value > 0 ? value : 0 - value), value < 0, base, precision, width, flags);
 800c864:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 800c868:	2b00      	cmp	r3, #0
 800c86a:	f174 0200 	sbcs.w	r2, r4, #0
 800c86e:	da02      	bge.n	800c876 <_vsnprintf+0x4be>
 800c870:	425b      	negs	r3, r3
 800c872:	eb64 0444 	sbc.w	r4, r4, r4, lsl #1
 800c876:	4619      	mov	r1, r3
 800c878:	4622      	mov	r2, r4
 800c87a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c87c:	0fdb      	lsrs	r3, r3, #31
 800c87e:	b2d8      	uxtb	r0, r3
 800c880:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c882:	f04f 0400 	mov.w	r4, #0
 800c886:	6d7d      	ldr	r5, [r7, #84]	; 0x54
 800c888:	9508      	str	r5, [sp, #32]
 800c88a:	6d3d      	ldr	r5, [r7, #80]	; 0x50
 800c88c:	9507      	str	r5, [sp, #28]
 800c88e:	6cfd      	ldr	r5, [r7, #76]	; 0x4c
 800c890:	9506      	str	r5, [sp, #24]
 800c892:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800c896:	9002      	str	r0, [sp, #8]
 800c898:	e88d 0006 	stmia.w	sp, {r1, r2}
 800c89c:	687b      	ldr	r3, [r7, #4]
 800c89e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800c8a0:	68b9      	ldr	r1, [r7, #8]
 800c8a2:	68f8      	ldr	r0, [r7, #12]
 800c8a4:	f7ff f828 	bl	800b8f8 <_ntoa_long_long>
 800c8a8:	6478      	str	r0, [r7, #68]	; 0x44
          if (flags & FLAGS_LONG_LONG) {
 800c8aa:	e0c7      	b.n	800ca3c <_vsnprintf+0x684>
#endif
          }
          else if (flags & FLAGS_LONG) {
 800c8ac:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800c8ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c8b2:	2b00      	cmp	r3, #0
 800c8b4:	d01e      	beq.n	800c8f4 <_vsnprintf+0x53c>
            const long value = va_arg(va, long);
 800c8b6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800c8b8:	1d1a      	adds	r2, r3, #4
 800c8ba:	66ba      	str	r2, [r7, #104]	; 0x68
 800c8bc:	681b      	ldr	r3, [r3, #0]
 800c8be:	61fb      	str	r3, [r7, #28]
            idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned long)(value > 0 ? value : 0 - value), value < 0, base, precision, width, flags);
 800c8c0:	69fb      	ldr	r3, [r7, #28]
 800c8c2:	2b00      	cmp	r3, #0
 800c8c4:	bfb8      	it	lt
 800c8c6:	425b      	neglt	r3, r3
 800c8c8:	4619      	mov	r1, r3
 800c8ca:	69fb      	ldr	r3, [r7, #28]
 800c8cc:	0fdb      	lsrs	r3, r3, #31
 800c8ce:	b2db      	uxtb	r3, r3
 800c8d0:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800c8d2:	9205      	str	r2, [sp, #20]
 800c8d4:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800c8d6:	9204      	str	r2, [sp, #16]
 800c8d8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800c8da:	9203      	str	r2, [sp, #12]
 800c8dc:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800c8de:	9202      	str	r2, [sp, #8]
 800c8e0:	9301      	str	r3, [sp, #4]
 800c8e2:	9100      	str	r1, [sp, #0]
 800c8e4:	687b      	ldr	r3, [r7, #4]
 800c8e6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800c8e8:	68b9      	ldr	r1, [r7, #8]
 800c8ea:	68f8      	ldr	r0, [r7, #12]
 800c8ec:	f7fe ff9d 	bl	800b82a <_ntoa_long>
 800c8f0:	6478      	str	r0, [r7, #68]	; 0x44
          if (flags & FLAGS_LONG_LONG) {
 800c8f2:	e0a3      	b.n	800ca3c <_vsnprintf+0x684>
          }
          else {
            const int value = (flags & FLAGS_CHAR) ? (char)va_arg(va, int) : (flags & FLAGS_SHORT) ? (short int)va_arg(va, int) : va_arg(va, int);
 800c8f4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800c8f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c8fa:	2b00      	cmp	r3, #0
 800c8fc:	d005      	beq.n	800c90a <_vsnprintf+0x552>
 800c8fe:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800c900:	1d1a      	adds	r2, r3, #4
 800c902:	66ba      	str	r2, [r7, #104]	; 0x68
 800c904:	681b      	ldr	r3, [r3, #0]
 800c906:	b2db      	uxtb	r3, r3
 800c908:	e00e      	b.n	800c928 <_vsnprintf+0x570>
 800c90a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800c90c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c910:	2b00      	cmp	r3, #0
 800c912:	d005      	beq.n	800c920 <_vsnprintf+0x568>
 800c914:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800c916:	1d1a      	adds	r2, r3, #4
 800c918:	66ba      	str	r2, [r7, #104]	; 0x68
 800c91a:	681b      	ldr	r3, [r3, #0]
 800c91c:	b21b      	sxth	r3, r3
 800c91e:	e003      	b.n	800c928 <_vsnprintf+0x570>
 800c920:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800c922:	1d1a      	adds	r2, r3, #4
 800c924:	66ba      	str	r2, [r7, #104]	; 0x68
 800c926:	681b      	ldr	r3, [r3, #0]
 800c928:	61bb      	str	r3, [r7, #24]
            idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned int)(value > 0 ? value : 0 - value), value < 0, base, precision, width, flags);
 800c92a:	69bb      	ldr	r3, [r7, #24]
 800c92c:	2b00      	cmp	r3, #0
 800c92e:	bfb8      	it	lt
 800c930:	425b      	neglt	r3, r3
 800c932:	4619      	mov	r1, r3
 800c934:	69bb      	ldr	r3, [r7, #24]
 800c936:	0fdb      	lsrs	r3, r3, #31
 800c938:	b2db      	uxtb	r3, r3
 800c93a:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800c93c:	9205      	str	r2, [sp, #20]
 800c93e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800c940:	9204      	str	r2, [sp, #16]
 800c942:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800c944:	9203      	str	r2, [sp, #12]
 800c946:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800c948:	9202      	str	r2, [sp, #8]
 800c94a:	9301      	str	r3, [sp, #4]
 800c94c:	9100      	str	r1, [sp, #0]
 800c94e:	687b      	ldr	r3, [r7, #4]
 800c950:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800c952:	68b9      	ldr	r1, [r7, #8]
 800c954:	68f8      	ldr	r0, [r7, #12]
 800c956:	f7fe ff68 	bl	800b82a <_ntoa_long>
 800c95a:	6478      	str	r0, [r7, #68]	; 0x44
          if (flags & FLAGS_LONG_LONG) {
 800c95c:	e06e      	b.n	800ca3c <_vsnprintf+0x684>
          }
        }
        else {
          // unsigned
          if (flags & FLAGS_LONG_LONG) {
 800c95e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800c960:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800c964:	2b00      	cmp	r3, #0
 800c966:	d01f      	beq.n	800c9a8 <_vsnprintf+0x5f0>
#if defined(PRINTF_SUPPORT_LONG_LONG)
            idx = _ntoa_long_long(out, buffer, idx, maxlen, va_arg(va, unsigned long long), false, base, precision, width, flags);
 800c968:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800c96a:	3307      	adds	r3, #7
 800c96c:	f023 0307 	bic.w	r3, r3, #7
 800c970:	f103 0208 	add.w	r2, r3, #8
 800c974:	66ba      	str	r2, [r7, #104]	; 0x68
 800c976:	cb18      	ldmia	r3, {r3, r4}
 800c978:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800c97a:	4611      	mov	r1, r2
 800c97c:	f04f 0200 	mov.w	r2, #0
 800c980:	6d78      	ldr	r0, [r7, #84]	; 0x54
 800c982:	9008      	str	r0, [sp, #32]
 800c984:	6d38      	ldr	r0, [r7, #80]	; 0x50
 800c986:	9007      	str	r0, [sp, #28]
 800c988:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 800c98a:	9006      	str	r0, [sp, #24]
 800c98c:	e9cd 1204 	strd	r1, r2, [sp, #16]
 800c990:	2200      	movs	r2, #0
 800c992:	9202      	str	r2, [sp, #8]
 800c994:	e88d 0018 	stmia.w	sp, {r3, r4}
 800c998:	687b      	ldr	r3, [r7, #4]
 800c99a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800c99c:	68b9      	ldr	r1, [r7, #8]
 800c99e:	68f8      	ldr	r0, [r7, #12]
 800c9a0:	f7fe ffaa 	bl	800b8f8 <_ntoa_long_long>
 800c9a4:	6478      	str	r0, [r7, #68]	; 0x44
 800c9a6:	e049      	b.n	800ca3c <_vsnprintf+0x684>
#endif
          }
          else if (flags & FLAGS_LONG) {
 800c9a8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800c9aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c9ae:	2b00      	cmp	r3, #0
 800c9b0:	d016      	beq.n	800c9e0 <_vsnprintf+0x628>
            idx = _ntoa_long(out, buffer, idx, maxlen, va_arg(va, unsigned long), false, base, precision, width, flags);
 800c9b2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800c9b4:	1d1a      	adds	r2, r3, #4
 800c9b6:	66ba      	str	r2, [r7, #104]	; 0x68
 800c9b8:	681b      	ldr	r3, [r3, #0]
 800c9ba:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800c9bc:	9205      	str	r2, [sp, #20]
 800c9be:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800c9c0:	9204      	str	r2, [sp, #16]
 800c9c2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800c9c4:	9203      	str	r2, [sp, #12]
 800c9c6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800c9c8:	9202      	str	r2, [sp, #8]
 800c9ca:	2200      	movs	r2, #0
 800c9cc:	9201      	str	r2, [sp, #4]
 800c9ce:	9300      	str	r3, [sp, #0]
 800c9d0:	687b      	ldr	r3, [r7, #4]
 800c9d2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800c9d4:	68b9      	ldr	r1, [r7, #8]
 800c9d6:	68f8      	ldr	r0, [r7, #12]
 800c9d8:	f7fe ff27 	bl	800b82a <_ntoa_long>
 800c9dc:	6478      	str	r0, [r7, #68]	; 0x44
 800c9de:	e02d      	b.n	800ca3c <_vsnprintf+0x684>
          }
          else {
            const unsigned int value = (flags & FLAGS_CHAR) ? (unsigned char)va_arg(va, unsigned int) : (flags & FLAGS_SHORT) ? (unsigned short int)va_arg(va, unsigned int) : va_arg(va, unsigned int);
 800c9e0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800c9e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c9e6:	2b00      	cmp	r3, #0
 800c9e8:	d005      	beq.n	800c9f6 <_vsnprintf+0x63e>
 800c9ea:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800c9ec:	1d1a      	adds	r2, r3, #4
 800c9ee:	66ba      	str	r2, [r7, #104]	; 0x68
 800c9f0:	681b      	ldr	r3, [r3, #0]
 800c9f2:	b2db      	uxtb	r3, r3
 800c9f4:	e00e      	b.n	800ca14 <_vsnprintf+0x65c>
 800c9f6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800c9f8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c9fc:	2b00      	cmp	r3, #0
 800c9fe:	d005      	beq.n	800ca0c <_vsnprintf+0x654>
 800ca00:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800ca02:	1d1a      	adds	r2, r3, #4
 800ca04:	66ba      	str	r2, [r7, #104]	; 0x68
 800ca06:	681b      	ldr	r3, [r3, #0]
 800ca08:	b29b      	uxth	r3, r3
 800ca0a:	e003      	b.n	800ca14 <_vsnprintf+0x65c>
 800ca0c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800ca0e:	1d1a      	adds	r2, r3, #4
 800ca10:	66ba      	str	r2, [r7, #104]	; 0x68
 800ca12:	681b      	ldr	r3, [r3, #0]
 800ca14:	62bb      	str	r3, [r7, #40]	; 0x28
            idx = _ntoa_long(out, buffer, idx, maxlen, value, false, base, precision, width, flags);
 800ca16:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800ca18:	9305      	str	r3, [sp, #20]
 800ca1a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ca1c:	9304      	str	r3, [sp, #16]
 800ca1e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ca20:	9303      	str	r3, [sp, #12]
 800ca22:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ca24:	9302      	str	r3, [sp, #8]
 800ca26:	2300      	movs	r3, #0
 800ca28:	9301      	str	r3, [sp, #4]
 800ca2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ca2c:	9300      	str	r3, [sp, #0]
 800ca2e:	687b      	ldr	r3, [r7, #4]
 800ca30:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800ca32:	68b9      	ldr	r1, [r7, #8]
 800ca34:	68f8      	ldr	r0, [r7, #12]
 800ca36:	f7fe fef8 	bl	800b82a <_ntoa_long>
 800ca3a:	6478      	str	r0, [r7, #68]	; 0x44
          }
        }
        format++;
 800ca3c:	683b      	ldr	r3, [r7, #0]
 800ca3e:	3301      	adds	r3, #1
 800ca40:	603b      	str	r3, [r7, #0]
        break;
 800ca42:	e154      	b.n	800ccee <_vsnprintf+0x936>
      }
#if defined(PRINTF_SUPPORT_FLOAT)
      case 'f' :
      case 'F' :
        if (*format == 'F') flags |= FLAGS_UPPERCASE;
 800ca44:	683b      	ldr	r3, [r7, #0]
 800ca46:	781b      	ldrb	r3, [r3, #0]
 800ca48:	2b46      	cmp	r3, #70	; 0x46
 800ca4a:	d103      	bne.n	800ca54 <_vsnprintf+0x69c>
 800ca4c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800ca4e:	f043 0320 	orr.w	r3, r3, #32
 800ca52:	657b      	str	r3, [r7, #84]	; 0x54
        idx = _ftoa(out, buffer, idx, maxlen, va_arg(va, double), precision, width, flags);
 800ca54:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800ca56:	3307      	adds	r3, #7
 800ca58:	f023 0307 	bic.w	r3, r3, #7
 800ca5c:	f103 0208 	add.w	r2, r3, #8
 800ca60:	66ba      	str	r2, [r7, #104]	; 0x68
 800ca62:	ed93 7b00 	vldr	d7, [r3]
 800ca66:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800ca68:	9302      	str	r3, [sp, #8]
 800ca6a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ca6c:	9301      	str	r3, [sp, #4]
 800ca6e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ca70:	9300      	str	r3, [sp, #0]
 800ca72:	eeb0 0a47 	vmov.f32	s0, s14
 800ca76:	eef0 0a67 	vmov.f32	s1, s15
 800ca7a:	687b      	ldr	r3, [r7, #4]
 800ca7c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800ca7e:	68b9      	ldr	r1, [r7, #8]
 800ca80:	68f8      	ldr	r0, [r7, #12]
 800ca82:	f7fe ffa9 	bl	800b9d8 <_ftoa>
 800ca86:	6478      	str	r0, [r7, #68]	; 0x44
        format++;
 800ca88:	683b      	ldr	r3, [r7, #0]
 800ca8a:	3301      	adds	r3, #1
 800ca8c:	603b      	str	r3, [r7, #0]
        break;
 800ca8e:	e12e      	b.n	800ccee <_vsnprintf+0x936>
#if defined(PRINTF_SUPPORT_EXPONENTIAL)
      case 'e':
      case 'E':
      case 'g':
      case 'G':
        if ((*format == 'g')||(*format == 'G')) flags |= FLAGS_ADAPT_EXP;
 800ca90:	683b      	ldr	r3, [r7, #0]
 800ca92:	781b      	ldrb	r3, [r3, #0]
 800ca94:	2b67      	cmp	r3, #103	; 0x67
 800ca96:	d003      	beq.n	800caa0 <_vsnprintf+0x6e8>
 800ca98:	683b      	ldr	r3, [r7, #0]
 800ca9a:	781b      	ldrb	r3, [r3, #0]
 800ca9c:	2b47      	cmp	r3, #71	; 0x47
 800ca9e:	d103      	bne.n	800caa8 <_vsnprintf+0x6f0>
 800caa0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800caa2:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800caa6:	657b      	str	r3, [r7, #84]	; 0x54
        if ((*format == 'E')||(*format == 'G')) flags |= FLAGS_UPPERCASE;
 800caa8:	683b      	ldr	r3, [r7, #0]
 800caaa:	781b      	ldrb	r3, [r3, #0]
 800caac:	2b45      	cmp	r3, #69	; 0x45
 800caae:	d003      	beq.n	800cab8 <_vsnprintf+0x700>
 800cab0:	683b      	ldr	r3, [r7, #0]
 800cab2:	781b      	ldrb	r3, [r3, #0]
 800cab4:	2b47      	cmp	r3, #71	; 0x47
 800cab6:	d103      	bne.n	800cac0 <_vsnprintf+0x708>
 800cab8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800caba:	f043 0320 	orr.w	r3, r3, #32
 800cabe:	657b      	str	r3, [r7, #84]	; 0x54
        idx = _etoa(out, buffer, idx, maxlen, va_arg(va, double), precision, width, flags);
 800cac0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800cac2:	3307      	adds	r3, #7
 800cac4:	f023 0307 	bic.w	r3, r3, #7
 800cac8:	f103 0208 	add.w	r2, r3, #8
 800cacc:	66ba      	str	r2, [r7, #104]	; 0x68
 800cace:	ed93 7b00 	vldr	d7, [r3]
 800cad2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800cad4:	9302      	str	r3, [sp, #8]
 800cad6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800cad8:	9301      	str	r3, [sp, #4]
 800cada:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800cadc:	9300      	str	r3, [sp, #0]
 800cade:	eeb0 0a47 	vmov.f32	s0, s14
 800cae2:	eef0 0a67 	vmov.f32	s1, s15
 800cae6:	687b      	ldr	r3, [r7, #4]
 800cae8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800caea:	68b9      	ldr	r1, [r7, #8]
 800caec:	68f8      	ldr	r0, [r7, #12]
 800caee:	f7ff f9db 	bl	800bea8 <_etoa>
 800caf2:	6478      	str	r0, [r7, #68]	; 0x44
        format++;
 800caf4:	683b      	ldr	r3, [r7, #0]
 800caf6:	3301      	adds	r3, #1
 800caf8:	603b      	str	r3, [r7, #0]
        break;
 800cafa:	e0f8      	b.n	800ccee <_vsnprintf+0x936>
#endif  // PRINTF_SUPPORT_EXPONENTIAL
#endif  // PRINTF_SUPPORT_FLOAT
      case 'c' : {
        unsigned int l = 1U;
 800cafc:	2301      	movs	r3, #1
 800cafe:	63fb      	str	r3, [r7, #60]	; 0x3c
        // pre padding
        if (!(flags & FLAGS_LEFT)) {
 800cb00:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800cb02:	f003 0302 	and.w	r3, r3, #2
 800cb06:	2b00      	cmp	r3, #0
 800cb08:	d10e      	bne.n	800cb28 <_vsnprintf+0x770>
          while (l++ < width) {
 800cb0a:	e007      	b.n	800cb1c <_vsnprintf+0x764>
            out(' ', buffer, idx++, maxlen);
 800cb0c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800cb0e:	1c53      	adds	r3, r2, #1
 800cb10:	647b      	str	r3, [r7, #68]	; 0x44
 800cb12:	68fc      	ldr	r4, [r7, #12]
 800cb14:	687b      	ldr	r3, [r7, #4]
 800cb16:	68b9      	ldr	r1, [r7, #8]
 800cb18:	2020      	movs	r0, #32
 800cb1a:	47a0      	blx	r4
          while (l++ < width) {
 800cb1c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800cb1e:	1c5a      	adds	r2, r3, #1
 800cb20:	63fa      	str	r2, [r7, #60]	; 0x3c
 800cb22:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800cb24:	4293      	cmp	r3, r2
 800cb26:	d3f1      	bcc.n	800cb0c <_vsnprintf+0x754>
          }
        }
        // char output
        out((char)va_arg(va, int), buffer, idx++, maxlen);
 800cb28:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800cb2a:	1d1a      	adds	r2, r3, #4
 800cb2c:	66ba      	str	r2, [r7, #104]	; 0x68
 800cb2e:	681b      	ldr	r3, [r3, #0]
 800cb30:	b2d8      	uxtb	r0, r3
 800cb32:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800cb34:	1c53      	adds	r3, r2, #1
 800cb36:	647b      	str	r3, [r7, #68]	; 0x44
 800cb38:	68fc      	ldr	r4, [r7, #12]
 800cb3a:	687b      	ldr	r3, [r7, #4]
 800cb3c:	68b9      	ldr	r1, [r7, #8]
 800cb3e:	47a0      	blx	r4
        // post padding
        if (flags & FLAGS_LEFT) {
 800cb40:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800cb42:	f003 0302 	and.w	r3, r3, #2
 800cb46:	2b00      	cmp	r3, #0
 800cb48:	d00e      	beq.n	800cb68 <_vsnprintf+0x7b0>
          while (l++ < width) {
 800cb4a:	e007      	b.n	800cb5c <_vsnprintf+0x7a4>
            out(' ', buffer, idx++, maxlen);
 800cb4c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800cb4e:	1c53      	adds	r3, r2, #1
 800cb50:	647b      	str	r3, [r7, #68]	; 0x44
 800cb52:	68fc      	ldr	r4, [r7, #12]
 800cb54:	687b      	ldr	r3, [r7, #4]
 800cb56:	68b9      	ldr	r1, [r7, #8]
 800cb58:	2020      	movs	r0, #32
 800cb5a:	47a0      	blx	r4
          while (l++ < width) {
 800cb5c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800cb5e:	1c5a      	adds	r2, r3, #1
 800cb60:	63fa      	str	r2, [r7, #60]	; 0x3c
 800cb62:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800cb64:	4293      	cmp	r3, r2
 800cb66:	d3f1      	bcc.n	800cb4c <_vsnprintf+0x794>
          }
        }
        format++;
 800cb68:	683b      	ldr	r3, [r7, #0]
 800cb6a:	3301      	adds	r3, #1
 800cb6c:	603b      	str	r3, [r7, #0]
        break;
 800cb6e:	e0be      	b.n	800ccee <_vsnprintf+0x936>
      }

      case 's' : {
        const char* p = va_arg(va, char*);
 800cb70:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800cb72:	1d1a      	adds	r2, r3, #4
 800cb74:	66ba      	str	r2, [r7, #104]	; 0x68
 800cb76:	681b      	ldr	r3, [r3, #0]
 800cb78:	63bb      	str	r3, [r7, #56]	; 0x38
        unsigned int l = _strnlen_s(p, precision ? precision : (size_t)-1);
 800cb7a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800cb7c:	2b00      	cmp	r3, #0
 800cb7e:	d001      	beq.n	800cb84 <_vsnprintf+0x7cc>
 800cb80:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800cb82:	e001      	b.n	800cb88 <_vsnprintf+0x7d0>
 800cb84:	f04f 33ff 	mov.w	r3, #4294967295
 800cb88:	4619      	mov	r1, r3
 800cb8a:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800cb8c:	f7fe fcc9 	bl	800b522 <_strnlen_s>
 800cb90:	6378      	str	r0, [r7, #52]	; 0x34
        // pre padding
        if (flags & FLAGS_PRECISION) {
 800cb92:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800cb94:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800cb98:	2b00      	cmp	r3, #0
 800cb9a:	d005      	beq.n	800cba8 <_vsnprintf+0x7f0>
          l = (l < precision ? l : precision);
 800cb9c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800cb9e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800cba0:	4293      	cmp	r3, r2
 800cba2:	bf28      	it	cs
 800cba4:	4613      	movcs	r3, r2
 800cba6:	637b      	str	r3, [r7, #52]	; 0x34
        }
        if (!(flags & FLAGS_LEFT)) {
 800cba8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800cbaa:	f003 0302 	and.w	r3, r3, #2
 800cbae:	2b00      	cmp	r3, #0
 800cbb0:	d11a      	bne.n	800cbe8 <_vsnprintf+0x830>
          while (l++ < width) {
 800cbb2:	e007      	b.n	800cbc4 <_vsnprintf+0x80c>
            out(' ', buffer, idx++, maxlen);
 800cbb4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800cbb6:	1c53      	adds	r3, r2, #1
 800cbb8:	647b      	str	r3, [r7, #68]	; 0x44
 800cbba:	68fc      	ldr	r4, [r7, #12]
 800cbbc:	687b      	ldr	r3, [r7, #4]
 800cbbe:	68b9      	ldr	r1, [r7, #8]
 800cbc0:	2020      	movs	r0, #32
 800cbc2:	47a0      	blx	r4
          while (l++ < width) {
 800cbc4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cbc6:	1c5a      	adds	r2, r3, #1
 800cbc8:	637a      	str	r2, [r7, #52]	; 0x34
 800cbca:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800cbcc:	4293      	cmp	r3, r2
 800cbce:	d3f1      	bcc.n	800cbb4 <_vsnprintf+0x7fc>
          }
        }
        // string output
        while ((*p != 0) && (!(flags & FLAGS_PRECISION) || precision--)) {
 800cbd0:	e00a      	b.n	800cbe8 <_vsnprintf+0x830>
          out(*(p++), buffer, idx++, maxlen);
 800cbd2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cbd4:	1c5a      	adds	r2, r3, #1
 800cbd6:	63ba      	str	r2, [r7, #56]	; 0x38
 800cbd8:	7818      	ldrb	r0, [r3, #0]
 800cbda:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800cbdc:	1c53      	adds	r3, r2, #1
 800cbde:	647b      	str	r3, [r7, #68]	; 0x44
 800cbe0:	68fc      	ldr	r4, [r7, #12]
 800cbe2:	687b      	ldr	r3, [r7, #4]
 800cbe4:	68b9      	ldr	r1, [r7, #8]
 800cbe6:	47a0      	blx	r4
        while ((*p != 0) && (!(flags & FLAGS_PRECISION) || precision--)) {
 800cbe8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cbea:	781b      	ldrb	r3, [r3, #0]
 800cbec:	2b00      	cmp	r3, #0
 800cbee:	d009      	beq.n	800cc04 <_vsnprintf+0x84c>
 800cbf0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800cbf2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800cbf6:	2b00      	cmp	r3, #0
 800cbf8:	d0eb      	beq.n	800cbd2 <_vsnprintf+0x81a>
 800cbfa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800cbfc:	1e5a      	subs	r2, r3, #1
 800cbfe:	64fa      	str	r2, [r7, #76]	; 0x4c
 800cc00:	2b00      	cmp	r3, #0
 800cc02:	d1e6      	bne.n	800cbd2 <_vsnprintf+0x81a>
        }
        // post padding
        if (flags & FLAGS_LEFT) {
 800cc04:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800cc06:	f003 0302 	and.w	r3, r3, #2
 800cc0a:	2b00      	cmp	r3, #0
 800cc0c:	d00e      	beq.n	800cc2c <_vsnprintf+0x874>
          while (l++ < width) {
 800cc0e:	e007      	b.n	800cc20 <_vsnprintf+0x868>
            out(' ', buffer, idx++, maxlen);
 800cc10:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800cc12:	1c53      	adds	r3, r2, #1
 800cc14:	647b      	str	r3, [r7, #68]	; 0x44
 800cc16:	68fc      	ldr	r4, [r7, #12]
 800cc18:	687b      	ldr	r3, [r7, #4]
 800cc1a:	68b9      	ldr	r1, [r7, #8]
 800cc1c:	2020      	movs	r0, #32
 800cc1e:	47a0      	blx	r4
          while (l++ < width) {
 800cc20:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cc22:	1c5a      	adds	r2, r3, #1
 800cc24:	637a      	str	r2, [r7, #52]	; 0x34
 800cc26:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800cc28:	4293      	cmp	r3, r2
 800cc2a:	d3f1      	bcc.n	800cc10 <_vsnprintf+0x858>
          }
        }
        format++;
 800cc2c:	683b      	ldr	r3, [r7, #0]
 800cc2e:	3301      	adds	r3, #1
 800cc30:	603b      	str	r3, [r7, #0]
        break;
 800cc32:	e05c      	b.n	800ccee <_vsnprintf+0x936>
      }

      case 'p' : {
        width = sizeof(void*) * 2U;
 800cc34:	2308      	movs	r3, #8
 800cc36:	653b      	str	r3, [r7, #80]	; 0x50
        flags |= FLAGS_ZEROPAD | FLAGS_UPPERCASE;
 800cc38:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800cc3a:	f043 0321 	orr.w	r3, r3, #33	; 0x21
 800cc3e:	657b      	str	r3, [r7, #84]	; 0x54
#if defined(PRINTF_SUPPORT_LONG_LONG)
        const bool is_ll = sizeof(uintptr_t) == sizeof(long long);
 800cc40:	2300      	movs	r3, #0
 800cc42:	75fb      	strb	r3, [r7, #23]
        if (is_ll) {
 800cc44:	7dfb      	ldrb	r3, [r7, #23]
 800cc46:	2b00      	cmp	r3, #0
 800cc48:	d01d      	beq.n	800cc86 <_vsnprintf+0x8ce>
          idx = _ntoa_long_long(out, buffer, idx, maxlen, (uintptr_t)va_arg(va, void*), false, 16U, precision, width, flags);
 800cc4a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800cc4c:	1d1a      	adds	r2, r3, #4
 800cc4e:	66ba      	str	r2, [r7, #104]	; 0x68
 800cc50:	681b      	ldr	r3, [r3, #0]
 800cc52:	f04f 0400 	mov.w	r4, #0
 800cc56:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800cc58:	9208      	str	r2, [sp, #32]
 800cc5a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800cc5c:	9207      	str	r2, [sp, #28]
 800cc5e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800cc60:	9206      	str	r2, [sp, #24]
 800cc62:	f04f 0110 	mov.w	r1, #16
 800cc66:	f04f 0200 	mov.w	r2, #0
 800cc6a:	e9cd 1204 	strd	r1, r2, [sp, #16]
 800cc6e:	2200      	movs	r2, #0
 800cc70:	9202      	str	r2, [sp, #8]
 800cc72:	e88d 0018 	stmia.w	sp, {r3, r4}
 800cc76:	687b      	ldr	r3, [r7, #4]
 800cc78:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800cc7a:	68b9      	ldr	r1, [r7, #8]
 800cc7c:	68f8      	ldr	r0, [r7, #12]
 800cc7e:	f7fe fe3b 	bl	800b8f8 <_ntoa_long_long>
 800cc82:	6478      	str	r0, [r7, #68]	; 0x44
 800cc84:	e016      	b.n	800ccb4 <_vsnprintf+0x8fc>
        }
        else {
#endif
          idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned long)((uintptr_t)va_arg(va, void*)), false, 16U, precision, width, flags);
 800cc86:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800cc88:	1d1a      	adds	r2, r3, #4
 800cc8a:	66ba      	str	r2, [r7, #104]	; 0x68
 800cc8c:	681b      	ldr	r3, [r3, #0]
 800cc8e:	461a      	mov	r2, r3
 800cc90:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800cc92:	9305      	str	r3, [sp, #20]
 800cc94:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800cc96:	9304      	str	r3, [sp, #16]
 800cc98:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800cc9a:	9303      	str	r3, [sp, #12]
 800cc9c:	2310      	movs	r3, #16
 800cc9e:	9302      	str	r3, [sp, #8]
 800cca0:	2300      	movs	r3, #0
 800cca2:	9301      	str	r3, [sp, #4]
 800cca4:	9200      	str	r2, [sp, #0]
 800cca6:	687b      	ldr	r3, [r7, #4]
 800cca8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800ccaa:	68b9      	ldr	r1, [r7, #8]
 800ccac:	68f8      	ldr	r0, [r7, #12]
 800ccae:	f7fe fdbc 	bl	800b82a <_ntoa_long>
 800ccb2:	6478      	str	r0, [r7, #68]	; 0x44
#if defined(PRINTF_SUPPORT_LONG_LONG)
        }
#endif
        format++;
 800ccb4:	683b      	ldr	r3, [r7, #0]
 800ccb6:	3301      	adds	r3, #1
 800ccb8:	603b      	str	r3, [r7, #0]
        break;
 800ccba:	e018      	b.n	800ccee <_vsnprintf+0x936>
      }

      case '%' :
        out('%', buffer, idx++, maxlen);
 800ccbc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800ccbe:	1c53      	adds	r3, r2, #1
 800ccc0:	647b      	str	r3, [r7, #68]	; 0x44
 800ccc2:	68fc      	ldr	r4, [r7, #12]
 800ccc4:	687b      	ldr	r3, [r7, #4]
 800ccc6:	68b9      	ldr	r1, [r7, #8]
 800ccc8:	2025      	movs	r0, #37	; 0x25
 800ccca:	47a0      	blx	r4
        format++;
 800cccc:	683b      	ldr	r3, [r7, #0]
 800ccce:	3301      	adds	r3, #1
 800ccd0:	603b      	str	r3, [r7, #0]
        break;
 800ccd2:	e00c      	b.n	800ccee <_vsnprintf+0x936>

      default :
        out(*format, buffer, idx++, maxlen);
 800ccd4:	683b      	ldr	r3, [r7, #0]
 800ccd6:	7818      	ldrb	r0, [r3, #0]
 800ccd8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800ccda:	1c53      	adds	r3, r2, #1
 800ccdc:	647b      	str	r3, [r7, #68]	; 0x44
 800ccde:	68fc      	ldr	r4, [r7, #12]
 800cce0:	687b      	ldr	r3, [r7, #4]
 800cce2:	68b9      	ldr	r1, [r7, #8]
 800cce4:	47a0      	blx	r4
        format++;
 800cce6:	683b      	ldr	r3, [r7, #0]
 800cce8:	3301      	adds	r3, #1
 800ccea:	603b      	str	r3, [r7, #0]
        break;
 800ccec:	bf00      	nop
  while (*format)
 800ccee:	683b      	ldr	r3, [r7, #0]
 800ccf0:	781b      	ldrb	r3, [r3, #0]
 800ccf2:	2b00      	cmp	r3, #0
 800ccf4:	f47f ab71 	bne.w	800c3da <_vsnprintf+0x22>
    }
  }

  // termination
  out((char)0, buffer, idx < maxlen ? idx : maxlen - 1U, maxlen);
 800ccf8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800ccfa:	687b      	ldr	r3, [r7, #4]
 800ccfc:	429a      	cmp	r2, r3
 800ccfe:	d302      	bcc.n	800cd06 <_vsnprintf+0x94e>
 800cd00:	687b      	ldr	r3, [r7, #4]
 800cd02:	1e5a      	subs	r2, r3, #1
 800cd04:	e000      	b.n	800cd08 <_vsnprintf+0x950>
 800cd06:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800cd08:	68fc      	ldr	r4, [r7, #12]
 800cd0a:	687b      	ldr	r3, [r7, #4]
 800cd0c:	68b9      	ldr	r1, [r7, #8]
 800cd0e:	2000      	movs	r0, #0
 800cd10:	47a0      	blx	r4

  // return written chars without terminating \0
  return (int)idx;
 800cd12:	6c7b      	ldr	r3, [r7, #68]	; 0x44
}
 800cd14:	4618      	mov	r0, r3
 800cd16:	3758      	adds	r7, #88	; 0x58
 800cd18:	46bd      	mov	sp, r7
 800cd1a:	bdb0      	pop	{r4, r5, r7, pc}

0800cd1c <vsnprintf_>:
{
  return _vsnprintf(_out_buffer, buffer, (size_t)-1, format, va);
}

int vsnprintf_(char* buffer, size_t count, const char* format, va_list va)
{
 800cd1c:	b580      	push	{r7, lr}
 800cd1e:	b086      	sub	sp, #24
 800cd20:	af02      	add	r7, sp, #8
 800cd22:	60f8      	str	r0, [r7, #12]
 800cd24:	60b9      	str	r1, [r7, #8]
 800cd26:	607a      	str	r2, [r7, #4]
 800cd28:	603b      	str	r3, [r7, #0]
  return _vsnprintf(_out_buffer, buffer, count, format, va);
 800cd2a:	683b      	ldr	r3, [r7, #0]
 800cd2c:	9300      	str	r3, [sp, #0]
 800cd2e:	687b      	ldr	r3, [r7, #4]
 800cd30:	68ba      	ldr	r2, [r7, #8]
 800cd32:	68f9      	ldr	r1, [r7, #12]
 800cd34:	4803      	ldr	r0, [pc, #12]	; (800cd44 <vsnprintf_+0x28>)
 800cd36:	f7ff fb3f 	bl	800c3b8 <_vsnprintf>
 800cd3a:	4603      	mov	r3, r0
}
 800cd3c:	4618      	mov	r0, r3
 800cd3e:	3710      	adds	r7, #16
 800cd40:	46bd      	mov	sp, r7
 800cd42:	bd80      	pop	{r7, pc}
 800cd44:	0800b4d9 	.word	0x0800b4d9

0800cd48 <map>:
#include "touch.h"




int32_t map(int32_t x, int32_t in_min, int32_t in_max, int32_t out_min, int32_t out_max){
 800cd48:	b480      	push	{r7}
 800cd4a:	b085      	sub	sp, #20
 800cd4c:	af00      	add	r7, sp, #0
 800cd4e:	60f8      	str	r0, [r7, #12]
 800cd50:	60b9      	str	r1, [r7, #8]
 800cd52:	607a      	str	r2, [r7, #4]
 800cd54:	603b      	str	r3, [r7, #0]
	return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 800cd56:	68fa      	ldr	r2, [r7, #12]
 800cd58:	68bb      	ldr	r3, [r7, #8]
 800cd5a:	1ad3      	subs	r3, r2, r3
 800cd5c:	69b9      	ldr	r1, [r7, #24]
 800cd5e:	683a      	ldr	r2, [r7, #0]
 800cd60:	1a8a      	subs	r2, r1, r2
 800cd62:	fb02 f203 	mul.w	r2, r2, r3
 800cd66:	6879      	ldr	r1, [r7, #4]
 800cd68:	68bb      	ldr	r3, [r7, #8]
 800cd6a:	1acb      	subs	r3, r1, r3
 800cd6c:	fb92 f2f3 	sdiv	r2, r2, r3
 800cd70:	683b      	ldr	r3, [r7, #0]
 800cd72:	4413      	add	r3, r2
}
 800cd74:	4618      	mov	r0, r3
 800cd76:	3714      	adds	r7, #20
 800cd78:	46bd      	mov	sp, r7
 800cd7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd7e:	4770      	bx	lr

0800cd80 <map_float>:

float map_float(float x, float in_min, float in_max, float out_min, float out_max){
 800cd80:	b480      	push	{r7}
 800cd82:	b087      	sub	sp, #28
 800cd84:	af00      	add	r7, sp, #0
 800cd86:	ed87 0a05 	vstr	s0, [r7, #20]
 800cd8a:	edc7 0a04 	vstr	s1, [r7, #16]
 800cd8e:	ed87 1a03 	vstr	s2, [r7, #12]
 800cd92:	edc7 1a02 	vstr	s3, [r7, #8]
 800cd96:	ed87 2a01 	vstr	s4, [r7, #4]
	return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 800cd9a:	ed97 7a05 	vldr	s14, [r7, #20]
 800cd9e:	edd7 7a04 	vldr	s15, [r7, #16]
 800cda2:	ee37 7a67 	vsub.f32	s14, s14, s15
 800cda6:	edd7 6a01 	vldr	s13, [r7, #4]
 800cdaa:	edd7 7a02 	vldr	s15, [r7, #8]
 800cdae:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800cdb2:	ee67 6a27 	vmul.f32	s13, s14, s15
 800cdb6:	ed97 7a03 	vldr	s14, [r7, #12]
 800cdba:	edd7 7a04 	vldr	s15, [r7, #16]
 800cdbe:	ee77 7a67 	vsub.f32	s15, s14, s15
 800cdc2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800cdc6:	edd7 7a02 	vldr	s15, [r7, #8]
 800cdca:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 800cdce:	eeb0 0a67 	vmov.f32	s0, s15
 800cdd2:	371c      	adds	r7, #28
 800cdd4:	46bd      	mov	sp, r7
 800cdd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdda:	4770      	bx	lr

0800cddc <send_comand>:
		LCD_SetCursor(120,160);
		LCD_Printf("pusto");
	}
}

void send_comand(uint8_t cmd, uint8_t size, uint8_t *rcv){
 800cddc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cde0:	b086      	sub	sp, #24
 800cde2:	af00      	add	r7, sp, #0
 800cde4:	603a      	str	r2, [r7, #0]
 800cde6:	4602      	mov	r2, r0
 800cde8:	71fa      	strb	r2, [r7, #7]
 800cdea:	460a      	mov	r2, r1
 800cdec:	71ba      	strb	r2, [r7, #6]
 800cdee:	466a      	mov	r2, sp
 800cdf0:	4690      	mov	r8, r2
	uint8_t tab_s[3] = { 0x55 , 0x01 , cmd };
 800cdf2:	2255      	movs	r2, #85	; 0x55
 800cdf4:	733a      	strb	r2, [r7, #12]
 800cdf6:	2201      	movs	r2, #1
 800cdf8:	737a      	strb	r2, [r7, #13]
 800cdfa:	79fa      	ldrb	r2, [r7, #7]
 800cdfc:	73ba      	strb	r2, [r7, #14]
	uint8_t tab_r[size];
 800cdfe:	79b8      	ldrb	r0, [r7, #6]
 800ce00:	4602      	mov	r2, r0
 800ce02:	3a01      	subs	r2, #1
 800ce04:	617a      	str	r2, [r7, #20]
 800ce06:	b2c1      	uxtb	r1, r0
 800ce08:	f04f 0200 	mov.w	r2, #0
 800ce0c:	00d6      	lsls	r6, r2, #3
 800ce0e:	ea46 7651 	orr.w	r6, r6, r1, lsr #29
 800ce12:	00cd      	lsls	r5, r1, #3
 800ce14:	b2c1      	uxtb	r1, r0
 800ce16:	f04f 0200 	mov.w	r2, #0
 800ce1a:	00d4      	lsls	r4, r2, #3
 800ce1c:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 800ce20:	00cb      	lsls	r3, r1, #3
 800ce22:	4603      	mov	r3, r0
 800ce24:	3307      	adds	r3, #7
 800ce26:	08db      	lsrs	r3, r3, #3
 800ce28:	00db      	lsls	r3, r3, #3
 800ce2a:	ebad 0d03 	sub.w	sp, sp, r3
 800ce2e:	466b      	mov	r3, sp
 800ce30:	3300      	adds	r3, #0
 800ce32:	613b      	str	r3, [r7, #16]
	HAL_UART_Transmit(&uart, tab_s, 3, 100);
 800ce34:	f107 010c 	add.w	r1, r7, #12
 800ce38:	2364      	movs	r3, #100	; 0x64
 800ce3a:	2203      	movs	r2, #3
 800ce3c:	480a      	ldr	r0, [pc, #40]	; (800ce68 <send_comand+0x8c>)
 800ce3e:	f7fa fd43 	bl	80078c8 <HAL_UART_Transmit>
	HAL_UART_Receive(&uart, tab_r, size, 100);
 800ce42:	6939      	ldr	r1, [r7, #16]
 800ce44:	79bb      	ldrb	r3, [r7, #6]
 800ce46:	b29a      	uxth	r2, r3
 800ce48:	2364      	movs	r3, #100	; 0x64
 800ce4a:	4807      	ldr	r0, [pc, #28]	; (800ce68 <send_comand+0x8c>)
 800ce4c:	f7fa fdd0 	bl	80079f0 <HAL_UART_Receive>
	memcpy(rcv,tab_r,size);
 800ce50:	693b      	ldr	r3, [r7, #16]
 800ce52:	79ba      	ldrb	r2, [r7, #6]
 800ce54:	4619      	mov	r1, r3
 800ce56:	6838      	ldr	r0, [r7, #0]
 800ce58:	f000 faee 	bl	800d438 <memcpy>
 800ce5c:	46c5      	mov	sp, r8
}
 800ce5e:	bf00      	nop
 800ce60:	3718      	adds	r7, #24
 800ce62:	46bd      	mov	sp, r7
 800ce64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ce68:	20000e7c 	.word	0x20000e7c

0800ce6c <send_comand_n_data>:

void send_comand_n_data(uint8_t size_cmd, uint8_t* cmd, uint8_t size_rcv, uint8_t *rcv){
 800ce6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ce70:	b08b      	sub	sp, #44	; 0x2c
 800ce72:	af00      	add	r7, sp, #0
 800ce74:	6139      	str	r1, [r7, #16]
 800ce76:	60fb      	str	r3, [r7, #12]
 800ce78:	4603      	mov	r3, r0
 800ce7a:	75fb      	strb	r3, [r7, #23]
 800ce7c:	4613      	mov	r3, r2
 800ce7e:	75bb      	strb	r3, [r7, #22]
 800ce80:	466b      	mov	r3, sp
 800ce82:	461e      	mov	r6, r3
	uint8_t tab_s[size_cmd];
 800ce84:	7df9      	ldrb	r1, [r7, #23]
 800ce86:	460b      	mov	r3, r1
 800ce88:	3b01      	subs	r3, #1
 800ce8a:	627b      	str	r3, [r7, #36]	; 0x24
 800ce8c:	b2ca      	uxtb	r2, r1
 800ce8e:	f04f 0300 	mov.w	r3, #0
 800ce92:	00d8      	lsls	r0, r3, #3
 800ce94:	6078      	str	r0, [r7, #4]
 800ce96:	6878      	ldr	r0, [r7, #4]
 800ce98:	ea40 7052 	orr.w	r0, r0, r2, lsr #29
 800ce9c:	6078      	str	r0, [r7, #4]
 800ce9e:	00d3      	lsls	r3, r2, #3
 800cea0:	603b      	str	r3, [r7, #0]
 800cea2:	b2ca      	uxtb	r2, r1
 800cea4:	f04f 0300 	mov.w	r3, #0
 800cea8:	ea4f 0bc3 	mov.w	fp, r3, lsl #3
 800ceac:	ea4b 7b52 	orr.w	fp, fp, r2, lsr #29
 800ceb0:	ea4f 0ac2 	mov.w	sl, r2, lsl #3
 800ceb4:	460b      	mov	r3, r1
 800ceb6:	3307      	adds	r3, #7
 800ceb8:	08db      	lsrs	r3, r3, #3
 800ceba:	00db      	lsls	r3, r3, #3
 800cebc:	ebad 0d03 	sub.w	sp, sp, r3
 800cec0:	466b      	mov	r3, sp
 800cec2:	3300      	adds	r3, #0
 800cec4:	623b      	str	r3, [r7, #32]
	uint8_t tab_r[size_rcv];
 800cec6:	7db9      	ldrb	r1, [r7, #22]
 800cec8:	460b      	mov	r3, r1
 800ceca:	3b01      	subs	r3, #1
 800cecc:	61fb      	str	r3, [r7, #28]
 800cece:	b2ca      	uxtb	r2, r1
 800ced0:	f04f 0300 	mov.w	r3, #0
 800ced4:	ea4f 09c3 	mov.w	r9, r3, lsl #3
 800ced8:	ea49 7952 	orr.w	r9, r9, r2, lsr #29
 800cedc:	ea4f 08c2 	mov.w	r8, r2, lsl #3
 800cee0:	b2ca      	uxtb	r2, r1
 800cee2:	f04f 0300 	mov.w	r3, #0
 800cee6:	00dd      	lsls	r5, r3, #3
 800cee8:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800ceec:	00d4      	lsls	r4, r2, #3
 800ceee:	460b      	mov	r3, r1
 800cef0:	3307      	adds	r3, #7
 800cef2:	08db      	lsrs	r3, r3, #3
 800cef4:	00db      	lsls	r3, r3, #3
 800cef6:	ebad 0d03 	sub.w	sp, sp, r3
 800cefa:	466b      	mov	r3, sp
 800cefc:	3300      	adds	r3, #0
 800cefe:	61bb      	str	r3, [r7, #24]
	memcpy(tab_s,cmd,size_cmd);
 800cf00:	6a3b      	ldr	r3, [r7, #32]
 800cf02:	7dfa      	ldrb	r2, [r7, #23]
 800cf04:	6939      	ldr	r1, [r7, #16]
 800cf06:	4618      	mov	r0, r3
 800cf08:	f000 fa96 	bl	800d438 <memcpy>
	HAL_UART_Transmit(&uart, tab_s, size_cmd, 100);
 800cf0c:	6a39      	ldr	r1, [r7, #32]
 800cf0e:	7dfb      	ldrb	r3, [r7, #23]
 800cf10:	b29a      	uxth	r2, r3
 800cf12:	2364      	movs	r3, #100	; 0x64
 800cf14:	480a      	ldr	r0, [pc, #40]	; (800cf40 <send_comand_n_data+0xd4>)
 800cf16:	f7fa fcd7 	bl	80078c8 <HAL_UART_Transmit>
	HAL_UART_Receive(&uart, tab_r, size_rcv, 100);
 800cf1a:	69b9      	ldr	r1, [r7, #24]
 800cf1c:	7dbb      	ldrb	r3, [r7, #22]
 800cf1e:	b29a      	uxth	r2, r3
 800cf20:	2364      	movs	r3, #100	; 0x64
 800cf22:	4807      	ldr	r0, [pc, #28]	; (800cf40 <send_comand_n_data+0xd4>)
 800cf24:	f7fa fd64 	bl	80079f0 <HAL_UART_Receive>
	memcpy(rcv,tab_r,size_rcv);
 800cf28:	69bb      	ldr	r3, [r7, #24]
 800cf2a:	7dba      	ldrb	r2, [r7, #22]
 800cf2c:	4619      	mov	r1, r3
 800cf2e:	68f8      	ldr	r0, [r7, #12]
 800cf30:	f000 fa82 	bl	800d438 <memcpy>
 800cf34:	46b5      	mov	sp, r6
}
 800cf36:	bf00      	nop
 800cf38:	372c      	adds	r7, #44	; 0x2c
 800cf3a:	46bd      	mov	sp, r7
 800cf3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cf40:	20000e7c 	.word	0x20000e7c

0800cf44 <disp_status>:

void disp_status(uint8_t* tab, uint8_t size){
 800cf44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cf48:	b086      	sub	sp, #24
 800cf4a:	af00      	add	r7, sp, #0
 800cf4c:	6078      	str	r0, [r7, #4]
 800cf4e:	460a      	mov	r2, r1
 800cf50:	70fa      	strb	r2, [r7, #3]
 800cf52:	466a      	mov	r2, sp
 800cf54:	4690      	mov	r8, r2
	uint8_t i;
	uint8_t recv[size];
 800cf56:	78f8      	ldrb	r0, [r7, #3]
 800cf58:	4602      	mov	r2, r0
 800cf5a:	3a01      	subs	r2, #1
 800cf5c:	613a      	str	r2, [r7, #16]
 800cf5e:	b2c1      	uxtb	r1, r0
 800cf60:	f04f 0200 	mov.w	r2, #0
 800cf64:	00d6      	lsls	r6, r2, #3
 800cf66:	ea46 7651 	orr.w	r6, r6, r1, lsr #29
 800cf6a:	00cd      	lsls	r5, r1, #3
 800cf6c:	b2c1      	uxtb	r1, r0
 800cf6e:	f04f 0200 	mov.w	r2, #0
 800cf72:	00d4      	lsls	r4, r2, #3
 800cf74:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 800cf78:	00cb      	lsls	r3, r1, #3
 800cf7a:	4603      	mov	r3, r0
 800cf7c:	3307      	adds	r3, #7
 800cf7e:	08db      	lsrs	r3, r3, #3
 800cf80:	00db      	lsls	r3, r3, #3
 800cf82:	ebad 0d03 	sub.w	sp, sp, r3
 800cf86:	466b      	mov	r3, sp
 800cf88:	3300      	adds	r3, #0
 800cf8a:	60fb      	str	r3, [r7, #12]
	memcpy(recv,tab,size);
 800cf8c:	68fb      	ldr	r3, [r7, #12]
 800cf8e:	78fa      	ldrb	r2, [r7, #3]
 800cf90:	6879      	ldr	r1, [r7, #4]
 800cf92:	4618      	mov	r0, r3
 800cf94:	f000 fa50 	bl	800d438 <memcpy>
	for(i=0;i<size;i++){
 800cf98:	2300      	movs	r3, #0
 800cf9a:	75fb      	strb	r3, [r7, #23]
 800cf9c:	e018      	b.n	800cfd0 <disp_status+0x8c>
			LCD_SetCursor(100,((i+1)*20)+60);
 800cf9e:	7dfb      	ldrb	r3, [r7, #23]
 800cfa0:	3301      	adds	r3, #1
 800cfa2:	b29b      	uxth	r3, r3
 800cfa4:	461a      	mov	r2, r3
 800cfa6:	0092      	lsls	r2, r2, #2
 800cfa8:	4413      	add	r3, r2
 800cfaa:	009b      	lsls	r3, r3, #2
 800cfac:	b29b      	uxth	r3, r3
 800cfae:	333c      	adds	r3, #60	; 0x3c
 800cfb0:	b29b      	uxth	r3, r3
 800cfb2:	4619      	mov	r1, r3
 800cfb4:	2064      	movs	r0, #100	; 0x64
 800cfb6:	f7fe fa6f 	bl	800b498 <LCD_SetCursor>
			LCD_Printf("byte %d : %#x", i, recv[i]);
 800cfba:	7df9      	ldrb	r1, [r7, #23]
 800cfbc:	7dfb      	ldrb	r3, [r7, #23]
 800cfbe:	68fa      	ldr	r2, [r7, #12]
 800cfc0:	5cd3      	ldrb	r3, [r2, r3]
 800cfc2:	461a      	mov	r2, r3
 800cfc4:	4807      	ldr	r0, [pc, #28]	; (800cfe4 <disp_status+0xa0>)
 800cfc6:	f7fe f9d1 	bl	800b36c <LCD_Printf>
	for(i=0;i<size;i++){
 800cfca:	7dfb      	ldrb	r3, [r7, #23]
 800cfcc:	3301      	adds	r3, #1
 800cfce:	75fb      	strb	r3, [r7, #23]
 800cfd0:	7dfa      	ldrb	r2, [r7, #23]
 800cfd2:	78fb      	ldrb	r3, [r7, #3]
 800cfd4:	429a      	cmp	r2, r3
 800cfd6:	d3e2      	bcc.n	800cf9e <disp_status+0x5a>
 800cfd8:	46c5      	mov	sp, r8
		}
}
 800cfda:	bf00      	nop
 800cfdc:	3718      	adds	r7, #24
 800cfde:	46bd      	mov	sp, r7
 800cfe0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cfe4:	0800d7e0 	.word	0x0800d7e0

0800cfe8 <disable_touch>:

void disable_touch(){  // command 0x13
 800cfe8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cfec:	b084      	sub	sp, #16
 800cfee:	af00      	add	r7, sp, #0
 800cff0:	4668      	mov	r0, sp
 800cff2:	4680      	mov	r8, r0
	uint8_t len = 4 , command = 0x13;
 800cff4:	2004      	movs	r0, #4
 800cff6:	73f8      	strb	r0, [r7, #15]
 800cff8:	2013      	movs	r0, #19
 800cffa:	73b8      	strb	r0, [r7, #14]
	uint8_t successful_tab[4] = { 0x55, 0x02, 0x00, 0x13};
 800cffc:	4824      	ldr	r0, [pc, #144]	; (800d090 <disable_touch+0xa8>)
 800cffe:	6800      	ldr	r0, [r0, #0]
 800d000:	6038      	str	r0, [r7, #0]
	uint8_t recv[len];
 800d002:	7bf8      	ldrb	r0, [r7, #15]
 800d004:	4605      	mov	r5, r0
 800d006:	3d01      	subs	r5, #1
 800d008:	60bd      	str	r5, [r7, #8]
 800d00a:	b2c5      	uxtb	r5, r0
 800d00c:	f04f 0600 	mov.w	r6, #0
 800d010:	00f2      	lsls	r2, r6, #3
 800d012:	ea42 7255 	orr.w	r2, r2, r5, lsr #29
 800d016:	00e9      	lsls	r1, r5, #3
 800d018:	b2c1      	uxtb	r1, r0
 800d01a:	f04f 0200 	mov.w	r2, #0
 800d01e:	00d4      	lsls	r4, r2, #3
 800d020:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 800d024:	00cb      	lsls	r3, r1, #3
 800d026:	4603      	mov	r3, r0
 800d028:	3307      	adds	r3, #7
 800d02a:	08db      	lsrs	r3, r3, #3
 800d02c:	00db      	lsls	r3, r3, #3
 800d02e:	ebad 0d03 	sub.w	sp, sp, r3
 800d032:	466b      	mov	r3, sp
 800d034:	3300      	adds	r3, #0
 800d036:	607b      	str	r3, [r7, #4]
	send_comand(command,len,recv);
 800d038:	687a      	ldr	r2, [r7, #4]
 800d03a:	7bf9      	ldrb	r1, [r7, #15]
 800d03c:	7bbb      	ldrb	r3, [r7, #14]
 800d03e:	4618      	mov	r0, r3
 800d040:	f7ff fecc 	bl	800cddc <send_comand>
	LCD_FillScreen(BLACK);
 800d044:	2000      	movs	r0, #0
 800d046:	f7fd fd3b 	bl	800aac0 <LCD_FillScreen>
	LCD_SetCursor(100,40);
 800d04a:	2128      	movs	r1, #40	; 0x28
 800d04c:	2064      	movs	r0, #100	; 0x64
 800d04e:	f7fe fa23 	bl	800b498 <LCD_SetCursor>
	LCD_Printf("DISABLE TOUCH");
 800d052:	4810      	ldr	r0, [pc, #64]	; (800d094 <disable_touch+0xac>)
 800d054:	f7fe f98a 	bl	800b36c <LCD_Printf>
	disp_status(recv,len);
 800d058:	687b      	ldr	r3, [r7, #4]
 800d05a:	7bfa      	ldrb	r2, [r7, #15]
 800d05c:	4611      	mov	r1, r2
 800d05e:	4618      	mov	r0, r3
 800d060:	f7ff ff70 	bl	800cf44 <disp_status>
	LCD_SetCursor(100,200);
 800d064:	21c8      	movs	r1, #200	; 0xc8
 800d066:	2064      	movs	r0, #100	; 0x64
 800d068:	f7fe fa16 	bl	800b498 <LCD_SetCursor>
	if(*successful_tab == *recv){
 800d06c:	783a      	ldrb	r2, [r7, #0]
 800d06e:	687b      	ldr	r3, [r7, #4]
 800d070:	781b      	ldrb	r3, [r3, #0]
 800d072:	429a      	cmp	r2, r3
 800d074:	d103      	bne.n	800d07e <disable_touch+0x96>
		LCD_Printf(".. OK ..");
 800d076:	4808      	ldr	r0, [pc, #32]	; (800d098 <disable_touch+0xb0>)
 800d078:	f7fe f978 	bl	800b36c <LCD_Printf>
 800d07c:	e002      	b.n	800d084 <disable_touch+0x9c>
	}else{
		LCD_Printf(".. ERROR ..");
 800d07e:	4807      	ldr	r0, [pc, #28]	; (800d09c <disable_touch+0xb4>)
 800d080:	f7fe f974 	bl	800b36c <LCD_Printf>
 800d084:	46c5      	mov	sp, r8
	}

}
 800d086:	bf00      	nop
 800d088:	3710      	adds	r7, #16
 800d08a:	46bd      	mov	sp, r7
 800d08c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d090:	0800d818 	.word	0x0800d818
 800d094:	0800d7f0 	.word	0x0800d7f0
 800d098:	0800d800 	.word	0x0800d800
 800d09c:	0800d80c 	.word	0x0800d80c

0800d0a0 <reg_start>:

void reg_start(){  // command 0x22  REGISTER_START_ADDRESS_REQUEST
 800d0a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d0a4:	b086      	sub	sp, #24
 800d0a6:	af00      	add	r7, sp, #0
 800d0a8:	466a      	mov	r2, sp
 800d0aa:	4690      	mov	r8, r2
	uint8_t len = 5 , command[3] = {0x55, 0x01, 0x22};
 800d0ac:	2205      	movs	r2, #5
 800d0ae:	75fa      	strb	r2, [r7, #23]
 800d0b0:	492b      	ldr	r1, [pc, #172]	; (800d160 <reg_start+0xc0>)
 800d0b2:	f107 0208 	add.w	r2, r7, #8
 800d0b6:	6809      	ldr	r1, [r1, #0]
 800d0b8:	4608      	mov	r0, r1
 800d0ba:	8010      	strh	r0, [r2, #0]
 800d0bc:	3202      	adds	r2, #2
 800d0be:	0c09      	lsrs	r1, r1, #16
 800d0c0:	7011      	strb	r1, [r2, #0]
	uint8_t successful_tab[5] = { 0x55, 0x02, 0x00, 0x22, 0x20};
 800d0c2:	4928      	ldr	r1, [pc, #160]	; (800d164 <reg_start+0xc4>)
 800d0c4:	463a      	mov	r2, r7
 800d0c6:	c903      	ldmia	r1, {r0, r1}
 800d0c8:	6010      	str	r0, [r2, #0]
 800d0ca:	3204      	adds	r2, #4
 800d0cc:	7011      	strb	r1, [r2, #0]
		uint8_t recv[len];
 800d0ce:	7df8      	ldrb	r0, [r7, #23]
 800d0d0:	4602      	mov	r2, r0
 800d0d2:	3a01      	subs	r2, #1
 800d0d4:	613a      	str	r2, [r7, #16]
 800d0d6:	b2c1      	uxtb	r1, r0
 800d0d8:	f04f 0200 	mov.w	r2, #0
 800d0dc:	00d6      	lsls	r6, r2, #3
 800d0de:	ea46 7651 	orr.w	r6, r6, r1, lsr #29
 800d0e2:	00cd      	lsls	r5, r1, #3
 800d0e4:	b2c1      	uxtb	r1, r0
 800d0e6:	f04f 0200 	mov.w	r2, #0
 800d0ea:	00d4      	lsls	r4, r2, #3
 800d0ec:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 800d0f0:	00cb      	lsls	r3, r1, #3
 800d0f2:	4603      	mov	r3, r0
 800d0f4:	3307      	adds	r3, #7
 800d0f6:	08db      	lsrs	r3, r3, #3
 800d0f8:	00db      	lsls	r3, r3, #3
 800d0fa:	ebad 0d03 	sub.w	sp, sp, r3
 800d0fe:	466b      	mov	r3, sp
 800d100:	3300      	adds	r3, #0
 800d102:	60fb      	str	r3, [r7, #12]
		send_comand_n_data(3,command,len,recv);
 800d104:	68fb      	ldr	r3, [r7, #12]
 800d106:	7dfa      	ldrb	r2, [r7, #23]
 800d108:	f107 0108 	add.w	r1, r7, #8
 800d10c:	2003      	movs	r0, #3
 800d10e:	f7ff fead 	bl	800ce6c <send_comand_n_data>
		LCD_FillScreen(BLACK);
 800d112:	2000      	movs	r0, #0
 800d114:	f7fd fcd4 	bl	800aac0 <LCD_FillScreen>
		LCD_SetCursor(100,40);
 800d118:	2128      	movs	r1, #40	; 0x28
 800d11a:	2064      	movs	r0, #100	; 0x64
 800d11c:	f7fe f9bc 	bl	800b498 <LCD_SetCursor>
		LCD_Printf("REG START");
 800d120:	4811      	ldr	r0, [pc, #68]	; (800d168 <reg_start+0xc8>)
 800d122:	f7fe f923 	bl	800b36c <LCD_Printf>
		disp_status(recv,len);
 800d126:	68fb      	ldr	r3, [r7, #12]
 800d128:	7dfa      	ldrb	r2, [r7, #23]
 800d12a:	4611      	mov	r1, r2
 800d12c:	4618      	mov	r0, r3
 800d12e:	f7ff ff09 	bl	800cf44 <disp_status>
		LCD_SetCursor(100,200);
 800d132:	21c8      	movs	r1, #200	; 0xc8
 800d134:	2064      	movs	r0, #100	; 0x64
 800d136:	f7fe f9af 	bl	800b498 <LCD_SetCursor>
		if(*successful_tab == *recv){
 800d13a:	783a      	ldrb	r2, [r7, #0]
 800d13c:	68fb      	ldr	r3, [r7, #12]
 800d13e:	781b      	ldrb	r3, [r3, #0]
 800d140:	429a      	cmp	r2, r3
 800d142:	d103      	bne.n	800d14c <reg_start+0xac>
			LCD_Printf(".. OK ..");
 800d144:	4809      	ldr	r0, [pc, #36]	; (800d16c <reg_start+0xcc>)
 800d146:	f7fe f911 	bl	800b36c <LCD_Printf>
 800d14a:	e002      	b.n	800d152 <reg_start+0xb2>
		}else{
			LCD_Printf(".. ERROR ..");
 800d14c:	4808      	ldr	r0, [pc, #32]	; (800d170 <reg_start+0xd0>)
 800d14e:	f7fe f90d 	bl	800b36c <LCD_Printf>
 800d152:	46c5      	mov	sp, r8
		}
}
 800d154:	bf00      	nop
 800d156:	3718      	adds	r7, #24
 800d158:	46bd      	mov	sp, r7
 800d15a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d15e:	bf00      	nop
 800d160:	0800d828 	.word	0x0800d828
 800d164:	0800d82c 	.word	0x0800d82c
 800d168:	0800d81c 	.word	0x0800d81c
 800d16c:	0800d800 	.word	0x0800d800
 800d170:	0800d80c 	.word	0x0800d80c

0800d174 <calibration_inset>:

void calibration_inset(){   // command 0x21  REGISTER_WRITE
 800d174:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800d178:	b087      	sub	sp, #28
 800d17a:	af00      	add	r7, sp, #0
 800d17c:	466b      	mov	r3, sp
 800d17e:	461e      	mov	r6, r3
	uint8_t len_cmd = 7;
 800d180:	2307      	movs	r3, #7
 800d182:	75fb      	strb	r3, [r7, #23]
	uint8_t len_recv = 4;
 800d184:	2304      	movs	r3, #4
 800d186:	75bb      	strb	r3, [r7, #22]
//	uint8_t command[7] = {0x55, 0x05, 0x21, 0x00, 0x2E, 0x01, 0x19};
	uint8_t command[7] = {0x55, 0x05, 0x21, 0x00, 0x0A, 0x01, 0x00};
 800d188:	4a2a      	ldr	r2, [pc, #168]	; (800d234 <calibration_inset+0xc0>)
 800d18a:	1d3b      	adds	r3, r7, #4
 800d18c:	e892 0003 	ldmia.w	r2, {r0, r1}
 800d190:	6018      	str	r0, [r3, #0]
 800d192:	3304      	adds	r3, #4
 800d194:	8019      	strh	r1, [r3, #0]
 800d196:	3302      	adds	r3, #2
 800d198:	0c0a      	lsrs	r2, r1, #16
 800d19a:	701a      	strb	r2, [r3, #0]

	uint8_t successful_tab[4] = { 0x55, 0x02, 0x00, 0x21};
 800d19c:	4b26      	ldr	r3, [pc, #152]	; (800d238 <calibration_inset+0xc4>)
 800d19e:	681b      	ldr	r3, [r3, #0]
 800d1a0:	603b      	str	r3, [r7, #0]
	uint8_t recv[len_recv];
 800d1a2:	7db9      	ldrb	r1, [r7, #22]
 800d1a4:	460b      	mov	r3, r1
 800d1a6:	3b01      	subs	r3, #1
 800d1a8:	613b      	str	r3, [r7, #16]
 800d1aa:	b2ca      	uxtb	r2, r1
 800d1ac:	f04f 0300 	mov.w	r3, #0
 800d1b0:	ea4f 09c3 	mov.w	r9, r3, lsl #3
 800d1b4:	ea49 7952 	orr.w	r9, r9, r2, lsr #29
 800d1b8:	ea4f 08c2 	mov.w	r8, r2, lsl #3
 800d1bc:	b2ca      	uxtb	r2, r1
 800d1be:	f04f 0300 	mov.w	r3, #0
 800d1c2:	00dd      	lsls	r5, r3, #3
 800d1c4:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800d1c8:	00d4      	lsls	r4, r2, #3
 800d1ca:	460b      	mov	r3, r1
 800d1cc:	3307      	adds	r3, #7
 800d1ce:	08db      	lsrs	r3, r3, #3
 800d1d0:	00db      	lsls	r3, r3, #3
 800d1d2:	ebad 0d03 	sub.w	sp, sp, r3
 800d1d6:	466b      	mov	r3, sp
 800d1d8:	3300      	adds	r3, #0
 800d1da:	60fb      	str	r3, [r7, #12]
	send_comand_n_data(len_cmd,command,len_recv,recv);
 800d1dc:	68fb      	ldr	r3, [r7, #12]
 800d1de:	7dba      	ldrb	r2, [r7, #22]
 800d1e0:	1d39      	adds	r1, r7, #4
 800d1e2:	7df8      	ldrb	r0, [r7, #23]
 800d1e4:	f7ff fe42 	bl	800ce6c <send_comand_n_data>
	LCD_FillScreen(BLACK);
 800d1e8:	2000      	movs	r0, #0
 800d1ea:	f7fd fc69 	bl	800aac0 <LCD_FillScreen>
	LCD_SetCursor(100,40);
 800d1ee:	2128      	movs	r1, #40	; 0x28
 800d1f0:	2064      	movs	r0, #100	; 0x64
 800d1f2:	f7fe f951 	bl	800b498 <LCD_SetCursor>
	LCD_Printf("CALIBRATION INSET");
 800d1f6:	4811      	ldr	r0, [pc, #68]	; (800d23c <calibration_inset+0xc8>)
 800d1f8:	f7fe f8b8 	bl	800b36c <LCD_Printf>
	disp_status(recv,len_recv);
 800d1fc:	68fb      	ldr	r3, [r7, #12]
 800d1fe:	7dba      	ldrb	r2, [r7, #22]
 800d200:	4611      	mov	r1, r2
 800d202:	4618      	mov	r0, r3
 800d204:	f7ff fe9e 	bl	800cf44 <disp_status>

	LCD_SetCursor(100,200);
 800d208:	21c8      	movs	r1, #200	; 0xc8
 800d20a:	2064      	movs	r0, #100	; 0x64
 800d20c:	f7fe f944 	bl	800b498 <LCD_SetCursor>
	if(*successful_tab == *recv){
 800d210:	783a      	ldrb	r2, [r7, #0]
 800d212:	68fb      	ldr	r3, [r7, #12]
 800d214:	781b      	ldrb	r3, [r3, #0]
 800d216:	429a      	cmp	r2, r3
 800d218:	d103      	bne.n	800d222 <calibration_inset+0xae>
		LCD_Printf(".. OK ..");
 800d21a:	4809      	ldr	r0, [pc, #36]	; (800d240 <calibration_inset+0xcc>)
 800d21c:	f7fe f8a6 	bl	800b36c <LCD_Printf>
 800d220:	e002      	b.n	800d228 <calibration_inset+0xb4>
	}else{
		LCD_Printf(".. ERROR ..");
 800d222:	4808      	ldr	r0, [pc, #32]	; (800d244 <calibration_inset+0xd0>)
 800d224:	f7fe f8a2 	bl	800b36c <LCD_Printf>
 800d228:	46b5      	mov	sp, r6
	}
}
 800d22a:	bf00      	nop
 800d22c:	371c      	adds	r7, #28
 800d22e:	46bd      	mov	sp, r7
 800d230:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d234:	0800d848 	.word	0x0800d848
 800d238:	0800d850 	.word	0x0800d850
 800d23c:	0800d834 	.word	0x0800d834
 800d240:	0800d800 	.word	0x0800d800
 800d244:	0800d80c 	.word	0x0800d80c

0800d248 <enable_touch>:
		HAL_Delay(1000);
	}
}


void enable_touch(){    // command 0x12
 800d248:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d24c:	b084      	sub	sp, #16
 800d24e:	af00      	add	r7, sp, #0
 800d250:	4668      	mov	r0, sp
 800d252:	4680      	mov	r8, r0
	uint8_t len = 4 , command = 0x12;
 800d254:	2004      	movs	r0, #4
 800d256:	73f8      	strb	r0, [r7, #15]
 800d258:	2012      	movs	r0, #18
 800d25a:	73b8      	strb	r0, [r7, #14]
	uint8_t recv[len], successful_tab[4] = {0x55, 0x02, 0x00, 0x12};
 800d25c:	7bf8      	ldrb	r0, [r7, #15]
 800d25e:	4605      	mov	r5, r0
 800d260:	3d01      	subs	r5, #1
 800d262:	60bd      	str	r5, [r7, #8]
 800d264:	b2c5      	uxtb	r5, r0
 800d266:	f04f 0600 	mov.w	r6, #0
 800d26a:	00f2      	lsls	r2, r6, #3
 800d26c:	ea42 7255 	orr.w	r2, r2, r5, lsr #29
 800d270:	00e9      	lsls	r1, r5, #3
 800d272:	b2c1      	uxtb	r1, r0
 800d274:	f04f 0200 	mov.w	r2, #0
 800d278:	00d4      	lsls	r4, r2, #3
 800d27a:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 800d27e:	00cb      	lsls	r3, r1, #3
 800d280:	4603      	mov	r3, r0
 800d282:	3307      	adds	r3, #7
 800d284:	08db      	lsrs	r3, r3, #3
 800d286:	00db      	lsls	r3, r3, #3
 800d288:	ebad 0d03 	sub.w	sp, sp, r3
 800d28c:	466b      	mov	r3, sp
 800d28e:	3300      	adds	r3, #0
 800d290:	607b      	str	r3, [r7, #4]
 800d292:	4b17      	ldr	r3, [pc, #92]	; (800d2f0 <enable_touch+0xa8>)
 800d294:	681b      	ldr	r3, [r3, #0]
 800d296:	603b      	str	r3, [r7, #0]
	send_comand(command,len,recv);
 800d298:	687a      	ldr	r2, [r7, #4]
 800d29a:	7bf9      	ldrb	r1, [r7, #15]
 800d29c:	7bbb      	ldrb	r3, [r7, #14]
 800d29e:	4618      	mov	r0, r3
 800d2a0:	f7ff fd9c 	bl	800cddc <send_comand>
	LCD_FillScreen(BLACK);
 800d2a4:	2000      	movs	r0, #0
 800d2a6:	f7fd fc0b 	bl	800aac0 <LCD_FillScreen>
	LCD_SetCursor(100,40);
 800d2aa:	2128      	movs	r1, #40	; 0x28
 800d2ac:	2064      	movs	r0, #100	; 0x64
 800d2ae:	f7fe f8f3 	bl	800b498 <LCD_SetCursor>
	LCD_Printf("ENABLE TOUCH");
 800d2b2:	4810      	ldr	r0, [pc, #64]	; (800d2f4 <enable_touch+0xac>)
 800d2b4:	f7fe f85a 	bl	800b36c <LCD_Printf>
	disp_status(recv,len);
 800d2b8:	687b      	ldr	r3, [r7, #4]
 800d2ba:	7bfa      	ldrb	r2, [r7, #15]
 800d2bc:	4611      	mov	r1, r2
 800d2be:	4618      	mov	r0, r3
 800d2c0:	f7ff fe40 	bl	800cf44 <disp_status>
	LCD_SetCursor(100,200);
 800d2c4:	21c8      	movs	r1, #200	; 0xc8
 800d2c6:	2064      	movs	r0, #100	; 0x64
 800d2c8:	f7fe f8e6 	bl	800b498 <LCD_SetCursor>
	if(successful_tab[3] == recv[3]){
 800d2cc:	78fa      	ldrb	r2, [r7, #3]
 800d2ce:	687b      	ldr	r3, [r7, #4]
 800d2d0:	78db      	ldrb	r3, [r3, #3]
 800d2d2:	429a      	cmp	r2, r3
 800d2d4:	d103      	bne.n	800d2de <enable_touch+0x96>
		LCD_Printf(".. OK ..");
 800d2d6:	4808      	ldr	r0, [pc, #32]	; (800d2f8 <enable_touch+0xb0>)
 800d2d8:	f7fe f848 	bl	800b36c <LCD_Printf>
 800d2dc:	e002      	b.n	800d2e4 <enable_touch+0x9c>
	}else{
		LCD_Printf(".. ERROR ..");
 800d2de:	4807      	ldr	r0, [pc, #28]	; (800d2fc <enable_touch+0xb4>)
 800d2e0:	f7fe f844 	bl	800b36c <LCD_Printf>
 800d2e4:	46c5      	mov	sp, r8
	}
}
 800d2e6:	bf00      	nop
 800d2e8:	3710      	adds	r7, #16
 800d2ea:	46bd      	mov	sp, r7
 800d2ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d2f0:	0800d8a4 	.word	0x0800d8a4
 800d2f4:	0800d894 	.word	0x0800d894
 800d2f8:	0800d800 	.word	0x0800d800
 800d2fc:	0800d80c 	.word	0x0800d80c

0800d300 <get_pos>:

point get_pos(){
 800d300:	b580      	push	{r7, lr}
 800d302:	b08c      	sub	sp, #48	; 0x30
 800d304:	af02      	add	r7, sp, #8
 800d306:	6078      	str	r0, [r7, #4]


	uint8_t p,rec[10] = {0},i;
 800d308:	f107 0310 	add.w	r3, r7, #16
 800d30c:	2200      	movs	r2, #0
 800d30e:	601a      	str	r2, [r3, #0]
 800d310:	605a      	str	r2, [r3, #4]
 800d312:	811a      	strh	r2, [r3, #8]
	uint16_t x,y,x_out,y_out;
	int ret = -1;
 800d314:	f04f 33ff 	mov.w	r3, #4294967295
 800d318:	627b      	str	r3, [r7, #36]	; 0x24
	point ts;



	HAL_UART_Receive(&uart,rec,1,10);
 800d31a:	f107 0110 	add.w	r1, r7, #16
 800d31e:	230a      	movs	r3, #10
 800d320:	2201      	movs	r2, #1
 800d322:	4829      	ldr	r0, [pc, #164]	; (800d3c8 <get_pos+0xc8>)
 800d324:	f7fa fb64 	bl	80079f0 <HAL_UART_Receive>
	if(rec[0] == 128 || rec[0] ==129){
 800d328:	7c3b      	ldrb	r3, [r7, #16]
 800d32a:	2b80      	cmp	r3, #128	; 0x80
 800d32c:	d002      	beq.n	800d334 <get_pos+0x34>
 800d32e:	7c3b      	ldrb	r3, [r7, #16]
 800d330:	2b81      	cmp	r3, #129	; 0x81
 800d332:	d108      	bne.n	800d346 <get_pos+0x46>
			HAL_UART_Receive(&uart,rec,4,10);
 800d334:	f107 0110 	add.w	r1, r7, #16
 800d338:	230a      	movs	r3, #10
 800d33a:	2204      	movs	r2, #4
 800d33c:	4822      	ldr	r0, [pc, #136]	; (800d3c8 <get_pos+0xc8>)
 800d33e:	f7fa fb57 	bl	80079f0 <HAL_UART_Receive>
			ret = 1;
 800d342:	2301      	movs	r3, #1
 800d344:	627b      	str	r3, [r7, #36]	; 0x24
		}

	if (ret >= 0) {
 800d346:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d348:	2b00      	cmp	r3, #0
 800d34a:	db2f      	blt.n	800d3ac <get_pos+0xac>

//		for(o=0;o<5;o++){
//			rec[o] = reciv[ret+o];
//		}
//		TOUCH_ADC_Y_MIN,TOUCH_ADC_Y_MAX,0,TFT_WIDTH
		x = ((rec[0] | (rec[1] << 8)) >> 2);
 800d34c:	7c3b      	ldrb	r3, [r7, #16]
 800d34e:	461a      	mov	r2, r3
 800d350:	7c7b      	ldrb	r3, [r7, #17]
 800d352:	021b      	lsls	r3, r3, #8
 800d354:	4313      	orrs	r3, r2
 800d356:	109b      	asrs	r3, r3, #2
 800d358:	847b      	strh	r3, [r7, #34]	; 0x22
		y = ((rec[2] | (rec[3] << 8)) >> 2);
 800d35a:	7cbb      	ldrb	r3, [r7, #18]
 800d35c:	461a      	mov	r2, r3
 800d35e:	7cfb      	ldrb	r3, [r7, #19]
 800d360:	021b      	lsls	r3, r3, #8
 800d362:	4313      	orrs	r3, r2
 800d364:	109b      	asrs	r3, r3, #2
 800d366:	843b      	strh	r3, [r7, #32]
		y_out = map(x,TOUCH_ADC_Y_MAX,TOUCH_ADC_Y_MIN,0,TFT_WIDTH);
//		y_out = map(y,TOUCH_ADC_Y_MIN,TOUCH_ADC_Y_MAX,0,TFT_HEIGHT);
//		x_out = map(x,TOUCH_ADC_Y_MAX,TOUCH_ADC_Y_MIN,0,TFT_WIDTH);
#endif
#ifdef DO_DOMU
		x_out = map(x,TOUCH_ADC_Y_MIN,TOUCH_ADC_Y_MAX,0,TFT_HEIGHT);
 800d368:	8c78      	ldrh	r0, [r7, #34]	; 0x22
 800d36a:	f44f 73a0 	mov.w	r3, #320	; 0x140
 800d36e:	9300      	str	r3, [sp, #0]
 800d370:	2300      	movs	r3, #0
 800d372:	f240 72df 	movw	r2, #2015	; 0x7df
 800d376:	2100      	movs	r1, #0
 800d378:	f7ff fce6 	bl	800cd48 <map>
 800d37c:	4603      	mov	r3, r0
 800d37e:	83fb      	strh	r3, [r7, #30]
		y_out = map(y,TOUCH_ADC_Y_MIN,TOUCH_ADC_Y_MAX,0,TFT_WIDTH);
 800d380:	8c38      	ldrh	r0, [r7, #32]
 800d382:	23f0      	movs	r3, #240	; 0xf0
 800d384:	9300      	str	r3, [sp, #0]
 800d386:	2300      	movs	r3, #0
 800d388:	f240 72df 	movw	r2, #2015	; 0x7df
 800d38c:	2100      	movs	r1, #0
 800d38e:	f7ff fcdb 	bl	800cd48 <map>
 800d392:	4603      	mov	r3, r0
 800d394:	83bb      	strh	r3, [r7, #28]
#endif

		p = (rec[0] & 0b1);
 800d396:	7c3b      	ldrb	r3, [r7, #16]
 800d398:	f003 0301 	and.w	r3, r3, #1
 800d39c:	76fb      	strb	r3, [r7, #27]

		ts.x = x_out;
 800d39e:	8bfb      	ldrh	r3, [r7, #30]
 800d3a0:	813b      	strh	r3, [r7, #8]
		ts.y = y_out;
 800d3a2:	8bbb      	ldrh	r3, [r7, #28]
 800d3a4:	817b      	strh	r3, [r7, #10]
		ts.p = p;
 800d3a6:	7efb      	ldrb	r3, [r7, #27]
 800d3a8:	733b      	strb	r3, [r7, #12]
 800d3aa:	e001      	b.n	800d3b0 <get_pos+0xb0>

	}else{
		ts.p = NO_TOUCH;
 800d3ac:	2310      	movs	r3, #16
 800d3ae:	733b      	strb	r3, [r7, #12]
	}

	return ts;
 800d3b0:	687b      	ldr	r3, [r7, #4]
 800d3b2:	461a      	mov	r2, r3
 800d3b4:	f107 0308 	add.w	r3, r7, #8
 800d3b8:	6818      	ldr	r0, [r3, #0]
 800d3ba:	6010      	str	r0, [r2, #0]
 800d3bc:	889b      	ldrh	r3, [r3, #4]
 800d3be:	8093      	strh	r3, [r2, #4]
}
 800d3c0:	6878      	ldr	r0, [r7, #4]
 800d3c2:	3728      	adds	r7, #40	; 0x28
 800d3c4:	46bd      	mov	sp, r7
 800d3c6:	bd80      	pop	{r7, pc}
 800d3c8:	20000e7c 	.word	0x20000e7c

0800d3cc <touch_init>:

void touch_init(){
 800d3cc:	b580      	push	{r7, lr}
 800d3ce:	af00      	add	r7, sp, #0
	disable_touch();
 800d3d0:	f7ff fe0a 	bl	800cfe8 <disable_touch>
	reg_start();
 800d3d4:	f7ff fe64 	bl	800d0a0 <reg_start>
	calibration_inset();
 800d3d8:	f7ff fecc 	bl	800d174 <calibration_inset>
	enable_touch();
 800d3dc:	f7ff ff34 	bl	800d248 <enable_touch>
//	HAL_UART_Receive(&uart,recive,20,50);


}
 800d3e0:	bf00      	nop
 800d3e2:	bd80      	pop	{r7, pc}

0800d3e4 <__errno>:
 800d3e4:	4b01      	ldr	r3, [pc, #4]	; (800d3ec <__errno+0x8>)
 800d3e6:	6818      	ldr	r0, [r3, #0]
 800d3e8:	4770      	bx	lr
 800d3ea:	bf00      	nop
 800d3ec:	20000018 	.word	0x20000018

0800d3f0 <__libc_init_array>:
 800d3f0:	b570      	push	{r4, r5, r6, lr}
 800d3f2:	4e0d      	ldr	r6, [pc, #52]	; (800d428 <__libc_init_array+0x38>)
 800d3f4:	4c0d      	ldr	r4, [pc, #52]	; (800d42c <__libc_init_array+0x3c>)
 800d3f6:	1ba4      	subs	r4, r4, r6
 800d3f8:	10a4      	asrs	r4, r4, #2
 800d3fa:	2500      	movs	r5, #0
 800d3fc:	42a5      	cmp	r5, r4
 800d3fe:	d109      	bne.n	800d414 <__libc_init_array+0x24>
 800d400:	4e0b      	ldr	r6, [pc, #44]	; (800d430 <__libc_init_array+0x40>)
 800d402:	4c0c      	ldr	r4, [pc, #48]	; (800d434 <__libc_init_array+0x44>)
 800d404:	f000 f938 	bl	800d678 <_init>
 800d408:	1ba4      	subs	r4, r4, r6
 800d40a:	10a4      	asrs	r4, r4, #2
 800d40c:	2500      	movs	r5, #0
 800d40e:	42a5      	cmp	r5, r4
 800d410:	d105      	bne.n	800d41e <__libc_init_array+0x2e>
 800d412:	bd70      	pop	{r4, r5, r6, pc}
 800d414:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800d418:	4798      	blx	r3
 800d41a:	3501      	adds	r5, #1
 800d41c:	e7ee      	b.n	800d3fc <__libc_init_array+0xc>
 800d41e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800d422:	4798      	blx	r3
 800d424:	3501      	adds	r5, #1
 800d426:	e7f2      	b.n	800d40e <__libc_init_array+0x1e>
 800d428:	0800de28 	.word	0x0800de28
 800d42c:	0800de28 	.word	0x0800de28
 800d430:	0800de28 	.word	0x0800de28
 800d434:	0800de2c 	.word	0x0800de2c

0800d438 <memcpy>:
 800d438:	b510      	push	{r4, lr}
 800d43a:	1e43      	subs	r3, r0, #1
 800d43c:	440a      	add	r2, r1
 800d43e:	4291      	cmp	r1, r2
 800d440:	d100      	bne.n	800d444 <memcpy+0xc>
 800d442:	bd10      	pop	{r4, pc}
 800d444:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d448:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d44c:	e7f7      	b.n	800d43e <memcpy+0x6>

0800d44e <memset>:
 800d44e:	4402      	add	r2, r0
 800d450:	4603      	mov	r3, r0
 800d452:	4293      	cmp	r3, r2
 800d454:	d100      	bne.n	800d458 <memset+0xa>
 800d456:	4770      	bx	lr
 800d458:	f803 1b01 	strb.w	r1, [r3], #1
 800d45c:	e7f9      	b.n	800d452 <memset+0x4>
	...

0800d460 <sqrt>:
 800d460:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800d464:	ed2d 8b02 	vpush	{d8}
 800d468:	b08b      	sub	sp, #44	; 0x2c
 800d46a:	ec55 4b10 	vmov	r4, r5, d0
 800d46e:	f000 f851 	bl	800d514 <__ieee754_sqrt>
 800d472:	4b26      	ldr	r3, [pc, #152]	; (800d50c <sqrt+0xac>)
 800d474:	eeb0 8a40 	vmov.f32	s16, s0
 800d478:	eef0 8a60 	vmov.f32	s17, s1
 800d47c:	f993 6000 	ldrsb.w	r6, [r3]
 800d480:	1c73      	adds	r3, r6, #1
 800d482:	d02a      	beq.n	800d4da <sqrt+0x7a>
 800d484:	4622      	mov	r2, r4
 800d486:	462b      	mov	r3, r5
 800d488:	4620      	mov	r0, r4
 800d48a:	4629      	mov	r1, r5
 800d48c:	f7f3 faee 	bl	8000a6c <__aeabi_dcmpun>
 800d490:	4607      	mov	r7, r0
 800d492:	bb10      	cbnz	r0, 800d4da <sqrt+0x7a>
 800d494:	f04f 0800 	mov.w	r8, #0
 800d498:	f04f 0900 	mov.w	r9, #0
 800d49c:	4642      	mov	r2, r8
 800d49e:	464b      	mov	r3, r9
 800d4a0:	4620      	mov	r0, r4
 800d4a2:	4629      	mov	r1, r5
 800d4a4:	f7f3 faba 	bl	8000a1c <__aeabi_dcmplt>
 800d4a8:	b1b8      	cbz	r0, 800d4da <sqrt+0x7a>
 800d4aa:	2301      	movs	r3, #1
 800d4ac:	9300      	str	r3, [sp, #0]
 800d4ae:	4b18      	ldr	r3, [pc, #96]	; (800d510 <sqrt+0xb0>)
 800d4b0:	9301      	str	r3, [sp, #4]
 800d4b2:	9708      	str	r7, [sp, #32]
 800d4b4:	e9cd 4504 	strd	r4, r5, [sp, #16]
 800d4b8:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800d4bc:	b9b6      	cbnz	r6, 800d4ec <sqrt+0x8c>
 800d4be:	e9cd 8906 	strd	r8, r9, [sp, #24]
 800d4c2:	4668      	mov	r0, sp
 800d4c4:	f000 f8d6 	bl	800d674 <matherr>
 800d4c8:	b1d0      	cbz	r0, 800d500 <sqrt+0xa0>
 800d4ca:	9b08      	ldr	r3, [sp, #32]
 800d4cc:	b11b      	cbz	r3, 800d4d6 <sqrt+0x76>
 800d4ce:	f7ff ff89 	bl	800d3e4 <__errno>
 800d4d2:	9b08      	ldr	r3, [sp, #32]
 800d4d4:	6003      	str	r3, [r0, #0]
 800d4d6:	ed9d 8b06 	vldr	d8, [sp, #24]
 800d4da:	eeb0 0a48 	vmov.f32	s0, s16
 800d4de:	eef0 0a68 	vmov.f32	s1, s17
 800d4e2:	b00b      	add	sp, #44	; 0x2c
 800d4e4:	ecbd 8b02 	vpop	{d8}
 800d4e8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d4ec:	4642      	mov	r2, r8
 800d4ee:	464b      	mov	r3, r9
 800d4f0:	4640      	mov	r0, r8
 800d4f2:	4649      	mov	r1, r9
 800d4f4:	f7f3 f94a 	bl	800078c <__aeabi_ddiv>
 800d4f8:	2e02      	cmp	r6, #2
 800d4fa:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800d4fe:	d1e0      	bne.n	800d4c2 <sqrt+0x62>
 800d500:	f7ff ff70 	bl	800d3e4 <__errno>
 800d504:	2321      	movs	r3, #33	; 0x21
 800d506:	6003      	str	r3, [r0, #0]
 800d508:	e7df      	b.n	800d4ca <sqrt+0x6a>
 800d50a:	bf00      	nop
 800d50c:	2000007c 	.word	0x2000007c
 800d510:	0800de18 	.word	0x0800de18

0800d514 <__ieee754_sqrt>:
 800d514:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d518:	ec55 4b10 	vmov	r4, r5, d0
 800d51c:	4e54      	ldr	r6, [pc, #336]	; (800d670 <__ieee754_sqrt+0x15c>)
 800d51e:	43ae      	bics	r6, r5
 800d520:	ee10 0a10 	vmov	r0, s0
 800d524:	462b      	mov	r3, r5
 800d526:	462a      	mov	r2, r5
 800d528:	4621      	mov	r1, r4
 800d52a:	d113      	bne.n	800d554 <__ieee754_sqrt+0x40>
 800d52c:	ee10 2a10 	vmov	r2, s0
 800d530:	462b      	mov	r3, r5
 800d532:	ee10 0a10 	vmov	r0, s0
 800d536:	4629      	mov	r1, r5
 800d538:	f7f2 fffe 	bl	8000538 <__aeabi_dmul>
 800d53c:	4602      	mov	r2, r0
 800d53e:	460b      	mov	r3, r1
 800d540:	4620      	mov	r0, r4
 800d542:	4629      	mov	r1, r5
 800d544:	f7f2 fe46 	bl	80001d4 <__adddf3>
 800d548:	4604      	mov	r4, r0
 800d54a:	460d      	mov	r5, r1
 800d54c:	ec45 4b10 	vmov	d0, r4, r5
 800d550:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d554:	2d00      	cmp	r5, #0
 800d556:	dc10      	bgt.n	800d57a <__ieee754_sqrt+0x66>
 800d558:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800d55c:	4330      	orrs	r0, r6
 800d55e:	d0f5      	beq.n	800d54c <__ieee754_sqrt+0x38>
 800d560:	b15d      	cbz	r5, 800d57a <__ieee754_sqrt+0x66>
 800d562:	ee10 2a10 	vmov	r2, s0
 800d566:	462b      	mov	r3, r5
 800d568:	4620      	mov	r0, r4
 800d56a:	4629      	mov	r1, r5
 800d56c:	f7f2 fe30 	bl	80001d0 <__aeabi_dsub>
 800d570:	4602      	mov	r2, r0
 800d572:	460b      	mov	r3, r1
 800d574:	f7f3 f90a 	bl	800078c <__aeabi_ddiv>
 800d578:	e7e6      	b.n	800d548 <__ieee754_sqrt+0x34>
 800d57a:	151b      	asrs	r3, r3, #20
 800d57c:	d10c      	bne.n	800d598 <__ieee754_sqrt+0x84>
 800d57e:	2a00      	cmp	r2, #0
 800d580:	d06d      	beq.n	800d65e <__ieee754_sqrt+0x14a>
 800d582:	2000      	movs	r0, #0
 800d584:	02d6      	lsls	r6, r2, #11
 800d586:	d56e      	bpl.n	800d666 <__ieee754_sqrt+0x152>
 800d588:	1e44      	subs	r4, r0, #1
 800d58a:	1b1b      	subs	r3, r3, r4
 800d58c:	f1c0 0420 	rsb	r4, r0, #32
 800d590:	fa21 f404 	lsr.w	r4, r1, r4
 800d594:	4322      	orrs	r2, r4
 800d596:	4081      	lsls	r1, r0
 800d598:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800d59c:	f3c2 0213 	ubfx	r2, r2, #0, #20
 800d5a0:	07dd      	lsls	r5, r3, #31
 800d5a2:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800d5a6:	bf42      	ittt	mi
 800d5a8:	0052      	lslmi	r2, r2, #1
 800d5aa:	eb02 72d1 	addmi.w	r2, r2, r1, lsr #31
 800d5ae:	0049      	lslmi	r1, r1, #1
 800d5b0:	1058      	asrs	r0, r3, #1
 800d5b2:	2500      	movs	r5, #0
 800d5b4:	eb02 73d1 	add.w	r3, r2, r1, lsr #31
 800d5b8:	441a      	add	r2, r3
 800d5ba:	0049      	lsls	r1, r1, #1
 800d5bc:	2316      	movs	r3, #22
 800d5be:	462c      	mov	r4, r5
 800d5c0:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 800d5c4:	19a7      	adds	r7, r4, r6
 800d5c6:	4297      	cmp	r7, r2
 800d5c8:	bfde      	ittt	le
 800d5ca:	1bd2      	suble	r2, r2, r7
 800d5cc:	19bc      	addle	r4, r7, r6
 800d5ce:	19ad      	addle	r5, r5, r6
 800d5d0:	0052      	lsls	r2, r2, #1
 800d5d2:	3b01      	subs	r3, #1
 800d5d4:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 800d5d8:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800d5dc:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800d5e0:	d1f0      	bne.n	800d5c4 <__ieee754_sqrt+0xb0>
 800d5e2:	f04f 0e20 	mov.w	lr, #32
 800d5e6:	469c      	mov	ip, r3
 800d5e8:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800d5ec:	42a2      	cmp	r2, r4
 800d5ee:	eb06 070c 	add.w	r7, r6, ip
 800d5f2:	dc02      	bgt.n	800d5fa <__ieee754_sqrt+0xe6>
 800d5f4:	d112      	bne.n	800d61c <__ieee754_sqrt+0x108>
 800d5f6:	428f      	cmp	r7, r1
 800d5f8:	d810      	bhi.n	800d61c <__ieee754_sqrt+0x108>
 800d5fa:	2f00      	cmp	r7, #0
 800d5fc:	eb07 0c06 	add.w	ip, r7, r6
 800d600:	da34      	bge.n	800d66c <__ieee754_sqrt+0x158>
 800d602:	f1bc 0f00 	cmp.w	ip, #0
 800d606:	db31      	blt.n	800d66c <__ieee754_sqrt+0x158>
 800d608:	f104 0801 	add.w	r8, r4, #1
 800d60c:	1b12      	subs	r2, r2, r4
 800d60e:	428f      	cmp	r7, r1
 800d610:	bf88      	it	hi
 800d612:	f102 32ff 	addhi.w	r2, r2, #4294967295
 800d616:	1bc9      	subs	r1, r1, r7
 800d618:	4433      	add	r3, r6
 800d61a:	4644      	mov	r4, r8
 800d61c:	eb02 77d1 	add.w	r7, r2, r1, lsr #31
 800d620:	f1be 0e01 	subs.w	lr, lr, #1
 800d624:	443a      	add	r2, r7
 800d626:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800d62a:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800d62e:	d1dd      	bne.n	800d5ec <__ieee754_sqrt+0xd8>
 800d630:	430a      	orrs	r2, r1
 800d632:	d006      	beq.n	800d642 <__ieee754_sqrt+0x12e>
 800d634:	1c5c      	adds	r4, r3, #1
 800d636:	bf13      	iteet	ne
 800d638:	3301      	addne	r3, #1
 800d63a:	3501      	addeq	r5, #1
 800d63c:	4673      	moveq	r3, lr
 800d63e:	f023 0301 	bicne.w	r3, r3, #1
 800d642:	106a      	asrs	r2, r5, #1
 800d644:	085b      	lsrs	r3, r3, #1
 800d646:	07e9      	lsls	r1, r5, #31
 800d648:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 800d64c:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 800d650:	bf48      	it	mi
 800d652:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 800d656:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 800d65a:	461c      	mov	r4, r3
 800d65c:	e776      	b.n	800d54c <__ieee754_sqrt+0x38>
 800d65e:	0aca      	lsrs	r2, r1, #11
 800d660:	3b15      	subs	r3, #21
 800d662:	0549      	lsls	r1, r1, #21
 800d664:	e78b      	b.n	800d57e <__ieee754_sqrt+0x6a>
 800d666:	0052      	lsls	r2, r2, #1
 800d668:	3001      	adds	r0, #1
 800d66a:	e78b      	b.n	800d584 <__ieee754_sqrt+0x70>
 800d66c:	46a0      	mov	r8, r4
 800d66e:	e7cd      	b.n	800d60c <__ieee754_sqrt+0xf8>
 800d670:	7ff00000 	.word	0x7ff00000

0800d674 <matherr>:
 800d674:	2000      	movs	r0, #0
 800d676:	4770      	bx	lr

0800d678 <_init>:
 800d678:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d67a:	bf00      	nop
 800d67c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d67e:	bc08      	pop	{r3}
 800d680:	469e      	mov	lr, r3
 800d682:	4770      	bx	lr

0800d684 <_fini>:
 800d684:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d686:	bf00      	nop
 800d688:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d68a:	bc08      	pop	{r3}
 800d68c:	469e      	mov	lr, r3
 800d68e:	4770      	bx	lr
