(pcb C:\Users\u01541\Downloads\hagiwo\MultiClockDiv\MultiClockDiv_main\MultiClockDiv19.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(5.1.6)-1")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  191798 -152718  161798 -152718  161798 -47752  191798 -47752
            191798 -152718)
    )
    (via "Via[0-1]_800:400_um")
    (rule
      (width 400)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component MountingHole:MountingHole_3.2mm_M3
      (place H5 165100 -149100 front 0 (PN MountingHole))
    )
    (component MountingHole:MountingHole_3.2mm_M3::1
      (place H6 188300 -51200 front 0 (PN MountingHole))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x03_P2.54mm_Vertical
      (place SW1 179500 -101000 back 0 (PN SELECT))
      (place RATE1 179000 -55400 back 270 (PN 100K))
      (place MULTI/DIV1 179100 -63200 back 270 (PN 100K))
    )
    (component Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P2.54mm_Vertical
      (place R5 164300 -97700 front 270 (PN 470R))
      (place R8 179100 -70600 front 90 (PN 470R))
      (place R7 182400 -137300 front 0 (PN 470R))
      (place R9 178300 -126900 front 180 (PN 22K))
      (place R3 174600 -70600 front 90 (PN 470R))
      (place R10 185400 -130900 front 180 (PN 22K))
      (place R2 184300 -72700 front 90 (PN 470R))
      (place R4 163900 -58000 front 90 (PN 22K))
      (place R1 188800 -95500 front 90 (PN 470R))
      (place R6 169500 -130200 front 0 (PN 22K))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x02_P2.54mm_Vertical
      (place J4 179500 -85700 back 180 (PN "EXTERNAL CLOCK IN"))
      (place J3 175200 -77300 back 0 (PN "MASTER CLOCK OUT"))
      (place J2 174900 -101760 back 0 (PN "GATE OUT2"))
      (place J1 174900 -89760 back 0 (PN "GATE OUT1"))
    )
    (component "Connector_IDC:IDC-Header_2x05_P2.54mm_Vertical"
      (place J5 175100 -148200 front 90 (PN POWER))
    )
    (component "Diode_THT:D_DO-41_SOD81_P10.16mm_Horizontal"
      (place D3 168400 -55700 front 270 (PN BAT43))
      (place D5 178500 -137300 front 180 (PN BAT43))
      (place D2 164300 -80800 front 270 (PN BAT43))
      (place D11 163957 -50419 front 0 (PN BAT43))
      (place D10 188600 -88000 front 90 (PN BAT43))
      (place D9 172300 -120500 front 0 (PN D))
      (place D8 189600 -136800 front 90 (PN BAT43))
      (place D6 164100 -134700 front 90 (PN BAT43))
    )
    (component Module:Arduino_Nano
      (place A1 169300 -79300 front 0 (PN Arduino_Nano_v3.x))
    )
    (component LED_THT:LED_D3.0mm
      (place D7 187660 -113800 back 180 (PN LED))
      (place D4 163400 -116900 back 180 (PN LED))
      (place D1 165900 -108900 back 0 (PN LED))
    )
    (component Capacitor_THT:C_Disc_D4.3mm_W1.9mm_P5.00mm
      (place C1 189400 -101500 front 270 (PN 220pF))
    )
    (component Capacitor_THT:C_Disc_D4.3mm_W1.9mm_P5.00mm::1
      (place C2 184300 -59700 front 270 (PN 220pF))
    )
  )
  (library
    (image MountingHole:MountingHole_3.2mm_M3
      (outline (path signal 150  3200 0  3119.77 -712.067  2883.1 -1388.43  2501.86 -1995.17
            1995.17 -2501.86  1388.43 -2883.1  712.067 -3119.77  0 -3200
            -712.067 -3119.77  -1388.43 -2883.1  -1995.17 -2501.86  -2501.86 -1995.17
            -2883.1 -1388.43  -3119.77 -712.067  -3200 0  -3119.77 712.067
            -2883.1 1388.43  -2501.86 1995.17  -1995.17 2501.86  -1388.43 2883.1
            -712.067 3119.77  0 3200  712.067 3119.77  1388.43 2883.1  1995.17 2501.86
            2501.86 1995.17  2883.1 1388.43  3119.77 712.067  3200 0))
      (outline (path signal 50  3450 0  3369.34 -741.648  3131.14 -1448.62  2746.52 -2087.85
            2233.48 -2629.46  1616.01 -3048.12  922.973 -3324.25  186.779 -3444.94
            -558.148 -3404.55  -1276.98 -3204.97  -1936.1 -2855.53  -2504.68 -2372.56
            -2956.16 -1778.66  -3269.4 -1101.59  -3429.78 -373.011  -3429.78 373.011
            -3269.4 1101.59  -2956.16 1778.66  -2504.68 2372.56  -1936.1 2855.53
            -1276.98 3204.97  -558.148 3404.55  186.779 3444.94  922.973 3324.25
            1616.01 3048.12  2233.48 2629.46  2746.52 2087.85  3131.14 1448.62
            3369.34 741.648  3450 0))
      (keepout "" (circle F.Cu 3200))
      (keepout "" (circle B.Cu 3200))
    )
    (image MountingHole:MountingHole_3.2mm_M3::1
      (outline (path signal 50  3450 0  3369.34 -741.648  3131.14 -1448.62  2746.52 -2087.85
            2233.48 -2629.46  1616.01 -3048.12  922.973 -3324.25  186.779 -3444.94
            -558.148 -3404.55  -1276.98 -3204.97  -1936.1 -2855.53  -2504.68 -2372.56
            -2956.16 -1778.66  -3269.4 -1101.59  -3429.78 -373.011  -3429.78 373.011
            -3269.4 1101.59  -2956.16 1778.66  -2504.68 2372.56  -1936.1 2855.53
            -1276.98 3204.97  -558.148 3404.55  186.779 3444.94  922.973 3324.25
            1616.01 3048.12  2233.48 2629.46  2746.52 2087.85  3131.14 1448.62
            3369.34 741.648  3450 0))
      (outline (path signal 150  3200 0  3119.77 -712.067  2883.1 -1388.43  2501.86 -1995.17
            1995.17 -2501.86  1388.43 -2883.1  712.067 -3119.77  0 -3200
            -712.067 -3119.77  -1388.43 -2883.1  -1995.17 -2501.86  -2501.86 -1995.17
            -2883.1 -1388.43  -3119.77 -712.067  -3200 0  -3119.77 712.067
            -2883.1 1388.43  -2501.86 1995.17  -1995.17 2501.86  -1388.43 2883.1
            -712.067 3119.77  0 3200  712.067 3119.77  1388.43 2883.1  1995.17 2501.86
            2501.86 1995.17  2883.1 1388.43  3119.77 712.067  3200 0))
      (keepout "" (circle F.Cu 3200))
      (keepout "" (circle B.Cu 3200))
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x03_P2.54mm_Vertical
      (outline (path signal 100  -635 1270  1270 1270))
      (outline (path signal 100  1270 1270  1270 -6350))
      (outline (path signal 100  1270 -6350  -1270 -6350))
      (outline (path signal 100  -1270 -6350  -1270 635))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 120  -1330 -6410  1330 -6410))
      (outline (path signal 120  -1330 -1270  -1330 -6410))
      (outline (path signal 120  1330 -1270  1330 -6410))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -6850))
      (outline (path signal 50  -1800 -6850  1800 -6850))
      (outline (path signal 50  1800 -6850  1800 1800))
      (outline (path signal 50  1800 1800  -1800 1800))
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P2.54mm_Vertical
      (outline (path signal 100  1250 0  1174.62 -427.525  957.556 -803.485  625 -1082.53
            217.06 -1231.01  -217.06 -1231.01  -625 -1082.53  -957.556 -803.485
            -1174.62 -427.525  -1250 0  -1174.62 427.525  -957.556 803.485
            -625 1082.53  -217.06 1231.01  217.06 1231.01  625 1082.53  957.556 803.485
            1174.62 427.525  1250 0))
      (outline (path signal 120  1370 0  1287.38 -468.568  1049.48 -880.619  685 -1186.45
            237.898 -1349.19  -237.898 -1349.19  -685 -1186.45  -1049.48 -880.619
            -1287.38 -468.568  -1370 0  -1287.38 468.568  -1049.48 880.619
            -685 1186.45  -237.898 1349.19  237.898 1349.19  685 1186.45
            1049.48 880.619  1287.38 468.568  1370 0))
      (outline (path signal 100  0 0  2540 0))
      (outline (path signal 120  1370 0  1440 0))
      (outline (path signal 50  -1500 1500  -1500 -1500))
      (outline (path signal 50  -1500 -1500  3590 -1500))
      (outline (path signal 50  3590 -1500  3590 1500))
      (outline (path signal 50  3590 1500  -1500 1500))
      (pin Oval[A]Pad_1600x1600_um 2 2540 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x02_P2.54mm_Vertical
      (outline (path signal 100  -635 1270  1270 1270))
      (outline (path signal 100  1270 1270  1270 -3810))
      (outline (path signal 100  1270 -3810  -1270 -3810))
      (outline (path signal 100  -1270 -3810  -1270 635))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 120  -1330 -3870  1330 -3870))
      (outline (path signal 120  -1330 -1270  -1330 -3870))
      (outline (path signal 120  1330 -1270  1330 -3870))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -4350))
      (outline (path signal 50  -1800 -4350  1800 -4350))
      (outline (path signal 50  1800 -4350  1800 1800))
      (outline (path signal 50  1800 1800  -1800 1800))
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image "Connector_IDC:IDC-Header_2x05_P2.54mm_Vertical"
      (outline (path signal 50  6220 5600  -3680 5600))
      (outline (path signal 50  6220 -15760  6220 5600))
      (outline (path signal 50  -3680 -15760  6220 -15760))
      (outline (path signal 50  -3680 5600  -3680 -15760))
      (outline (path signal 120  -4680 -500  -3680 0))
      (outline (path signal 120  -4680 500  -4680 -500))
      (outline (path signal 120  -3680 0  -4680 500))
      (outline (path signal 120  -1980 -7130  -3290 -7130))
      (outline (path signal 120  -1980 -7130  -1980 -7130))
      (outline (path signal 120  -1980 -14070  -1980 -7130))
      (outline (path signal 120  4520 -14070  -1980 -14070))
      (outline (path signal 120  4520 3910  4520 -14070))
      (outline (path signal 120  -1980 3910  4520 3910))
      (outline (path signal 120  -1980 -3030  -1980 3910))
      (outline (path signal 120  -3290 -3030  -1980 -3030))
      (outline (path signal 120  -3290 -15370  -3290 5210))
      (outline (path signal 120  5830 -15370  -3290 -15370))
      (outline (path signal 120  5830 5210  5830 -15370))
      (outline (path signal 120  -3290 5210  5830 5210))
      (outline (path signal 100  -1980 -7130  -3180 -7130))
      (outline (path signal 100  -1980 -7130  -1980 -7130))
      (outline (path signal 100  -1980 -14070  -1980 -7130))
      (outline (path signal 100  4520 -14070  -1980 -14070))
      (outline (path signal 100  4520 3910  4520 -14070))
      (outline (path signal 100  -1980 3910  4520 3910))
      (outline (path signal 100  -1980 -3030  -1980 3910))
      (outline (path signal 100  -3180 -3030  -1980 -3030))
      (outline (path signal 100  -3180 -15260  -3180 4100))
      (outline (path signal 100  5720 -15260  -3180 -15260))
      (outline (path signal 100  5720 5100  5720 -15260))
      (outline (path signal 100  -2180 5100  5720 5100))
      (outline (path signal 100  -3180 4100  -2180 5100))
      (pin Round[A]Pad_1700_um 10 2540 -10160)
      (pin Round[A]Pad_1700_um 8 2540 -7620)
      (pin Round[A]Pad_1700_um 6 2540 -5080)
      (pin Round[A]Pad_1700_um 4 2540 -2540)
      (pin Round[A]Pad_1700_um 2 2540 0)
      (pin Round[A]Pad_1700_um 9 0 -10160)
      (pin Round[A]Pad_1700_um 7 0 -7620)
      (pin Round[A]Pad_1700_um 5 0 -5080)
      (pin Round[A]Pad_1700_um 3 0 -2540)
      (pin RoundRect[A]Pad_1700x1700_250.951_um 1 0 0)
    )
    (image "Diode_THT:D_DO-41_SOD81_P10.16mm_Horizontal"
      (outline (path signal 100  2480 1350  2480 -1350))
      (outline (path signal 100  2480 -1350  7680 -1350))
      (outline (path signal 100  7680 -1350  7680 1350))
      (outline (path signal 100  7680 1350  2480 1350))
      (outline (path signal 100  0 0  2480 0))
      (outline (path signal 100  10160 0  7680 0))
      (outline (path signal 100  3260 1350  3260 -1350))
      (outline (path signal 100  3360 1350  3360 -1350))
      (outline (path signal 100  3160 1350  3160 -1350))
      (outline (path signal 120  2360 1470  2360 -1470))
      (outline (path signal 120  2360 -1470  7800 -1470))
      (outline (path signal 120  7800 -1470  7800 1470))
      (outline (path signal 120  7800 1470  2360 1470))
      (outline (path signal 120  1340 0  2360 0))
      (outline (path signal 120  8820 0  7800 0))
      (outline (path signal 120  3260 1470  3260 -1470))
      (outline (path signal 120  3380 1470  3380 -1470))
      (outline (path signal 120  3140 1470  3140 -1470))
      (outline (path signal 50  -1350 1600  -1350 -1600))
      (outline (path signal 50  -1350 -1600  11510 -1600))
      (outline (path signal 50  11510 -1600  11510 1600))
      (outline (path signal 50  11510 1600  -1350 1600))
      (pin Oval[A]Pad_2200x2200_um 2 10160 0)
      (pin Rect[A]Pad_2200x2200_um 1 0 0)
    )
    (image Module:Arduino_Nano
      (outline (path signal 120  1270 -1270  1270 1270))
      (outline (path signal 120  1270 1270  -1400 1270))
      (outline (path signal 120  -1400 -1270  -1400 -39500))
      (outline (path signal 120  -1400 3940  -1400 1270))
      (outline (path signal 120  13970 1270  16640 1270))
      (outline (path signal 120  13970 1270  13970 -36830))
      (outline (path signal 120  13970 -36830  16640 -36830))
      (outline (path signal 120  1270 -1270  -1400 -1270))
      (outline (path signal 120  1270 -1270  1270 -36830))
      (outline (path signal 120  1270 -36830  -1400 -36830))
      (outline (path signal 100  3810 -31750  11430 -31750))
      (outline (path signal 100  11430 -31750  11430 -41910))
      (outline (path signal 100  11430 -41910  3810 -41910))
      (outline (path signal 100  3810 -41910  3810 -31750))
      (outline (path signal 120  -1400 -39500  16640 -39500))
      (outline (path signal 120  16640 -39500  16640 3940))
      (outline (path signal 120  16640 3940  -1400 3940))
      (outline (path signal 100  16510 -39370  -1270 -39370))
      (outline (path signal 100  -1270 -39370  -1270 2540))
      (outline (path signal 100  -1270 2540  0 3810))
      (outline (path signal 100  0 3810  16510 3810))
      (outline (path signal 100  16510 3810  16510 -39370))
      (outline (path signal 50  -1530 4060  16750 4060))
      (outline (path signal 50  -1530 4060  -1530 -42160))
      (outline (path signal 50  16750 -42160  16750 4060))
      (outline (path signal 50  16750 -42160  -1530 -42160))
      (pin Oval[A]Pad_1600x1600_um 16 15240 -35560)
      (pin Oval[A]Pad_1600x1600_um 15 0 -35560)
      (pin Oval[A]Pad_1600x1600_um 30 15240 0)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 29 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 28 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 27 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 26 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 25 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 24 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 20 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 19 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 18 15240 -30480)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 17 15240 -33020)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image LED_THT:LED_D3.0mm
      (outline (path signal 100  2770 0  2688.73 -487.049  2453.71 -921.319  2090.42 -1255.75
            1638.23 -1454.1  1146.13 -1494.88  667.457 -1373.66  254.078 -1103.59
            -49.211 -713.921  -209.542 -246.892  -209.542 246.892  -49.211 713.921
            254.078 1103.59  667.457 1373.66  1146.13 1494.88  1638.23 1454.1
            2090.42 1255.75  2453.71 921.319  2688.73 487.049  2770 0))
      (outline (path signal 100  -230 1166.19  -230 -1166.19))
      (outline (path signal 120  -290 1236  -290 1080))
      (outline (path signal 120  -290 -1080  -290 -1236))
      (outline (path signal 50  -1150 2250  -1150 -2250))
      (outline (path signal 50  -1150 -2250  3700 -2250))
      (outline (path signal 50  3700 -2250  3700 2250))
      (outline (path signal 50  3700 2250  -1150 2250))
      (pin Round[A]Pad_1800_um 2 2540 0)
      (pin Rect[A]Pad_1800x1800_um 1 0 0)
    )
    (image Capacitor_THT:C_Disc_D4.3mm_W1.9mm_P5.00mm
      (outline (path signal 100  350 950  350 -950))
      (outline (path signal 100  350 -950  4650 -950))
      (outline (path signal 100  4650 -950  4650 950))
      (outline (path signal 100  4650 950  350 950))
      (outline (path signal 120  230 1070  4770 1070))
      (outline (path signal 120  230 -1070  4770 -1070))
      (outline (path signal 120  230 1070  230 1055))
      (outline (path signal 120  230 -1055  230 -1070))
      (outline (path signal 120  4770 1070  4770 1055))
      (outline (path signal 120  4770 -1055  4770 -1070))
      (outline (path signal 50  -1050 1200  -1050 -1200))
      (outline (path signal 50  -1050 -1200  6050 -1200))
      (outline (path signal 50  6050 -1200  6050 1200))
      (outline (path signal 50  6050 1200  -1050 1200))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 5000 0)
    )
    (image Capacitor_THT:C_Disc_D4.3mm_W1.9mm_P5.00mm::1
      (outline (path signal 50  6050 1200  -1050 1200))
      (outline (path signal 50  6050 -1200  6050 1200))
      (outline (path signal 50  -1050 -1200  6050 -1200))
      (outline (path signal 50  -1050 1200  -1050 -1200))
      (outline (path signal 120  4770 -1055  4770 -1070))
      (outline (path signal 120  4770 1070  4770 1055))
      (outline (path signal 120  230 -1055  230 -1070))
      (outline (path signal 120  230 1070  230 1055))
      (outline (path signal 120  230 -1070  4770 -1070))
      (outline (path signal 120  230 1070  4770 1070))
      (outline (path signal 100  4650 950  350 950))
      (outline (path signal 100  4650 -950  4650 950))
      (outline (path signal 100  350 -950  4650 -950))
      (outline (path signal 100  350 950  350 -950))
      (pin Round[A]Pad_1600_um 2 5000 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Round[A]Pad_1700_um
      (shape (circle F.Cu 1700))
      (shape (circle B.Cu 1700))
      (attach off)
    )
    (padstack Round[A]Pad_1800_um
      (shape (circle F.Cu 1800))
      (shape (circle B.Cu 1800))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_2200x2200_um
      (shape (path F.Cu 2200  0 0  0 0))
      (shape (path B.Cu 2200  0 0  0 0))
      (attach off)
    )
    (padstack RoundRect[A]Pad_1700x1700_250.951_um
      (shape (polygon F.Cu 0  643.577 847.138  685.83 835.817  725.475 817.33  761.308 792.24
            792.24 761.308  817.33 725.476  835.817 685.83  847.138 643.577
            850.951 600  850.951 -600  847.138 -643.577  835.817 -685.83
            817.33 -725.475  792.24 -761.308  761.308 -792.24  725.476 -817.33
            685.83 -835.817  643.577 -847.138  600 -850.951  -600 -850.951
            -643.577 -847.138  -685.83 -835.817  -725.475 -817.33  -761.308 -792.24
            -792.24 -761.308  -817.33 -725.476  -835.817 -685.83  -847.138 -643.577
            -850.951 -600  -850.951 600  -847.138 643.577  -835.817 685.83
            -817.33 725.475  -792.24 761.308  -761.308 792.24  -725.476 817.33
            -685.83 835.817  -643.577 847.138  -600 850.951  600 850.951
            643.577 847.138))
      (shape (polygon B.Cu 0  643.577 847.138  685.83 835.817  725.475 817.33  761.308 792.24
            792.24 761.308  817.33 725.476  835.817 685.83  847.138 643.577
            850.951 600  850.951 -600  847.138 -643.577  835.817 -685.83
            817.33 -725.475  792.24 -761.308  761.308 -792.24  725.476 -817.33
            685.83 -835.817  643.577 -847.138  600 -850.951  -600 -850.951
            -643.577 -847.138  -685.83 -835.817  -725.475 -817.33  -761.308 -792.24
            -792.24 -761.308  -817.33 -725.476  -835.817 -685.83  -847.138 -643.577
            -850.951 -600  -850.951 600  -847.138 643.577  -835.817 685.83
            -817.33 725.475  -792.24 761.308  -761.308 792.24  -725.476 817.33
            -685.83 835.817  -643.577 847.138  -600 850.951  600 850.951
            643.577 847.138))
      (attach off)
    )
    (padstack Rect[A]Pad_2200x2200_um
      (shape (rect F.Cu -1100 -1100 1100 1100))
      (shape (rect B.Cu -1100 -1100 1100 1100))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack Rect[A]Pad_1800x1800_um
      (shape (rect F.Cu -900 -900 900 900))
      (shape (rect B.Cu -900 -900 900 900))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net "Net-(A1-Pad16)"
      (pins A1-16 D9-2)
    )
    (net "Net-(A1-Pad14)"
      (pins SW1-1 A1-14)
    )
    (net 5V
      (pins RATE1-3 MULTI/DIV1-3 A1-27 D5-1 D2-1 D10-1)
    )
    (net "Net-(A1-Pad11)"
      (pins R5-2 R6-1 A1-11 D5-2 D6-1)
    )
    (net "Net-(A1-Pad10)"
      (pins R3-2 R4-1 D3-1 A1-10 D2-2)
    )
    (net "Net-(A1-Pad23)"
      (pins R2-1 A1-23 C2-2)
    )
    (net "Net-(A1-Pad22)"
      (pins R1-1 A1-22 C1-1)
    )
    (net "Net-(A1-Pad6)"
      (pins J3-2 R8-2 R7-1 R9-1 R10-2 A1-6 D11-1 D10-2)
    )
    (net GND
      (pins SW1-2 J4-1 J3-1 J2-1 J1-1 RATE1-1 MULTI/DIV1-1 R9-2 J5-8 J5-6 J5-4 J5-7
        J5-5 J5-3 D3-2 A1-4 D11-2 D7-1 D6-2 D4-1 D1-1 C1-2 C2-1)
    )
    (net "Net-(D1-Pad2)"
      (pins R4-2 D1-2)
    )
    (net "Net-(D4-Pad2)"
      (pins R6-2 D4-2)
    )
    (net "Net-(D7-Pad2)"
      (pins R10-1 D7-2)
    )
    (net "Net-(J1-PadT)"
      (pins J2-2 J1-2 R3-1)
    )
    (net "Net-(J2-PadT)"
      (pins R5-1)
    )
    (net "Net-(J4-PadT)"
      (pins J4-2 R8-1)
    )
    (net "Net-(R2-Pad2)"
      (pins RATE1-2 R2-2)
    )
    (net "Net-(A1-Pad30)"
      (pins J5-10 J5-9 A1-30)
    )
    (net "Net-(D8-Pad2)"
      (pins D9-1 D8-2)
    )
    (net "Net-(D8-Pad1)"
      (pins R7-2 D8-1)
    )
    (net "Net-(MULTI/DIV1-Pad2)"
      (pins MULTI/DIV1-2 R1-2)
    )
    (net "Net-(SW1-Pad3)"
      (pins SW1-3)
    )
    (class kicad_default "" 5V GND "Net-(A1-Pad10)" "Net-(A1-Pad11)" "Net-(A1-Pad14)"
      "Net-(A1-Pad16)" "Net-(A1-Pad22)" "Net-(A1-Pad23)" "Net-(A1-Pad30)"
      "Net-(A1-Pad6)" "Net-(D1-Pad2)" "Net-(D4-Pad2)" "Net-(D7-Pad2)" "Net-(D8-Pad1)"
      "Net-(D8-Pad2)" "Net-(J1-PadT)" "Net-(J2-PadT)" "Net-(J4-PadT)" "Net-(MULTI/DIV1-Pad2)"
      "Net-(R2-Pad2)" "Net-(SW1-Pad3)"
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 400)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
