`timescale 1us/100ns

module tb_shift_register ();

	reg enable, req_data, rst, clk;
	reg [7:0] data_in;
	wire data_out, empty;


	shift_register A2 (enable,rst,clk,data_in, req_data, data_out,empty);
	
	initial begin
		enable=0;
		req_data=0;
		rst=1;
		clk=0;
		data_in= 8'h0;	
	end
	
	always begin
		#10 clk = ~clk;
	end
	
	initial begin
		#1000 rst=0;
				data_in = 8'hf3;
				enable = 1;
		#10;
				enable = 0;
				req_data = 1;
		#1000;
				enable = 1;
				req_data = 0;
				data_in = 8'h34;
		#10;
				enable = 0;
				req_data = 1;
		#1000;
				enable = 1;
				req_data = 0;
				data_in = 8'h68;			

		#10;
				enable = 0;
				req_data = 1;
		#1000;
				enable = 1;
				req_data = 0;
				data_in = 8'h78;				

		#10;
				enable = 0;
				req_data = 1;
		#1000;
				enable = 1;
				req_data = 0;
				data_in = 8'h89;				
				$finish;
	end

	
endmodule
