# Reading pref.tcl
# do DE2_115_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/QuartusPrime/ModelSim/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/gross/Github/Code_learning/VHDL/TP3/src/deco7seg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:43:24 on Oct 04,2023
# vcom -reportprogress 300 -93 -work work C:/Users/gross/Github/Code_learning/VHDL/TP3/src/deco7seg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity deco7seg
# -- Compiling architecture ar of deco7seg
# End time: 15:43:24 on Oct 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/gross/Github/Code_learning/VHDL/TP3/src/registre_en.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:43:24 on Oct 04,2023
# vcom -reportprogress 300 -93 -work work C:/Users/gross/Github/Code_learning/VHDL/TP3/src/registre_en.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity registre_en
# -- Compiling architecture arch_registre_en of registre_en
# End time: 15:43:25 on Oct 04,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/gross/Github/Code_learning/VHDL/TP3/src/Carte_DE2_115.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:43:25 on Oct 04,2023
# vcom -reportprogress 300 -93 -work work C:/Users/gross/Github/Code_learning/VHDL/TP3/src/Carte_DE2_115.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Carte_DE2_115
# -- Compiling architecture arch_Carte_DE2_115 of Carte_DE2_115
# -- Loading entity registre_en
# ** Error: (vcom-11) Could not find work.registre_dec.
# ** Error (suppressible): C:/Users/gross/Github/Code_learning/VHDL/TP3/src/Carte_DE2_115.vhd(22): (vcom-1195) Cannot find expanded name "work.registre_dec".
# ** Error: C:/Users/gross/Github/Code_learning/VHDL/TP3/src/Carte_DE2_115.vhd(22): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.cpteur.
# ** Error (suppressible): C:/Users/gross/Github/Code_learning/VHDL/TP3/src/Carte_DE2_115.vhd(25): (vcom-1195) Cannot find expanded name "work.cpteur".
# ** Error: C:/Users/gross/Github/Code_learning/VHDL/TP3/src/Carte_DE2_115.vhd(25): Unknown expanded name.
# -- Loading entity deco7seg
# ** Note: C:/Users/gross/Github/Code_learning/VHDL/TP3/src/Carte_DE2_115.vhd(34): VHDL Compiler exiting
# End time: 15:43:25 on Oct 04,2023, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
# ** Error: C:/QuartusPrime/ModelSim/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./DE2_115_run_msim_rtl_vhdl.do line 10
# C:/QuartusPrime/ModelSim/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {C:/Users/gross/Github/Code_learning/VHDL/TP3/src/Carte_DE2_115.vhd}"
