Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 43d5f6d99e4d4bd6af3ee5405737959f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Sim_adder_4bit_behav xil_defaultlib.Sim_adder_4bit -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
