
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

                 Version O-2018.06 for linux64 - May 21, 2018 

                    Copyright (c) 1988 - 2018 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
#/***********************************************************/
#/*   FILE        : rs.tcl                                  */
#/*   Description : Default Synopsys Design Compiler Script */
#/*   Usage       : dc_shell -tcl_mode -f default.tcl       */
#/*   You'll need to minimally set design_name & read files */
#/***********************************************************/
#/***********************************************************/
#/* The following five lines must be updated for every      */
#/* new design                                              */
#/***********************************************************/
set search_path [ list "./" "/afs/umich.edu/class/eecs470/lib/synopsys/"]
./ /afs/umich.edu/class/eecs470/lib/synopsys/
read_file -f ddc [list "RS_Line.ddc"]
Loading db file '/usr/caen/synopsys-synth-2018.06/libraries/syn/gtech.db'
Loading db file '/usr/caen/synopsys-synth-2018.06/libraries/syn/standard.sldb'
  Loading link library 'gtech'
Reading ddc file '/afs/umich.edu/user/s/u/sunsusan/Desktop/group7w20/RS_Line.ddc'.
Loading db file '/afs/umich.edu/class/eecs470/lib/synopsys/lec25dscc25_TT.db'
Loaded 1 design.
Current design is 'RS_Line'.
RS_Line
set_dont_touch RS_Line
Warning: Can't read link_library file 'your_library.db'. (UID-3)
1
read_file -f sverilog [list "verilog/rs.sv" "module_provided/psl_get.v"]
Loading sverilog files: '/afs/umich.edu/user/s/u/sunsusan/Desktop/group7w20/verilog/rs.sv' '/afs/umich.edu/user/s/u/sunsusan/Desktop/group7w20/module_provided/psl_get.v' 
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /afs/umich.edu/user/s/u/sunsusan/Desktop/group7w20/verilog/rs.sv
Opening include file sys_defs.svh
Compiling source file /afs/umich.edu/user/s/u/sunsusan/Desktop/group7w20/module_provided/psl_get.v
Module 'psel_gen' was not elaborated because it contains the 'template' attribute.  Instead, it has been saved as a template.
Module 'wand_sel' was not elaborated because it contains the 'template' attribute.  Instead, it has been saved as a template.

Inferred memory devices in process
	in routine RS_Line line 75 in file
		'/afs/umich.edu/user/s/u/sunsusan/Desktop/group7w20/verilog/rs.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  opb_valid_reg_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     is_free_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  opa_valid_reg_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine RS_Line line 93 in file
		'/afs/umich.edu/user/s/u/sunsusan/Desktop/group7w20/verilog/rs.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  rs_packet_out_reg  | Flip-flop |  189  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine RS line 231 in file
		'/afs/umich.edu/user/s/u/sunsusan/Desktop/group7w20/verilog/rs.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   num_is_free_reg   | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/afs/umich.edu/user/s/u/sunsusan/Desktop/group7w20/module_provided/RS_Line.db:RS_Line'
Loaded 2 designs.
Current design is 'RS_Line'.
RS_Line RS
set design_name RS
RS
set clock_name clock
clock
set reset_name reset
reset
set CLK_PERIOD 10
10
#/***********************************************************/
#/* The rest of this file may be left alone for most small  */
#/* to moderate sized designs.  You may need to alter it    */
#/* when synthesizing your final project.                   */
#/***********************************************************/
set SYN_DIR ./
./
set search_path "/afs/umich.edu/class/eecs470/lib/synopsys/"
/afs/umich.edu/class/eecs470/lib/synopsys/
set target_library "lec25dscc25_TT.db"
lec25dscc25_TT.db
set link_library [concat  "*" $target_library]
* lec25dscc25_TT.db
#/***********************************************************/
#/* Set some flags for optimisation */
set compile_top_all_paths "true"
true
set auto_wire_load_selection "false"
false
#/***********************************************************/
#/*  Clk Periods/uncertainty/transition                     */
set CLK_TRANSITION 0.1
0.1
set CLK_UNCERTAINTY 0.1
0.1
set CLK_LATENCY 0.1
0.1
#/* Input/output Delay values */
set AVG_INPUT_DELAY 0.1
0.1
set AVG_OUTPUT_DELAY 0.1
0.1
#/* Critical Range (ns) */
set CRIT_RANGE 1.0
1.0
#/***********************************************************/
#/* Design Constrains: Not all used                         */
set MAX_TRANSITION 1.0
1.0
set FAST_TRANSITION 0.1
0.1
set MAX_FANOUT 32
32
set MID_FANOUT 8
8
set LOW_FANOUT 1
1
set HIGH_DRIVE 0
0
set HIGH_LOAD 1.0
1.0
set AVG_LOAD 0.1
0.1
set AVG_FANOUT_LOAD 10
10
#/***********************************************************/
#/*BASIC_INPUT = cb18os120_tsmc_max/nd02d1/A1
#BASIC_OUTPUT = cb18os120_tsmc_max/nd02d1/ZN*/
set DRIVING_CELL dffacs1
dffacs1
#/* DONT_USE_LIST = {   } */
#/*************operation cons**************/
#/*OP_WCASE = WCCOM;
#OP_BCASE = BCCOM;*/
set WIRE_LOAD "tsmcwire"
tsmcwire
set LOGICLIB lec25dscc25_TT
lec25dscc25_TT
#/*****************************/
#/* Sourcing the file that sets the Search path and the libraries(target,link) */
set sys_clk $clock_name
clock
set netlist_file [format "%s%s"  [format "%s%s"  $SYN_DIR $design_name] ".vg"]
./RS.vg
set ddc_file [format "%s%s"  [format "%s%s"  $SYN_DIR $design_name] ".ddc"]
./RS.ddc
set rep_file [format "%s%s"  [format "%s%s"  $SYN_DIR $design_name] ".rep"]
./RS.rep
set dc_shell_status [ set chk_file [format "%s%s"  [format "%s%s"  $SYN_DIR $design_name] ".chk"] ]
./RS.chk
#/* if we didnt find errors at this point, run */
if {  $dc_shell_status != [list] } {
   current_design $design_name
  link
  set_wire_load_model -name $WIRE_LOAD -lib $LOGICLIB $design_name
  set_wire_load_mode top
  set_fix_multiple_port_nets -outputs -buffer_constants
  create_clock -period $CLK_PERIOD -name $sys_clk [find port $sys_clk]
  set_clock_uncertainty $CLK_UNCERTAINTY $sys_clk
  set_fix_hold $sys_clk
  group_path -from [all_inputs] -name input_grp
  group_path -to [all_outputs] -name output_grp
  set_driving_cell  -lib_cell $DRIVING_CELL [all_inputs]
  remove_driving_cell [find port $sys_clk]
  set_fanout_load $AVG_FANOUT_LOAD [all_outputs]
  set_load $AVG_LOAD [all_outputs]
  set_input_delay $AVG_INPUT_DELAY -clock $sys_clk [all_inputs]
  remove_input_delay -clock $sys_clk [find port $sys_clk]
  set_output_delay $AVG_OUTPUT_DELAY -clock $sys_clk [all_outputs]
  set_dont_touch $reset_name
  set_resistance 0 $reset_name
  set_drive 0 $reset_name
  set_critical_range $CRIT_RANGE [current_design]
  set_max_delay $CLK_PERIOD [all_outputs]
  set MAX_FANOUT $MAX_FANOUT
  set MAX_TRANSITION $MAX_TRANSITION
  uniquify
  ungroup -all -flatten
  redirect $chk_file { check_design }
  compile -map_effort high
  write -hier -format verilog -output $netlist_file $design_name
  write -hier -format ddc -output $ddc_file $design_name
  redirect $rep_file { report_design -nosplit }
  redirect -append $rep_file { report_area }
  redirect -append $rep_file { report_timing -max_paths 2 -input_pins -nets -transition_time -nosplit }
  redirect -append $rep_file { report_constraint -max_delay -verbose -nosplit }
  remove_design -all
  read_file -format verilog $netlist_file
  current_design $design_name
  redirect -append $rep_file { report_reference -nosplit }
  quit
} else {
   quit
}
Current design is 'RS'.

  Linking design 'RS'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (3 designs)               /afs/umich.edu/user/s/u/sunsusan/Desktop/group7w20/module_provided/RS.db, etc
  lec25dscc25_TT (library)    /afs/umich.edu/class/eecs470/lib/synopsys/lec25dscc25_TT.db

Information: Building the design 'psel_gen' instantiated from design 'RS' with
	the parameters "3,16". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'wand_sel' instantiated from design 'psel_gen_REQS3_WIDTH16' with
	the parameters "16". (HDL-193)
Presto compilation completed successfully.
Warning: Design 'RS_Line.ddc:RS_Line' comes before design 'RS_Line.db:RS_Line' in the link_library; 'RS_Line.db:RS_Line' will be ignored. (UIO-92)
Information: Design 'RS_Line' is referenced in design 'RS.db:RS'. (UIO-93)
Information: Design 'RS_Line' is referenced in design 'RS.db:RS'. (UIO-93)
Information: Design 'RS_Line' is referenced in design 'RS.db:RS'. (UIO-93)
Information: Design 'RS_Line' is referenced in design 'RS.db:RS'. (UIO-93)
Information: Design 'RS_Line' is referenced in design 'RS.db:RS'. (UIO-93)
Information: Design 'RS_Line' is referenced in design 'RS.db:RS'. (UIO-93)
Information: Design 'RS_Line' is referenced in design 'RS.db:RS'. (UIO-93)
Information: Design 'RS_Line' is referenced in design 'RS.db:RS'. (UIO-93)
Information: Design 'RS_Line' is referenced in design 'RS.db:RS'. (UIO-93)
Information: Design 'RS_Line' is referenced in design 'RS.db:RS'. (UIO-93)
Information: Design 'RS_Line' is referenced in design 'RS.db:RS'. (UIO-93)
Information: Design 'RS_Line' is referenced in design 'RS.db:RS'. (UIO-93)
Information: Design 'RS_Line' is referenced in design 'RS.db:RS'. (UIO-93)
Information: Design 'RS_Line' is referenced in design 'RS.db:RS'. (UIO-93)
Information: Design 'RS_Line' is referenced in design 'RS.db:RS'. (UIO-93)
Information: Design 'RS_Line' is referenced in design 'RS.db:RS'. (UIO-93)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Current design is 'RS'.
Information: Uniquified 2 instances of design 'psel_gen_REQS3_WIDTH16'. (OPT-1056)
Information: Uniquified 6 instances of design 'wand_sel_WIDTH16'. (OPT-1056)
Warning: Design 'RS_Line.ddc:RS_Line' comes before design 'RS_Line.db:RS_Line' in the link_library; 'RS_Line.db:RS_Line' will be ignored. (UIO-92)
Information: Design 'RS_Line' is referenced in design 'RS.db:RS'. (UIO-93)
Information: Design 'RS_Line' is referenced in design 'RS.db:RS'. (UIO-93)
Information: Design 'RS_Line' is referenced in design 'RS.db:RS'. (UIO-93)
Information: Design 'RS_Line' is referenced in design 'RS.db:RS'. (UIO-93)
Information: Design 'RS_Line' is referenced in design 'RS.db:RS'. (UIO-93)
Information: Design 'RS_Line' is referenced in design 'RS.db:RS'. (UIO-93)
Information: Design 'RS_Line' is referenced in design 'RS.db:RS'. (UIO-93)
Information: Design 'RS_Line' is referenced in design 'RS.db:RS'. (UIO-93)
Information: Design 'RS_Line' is referenced in design 'RS.db:RS'. (UIO-93)
Information: Design 'RS_Line' is referenced in design 'RS.db:RS'. (UIO-93)
Information: Design 'RS_Line' is referenced in design 'RS.db:RS'. (UIO-93)
Information: Design 'RS_Line' is referenced in design 'RS.db:RS'. (UIO-93)
Information: Design 'RS_Line' is referenced in design 'RS.db:RS'. (UIO-93)
Information: Design 'RS_Line' is referenced in design 'RS.db:RS'. (UIO-93)
Information: Design 'RS_Line' is referenced in design 'RS.db:RS'. (UIO-93)
Information: Design 'RS_Line' is referenced in design 'RS.db:RS'. (UIO-93)
Information: Updating graph... (UID-83)
Warning: Design 'RS' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | O-2018.06-DWBB_201806.0 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 30 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'RS'
Warning: Design 'RS_Line.ddc:RS_Line' comes before design 'RS_Line.db:RS_Line' in the link_library; 'RS_Line.db:RS_Line' will be ignored. (UIO-92)
Information: Design 'RS_Line' is referenced in design 'RS.db:RS'. (UIO-93)
Information: Design 'RS_Line' is referenced in design 'RS.db:RS'. (UIO-93)
Information: Design 'RS_Line' is referenced in design 'RS.db:RS'. (UIO-93)
Information: Design 'RS_Line' is referenced in design 'RS.db:RS'. (UIO-93)
Information: Design 'RS_Line' is referenced in design 'RS.db:RS'. (UIO-93)
Information: Design 'RS_Line' is referenced in design 'RS.db:RS'. (UIO-93)
Information: Design 'RS_Line' is referenced in design 'RS.db:RS'. (UIO-93)
Information: Design 'RS_Line' is referenced in design 'RS.db:RS'. (UIO-93)
Information: Design 'RS_Line' is referenced in design 'RS.db:RS'. (UIO-93)
Information: Design 'RS_Line' is referenced in design 'RS.db:RS'. (UIO-93)
Information: Design 'RS_Line' is referenced in design 'RS.db:RS'. (UIO-93)
Information: Design 'RS_Line' is referenced in design 'RS.db:RS'. (UIO-93)
Information: Design 'RS_Line' is referenced in design 'RS.db:RS'. (UIO-93)
Information: Design 'RS_Line' is referenced in design 'RS.db:RS'. (UIO-93)
Information: Design 'RS_Line' is referenced in design 'RS.db:RS'. (UIO-93)
Information: Design 'RS_Line' is referenced in design 'RS.db:RS'. (UIO-93)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'RS_DW01_cmp6_0'
  Processing 'RS_DW01_cmp6_1'
  Processing 'RS_DW01_cmp6_2'
  Processing 'RS_DW01_cmp6_3'
  Processing 'RS_DW01_cmp6_4'
  Processing 'RS_DW01_cmp6_5'
  Processing 'RS_DW01_cmp6_6'
  Processing 'RS_DW01_cmp6_7'
  Processing 'RS_DW01_cmp6_8'
  Processing 'RS_DW01_cmp6_9'
  Processing 'RS_DW01_cmp6_10'
  Processing 'RS_DW01_cmp6_11'
  Processing 'RS_DW01_cmp6_12'
  Processing 'RS_DW01_cmp6_13'
  Processing 'RS_DW01_cmp6_14'
  Processing 'RS_DW01_cmp6_15'
  Processing 'RS_DW01_cmp6_16'
  Processing 'RS_DW01_cmp6_17'
  Processing 'RS_DW01_sub_0'
  Processing 'RS_DW01_add_0'

  Beginning Mapping Optimizations  (High effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:02:08 2597078.2      3.20    3295.5      87.7                                0.00  
    0:02:09 2596920.6      3.21    3295.7      88.5                                0.00  
    0:02:09 2596920.6      3.21    3295.7      88.5                                0.00  
    0:02:09 2596920.6      3.21    3295.7      88.5                                0.00  
    0:02:09 2596920.6      3.21    3295.7      88.5                                0.00  
    0:02:15 1971995.4      3.98    4232.3      85.4                                0.00  
    0:02:16 1956493.2      3.75    3674.0      85.0                                0.00  
    0:02:17 1956053.6      3.99    3946.3      85.0                                0.00  
    0:02:19 1956128.3      3.66    3479.2      85.0                                0.00  
    0:02:19 1956261.0      3.62    3428.5      85.0                                0.00  
    0:02:20 1956285.9      3.62    3430.9      85.0                                0.00  
    0:02:20 1956435.2      3.62    3428.7      85.0                                0.00  
    0:02:20 1956601.1      3.62    3430.9      85.0                                0.00  
    0:02:21 1956584.5      3.62    3428.7      85.0                                0.00  
    0:02:21 1956601.1      3.62    3430.9      85.0                                0.00  
    0:02:21 1957072.4      3.56    3375.4      85.0                                0.00  
    0:02:22 1957072.4      3.56    3375.4      85.0                                0.00  
    0:02:22 1957072.4      3.56    3375.4      85.0                                0.00  
    0:02:22 1957072.4      3.56    3375.4      85.0                                0.00  
    0:02:22 1959593.9      3.54    3318.5      75.7                                0.00  
    0:02:23 1961626.0      3.51    3317.5      70.5                                0.00  
    0:02:23 1963467.3      3.51    3317.1      65.3                                0.00  
    0:02:23 1965258.9      3.51    3317.1      60.2                                0.00  
    0:02:24 1967050.5      3.51    3317.1      55.2                                0.00  
    0:02:24 1968842.1      3.51    3317.1      50.1                                0.00  
    0:02:24 1970583.9      3.51    3317.1      45.2                                0.00  
    0:02:24 1972276.0      3.51    3317.1      40.5                                0.00  
    0:02:25 1974017.8      3.51    3317.1      35.6                                0.00  
    0:02:25 1975759.6      3.51    3317.1      30.7                                0.00  
    0:02:25 1977501.4      3.51    3317.1      25.8                                0.00  
    0:02:25 1979193.5      3.51    3317.1      21.0                                0.00  
    0:02:25 1980736.2      3.51    3317.1      16.6                                0.00  
    0:02:26 1981880.8      3.51    3317.1      13.4                                0.00  
    0:02:26 1981880.8      3.51    3317.1      13.4                                0.00  
    0:02:27 1982461.4      3.23    2930.3      13.5 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:02:29 1983166.5      3.16    2741.7      13.5 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:02:30 1983465.1      3.09    2669.6      14.2                                0.00  



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:02:30 1983465.1      3.09    2669.6      14.2                                0.00  
    0:02:30 1984192.0      2.99    2511.3      14.1 lines[15]/rs_packet_out_reg[rs1_value][7]/DIN      0.00  
    0:02:32 1984266.7      2.89    2397.6      14.1 lines[15]/rs_packet_out_reg[rs1_value][7]/DIN      0.00  
    0:02:33 1984789.2      2.84    2409.6      14.5 lines[15]/rs_packet_out_reg[rs1_value][7]/DIN      0.00  
    0:02:34 1985202.5      2.78    2402.1      14.5 lines[15]/rs_packet_out_reg[rs1_value][7]/DIN      0.00  
    0:02:35 1985526.0      2.76    2518.9      14.5 lines[15]/rs_packet_out_reg[rs1_value][23]/DIN      0.00  
    0:02:36 1985899.3      2.75    2511.0      14.5 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:02:37 1986131.5      2.75    2421.4      15.2 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:02:38 1986114.9      2.73    2423.2      15.2 num_is_free_next[4]            0.00  
    0:02:38 1986164.7      2.70    2423.4      15.2 num_is_free_next[4]            0.00  
    0:02:39 1986314.0      2.65    2343.0      15.1 lines[15]/rs_packet_out_reg[rs1_value][19]/DIN      0.00  
    0:02:40 1985177.6      2.58    2280.3     173.3 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:02:41 1985824.6      2.52    2190.4     173.3 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:02:42 1986314.0      2.47    2123.5     173.6 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:02:43 1986181.3      2.46    2137.1     175.8 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:02:44 1986297.4      2.46    2112.9     175.8 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:02:45 1986960.9      2.46    2093.6     175.7 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:02:45 1986844.8      2.46    2093.0     175.7 num_is_free_next[4]            0.00  
    0:02:46 1987060.5      2.43    2055.9     175.7 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:02:46 1987060.5      2.43    2048.6     175.7 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:02:47 1987301.0      2.42    2025.7     175.7 num_is_free_next[4]            0.00  
    0:02:48 1987342.5      2.40    2003.2     175.7 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:02:48 1987408.8      2.37    1967.6     175.7 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:02:49 1987466.9      2.35    1926.1     175.7 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:02:50 1987840.2      2.34    1889.7     175.7 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:02:50 1987873.3      2.33    1874.5     175.7 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:02:51 1988246.6      2.33    1850.8     175.8 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:02:52 1988760.8      2.33    1839.6     175.7 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:02:52 1989051.1      2.33    1837.0     175.7 num_is_free_next[3]            0.00  
    0:02:53 1989532.2      2.26    1738.6     175.6 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:02:53 1989681.5      2.23    1710.9     175.6 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:02:54 1989640.0      2.21    1674.5     175.8 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:02:55 1990005.0      2.19    1720.8     175.8 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:02:55 1990079.6      2.18    1710.4     175.8 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:02:56 1989930.3      2.18    1706.0     175.8 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:02:56 1990029.9      2.18    1704.2     175.8 num_is_free_next[4]            0.00  
    0:02:57 1990278.7      2.17    1694.5     175.8 num_is_free_reg[4]/DIN         0.00  
    0:02:57 1990411.4      2.16    1671.2     175.8 num_is_free_reg[4]/DIN         0.00  
    0:02:57 1990262.1      2.14    1657.9     175.8 num_is_free_reg[4]/DIN         0.00  
    0:02:58 1990262.1      2.13    1652.0     175.8 num_is_free_reg[4]/DIN         0.00  
    0:02:59 1990328.5      2.13    1645.5     175.8 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:03:00 1990436.3      2.11    1601.4     175.8 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:03:00 1990511.0      2.09    1572.4     175.8 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:03:00 1990768.1      2.07    1550.9     175.8 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:03:01 1990627.1      2.06    1542.9     175.8 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:03:02 1990627.1      2.06    1538.4     175.8 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:03:03 1990710.0      2.06    1530.3     175.8 num_is_free_next[4]            0.00  
    0:03:04 1991058.4      2.05    1509.9     175.8 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:03:04 1991050.1      2.03    1492.1     175.8 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:03:04 1991315.5      2.01    1458.8     175.7 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:03:05 1991398.5      1.99    1439.5     175.7 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:03:06 1991315.5      1.98    1435.7     175.7 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:03:07 1991240.9      1.97    1418.9     175.7 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:03:07 1991282.3      1.97    1414.2     175.7 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:03:08 1991323.8      1.96    1409.5     175.7 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:03:08 1991290.6      1.96    1407.0     175.7 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:03:09 1991572.6      1.96    1400.8     175.7 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:03:09 1991804.9      1.94    1379.0     175.7 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:03:10 1991929.3      1.94    1367.9     175.7 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:03:10 1992053.7      1.94    1364.8     175.7 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:03:11 1992261.1      1.94    1359.5     175.7 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:03:13 1992277.7      1.94    1351.8     175.7 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:03:14 1992377.2      1.92    1322.8     175.7 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:03:15 1992476.7      1.92    1322.2     175.7 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:03:15 1992393.8      1.90    1302.8     175.7 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:03:16 1992667.5      1.88    1275.3     175.7 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:03:17 1992551.4      1.87    1268.9     175.7 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:03:18 1992725.6      1.84    1241.4     175.7 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:03:19 1992858.3      1.82    1209.4     175.7 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:03:20 1993015.9      1.79    1175.6     175.7 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:03:20 1993007.6      1.79    1172.5     175.6 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:03:21 1993148.6      1.78    1168.8     175.6 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:03:22 1993306.2      1.78    1135.8     177.1 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:03:23 1993140.3      1.77    1133.7     177.0 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:03:24 1993140.3      1.77    1128.7     177.0 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:03:25 1993273.0      1.72    1072.5     176.9 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:03:26 1993322.8      1.72    1063.7     176.9 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:03:27 1993397.4      1.71    1054.0     177.0 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:03:28 1993480.3      1.70    1053.4     177.4 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:03:29 1993687.7      1.69    1039.1     177.4 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:03:29 1993853.6      1.66    1008.1     177.4 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:03:29 1993944.8      1.64     989.4     177.4 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:03:30 1993944.8      1.64     987.2     177.4 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:03:31 1994027.8      1.63     984.1     177.4 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:03:32 1994268.3      1.63    1042.9     177.5 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:03:33 1994425.9      1.62    1041.5     177.5 num_is_free_next[4]            0.00  
    0:03:33 1994533.7      1.60    1019.2     177.5 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:03:34 1994633.3      1.59    1017.6     177.5 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:03:34 1994674.7      1.59    1008.3     177.5 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:03:35 1994506.1      1.58     994.5     177.5 num_is_free_next[4]            0.00  
    0:03:35 1995095.0      1.56     990.8     177.5 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:03:35 1995244.3      1.55     977.5     177.5 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:03:36 1995542.9      1.53     971.5     177.5 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:03:36 1995559.5      1.53     967.1     177.5 num_is_free_next[4]            0.00  
    0:03:36 1995683.9      1.52     950.7     177.5 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:03:37 1995758.6      1.50     931.9     177.5 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:03:37 1995791.8      1.49     923.9     177.5 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:03:38 1995866.4      1.47     904.6     177.5 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:03:38 1995849.8      1.47     904.6     177.5 num_is_free_next[4]            0.00  
    0:03:38 1995683.9      1.47     904.3     177.5 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:03:38 1995627.3      1.47     903.0     177.5 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:03:39 1995776.6      1.46     898.4     177.5 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:03:39 1995818.1      1.46     897.4     177.5 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:03:40 1995735.1      1.45     890.4     177.5 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:03:41 1995760.0      1.45     882.7     177.5 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:03:42 1995585.8      1.45     881.5     177.5 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:03:43 1995859.5      1.43     859.4     177.5 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:03:43 1995884.4      1.42     855.0     177.5 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:03:44 1995884.4      1.42     852.9     177.5 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:03:46 1995925.9      1.42     850.4     177.5 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:03:48 1995950.8      1.42     848.8     177.5 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:03:48 1996091.8      1.40     835.7     177.5 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:03:49 1996473.3      1.39     816.6     177.5 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:03:50 1996606.0      1.36     788.7     177.5 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:03:51 1996630.9      1.36     787.3     177.5 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:03:51 1996672.4      1.35     777.1     177.5 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:03:52 1996813.4      1.34     767.2     177.5 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:03:53 1997004.2      1.33     764.7     177.5 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:03:53 1997261.3      1.33     762.2     177.5 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:03:54 1997344.2      1.33     760.0     177.5 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:03:55 1997186.6      1.32     756.8     177.5 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:03:55 1997369.1      1.31     739.8     177.5 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:03:56 1997468.6      1.31     738.0     177.5 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:03:57 1997551.6      1.30     733.3     177.6 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:03:58 1997559.9      1.30     731.9     177.6 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:03:58 1997559.9      1.30     728.8     177.6 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:03:58 1997501.8      1.29     727.6     177.6 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:03:59 1997468.6      1.29     727.5     177.6 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:04:00 1997468.6      1.29     726.4     177.6 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:04:00 1997634.5      1.29     728.0     177.6 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:04:01 1997468.6      1.29     732.0     177.6 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:04:11 1997775.7      1.25     692.2     177.8                                0.00  
    0:04:11 1997759.1      1.23     673.2     177.8 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:04:11 1997767.4      1.22     665.1     177.8 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:04:11 1997750.8      1.21     653.0     177.8 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:04:12 1997767.4      1.21     651.7     177.8 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:04:13 1997775.7      1.19     629.4     177.7 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:04:13 1997775.7      1.19     629.1     177.7 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:04:13 1997775.7      1.19     628.6     177.7 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:04:13 1997775.7      1.18     626.3     177.7 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:04:14 1998016.2      1.18     623.6     177.7 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:04:14 1997817.2      1.18     622.1     177.7 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:04:15 1997825.4      1.18     621.7     177.7 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:04:15 1997875.2      1.18     620.6     177.7 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:04:15 1997875.2      1.17     611.2     177.7 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:04:16 1997949.9      1.16     605.2     177.7 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:04:16 1997949.9      1.16     604.1     177.7 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:04:17 1997983.0      1.16     603.5     177.7 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:04:34 1997937.6      1.10     551.5     177.9                                0.00  
    0:04:35 1997962.5      1.10     550.5     177.9 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:04:35 1997995.7      1.10     548.4     177.9 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:04:48 1998646.8      1.10     550.4     178.0                                0.00  
    0:04:48 1998638.5      1.09     543.9     178.0 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:04:49 1998762.9      1.06     514.8     178.0 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:04:51 1998887.4      1.03     489.5     178.0 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:04:52 1998887.4      1.01     480.5     178.0 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:04:53 1999210.8      1.00     470.3     178.0 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:04:54 1999202.5      1.00     469.7     178.0 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:04:54 1999260.6      0.99     462.6     178.0 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:04:54 1999277.2      0.97     454.0     178.0 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:04:55 1999385.0      0.97     449.1     178.0 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:04:56 1999351.8      0.96     440.6     178.0 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:04:56 1999343.6      0.95     439.3     178.0 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:04:57 1999426.5      0.95     435.9     178.0 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:04:57 1999434.8      0.95     434.4     178.0 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:04:58 1999418.2      0.94     433.4     178.0 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:04:59 1999368.4      0.94     431.8     178.0 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:04:59 1999310.4      0.94     431.8     178.0 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:04:59 1999310.4      0.94     431.2     178.0 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:05:00 1999476.3      0.94     431.1     178.0 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:05:39 1999611.8      0.93     424.2     178.0                                0.00  
    0:05:40 1999678.1      0.90     406.8     178.0 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:05:41 1999669.8      0.90     405.7     178.0 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:05:41 1999711.3      0.89     401.4     178.0 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:06:22 1999429.3      0.88     393.4     178.0                                0.00  
    0:06:23 1999562.0      0.86     385.8     178.0 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:06:23 1999860.6      0.85     381.2     177.9 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:06:24 1999868.9      0.85     378.6     178.0 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:06:25 1999852.3      0.84     371.2     178.0 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:06:25 1999902.1      0.83     368.6     178.0 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:06:25 2000731.5      0.83     368.3     178.0 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:06:26 2000731.5      0.83     367.4     178.0 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:06:27 2000731.5      0.83     367.1     178.0 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:06:27 2000739.8      0.83     366.0     178.0 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:06:28 1999810.8      0.82     359.1     177.9 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:06:29 1999860.6      0.81     355.6     177.9 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:06:29 1999893.8      0.81     355.2     177.9 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:06:30 2000018.2      0.81     353.1     177.9 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:06:30 2000150.9      0.81     352.0     177.9 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:07:31 2000199.4      0.73     298.8     178.0                                0.00  
    0:07:32 2000199.4      0.73     298.7     178.0 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:07:32 2000174.5      0.73     297.6     178.0 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:07:32 2000191.1      0.72     295.2     178.0 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:07:32 2000249.1      0.72     294.9     178.0 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:07:33 2000249.1      0.72     294.7     178.0 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:08:35 2001453.2      0.68     271.5     178.2                                0.00  
    0:08:35 2001519.5      0.65     253.4     178.2 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:08:35 2001519.5      0.65     253.1     178.2 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:08:36 2001478.1      0.65     252.7     178.2 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:08:36 2001478.1      0.65     252.6     178.2 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:08:36 2001478.1      0.65     252.6     178.2 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:08:36 2001478.1      0.65     251.3     178.2 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:08:37 2001395.1      0.64     247.3     178.2 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:08:37 2001461.5      0.62     235.8     178.2 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:08:37 2001461.5      0.61     232.8     178.2 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:08:38 2001461.5      0.61     230.6     178.2 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:08:39 2001768.4      0.61     229.0     178.2 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:08:39 2001809.9      0.60     226.0     178.2 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:08:40 2001901.1      0.59     222.9     178.2 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:08:49 2002134.9      0.57     214.3     178.4                                0.00  
    0:08:49 2002134.9      0.57     213.8     178.4 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:08:50 2002392.0      0.56     157.4     179.5 rs_packet_out[2][NPC][11]      0.00  
    0:08:50 2002383.7      0.56     157.2     179.5 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:08:51 2002408.6      0.56     157.2     179.5 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:08:52 2002416.9      0.56     154.8     179.4 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:08:52 2002416.9      0.56     154.5     179.4 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:08:52 2002450.1      0.55     154.4     179.4 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:08:52 2002450.1      0.55     152.6     179.4 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:08:53 2002334.0      0.55     151.9     179.4 num_is_free_next[4]            0.00  
    0:08:53 2002334.0      0.55     149.7     179.4 num_is_free_next[4]            0.00  
    0:08:54 2002334.0      0.55     149.7     179.4 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:09:23 2002582.8      0.53     143.4     179.4                                0.00  
    0:09:23 2002582.8      0.53     143.4     179.4 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:09:24 2002557.9      0.53     142.2     179.4 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:09:24 2002441.8      0.52     138.0     179.4 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:09:25 2002408.6      0.51     135.2     179.4 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:09:25 2002450.1      0.50     129.2     179.4 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:09:25 2002450.1      0.49     128.2     179.4 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:09:25 2002425.2      0.49     128.1     179.4 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:09:26 2002425.2      0.49     127.8     179.4 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:09:26 2002433.5      0.49     127.6     179.4 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:09:26 2002557.9      0.49     127.3     179.4 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:09:27 2002740.4      0.48     124.5     179.4 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:09:27 2002707.2      0.48     124.1     179.4 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:09:29 2002682.3      0.48     123.5     179.3 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:09:29 2002640.9      0.48     121.0     179.3 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:10:41 2002881.4      0.47     117.7     179.3                                0.00  
    0:10:42 2002881.4      0.47     116.5     179.3 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:10:42 2002964.3      0.45     109.1     179.4 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:10:42 2002873.1      0.45     108.9     179.4 num_is_free_next[3]            0.00  
    0:10:42 2002723.8      0.45     108.1     179.4 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:10:42 2002723.8      0.45     108.0     179.4 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:10:43 2002823.3      0.44     107.5     179.4 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:10:43 2002806.7      0.44     107.0     179.3 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:10:43 2002806.7      0.44     107.0     179.3 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:10:43 2002773.6      0.44     105.5     179.3 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:10:43 2002839.9      0.43     107.0     179.4 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:10:44 2002873.1      0.43     104.5     179.4 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:12:51 2003857.3      0.46     138.2     179.4                                0.00  
    0:12:51 2004238.9      0.45     136.1     147.3 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:12:51 2004230.6      0.45     134.9     147.3 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:12:51 2004230.6      0.45     134.7     147.3 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:12:52 2003633.4      0.44     124.1     305.4 num_is_free_next[0]            0.00  
    0:12:52 2003650.0      0.44     124.6     305.4 num_is_free_next[2]            0.00  
    0:12:52 2003658.3      0.44     124.6     305.4 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:12:52 2003782.7      0.43     124.1     305.4 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:12:52 2003724.6      0.42     127.0     305.3 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:12:53 2003724.6      0.42     127.0     305.3 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:12:53 2003724.6      0.42     127.4     305.3 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:12:53 2003940.3      0.42     115.6     305.3 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:12:53 2003973.4      0.42     115.5     305.3 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:12:53 2003948.6      0.42     115.1     305.3 num_is_free_next[2]            0.00  
    0:12:54 2003915.4      0.42     118.9     305.3 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:12:54 2003890.5      0.42     118.9     305.3 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:12:55 2003542.1      0.42     129.0     305.3 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:15:01 2003525.5      0.42     129.0     305.3 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:15:03 2003517.3      0.42     128.5     305.3 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:15:05 2003840.7      0.42     126.9     305.3 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:15:07 2003650.0      0.42     126.7     305.3 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:15:09 2004396.5      0.40     119.5     305.4 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:15:10 2004371.6      0.40     118.7     305.4 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:15:11 2004280.3      0.39     112.9     305.4 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:15:11 2004313.5      0.38     110.1     305.4 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:15:12 2004296.9      0.38     108.5     305.4 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:15:13 2004313.5      0.37     105.4     305.4 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:15:13 2004471.1      0.37     104.7     305.4 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:15:14 2004570.6      0.35      95.1     305.4 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:15:16 2004620.4      0.34      92.5     305.4 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:15:16 2004612.1      0.34      92.1     305.4 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:15:20 2004711.7      0.34      91.4     305.4 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:15:21 2004952.2      0.33      82.4     305.4 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:15:22 2004977.1      0.32      82.3     305.4 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:15:27 2005209.3      0.29      80.5     305.4 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:15:27 2005209.3      0.29      80.3     305.4 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:15:31 2005217.6      0.29      80.3     305.4 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:15:32 2005217.6      0.29      80.0     305.4 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:15:34 2005292.3      0.29      78.2     305.4 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:15:36 2005333.7      0.29      78.4     305.4 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:15:40 2005342.0      0.29      78.1     305.4 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:15:41 2005499.6      0.29      77.4     305.4 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:15:42 2005516.2      0.28      77.2     305.4 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:15:45 2005549.4      0.28      76.8     305.4 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:15:46 2005391.8      0.28      76.5     305.4 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:15:50 2005640.6      0.28      75.3     305.5 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:15:50 2005682.1      0.28      75.2     305.5 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:16:07 2005682.1      0.28      75.2     305.5                                0.00  
    0:16:07 2005615.7      0.28      75.2     306.1                                0.00  


  Beginning Design Rule Fixing  (max_transition)  (max_fanout)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:16:08 2005615.7      0.28      75.2     306.1                                0.00  
    0:16:09 2007083.9      0.28      75.1     265.8 CDB_Data[2][23]                0.00  
    0:16:10 2009364.8      0.28      75.1     263.1 rs_packet_out[2][rs1_value][1]      0.00  
    0:16:10 2012898.2      0.28      75.1     253.1 net187301                      0.00  
    0:16:13 2012856.7      0.27      72.9     253.0 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:16:13 2012765.5      0.27      72.6     253.0 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:16:13 2012782.1      0.27      72.6     253.0 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:16:14 2012624.5      0.27      71.1     253.0 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:16:15 2012616.2      0.27      70.8     253.0 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:16:17 2012666.0      0.27      70.1     252.7 id_rs_packet_in[0][valid]      0.00  
    0:16:18 2012840.1      0.26      68.1     252.4 id_rs_packet_in[1][valid]      0.00  
    0:16:18 2013006.0      0.26      67.9     252.3 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:16:19 2012989.4      0.26      66.6     252.3 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:16:19 2012997.7      0.26      66.3     252.3 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:16:20 2012972.9      0.25      64.6     252.3 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:16:21 2012906.5      0.25      64.3     252.3 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:16:22 2012989.4      0.24      60.6     252.3 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:16:23 2013130.5      0.23      57.9     252.3 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:16:24 2013097.3      0.23      56.7     252.3 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:16:24 2013097.3      0.23      56.6     252.3 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:16:25 2013105.6      0.23      55.8     252.3 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:16:26 2012972.9      0.27      66.0     252.0 id_rs_packet_in[1][valid]      0.00  
    0:16:27 2015411.4      0.27      66.7       0.0 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:16:27 2015519.2      0.25      63.1       0.0 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:16:28 2015552.4      0.25      62.5       0.0 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:16:28 2015569.0      0.25      62.4       0.0 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:16:29 2015569.0      0.25      62.3       0.0 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:16:30 2015693.4      0.25      61.9       0.0 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:16:30 2015718.3      0.25      61.0       0.0 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:16:31 2015751.5      0.24      59.3       0.0 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:16:31 2015726.6      0.24      59.3       0.0                                0.00  


  Beginning Critical Range Optimization
  -------------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:16:31 2015726.6      0.24      59.3       0.0                                0.00  
    0:16:32 2015734.9      0.24      58.4       0.0                                0.00  
    0:16:33 2017003.9      0.24      42.6       0.0                                0.00  
    0:16:33 2016713.6      0.24      41.8       0.0                                0.00  
    0:16:34 2017178.1      0.24      35.2       0.0                                0.00  
    0:16:34 2017493.3      0.24      30.9       0.0                                0.00  


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:16:34 2017493.3      0.24      30.9       0.0                                0.00  
    0:16:34 2017493.3      0.24      30.9       0.0                                0.00  
    0:16:37 1969278.0      0.31      56.6       0.0                                0.00  
    0:16:38 1939517.7      0.31      57.5       0.0                                0.00  
    0:16:40 1935378.7      0.31      57.2       0.0                                0.00  
    0:16:40 1932484.0      0.31      57.3       0.0                                0.00  
    0:16:41 1929639.0      0.31      58.6       0.0                                0.00  
    0:16:42 1926727.7      0.32      59.1       0.0                                0.00  
    0:16:43 1923957.4      0.32      62.3       0.0                                0.00  
    0:16:44 1921535.4      0.32      59.2       0.0                                0.00  
    0:16:45 1918939.2      0.32      59.3       0.0                                0.00  
    0:16:45 1916683.2      0.32      66.7       0.0                                0.00  
    0:16:46 1914559.8      0.32      66.5       0.0                                0.00  
    0:16:47 1912983.9      0.32      59.0       0.0                                0.00  
    0:16:48 1911640.2      0.32      59.0       0.0                                0.00  
    0:16:49 1910744.4      0.32      59.0       0.0                                0.00  
    0:16:50 1910279.9      0.32      59.0       0.0                                0.00  
    0:16:50 1910014.5      0.32      59.0       0.0                                0.00  
    0:16:50 1910014.5      0.32      59.0       0.0                                0.00  
    0:16:52 1910445.8      0.27      39.7       0.0 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:16:53 1910445.8      0.27      38.8       0.0 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:16:53 1910445.8      0.27      38.8       0.0 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:16:53 1910445.8      0.27      38.7       0.0 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:16:54 1910611.7      0.26      37.2       0.0 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:16:55 1910512.1      0.26      35.0       0.0 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:16:57 1910445.8      0.26      34.7       0.0 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:16:57 1910445.8      0.26      34.6       0.0 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:16:58 1910503.8      0.26      34.6       0.0 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:16:58 1910495.5      0.26      34.6       0.0 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:17:04 1910495.5      0.25      34.4       0.0                                0.00  
    0:17:05 1910487.3      0.25      34.8       0.0                                0.00  
    0:17:06 1910354.5      0.25      33.2       0.0                                0.00  
    0:17:07 1906721.6      0.28      84.8       0.0                                0.00  
    0:17:07 1906331.7      0.28      84.3       0.0                                0.00  
    0:17:07 1906141.0      0.28      84.3       0.0                                0.00  
    0:17:07 1906141.0      0.28      84.3       0.0                                0.00  
    0:17:07 1906141.0      0.28      84.3       0.0                                0.00  
    0:17:07 1906141.0      0.28      84.3       0.0                                0.00  
    0:17:07 1906141.0      0.28      84.3       0.0                                0.00  
    0:17:07 1906141.0      0.28      84.3       0.0                                0.00  
    0:17:09 1912502.8      0.27      52.0       0.0 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:17:09 1912726.7      0.26      49.7       0.0 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:17:10 1912735.0      0.26      49.4       0.0 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:17:10 1912710.1      0.26      49.7       0.0 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:17:10 1912677.0      0.26      49.6       0.0 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:17:16 1912693.6      0.26      36.3       0.0                                0.00  
    0:17:16 1912395.0      0.26      36.1       0.0                                0.00  
    0:17:17 1912403.3      0.26      35.0       0.0                                0.00  
    0:17:18 1912536.0      0.26      35.0       0.0                                0.00  
    0:17:18 1912494.5      0.26      35.0       0.0                                0.00  
    0:17:19 1912436.4      0.26      35.0       0.0                                0.00  
    0:17:19 1912320.3      0.26      35.0       0.0                                0.00  
    0:17:20 1912212.5      0.26      35.0       0.0                                0.00  
    0:17:20 1912113.0      0.26      35.0       0.0                                0.00  
    0:17:21 1912021.7      0.26      35.0       0.0                                0.00  
    0:17:22 1911913.9      0.26      35.0       0.0                                0.00  
    0:17:22 1909467.0      0.26      35.0       0.0                                0.00  
    0:17:23 1909326.0      0.26      35.0       0.0                                0.00  
    0:17:24 1909334.3      0.26      35.0       0.0                                0.00  
    0:17:24 1909102.1      0.26      34.9       0.0                                0.00  


  Beginning Critical Range Optimization
  -------------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:17:24 1909102.1      0.26      34.9       0.0                                0.00  
    0:17:25 1909143.6      0.26      34.8       0.0                                0.00  
    0:17:25 1909143.6      0.26      34.8       0.0                                0.00  
    0:17:26 1909160.1      0.26      34.1       0.0 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:17:27 1909118.7      0.25      33.6       0.0 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:17:28 1909151.8      0.25      31.4       0.0 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:17:28 1909185.0      0.25      31.4       0.0 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:17:30 1909234.8      0.24      30.9       0.0 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:17:30 1909284.6      0.24      30.2       0.0 lines[15]/rs_packet_out_reg[rs1_value][18]/DIN      0.00  
    0:17:32 1909317.7      0.24      30.2       0.0                                0.00  
Loading db file '/afs/umich.edu/class/eecs470/lib/synopsys/lec25dscc25_TT.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'RS' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'lines[0]/clock': 3077 load(s), 1 driver(s)
Warning: Design 'RS_Line.ddc:RS_Line' comes before design 'RS_Line.db:RS_Line' in the link_library; 'RS_Line.db:RS_Line' will be ignored. (UIO-92)
Information: Design 'RS_Line' is referenced in design 'RS.db:RS'. (UIO-93)
Information: Design 'RS_Line' is referenced in design 'RS.db:RS'. (UIO-93)
Information: Design 'RS_Line' is referenced in design 'RS.db:RS'. (UIO-93)
Information: Design 'RS_Line' is referenced in design 'RS.db:RS'. (UIO-93)
Information: Design 'RS_Line' is referenced in design 'RS.db:RS'. (UIO-93)
Information: Design 'RS_Line' is referenced in design 'RS.db:RS'. (UIO-93)
Information: Design 'RS_Line' is referenced in design 'RS.db:RS'. (UIO-93)
Information: Design 'RS_Line' is referenced in design 'RS.db:RS'. (UIO-93)
Information: Design 'RS_Line' is referenced in design 'RS.db:RS'. (UIO-93)
Information: Design 'RS_Line' is referenced in design 'RS.db:RS'. (UIO-93)
Information: Design 'RS_Line' is referenced in design 'RS.db:RS'. (UIO-93)
Information: Design 'RS_Line' is referenced in design 'RS.db:RS'. (UIO-93)
Information: Design 'RS_Line' is referenced in design 'RS.db:RS'. (UIO-93)
Information: Design 'RS_Line' is referenced in design 'RS.db:RS'. (UIO-93)
Information: Design 'RS_Line' is referenced in design 'RS.db:RS'. (UIO-93)
Information: Design 'RS_Line' is referenced in design 'RS.db:RS'. (UIO-93)
Writing verilog file '/afs/umich.edu/user/s/u/sunsusan/Desktop/group7w20/RS.vg'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Writing ddc file './RS.ddc'.
Removing design 'RS_Line'
Removing design 'RS_Line'
Removing design 'RS'
Removing library 'gtech'
Removing library 'lec25dscc25_TT'
Removing library 'standard.sldb'
Loading db file '/afs/umich.edu/class/eecs470/lib/synopsys/lec25dscc25_TT.db'
Loading db file '/usr/caen/synopsys-synth-2018.06/libraries/syn/gtech.db'
Loading db file '/usr/caen/synopsys-synth-2018.06/libraries/syn/standard.sldb'
  Loading link library 'lec25dscc25_TT'
  Loading link library 'gtech'
Loading verilog file '/afs/umich.edu/user/s/u/sunsusan/Desktop/group7w20/RS.vg'
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Performing 'read' command.
Compiling source file /afs/umich.edu/user/s/u/sunsusan/Desktop/group7w20/RS.vg
Reading with netlist reader (equivalent to -netlist option).
Verilog netlist reader completed successfully.
Current design is now '/afs/umich.edu/user/s/u/sunsusan/Desktop/group7w20/RS_Line.db:RS_Line'
Loaded 2 designs.
Current design is 'RS_Line'.
Current design is 'RS'.

Thank you...
