{
  "Top": "lucas_kanade_hls",
  "RtlTop": "lucas_kanade_hls",
  "RtlPrefix": "",
  "RtlSubPrefix": "lucas_kanade_hls_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "kintex7",
    "Device": "xc7k70t",
    "Package": "-fbg484",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "I1": {
      "index": "0",
      "direction": "inout",
      "srcType": "ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control_r",
          "name": "I1_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control_r",
          "name": "I1_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "I2": {
      "index": "1",
      "direction": "inout",
      "srcType": "ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control_r",
          "name": "I2_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control_r",
          "name": "I2_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "u": {
      "index": "2",
      "direction": "inout",
      "srcType": "ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control_r",
          "name": "u_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control_r",
          "name": "u_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "v": {
      "index": "3",
      "direction": "inout",
      "srcType": "ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control_r",
          "name": "v_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control_r",
          "name": "v_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_csim -setup=0",
      "config_export -format=ip_catalog"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "lucas_kanade_hls"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "45726",
    "Latency": "45725"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "lucas_kanade_hls",
    "Version": "1.0",
    "DisplayName": "Lucas_kanade_hls",
    "Revision": "2114397188",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_lucas_kanade_hls_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/..\/LK_hls\/src\/lucas_kanade_hls.cpp",
      "..\/..\/..\/LK_hls\/src\/lucas_kanade_hls.h"
    ],
    "TestBench": ["..\/..\/..\/LK_hls\/src\/main_tb.cpp"],
    "Vhdl": [
      "impl\/vhdl\/lucas_kanade_hls_control_r_s_axi.vhd",
      "impl\/vhdl\/lucas_kanade_hls_control_s_axi.vhd",
      "impl\/vhdl\/lucas_kanade_hls_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/lucas_kanade_hls_gmem_m_axi.vhd",
      "impl\/vhdl\/lucas_kanade_hls_Ix_buf_RAM_1WNR_AUTO_1R1W.vhd",
      "impl\/vhdl\/lucas_kanade_hls_lucas_kanade_hls_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2.vhd",
      "impl\/vhdl\/lucas_kanade_hls_lucas_kanade_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4.vhd",
      "impl\/vhdl\/lucas_kanade_hls_mac_muladd_16s_16s_28s_28_4_1.vhd",
      "impl\/vhdl\/lucas_kanade_hls_mac_mulsub_16s_16s_28s_28_4_1.vhd",
      "impl\/vhdl\/lucas_kanade_hls_mac_mulsub_16s_16s_32s_32_4_1.vhd",
      "impl\/vhdl\/lucas_kanade_hls_mul_16s_16s_28_1_1.vhd",
      "impl\/vhdl\/lucas_kanade_hls_mul_16s_16s_32_1_1.vhd",
      "impl\/vhdl\/lucas_kanade_hls_sdiv_44ns_16s_44_48_1.vhd",
      "impl\/vhdl\/lucas_kanade_hls_sparsemux_121_6_16_1_1.vhd",
      "impl\/vhdl\/lucas_kanade_hls.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/lucas_kanade_hls_control_r_s_axi.v",
      "impl\/verilog\/lucas_kanade_hls_control_s_axi.v",
      "impl\/verilog\/lucas_kanade_hls_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/lucas_kanade_hls_gmem_m_axi.v",
      "impl\/verilog\/lucas_kanade_hls_Ix_buf_RAM_1WNR_AUTO_1R1W.dat",
      "impl\/verilog\/lucas_kanade_hls_Ix_buf_RAM_1WNR_AUTO_1R1W.v",
      "impl\/verilog\/lucas_kanade_hls_lucas_kanade_hls_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2.v",
      "impl\/verilog\/lucas_kanade_hls_lucas_kanade_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4.v",
      "impl\/verilog\/lucas_kanade_hls_mac_muladd_16s_16s_28s_28_4_1.v",
      "impl\/verilog\/lucas_kanade_hls_mac_mulsub_16s_16s_28s_28_4_1.v",
      "impl\/verilog\/lucas_kanade_hls_mac_mulsub_16s_16s_32s_32_4_1.v",
      "impl\/verilog\/lucas_kanade_hls_mul_16s_16s_28_1_1.v",
      "impl\/verilog\/lucas_kanade_hls_mul_16s_16s_32_1_1.v",
      "impl\/verilog\/lucas_kanade_hls_sdiv_44ns_16s_44_48_1.v",
      "impl\/verilog\/lucas_kanade_hls_sparsemux_121_6_16_1_1.v",
      "impl\/verilog\/lucas_kanade_hls.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/lucas_kanade_hls_v1_0\/data\/lucas_kanade_hls.mdd",
      "impl\/misc\/drivers\/lucas_kanade_hls_v1_0\/data\/lucas_kanade_hls.tcl",
      "impl\/misc\/drivers\/lucas_kanade_hls_v1_0\/data\/lucas_kanade_hls.yaml",
      "impl\/misc\/drivers\/lucas_kanade_hls_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/lucas_kanade_hls_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/lucas_kanade_hls_v1_0\/src\/xlucas_kanade_hls.c",
      "impl\/misc\/drivers\/lucas_kanade_hls_v1_0\/src\/xlucas_kanade_hls.h",
      "impl\/misc\/drivers\/lucas_kanade_hls_v1_0\/src\/xlucas_kanade_hls_hw.h",
      "impl\/misc\/drivers\/lucas_kanade_hls_v1_0\/src\/xlucas_kanade_hls_linux.c",
      "impl\/misc\/drivers\/lucas_kanade_hls_v1_0\/src\/xlucas_kanade_hls_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/lucas_kanade_hls.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      
    ]
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "4",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ]
    },
    "s_axi_control_r": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "6",
      "portPrefix": "s_axi_control_r_",
      "paramPrefix": "C_S_AXI_CONTROL_R_",
      "ports": [
        "s_axi_control_r_ARADDR",
        "s_axi_control_r_ARREADY",
        "s_axi_control_r_ARVALID",
        "s_axi_control_r_AWADDR",
        "s_axi_control_r_AWREADY",
        "s_axi_control_r_AWVALID",
        "s_axi_control_r_BREADY",
        "s_axi_control_r_BRESP",
        "s_axi_control_r_BVALID",
        "s_axi_control_r_RDATA",
        "s_axi_control_r_RREADY",
        "s_axi_control_r_RRESP",
        "s_axi_control_r_RVALID",
        "s_axi_control_r_WDATA",
        "s_axi_control_r_WREADY",
        "s_axi_control_r_WSTRB",
        "s_axi_control_r_WVALID"
      ],
      "registers": [
        {
          "offset": "0x10",
          "name": "I1_1",
          "access": "W",
          "description": "Data signal of I1",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "I1",
              "access": "W",
              "description": "Bit 31 to 0 of I1"
            }]
        },
        {
          "offset": "0x14",
          "name": "I1_2",
          "access": "W",
          "description": "Data signal of I1",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "I1",
              "access": "W",
              "description": "Bit 63 to 32 of I1"
            }]
        },
        {
          "offset": "0x1c",
          "name": "I2_1",
          "access": "W",
          "description": "Data signal of I2",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "I2",
              "access": "W",
              "description": "Bit 31 to 0 of I2"
            }]
        },
        {
          "offset": "0x20",
          "name": "I2_2",
          "access": "W",
          "description": "Data signal of I2",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "I2",
              "access": "W",
              "description": "Bit 63 to 32 of I2"
            }]
        },
        {
          "offset": "0x28",
          "name": "u_1",
          "access": "W",
          "description": "Data signal of u",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "u",
              "access": "W",
              "description": "Bit 31 to 0 of u"
            }]
        },
        {
          "offset": "0x2c",
          "name": "u_2",
          "access": "W",
          "description": "Data signal of u",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "u",
              "access": "W",
              "description": "Bit 63 to 32 of u"
            }]
        },
        {
          "offset": "0x34",
          "name": "v_1",
          "access": "W",
          "description": "Data signal of v",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "v",
              "access": "W",
              "description": "Bit 31 to 0 of v"
            }]
        },
        {
          "offset": "0x38",
          "name": "v_2",
          "access": "W",
          "description": "Data signal of v",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "v",
              "access": "W",
              "description": "Bit 63 to 32 of v"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "I1"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "28",
          "argName": "I2"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "40",
          "argName": "u"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "52",
          "argName": "v"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:s_axi_control_r:m_axi_gmem",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_gmem": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem_",
      "paramPrefix": "C_M_AXI_GMEM_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem_ARADDR",
        "m_axi_gmem_ARBURST",
        "m_axi_gmem_ARCACHE",
        "m_axi_gmem_ARID",
        "m_axi_gmem_ARLEN",
        "m_axi_gmem_ARLOCK",
        "m_axi_gmem_ARPROT",
        "m_axi_gmem_ARQOS",
        "m_axi_gmem_ARREADY",
        "m_axi_gmem_ARREGION",
        "m_axi_gmem_ARSIZE",
        "m_axi_gmem_ARUSER",
        "m_axi_gmem_ARVALID",
        "m_axi_gmem_AWADDR",
        "m_axi_gmem_AWBURST",
        "m_axi_gmem_AWCACHE",
        "m_axi_gmem_AWID",
        "m_axi_gmem_AWLEN",
        "m_axi_gmem_AWLOCK",
        "m_axi_gmem_AWPROT",
        "m_axi_gmem_AWQOS",
        "m_axi_gmem_AWREADY",
        "m_axi_gmem_AWREGION",
        "m_axi_gmem_AWSIZE",
        "m_axi_gmem_AWUSER",
        "m_axi_gmem_AWVALID",
        "m_axi_gmem_BID",
        "m_axi_gmem_BREADY",
        "m_axi_gmem_BRESP",
        "m_axi_gmem_BUSER",
        "m_axi_gmem_BVALID",
        "m_axi_gmem_RDATA",
        "m_axi_gmem_RID",
        "m_axi_gmem_RLAST",
        "m_axi_gmem_RREADY",
        "m_axi_gmem_RRESP",
        "m_axi_gmem_RUSER",
        "m_axi_gmem_RVALID",
        "m_axi_gmem_WDATA",
        "m_axi_gmem_WID",
        "m_axi_gmem_WLAST",
        "m_axi_gmem_WREADY",
        "m_axi_gmem_WSTRB",
        "m_axi_gmem_WUSER",
        "m_axi_gmem_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "I1"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "16",
          "final_bitwidth": "16",
          "argName": "I1"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "I2"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "16",
          "final_bitwidth": "16",
          "argName": "I2"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "u"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "16",
          "final_bitwidth": "16",
          "argName": "u"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "v"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "16",
          "final_bitwidth": "16",
          "argName": "v"
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_r_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_r_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_r_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_r_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_r_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_r_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_r_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_r_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_r_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_r_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_r_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_r_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_r_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_r_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_r_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_r_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_r_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "lucas_kanade_hls",
      "BindInstances": "Ix_buf_U Ix_buf_1_U Ix_buf_2_U Ix_buf_3_U Ix_buf_4_U Ix_buf_5_U Ix_buf_6_U Ix_buf_7_U Ix_buf_8_U Ix_buf_9_U Ix_buf_10_U Ix_buf_11_U Ix_buf_12_U Ix_buf_13_U Ix_buf_14_U Ix_buf_15_U Ix_buf_16_U Ix_buf_17_U Ix_buf_18_U Ix_buf_19_U Ix_buf_20_U Ix_buf_21_U Ix_buf_22_U Ix_buf_23_U Ix_buf_24_U Ix_buf_25_U Ix_buf_26_U Ix_buf_27_U Ix_buf_28_U Ix_buf_29_U Ix_buf_30_U Ix_buf_31_U Ix_buf_32_U Ix_buf_33_U Ix_buf_34_U Ix_buf_35_U Ix_buf_36_U Ix_buf_37_U Ix_buf_38_U Ix_buf_39_U Ix_buf_40_U Ix_buf_41_U Ix_buf_42_U Ix_buf_43_U Ix_buf_44_U Ix_buf_45_U Ix_buf_46_U Ix_buf_47_U Ix_buf_48_U Ix_buf_49_U Ix_buf_50_U Ix_buf_51_U Ix_buf_52_U Ix_buf_53_U Ix_buf_54_U Ix_buf_55_U Ix_buf_56_U Ix_buf_57_U Ix_buf_58_U Ix_buf_59_U Ix_buf_60_U Ix_buf_61_U Iy_buf_U Iy_buf_1_U Iy_buf_2_U Iy_buf_3_U Iy_buf_4_U Iy_buf_5_U Iy_buf_6_U Iy_buf_7_U Iy_buf_8_U Iy_buf_9_U Iy_buf_10_U Iy_buf_11_U Iy_buf_12_U Iy_buf_13_U Iy_buf_14_U Iy_buf_15_U Iy_buf_16_U Iy_buf_17_U Iy_buf_18_U Iy_buf_19_U Iy_buf_20_U Iy_buf_21_U Iy_buf_22_U Iy_buf_23_U Iy_buf_24_U Iy_buf_25_U Iy_buf_26_U Iy_buf_27_U Iy_buf_28_U Iy_buf_29_U Iy_buf_30_U Iy_buf_31_U Iy_buf_32_U Iy_buf_33_U Iy_buf_34_U Iy_buf_35_U Iy_buf_36_U Iy_buf_37_U Iy_buf_38_U Iy_buf_39_U Iy_buf_40_U Iy_buf_41_U Iy_buf_42_U Iy_buf_43_U Iy_buf_44_U Iy_buf_45_U Iy_buf_46_U Iy_buf_47_U Iy_buf_48_U Iy_buf_49_U Iy_buf_50_U Iy_buf_51_U Iy_buf_52_U Iy_buf_53_U Iy_buf_54_U Iy_buf_55_U Iy_buf_56_U Iy_buf_57_U Iy_buf_58_U Iy_buf_59_U Iy_buf_60_U Iy_buf_61_U It_buf_U It_buf_1_U It_buf_2_U It_buf_3_U It_buf_4_U It_buf_5_U It_buf_6_U It_buf_7_U It_buf_8_U It_buf_9_U It_buf_10_U It_buf_11_U It_buf_12_U It_buf_13_U It_buf_14_U It_buf_15_U It_buf_16_U It_buf_17_U It_buf_18_U It_buf_19_U It_buf_20_U It_buf_21_U It_buf_22_U It_buf_23_U It_buf_24_U It_buf_25_U It_buf_26_U It_buf_27_U It_buf_28_U It_buf_29_U It_buf_30_U It_buf_31_U It_buf_32_U It_buf_33_U It_buf_34_U It_buf_35_U It_buf_36_U It_buf_37_U It_buf_38_U It_buf_39_U It_buf_40_U It_buf_41_U It_buf_42_U It_buf_43_U It_buf_44_U It_buf_45_U It_buf_46_U It_buf_47_U It_buf_48_U It_buf_49_U It_buf_50_U It_buf_51_U It_buf_52_U It_buf_53_U It_buf_54_U It_buf_55_U It_buf_56_U It_buf_57_U It_buf_58_U It_buf_59_U It_buf_60_U It_buf_61_U add_ln27_fu_1408_p2 add_ln27_1_fu_1415_p2 control_s_axi_U control_r_s_axi_U gmem_m_axi_U",
      "Instances": [
        {
          "ModuleName": "lucas_kanade_hls_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2",
          "InstanceName": "grp_lucas_kanade_hls_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_830",
          "BindInstances": "icmp_ln27_fu_3103_p2 add_ln27_8_fu_3109_p2 icmp_ln28_fu_3124_p2 select_ln27_fu_3130_p3 select_ln27_1_fu_3138_p3 select_ln27_2_fu_3370_p3 add_ln34_fu_3146_p2 select_ln27_3_fu_3152_p3 add_ln27_2_fu_3389_p2 add_ln27_3_fu_3394_p2 add_ln27_4_fu_3404_p2 add_ln27_5_fu_3409_p2 add_ln27_6_fu_3414_p2 add_ln31_fu_3478_p2 add_ln31_1_fu_3493_p2 add_ln31_2_fu_3505_p2 sub_ln31_fu_3612_p2 add_ln34_1_fu_3517_p2 add_ln34_2_fu_3529_p2 sub_ln34_fu_3854_p2 add_ln34_3_fu_3541_p2 add_ln34_5_fu_3553_p2 sub_ln36_fu_3683_p2 add_ln28_4_fu_3565_p2 add_ln27_7_fu_3570_p2"
        },
        {
          "ModuleName": "lucas_kanade_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4",
          "InstanceName": "grp_lucas_kanade_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_1214",
          "BindInstances": "icmp_ln43_fu_6817_p2 add_ln43_fu_6823_p2 icmp_ln44_fu_6835_p2 select_ln43_fu_15093_p3 select_ln43_1_fu_7273_p3 add_ln58_2_fu_6841_p2 add_ln58_3_fu_6847_p2 select_ln43_2_fu_6853_p3 add_ln58_5_fu_6861_p2 select_ln43_3_fu_6867_p3 select_ln43_4_fu_7065_p3 add_ln58_fu_15111_p2 add_ln58_1_fu_15116_p2 sparsemux_121_6_16_1_1_U192 sparsemux_121_6_16_1_1_U193 sparsemux_121_6_16_1_1_U194 mul_16s_16s_28_1_1_U210 mul_16s_16s_28_1_1_U211 mul_16s_16s_28_1_1_U212 mul_16s_16s_28_1_1_U213 mul_16s_16s_28_1_1_U223 sparsemux_121_6_16_1_1_U195 sparsemux_121_6_16_1_1_U196 sparsemux_121_6_16_1_1_U197 mac_muladd_16s_16s_28s_28_4_1_U229 mac_muladd_16s_16s_28s_28_4_1_U229 mac_muladd_16s_16s_28s_28_4_1_U230 mac_muladd_16s_16s_28s_28_4_1_U230 mac_muladd_16s_16s_28s_28_4_1_U231 mac_muladd_16s_16s_28s_28_4_1_U231 mac_muladd_16s_16s_28s_28_4_1_U232 mac_muladd_16s_16s_28s_28_4_1_U232 mac_muladd_16s_16s_28s_28_4_1_U233 mac_muladd_16s_16s_28s_28_4_1_U233 add_ln58_4_fu_8968_p2 sparsemux_121_6_16_1_1_U198 sparsemux_121_6_16_1_1_U199 sparsemux_121_6_16_1_1_U200 mac_muladd_16s_16s_28s_28_4_1_U234 mac_muladd_16s_16s_28s_28_4_1_U234 mac_muladd_16s_16s_28s_28_4_1_U235 mac_muladd_16s_16s_28s_28_4_1_U235 mac_muladd_16s_16s_28s_28_4_1_U236 mac_muladd_16s_16s_28s_28_4_1_U236 mac_muladd_16s_16s_28s_28_4_1_U237 mac_muladd_16s_16s_28s_28_4_1_U237 mac_muladd_16s_16s_28s_28_4_1_U238 mac_muladd_16s_16s_28s_28_4_1_U238 sparsemux_121_6_16_1_1_U201 sparsemux_121_6_16_1_1_U202 sparsemux_121_6_16_1_1_U203 mac_muladd_16s_16s_28s_28_4_1_U239 mac_muladd_16s_16s_28s_28_4_1_U239 mac_muladd_16s_16s_28s_28_4_1_U240 mac_muladd_16s_16s_28s_28_4_1_U240 mac_muladd_16s_16s_28s_28_4_1_U241 mac_muladd_16s_16s_28s_28_4_1_U241 mac_muladd_16s_16s_28s_28_4_1_U242 mac_muladd_16s_16s_28s_28_4_1_U242 mac_muladd_16s_16s_28s_28_4_1_U243 mac_muladd_16s_16s_28s_28_4_1_U243 sparsemux_121_6_16_1_1_U204 sparsemux_121_6_16_1_1_U205 sparsemux_121_6_16_1_1_U206 mac_muladd_16s_16s_28s_28_4_1_U244 mac_muladd_16s_16s_28s_28_4_1_U244 mac_muladd_16s_16s_28s_28_4_1_U245 mac_muladd_16s_16s_28s_28_4_1_U245 mac_muladd_16s_16s_28s_28_4_1_U246 mac_muladd_16s_16s_28s_28_4_1_U246 mac_muladd_16s_16s_28s_28_4_1_U247 mac_muladd_16s_16s_28s_28_4_1_U247 mac_muladd_16s_16s_28s_28_4_1_U248 mac_muladd_16s_16s_28s_28_4_1_U248 sparsemux_121_6_16_1_1_U207 sparsemux_121_6_16_1_1_U208 sparsemux_121_6_16_1_1_U209 mac_muladd_16s_16s_28s_28_4_1_U249 mac_muladd_16s_16s_28s_28_4_1_U249 mac_muladd_16s_16s_28s_28_4_1_U250 mac_muladd_16s_16s_28s_28_4_1_U250 mac_muladd_16s_16s_28s_28_4_1_U251 mac_muladd_16s_16s_28s_28_4_1_U251 mac_muladd_16s_16s_28s_28_4_1_U252 mac_muladd_16s_16s_28s_28_4_1_U252 mac_muladd_16s_16s_28s_28_4_1_U253 mac_muladd_16s_16s_28s_28_4_1_U253 sparsemux_121_6_16_1_1_U214 sparsemux_121_6_16_1_1_U215 sparsemux_121_6_16_1_1_U216 mac_muladd_16s_16s_28s_28_4_1_U254 mac_muladd_16s_16s_28s_28_4_1_U254 mac_muladd_16s_16s_28s_28_4_1_U255 mac_muladd_16s_16s_28s_28_4_1_U255 mac_muladd_16s_16s_28s_28_4_1_U256 mac_muladd_16s_16s_28s_28_4_1_U256 mac_muladd_16s_16s_28s_28_4_1_U257 mac_muladd_16s_16s_28s_28_4_1_U257 mac_muladd_16s_16s_28s_28_4_1_U258 mac_muladd_16s_16s_28s_28_4_1_U258 sparsemux_121_6_16_1_1_U217 sparsemux_121_6_16_1_1_U218 sparsemux_121_6_16_1_1_U219 mac_muladd_16s_16s_28s_28_4_1_U259 mac_muladd_16s_16s_28s_28_4_1_U259 mac_muladd_16s_16s_28s_28_4_1_U260 mac_muladd_16s_16s_28s_28_4_1_U260 mac_muladd_16s_16s_28s_28_4_1_U261 mac_muladd_16s_16s_28s_28_4_1_U261 mac_muladd_16s_16s_28s_28_4_1_U262 mac_muladd_16s_16s_28s_28_4_1_U262 mac_muladd_16s_16s_28s_28_4_1_U263 mac_muladd_16s_16s_28s_28_4_1_U263 sparsemux_121_6_16_1_1_U220 sparsemux_121_6_16_1_1_U221 sparsemux_121_6_16_1_1_U222 mac_muladd_16s_16s_28s_28_4_1_U264 mac_muladd_16s_16s_28s_28_4_1_U264 mac_muladd_16s_16s_28s_28_4_1_U265 mac_muladd_16s_16s_28s_28_4_1_U265 mac_muladd_16s_16s_28s_28_4_1_U266 mac_muladd_16s_16s_28s_28_4_1_U266 mac_muladd_16s_16s_28s_28_4_1_U267 mac_muladd_16s_16s_28s_28_4_1_U267 mac_muladd_16s_16s_28s_28_4_1_U268 mac_muladd_16s_16s_28s_28_4_1_U268 mul_16s_16s_28_1_1_U224 mac_mulsub_16s_16s_28s_28_4_1_U269 mac_mulsub_16s_16s_28s_28_4_1_U269 icmp_ln73_fu_15037_p2 mac_mulsub_16s_16s_32s_32_4_1_U270 mul_16s_16s_32_1_1_U225 mac_mulsub_16s_16s_32s_32_4_1_U270 sdiv_44ns_16s_44_48_1_U227 mac_mulsub_16s_16s_32s_32_4_1_U271 mul_16s_16s_32_1_1_U226 mac_mulsub_16s_16s_32s_32_4_1_U271 sdiv_44ns_16s_44_48_1_U228 empty_fu_15153_p2 empty_24_fu_15165_p2 add_ln44_fu_15177_p2"
        }
      ]
    },
    "Info": {
      "lucas_kanade_hls_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "lucas_kanade_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "lucas_kanade_hls": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "lucas_kanade_hls_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2": {
        "Latency": {
          "LatencyBest": "38451",
          "LatencyAvg": "38451",
          "LatencyWorst": "38451",
          "PipelineII": "38450",
          "PipelineDepth": "",
          "PipelineType": "loop pipeline stpstp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_27_1_VITIS_LOOP_28_2",
            "TripCount": "3844",
            "Latency": "38449",
            "PipelineII": "10",
            "PipelineDepth": "20",
            "PipelineType": "yes",
            "TargetTI": "",
            "RealTI": "",
            "isPerfectNested": "0",
            "SourceLocation": ""
          }],
        "Area": {
          "FF": "905",
          "AVAIL_FF": "82000",
          "UTIL_FF": "1",
          "LUT": "1650",
          "AVAIL_LUT": "41000",
          "UTIL_LUT": "4",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "270",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "240",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "lucas_kanade_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4": {
        "Latency": {
          "LatencyBest": "7271",
          "LatencyAvg": "7271",
          "LatencyWorst": "7271",
          "PipelineII": "7202",
          "PipelineDepth": "",
          "PipelineType": "loop pipeline stpstp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_43_3_VITIS_LOOP_44_4",
            "TripCount": "3600",
            "Latency": "7269",
            "PipelineII": "2",
            "PipelineDepth": "72",
            "PipelineType": "yes",
            "TargetTI": "",
            "RealTI": "",
            "isPerfectNested": "0",
            "SourceLocation": ""
          }],
        "Area": {
          "DSP": "51",
          "AVAIL_DSP": "240",
          "UTIL_DSP": "21",
          "FF": "11492",
          "AVAIL_FF": "82000",
          "UTIL_FF": "14",
          "LUT": "16918",
          "AVAIL_LUT": "41000",
          "UTIL_LUT": "41",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "270",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "lucas_kanade_hls": {
        "Latency": {
          "LatencyBest": "45725",
          "LatencyAvg": "45725",
          "LatencyWorst": "45725",
          "PipelineII": "45726",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "BRAM_18K": "188",
          "AVAIL_BRAM": "270",
          "UTIL_BRAM": "69",
          "DSP": "51",
          "AVAIL_DSP": "240",
          "UTIL_DSP": "21",
          "FF": "13928",
          "AVAIL_FF": "82000",
          "UTIL_FF": "16",
          "LUT": "28375",
          "AVAIL_LUT": "41000",
          "UTIL_LUT": "69",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-12-18 19:08:38 +0200",
    "ToolName": "vitis_hls",
    "ToolVersion": "2025.2"
  }
}
