TimeQuest Timing Analyzer report for Project2
Fri Mar 29 17:04:33 2019
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 14. Slow 1200mV 85C Model Setup: 'AUD_BCLK'
 15. Slow 1200mV 85C Model Setup: 'avconf:avc|mI2C_CTRL_CLK'
 16. Slow 1200mV 85C Model Setup: 'avconf:avc|LUT_INDEX[1]'
 17. Slow 1200mV 85C Model Setup: 'AUD_ADCLRCK'
 18. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 19. Slow 1200mV 85C Model Hold: 'avconf:avc|LUT_INDEX[1]'
 20. Slow 1200mV 85C Model Hold: 'AUD_BCLK'
 21. Slow 1200mV 85C Model Hold: 'avconf:avc|mI2C_CTRL_CLK'
 22. Slow 1200mV 85C Model Hold: 'AUD_ADCLRCK'
 23. Slow 1200mV 85C Model Recovery: 'CLOCK_50'
 24. Slow 1200mV 85C Model Removal: 'CLOCK_50'
 25. Slow 1200mV 85C Model Metastability Summary
 26. Slow 1200mV 0C Model Fmax Summary
 27. Slow 1200mV 0C Model Setup Summary
 28. Slow 1200mV 0C Model Hold Summary
 29. Slow 1200mV 0C Model Recovery Summary
 30. Slow 1200mV 0C Model Removal Summary
 31. Slow 1200mV 0C Model Minimum Pulse Width Summary
 32. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 33. Slow 1200mV 0C Model Setup: 'AUD_BCLK'
 34. Slow 1200mV 0C Model Setup: 'avconf:avc|mI2C_CTRL_CLK'
 35. Slow 1200mV 0C Model Setup: 'avconf:avc|LUT_INDEX[1]'
 36. Slow 1200mV 0C Model Setup: 'AUD_ADCLRCK'
 37. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 38. Slow 1200mV 0C Model Hold: 'avconf:avc|LUT_INDEX[1]'
 39. Slow 1200mV 0C Model Hold: 'AUD_BCLK'
 40. Slow 1200mV 0C Model Hold: 'avconf:avc|mI2C_CTRL_CLK'
 41. Slow 1200mV 0C Model Hold: 'AUD_ADCLRCK'
 42. Slow 1200mV 0C Model Recovery: 'CLOCK_50'
 43. Slow 1200mV 0C Model Removal: 'CLOCK_50'
 44. Slow 1200mV 0C Model Metastability Summary
 45. Fast 1200mV 0C Model Setup Summary
 46. Fast 1200mV 0C Model Hold Summary
 47. Fast 1200mV 0C Model Recovery Summary
 48. Fast 1200mV 0C Model Removal Summary
 49. Fast 1200mV 0C Model Minimum Pulse Width Summary
 50. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 51. Fast 1200mV 0C Model Setup: 'AUD_BCLK'
 52. Fast 1200mV 0C Model Setup: 'avconf:avc|mI2C_CTRL_CLK'
 53. Fast 1200mV 0C Model Setup: 'avconf:avc|LUT_INDEX[1]'
 54. Fast 1200mV 0C Model Setup: 'AUD_ADCLRCK'
 55. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 56. Fast 1200mV 0C Model Hold: 'avconf:avc|LUT_INDEX[1]'
 57. Fast 1200mV 0C Model Hold: 'AUD_BCLK'
 58. Fast 1200mV 0C Model Hold: 'avconf:avc|mI2C_CTRL_CLK'
 59. Fast 1200mV 0C Model Hold: 'AUD_ADCLRCK'
 60. Fast 1200mV 0C Model Recovery: 'CLOCK_50'
 61. Fast 1200mV 0C Model Removal: 'CLOCK_50'
 62. Fast 1200mV 0C Model Metastability Summary
 63. Multicorner Timing Analysis Summary
 64. Board Trace Model Assignments
 65. Input Transition Times
 66. Signal Integrity Metrics (Slow 1200mv 0c Model)
 67. Signal Integrity Metrics (Slow 1200mv 85c Model)
 68. Signal Integrity Metrics (Fast 1200mv 0c Model)
 69. Setup Transfers
 70. Hold Transfers
 71. Recovery Transfers
 72. Removal Transfers
 73. Report TCCS
 74. Report RSKM
 75. Unconstrained Paths Summary
 76. Clock Status Summary
 77. Unconstrained Input Ports
 78. Unconstrained Output Ports
 79. Unconstrained Input Ports
 80. Unconstrained Output Ports
 81. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; Project2                                            ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                                       ;
+---------------------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                                   ; Status ; Read at                  ;
+---------------------------------------------------------------------------------+--------+--------------------------+
; /cmshome/tangalvi/LoopBoard/db/ip/system/submodules/altera_reset_controller.sdc ; OK     ; Fri Mar 29 17:01:55 2019 ;
+---------------------------------------------------------------------------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------------------------------------+--------------------------------------------------------------+
; Clock Name                                               ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                     ; Targets                                                      ;
+----------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------------------------------------+--------------------------------------------------------------+
; AUD_ADCLRCK                                              ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                            ; { AUD_ADCLRCK }                                              ;
; AUD_BCLK                                                 ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                            ; { AUD_BCLK }                                                 ;
; Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] ; Generated ; 80.000 ; 12.5 MHz   ; 0.000 ; 40.000 ; 50.00      ; 4         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; Audio_Controller|Audio_Clock|altpll_component|pll|inclk[0] ; { Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] } ;
; avconf:avc|LUT_INDEX[1]                                  ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                            ; { avconf:avc|LUT_INDEX[1] }                                  ;
; avconf:avc|mI2C_CTRL_CLK                                 ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                            ; { avconf:avc|mI2C_CTRL_CLK }                                 ;
; CLOCK_50                                                 ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                            ; { CLOCK_50 }                                                 ;
+----------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------------------------------------+--------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                      ;
+------------+-----------------+--------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name               ; Note                                                          ;
+------------+-----------------+--------------------------+---------------------------------------------------------------+
; 7.08 MHz   ; 7.08 MHz        ; CLOCK_50                 ;                                                               ;
; 7.35 MHz   ; 7.35 MHz        ; AUD_BCLK                 ;                                                               ;
; 137.31 MHz ; 137.31 MHz      ; avconf:avc|mI2C_CTRL_CLK ;                                                               ;
; 147.8 MHz  ; 147.8 MHz       ; avconf:avc|LUT_INDEX[1]  ;                                                               ;
; 294.81 MHz ; 237.53 MHz      ; AUD_ADCLRCK              ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+--------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                 ;
+--------------------------+----------+---------------+
; Clock                    ; Slack    ; End Point TNS ;
+--------------------------+----------+---------------+
; CLOCK_50                 ; -137.507 ; -13396.766    ;
; AUD_BCLK                 ; -137.089 ; -21663.585    ;
; avconf:avc|mI2C_CTRL_CLK ; -6.283   ; -143.425      ;
; avconf:avc|LUT_INDEX[1]  ; -4.065   ; -55.960       ;
; AUD_ADCLRCK              ; -2.392   ; -47.672       ;
+--------------------------+----------+---------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                ;
+--------------------------+--------+---------------+
; Clock                    ; Slack  ; End Point TNS ;
+--------------------------+--------+---------------+
; CLOCK_50                 ; -0.304 ; -0.568        ;
; avconf:avc|LUT_INDEX[1]  ; 0.205  ; 0.000         ;
; AUD_BCLK                 ; 0.328  ; 0.000         ;
; avconf:avc|mI2C_CTRL_CLK ; 0.403  ; 0.000         ;
; AUD_ADCLRCK              ; 0.502  ; 0.000         ;
+--------------------------+--------+---------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+----------+--------+--------------------+
; Clock    ; Slack  ; End Point TNS      ;
+----------+--------+--------------------+
; CLOCK_50 ; 14.888 ; 0.000              ;
+----------+--------+--------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+----------+-------+--------------------+
; Clock    ; Slack ; End Point TNS      ;
+----------+-------+--------------------+
; CLOCK_50 ; 3.981 ; 0.000              ;
+----------+-------+--------------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+--------------------------+--------+---------------+
; Clock                    ; Slack  ; End Point TNS ;
+--------------------------+--------+---------------+
; AUD_BCLK                 ; -3.210 ; -291.050      ;
; AUD_ADCLRCK              ; -3.210 ; -31.480       ;
; avconf:avc|mI2C_CTRL_CLK ; -1.285 ; -75.815       ;
; avconf:avc|LUT_INDEX[1]  ; 0.418  ; 0.000         ;
; CLOCK_50                 ; 9.550  ; 0.000         ;
+--------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                               ;
+----------+--------------------------------------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                                                      ; To Node                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+--------------------------------------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -137.507 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[1] ; CutOffCutOnRepeat:cccor|right_channel_audio_out[26] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -1.101     ; 137.394    ;
; -137.394 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[1] ; CutOffCutOnRepeat:cccor|right_channel_audio_out[27] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -1.101     ; 137.281    ;
; -137.268 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[0] ; CutOffCutOnRepeat:cccor|right_channel_audio_out[26] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -1.092     ; 137.164    ;
; -137.222 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[0]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[29] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.350     ; 137.860    ;
; -137.155 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[0] ; CutOffCutOnRepeat:cccor|right_channel_audio_out[27] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -1.092     ; 137.051    ;
; -137.144 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[3] ; CutOffCutOnRepeat:cccor|right_channel_audio_out[26] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -1.101     ; 137.031    ;
; -137.126 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[3]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[29] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.350     ; 137.764    ;
; -137.114 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[16]  ; CutOffCutOnRepeat:cccor|right_channel_audio_out[29] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -1.068     ; 137.034    ;
; -137.080 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[4] ; CutOffCutOnRepeat:cccor|right_channel_audio_out[26] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -1.101     ; 136.967    ;
; -137.075 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[0]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[25] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.383     ; 137.680    ;
; -137.067 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[2]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[29] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.350     ; 137.705    ;
; -137.044 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[6]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[29] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.350     ; 137.682    ;
; -137.040 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[2] ; CutOffCutOnRepeat:cccor|right_channel_audio_out[26] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -1.101     ; 136.927    ;
; -137.035 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[18]  ; CutOffCutOnRepeat:cccor|right_channel_audio_out[29] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -1.068     ; 136.955    ;
; -137.031 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[3] ; CutOffCutOnRepeat:cccor|right_channel_audio_out[27] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -1.101     ; 136.918    ;
; -137.010 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[1]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[29] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.350     ; 137.648    ;
; -136.987 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[0]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[27] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.400     ; 137.575    ;
; -136.979 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[3]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[25] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.383     ; 137.584    ;
; -136.967 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[4] ; CutOffCutOnRepeat:cccor|right_channel_audio_out[27] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -1.101     ; 136.854    ;
; -136.967 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[16]  ; CutOffCutOnRepeat:cccor|right_channel_audio_out[25] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -1.101     ; 136.854    ;
; -136.948 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[22]  ; CutOffCutOnRepeat:cccor|right_channel_audio_out[29] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -1.068     ; 136.868    ;
; -136.932 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[4]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[29] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.350     ; 137.570    ;
; -136.927 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[2] ; CutOffCutOnRepeat:cccor|right_channel_audio_out[27] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -1.101     ; 136.814    ;
; -136.920 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[2]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[25] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.383     ; 137.525    ;
; -136.897 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[6]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[25] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.383     ; 137.502    ;
; -136.891 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[17]  ; CutOffCutOnRepeat:cccor|right_channel_audio_out[29] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -1.068     ; 136.811    ;
; -136.891 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[3]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[27] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.400     ; 137.479    ;
; -136.888 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[18]  ; CutOffCutOnRepeat:cccor|right_channel_audio_out[25] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -1.101     ; 136.775    ;
; -136.879 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[16]  ; CutOffCutOnRepeat:cccor|right_channel_audio_out[27] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -1.118     ; 136.749    ;
; -136.863 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[1]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[25] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.383     ; 137.468    ;
; -136.846 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[0]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[26] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.400     ; 137.434    ;
; -136.832 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[2]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[27] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.400     ; 137.420    ;
; -136.809 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[6]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[27] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.400     ; 137.397    ;
; -136.806 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[1] ; CutOffCutOnRepeat:cccor|right_channel_audio_out[28] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -1.051     ; 136.743    ;
; -136.801 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[22]  ; CutOffCutOnRepeat:cccor|right_channel_audio_out[25] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -1.101     ; 136.688    ;
; -136.800 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[18]  ; CutOffCutOnRepeat:cccor|right_channel_audio_out[27] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -1.118     ; 136.670    ;
; -136.789 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[0]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[31] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.350     ; 137.427    ;
; -136.785 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[4]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[25] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.383     ; 137.390    ;
; -136.775 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[1]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[27] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.400     ; 137.363    ;
; -136.765 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[19]  ; CutOffCutOnRepeat:cccor|right_channel_audio_out[29] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -1.068     ; 136.685    ;
; -136.750 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[3]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[26] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.400     ; 137.338    ;
; -136.744 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[17]  ; CutOffCutOnRepeat:cccor|right_channel_audio_out[25] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -1.101     ; 136.631    ;
; -136.738 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[5]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[29] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.350     ; 137.376    ;
; -136.738 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[16]  ; CutOffCutOnRepeat:cccor|right_channel_audio_out[26] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -1.118     ; 136.608    ;
; -136.713 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[22]  ; CutOffCutOnRepeat:cccor|right_channel_audio_out[27] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -1.118     ; 136.583    ;
; -136.697 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[4]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[27] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.400     ; 137.285    ;
; -136.693 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[3]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[31] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.350     ; 137.331    ;
; -136.691 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[2]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[26] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.400     ; 137.279    ;
; -136.681 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[16]  ; CutOffCutOnRepeat:cccor|right_channel_audio_out[31] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -1.068     ; 136.601    ;
; -136.672 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[8]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[29] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.350     ; 137.310    ;
; -136.668 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[6]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[26] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.400     ; 137.256    ;
; -136.659 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[12]  ; CutOffCutOnRepeat:cccor|right_channel_audio_out[29] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.350     ; 137.297    ;
; -136.659 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[18]  ; CutOffCutOnRepeat:cccor|right_channel_audio_out[26] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -1.118     ; 136.529    ;
; -136.656 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[17]  ; CutOffCutOnRepeat:cccor|right_channel_audio_out[27] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -1.118     ; 136.526    ;
; -136.646 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[21]  ; CutOffCutOnRepeat:cccor|right_channel_audio_out[29] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -1.068     ; 136.566    ;
; -136.634 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[1]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[26] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.400     ; 137.222    ;
; -136.634 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[2]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[31] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.350     ; 137.272    ;
; -136.619 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[24]  ; CutOffCutOnRepeat:cccor|right_channel_audio_out[29] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -1.068     ; 136.539    ;
; -136.618 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[19]  ; CutOffCutOnRepeat:cccor|right_channel_audio_out[25] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -1.101     ; 136.505    ;
; -136.615 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[0]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[13] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.393     ; 137.210    ;
; -136.612 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[1] ; CutOffCutOnRepeat:cccor|right_channel_audio_out[30] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -1.051     ; 136.549    ;
; -136.611 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[6]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[31] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.350     ; 137.249    ;
; -136.610 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[11]  ; CutOffCutOnRepeat:cccor|right_channel_audio_out[29] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.350     ; 137.248    ;
; -136.606 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[9] ; CutOffCutOnRepeat:cccor|right_channel_audio_out[26] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -1.109     ; 136.485    ;
; -136.602 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[18]  ; CutOffCutOnRepeat:cccor|right_channel_audio_out[31] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -1.068     ; 136.522    ;
; -136.594 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[7]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[29] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.350     ; 137.232    ;
; -136.591 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[5]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[25] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.383     ; 137.196    ;
; -136.589 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[0]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[30] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.350     ; 137.227    ;
; -136.587 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[20]  ; CutOffCutOnRepeat:cccor|right_channel_audio_out[29] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -1.068     ; 136.507    ;
; -136.577 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[1]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[31] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.350     ; 137.215    ;
; -136.572 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[22]  ; CutOffCutOnRepeat:cccor|right_channel_audio_out[26] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -1.118     ; 136.442    ;
; -136.567 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[0] ; CutOffCutOnRepeat:cccor|right_channel_audio_out[28] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -1.042     ; 136.513    ;
; -136.559 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[10]  ; CutOffCutOnRepeat:cccor|right_channel_audio_out[29] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.350     ; 137.197    ;
; -136.557 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[1] ; CutOffCutOnRepeat:cccor|right_channel_audio_out[24] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -1.104     ; 136.441    ;
; -136.556 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[4]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[26] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.400     ; 137.144    ;
; -136.532 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[0]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[23] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.383     ; 137.137    ;
; -136.530 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[19]  ; CutOffCutOnRepeat:cccor|right_channel_audio_out[27] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -1.118     ; 136.400    ;
; -136.525 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[8]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[25] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.383     ; 137.130    ;
; -136.519 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[3]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[13] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.393     ; 137.114    ;
; -136.515 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[7] ; CutOffCutOnRepeat:cccor|right_channel_audio_out[26] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -1.156     ; 136.347    ;
; -136.515 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[17]  ; CutOffCutOnRepeat:cccor|right_channel_audio_out[26] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -1.118     ; 136.385    ;
; -136.515 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[22]  ; CutOffCutOnRepeat:cccor|right_channel_audio_out[31] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -1.068     ; 136.435    ;
; -136.512 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[0]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[17] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.391     ; 137.109    ;
; -136.512 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[12]  ; CutOffCutOnRepeat:cccor|right_channel_audio_out[25] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.383     ; 137.117    ;
; -136.507 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[16]  ; CutOffCutOnRepeat:cccor|right_channel_audio_out[13] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -1.111     ; 136.384    ;
; -136.505 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[23]  ; CutOffCutOnRepeat:cccor|right_channel_audio_out[29] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -1.068     ; 136.425    ;
; -136.503 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[5]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[27] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.400     ; 137.091    ;
; -136.502 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[14]  ; CutOffCutOnRepeat:cccor|right_channel_audio_out[29] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.350     ; 137.140    ;
; -136.499 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[21]  ; CutOffCutOnRepeat:cccor|right_channel_audio_out[25] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -1.101     ; 136.386    ;
; -136.499 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[4]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[31] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.350     ; 137.137    ;
; -136.494 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[26]  ; CutOffCutOnRepeat:cccor|right_channel_audio_out[29] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -1.068     ; 136.414    ;
; -136.493 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[9] ; CutOffCutOnRepeat:cccor|right_channel_audio_out[27] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -1.109     ; 136.372    ;
; -136.493 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[3]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[30] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.350     ; 137.131    ;
; -136.490 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[13]  ; CutOffCutOnRepeat:cccor|right_channel_audio_out[29] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.350     ; 137.128    ;
; -136.483 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[6] ; CutOffCutOnRepeat:cccor|right_channel_audio_out[26] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -1.156     ; 136.315    ;
; -136.481 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[16]  ; CutOffCutOnRepeat:cccor|right_channel_audio_out[30] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -1.068     ; 136.401    ;
; -136.472 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[24]  ; CutOffCutOnRepeat:cccor|right_channel_audio_out[25] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -1.101     ; 136.359    ;
; -136.463 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[11]  ; CutOffCutOnRepeat:cccor|right_channel_audio_out[25] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.383     ; 137.068    ;
; -136.460 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[2]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[13] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.393     ; 137.055    ;
; -136.458 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[17]  ; CutOffCutOnRepeat:cccor|right_channel_audio_out[31] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -1.068     ; 136.378    ;
+----------+--------------------------------------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'AUD_BCLK'                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                                                                                                                                                                        ; To Node                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -137.089 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[28] ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.938      ; 139.015    ;
; -137.081 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[31] ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 1.045      ; 139.114    ;
; -136.896 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[27] ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.938      ; 138.822    ;
; -136.771 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[30] ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.938      ; 138.697    ;
; -136.769 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[31]   ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.967      ; 138.724    ;
; -136.762 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; AllFilters:filters|HighPassFilter:highpass|previous_left_channel_audio_out[31]  ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 1.009      ; 138.759    ;
; -136.756 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; AllFilters:filters|HighPassFilter:highpass|previous_left_channel_audio_out[29]  ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 1.009      ; 138.753    ;
; -136.726 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[24] ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 1.003      ; 138.717    ;
; -136.703 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[26] ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.987      ; 138.678    ;
; -136.637 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[29]   ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.967      ; 138.592    ;
; -136.618 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[30]   ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.967      ; 138.573    ;
; -136.496 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; AllFilters:filters|HighPassFilter:highpass|previous_left_channel_audio_out[28]  ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.934      ; 138.418    ;
; -136.465 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[27]   ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.967      ; 138.420    ;
; -136.453 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[28]   ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.967      ; 138.408    ;
; -136.441 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[25] ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.987      ; 138.416    ;
; -136.429 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[22] ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.958      ; 138.375    ;
; -136.425 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[20] ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.966      ; 138.379    ;
; -136.363 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[15]   ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.277      ; 137.628    ;
; -136.352 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[19] ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.966      ; 138.306    ;
; -136.333 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[25]   ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.967      ; 138.288    ;
; -136.321 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[26]   ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.967      ; 138.276    ;
; -136.287 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; AllFilters:filters|HighPassFilter:highpass|previous_left_channel_audio_out[24]  ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.902      ; 138.177    ;
; -136.231 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[13]   ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.277      ; 137.496    ;
; -136.212 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[14]   ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.277      ; 137.477    ;
; -136.206 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[29] ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.938      ; 138.132    ;
; -136.201 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[23]   ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.967      ; 138.156    ;
; -136.189 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[24]   ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.967      ; 138.144    ;
; -136.117 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[16] ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 1.003      ; 138.108    ;
; -136.085 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; AllFilters:filters|HighPassFilter:highpass|previous_left_channel_audio_out[30]  ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.934      ; 138.007    ;
; -136.069 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[21]   ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.967      ; 138.024    ;
; -136.057 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[22]   ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.967      ; 138.012    ;
; -136.052 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[21] ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 1.015      ; 138.055    ;
; -136.005 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[15] ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.966      ; 137.959    ;
; -135.987 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[23] ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.987      ; 137.962    ;
; -135.971 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[12]   ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.277      ; 137.236    ;
; -135.970 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[11]   ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.277      ; 137.235    ;
; -135.959 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[12] ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.975      ; 137.922    ;
; -135.953 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[14] ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.738      ; 137.679    ;
; -135.937 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[19]   ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.967      ; 137.892    ;
; -135.925 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[20]   ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.967      ; 137.880    ;
; -135.924 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; AllFilters:filters|HighPassFilter:highpass|previous_left_channel_audio_out[20]  ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.568      ; 137.480    ;
; -135.891 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; AllFilters:filters|HighPassFilter:highpass|previous_left_channel_audio_out[26]  ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.934      ; 137.813    ;
; -135.873 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[6]  ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 1.003      ; 137.864    ;
; -135.863 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[18] ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.978      ; 137.829    ;
; -135.856 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; AllFilters:filters|HighPassFilter:highpass|previous_left_channel_audio_out[18]  ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.645      ; 137.489    ;
; -135.839 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[10]   ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.277      ; 137.104    ;
; -135.810 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[9]    ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.277      ; 137.075    ;
; -135.805 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[17]   ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.967      ; 137.760    ;
; -135.793 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[18]   ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.967      ; 137.748    ;
; -135.773 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; AllFilters:filters|HighPassFilter:highpass|previous_left_channel_audio_out[27]  ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.934      ; 137.695    ;
; -135.729 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[13] ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.738      ; 137.455    ;
; -135.707 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[8]    ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.277      ; 136.972    ;
; -135.677 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[7]    ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.277      ; 136.942    ;
; -135.661 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[16]   ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.967      ; 137.616    ;
; -135.657 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; AllFilters:filters|HighPassFilter:highpass|previous_left_channel_audio_out[17]  ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.568      ; 137.213    ;
; -135.651 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; AllFilters:filters|HighPassFilter:highpass|previous_left_channel_audio_out[25]  ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.934      ; 137.573    ;
; -135.617 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; AllFilters:filters|HighPassFilter:highpass|previous_left_channel_audio_out[16]  ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.684      ; 137.289    ;
; -135.607 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[17] ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.978      ; 137.573    ;
; -135.603 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; AllFilters:filters|HighPassFilter:highpass|previous_left_channel_audio_out[22]  ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.902      ; 137.493    ;
; -135.575 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[6]    ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.277      ; 136.840    ;
; -135.569 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; AllFilters:filters|HighPassFilter:highpass|previous_left_channel_audio_out[23]  ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.902      ; 137.459    ;
; -135.564 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[9]  ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.958      ; 137.510    ;
; -135.528 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[5]    ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.277      ; 136.793    ;
; -135.495 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[11] ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.975      ; 137.458    ;
; -135.447 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; AllFilters:filters|HighPassFilter:highpass|previous_left_channel_audio_out[15]  ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.579      ; 137.014    ;
; -135.440 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; AllFilters:filters|HighPassFilter:highpass|previous_left_channel_audio_out[21]  ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.902      ; 137.330    ;
; -135.436 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[8]  ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 1.015      ; 137.439    ;
; -135.419 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[7]  ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 1.003      ; 137.410    ;
; -135.418 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; AllFilters:filters|HighPassFilter:highpass|previous_left_channel_audio_out[13]  ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.568      ; 136.974    ;
; -135.412 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[4]    ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.277      ; 136.677    ;
; -135.371 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[3]    ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.277      ; 136.636    ;
; -135.348 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; AllFilters:filters|HighPassFilter:highpass|previous_left_channel_audio_out[11]  ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.680      ; 137.016    ;
; -135.299 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; AllFilters:filters|HighPassFilter:highpass|previous_left_channel_audio_out[14]  ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.579      ; 136.866    ;
; -135.292 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[10] ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.975      ; 137.255    ;
; -135.280 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[2]    ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.277      ; 136.545    ;
; -135.275 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; AllFilters:filters|HighPassFilter:highpass|previous_left_channel_audio_out[10]  ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.684      ; 136.947    ;
; -135.254 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; AllFilters:filters|HighPassFilter:highpass|previous_left_channel_audio_out[19]  ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.902      ; 137.144    ;
; -135.215 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; AllFilters:filters|HighPassFilter:highpass|previous_left_channel_audio_out[12]  ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.684      ; 136.887    ;
; -135.205 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[5]  ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.975      ; 137.168    ;
; -135.056 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; AllFilters:filters|HighPassFilter:highpass|previous_left_channel_audio_out[6]   ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.568      ; 136.612    ;
; -135.050 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; AllFilters:filters|HighPassFilter:highpass|previous_left_channel_audio_out[8]   ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.568      ; 136.606    ;
; -135.047 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[1]                                                                                                                                                                                   ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[28] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.172     ; 135.893    ;
; -135.039 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[1]                                                                                                                                                                                   ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[31] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.065     ; 135.992    ;
; -135.009 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; AllFilters:filters|HighPassFilter:highpass|previous_left_channel_audio_out[9]   ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.579      ; 136.576    ;
; -134.891 ; AllFilters:filters|HighPassFilter:highpass|previous_left_channel_audio_out[0]                                                                                                                                                                                    ; AllFilters:filters|HighPassFilter:highpass|previous_left_channel_audio_out[31]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.100     ; 135.809    ;
; -134.885 ; AllFilters:filters|HighPassFilter:highpass|previous_left_channel_audio_out[0]                                                                                                                                                                                    ; AllFilters:filters|HighPassFilter:highpass|previous_left_channel_audio_out[29]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.100     ; 135.803    ;
; -134.854 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[1]                                                                                                                                                                                   ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[27] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.172     ; 135.700    ;
; -134.808 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[0]                                                                                                                                                                                   ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[28] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.163     ; 135.663    ;
; -134.800 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[0]                                                                                                                                                                                   ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[31] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.056     ; 135.762    ;
; -134.729 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[1]                                                                                                                                                                                   ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[30] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.172     ; 135.575    ;
; -134.702 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; AllFilters:filters|HighPassFilter:highpass|previous_left_channel_audio_out[4]   ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.621      ; 136.311    ;
; -134.687 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[1]    ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.277      ; 135.952    ;
; -134.684 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[1]                                                                                                                                                                                   ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[24] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.107     ; 135.595    ;
; -134.684 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[3]                                                                                                                                                                                   ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[28] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.172     ; 135.530    ;
; -134.676 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[3]                                                                                                                                                                                   ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[31] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.065     ; 135.629    ;
; -134.661 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[1]                                                                                                                                                                                   ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[26] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.123     ; 135.556    ;
; -134.641 ; AllFilters:filters|HighPassFilter:highpass|previous_left_channel_audio_out[0]                                                                                                                                                                                    ; AllFilters:filters|HighPassFilter:highpass|previous_left_channel_audio_out[28]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.191     ; 135.468    ;
; -134.620 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[4]                                                                                                                                                                                   ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[28] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.172     ; 135.466    ;
; -134.615 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[0]                                                                                                                                                                                   ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[27] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.163     ; 135.470    ;
; -134.612 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[4]                                                                                                                                                                                   ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[31] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.065     ; 135.565    ;
+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'avconf:avc|mI2C_CTRL_CLK'                                                                                                                                               ;
+--------+-----------------------------------------------+-----------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                       ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-----------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; -6.283 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.118     ; 7.048      ;
; -6.128 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.118     ; 6.893      ;
; -6.117 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0]    ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.118     ; 6.882      ;
; -5.935 ; avconf:avc|I2C_Controller:u0|SDO~_Duplicate_1 ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.118     ; 6.700      ;
; -5.930 ; avconf:avc|I2C_Controller:u0|SD[4]            ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.116     ; 6.697      ;
; -5.918 ; avconf:avc|I2C_Controller:u0|SD[15]           ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.118     ; 6.683      ;
; -5.871 ; avconf:avc|I2C_Controller:u0|SD[7]            ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.116     ; 6.638      ;
; -5.801 ; avconf:avc|I2C_Controller:u0|SD[18]           ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.118     ; 6.566      ;
; -5.793 ; avconf:avc|I2C_Controller:u0|SD[6]            ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.116     ; 6.560      ;
; -5.792 ; avconf:avc|I2C_Controller:u0|SD[2]            ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.116     ; 6.559      ;
; -5.781 ; avconf:avc|I2C_Controller:u0|SD[10]           ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.116     ; 6.548      ;
; -5.681 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.118     ; 6.446      ;
; -5.623 ; avconf:avc|I2C_Controller:u0|SD[11]           ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.116     ; 6.390      ;
; -5.550 ; avconf:avc|I2C_Controller:u0|SD[8]            ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.116     ; 6.317      ;
; -5.526 ; avconf:avc|I2C_Controller:u0|SD[22]           ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.118     ; 6.291      ;
; -5.492 ; avconf:avc|I2C_Controller:u0|SD[5]            ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.116     ; 6.259      ;
; -5.415 ; avconf:avc|I2C_Controller:u0|SD[0]            ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.116     ; 6.182      ;
; -5.392 ; avconf:avc|I2C_Controller:u0|SD[9]            ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.116     ; 6.159      ;
; -5.390 ; avconf:avc|I2C_Controller:u0|SD[14]           ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.118     ; 6.155      ;
; -5.255 ; avconf:avc|I2C_Controller:u0|SD[3]            ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.116     ; 6.022      ;
; -5.171 ; avconf:avc|I2C_Controller:u0|SD[13]           ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.118     ; 5.936      ;
; -5.031 ; avconf:avc|I2C_Controller:u0|SD[12]           ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.118     ; 5.796      ;
; -5.025 ; avconf:avc|I2C_Controller:u0|SD[1]            ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.116     ; 5.792      ;
; -4.439 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.118     ; 5.204      ;
; -4.400 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.118     ; 5.165      ;
; -2.787 ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|LUT_INDEX[0]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 3.703      ;
; -2.721 ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.557     ; 2.162      ;
; -2.721 ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.557     ; 2.162      ;
; -2.721 ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.557     ; 2.162      ;
; -2.721 ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.557     ; 2.162      ;
; -2.674 ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.081     ; 3.591      ;
; -2.670 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD[6]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 3.586      ;
; -2.670 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD[5]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 3.586      ;
; -2.670 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD[8]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 3.586      ;
; -2.670 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD[1]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 3.586      ;
; -2.670 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD[2]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 3.586      ;
; -2.670 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD[9]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 3.586      ;
; -2.670 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD[7]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 3.586      ;
; -2.670 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD[0]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 3.586      ;
; -2.670 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD[10]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 3.586      ;
; -2.670 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD[3]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 3.586      ;
; -2.670 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD[4]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 3.586      ;
; -2.670 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD[11]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 3.586      ;
; -2.656 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD[6]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 3.572      ;
; -2.656 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD[5]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 3.572      ;
; -2.656 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD[8]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 3.572      ;
; -2.656 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD[1]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 3.572      ;
; -2.656 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD[2]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 3.572      ;
; -2.656 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD[9]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 3.572      ;
; -2.656 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD[7]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 3.572      ;
; -2.656 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD[0]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 3.572      ;
; -2.656 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD[10]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 3.572      ;
; -2.656 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD[3]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 3.572      ;
; -2.656 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD[4]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 3.572      ;
; -2.656 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD[11]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 3.572      ;
; -2.641 ; avconf:avc|LUT_INDEX[0]                       ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.079     ; 3.560      ;
; -2.609 ; avconf:avc|LUT_INDEX[0]                       ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.555     ; 2.052      ;
; -2.599 ; avconf:avc|LUT_INDEX[0]                       ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.555     ; 2.042      ;
; -2.579 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[6]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 3.495      ;
; -2.579 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[5]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 3.495      ;
; -2.579 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[8]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 3.495      ;
; -2.579 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[1]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 3.495      ;
; -2.579 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[2]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 3.495      ;
; -2.579 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[9]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 3.495      ;
; -2.579 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[7]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 3.495      ;
; -2.579 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[0]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 3.495      ;
; -2.579 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[10]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 3.495      ;
; -2.579 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[3]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 3.495      ;
; -2.579 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[4]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 3.495      ;
; -2.579 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[11]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 3.495      ;
; -2.578 ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|mI2C_DATA[11]                      ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.273      ; 4.849      ;
; -2.578 ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|mI2C_DATA[13]                      ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.273      ; 4.849      ;
; -2.574 ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|mI2C_DATA[1]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.274      ; 4.846      ;
; -2.574 ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|mI2C_DATA[8]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.274      ; 4.846      ;
; -2.560 ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|mI2C_DATA[10]                      ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.276      ; 4.834      ;
; -2.560 ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|mI2C_DATA[2]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.276      ; 4.834      ;
; -2.560 ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|mI2C_DATA[6]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.276      ; 4.834      ;
; -2.487 ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|mI2C_DATA[22]                      ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.275      ; 4.760      ;
; -2.477 ; avconf:avc|LUT_INDEX[0]                       ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.555     ; 1.920      ;
; -2.467 ; avconf:avc|LUT_INDEX[0]                       ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.555     ; 1.910      ;
; -2.465 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SDO~_Duplicate_1 ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.080     ; 3.383      ;
; -2.392 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD[13]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.080     ; 3.310      ;
; -2.392 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD[15]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.080     ; 3.310      ;
; -2.392 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD[22]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.080     ; 3.310      ;
; -2.392 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD[12]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.080     ; 3.310      ;
; -2.392 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD[18]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.080     ; 3.310      ;
; -2.392 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD[14]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.080     ; 3.310      ;
; -2.386 ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|mI2C_DATA[18]                      ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.275      ; 4.659      ;
; -2.386 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD[6]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 3.302      ;
; -2.386 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD[5]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 3.302      ;
; -2.386 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD[8]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 3.302      ;
; -2.386 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD[1]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 3.302      ;
; -2.386 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD[2]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 3.302      ;
; -2.386 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD[9]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 3.302      ;
; -2.386 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD[7]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 3.302      ;
; -2.386 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD[0]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 3.302      ;
; -2.386 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD[10]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 3.302      ;
; -2.386 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD[3]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 3.302      ;
; -2.386 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD[4]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 3.302      ;
; -2.386 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD[11]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 3.302      ;
+--------+-----------------------------------------------+-----------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'avconf:avc|LUT_INDEX[1]'                                                                                                   ;
+--------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                 ; Launch Clock             ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+
; -4.065 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.128      ; 5.310      ;
; -3.942 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.109      ; 5.167      ;
; -3.818 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.572      ; 6.507      ;
; -3.787 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.109      ; 5.004      ;
; -3.756 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.572      ; 6.445      ;
; -3.743 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.121      ; 5.155      ;
; -3.643 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.283      ; 4.905      ;
; -3.632 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.119      ; 5.040      ;
; -3.585 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.285      ; 5.169      ;
; -3.536 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.122      ; 4.776      ;
; -3.463 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.727      ; 6.169      ;
; -3.445 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.127      ; 4.687      ;
; -3.444 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.563      ; 6.296      ;
; -3.418 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.555      ; 6.082      ;
; -3.417 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.727      ; 6.123      ;
; -3.416 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.555      ; 6.080      ;
; -3.398 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.102      ; 4.790      ;
; -3.319 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.555      ; 5.983      ;
; -3.304 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.552      ; 5.971      ;
; -3.301 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.552      ; 5.968      ;
; -3.283 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.546      ; 6.119      ;
; -3.259 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.111      ; 4.661      ;
; -3.214 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.108      ; 4.437      ;
; -3.204 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.563      ; 6.056      ;
; -3.194 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.546      ; 5.848      ;
; -3.192 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.565      ; 6.048      ;
; -3.192 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.546      ; 5.846      ;
; -3.124 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.553      ; 5.785      ;
; -3.119 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.553      ; 5.780      ;
; -3.115 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.549      ; 5.970      ;
; -3.082 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.549      ; 5.937      ;
; -3.044 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.565      ; 5.900      ;
; -3.043 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.552      ; 5.710      ;
; -3.022 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.111      ; 4.242      ;
; -2.999 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.553      ; 5.668      ;
; -2.959 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.546      ; 5.613      ;
; -2.910 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.566      ; 5.594      ;
; -2.894 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.110      ; 4.293      ;
; -2.883 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.856      ; 7.588      ;
; -2.878 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.549      ; 5.733      ;
; -2.734 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.553      ; 5.403      ;
; -2.716 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.105      ; 4.127      ;
; -2.684 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.102      ; 3.894      ;
; -2.656 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.729      ; 5.684      ;
; -2.618 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.837      ; 7.303      ;
; -2.608 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.729      ; 5.636      ;
; -2.586 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.571      ; 5.272      ;
; -2.585 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.566      ; 5.269      ;
; -2.575 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.571      ; 5.261      ;
; -2.539 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.839      ; 7.219      ;
; -2.419 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.546      ; 5.255      ;
; -2.404 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.555      ; 5.250      ;
; -2.388 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[13] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.836      ; 7.071      ;
; -2.379 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[10] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 5.011      ; 7.101      ;
; -2.322 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.856      ; 7.527      ;
; -2.299 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.552      ; 4.966      ;
; -2.252 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[11] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.837      ; 6.929      ;
; -2.204 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[14] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.850      ; 6.904      ;
; -2.185 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.830      ; 7.037      ;
; -2.177 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.830      ; 6.847      ;
; -2.132 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.554      ; 4.975      ;
; -2.114 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[15] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.855      ; 6.816      ;
; -2.065 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.839      ; 7.245      ;
; -2.056 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.571      ; 4.742      ;
; -2.030 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.837      ; 7.215      ;
; -2.027 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.554      ; 4.870      ;
; -2.020 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.849      ; 6.892      ;
; -2.003 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.555      ; 4.667      ;
; -1.986 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.555      ; 4.832      ;
; -1.971 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[10] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 5.011      ; 7.193      ;
; -1.959 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 5.013      ; 7.003      ;
; -1.918 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.554      ; 4.761      ;
; -1.892 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[13] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.836      ; 7.075      ;
; -1.892 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.833      ; 6.763      ;
; -1.883 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.572      ; 4.572      ;
; -1.867 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.571      ; 4.553      ;
; -1.859 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.838      ; 6.718      ;
; -1.854 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.566      ; 4.538      ;
; -1.812 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.553      ; 4.481      ;
; -1.800 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[11] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.837      ; 6.977      ;
; -1.794 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.727      ; 4.500      ;
; -1.792 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.839      ; 6.654      ;
; -1.779 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.546      ; 4.433      ;
; -1.753 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[12] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.847      ; 6.621      ;
; -1.730 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[14] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.850      ; 6.930      ;
; -1.725 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.553      ; 4.386      ;
; -1.678 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.830      ; 6.848      ;
; -1.674 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.553      ; 4.343      ;
; -1.646 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[15] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.855      ; 6.848      ;
; -1.644 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.830      ; 6.996      ;
; -1.610 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.566      ; 4.294      ;
; -1.593 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.555      ; 4.439      ;
; -1.573 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.546      ; 4.409      ;
; -1.565 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.554      ; 4.408      ;
; -1.551 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.849      ; 6.923      ;
; -1.538 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.565      ; 4.394      ;
; -1.521 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.553      ; 4.182      ;
; -1.509 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 5.013      ; 7.053      ;
; -1.502 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.563      ; 4.354      ;
; -1.501 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.555      ; 4.347      ;
+--------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'AUD_ADCLRCK'                                                                               ;
+--------+---------------------+---------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node           ; To Node             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------+---------------------+--------------+-------------+--------------+------------+------------+
; -2.392 ; loop:l0|address[13] ; loop:l0|address[3]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.045     ; 3.365      ;
; -2.392 ; loop:l0|address[13] ; loop:l0|address[4]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.045     ; 3.365      ;
; -2.392 ; loop:l0|address[13] ; loop:l0|address[5]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.045     ; 3.365      ;
; -2.392 ; loop:l0|address[13] ; loop:l0|address[6]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.045     ; 3.365      ;
; -2.392 ; loop:l0|address[13] ; loop:l0|address[7]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.045     ; 3.365      ;
; -2.392 ; loop:l0|address[13] ; loop:l0|address[8]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.045     ; 3.365      ;
; -2.392 ; loop:l0|address[13] ; loop:l0|address[9]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.045     ; 3.365      ;
; -2.392 ; loop:l0|address[13] ; loop:l0|address[10] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.045     ; 3.365      ;
; -2.392 ; loop:l0|address[13] ; loop:l0|address[11] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.045     ; 3.365      ;
; -2.392 ; loop:l0|address[13] ; loop:l0|address[12] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.045     ; 3.365      ;
; -2.390 ; loop:l0|address[13] ; loop:l0|address[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.043     ; 3.365      ;
; -2.224 ; loop:l0|address[14] ; loop:l0|address[3]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.070     ; 3.172      ;
; -2.224 ; loop:l0|address[14] ; loop:l0|address[4]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.070     ; 3.172      ;
; -2.224 ; loop:l0|address[14] ; loop:l0|address[5]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.070     ; 3.172      ;
; -2.224 ; loop:l0|address[14] ; loop:l0|address[6]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.070     ; 3.172      ;
; -2.224 ; loop:l0|address[14] ; loop:l0|address[7]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.070     ; 3.172      ;
; -2.224 ; loop:l0|address[14] ; loop:l0|address[8]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.070     ; 3.172      ;
; -2.224 ; loop:l0|address[14] ; loop:l0|address[9]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.070     ; 3.172      ;
; -2.224 ; loop:l0|address[14] ; loop:l0|address[10] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.070     ; 3.172      ;
; -2.224 ; loop:l0|address[14] ; loop:l0|address[11] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.070     ; 3.172      ;
; -2.224 ; loop:l0|address[14] ; loop:l0|address[12] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.070     ; 3.172      ;
; -2.224 ; loop:l0|address[14] ; loop:l0|address[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.070     ; 3.172      ;
; -2.081 ; loop:l0|address[16] ; loop:l0|address[3]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.070     ; 3.029      ;
; -2.081 ; loop:l0|address[16] ; loop:l0|address[4]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.070     ; 3.029      ;
; -2.081 ; loop:l0|address[16] ; loop:l0|address[5]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.070     ; 3.029      ;
; -2.081 ; loop:l0|address[16] ; loop:l0|address[6]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.070     ; 3.029      ;
; -2.081 ; loop:l0|address[16] ; loop:l0|address[7]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.070     ; 3.029      ;
; -2.081 ; loop:l0|address[16] ; loop:l0|address[8]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.070     ; 3.029      ;
; -2.081 ; loop:l0|address[16] ; loop:l0|address[9]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.070     ; 3.029      ;
; -2.081 ; loop:l0|address[16] ; loop:l0|address[10] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.070     ; 3.029      ;
; -2.081 ; loop:l0|address[16] ; loop:l0|address[11] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.070     ; 3.029      ;
; -2.081 ; loop:l0|address[16] ; loop:l0|address[12] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.070     ; 3.029      ;
; -2.081 ; loop:l0|address[16] ; loop:l0|address[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.070     ; 3.029      ;
; -2.054 ; loop:l0|address[19] ; loop:l0|address[3]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.070     ; 3.002      ;
; -2.054 ; loop:l0|address[19] ; loop:l0|address[4]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.070     ; 3.002      ;
; -2.054 ; loop:l0|address[19] ; loop:l0|address[5]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.070     ; 3.002      ;
; -2.054 ; loop:l0|address[19] ; loop:l0|address[6]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.070     ; 3.002      ;
; -2.054 ; loop:l0|address[19] ; loop:l0|address[7]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.070     ; 3.002      ;
; -2.054 ; loop:l0|address[19] ; loop:l0|address[8]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.070     ; 3.002      ;
; -2.054 ; loop:l0|address[19] ; loop:l0|address[9]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.070     ; 3.002      ;
; -2.054 ; loop:l0|address[19] ; loop:l0|address[10] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.070     ; 3.002      ;
; -2.054 ; loop:l0|address[19] ; loop:l0|address[11] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.070     ; 3.002      ;
; -2.054 ; loop:l0|address[19] ; loop:l0|address[12] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.070     ; 3.002      ;
; -2.054 ; loop:l0|address[19] ; loop:l0|address[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.070     ; 3.002      ;
; -2.001 ; loop:l0|address[3]  ; loop:l0|address[24] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.069     ; 2.950      ;
; -1.991 ; loop:l0|address[4]  ; loop:l0|address[23] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.069     ; 2.940      ;
; -1.973 ; loop:l0|address[23] ; loop:l0|address[3]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.070     ; 2.921      ;
; -1.973 ; loop:l0|address[23] ; loop:l0|address[4]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.070     ; 2.921      ;
; -1.973 ; loop:l0|address[23] ; loop:l0|address[5]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.070     ; 2.921      ;
; -1.973 ; loop:l0|address[23] ; loop:l0|address[6]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.070     ; 2.921      ;
; -1.973 ; loop:l0|address[23] ; loop:l0|address[7]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.070     ; 2.921      ;
; -1.973 ; loop:l0|address[23] ; loop:l0|address[8]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.070     ; 2.921      ;
; -1.973 ; loop:l0|address[23] ; loop:l0|address[9]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.070     ; 2.921      ;
; -1.973 ; loop:l0|address[23] ; loop:l0|address[10] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.070     ; 2.921      ;
; -1.973 ; loop:l0|address[23] ; loop:l0|address[11] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.070     ; 2.921      ;
; -1.973 ; loop:l0|address[23] ; loop:l0|address[12] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.070     ; 2.921      ;
; -1.973 ; loop:l0|address[23] ; loop:l0|address[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.070     ; 2.921      ;
; -1.972 ; loop:l0|address[4]  ; loop:l0|address[24] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.069     ; 2.921      ;
; -1.964 ; loop:l0|address[15] ; loop:l0|address[3]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.070     ; 2.912      ;
; -1.964 ; loop:l0|address[15] ; loop:l0|address[4]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.070     ; 2.912      ;
; -1.964 ; loop:l0|address[15] ; loop:l0|address[5]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.070     ; 2.912      ;
; -1.964 ; loop:l0|address[15] ; loop:l0|address[6]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.070     ; 2.912      ;
; -1.964 ; loop:l0|address[15] ; loop:l0|address[7]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.070     ; 2.912      ;
; -1.964 ; loop:l0|address[15] ; loop:l0|address[8]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.070     ; 2.912      ;
; -1.964 ; loop:l0|address[15] ; loop:l0|address[9]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.070     ; 2.912      ;
; -1.964 ; loop:l0|address[15] ; loop:l0|address[10] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.070     ; 2.912      ;
; -1.964 ; loop:l0|address[15] ; loop:l0|address[11] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.070     ; 2.912      ;
; -1.964 ; loop:l0|address[15] ; loop:l0|address[12] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.070     ; 2.912      ;
; -1.964 ; loop:l0|address[15] ; loop:l0|address[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.070     ; 2.912      ;
; -1.930 ; loop:l0|address[13] ; loop:l0|address[24] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.069     ; 2.879      ;
; -1.930 ; loop:l0|address[13] ; loop:l0|address[22] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.069     ; 2.879      ;
; -1.930 ; loop:l0|address[13] ; loop:l0|address[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.069     ; 2.879      ;
; -1.930 ; loop:l0|address[13] ; loop:l0|address[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.069     ; 2.879      ;
; -1.930 ; loop:l0|address[13] ; loop:l0|address[16] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.069     ; 2.879      ;
; -1.930 ; loop:l0|address[13] ; loop:l0|address[17] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.069     ; 2.879      ;
; -1.930 ; loop:l0|address[13] ; loop:l0|address[18] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.069     ; 2.879      ;
; -1.930 ; loop:l0|address[13] ; loop:l0|address[19] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.069     ; 2.879      ;
; -1.930 ; loop:l0|address[13] ; loop:l0|address[20] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.069     ; 2.879      ;
; -1.930 ; loop:l0|address[13] ; loop:l0|address[21] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.069     ; 2.879      ;
; -1.930 ; loop:l0|address[13] ; loop:l0|address[23] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.069     ; 2.879      ;
; -1.918 ; loop:l0|address[17] ; loop:l0|address[3]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.070     ; 2.866      ;
; -1.918 ; loop:l0|address[17] ; loop:l0|address[4]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.070     ; 2.866      ;
; -1.918 ; loop:l0|address[17] ; loop:l0|address[5]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.070     ; 2.866      ;
; -1.918 ; loop:l0|address[17] ; loop:l0|address[6]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.070     ; 2.866      ;
; -1.918 ; loop:l0|address[17] ; loop:l0|address[7]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.070     ; 2.866      ;
; -1.918 ; loop:l0|address[17] ; loop:l0|address[8]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.070     ; 2.866      ;
; -1.918 ; loop:l0|address[17] ; loop:l0|address[9]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.070     ; 2.866      ;
; -1.918 ; loop:l0|address[17] ; loop:l0|address[10] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.070     ; 2.866      ;
; -1.918 ; loop:l0|address[17] ; loop:l0|address[11] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.070     ; 2.866      ;
; -1.918 ; loop:l0|address[17] ; loop:l0|address[12] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.070     ; 2.866      ;
; -1.918 ; loop:l0|address[17] ; loop:l0|address[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.070     ; 2.866      ;
; -1.909 ; loop:l0|address[3]  ; loop:l0|address[23] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.069     ; 2.858      ;
; -1.892 ; loop:l0|address[24] ; loop:l0|address[3]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.070     ; 2.840      ;
; -1.892 ; loop:l0|address[24] ; loop:l0|address[4]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.070     ; 2.840      ;
; -1.892 ; loop:l0|address[24] ; loop:l0|address[5]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.070     ; 2.840      ;
; -1.892 ; loop:l0|address[24] ; loop:l0|address[6]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.070     ; 2.840      ;
; -1.892 ; loop:l0|address[24] ; loop:l0|address[7]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.070     ; 2.840      ;
; -1.892 ; loop:l0|address[24] ; loop:l0|address[8]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.070     ; 2.840      ;
; -1.892 ; loop:l0|address[24] ; loop:l0|address[9]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.070     ; 2.840      ;
; -1.892 ; loop:l0|address[24] ; loop:l0|address[10] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.070     ; 2.840      ;
+--------+---------------------+---------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.304 ; AUD_ADCLRCK                                                                                                                                                                                                                                ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                  ; AUD_ADCLRCK  ; CLOCK_50    ; 0.000        ; 2.875      ; 2.660      ;
; -0.264 ; AUD_BCLK                                                                                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:Bit_Clock_Edges|cur_test_clk                                                                                                                                                                             ; AUD_BCLK     ; CLOCK_50    ; 0.000        ; 2.845      ; 2.670      ;
; 0.327  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[24]                                                                                                                              ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.449      ; 0.998      ;
; 0.348  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[2] ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.449      ; 1.019      ;
; 0.350  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6] ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.449      ; 1.021      ;
; 0.354  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0]  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.448      ; 1.024      ;
; 0.355  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5]  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.448      ; 1.025      ;
; 0.357  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[1] ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 1.020      ;
; 0.361  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5] ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.449      ; 1.032      ;
; 0.363  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[1]  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.448      ; 1.033      ;
; 0.366  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[4]  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.448      ; 1.036      ;
; 0.367  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[4] ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.449      ; 1.038      ;
; 0.371  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0] ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 1.034      ;
; 0.384  ; CutOffCutOnRepeat:cccor|cut                                                                                                                                                                                                                ; CutOffCutOnRepeat:cccor|cut                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 0.669      ;
; 0.384  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0] ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.449      ; 1.055      ;
; 0.386  ; CutOffCutOnRepeat:cccor|second_counter[1]                                                                                                                                                                                                  ; CutOffCutOnRepeat:cccor|second_counter[1]                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 0.669      ;
; 0.390  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6] ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 1.053      ;
; 0.391  ; CutOffCutOnRepeat:cccor|second_counter[0]                                                                                                                                                                                                  ; CutOffCutOnRepeat:cccor|second_counter[0]                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 0.674      ;
; 0.391  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3] ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.449      ; 1.062      ;
; 0.397  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[2] ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 1.060      ;
; 0.401  ; system:u0|system_sdram:sdram|i_cmd[2]                                                                                                                                                                                                      ; system:u0|system_sdram:sdram|i_cmd[2]                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401  ; system:u0|system_sdram:sdram|i_cmd[1]                                                                                                                                                                                                      ; system:u0|system_sdram:sdram|i_cmd[1]                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401  ; system:u0|system_sdram:sdram|i_cmd[3]                                                                                                                                                                                                      ; system:u0|system_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401  ; system:u0|system_sdram:sdram|system_sdram_input_efifo_module:the_system_sdram_input_efifo_module|rd_address                                                                                                                                ; system:u0|system_sdram:sdram|system_sdram_input_efifo_module:the_system_sdram_input_efifo_module|rd_address                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401  ; system:u0|system_sdram:sdram|i_next.101                                                                                                                                                                                                    ; system:u0|system_sdram:sdram|i_next.101                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401  ; system:u0|system_sdram:sdram|i_state.101                                                                                                                                                                                                   ; system:u0|system_sdram:sdram|i_state.101                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401  ; system:u0|system_sdram:sdram|i_next.000                                                                                                                                                                                                    ; system:u0|system_sdram:sdram|i_next.000                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401  ; system:u0|system_sdram:sdram|i_count[0]                                                                                                                                                                                                    ; system:u0|system_sdram:sdram|i_count[0]                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401  ; system:u0|system_sdram:sdram|i_count[1]                                                                                                                                                                                                    ; system:u0|system_sdram:sdram|i_count[1]                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401  ; system:u0|system_sdram:sdram|i_count[2]                                                                                                                                                                                                    ; system:u0|system_sdram:sdram|i_count[2]                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401  ; system:u0|system_sdram:sdram|i_state.000                                                                                                                                                                                                   ; system:u0|system_sdram:sdram|i_state.000                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401  ; system:u0|system_sdram:sdram|i_refs[2]                                                                                                                                                                                                     ; system:u0|system_sdram:sdram|i_refs[2]                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401  ; system:u0|system_sdram:sdram|i_refs[0]                                                                                                                                                                                                     ; system:u0|system_sdram:sdram|i_refs[0]                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401  ; system:u0|system_sdram:sdram|i_refs[1]                                                                                                                                                                                                     ; system:u0|system_sdram:sdram|i_refs[1]                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.402  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[1]                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[1]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[3]                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[3]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[6]                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[6]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[0]                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[0]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[1]                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[1]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[2]                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[2]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[3]                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[3]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[4]                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[4]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[5]                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[5]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[6]                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[6]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[0]                     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[0]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[1]                     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[1]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[2]                     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[2]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[3]                     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[3]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[4]                     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[4]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[5]                     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[5]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[6]                     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[6]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|full_dff                            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|full_dff                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|usedw_is_2_dff                      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|usedw_is_2_dff                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|usedw_is_2_dff                     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|usedw_is_2_dff                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|full_dff                           ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|full_dff                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|full_dff                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|full_dff                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|usedw_is_2_dff                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|usedw_is_2_dff                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                    ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; system:u0|system_sdram:sdram|m_count[1]                                                                                                                                                                                                    ; system:u0|system_sdram:sdram|m_count[1]                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; system:u0|system_sdram:sdram|ack_refresh_request                                                                                                                                                                                           ; system:u0|system_sdram:sdram|ack_refresh_request                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; system:u0|system_sdram:sdram|m_next.010000000                                                                                                                                                                                              ; system:u0|system_sdram:sdram|m_next.010000000                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; system:u0|system_sdram:sdram|m_state.000000001                                                                                                                                                                                             ; system:u0|system_sdram:sdram|m_state.000000001                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; system:u0|system_sdram:sdram|m_state.000100000                                                                                                                                                                                             ; system:u0|system_sdram:sdram|m_state.000100000                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; system:u0|system_sdram:sdram|system_sdram_input_efifo_module:the_system_sdram_input_efifo_module|entries[1]                                                                                                                                ; system:u0|system_sdram:sdram|system_sdram_input_efifo_module:the_system_sdram_input_efifo_module|entries[1]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; system:u0|system_sdram:sdram|system_sdram_input_efifo_module:the_system_sdram_input_efifo_module|entries[0]                                                                                                                                ; system:u0|system_sdram:sdram|system_sdram_input_efifo_module:the_system_sdram_input_efifo_module|entries[0]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; system:u0|system_sdram:sdram|system_sdram_input_efifo_module:the_system_sdram_input_efifo_module|wr_address                                                                                                                                ; system:u0|system_sdram:sdram|system_sdram_input_efifo_module:the_system_sdram_input_efifo_module|wr_address                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; loop:l0|counter[2]                                                                                                                                                                                                                         ; loop:l0|counter[2]                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; loop:l0|counter[1]                                                                                                                                                                                                                         ; loop:l0|counter[1]                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; system:u0|system_sdram:sdram|refresh_request                                                                                                                                                                                               ; system:u0|system_sdram:sdram|refresh_request                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; system:u0|system_sdram:sdram|init_done                                                                                                                                                                                                     ; system:u0|system_sdram:sdram|init_done                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[1]                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[1]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[2]                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[2]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[4]                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[4]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[5]                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[5]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[6]                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[6]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.403  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[2]                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[2]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[0]                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[0]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[4]                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[4]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[5]                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[5]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[0]                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[0]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[3]                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[3]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|full_dff                           ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|full_dff                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|usedw_is_2_dff                     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|usedw_is_2_dff                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; Audio_Controller:Audio_Controller|done_adc_channel_sync                                                                                                                                                                                    ; Audio_Controller:Audio_Controller|done_adc_channel_sync                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.407  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|rd_ptr_lsb                        ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|rd_ptr_lsb                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.674      ;
; 0.407  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|rd_ptr_lsb                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|rd_ptr_lsb                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.674      ;
; 0.408  ; loop:l0|counter[0]                                                                                                                                                                                                                         ; loop:l0|counter[0]                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.674      ;
; 0.408  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|rd_ptr_lsb                         ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|rd_ptr_lsb                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.674      ;
; 0.408  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|rd_ptr_lsb                         ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|rd_ptr_lsb                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.674      ;
; 0.411  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[4] ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 1.074      ;
; 0.413  ; CutOffCutOnRepeat:cccor|second_counter[1]                                                                                                                                                                                                  ; CutOffCutOnRepeat:cccor|second_counter[0]                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 0.696      ;
; 0.413  ; CutOffCutOnRepeat:cccor|second_counter[0]                                                                                                                                                                                                  ; CutOffCutOnRepeat:cccor|second_counter[1]                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 0.696      ;
; 0.425  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[1] ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.449      ; 1.096      ;
; 0.427  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[14]                                                                                                                               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[15]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.694      ;
; 0.428  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[15]                                                                                                                               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[16]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.695      ;
; 0.428  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[3]                                                                                                                                ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[4]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.695      ;
; 0.428  ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                         ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.695      ;
; 0.429  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[30]                                                                                                                               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[31]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.696      ;
; 0.429  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[24]                                                                                                                               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[25]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.696      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'avconf:avc|LUT_INDEX[1]'                                                                                                   ;
+-------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                 ; Launch Clock             ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+
; 0.205 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.033      ; 5.470      ;
; 0.336 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[10] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.218      ; 5.786      ;
; 0.369 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.030      ; 5.631      ;
; 0.404 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[12] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.048      ; 5.684      ;
; 0.432 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.051      ; 5.715      ;
; 0.532 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.045      ; 3.597      ;
; 0.578 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.058      ; 5.868      ;
; 0.685 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.221      ; 6.138      ;
; 0.734 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.039      ; 6.005      ;
; 0.753 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.878      ; 3.651      ;
; 0.758 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.875      ; 3.653      ;
; 0.763 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.038      ; 6.033      ;
; 0.766 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.885      ; 3.671      ;
; 0.779 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 5.033      ; 5.564      ;
; 0.849 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.045      ; 3.914      ;
; 0.863 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.875      ; 3.758      ;
; 0.884 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[11] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.038      ; 6.154      ;
; 0.894 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.048      ; 3.962      ;
; 0.894 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.048      ; 3.962      ;
; 0.895 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.866      ; 3.781      ;
; 0.907 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.860      ; 3.787      ;
; 0.938 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.040      ; 6.210      ;
; 0.940 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[10] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 5.218      ; 5.910      ;
; 0.975 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[12] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 5.048      ; 5.775      ;
; 0.986 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.473      ; 2.479      ;
; 0.989 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 5.030      ; 5.771      ;
; 0.994 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[15] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.057      ; 6.283      ;
; 1.017 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.865      ; 3.902      ;
; 1.024 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.865      ; 3.909      ;
; 1.024 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.039      ; 6.295      ;
; 1.025 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.866      ; 3.911      ;
; 1.030 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.865      ; 3.915      ;
; 1.031 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.878      ; 3.929      ;
; 1.034 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 5.051      ; 5.837      ;
; 1.042 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.857      ; 3.919      ;
; 1.052 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.030      ; 6.314      ;
; 1.055 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.866      ; 3.941      ;
; 1.060 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.866      ; 3.946      ;
; 1.073 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.866      ; 3.959      ;
; 1.076 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.866      ; 3.962      ;
; 1.099 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.878      ; 3.997      ;
; 1.105 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[14] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.051      ; 6.388      ;
; 1.107 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.878      ; 4.005      ;
; 1.109 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.867      ; 3.996      ;
; 1.117 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.866      ; 4.003      ;
; 1.137 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.857      ; 4.014      ;
; 1.139 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.878      ; 4.037      ;
; 1.149 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 5.058      ; 5.959      ;
; 1.150 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 5.221      ; 6.123      ;
; 1.157 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.865      ; 4.042      ;
; 1.194 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.857      ; 4.071      ;
; 1.215 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.867      ; 4.102      ;
; 1.216 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.865      ; 4.101      ;
; 1.235 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.866      ; 4.121      ;
; 1.254 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[13] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.037      ; 6.523      ;
; 1.272 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 5.038      ; 6.062      ;
; 1.277 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 5.039      ; 6.068      ;
; 1.285 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.857      ; 4.162      ;
; 1.293 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.885      ; 4.198      ;
; 1.317 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.875      ; 4.212      ;
; 1.321 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.867      ; 4.208      ;
; 1.343 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.479      ; 2.842      ;
; 1.344 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.864      ; 4.228      ;
; 1.345 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.878      ; 4.243      ;
; 1.358 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.860      ; 4.238      ;
; 1.358 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.878      ; 4.256      ;
; 1.404 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.865      ; 4.289      ;
; 1.406 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.884      ; 4.310      ;
; 1.407 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[11] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 5.038      ; 6.197      ;
; 1.410 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 5.040      ; 6.202      ;
; 1.425 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.048      ; 4.493      ;
; 1.428 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.865      ; 4.313      ;
; 1.457 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.048      ; 4.525      ;
; 1.481 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 5.039      ; 6.272      ;
; 1.488 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[15] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 5.057      ; 6.297      ;
; 1.538 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.884      ; 4.442      ;
; 1.559 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 5.030      ; 6.341      ;
; 1.585 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.478      ; 3.083      ;
; 1.592 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.479      ; 3.091      ;
; 1.619 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.867      ; 4.506      ;
; 1.626 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[14] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 5.051      ; 6.429      ;
; 1.700 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.045      ; 4.765      ;
; 1.715 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.045      ; 4.780      ;
; 1.726 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[13] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 5.037      ; 6.515      ;
; 1.729 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.864      ; 4.613      ;
; 1.742 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.884      ; 4.646      ;
; 1.764 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.857      ; 4.641      ;
; 1.765 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.884      ; 4.669      ;
; 1.767 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.875      ; 4.662      ;
; 1.795 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.878      ; 4.693      ;
; 1.815 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.857      ; 4.692      ;
; 1.841 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.860      ; 4.721      ;
; 1.939 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.857      ; 4.816      ;
; 1.942 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.885      ; 4.847      ;
; 1.957 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.885      ; 4.862      ;
; 1.979 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.857      ; 4.856      ;
; 2.020 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.658      ; 3.698      ;
; 2.078 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.470      ; 3.568      ;
; 2.137 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.865      ; 5.022      ;
; 2.227 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.860      ; 5.107      ;
+-------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'AUD_BCLK'                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                             ; To Node                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.328 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[13]                         ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[16]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.850      ; 1.364      ;
; 0.348 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[12]                         ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[16]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.850      ; 1.384      ;
; 0.449 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[13]                         ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[17]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.850      ; 1.485      ;
; 0.454 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[13]                         ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[18]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.850      ; 1.490      ;
; 0.455 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[11]                         ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[16]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.850      ; 1.491      ;
; 0.469 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[12]                         ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[17]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.850      ; 1.505      ;
; 0.474 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[12]                         ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[18]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.850      ; 1.510      ;
; 0.571 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[14]                         ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[16]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.850      ; 1.607      ;
; 0.575 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[13]                         ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[19]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.850      ; 1.611      ;
; 0.576 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[11]                         ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[17]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.850      ; 1.612      ;
; 0.580 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[13]                         ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[20]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.850      ; 1.616      ;
; 0.581 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[11]                         ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[18]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.850      ; 1.617      ;
; 0.582 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[9]                          ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[16]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.850      ; 1.618      ;
; 0.595 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[12]                         ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[19]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.850      ; 1.631      ;
; 0.600 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[8]                          ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[16]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.850      ; 1.636      ;
; 0.600 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[12]                         ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[20]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.850      ; 1.636      ;
; 0.690 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[14]                         ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[17]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.850      ; 1.726      ;
; 0.692 ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[6]                           ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[6]                           ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.921      ;
; 0.692 ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[22]                          ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[22]                          ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.921      ;
; 0.692 ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[6]  ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[6]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.921      ;
; 0.692 ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[15] ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[15] ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.921      ;
; 0.692 ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[22] ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[22] ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.921      ;
; 0.693 ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[2]                           ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[2]                           ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.922      ;
; 0.693 ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[3]                           ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[3]                           ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.922      ;
; 0.693 ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[13]                          ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[13]                          ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.922      ;
; 0.693 ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[14]                          ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[14]                          ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.922      ;
; 0.693 ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[18]                          ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[18]                          ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.922      ;
; 0.693 ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[19]                          ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[19]                          ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.922      ;
; 0.693 ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[29]                          ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[29]                          ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.922      ;
; 0.693 ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[31]                          ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[31]                          ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.922      ;
; 0.693 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[2]                          ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[2]                          ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.922      ;
; 0.693 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[3]                          ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[3]                          ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.922      ;
; 0.693 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[13]                         ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[13]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.922      ;
; 0.693 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[19]                         ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[19]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.922      ;
; 0.693 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[29]                         ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[29]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.922      ;
; 0.693 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[18]                         ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[18]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.922      ;
; 0.693 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[16]                         ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[16]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.922      ;
; 0.693 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[31]                         ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[31]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.922      ;
; 0.693 ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[5]  ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[5]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.922      ;
; 0.693 ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[13] ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[13] ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.922      ;
; 0.693 ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[18] ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[18] ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.922      ;
; 0.693 ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[19] ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[19] ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.922      ;
; 0.693 ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[29] ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[29] ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.922      ;
; 0.693 ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[30] ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[30] ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.922      ;
; 0.693 ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[16] ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[16] ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.922      ;
; 0.693 ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[2]  ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[2]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.922      ;
; 0.693 ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[31] ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[31] ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.922      ;
; 0.694 ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[5]                           ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[5]                           ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.923      ;
; 0.694 ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[11]                          ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[11]                          ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.923      ;
; 0.694 ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[20]                          ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[20]                          ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.923      ;
; 0.694 ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[21]                          ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[21]                          ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.923      ;
; 0.694 ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[27]                          ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[27]                          ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.923      ;
; 0.694 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[4]                          ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[4]                          ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.923      ;
; 0.694 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[8]                          ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[8]                          ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.923      ;
; 0.694 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[11]                         ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[11]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.923      ;
; 0.694 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[12]                         ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[12]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.923      ;
; 0.694 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[26]                         ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[26]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.923      ;
; 0.694 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[28]                         ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[28]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.923      ;
; 0.694 ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[4]  ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[4]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.923      ;
; 0.694 ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[8]  ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[8]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.923      ;
; 0.694 ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[12] ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[12] ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.923      ;
; 0.694 ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[20] ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[20] ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.923      ;
; 0.694 ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[26] ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[26] ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.923      ;
; 0.694 ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[27] ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[27] ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.923      ;
; 0.694 ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[28] ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[28] ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.923      ;
; 0.694 ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[10] ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[10] ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.923      ;
; 0.695 ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[24]                          ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[24]                          ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.924      ;
; 0.695 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[24]                         ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[24]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.924      ;
; 0.695 ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[24] ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[24] ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.924      ;
; 0.696 ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[17]                          ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[17]                          ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.925      ;
; 0.696 ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[1]                           ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[1]                           ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.925      ;
; 0.696 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[1]                          ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[1]                          ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.925      ;
; 0.696 ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[17] ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[17] ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.925      ;
; 0.696 ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[1]  ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[1]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.925      ;
; 0.697 ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[9]                           ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[9]                           ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.926      ;
; 0.697 ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[7]                           ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[7]                           ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.926      ;
; 0.697 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[7]                          ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[7]                          ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.926      ;
; 0.697 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[9]                          ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[9]                          ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.926      ;
; 0.697 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[14]                         ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[18]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.850      ; 1.733      ;
; 0.697 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[25]                         ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[25]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.926      ;
; 0.697 ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[9]  ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[9]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.926      ;
; 0.697 ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[25] ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[25] ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.926      ;
; 0.698 ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[23]                          ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[23]                          ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.927      ;
; 0.698 ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[25]                          ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[25]                          ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.927      ;
; 0.698 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[23]                         ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[23]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.927      ;
; 0.698 ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[23] ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[23] ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.927      ;
; 0.701 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[13]                         ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[21]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.850      ; 1.737      ;
; 0.702 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[11]                         ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[19]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.850      ; 1.738      ;
; 0.703 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[9]                          ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[17]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.850      ; 1.739      ;
; 0.706 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[13]                         ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[22]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.850      ; 1.742      ;
; 0.707 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[11]                         ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[20]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.850      ; 1.743      ;
; 0.708 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[7]                          ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[16]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.850      ; 1.744      ;
; 0.708 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[9]                          ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[18]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.850      ; 1.744      ;
; 0.709 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[0]                          ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[0]                          ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.938      ;
; 0.710 ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[0]                           ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[0]                           ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.939      ;
; 0.721 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[8]                          ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[17]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.850      ; 1.757      ;
; 0.721 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[12]                         ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[21]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.850      ; 1.757      ;
; 0.726 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[8]                          ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[18]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.850      ; 1.762      ;
; 0.726 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[12]                         ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[22]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.850      ; 1.762      ;
; 0.816 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[14]                         ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[19]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.850      ; 1.852      ;
+-------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'avconf:avc|mI2C_CTRL_CLK'                                                                                                                                               ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.403 ; avconf:avc|I2C_Controller:u0|SCLK             ; avconf:avc|I2C_Controller:u0|SCLK             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; avconf:avc|I2C_Controller:u0|SDO~_Duplicate_1 ; avconf:avc|I2C_Controller:u0|SDO~_Duplicate_1 ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; avconf:avc|I2C_Controller:u0|ACK2             ; avconf:avc|I2C_Controller:u0|ACK2             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; avconf:avc|I2C_Controller:u0|ACK3             ; avconf:avc|I2C_Controller:u0|ACK3             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; avconf:avc|I2C_Controller:u0|ACK1             ; avconf:avc|I2C_Controller:u0|ACK1             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; avconf:avc|I2C_Controller:u0|END              ; avconf:avc|I2C_Controller:u0|END              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; avconf:avc|mI2C_GO                            ; avconf:avc|mI2C_GO                            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; avconf:avc|LUT_INDEX[0]                       ; avconf:avc|LUT_INDEX[0]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; avconf:avc|mSetup_ST.0001                     ; avconf:avc|mSetup_ST.0001                     ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 0.669      ;
; 0.442 ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mSetup_ST.0001                     ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 0.708      ;
; 0.477 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[18]                      ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.727      ; 4.642      ;
; 0.514 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[4]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.726      ; 4.678      ;
; 0.514 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[14]                      ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.726      ; 4.678      ;
; 0.514 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[12]                      ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.726      ; 4.678      ;
; 0.572 ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 0.838      ;
; 0.585 ; avconf:avc|mSetup_ST.0001                     ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 0.851      ;
; 0.592 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|LUT_INDEX[0]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.728      ; 4.758      ;
; 0.601 ; avconf:avc|mI2C_DATA[22]                      ; avconf:avc|I2C_Controller:u0|SD[22]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 0.867      ;
; 0.601 ; avconf:avc|mI2C_DATA[18]                      ; avconf:avc|I2C_Controller:u0|SD[18]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 0.867      ;
; 0.627 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[22]                      ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.727      ; 4.792      ;
; 0.646 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[0]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.728      ; 4.812      ;
; 0.653 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[7]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.727      ; 4.818      ;
; 0.653 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[9]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.727      ; 4.818      ;
; 0.678 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 0.944      ;
; 0.690 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 0.956      ;
; 0.695 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[5]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.728      ; 4.861      ;
; 0.695 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[15]                      ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.728      ; 4.861      ;
; 0.696 ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|mI2C_GO                            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 0.962      ;
; 0.700 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[3]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.727      ; 4.865      ;
; 0.701 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 0.967      ;
; 0.707 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|I2C_Controller:u0|SDO~_Duplicate_1 ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 0.973      ;
; 0.714 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 0.980      ;
; 0.715 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 0.981      ;
; 0.716 ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.043      ; 0.945      ;
; 0.722 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.729      ; 4.889      ;
; 0.731 ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.043      ; 0.960      ;
; 0.732 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 0.998      ;
; 0.743 ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.043      ; 0.972      ;
; 0.762 ; avconf:avc|mSetup_ST.0001                     ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 1.028      ;
; 0.796 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.284      ; 3.518      ;
; 0.796 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.284      ; 3.518      ;
; 0.796 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.284      ; 3.518      ;
; 0.796 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.284      ; 3.518      ;
; 0.828 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_GO                            ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.730      ; 4.996      ;
; 0.828 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.730      ; 4.996      ;
; 0.828 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mSetup_ST.0001                     ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.730      ; 4.996      ;
; 0.828 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.730      ; 4.996      ;
; 0.843 ; avconf:avc|mI2C_DATA[2]                       ; avconf:avc|I2C_Controller:u0|SD[2]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.077      ; 1.106      ;
; 0.850 ; avconf:avc|mSetup_ST.0001                     ; avconf:avc|mI2C_GO                            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 1.116      ;
; 0.857 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[10]                      ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.728      ; 5.023      ;
; 0.857 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[2]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.728      ; 5.023      ;
; 0.857 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[6]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.728      ; 5.023      ;
; 0.873 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[1]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.726      ; 5.037      ;
; 0.873 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[8]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.726      ; 5.037      ;
; 0.878 ; avconf:avc|mI2C_DATA[6]                       ; avconf:avc|I2C_Controller:u0|SD[6]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.077      ; 1.141      ;
; 0.879 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[11]                      ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.725      ; 5.042      ;
; 0.879 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[13]                      ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.725      ; 5.042      ;
; 0.968 ; avconf:avc|LUT_DATA[0]                        ; avconf:avc|mI2C_DATA[0]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; -1.105     ; 0.069      ;
; 0.992 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 1.258      ;
; 1.004 ; avconf:avc|mI2C_DATA[15]                      ; avconf:avc|I2C_Controller:u0|SD[15]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.269      ;
; 1.015 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 1.281      ;
; 1.027 ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.050      ; 1.263      ;
; 1.027 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[18]                      ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 3.727      ; 4.692      ;
; 1.029 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 1.295      ;
; 1.037 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SDO~_Duplicate_1 ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 1.303      ;
; 1.044 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 1.310      ;
; 1.045 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 1.311      ;
; 1.049 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 1.315      ;
; 1.050 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 1.316      ;
; 1.051 ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.050      ; 1.287      ;
; 1.056 ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.050      ; 1.292      ;
; 1.056 ; avconf:avc|mI2C_DATA[3]                       ; avconf:avc|I2C_Controller:u0|SD[3]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.078      ; 1.320      ;
; 1.065 ; avconf:avc|mI2C_DATA[10]                      ; avconf:avc|I2C_Controller:u0|SD[10]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.077      ; 1.328      ;
; 1.100 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[4]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 3.726      ; 4.764      ;
; 1.100 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[14]                      ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 3.726      ; 4.764      ;
; 1.100 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[12]                      ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 3.726      ; 4.764      ;
; 1.111 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SDO~_Duplicate_1 ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 1.377      ;
; 1.111 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|LUT_INDEX[0]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 3.728      ; 4.777      ;
; 1.128 ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.043      ; 1.357      ;
; 1.136 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 1.402      ;
; 1.140 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[22]                      ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 3.727      ; 4.805      ;
; 1.141 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 1.407      ;
; 1.148 ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.050      ; 1.384      ;
; 1.150 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 1.416      ;
; 1.151 ; avconf:avc|I2C_Controller:u0|END              ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.085      ; 1.422      ;
; 1.153 ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.050      ; 1.389      ;
; 1.155 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 1.421      ;
; 1.160 ; avconf:avc|I2C_Controller:u0|END              ; avconf:avc|mI2C_GO                            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.085      ; 1.431      ;
; 1.160 ; avconf:avc|I2C_Controller:u0|END              ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.085      ; 1.431      ;
; 1.163 ; avconf:avc|mI2C_DATA[7]                       ; avconf:avc|I2C_Controller:u0|SD[7]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.078      ; 1.427      ;
; 1.170 ; avconf:avc|mI2C_DATA[4]                       ; avconf:avc|I2C_Controller:u0|SD[4]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.078      ; 1.434      ;
; 1.171 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 1.437      ;
; 1.175 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|I2C_Controller:u0|END              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.078      ; 1.439      ;
; 1.176 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 1.442      ;
; 1.197 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|I2C_Controller:u0|SCLK             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.078      ; 1.461      ;
; 1.200 ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|LUT_INDEX[0]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.555      ; 2.941      ;
; 1.227 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|ACK1             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.076      ; 1.489      ;
; 1.232 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[7]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 3.727      ; 4.897      ;
; 1.232 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[9]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 3.727      ; 4.897      ;
; 1.234 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[0]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 3.728      ; 4.900      ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'AUD_ADCLRCK'                                                                               ;
+-------+---------------------+---------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node           ; To Node             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------+---------------------+--------------+-------------+--------------+------------+------------+
; 0.502 ; loop:l0|address[24] ; loop:l0|address[24] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.043      ; 0.731      ;
; 0.693 ; loop:l0|address[4]  ; loop:l0|address[4]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.043      ; 0.922      ;
; 0.695 ; loop:l0|address[8]  ; loop:l0|address[8]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.043      ; 0.924      ;
; 0.695 ; loop:l0|address[9]  ; loop:l0|address[9]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.043      ; 0.924      ;
; 0.696 ; loop:l0|address[6]  ; loop:l0|address[6]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.043      ; 0.925      ;
; 0.698 ; loop:l0|address[7]  ; loop:l0|address[7]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.043      ; 0.927      ;
; 0.699 ; loop:l0|address[5]  ; loop:l0|address[5]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.043      ; 0.928      ;
; 0.701 ; loop:l0|address[14] ; loop:l0|address[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.043      ; 0.930      ;
; 0.714 ; loop:l0|address[3]  ; loop:l0|address[3]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.043      ; 0.943      ;
; 0.716 ; loop:l0|address[13] ; loop:l0|address[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.043      ; 0.945      ;
; 0.717 ; loop:l0|address[11] ; loop:l0|address[11] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.043      ; 0.946      ;
; 0.717 ; loop:l0|address[12] ; loop:l0|address[12] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.043      ; 0.946      ;
; 0.718 ; loop:l0|address[10] ; loop:l0|address[10] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.043      ; 0.947      ;
; 0.724 ; loop:l0|address[17] ; loop:l0|address[17] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.043      ; 0.953      ;
; 0.724 ; loop:l0|address[20] ; loop:l0|address[20] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.043      ; 0.953      ;
; 0.725 ; loop:l0|address[16] ; loop:l0|address[16] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.043      ; 0.954      ;
; 0.726 ; loop:l0|address[18] ; loop:l0|address[18] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.043      ; 0.955      ;
; 0.727 ; loop:l0|address[15] ; loop:l0|address[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.043      ; 0.956      ;
; 0.727 ; loop:l0|address[22] ; loop:l0|address[22] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.043      ; 0.956      ;
; 0.730 ; loop:l0|address[21] ; loop:l0|address[21] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.043      ; 0.959      ;
; 0.730 ; loop:l0|address[23] ; loop:l0|address[23] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.043      ; 0.959      ;
; 0.886 ; loop:l0|address[19] ; loop:l0|address[19] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.043      ; 1.115      ;
; 1.009 ; loop:l0|address[4]  ; loop:l0|address[5]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.045      ; 1.240      ;
; 1.010 ; loop:l0|address[8]  ; loop:l0|address[9]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.045      ; 1.241      ;
; 1.011 ; loop:l0|address[6]  ; loop:l0|address[7]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.045      ; 1.242      ;
; 1.015 ; loop:l0|address[14] ; loop:l0|address[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.046      ; 1.247      ;
; 1.016 ; loop:l0|address[13] ; loop:l0|address[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.070      ; 1.272      ;
; 1.020 ; loop:l0|address[3]  ; loop:l0|address[4]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.045      ; 1.251      ;
; 1.020 ; loop:l0|address[9]  ; loop:l0|address[10] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.045      ; 1.251      ;
; 1.021 ; loop:l0|address[13] ; loop:l0|address[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.070      ; 1.277      ;
; 1.023 ; loop:l0|address[7]  ; loop:l0|address[8]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.045      ; 1.254      ;
; 1.024 ; loop:l0|address[5]  ; loop:l0|address[6]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.045      ; 1.255      ;
; 1.025 ; loop:l0|address[3]  ; loop:l0|address[5]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.045      ; 1.256      ;
; 1.025 ; loop:l0|address[9]  ; loop:l0|address[11] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.045      ; 1.256      ;
; 1.028 ; loop:l0|address[7]  ; loop:l0|address[9]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.045      ; 1.259      ;
; 1.029 ; loop:l0|address[5]  ; loop:l0|address[7]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.045      ; 1.260      ;
; 1.032 ; loop:l0|address[12] ; loop:l0|address[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.045      ; 1.263      ;
; 1.033 ; loop:l0|address[10] ; loop:l0|address[11] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.045      ; 1.264      ;
; 1.039 ; loop:l0|address[16] ; loop:l0|address[17] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.046      ; 1.271      ;
; 1.039 ; loop:l0|address[20] ; loop:l0|address[21] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.046      ; 1.271      ;
; 1.040 ; loop:l0|address[18] ; loop:l0|address[19] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.046      ; 1.272      ;
; 1.041 ; loop:l0|address[22] ; loop:l0|address[23] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.046      ; 1.273      ;
; 1.042 ; loop:l0|address[11] ; loop:l0|address[12] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.045      ; 1.273      ;
; 1.047 ; loop:l0|address[11] ; loop:l0|address[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.045      ; 1.278      ;
; 1.048 ; loop:l0|address[17] ; loop:l0|address[18] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.046      ; 1.280      ;
; 1.051 ; loop:l0|address[15] ; loop:l0|address[16] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.046      ; 1.283      ;
; 1.053 ; loop:l0|address[17] ; loop:l0|address[19] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.046      ; 1.285      ;
; 1.054 ; loop:l0|address[21] ; loop:l0|address[22] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.046      ; 1.286      ;
; 1.054 ; loop:l0|address[23] ; loop:l0|address[24] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.046      ; 1.286      ;
; 1.056 ; loop:l0|address[15] ; loop:l0|address[17] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.046      ; 1.288      ;
; 1.059 ; loop:l0|address[21] ; loop:l0|address[23] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.046      ; 1.291      ;
; 1.128 ; loop:l0|address[12] ; loop:l0|address[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.070      ; 1.384      ;
; 1.130 ; loop:l0|address[4]  ; loop:l0|address[6]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.045      ; 1.361      ;
; 1.131 ; loop:l0|address[8]  ; loop:l0|address[10] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.045      ; 1.362      ;
; 1.132 ; loop:l0|address[6]  ; loop:l0|address[8]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.045      ; 1.363      ;
; 1.133 ; loop:l0|address[12] ; loop:l0|address[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.070      ; 1.389      ;
; 1.135 ; loop:l0|address[4]  ; loop:l0|address[7]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.045      ; 1.366      ;
; 1.136 ; loop:l0|address[8]  ; loop:l0|address[11] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.045      ; 1.367      ;
; 1.136 ; loop:l0|address[14] ; loop:l0|address[16] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.046      ; 1.368      ;
; 1.137 ; loop:l0|address[6]  ; loop:l0|address[9]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.045      ; 1.368      ;
; 1.141 ; loop:l0|address[14] ; loop:l0|address[17] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.046      ; 1.373      ;
; 1.142 ; loop:l0|address[13] ; loop:l0|address[16] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.070      ; 1.398      ;
; 1.143 ; loop:l0|address[11] ; loop:l0|address[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.070      ; 1.399      ;
; 1.146 ; loop:l0|address[3]  ; loop:l0|address[6]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.045      ; 1.377      ;
; 1.146 ; loop:l0|address[9]  ; loop:l0|address[12] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.045      ; 1.377      ;
; 1.147 ; loop:l0|address[13] ; loop:l0|address[17] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.070      ; 1.403      ;
; 1.148 ; loop:l0|address[11] ; loop:l0|address[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.070      ; 1.404      ;
; 1.149 ; loop:l0|address[7]  ; loop:l0|address[10] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.045      ; 1.380      ;
; 1.150 ; loop:l0|address[5]  ; loop:l0|address[8]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.045      ; 1.381      ;
; 1.151 ; loop:l0|address[3]  ; loop:l0|address[7]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.045      ; 1.382      ;
; 1.151 ; loop:l0|address[9]  ; loop:l0|address[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.045      ; 1.382      ;
; 1.154 ; loop:l0|address[7]  ; loop:l0|address[11] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.045      ; 1.385      ;
; 1.154 ; loop:l0|address[10] ; loop:l0|address[12] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.045      ; 1.385      ;
; 1.155 ; loop:l0|address[5]  ; loop:l0|address[9]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.045      ; 1.386      ;
; 1.159 ; loop:l0|address[10] ; loop:l0|address[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.045      ; 1.390      ;
; 1.160 ; loop:l0|address[16] ; loop:l0|address[18] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.046      ; 1.392      ;
; 1.160 ; loop:l0|address[20] ; loop:l0|address[22] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.046      ; 1.392      ;
; 1.161 ; loop:l0|address[18] ; loop:l0|address[20] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.046      ; 1.393      ;
; 1.162 ; loop:l0|address[22] ; loop:l0|address[24] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.046      ; 1.394      ;
; 1.165 ; loop:l0|address[16] ; loop:l0|address[19] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.046      ; 1.397      ;
; 1.165 ; loop:l0|address[20] ; loop:l0|address[23] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.046      ; 1.397      ;
; 1.166 ; loop:l0|address[18] ; loop:l0|address[21] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.046      ; 1.398      ;
; 1.174 ; loop:l0|address[17] ; loop:l0|address[20] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.046      ; 1.406      ;
; 1.177 ; loop:l0|address[15] ; loop:l0|address[18] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.046      ; 1.409      ;
; 1.179 ; loop:l0|address[17] ; loop:l0|address[21] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.046      ; 1.411      ;
; 1.180 ; loop:l0|address[21] ; loop:l0|address[24] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.046      ; 1.412      ;
; 1.182 ; loop:l0|address[15] ; loop:l0|address[19] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.046      ; 1.414      ;
; 1.210 ; loop:l0|address[19] ; loop:l0|address[20] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.046      ; 1.442      ;
; 1.215 ; loop:l0|address[19] ; loop:l0|address[21] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.046      ; 1.447      ;
; 1.247 ; loop:l0|address[9]  ; loop:l0|address[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.070      ; 1.503      ;
; 1.252 ; loop:l0|address[9]  ; loop:l0|address[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.070      ; 1.508      ;
; 1.254 ; loop:l0|address[12] ; loop:l0|address[16] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.070      ; 1.510      ;
; 1.255 ; loop:l0|address[10] ; loop:l0|address[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.070      ; 1.511      ;
; 1.256 ; loop:l0|address[4]  ; loop:l0|address[8]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.045      ; 1.487      ;
; 1.257 ; loop:l0|address[8]  ; loop:l0|address[12] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.045      ; 1.488      ;
; 1.258 ; loop:l0|address[6]  ; loop:l0|address[10] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.045      ; 1.489      ;
; 1.259 ; loop:l0|address[12] ; loop:l0|address[17] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.070      ; 1.515      ;
; 1.260 ; loop:l0|address[10] ; loop:l0|address[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.070      ; 1.516      ;
; 1.261 ; loop:l0|address[4]  ; loop:l0|address[9]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.045      ; 1.492      ;
; 1.262 ; loop:l0|address[8]  ; loop:l0|address[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.045      ; 1.493      ;
+-------+---------------------+---------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                         ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                           ; To Node                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.888 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|za_data[16]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.270     ; 4.717      ;
; 14.888 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|za_data[22]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.270     ; 4.717      ;
; 14.889 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|za_data[19]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.273     ; 4.713      ;
; 14.889 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|za_data[20]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.273     ; 4.713      ;
; 14.890 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|za_data[21]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.302     ; 4.683      ;
; 14.891 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|za_data[17]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.281     ; 4.703      ;
; 14.896 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[22]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.159     ; 4.830      ;
; 14.896 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[16]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.159     ; 4.830      ;
; 14.896 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_addr[3]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.153     ; 4.836      ;
; 14.897 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[20]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.162     ; 4.826      ;
; 14.897 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[19]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.162     ; 4.826      ;
; 14.898 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[21]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.191     ; 4.796      ;
; 14.899 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[17]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.170     ; 4.816      ;
; 14.903 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|za_data[18]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.266     ; 4.706      ;
; 14.907 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|za_data[23]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.276     ; 4.692      ;
; 14.911 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[18]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.155     ; 4.819      ;
; 14.911 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|za_data[3]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.245     ; 4.719      ;
; 14.914 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|za_data[2]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.229     ; 4.732      ;
; 14.914 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|za_data[4]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.229     ; 4.732      ;
; 14.915 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[23]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.165     ; 4.805      ;
; 14.915 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|za_data[0]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.264     ; 4.696      ;
; 14.915 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|za_data[14]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.264     ; 4.696      ;
; 14.916 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|za_data[8]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.247     ; 4.712      ;
; 14.916 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|za_data[9]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.247     ; 4.712      ;
; 14.916 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|za_data[15]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.247     ; 4.712      ;
; 14.916 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|za_data[24]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.247     ; 4.712      ;
; 14.918 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|za_data[11]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.276     ; 4.681      ;
; 14.919 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[3]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.134     ; 4.832      ;
; 14.922 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[4]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.118     ; 4.845      ;
; 14.922 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[2]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.118     ; 4.845      ;
; 14.922 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_addr[8]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.148     ; 4.815      ;
; 14.922 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_addr[6]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.148     ; 4.815      ;
; 14.923 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[14]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.153     ; 4.809      ;
; 14.923 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[0]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.153     ; 4.809      ;
; 14.923 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_addr[9]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.153     ; 4.809      ;
; 14.924 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[24]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.136     ; 4.825      ;
; 14.924 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[15]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.136     ; 4.825      ;
; 14.924 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[9]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.136     ; 4.825      ;
; 14.924 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[8]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.136     ; 4.825      ;
; 14.924 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_addr[5]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.141     ; 4.820      ;
; 14.924 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_addr[2]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.173     ; 4.788      ;
; 14.924 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_addr[12]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.141     ; 4.820      ;
; 14.924 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_addr[11]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.136     ; 4.825      ;
; 14.924 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_bank[0]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.173     ; 4.788      ;
; 14.924 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|za_data[10]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.226     ; 4.725      ;
; 14.924 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|za_data[12]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.226     ; 4.725      ;
; 14.924 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|za_data[29]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.214     ; 4.737      ;
; 14.925 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|za_data[7]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.210     ; 4.740      ;
; 14.925 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|za_data[28]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.210     ; 4.740      ;
; 14.925 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|za_data[30]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.210     ; 4.740      ;
; 14.926 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[11]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.165     ; 4.794      ;
; 14.929 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|za_data[1]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.240     ; 4.706      ;
; 14.929 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|za_data[5]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.233     ; 4.713      ;
; 14.929 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|za_data[6]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.233     ; 4.713      ;
; 14.932 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[29]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.103     ; 4.850      ;
; 14.932 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[12]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.115     ; 4.838      ;
; 14.932 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[10]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.115     ; 4.838      ;
; 14.932 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_addr[10]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.103     ; 4.850      ;
; 14.932 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|za_data[13]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.252     ; 4.691      ;
; 14.933 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[30]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 4.853      ;
; 14.933 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[28]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 4.853      ;
; 14.933 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[7]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 4.853      ;
; 14.933 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_addr[0]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 4.853      ;
; 14.935 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_addr[7]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.134     ; 4.816      ;
; 14.937 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[6]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.122     ; 4.826      ;
; 14.937 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[5]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.122     ; 4.826      ;
; 14.937 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[1]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.129     ; 4.819      ;
; 14.939 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|za_data[25]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.211     ; 4.725      ;
; 14.939 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|za_data[26]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.211     ; 4.725      ;
; 14.939 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|za_data[27]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.211     ; 4.725      ;
; 14.940 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[13]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.141     ; 4.804      ;
; 14.940 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|za_data[31]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.217     ; 4.718      ;
; 14.942 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_addr[4]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.165     ; 4.778      ;
; 14.942 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_addr[1]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.165     ; 4.778      ;
; 14.947 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[27]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 4.838      ;
; 14.947 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[26]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 4.838      ;
; 14.947 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[25]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 4.838      ;
; 14.947 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_bank[1]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 4.836      ;
; 14.948 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[31]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 4.831      ;
; 15.122 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|oe~_Duplicate_16 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.173     ; 4.561      ;
; 15.122 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|oe~_Duplicate_22 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.173     ; 4.561      ;
; 15.123 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|oe~_Duplicate_19 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.176     ; 4.557      ;
; 15.123 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|oe~_Duplicate_20 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.176     ; 4.557      ;
; 15.124 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|oe~_Duplicate_21 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.205     ; 4.527      ;
; 15.125 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|oe~_Duplicate_17 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.184     ; 4.547      ;
; 15.137 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|oe~_Duplicate_18 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.169     ; 4.550      ;
; 15.141 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|oe~_Duplicate_23 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.179     ; 4.536      ;
; 15.145 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|oe~_Duplicate_3  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.148     ; 4.563      ;
; 15.148 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|oe~_Duplicate_2  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.132     ; 4.576      ;
; 15.148 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|oe~_Duplicate_4  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.132     ; 4.576      ;
; 15.149 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|oe               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.167     ; 4.540      ;
; 15.149 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|oe~_Duplicate_14 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.167     ; 4.540      ;
; 15.150 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|oe~_Duplicate_8  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.150     ; 4.556      ;
; 15.150 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|oe~_Duplicate_9  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.150     ; 4.556      ;
; 15.150 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|oe~_Duplicate_15 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.150     ; 4.556      ;
; 15.150 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|oe~_Duplicate_24 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.150     ; 4.556      ;
; 15.152 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|oe~_Duplicate_11 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.179     ; 4.525      ;
; 15.158 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|oe~_Duplicate_10 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.129     ; 4.569      ;
; 15.158 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|oe~_Duplicate_12 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.129     ; 4.569      ;
; 15.158 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|oe~_Duplicate_29 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.117     ; 4.581      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                           ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.981 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[22]~_Duplicate_1                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 4.267      ;
; 3.981 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[21]~_Duplicate_1                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 4.267      ;
; 3.981 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[20]~_Duplicate_1                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 4.267      ;
; 3.981 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[19]~_Duplicate_1                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 4.267      ;
; 3.981 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[18]~_Duplicate_1                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 4.267      ;
; 3.982 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[31]~_Duplicate_1                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 4.266      ;
; 3.982 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[30]~_Duplicate_1                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 4.265      ;
; 3.982 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[29]~_Duplicate_1                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 4.265      ;
; 3.982 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[28]~_Duplicate_1                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 4.266      ;
; 3.982 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[27]~_Duplicate_1                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 4.265      ;
; 3.982 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[26]~_Duplicate_1                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 4.263      ;
; 3.982 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[25]~_Duplicate_1                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 4.263      ;
; 3.982 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[23]~_Duplicate_1                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 4.266      ;
; 3.982 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[8]~_Duplicate_1                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 4.266      ;
; 3.982 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[7]~_Duplicate_1                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 4.265      ;
; 3.982 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[2]~_Duplicate_1                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 4.266      ;
; 3.982 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[1]~_Duplicate_1                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 4.266      ;
; 3.982 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_state.000010000                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.096      ; 4.264      ;
; 3.982 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_state.000001000                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.096      ; 4.264      ;
; 3.982 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_state.000000100                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.096      ; 4.264      ;
; 3.982 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_state.100000000                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 4.263      ;
; 3.982 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|system_sdram_input_efifo_module:the_system_sdram_input_efifo_module|rd_address ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 4.263      ;
; 3.983 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|i_cmd[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 4.255      ;
; 3.983 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|i_cmd[2]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 4.255      ;
; 3.983 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|i_cmd[1]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 4.255      ;
; 3.983 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|i_cmd[3]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 4.255      ;
; 3.983 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[24]~_Duplicate_1                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 4.264      ;
; 3.983 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[17]~_Duplicate_1                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 4.263      ;
; 3.983 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[16]~_Duplicate_1                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 4.264      ;
; 3.983 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[15]~_Duplicate_1                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 4.264      ;
; 3.983 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[14]~_Duplicate_1                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 4.264      ;
; 3.983 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[13]~_Duplicate_1                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 4.264      ;
; 3.983 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[10]~_Duplicate_1                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 4.263      ;
; 3.983 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[5]~_Duplicate_1                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 4.263      ;
; 3.983 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[4]~_Duplicate_1                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 4.263      ;
; 3.983 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[0]~_Duplicate_1                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 4.263      ;
; 3.983 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_next.000001000                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 4.256      ;
; 3.983 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_next.000010000                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 4.256      ;
; 3.983 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_next.000000001                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 4.256      ;
; 3.983 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|ack_refresh_request                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 4.257      ;
; 3.983 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_next.010000000                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 4.257      ;
; 3.983 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_state.010000000                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 4.257      ;
; 3.983 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_state.000000001                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 4.256      ;
; 3.983 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_state.001000000                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 4.257      ;
; 3.983 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_state.000100000                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 4.257      ;
; 3.983 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_state.000000010                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 4.255      ;
; 3.983 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|f_pop                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 4.255      ;
; 3.983 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|system_sdram_input_efifo_module:the_system_sdram_input_efifo_module|entries[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 4.255      ;
; 3.983 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|system_sdram_input_efifo_module:the_system_sdram_input_efifo_module|entries[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 4.255      ;
; 3.983 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|system_sdram_input_efifo_module:the_system_sdram_input_efifo_module|wr_address ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 4.255      ;
; 3.983 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|refresh_request                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 4.257      ;
; 3.983 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|i_next.101                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 4.254      ;
; 3.983 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|i_state.101                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 4.254      ;
; 3.983 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|i_next.111                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 4.254      ;
; 3.983 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|i_next.010                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 4.254      ;
; 3.983 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|i_next.000                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 4.255      ;
; 3.983 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|i_count[0]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 4.254      ;
; 3.983 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|i_count[1]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 4.254      ;
; 3.983 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|i_count[2]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 4.254      ;
; 3.983 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|i_state.011                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 4.254      ;
; 3.983 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|i_state.111                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 4.254      ;
; 3.983 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|i_state.010                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 4.254      ;
; 3.983 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|i_state.000                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 4.255      ;
; 3.983 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|i_state.001                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 4.255      ;
; 3.993 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|i_addr[12]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 4.259      ;
; 3.993 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|refresh_counter[3]                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 4.256      ;
; 3.994 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[12]~_Duplicate_1                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 4.262      ;
; 3.994 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[11]~_Duplicate_1                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 4.262      ;
; 3.994 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[9]~_Duplicate_1                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 4.262      ;
; 3.994 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[6]~_Duplicate_1                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 4.262      ;
; 3.994 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[3]~_Duplicate_1                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 4.262      ;
; 3.994 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_count[1]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 4.260      ;
; 3.994 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_count[0]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 4.260      ;
; 3.994 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|init_done                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 4.259      ;
; 3.994 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|refresh_counter[12]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 4.258      ;
; 3.994 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|refresh_counter[1]                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 4.257      ;
; 3.994 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|refresh_counter[4]                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 4.257      ;
; 3.994 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|refresh_counter[5]                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 4.258      ;
; 3.994 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|refresh_counter[6]                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 4.258      ;
; 3.994 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|refresh_counter[7]                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 4.258      ;
; 3.994 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|refresh_counter[10]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 4.258      ;
; 3.994 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|refresh_counter[11]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 4.258      ;
; 3.994 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|refresh_counter[9]                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 4.258      ;
; 3.994 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|refresh_counter[8]                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 4.258      ;
; 3.994 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|refresh_counter[2]                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 4.257      ;
; 3.994 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|refresh_counter[0]                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 4.257      ;
; 4.171 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|oe~_Duplicate_18                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.019      ; 4.320      ;
; 4.171 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|oe~_Duplicate_23                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.008      ; 4.309      ;
; 4.181 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|oe~_Duplicate_25                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.028      ; 4.339      ;
; 4.181 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|oe~_Duplicate_26                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.028      ; 4.339      ;
; 4.181 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|oe~_Duplicate_27                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.028      ; 4.339      ;
; 4.183 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|oe~_Duplicate_31                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.021      ; 4.334      ;
; 4.186 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|oe~_Duplicate_16                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.015      ; 4.331      ;
; 4.186 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|oe~_Duplicate_22                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.015      ; 4.331      ;
; 4.187 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|oe~_Duplicate_17                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.004      ; 4.321      ;
; 4.187 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|oe~_Duplicate_19                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.011      ; 4.328      ;
; 4.187 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|oe~_Duplicate_20                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.011      ; 4.328      ;
; 4.187 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|oe~_Duplicate_21                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.018     ; 4.299      ;
; 4.190 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_cmd[3]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 4.343      ;
; 4.194 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|oe~_Duplicate_1                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 4.321      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 3 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 52.874 ns




+-------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                       ;
+------------+-----------------+--------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name               ; Note                                                          ;
+------------+-----------------+--------------------------+---------------------------------------------------------------+
; 7.83 MHz   ; 7.83 MHz        ; CLOCK_50                 ;                                                               ;
; 8.14 MHz   ; 8.14 MHz        ; AUD_BCLK                 ;                                                               ;
; 149.08 MHz ; 149.08 MHz      ; avconf:avc|mI2C_CTRL_CLK ;                                                               ;
; 156.35 MHz ; 156.35 MHz      ; avconf:avc|LUT_INDEX[1]  ;                                                               ;
; 321.85 MHz ; 237.53 MHz      ; AUD_ADCLRCK              ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+--------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                  ;
+--------------------------+----------+---------------+
; Clock                    ; Slack    ; End Point TNS ;
+--------------------------+----------+---------------+
; CLOCK_50                 ; -124.257 ; -12004.321    ;
; AUD_BCLK                 ; -123.536 ; -19516.146    ;
; avconf:avc|mI2C_CTRL_CLK ; -5.708   ; -128.685      ;
; avconf:avc|LUT_INDEX[1]  ; -3.755   ; -52.250       ;
; AUD_ADCLRCK              ; -2.107   ; -41.491       ;
+--------------------------+----------+---------------+


+---------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                 ;
+--------------------------+--------+---------------+
; Clock                    ; Slack  ; End Point TNS ;
+--------------------------+--------+---------------+
; CLOCK_50                 ; -0.341 ; -0.642        ;
; avconf:avc|LUT_INDEX[1]  ; 0.224  ; 0.000         ;
; AUD_BCLK                 ; 0.255  ; 0.000         ;
; avconf:avc|mI2C_CTRL_CLK ; 0.353  ; 0.000         ;
; AUD_ADCLRCK              ; 0.452  ; 0.000         ;
+--------------------------+--------+---------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+----------+--------+-------------------+
; Clock    ; Slack  ; End Point TNS     ;
+----------+--------+-------------------+
; CLOCK_50 ; 15.379 ; 0.000             ;
+----------+--------+-------------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+----------+-------+-------------------+
; Clock    ; Slack ; End Point TNS     ;
+----------+-------+-------------------+
; CLOCK_50 ; 3.542 ; 0.000             ;
+----------+-------+-------------------+


+---------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary  ;
+--------------------------+--------+---------------+
; Clock                    ; Slack  ; End Point TNS ;
+--------------------------+--------+---------------+
; AUD_BCLK                 ; -3.210 ; -291.050      ;
; AUD_ADCLRCK              ; -3.210 ; -31.480       ;
; avconf:avc|mI2C_CTRL_CLK ; -1.285 ; -75.815       ;
; avconf:avc|LUT_INDEX[1]  ; 0.388  ; 0.000         ;
; CLOCK_50                 ; 9.557  ; 0.000         ;
+--------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                ;
+----------+--------------------------------------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                                                      ; To Node                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+--------------------------------------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -124.257 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[1] ; CutOffCutOnRepeat:cccor|right_channel_audio_out[26] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -1.119     ; 124.127    ;
; -124.067 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[1] ; CutOffCutOnRepeat:cccor|right_channel_audio_out[27] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -1.119     ; 123.937    ;
; -124.056 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[0] ; CutOffCutOnRepeat:cccor|right_channel_audio_out[26] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -1.112     ; 123.933    ;
; -124.048 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[0]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[29] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.415     ; 124.622    ;
; -124.011 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[16]  ; CutOffCutOnRepeat:cccor|right_channel_audio_out[29] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -1.103     ; 123.897    ;
; -123.967 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[3]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[29] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.415     ; 124.541    ;
; -123.944 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[18]  ; CutOffCutOnRepeat:cccor|right_channel_audio_out[29] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -1.103     ; 123.830    ;
; -123.938 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[3] ; CutOffCutOnRepeat:cccor|right_channel_audio_out[26] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -1.119     ; 123.808    ;
; -123.921 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[0]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[25] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.447     ; 124.463    ;
; -123.913 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[2]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[29] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.415     ; 124.487    ;
; -123.894 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[4] ; CutOffCutOnRepeat:cccor|right_channel_audio_out[26] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -1.119     ; 123.764    ;
; -123.892 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[6]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[29] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.415     ; 124.466    ;
; -123.884 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[16]  ; CutOffCutOnRepeat:cccor|right_channel_audio_out[25] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -1.135     ; 123.738    ;
; -123.866 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[0] ; CutOffCutOnRepeat:cccor|right_channel_audio_out[27] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -1.112     ; 123.743    ;
; -123.864 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[1]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[29] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.415     ; 124.438    ;
; -123.862 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[22]  ; CutOffCutOnRepeat:cccor|right_channel_audio_out[29] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -1.103     ; 123.748    ;
; -123.847 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[2] ; CutOffCutOnRepeat:cccor|right_channel_audio_out[26] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -1.119     ; 123.717    ;
; -123.840 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[3]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[25] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.447     ; 124.382    ;
; -123.817 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[18]  ; CutOffCutOnRepeat:cccor|right_channel_audio_out[25] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -1.135     ; 123.671    ;
; -123.815 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[17]  ; CutOffCutOnRepeat:cccor|right_channel_audio_out[29] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -1.103     ; 123.701    ;
; -123.811 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[0]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[27] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.464     ; 124.336    ;
; -123.793 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[4]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[29] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.415     ; 124.367    ;
; -123.786 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[2]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[25] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.447     ; 124.328    ;
; -123.774 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[16]  ; CutOffCutOnRepeat:cccor|right_channel_audio_out[27] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -1.152     ; 123.611    ;
; -123.765 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[6]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[25] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.447     ; 124.307    ;
; -123.748 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[3] ; CutOffCutOnRepeat:cccor|right_channel_audio_out[27] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -1.119     ; 123.618    ;
; -123.737 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[1]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[25] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.447     ; 124.279    ;
; -123.735 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[22]  ; CutOffCutOnRepeat:cccor|right_channel_audio_out[25] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -1.135     ; 123.589    ;
; -123.730 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[3]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[27] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.464     ; 124.255    ;
; -123.707 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[19]  ; CutOffCutOnRepeat:cccor|right_channel_audio_out[29] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -1.103     ; 123.593    ;
; -123.707 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[18]  ; CutOffCutOnRepeat:cccor|right_channel_audio_out[27] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -1.152     ; 123.544    ;
; -123.704 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[4] ; CutOffCutOnRepeat:cccor|right_channel_audio_out[27] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -1.119     ; 123.574    ;
; -123.688 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[17]  ; CutOffCutOnRepeat:cccor|right_channel_audio_out[25] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -1.135     ; 123.542    ;
; -123.676 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[2]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[27] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.464     ; 124.201    ;
; -123.666 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[4]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[25] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.447     ; 124.208    ;
; -123.657 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[2] ; CutOffCutOnRepeat:cccor|right_channel_audio_out[27] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -1.119     ; 123.527    ;
; -123.655 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[6]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[27] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.464     ; 124.180    ;
; -123.642 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[0]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[26] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.464     ; 124.167    ;
; -123.627 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[1]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[27] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.464     ; 124.152    ;
; -123.625 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[0]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[31] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.415     ; 124.199    ;
; -123.625 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[22]  ; CutOffCutOnRepeat:cccor|right_channel_audio_out[27] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -1.152     ; 123.462    ;
; -123.623 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[5]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[29] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.415     ; 124.197    ;
; -123.605 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[16]  ; CutOffCutOnRepeat:cccor|right_channel_audio_out[26] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -1.152     ; 123.442    ;
; -123.600 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[21]  ; CutOffCutOnRepeat:cccor|right_channel_audio_out[29] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -1.103     ; 123.486    ;
; -123.588 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[16]  ; CutOffCutOnRepeat:cccor|right_channel_audio_out[31] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -1.103     ; 123.474    ;
; -123.580 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[19]  ; CutOffCutOnRepeat:cccor|right_channel_audio_out[25] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -1.135     ; 123.434    ;
; -123.578 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[24]  ; CutOffCutOnRepeat:cccor|right_channel_audio_out[29] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -1.103     ; 123.464    ;
; -123.578 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[17]  ; CutOffCutOnRepeat:cccor|right_channel_audio_out[27] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -1.152     ; 123.415    ;
; -123.565 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[8]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[29] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.415     ; 124.139    ;
; -123.561 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[3]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[26] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.464     ; 124.086    ;
; -123.556 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[4]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[27] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.464     ; 124.081    ;
; -123.555 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[12]  ; CutOffCutOnRepeat:cccor|right_channel_audio_out[29] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.415     ; 124.129    ;
; -123.545 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[20]  ; CutOffCutOnRepeat:cccor|right_channel_audio_out[29] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -1.103     ; 123.431    ;
; -123.544 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[3]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[31] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.415     ; 124.118    ;
; -123.538 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[18]  ; CutOffCutOnRepeat:cccor|right_channel_audio_out[26] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -1.152     ; 123.375    ;
; -123.530 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[1] ; CutOffCutOnRepeat:cccor|right_channel_audio_out[28] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -1.070     ; 123.449    ;
; -123.528 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[0]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[13] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.458     ; 124.059    ;
; -123.521 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[18]  ; CutOffCutOnRepeat:cccor|right_channel_audio_out[31] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -1.103     ; 123.407    ;
; -123.515 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[11]  ; CutOffCutOnRepeat:cccor|right_channel_audio_out[29] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.415     ; 124.089    ;
; -123.507 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[2]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[26] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.464     ; 124.032    ;
; -123.498 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[7]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[29] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.415     ; 124.072    ;
; -123.496 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[5]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[25] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.447     ; 124.038    ;
; -123.491 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[16]  ; CutOffCutOnRepeat:cccor|right_channel_audio_out[13] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -1.146     ; 123.334    ;
; -123.490 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[2]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[31] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.415     ; 124.064    ;
; -123.486 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[6]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[26] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.464     ; 124.011    ;
; -123.478 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[23]  ; CutOffCutOnRepeat:cccor|right_channel_audio_out[29] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -1.103     ; 123.364    ;
; -123.473 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[21]  ; CutOffCutOnRepeat:cccor|right_channel_audio_out[25] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -1.135     ; 123.327    ;
; -123.470 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[19]  ; CutOffCutOnRepeat:cccor|right_channel_audio_out[27] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -1.152     ; 123.307    ;
; -123.469 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[6]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[31] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.415     ; 124.043    ;
; -123.468 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[26]  ; CutOffCutOnRepeat:cccor|right_channel_audio_out[29] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -1.103     ; 123.354    ;
; -123.466 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[9] ; CutOffCutOnRepeat:cccor|right_channel_audio_out[26] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -1.130     ; 123.325    ;
; -123.463 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[10]  ; CutOffCutOnRepeat:cccor|right_channel_audio_out[29] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.415     ; 124.037    ;
; -123.458 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[1]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[26] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.464     ; 123.983    ;
; -123.456 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[22]  ; CutOffCutOnRepeat:cccor|right_channel_audio_out[26] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -1.152     ; 123.293    ;
; -123.451 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[24]  ; CutOffCutOnRepeat:cccor|right_channel_audio_out[25] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -1.135     ; 123.305    ;
; -123.447 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[3]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[13] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.458     ; 123.978    ;
; -123.441 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[1]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[31] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.415     ; 124.015    ;
; -123.439 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[22]  ; CutOffCutOnRepeat:cccor|right_channel_audio_out[31] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -1.103     ; 123.325    ;
; -123.438 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[8]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[25] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.447     ; 123.980    ;
; -123.432 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[0]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[17] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.455     ; 123.966    ;
; -123.428 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[12]  ; CutOffCutOnRepeat:cccor|right_channel_audio_out[25] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.447     ; 123.970    ;
; -123.427 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[0]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[23] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.447     ; 123.969    ;
; -123.426 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[0]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[30] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.415     ; 124.000    ;
; -123.424 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[25]  ; CutOffCutOnRepeat:cccor|right_channel_audio_out[29] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -1.103     ; 123.310    ;
; -123.424 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[18]  ; CutOffCutOnRepeat:cccor|right_channel_audio_out[13] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -1.146     ; 123.267    ;
; -123.418 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[20]  ; CutOffCutOnRepeat:cccor|right_channel_audio_out[25] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -1.135     ; 123.272    ;
; -123.415 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[14]  ; CutOffCutOnRepeat:cccor|right_channel_audio_out[29] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.415     ; 123.989    ;
; -123.409 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[13]  ; CutOffCutOnRepeat:cccor|right_channel_audio_out[29] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.415     ; 123.983    ;
; -123.409 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[17]  ; CutOffCutOnRepeat:cccor|right_channel_audio_out[26] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -1.152     ; 123.246    ;
; -123.395 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[16]  ; CutOffCutOnRepeat:cccor|right_channel_audio_out[17] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -1.143     ; 123.241    ;
; -123.393 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[2]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[13] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.458     ; 123.924    ;
; -123.392 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[17]  ; CutOffCutOnRepeat:cccor|right_channel_audio_out[31] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -1.103     ; 123.278    ;
; -123.391 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[7] ; CutOffCutOnRepeat:cccor|right_channel_audio_out[26] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -1.170     ; 123.210    ;
; -123.390 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[16]  ; CutOffCutOnRepeat:cccor|right_channel_audio_out[23] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -1.135     ; 123.244    ;
; -123.389 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[16]  ; CutOffCutOnRepeat:cccor|right_channel_audio_out[30] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -1.103     ; 123.275    ;
; -123.388 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[11]  ; CutOffCutOnRepeat:cccor|right_channel_audio_out[25] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.447     ; 123.930    ;
; -123.387 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[4]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[26] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.464     ; 123.912    ;
; -123.386 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[5]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[27] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.464     ; 123.911    ;
; -123.378 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[1] ; CutOffCutOnRepeat:cccor|right_channel_audio_out[30] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -1.070     ; 123.297    ;
; -123.372 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[6]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[13] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.458     ; 123.903    ;
+----------+--------------------------------------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'AUD_BCLK'                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                                                                                                                                                                        ; To Node                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -123.536 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[28] ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.985      ; 125.510    ;
; -123.531 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[31] ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 1.092      ; 125.612    ;
; -123.356 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[31]   ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 1.029      ; 125.374    ;
; -123.316 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[27] ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.985      ; 125.290    ;
; -123.240 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[30] ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.985      ; 125.214    ;
; -123.240 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[29]   ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 1.029      ; 125.258    ;
; -123.216 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[24] ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 1.045      ; 125.250    ;
; -123.211 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[30]   ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 1.029      ; 125.229    ;
; -123.202 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; AllFilters:filters|HighPassFilter:highpass|previous_left_channel_audio_out[29]  ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 1.050      ; 125.241    ;
; -123.200 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; AllFilters:filters|HighPassFilter:highpass|previous_left_channel_audio_out[31]  ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 1.050      ; 125.239    ;
; -123.190 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[26] ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 1.034      ; 125.213    ;
; -123.090 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[27]   ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 1.029      ; 125.108    ;
; -123.061 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[28]   ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 1.029      ; 125.079    ;
; -123.055 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[15]   ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.368      ; 124.412    ;
; -122.993 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[25] ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 1.034      ; 125.016    ;
; -122.974 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[25]   ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 1.029      ; 124.992    ;
; -122.955 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[20] ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 1.017      ; 124.961    ;
; -122.954 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[22] ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 1.007      ; 124.950    ;
; -122.945 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[26]   ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 1.029      ; 124.963    ;
; -122.939 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[13]   ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.368      ; 124.296    ;
; -122.936 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; AllFilters:filters|HighPassFilter:highpass|previous_left_channel_audio_out[28]  ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.988      ; 124.913    ;
; -122.910 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[14]   ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.368      ; 124.267    ;
; -122.858 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[23]   ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 1.029      ; 124.876    ;
; -122.829 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[24]   ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 1.029      ; 124.847    ;
; -122.821 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[19] ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 1.017      ; 124.827    ;
; -122.761 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; AllFilters:filters|HighPassFilter:highpass|previous_left_channel_audio_out[24]  ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.954      ; 124.704    ;
; -122.742 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[21]   ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 1.029      ; 124.760    ;
; -122.738 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[29] ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.985      ; 124.712    ;
; -122.713 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[22]   ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 1.029      ; 124.731    ;
; -122.699 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[11]   ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.368      ; 124.056    ;
; -122.684 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[16] ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 1.045      ; 124.718    ;
; -122.670 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[12]   ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.368      ; 124.027    ;
; -122.626 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[19]   ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 1.029      ; 124.644    ;
; -122.604 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[21] ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 1.061      ; 124.654    ;
; -122.597 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[20]   ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 1.029      ; 124.615    ;
; -122.560 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; AllFilters:filters|HighPassFilter:highpass|previous_left_channel_audio_out[30]  ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.988      ; 124.537    ;
; -122.559 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[14] ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.799      ; 124.347    ;
; -122.559 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[9]    ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.368      ; 123.916    ;
; -122.539 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[12] ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 1.024      ; 124.552    ;
; -122.538 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[15] ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 1.017      ; 124.544    ;
; -122.530 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[10]   ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.368      ; 123.887    ;
; -122.510 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[17]   ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 1.029      ; 124.528    ;
; -122.507 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[23] ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 1.034      ; 124.530    ;
; -122.504 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[6]  ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 1.045      ; 124.538    ;
; -122.481 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[18]   ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 1.029      ; 124.499    ;
; -122.468 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[18] ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 1.025      ; 124.482    ;
; -122.443 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[7]    ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.368      ; 123.800    ;
; -122.435 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; AllFilters:filters|HighPassFilter:highpass|previous_left_channel_audio_out[20]  ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.641      ; 124.065    ;
; -122.414 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[8]    ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.368      ; 123.771    ;
; -122.386 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; AllFilters:filters|HighPassFilter:highpass|previous_left_channel_audio_out[26]  ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.988      ; 124.363    ;
; -122.375 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; AllFilters:filters|HighPassFilter:highpass|previous_left_channel_audio_out[18]  ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.708      ; 124.072    ;
; -122.365 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[16]   ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 1.029      ; 124.383    ;
; -122.360 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[13] ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.799      ; 124.148    ;
; -122.309 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[5]    ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.368      ; 123.666    ;
; -122.283 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; AllFilters:filters|HighPassFilter:highpass|previous_left_channel_audio_out[27]  ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.988      ; 124.260    ;
; -122.280 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[6]    ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.368      ; 123.637    ;
; -122.240 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[17] ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 1.025      ; 124.254    ;
; -122.193 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; AllFilters:filters|HighPassFilter:highpass|previous_left_channel_audio_out[17]  ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.641      ; 123.823    ;
; -122.170 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; AllFilters:filters|HighPassFilter:highpass|previous_left_channel_audio_out[25]  ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.988      ; 124.147    ;
; -122.168 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[3]    ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.368      ; 123.525    ;
; -122.164 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; AllFilters:filters|HighPassFilter:highpass|previous_left_channel_audio_out[16]  ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.748      ; 123.901    ;
; -122.154 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[9]  ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 1.007      ; 124.150    ;
; -122.139 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[4]    ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.368      ; 123.496    ;
; -122.136 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; AllFilters:filters|HighPassFilter:highpass|previous_left_channel_audio_out[22]  ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.954      ; 124.079    ;
; -122.108 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; AllFilters:filters|HighPassFilter:highpass|previous_left_channel_audio_out[23]  ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.954      ; 124.051    ;
; -122.078 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[8]  ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 1.061      ; 124.128    ;
; -122.048 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[11] ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 1.024      ; 124.061    ;
; -122.015 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[2]    ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.368      ; 123.372    ;
; -122.014 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[7]  ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 1.045      ; 124.048    ;
; -122.005 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; AllFilters:filters|HighPassFilter:highpass|previous_left_channel_audio_out[15]  ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.654      ; 123.648    ;
; -121.997 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; AllFilters:filters|HighPassFilter:highpass|previous_left_channel_audio_out[21]  ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.954      ; 123.940    ;
; -121.987 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; AllFilters:filters|HighPassFilter:highpass|previous_left_channel_audio_out[13]  ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.641      ; 123.617    ;
; -121.941 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[10] ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 1.024      ; 123.954    ;
; -121.897 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; AllFilters:filters|HighPassFilter:highpass|previous_left_channel_audio_out[11]  ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.745      ; 123.631    ;
; -121.865 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; AllFilters:filters|HighPassFilter:highpass|previous_left_channel_audio_out[10]  ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.748      ; 123.602    ;
; -121.862 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; AllFilters:filters|HighPassFilter:highpass|previous_left_channel_audio_out[14]  ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.654      ; 123.505    ;
; -121.833 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[1]                                                                                                                                                                                   ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[28] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.160     ; 122.692    ;
; -121.828 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[1]                                                                                                                                                                                   ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[31] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.053     ; 122.794    ;
; -121.825 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; AllFilters:filters|HighPassFilter:highpass|previous_left_channel_audio_out[19]  ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.954      ; 123.768    ;
; -121.811 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; AllFilters:filters|HighPassFilter:highpass|previous_left_channel_audio_out[12]  ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.748      ; 123.548    ;
; -121.798 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[5]  ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 1.024      ; 123.811    ;
; -121.731 ; AllFilters:filters|HighPassFilter:highpass|previous_left_channel_audio_out[0]                                                                                                                                                                                    ; AllFilters:filters|HighPassFilter:highpass|previous_left_channel_audio_out[29]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.097     ; 122.653    ;
; -121.729 ; AllFilters:filters|HighPassFilter:highpass|previous_left_channel_audio_out[0]                                                                                                                                                                                    ; AllFilters:filters|HighPassFilter:highpass|previous_left_channel_audio_out[31]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.097     ; 122.651    ;
; -121.654 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; AllFilters:filters|HighPassFilter:highpass|previous_left_channel_audio_out[6]   ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.641      ; 123.284    ;
; -121.653 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; AllFilters:filters|HighPassFilter:highpass|previous_left_channel_audio_out[8]   ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.641      ; 123.283    ;
; -121.632 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[0]                                                                                                                                                                                   ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[28] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.153     ; 122.498    ;
; -121.627 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[0]                                                                                                                                                                                   ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[31] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.046     ; 122.600    ;
; -121.613 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[1]                                                                                                                                                                                   ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[27] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.160     ; 122.472    ;
; -121.580 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; AllFilters:filters|HighPassFilter:highpass|previous_left_channel_audio_out[9]   ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.654      ; 123.223    ;
; -121.556 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[1]    ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.368      ; 122.913    ;
; -121.537 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[1]                                                                                                                                                                                   ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[30] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.160     ; 122.396    ;
; -121.514 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[3]                                                                                                                                                                                   ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[28] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.160     ; 122.373    ;
; -121.513 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[1]                                                                                                                                                                                   ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[24] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.100     ; 122.432    ;
; -121.509 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[3]                                                                                                                                                                                   ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[31] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.053     ; 122.475    ;
; -121.487 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[1]                                                                                                                                                                                   ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[26] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.111     ; 122.395    ;
; -121.481 ; AllFilters:filters|HighPassFilter:highpass|previous_left_channel_audio_out[0]                                                                                                                                                                                    ; AllFilters:filters|HighPassFilter:highpass|previous_left_channel_audio_out[28]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.175     ; 122.325    ;
; -121.470 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[4]                                                                                                                                                                                   ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[28] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.160     ; 122.329    ;
; -121.465 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[4]                                                                                                                                                                                   ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[31] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.053     ; 122.431    ;
; -121.423 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[2]                                                                                                                                                                                   ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[28] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.160     ; 122.282    ;
; -121.418 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[2]                                                                                                                                                                                   ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[31] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.053     ; 122.384    ;
+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'avconf:avc|mI2C_CTRL_CLK'                                                                                                                                                ;
+--------+-----------------------------------------------+-----------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                       ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-----------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; -5.708 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.107     ; 6.488      ;
; -5.587 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0]    ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.107     ; 6.367      ;
; -5.545 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.107     ; 6.325      ;
; -5.390 ; avconf:avc|I2C_Controller:u0|SD[4]            ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.105     ; 6.172      ;
; -5.380 ; avconf:avc|I2C_Controller:u0|SDO~_Duplicate_1 ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.107     ; 6.160      ;
; -5.363 ; avconf:avc|I2C_Controller:u0|SD[15]           ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.109     ; 6.141      ;
; -5.317 ; avconf:avc|I2C_Controller:u0|SD[7]            ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.105     ; 6.099      ;
; -5.259 ; avconf:avc|I2C_Controller:u0|SD[2]            ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.105     ; 6.041      ;
; -5.234 ; avconf:avc|I2C_Controller:u0|SD[10]           ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.105     ; 6.016      ;
; -5.232 ; avconf:avc|I2C_Controller:u0|SD[18]           ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.109     ; 6.010      ;
; -5.218 ; avconf:avc|I2C_Controller:u0|SD[6]            ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.105     ; 6.000      ;
; -5.192 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.107     ; 5.972      ;
; -5.118 ; avconf:avc|I2C_Controller:u0|SD[11]           ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.105     ; 5.900      ;
; -5.021 ; avconf:avc|I2C_Controller:u0|SD[8]            ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.105     ; 5.803      ;
; -5.010 ; avconf:avc|I2C_Controller:u0|SD[22]           ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.109     ; 5.788      ;
; -5.002 ; avconf:avc|I2C_Controller:u0|SD[5]            ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.105     ; 5.784      ;
; -4.913 ; avconf:avc|I2C_Controller:u0|SD[14]           ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.109     ; 5.691      ;
; -4.909 ; avconf:avc|I2C_Controller:u0|SD[0]            ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.105     ; 5.691      ;
; -4.902 ; avconf:avc|I2C_Controller:u0|SD[9]            ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.105     ; 5.684      ;
; -4.784 ; avconf:avc|I2C_Controller:u0|SD[3]            ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.105     ; 5.566      ;
; -4.677 ; avconf:avc|I2C_Controller:u0|SD[13]           ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.109     ; 5.455      ;
; -4.581 ; avconf:avc|I2C_Controller:u0|SD[12]           ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.109     ; 5.359      ;
; -4.570 ; avconf:avc|I2C_Controller:u0|SD[1]            ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.105     ; 5.352      ;
; -4.011 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.107     ; 4.791      ;
; -3.973 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.107     ; 4.753      ;
; -2.490 ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|LUT_INDEX[0]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.415      ;
; -2.415 ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.073     ; 3.341      ;
; -2.396 ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|mI2C_DATA[11]                      ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.091      ; 4.486      ;
; -2.396 ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|mI2C_DATA[13]                      ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.091      ; 4.486      ;
; -2.393 ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|mI2C_DATA[1]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.093      ; 4.485      ;
; -2.393 ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|mI2C_DATA[8]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.093      ; 4.485      ;
; -2.380 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD[6]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.305      ;
; -2.380 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD[5]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.305      ;
; -2.380 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD[8]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.305      ;
; -2.380 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD[1]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.305      ;
; -2.380 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD[2]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.305      ;
; -2.380 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD[9]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.305      ;
; -2.380 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD[7]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.305      ;
; -2.380 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD[0]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.305      ;
; -2.380 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD[10]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.305      ;
; -2.380 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD[3]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.305      ;
; -2.380 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD[4]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.305      ;
; -2.380 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD[11]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.305      ;
; -2.378 ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|mI2C_DATA[10]                      ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.095      ; 4.472      ;
; -2.378 ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|mI2C_DATA[2]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.095      ; 4.472      ;
; -2.378 ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|mI2C_DATA[6]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.095      ; 4.472      ;
; -2.362 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD[6]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.287      ;
; -2.362 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD[5]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.287      ;
; -2.362 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD[8]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.287      ;
; -2.362 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD[1]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.287      ;
; -2.362 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD[2]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.287      ;
; -2.362 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD[9]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.287      ;
; -2.362 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD[7]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.287      ;
; -2.362 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD[0]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.287      ;
; -2.362 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD[10]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.287      ;
; -2.362 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD[3]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.287      ;
; -2.362 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD[4]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.287      ;
; -2.362 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD[11]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.287      ;
; -2.347 ; avconf:avc|LUT_INDEX[0]                       ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.072     ; 3.274      ;
; -2.323 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[6]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.248      ;
; -2.323 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[5]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.248      ;
; -2.323 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[8]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.248      ;
; -2.323 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[1]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.248      ;
; -2.323 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[2]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.248      ;
; -2.323 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[9]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.248      ;
; -2.323 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[7]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.248      ;
; -2.323 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[0]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.248      ;
; -2.323 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[10]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.248      ;
; -2.323 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[3]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.248      ;
; -2.323 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[4]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.248      ;
; -2.323 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[11]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.248      ;
; -2.313 ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.352     ; 1.960      ;
; -2.313 ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.352     ; 1.960      ;
; -2.313 ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.352     ; 1.960      ;
; -2.313 ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.352     ; 1.960      ;
; -2.273 ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|mI2C_DATA[22]                      ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.094      ; 4.366      ;
; -2.227 ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|mI2C_DATA[11]                      ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.091      ; 4.317      ;
; -2.227 ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|mI2C_DATA[13]                      ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.091      ; 4.317      ;
; -2.224 ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|mI2C_DATA[1]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.093      ; 4.316      ;
; -2.224 ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|mI2C_DATA[8]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.093      ; 4.316      ;
; -2.212 ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|mI2C_DATA[18]                      ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.094      ; 4.305      ;
; -2.209 ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|mI2C_DATA[10]                      ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.095      ; 4.303      ;
; -2.209 ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|mI2C_DATA[2]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.095      ; 4.303      ;
; -2.209 ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|mI2C_DATA[6]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.095      ; 4.303      ;
; -2.207 ; avconf:avc|LUT_INDEX[0]                       ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.351     ; 1.855      ;
; -2.198 ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|mI2C_DATA[5]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.096      ; 4.293      ;
; -2.198 ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|mI2C_DATA[15]                      ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.096      ; 4.293      ;
; -2.197 ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|mI2C_DATA[3]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.094      ; 4.290      ;
; -2.188 ; avconf:avc|LUT_INDEX[0]                       ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.351     ; 1.836      ;
; -2.167 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SDO~_Duplicate_1 ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.072     ; 3.094      ;
; -2.156 ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|mI2C_DATA[7]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.094      ; 4.249      ;
; -2.156 ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|mI2C_DATA[9]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.094      ; 4.249      ;
; -2.153 ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|mI2C_DATA[0]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.097      ; 4.249      ;
; -2.152 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD[6]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.077      ;
; -2.152 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD[5]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.077      ;
; -2.152 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD[8]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.077      ;
; -2.152 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD[1]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.077      ;
; -2.152 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD[2]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.077      ;
; -2.152 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD[9]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.077      ;
; -2.152 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD[7]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.077      ;
+--------+-----------------------------------------------+-----------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'avconf:avc|LUT_INDEX[1]'                                                                                                    ;
+--------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                 ; Launch Clock             ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+
; -3.755 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.976      ; 4.931      ;
; -3.640 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.958      ; 4.797      ;
; -3.619 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.224      ; 6.043      ;
; -3.563 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.224      ; 5.987      ;
; -3.495 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.957      ; 4.645      ;
; -3.477 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.968      ; 4.792      ;
; -3.418 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.966      ; 4.729      ;
; -3.406 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.118      ; 4.599      ;
; -3.338 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.120      ; 4.812      ;
; -3.274 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.366      ; 5.715      ;
; -3.243 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.366      ; 5.684      ;
; -3.228 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.208      ; 5.629      ;
; -3.224 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.214      ; 5.783      ;
; -3.214 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.969      ; 4.383      ;
; -3.202 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.208      ; 5.603      ;
; -3.189 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.975      ; 4.361      ;
; -3.175 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.952      ; 4.473      ;
; -3.172 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.204      ; 5.574      ;
; -3.157 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.208      ; 5.558      ;
; -3.144 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.204      ; 5.546      ;
; -3.113 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.200      ; 5.659      ;
; -3.045 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.216      ; 5.608      ;
; -3.044 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.200      ; 5.433      ;
; -3.036 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.200      ; 5.425      ;
; -3.027 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.203      ; 5.589      ;
; -3.005 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.959      ; 4.311      ;
; -3.001 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.205      ; 5.399      ;
; -2.996 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.205      ; 5.394      ;
; -2.973 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.214      ; 5.532      ;
; -2.950 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.956      ; 4.104      ;
; -2.934 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.203      ; 5.496      ;
; -2.903 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.216      ; 5.466      ;
; -2.870 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.204      ; 5.272      ;
; -2.832 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.206      ; 5.237      ;
; -2.828 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.200      ; 5.217      ;
; -2.777 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.960      ; 3.930      ;
; -2.749 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.203      ; 5.311      ;
; -2.744 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.217      ; 5.161      ;
; -2.698 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.359      ; 6.970      ;
; -2.667 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.958      ; 3.970      ;
; -2.656 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.206      ; 5.061      ;
; -2.550 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.368      ; 5.272      ;
; -2.541 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.368      ; 5.263      ;
; -2.522 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.955      ; 3.836      ;
; -2.468 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.341      ; 6.721      ;
; -2.465 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.952      ; 3.606      ;
; -2.443 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.217      ; 4.860      ;
; -2.438 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.223      ; 4.858      ;
; -2.427 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.223      ; 4.847      ;
; -2.352 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.200      ; 4.898      ;
; -2.272 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.207      ; 4.826      ;
; -2.256 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[13] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.339      ; 6.506      ;
; -2.248 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.204      ; 4.650      ;
; -2.242 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.359      ; 7.014      ;
; -2.239 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.343      ; 6.488      ;
; -2.132 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[11] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.340      ; 6.378      ;
; -2.123 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[10] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.501      ; 6.412      ;
; -2.096 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.335      ; 6.333      ;
; -2.090 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.335      ; 6.484      ;
; -2.070 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.206      ; 4.621      ;
; -2.041 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[14] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.352      ; 6.306      ;
; -2.014 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.343      ; 6.763      ;
; -1.999 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.341      ; 6.752      ;
; -1.957 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.206      ; 4.508      ;
; -1.949 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.351      ; 6.360      ;
; -1.947 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[10] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.501      ; 6.736      ;
; -1.944 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.208      ; 4.345      ;
; -1.927 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.223      ; 4.347      ;
; -1.902 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.207      ; 4.456      ;
; -1.892 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.503      ; 6.462      ;
; -1.883 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[13] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.339      ; 6.633      ;
; -1.880 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[15] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.358      ; 6.148      ;
; -1.833 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.224      ; 4.257      ;
; -1.829 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.206      ; 4.380      ;
; -1.823 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.223      ; 4.243      ;
; -1.813 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.338      ; 6.223      ;
; -1.794 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[11] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.340      ; 6.540      ;
; -1.774 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.366      ; 4.215      ;
; -1.753 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.217      ; 4.170      ;
; -1.724 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.341      ; 6.123      ;
; -1.715 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.206      ; 4.120      ;
; -1.714 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[12] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.349      ; 6.121      ;
; -1.705 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.205      ; 4.103      ;
; -1.669 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.335      ; 6.406      ;
; -1.665 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[14] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.352      ; 6.430      ;
; -1.650 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.335      ; 6.544      ;
; -1.649 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.200      ; 4.038      ;
; -1.625 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[15] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.358      ; 6.393      ;
; -1.624 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.342      ; 6.026      ;
; -1.585 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.206      ; 3.990      ;
; -1.576 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.351      ; 6.487      ;
; -1.575 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.206      ; 4.126      ;
; -1.569 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.217      ; 3.986      ;
; -1.545 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.200      ; 4.091      ;
; -1.540 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.503      ; 6.610      ;
; -1.529 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.216      ; 4.092      ;
; -1.526 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.205      ; 3.924      ;
; -1.521 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.200      ; 4.067      ;
; -1.515 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.207      ; 4.069      ;
; -1.470 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.342      ; 6.372      ;
+--------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'AUD_ADCLRCK'                                                                                ;
+--------+---------------------+---------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node           ; To Node             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------+---------------------+--------------+-------------+--------------+------------+------------+
; -2.107 ; loop:l0|address[13] ; loop:l0|address[3]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.042     ; 3.084      ;
; -2.107 ; loop:l0|address[13] ; loop:l0|address[4]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.042     ; 3.084      ;
; -2.107 ; loop:l0|address[13] ; loop:l0|address[5]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.042     ; 3.084      ;
; -2.107 ; loop:l0|address[13] ; loop:l0|address[6]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.042     ; 3.084      ;
; -2.107 ; loop:l0|address[13] ; loop:l0|address[7]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.042     ; 3.084      ;
; -2.107 ; loop:l0|address[13] ; loop:l0|address[8]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.042     ; 3.084      ;
; -2.107 ; loop:l0|address[13] ; loop:l0|address[9]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.042     ; 3.084      ;
; -2.107 ; loop:l0|address[13] ; loop:l0|address[10] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.042     ; 3.084      ;
; -2.107 ; loop:l0|address[13] ; loop:l0|address[11] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.042     ; 3.084      ;
; -2.107 ; loop:l0|address[13] ; loop:l0|address[12] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.042     ; 3.084      ;
; -2.104 ; loop:l0|address[13] ; loop:l0|address[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.039     ; 3.084      ;
; -1.931 ; loop:l0|address[14] ; loop:l0|address[3]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.065     ; 2.885      ;
; -1.931 ; loop:l0|address[14] ; loop:l0|address[4]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.065     ; 2.885      ;
; -1.931 ; loop:l0|address[14] ; loop:l0|address[5]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.065     ; 2.885      ;
; -1.931 ; loop:l0|address[14] ; loop:l0|address[6]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.065     ; 2.885      ;
; -1.931 ; loop:l0|address[14] ; loop:l0|address[7]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.065     ; 2.885      ;
; -1.931 ; loop:l0|address[14] ; loop:l0|address[8]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.065     ; 2.885      ;
; -1.931 ; loop:l0|address[14] ; loop:l0|address[9]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.065     ; 2.885      ;
; -1.931 ; loop:l0|address[14] ; loop:l0|address[10] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.065     ; 2.885      ;
; -1.931 ; loop:l0|address[14] ; loop:l0|address[11] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.065     ; 2.885      ;
; -1.931 ; loop:l0|address[14] ; loop:l0|address[12] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.065     ; 2.885      ;
; -1.931 ; loop:l0|address[14] ; loop:l0|address[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.065     ; 2.885      ;
; -1.821 ; loop:l0|address[19] ; loop:l0|address[3]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.065     ; 2.775      ;
; -1.821 ; loop:l0|address[19] ; loop:l0|address[4]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.065     ; 2.775      ;
; -1.821 ; loop:l0|address[19] ; loop:l0|address[5]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.065     ; 2.775      ;
; -1.821 ; loop:l0|address[19] ; loop:l0|address[6]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.065     ; 2.775      ;
; -1.821 ; loop:l0|address[19] ; loop:l0|address[7]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.065     ; 2.775      ;
; -1.821 ; loop:l0|address[19] ; loop:l0|address[8]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.065     ; 2.775      ;
; -1.821 ; loop:l0|address[19] ; loop:l0|address[9]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.065     ; 2.775      ;
; -1.821 ; loop:l0|address[19] ; loop:l0|address[10] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.065     ; 2.775      ;
; -1.821 ; loop:l0|address[19] ; loop:l0|address[11] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.065     ; 2.775      ;
; -1.821 ; loop:l0|address[19] ; loop:l0|address[12] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.065     ; 2.775      ;
; -1.821 ; loop:l0|address[19] ; loop:l0|address[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.065     ; 2.775      ;
; -1.813 ; loop:l0|address[16] ; loop:l0|address[3]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.065     ; 2.767      ;
; -1.813 ; loop:l0|address[16] ; loop:l0|address[4]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.065     ; 2.767      ;
; -1.813 ; loop:l0|address[16] ; loop:l0|address[5]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.065     ; 2.767      ;
; -1.813 ; loop:l0|address[16] ; loop:l0|address[6]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.065     ; 2.767      ;
; -1.813 ; loop:l0|address[16] ; loop:l0|address[7]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.065     ; 2.767      ;
; -1.813 ; loop:l0|address[16] ; loop:l0|address[8]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.065     ; 2.767      ;
; -1.813 ; loop:l0|address[16] ; loop:l0|address[9]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.065     ; 2.767      ;
; -1.813 ; loop:l0|address[16] ; loop:l0|address[10] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.065     ; 2.767      ;
; -1.813 ; loop:l0|address[16] ; loop:l0|address[11] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.065     ; 2.767      ;
; -1.813 ; loop:l0|address[16] ; loop:l0|address[12] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.065     ; 2.767      ;
; -1.813 ; loop:l0|address[16] ; loop:l0|address[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.065     ; 2.767      ;
; -1.709 ; loop:l0|address[23] ; loop:l0|address[3]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.065     ; 2.663      ;
; -1.709 ; loop:l0|address[23] ; loop:l0|address[4]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.065     ; 2.663      ;
; -1.709 ; loop:l0|address[23] ; loop:l0|address[5]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.065     ; 2.663      ;
; -1.709 ; loop:l0|address[23] ; loop:l0|address[6]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.065     ; 2.663      ;
; -1.709 ; loop:l0|address[23] ; loop:l0|address[7]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.065     ; 2.663      ;
; -1.709 ; loop:l0|address[23] ; loop:l0|address[8]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.065     ; 2.663      ;
; -1.709 ; loop:l0|address[23] ; loop:l0|address[9]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.065     ; 2.663      ;
; -1.709 ; loop:l0|address[23] ; loop:l0|address[10] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.065     ; 2.663      ;
; -1.709 ; loop:l0|address[23] ; loop:l0|address[11] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.065     ; 2.663      ;
; -1.709 ; loop:l0|address[23] ; loop:l0|address[12] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.065     ; 2.663      ;
; -1.709 ; loop:l0|address[23] ; loop:l0|address[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.065     ; 2.663      ;
; -1.703 ; loop:l0|address[15] ; loop:l0|address[3]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.065     ; 2.657      ;
; -1.703 ; loop:l0|address[15] ; loop:l0|address[4]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.065     ; 2.657      ;
; -1.703 ; loop:l0|address[15] ; loop:l0|address[5]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.065     ; 2.657      ;
; -1.703 ; loop:l0|address[15] ; loop:l0|address[6]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.065     ; 2.657      ;
; -1.703 ; loop:l0|address[15] ; loop:l0|address[7]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.065     ; 2.657      ;
; -1.703 ; loop:l0|address[15] ; loop:l0|address[8]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.065     ; 2.657      ;
; -1.703 ; loop:l0|address[15] ; loop:l0|address[9]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.065     ; 2.657      ;
; -1.703 ; loop:l0|address[15] ; loop:l0|address[10] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.065     ; 2.657      ;
; -1.703 ; loop:l0|address[15] ; loop:l0|address[11] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.065     ; 2.657      ;
; -1.703 ; loop:l0|address[15] ; loop:l0|address[12] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.065     ; 2.657      ;
; -1.703 ; loop:l0|address[15] ; loop:l0|address[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.065     ; 2.657      ;
; -1.677 ; loop:l0|address[3]  ; loop:l0|address[24] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.063     ; 2.633      ;
; -1.664 ; loop:l0|address[13] ; loop:l0|address[24] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.063     ; 2.620      ;
; -1.664 ; loop:l0|address[13] ; loop:l0|address[22] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.063     ; 2.620      ;
; -1.664 ; loop:l0|address[13] ; loop:l0|address[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.063     ; 2.620      ;
; -1.664 ; loop:l0|address[13] ; loop:l0|address[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.063     ; 2.620      ;
; -1.664 ; loop:l0|address[13] ; loop:l0|address[16] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.063     ; 2.620      ;
; -1.664 ; loop:l0|address[13] ; loop:l0|address[17] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.063     ; 2.620      ;
; -1.664 ; loop:l0|address[13] ; loop:l0|address[18] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.063     ; 2.620      ;
; -1.664 ; loop:l0|address[13] ; loop:l0|address[19] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.063     ; 2.620      ;
; -1.664 ; loop:l0|address[13] ; loop:l0|address[20] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.063     ; 2.620      ;
; -1.664 ; loop:l0|address[13] ; loop:l0|address[21] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.063     ; 2.620      ;
; -1.664 ; loop:l0|address[13] ; loop:l0|address[23] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.063     ; 2.620      ;
; -1.658 ; loop:l0|address[4]  ; loop:l0|address[23] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.063     ; 2.614      ;
; -1.657 ; loop:l0|address[17] ; loop:l0|address[3]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.065     ; 2.611      ;
; -1.657 ; loop:l0|address[17] ; loop:l0|address[4]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.065     ; 2.611      ;
; -1.657 ; loop:l0|address[17] ; loop:l0|address[5]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.065     ; 2.611      ;
; -1.657 ; loop:l0|address[17] ; loop:l0|address[6]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.065     ; 2.611      ;
; -1.657 ; loop:l0|address[17] ; loop:l0|address[7]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.065     ; 2.611      ;
; -1.657 ; loop:l0|address[17] ; loop:l0|address[8]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.065     ; 2.611      ;
; -1.657 ; loop:l0|address[17] ; loop:l0|address[9]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.065     ; 2.611      ;
; -1.657 ; loop:l0|address[17] ; loop:l0|address[10] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.065     ; 2.611      ;
; -1.657 ; loop:l0|address[17] ; loop:l0|address[11] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.065     ; 2.611      ;
; -1.657 ; loop:l0|address[17] ; loop:l0|address[12] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.065     ; 2.611      ;
; -1.657 ; loop:l0|address[17] ; loop:l0|address[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.065     ; 2.611      ;
; -1.656 ; loop:l0|address[24] ; loop:l0|address[3]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.065     ; 2.610      ;
; -1.656 ; loop:l0|address[24] ; loop:l0|address[4]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.065     ; 2.610      ;
; -1.656 ; loop:l0|address[24] ; loop:l0|address[5]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.065     ; 2.610      ;
; -1.656 ; loop:l0|address[24] ; loop:l0|address[6]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.065     ; 2.610      ;
; -1.656 ; loop:l0|address[24] ; loop:l0|address[7]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.065     ; 2.610      ;
; -1.656 ; loop:l0|address[24] ; loop:l0|address[8]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.065     ; 2.610      ;
; -1.656 ; loop:l0|address[24] ; loop:l0|address[9]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.065     ; 2.610      ;
; -1.656 ; loop:l0|address[24] ; loop:l0|address[10] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.065     ; 2.610      ;
; -1.656 ; loop:l0|address[24] ; loop:l0|address[11] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.065     ; 2.610      ;
; -1.656 ; loop:l0|address[24] ; loop:l0|address[12] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.065     ; 2.610      ;
+--------+---------------------+---------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.341 ; AUD_ADCLRCK                                                                                                                                                                                                                                ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                  ; AUD_ADCLRCK  ; CLOCK_50    ; 0.000        ; 2.598      ; 2.339      ;
; -0.301 ; AUD_BCLK                                                                                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:Bit_Clock_Edges|cur_test_clk                                                                                                                                                                             ; AUD_BCLK     ; CLOCK_50    ; 0.000        ; 2.568      ; 2.349      ;
; 0.324  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[24]                                                                                                                              ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.401      ; 0.926      ;
; 0.338  ; CutOffCutOnRepeat:cccor|cut                                                                                                                                                                                                                ; CutOffCutOnRepeat:cccor|cut                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.597      ;
; 0.340  ; CutOffCutOnRepeat:cccor|second_counter[1]                                                                                                                                                                                                  ; CutOffCutOnRepeat:cccor|second_counter[1]                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 0.597      ;
; 0.348  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[2] ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.402      ; 0.951      ;
; 0.349  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6] ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.402      ; 0.952      ;
; 0.351  ; CutOffCutOnRepeat:cccor|second_counter[0]                                                                                                                                                                                                  ; CutOffCutOnRepeat:cccor|second_counter[0]                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 0.608      ;
; 0.353  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[6]                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[6]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0]  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.401      ; 0.955      ;
; 0.353  ; system:u0|system_sdram:sdram|ack_refresh_request                                                                                                                                                                                           ; system:u0|system_sdram:sdram|ack_refresh_request                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353  ; system:u0|system_sdram:sdram|m_next.010000000                                                                                                                                                                                              ; system:u0|system_sdram:sdram|m_next.010000000                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353  ; system:u0|system_sdram:sdram|m_state.000000001                                                                                                                                                                                             ; system:u0|system_sdram:sdram|m_state.000000001                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353  ; system:u0|system_sdram:sdram|m_state.000100000                                                                                                                                                                                             ; system:u0|system_sdram:sdram|m_state.000100000                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353  ; system:u0|system_sdram:sdram|system_sdram_input_efifo_module:the_system_sdram_input_efifo_module|entries[1]                                                                                                                                ; system:u0|system_sdram:sdram|system_sdram_input_efifo_module:the_system_sdram_input_efifo_module|entries[1]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353  ; system:u0|system_sdram:sdram|system_sdram_input_efifo_module:the_system_sdram_input_efifo_module|entries[0]                                                                                                                                ; system:u0|system_sdram:sdram|system_sdram_input_efifo_module:the_system_sdram_input_efifo_module|entries[0]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353  ; system:u0|system_sdram:sdram|system_sdram_input_efifo_module:the_system_sdram_input_efifo_module|rd_address                                                                                                                                ; system:u0|system_sdram:sdram|system_sdram_input_efifo_module:the_system_sdram_input_efifo_module|rd_address                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353  ; system:u0|system_sdram:sdram|system_sdram_input_efifo_module:the_system_sdram_input_efifo_module|wr_address                                                                                                                                ; system:u0|system_sdram:sdram|system_sdram_input_efifo_module:the_system_sdram_input_efifo_module|wr_address                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353  ; system:u0|system_sdram:sdram|refresh_request                                                                                                                                                                                               ; system:u0|system_sdram:sdram|refresh_request                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.354  ; system:u0|system_sdram:sdram|i_cmd[2]                                                                                                                                                                                                      ; system:u0|system_sdram:sdram|i_cmd[2]                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; system:u0|system_sdram:sdram|i_cmd[1]                                                                                                                                                                                                      ; system:u0|system_sdram:sdram|i_cmd[1]                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; system:u0|system_sdram:sdram|i_cmd[3]                                                                                                                                                                                                      ; system:u0|system_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[1]                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[1]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[2]                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[2]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[3]                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[3]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[0]                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[0]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[1]                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[1]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[2]                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[2]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[3]                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[3]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[4]                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[4]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[5]                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[5]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[6]                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[6]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5]  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.401      ; 0.956      ;
; 0.354  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[0]                     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[0]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[1]                     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[1]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[2]                     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[2]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[3]                     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[3]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[4]                     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[4]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[5]                     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[5]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[6]                     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[6]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|full_dff                            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|full_dff                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|usedw_is_2_dff                      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|usedw_is_2_dff                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|full_dff                           ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|full_dff                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|full_dff                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|full_dff                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|usedw_is_2_dff                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|usedw_is_2_dff                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                    ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; system:u0|system_sdram:sdram|m_count[1]                                                                                                                                                                                                    ; system:u0|system_sdram:sdram|m_count[1]                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; loop:l0|counter[2]                                                                                                                                                                                                                         ; loop:l0|counter[2]                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; loop:l0|counter[1]                                                                                                                                                                                                                         ; loop:l0|counter[1]                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; system:u0|system_sdram:sdram|init_done                                                                                                                                                                                                     ; system:u0|system_sdram:sdram|init_done                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; system:u0|system_sdram:sdram|i_next.101                                                                                                                                                                                                    ; system:u0|system_sdram:sdram|i_next.101                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; system:u0|system_sdram:sdram|i_state.101                                                                                                                                                                                                   ; system:u0|system_sdram:sdram|i_state.101                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; system:u0|system_sdram:sdram|i_next.000                                                                                                                                                                                                    ; system:u0|system_sdram:sdram|i_next.000                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; system:u0|system_sdram:sdram|i_count[0]                                                                                                                                                                                                    ; system:u0|system_sdram:sdram|i_count[0]                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; system:u0|system_sdram:sdram|i_count[1]                                                                                                                                                                                                    ; system:u0|system_sdram:sdram|i_count[1]                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; system:u0|system_sdram:sdram|i_count[2]                                                                                                                                                                                                    ; system:u0|system_sdram:sdram|i_count[2]                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; system:u0|system_sdram:sdram|i_state.000                                                                                                                                                                                                   ; system:u0|system_sdram:sdram|i_state.000                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; system:u0|system_sdram:sdram|i_refs[2]                                                                                                                                                                                                     ; system:u0|system_sdram:sdram|i_refs[2]                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; system:u0|system_sdram:sdram|i_refs[0]                                                                                                                                                                                                     ; system:u0|system_sdram:sdram|i_refs[0]                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; system:u0|system_sdram:sdram|i_refs[1]                                                                                                                                                                                                     ; system:u0|system_sdram:sdram|i_refs[1]                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[0]                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[0]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[4]                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[4]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[5]                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[5]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[1]                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[1]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[2]                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[2]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[4]                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[4]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[5]                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[5]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[6]                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[6]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|full_dff                           ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|full_dff                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; Audio_Controller:Audio_Controller|done_adc_channel_sync                                                                                                                                                                                    ; Audio_Controller:Audio_Controller|done_adc_channel_sync                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.355  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|usedw_is_2_dff                     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|usedw_is_2_dff                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[0]                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[0]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[3]                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[3]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|usedw_is_2_dff                     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|usedw_is_2_dff                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.357  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5] ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.402      ; 0.960      ;
; 0.357  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[1] ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.394      ; 0.952      ;
; 0.358  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[1]  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.401      ; 0.960      ;
; 0.360  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[4]  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.401      ; 0.962      ;
; 0.361  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[4] ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.402      ; 0.964      ;
; 0.365  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|rd_ptr_lsb                        ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|rd_ptr_lsb                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.608      ;
; 0.365  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|rd_ptr_lsb                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|rd_ptr_lsb                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.608      ;
; 0.365  ; loop:l0|counter[0]                                                                                                                                                                                                                         ; loop:l0|counter[0]                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.608      ;
; 0.365  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|rd_ptr_lsb                         ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|rd_ptr_lsb                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.608      ;
; 0.366  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0] ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.394      ; 0.961      ;
; 0.366  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|rd_ptr_lsb                         ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|rd_ptr_lsb                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.608      ;
; 0.374  ; CutOffCutOnRepeat:cccor|second_counter[1]                                                                                                                                                                                                  ; CutOffCutOnRepeat:cccor|second_counter[0]                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 0.631      ;
; 0.375  ; CutOffCutOnRepeat:cccor|second_counter[0]                                                                                                                                                                                                  ; CutOffCutOnRepeat:cccor|second_counter[1]                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 0.632      ;
; 0.382  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0] ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.402      ; 0.985      ;
; 0.386  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3] ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.402      ; 0.989      ;
; 0.388  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6] ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.394      ; 0.983      ;
; 0.391  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[4]                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[4]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.634      ;
; 0.395  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[14]                                                                                                                               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[15]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.638      ;
; 0.395  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[3]                                                                                                                                ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[4]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.638      ;
; 0.395  ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                         ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.639      ;
; 0.396  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[15]                                                                                                                               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[16]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.639      ;
; 0.396  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[9]                                                                                                                                ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[10]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.639      ;
; 0.396  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_fifo_write_space[6]                                                                                                                     ; Audio_Controller:Audio_Controller|audio_out_allowed                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.639      ;
; 0.396  ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                         ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.640      ;
; 0.397  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[30]                                                                                                                               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[31]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.640      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'avconf:avc|LUT_INDEX[1]'                                                                                                    ;
+-------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                 ; Launch Clock             ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+
; 0.224 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.519      ; 4.956      ;
; 0.360 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[10] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.688      ; 5.261      ;
; 0.402 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.516      ; 5.131      ;
; 0.438 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[12] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.530      ; 5.181      ;
; 0.463 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.533      ; 5.209      ;
; 0.524 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.656      ; 3.200      ;
; 0.596 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.541      ; 5.350      ;
; 0.745 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.523      ; 5.481      ;
; 0.751 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.501      ; 3.272      ;
; 0.753 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.498      ; 3.271      ;
; 0.762 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.690      ; 5.665      ;
; 0.787 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.509      ; 3.316      ;
; 0.829 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.498      ; 3.347      ;
; 0.849 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.658      ; 3.527      ;
; 0.849 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.656      ; 3.525      ;
; 0.853 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.522      ; 5.588      ;
; 0.856 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.658      ; 3.534      ;
; 0.871 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.487      ; 3.378      ;
; 0.877 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[11] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.521      ; 5.611      ;
; 0.902 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.519      ; 5.154      ;
; 0.917 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.524      ; 5.654      ;
; 0.937 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.289      ; 2.246      ;
; 0.939 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.491      ; 3.450      ;
; 0.967 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[10] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.688      ; 5.388      ;
; 0.972 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.489      ; 3.481      ;
; 0.977 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.501      ; 3.498      ;
; 0.982 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.490      ; 3.492      ;
; 0.984 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.489      ; 3.493      ;
; 0.985 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.484      ; 3.489      ;
; 0.998 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[15] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.540      ; 5.751      ;
; 1.012 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.516      ; 5.741      ;
; 1.022 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.491      ; 3.533      ;
; 1.027 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.491      ; 3.538      ;
; 1.029 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[12] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.530      ; 5.292      ;
; 1.033 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.491      ; 3.544      ;
; 1.036 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.523      ; 5.772      ;
; 1.045 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.491      ; 3.556      ;
; 1.050 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.491      ; 3.561      ;
; 1.056 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.516      ; 5.305      ;
; 1.064 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.502      ; 3.586      ;
; 1.077 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.492      ; 3.589      ;
; 1.082 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.484      ; 3.586      ;
; 1.087 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.533      ; 5.353      ;
; 1.095 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[14] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.534      ; 5.842      ;
; 1.097 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.490      ; 3.607      ;
; 1.112 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.502      ; 3.634      ;
; 1.125 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.690      ; 5.548      ;
; 1.131 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.502      ; 3.653      ;
; 1.147 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.484      ; 3.651      ;
; 1.158 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.489      ; 3.667      ;
; 1.168 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.491      ; 3.679      ;
; 1.186 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.541      ; 5.460      ;
; 1.191 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[13] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.520      ; 5.924      ;
; 1.204 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.492      ; 3.716      ;
; 1.209 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.491      ; 3.720      ;
; 1.223 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.509      ; 3.752      ;
; 1.227 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.484      ; 3.731      ;
; 1.234 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.522      ; 5.489      ;
; 1.239 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.293      ; 2.552      ;
; 1.252 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.523      ; 5.508      ;
; 1.282 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.498      ; 3.800      ;
; 1.286 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.488      ; 3.794      ;
; 1.302 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.492      ; 3.814      ;
; 1.307 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.501      ; 3.828      ;
; 1.324 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.524      ; 5.581      ;
; 1.333 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[11] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.521      ; 5.587      ;
; 1.336 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.487      ; 3.843      ;
; 1.344 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.490      ; 3.854      ;
; 1.349 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.523      ; 5.605      ;
; 1.355 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.502      ; 3.877      ;
; 1.370 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.508      ; 3.898      ;
; 1.392 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.490      ; 3.902      ;
; 1.394 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[15] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.540      ; 5.667      ;
; 1.408 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.516      ; 5.657      ;
; 1.427 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.658      ; 4.105      ;
; 1.440 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.658      ; 4.118      ;
; 1.476 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.292      ; 2.788      ;
; 1.484 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.293      ; 2.797      ;
; 1.506 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[14] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.534      ; 5.773      ;
; 1.527 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.508      ; 4.055      ;
; 1.567 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[13] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.520      ; 5.820      ;
; 1.574 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.492      ; 4.086      ;
; 1.624 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.488      ; 4.132      ;
; 1.638 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.656      ; 4.314      ;
; 1.663 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.656      ; 4.339      ;
; 1.666 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.508      ; 4.194      ;
; 1.687 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.484      ; 4.191      ;
; 1.687 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.484      ; 4.191      ;
; 1.691 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.508      ; 4.219      ;
; 1.709 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.498      ; 4.227      ;
; 1.733 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.487      ; 4.240      ;
; 1.734 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.501      ; 4.255      ;
; 1.820 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.458      ; 3.298      ;
; 1.842 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.484      ; 4.346      ;
; 1.874 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.509      ; 4.403      ;
; 1.882 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.484      ; 4.386      ;
; 1.899 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.509      ; 4.428      ;
; 1.911 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.286      ; 3.217      ;
; 1.971 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.489      ; 4.480      ;
; 2.056 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.311      ; 3.387      ;
+-------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'AUD_BCLK'                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                             ; To Node                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.255 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[13]                         ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[16]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.810      ; 1.236      ;
; 0.274 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[12]                         ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[16]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.810      ; 1.255      ;
; 0.354 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[13]                         ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[17]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.810      ; 1.335      ;
; 0.365 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[13]                         ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[18]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.810      ; 1.346      ;
; 0.366 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[11]                         ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[16]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.810      ; 1.347      ;
; 0.373 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[12]                         ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[17]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.810      ; 1.354      ;
; 0.384 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[12]                         ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[18]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.810      ; 1.365      ;
; 0.464 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[13]                         ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[19]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.810      ; 1.445      ;
; 0.465 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[11]                         ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[17]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.810      ; 1.446      ;
; 0.475 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[13]                         ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[20]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.810      ; 1.456      ;
; 0.476 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[11]                         ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[18]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.810      ; 1.457      ;
; 0.480 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[9]                          ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[16]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.810      ; 1.461      ;
; 0.483 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[12]                         ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[19]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.810      ; 1.464      ;
; 0.494 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[8]                          ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[16]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.810      ; 1.475      ;
; 0.494 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[12]                         ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[20]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.810      ; 1.475      ;
; 0.504 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[14]                         ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[16]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.810      ; 1.485      ;
; 0.561 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[14]                         ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[17]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.810      ; 1.542      ;
; 0.574 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[13]                         ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[21]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.810      ; 1.555      ;
; 0.575 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[11]                         ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[19]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.810      ; 1.556      ;
; 0.579 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[9]                          ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[17]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.810      ; 1.560      ;
; 0.585 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[13]                         ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[22]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.810      ; 1.566      ;
; 0.586 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[11]                         ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[20]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.810      ; 1.567      ;
; 0.590 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[7]                          ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[16]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.810      ; 1.571      ;
; 0.590 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[9]                          ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[18]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.810      ; 1.571      ;
; 0.593 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[8]                          ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[17]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.810      ; 1.574      ;
; 0.593 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[12]                         ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[21]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.810      ; 1.574      ;
; 0.604 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[8]                          ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[18]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.810      ; 1.585      ;
; 0.604 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[12]                         ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[22]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.810      ; 1.585      ;
; 0.614 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[14]                         ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[18]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.810      ; 1.595      ;
; 0.630 ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[15] ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[15] ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.840      ;
; 0.631 ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[3]                           ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[3]                           ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.841      ;
; 0.631 ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[6]                           ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[6]                           ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.841      ;
; 0.631 ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[13]                          ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[13]                          ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.841      ;
; 0.631 ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[22]                          ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[22]                          ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.841      ;
; 0.631 ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[31]                          ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[31]                          ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.841      ;
; 0.631 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[3]                          ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[3]                          ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.841      ;
; 0.631 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[13]                         ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[13]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.841      ;
; 0.631 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[19]                         ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[19]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.841      ;
; 0.631 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[31]                         ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[31]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.841      ;
; 0.631 ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[6]  ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[6]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.841      ;
; 0.631 ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[13] ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[13] ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.841      ;
; 0.631 ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[19] ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[19] ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.841      ;
; 0.631 ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[22] ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[22] ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.841      ;
; 0.631 ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[29] ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[29] ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.841      ;
; 0.631 ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[31] ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[31] ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.841      ;
; 0.632 ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[5]                           ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[5]                           ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.842      ;
; 0.632 ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[11]                          ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[11]                          ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.842      ;
; 0.632 ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[19]                          ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[19]                          ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.842      ;
; 0.632 ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[21]                          ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[21]                          ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.842      ;
; 0.632 ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[27]                          ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[27]                          ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.842      ;
; 0.632 ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[29]                          ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[29]                          ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.842      ;
; 0.632 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[11]                         ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[11]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.842      ;
; 0.632 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[29]                         ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[29]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.842      ;
; 0.632 ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[5]  ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[5]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.842      ;
; 0.632 ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[27] ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[27] ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.842      ;
; 0.633 ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[2]                           ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[2]                           ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.843      ;
; 0.633 ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[14]                          ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[14]                          ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.843      ;
; 0.633 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[2]                          ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[2]                          ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.843      ;
; 0.633 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[18]                         ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[18]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.843      ;
; 0.633 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[16]                         ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[16]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.843      ;
; 0.633 ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[18] ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[18] ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.843      ;
; 0.633 ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[30] ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[30] ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.843      ;
; 0.633 ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[16] ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[16] ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.843      ;
; 0.633 ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[2]  ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[2]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.843      ;
; 0.634 ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[18]                          ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[18]                          ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.844      ;
; 0.634 ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[20]                          ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[20]                          ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.844      ;
; 0.634 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[4]                          ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[4]                          ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.844      ;
; 0.634 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[8]                          ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[8]                          ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.844      ;
; 0.634 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[12]                         ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[12]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.844      ;
; 0.634 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[26]                         ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[26]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.844      ;
; 0.634 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[28]                         ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[28]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.844      ;
; 0.634 ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[4]  ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[4]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.844      ;
; 0.634 ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[8]  ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[8]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.844      ;
; 0.634 ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[12] ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[12] ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.844      ;
; 0.634 ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[20] ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[20] ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.844      ;
; 0.634 ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[26] ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[26] ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.844      ;
; 0.634 ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[28] ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[28] ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.844      ;
; 0.634 ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[10] ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[10] ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.844      ;
; 0.635 ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[17]                          ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[17]                          ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.845      ;
; 0.635 ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[24]                          ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[24]                          ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.845      ;
; 0.635 ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[1]                           ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[1]                           ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.845      ;
; 0.635 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[24]                         ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[24]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.845      ;
; 0.635 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[1]                          ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[1]                          ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.845      ;
; 0.635 ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[17] ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[17] ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.845      ;
; 0.635 ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[24] ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[24] ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.845      ;
; 0.635 ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[1]  ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[1]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.845      ;
; 0.636 ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[9]                           ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[9]                           ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.846      ;
; 0.636 ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[7]                           ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[7]                           ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.846      ;
; 0.636 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[7]                          ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[7]                          ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.846      ;
; 0.636 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[9]                          ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[9]                          ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.846      ;
; 0.636 ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[9]  ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[9]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.846      ;
; 0.637 ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[23]                          ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[23]                          ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.847      ;
; 0.637 ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[25]                          ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[25]                          ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.847      ;
; 0.637 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[23]                         ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[23]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.847      ;
; 0.637 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[25]                         ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[25]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.847      ;
; 0.637 ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[23] ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[23] ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.847      ;
; 0.637 ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[25] ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[25] ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.847      ;
; 0.650 ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[0]                           ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[0]                           ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.860      ;
; 0.650 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[0]                          ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[0]                          ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.860      ;
; 0.671 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[14]                         ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[19]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.810      ; 1.652      ;
+-------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'avconf:avc|mI2C_CTRL_CLK'                                                                                                                                                ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.353 ; avconf:avc|mI2C_GO                            ; avconf:avc|mI2C_GO                            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; avconf:avc|LUT_INDEX[0]                       ; avconf:avc|LUT_INDEX[0]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; avconf:avc|mSetup_ST.0001                     ; avconf:avc|mSetup_ST.0001                     ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; avconf:avc|I2C_Controller:u0|SCLK             ; avconf:avc|I2C_Controller:u0|SCLK             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; avconf:avc|I2C_Controller:u0|SDO~_Duplicate_1 ; avconf:avc|I2C_Controller:u0|SDO~_Duplicate_1 ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; avconf:avc|I2C_Controller:u0|ACK2             ; avconf:avc|I2C_Controller:u0|ACK2             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; avconf:avc|I2C_Controller:u0|ACK3             ; avconf:avc|I2C_Controller:u0|ACK3             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; avconf:avc|I2C_Controller:u0|ACK1             ; avconf:avc|I2C_Controller:u0|ACK1             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; avconf:avc|I2C_Controller:u0|END              ; avconf:avc|I2C_Controller:u0|END              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.597      ;
; 0.399 ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mSetup_ST.0001                     ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.073      ; 0.643      ;
; 0.425 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[18]                      ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.382      ; 4.211      ;
; 0.463 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[4]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.381      ; 4.248      ;
; 0.463 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[14]                      ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.381      ; 4.248      ;
; 0.463 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[12]                      ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.381      ; 4.248      ;
; 0.518 ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.073      ; 0.762      ;
; 0.528 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|LUT_INDEX[0]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.383      ; 4.315      ;
; 0.536 ; avconf:avc|mSetup_ST.0001                     ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.073      ; 0.780      ;
; 0.548 ; avconf:avc|mI2C_DATA[22]                      ; avconf:avc|I2C_Controller:u0|SD[22]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.073      ; 0.792      ;
; 0.548 ; avconf:avc|mI2C_DATA[18]                      ; avconf:avc|I2C_Controller:u0|SD[18]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.073      ; 0.792      ;
; 0.586 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[0]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.385      ; 4.375      ;
; 0.593 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[7]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.382      ; 4.379      ;
; 0.593 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[9]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.382      ; 4.379      ;
; 0.595 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[22]                      ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.382      ; 4.381      ;
; 0.619 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.862      ;
; 0.631 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.874      ;
; 0.632 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[5]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.384      ; 4.420      ;
; 0.632 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[15]                      ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.384      ; 4.420      ;
; 0.633 ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|mI2C_GO                            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.073      ; 0.877      ;
; 0.638 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.881      ;
; 0.638 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[3]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.382      ; 4.424      ;
; 0.648 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|I2C_Controller:u0|SDO~_Duplicate_1 ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.891      ;
; 0.650 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.893      ;
; 0.651 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.894      ;
; 0.652 ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.039      ; 0.862      ;
; 0.665 ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.039      ; 0.875      ;
; 0.667 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.384      ; 4.455      ;
; 0.669 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.912      ;
; 0.677 ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.039      ; 0.887      ;
; 0.693 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.135      ; 3.232      ;
; 0.693 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.135      ; 3.232      ;
; 0.693 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.135      ; 3.232      ;
; 0.693 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.135      ; 3.232      ;
; 0.695 ; avconf:avc|mSetup_ST.0001                     ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.073      ; 0.939      ;
; 0.753 ; avconf:avc|mI2C_DATA[2]                       ; avconf:avc|I2C_Controller:u0|SD[2]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.068      ; 0.992      ;
; 0.770 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[10]                      ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.383      ; 4.557      ;
; 0.770 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[2]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.383      ; 4.557      ;
; 0.770 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[6]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.383      ; 4.557      ;
; 0.782 ; avconf:avc|mSetup_ST.0001                     ; avconf:avc|mI2C_GO                            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.073      ; 1.026      ;
; 0.783 ; avconf:avc|mI2C_DATA[6]                       ; avconf:avc|I2C_Controller:u0|SD[6]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.068      ; 1.022      ;
; 0.784 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[1]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.380      ; 4.568      ;
; 0.784 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[8]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.380      ; 4.568      ;
; 0.791 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[11]                      ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.378      ; 4.573      ;
; 0.791 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[13]                      ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.378      ; 4.573      ;
; 0.804 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_GO                            ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.384      ; 4.592      ;
; 0.804 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.384      ; 4.592      ;
; 0.804 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mSetup_ST.0001                     ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.384      ; 4.592      ;
; 0.804 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.384      ; 4.592      ;
; 0.824 ; avconf:avc|LUT_DATA[0]                        ; avconf:avc|mI2C_DATA[0]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; -0.953     ; 0.062      ;
; 0.904 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.147      ;
; 0.923 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.166      ;
; 0.934 ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.043      ; 1.148      ;
; 0.935 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.178      ;
; 0.938 ; avconf:avc|mI2C_DATA[15]                      ; avconf:avc|I2C_Controller:u0|SD[15]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.071      ; 1.180      ;
; 0.940 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SDO~_Duplicate_1 ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.183      ;
; 0.940 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.183      ;
; 0.941 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.184      ;
; 0.943 ; avconf:avc|mI2C_DATA[10]                      ; avconf:avc|I2C_Controller:u0|SD[10]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.068      ; 1.182      ;
; 0.949 ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.043      ; 1.163      ;
; 0.951 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.194      ;
; 0.952 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.195      ;
; 0.960 ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.043      ; 1.174      ;
; 0.972 ; avconf:avc|mI2C_DATA[3]                       ; avconf:avc|I2C_Controller:u0|SD[3]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.069      ; 1.212      ;
; 1.017 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SDO~_Duplicate_1 ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.260      ;
; 1.022 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.265      ;
; 1.031 ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.039      ; 1.241      ;
; 1.033 ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.043      ; 1.247      ;
; 1.033 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.276      ;
; 1.034 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.277      ;
; 1.035 ; avconf:avc|mI2C_DATA[7]                       ; avconf:avc|I2C_Controller:u0|SD[7]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.069      ; 1.275      ;
; 1.036 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[18]                      ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 3.382      ; 4.322      ;
; 1.039 ; avconf:avc|I2C_Controller:u0|END              ; avconf:avc|mI2C_GO                            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.078      ; 1.288      ;
; 1.039 ; avconf:avc|I2C_Controller:u0|END              ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.078      ; 1.288      ;
; 1.043 ; avconf:avc|mI2C_DATA[4]                       ; avconf:avc|I2C_Controller:u0|SD[4]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.070      ; 1.284      ;
; 1.044 ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.043      ; 1.258      ;
; 1.045 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.288      ;
; 1.051 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.294      ;
; 1.060 ; avconf:avc|I2C_Controller:u0|END              ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.078      ; 1.309      ;
; 1.062 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.305      ;
; 1.083 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|I2C_Controller:u0|END              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.070      ; 1.324      ;
; 1.093 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|I2C_Controller:u0|SCLK             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.070      ; 1.334      ;
; 1.104 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[4]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 3.381      ; 4.389      ;
; 1.104 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[14]                      ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 3.381      ; 4.389      ;
; 1.104 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[12]                      ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 3.381      ; 4.389      ;
; 1.104 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|LUT_INDEX[0]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 3.383      ; 4.391      ;
; 1.112 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[22]                      ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 3.382      ; 4.398      ;
; 1.122 ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|LUT_INDEX[0]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.351      ; 2.644      ;
; 1.137 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|ACK1             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.068      ; 1.376      ;
; 1.142 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SDO~_Duplicate_1 ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.385      ;
; 1.144 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.387      ;
; 1.150 ; avconf:avc|LUT_DATA[13]                       ; avconf:avc|mI2C_DATA[13]                      ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; -0.961     ; 0.380      ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'AUD_ADCLRCK'                                                                                ;
+-------+---------------------+---------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node           ; To Node             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------+---------------------+--------------+-------------+--------------+------------+------------+
; 0.452 ; loop:l0|address[24] ; loop:l0|address[24] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.039      ; 0.662      ;
; 0.632 ; loop:l0|address[4]  ; loop:l0|address[4]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.039      ; 0.842      ;
; 0.633 ; loop:l0|address[9]  ; loop:l0|address[9]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.039      ; 0.843      ;
; 0.636 ; loop:l0|address[6]  ; loop:l0|address[6]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.039      ; 0.846      ;
; 0.636 ; loop:l0|address[8]  ; loop:l0|address[8]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.039      ; 0.846      ;
; 0.638 ; loop:l0|address[5]  ; loop:l0|address[5]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.039      ; 0.848      ;
; 0.638 ; loop:l0|address[7]  ; loop:l0|address[7]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.039      ; 0.848      ;
; 0.640 ; loop:l0|address[14] ; loop:l0|address[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.039      ; 0.850      ;
; 0.651 ; loop:l0|address[11] ; loop:l0|address[11] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.039      ; 0.861      ;
; 0.651 ; loop:l0|address[13] ; loop:l0|address[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.039      ; 0.861      ;
; 0.652 ; loop:l0|address[3]  ; loop:l0|address[3]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.039      ; 0.862      ;
; 0.653 ; loop:l0|address[12] ; loop:l0|address[12] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.039      ; 0.863      ;
; 0.654 ; loop:l0|address[10] ; loop:l0|address[10] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.039      ; 0.864      ;
; 0.659 ; loop:l0|address[17] ; loop:l0|address[17] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.039      ; 0.869      ;
; 0.660 ; loop:l0|address[16] ; loop:l0|address[16] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.039      ; 0.870      ;
; 0.660 ; loop:l0|address[20] ; loop:l0|address[20] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.039      ; 0.870      ;
; 0.661 ; loop:l0|address[15] ; loop:l0|address[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.039      ; 0.871      ;
; 0.661 ; loop:l0|address[18] ; loop:l0|address[18] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.039      ; 0.871      ;
; 0.662 ; loop:l0|address[22] ; loop:l0|address[22] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.039      ; 0.872      ;
; 0.664 ; loop:l0|address[21] ; loop:l0|address[21] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.039      ; 0.874      ;
; 0.664 ; loop:l0|address[23] ; loop:l0|address[23] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.039      ; 0.874      ;
; 0.818 ; loop:l0|address[19] ; loop:l0|address[19] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.039      ; 1.028      ;
; 0.913 ; loop:l0|address[13] ; loop:l0|address[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.065      ; 1.149      ;
; 0.915 ; loop:l0|address[4]  ; loop:l0|address[5]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.042      ; 1.128      ;
; 0.918 ; loop:l0|address[3]  ; loop:l0|address[4]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.042      ; 1.131      ;
; 0.918 ; loop:l0|address[9]  ; loop:l0|address[10] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.042      ; 1.131      ;
; 0.920 ; loop:l0|address[6]  ; loop:l0|address[7]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.042      ; 1.133      ;
; 0.920 ; loop:l0|address[8]  ; loop:l0|address[9]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.042      ; 1.133      ;
; 0.923 ; loop:l0|address[5]  ; loop:l0|address[6]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.042      ; 1.136      ;
; 0.923 ; loop:l0|address[7]  ; loop:l0|address[8]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.042      ; 1.136      ;
; 0.924 ; loop:l0|address[13] ; loop:l0|address[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.065      ; 1.160      ;
; 0.924 ; loop:l0|address[14] ; loop:l0|address[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.042      ; 1.137      ;
; 0.929 ; loop:l0|address[3]  ; loop:l0|address[5]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.042      ; 1.142      ;
; 0.929 ; loop:l0|address[9]  ; loop:l0|address[11] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.042      ; 1.142      ;
; 0.934 ; loop:l0|address[5]  ; loop:l0|address[7]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.042      ; 1.147      ;
; 0.934 ; loop:l0|address[7]  ; loop:l0|address[9]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.042      ; 1.147      ;
; 0.936 ; loop:l0|address[11] ; loop:l0|address[12] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.042      ; 1.149      ;
; 0.937 ; loop:l0|address[12] ; loop:l0|address[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.042      ; 1.150      ;
; 0.938 ; loop:l0|address[10] ; loop:l0|address[11] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.042      ; 1.151      ;
; 0.943 ; loop:l0|address[20] ; loop:l0|address[21] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.042      ; 1.156      ;
; 0.944 ; loop:l0|address[16] ; loop:l0|address[17] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.042      ; 1.157      ;
; 0.944 ; loop:l0|address[17] ; loop:l0|address[18] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.042      ; 1.157      ;
; 0.945 ; loop:l0|address[18] ; loop:l0|address[19] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.042      ; 1.158      ;
; 0.946 ; loop:l0|address[15] ; loop:l0|address[16] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.042      ; 1.159      ;
; 0.946 ; loop:l0|address[22] ; loop:l0|address[23] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.042      ; 1.159      ;
; 0.947 ; loop:l0|address[11] ; loop:l0|address[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.042      ; 1.160      ;
; 0.949 ; loop:l0|address[21] ; loop:l0|address[22] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.042      ; 1.162      ;
; 0.949 ; loop:l0|address[23] ; loop:l0|address[24] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.042      ; 1.162      ;
; 0.955 ; loop:l0|address[17] ; loop:l0|address[19] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.042      ; 1.168      ;
; 0.957 ; loop:l0|address[15] ; loop:l0|address[17] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.042      ; 1.170      ;
; 0.960 ; loop:l0|address[21] ; loop:l0|address[23] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.042      ; 1.173      ;
; 1.013 ; loop:l0|address[12] ; loop:l0|address[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.065      ; 1.249      ;
; 1.014 ; loop:l0|address[4]  ; loop:l0|address[6]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.042      ; 1.227      ;
; 1.019 ; loop:l0|address[6]  ; loop:l0|address[8]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.042      ; 1.232      ;
; 1.019 ; loop:l0|address[8]  ; loop:l0|address[10] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.042      ; 1.232      ;
; 1.023 ; loop:l0|address[11] ; loop:l0|address[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.065      ; 1.259      ;
; 1.023 ; loop:l0|address[13] ; loop:l0|address[16] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.065      ; 1.259      ;
; 1.023 ; loop:l0|address[14] ; loop:l0|address[16] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.042      ; 1.236      ;
; 1.024 ; loop:l0|address[12] ; loop:l0|address[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.065      ; 1.260      ;
; 1.025 ; loop:l0|address[4]  ; loop:l0|address[7]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.042      ; 1.238      ;
; 1.028 ; loop:l0|address[3]  ; loop:l0|address[6]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.042      ; 1.241      ;
; 1.028 ; loop:l0|address[9]  ; loop:l0|address[12] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.042      ; 1.241      ;
; 1.030 ; loop:l0|address[6]  ; loop:l0|address[9]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.042      ; 1.243      ;
; 1.030 ; loop:l0|address[8]  ; loop:l0|address[11] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.042      ; 1.243      ;
; 1.033 ; loop:l0|address[5]  ; loop:l0|address[8]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.042      ; 1.246      ;
; 1.033 ; loop:l0|address[7]  ; loop:l0|address[10] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.042      ; 1.246      ;
; 1.034 ; loop:l0|address[11] ; loop:l0|address[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.065      ; 1.270      ;
; 1.034 ; loop:l0|address[13] ; loop:l0|address[17] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.065      ; 1.270      ;
; 1.034 ; loop:l0|address[14] ; loop:l0|address[17] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.042      ; 1.247      ;
; 1.037 ; loop:l0|address[10] ; loop:l0|address[12] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.042      ; 1.250      ;
; 1.039 ; loop:l0|address[3]  ; loop:l0|address[7]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.042      ; 1.252      ;
; 1.039 ; loop:l0|address[9]  ; loop:l0|address[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.042      ; 1.252      ;
; 1.042 ; loop:l0|address[20] ; loop:l0|address[22] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.042      ; 1.255      ;
; 1.043 ; loop:l0|address[16] ; loop:l0|address[18] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.042      ; 1.256      ;
; 1.044 ; loop:l0|address[5]  ; loop:l0|address[9]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.042      ; 1.257      ;
; 1.044 ; loop:l0|address[7]  ; loop:l0|address[11] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.042      ; 1.257      ;
; 1.044 ; loop:l0|address[18] ; loop:l0|address[20] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.042      ; 1.257      ;
; 1.045 ; loop:l0|address[22] ; loop:l0|address[24] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.042      ; 1.258      ;
; 1.048 ; loop:l0|address[10] ; loop:l0|address[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.042      ; 1.261      ;
; 1.053 ; loop:l0|address[20] ; loop:l0|address[23] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.042      ; 1.266      ;
; 1.054 ; loop:l0|address[16] ; loop:l0|address[19] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.042      ; 1.267      ;
; 1.054 ; loop:l0|address[17] ; loop:l0|address[20] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.042      ; 1.267      ;
; 1.055 ; loop:l0|address[18] ; loop:l0|address[21] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.042      ; 1.268      ;
; 1.056 ; loop:l0|address[15] ; loop:l0|address[18] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.042      ; 1.269      ;
; 1.059 ; loop:l0|address[21] ; loop:l0|address[24] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.042      ; 1.272      ;
; 1.065 ; loop:l0|address[17] ; loop:l0|address[21] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.042      ; 1.278      ;
; 1.067 ; loop:l0|address[15] ; loop:l0|address[19] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.042      ; 1.280      ;
; 1.084 ; loop:l0|address[19] ; loop:l0|address[20] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.042      ; 1.297      ;
; 1.114 ; loop:l0|address[19] ; loop:l0|address[21] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.042      ; 1.327      ;
; 1.115 ; loop:l0|address[9]  ; loop:l0|address[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.065      ; 1.351      ;
; 1.123 ; loop:l0|address[12] ; loop:l0|address[16] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.065      ; 1.359      ;
; 1.124 ; loop:l0|address[4]  ; loop:l0|address[8]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.042      ; 1.337      ;
; 1.124 ; loop:l0|address[10] ; loop:l0|address[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.065      ; 1.360      ;
; 1.126 ; loop:l0|address[9]  ; loop:l0|address[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.065      ; 1.362      ;
; 1.129 ; loop:l0|address[6]  ; loop:l0|address[10] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.042      ; 1.342      ;
; 1.129 ; loop:l0|address[8]  ; loop:l0|address[12] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.042      ; 1.342      ;
; 1.133 ; loop:l0|address[11] ; loop:l0|address[16] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.065      ; 1.369      ;
; 1.133 ; loop:l0|address[13] ; loop:l0|address[18] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.065      ; 1.369      ;
; 1.133 ; loop:l0|address[14] ; loop:l0|address[18] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.042      ; 1.346      ;
; 1.134 ; loop:l0|address[12] ; loop:l0|address[17] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.065      ; 1.370      ;
+-------+---------------------+---------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                           ; To Node                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.379 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|za_data[16]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.251     ; 4.250      ;
; 15.379 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|za_data[19]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.254     ; 4.247      ;
; 15.379 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|za_data[20]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.254     ; 4.247      ;
; 15.379 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|za_data[22]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.251     ; 4.250      ;
; 15.380 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|za_data[17]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.261     ; 4.239      ;
; 15.381 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|za_data[21]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.282     ; 4.217      ;
; 15.395 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|za_data[18]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.245     ; 4.240      ;
; 15.395 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|za_data[23]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.257     ; 4.228      ;
; 15.400 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|za_data[2]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.214     ; 4.266      ;
; 15.400 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|za_data[3]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.228     ; 4.252      ;
; 15.400 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|za_data[4]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.214     ; 4.266      ;
; 15.400 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|za_data[8]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.232     ; 4.248      ;
; 15.400 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|za_data[9]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.232     ; 4.248      ;
; 15.400 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|za_data[15]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.232     ; 4.248      ;
; 15.400 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|za_data[24]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.232     ; 4.248      ;
; 15.401 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|za_data[0]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.249     ; 4.230      ;
; 15.401 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|za_data[11]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.262     ; 4.217      ;
; 15.401 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|za_data[14]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.249     ; 4.230      ;
; 15.409 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|za_data[29]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.198     ; 4.273      ;
; 15.410 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|za_data[7]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.195     ; 4.275      ;
; 15.410 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|za_data[10]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.210     ; 4.260      ;
; 15.410 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|za_data[12]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.210     ; 4.260      ;
; 15.410 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|za_data[28]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.195     ; 4.275      ;
; 15.410 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|za_data[30]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.195     ; 4.275      ;
; 15.412 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[22]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.144     ; 4.333      ;
; 15.412 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[20]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.147     ; 4.330      ;
; 15.412 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[19]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.147     ; 4.330      ;
; 15.412 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[16]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.144     ; 4.333      ;
; 15.412 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_addr[3]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.136     ; 4.341      ;
; 15.413 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[17]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.154     ; 4.322      ;
; 15.414 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[21]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.175     ; 4.300      ;
; 15.415 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|za_data[1]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.224     ; 4.241      ;
; 15.416 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|za_data[5]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.217     ; 4.247      ;
; 15.416 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|za_data[6]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.217     ; 4.247      ;
; 15.416 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|za_data[13]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.237     ; 4.227      ;
; 15.425 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|za_data[25]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.195     ; 4.260      ;
; 15.425 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|za_data[26]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.195     ; 4.260      ;
; 15.425 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|za_data[27]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.195     ; 4.260      ;
; 15.425 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|za_data[31]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.202     ; 4.253      ;
; 15.428 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[23]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.150     ; 4.311      ;
; 15.428 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[18]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.138     ; 4.323      ;
; 15.433 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[24]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.125     ; 4.331      ;
; 15.433 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[15]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.125     ; 4.331      ;
; 15.433 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[9]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.125     ; 4.331      ;
; 15.433 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[8]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.125     ; 4.331      ;
; 15.433 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[4]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 4.349      ;
; 15.433 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[3]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.121     ; 4.335      ;
; 15.433 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[2]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 4.349      ;
; 15.433 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_addr[5]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.130     ; 4.326      ;
; 15.433 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_addr[12]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.130     ; 4.326      ;
; 15.433 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_addr[11]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.125     ; 4.331      ;
; 15.434 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[14]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.142     ; 4.313      ;
; 15.434 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[11]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.155     ; 4.300      ;
; 15.434 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[0]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.142     ; 4.313      ;
; 15.434 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_addr[9]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.142     ; 4.313      ;
; 15.434 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_addr[8]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.136     ; 4.319      ;
; 15.434 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_addr[6]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.136     ; 4.319      ;
; 15.435 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_addr[2]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.162     ; 4.292      ;
; 15.435 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_bank[0]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.162     ; 4.292      ;
; 15.442 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[29]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 4.356      ;
; 15.442 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_addr[10]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 4.356      ;
; 15.443 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[30]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 4.358      ;
; 15.443 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[28]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 4.358      ;
; 15.443 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[12]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.103     ; 4.343      ;
; 15.443 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[10]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.103     ; 4.343      ;
; 15.443 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[7]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 4.358      ;
; 15.443 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_addr[0]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 4.358      ;
; 15.448 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[1]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.117     ; 4.324      ;
; 15.448 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_addr[7]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.121     ; 4.320      ;
; 15.449 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[13]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.130     ; 4.310      ;
; 15.449 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[6]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.110     ; 4.330      ;
; 15.449 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[5]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.110     ; 4.330      ;
; 15.450 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_addr[4]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.155     ; 4.284      ;
; 15.450 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_addr[1]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.155     ; 4.284      ;
; 15.458 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[31]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 4.336      ;
; 15.458 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[27]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 4.343      ;
; 15.458 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[26]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 4.343      ;
; 15.458 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[25]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 4.343      ;
; 15.459 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_bank[1]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 4.341      ;
; 15.577 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|oe~_Duplicate_16 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.156     ; 4.126      ;
; 15.577 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|oe~_Duplicate_19 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.159     ; 4.123      ;
; 15.577 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|oe~_Duplicate_20 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.159     ; 4.123      ;
; 15.577 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|oe~_Duplicate_22 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.156     ; 4.126      ;
; 15.578 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|oe~_Duplicate_17 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.166     ; 4.115      ;
; 15.579 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|oe~_Duplicate_21 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.187     ; 4.093      ;
; 15.593 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|oe~_Duplicate_18 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.150     ; 4.116      ;
; 15.593 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|oe~_Duplicate_23 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.162     ; 4.104      ;
; 15.598 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|oe~_Duplicate_2  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 4.142      ;
; 15.598 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|oe~_Duplicate_3  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.133     ; 4.128      ;
; 15.598 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|oe~_Duplicate_4  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 4.142      ;
; 15.598 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|oe~_Duplicate_8  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.137     ; 4.124      ;
; 15.598 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|oe~_Duplicate_9  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.137     ; 4.124      ;
; 15.598 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|oe~_Duplicate_15 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.137     ; 4.124      ;
; 15.598 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|oe~_Duplicate_24 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.137     ; 4.124      ;
; 15.599 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|oe               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.154     ; 4.106      ;
; 15.599 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|oe~_Duplicate_11 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.167     ; 4.093      ;
; 15.599 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|oe~_Duplicate_14 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.154     ; 4.106      ;
; 15.607 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|oe~_Duplicate_29 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.103     ; 4.149      ;
; 15.608 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|oe~_Duplicate_7  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 4.151      ;
; 15.608 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|oe~_Duplicate_10 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.115     ; 4.136      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                           ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.542 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[24]~_Duplicate_1                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 3.802      ;
; 3.542 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[22]~_Duplicate_1                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 3.805      ;
; 3.542 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[21]~_Duplicate_1                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 3.805      ;
; 3.542 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[20]~_Duplicate_1                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 3.805      ;
; 3.542 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[19]~_Duplicate_1                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 3.805      ;
; 3.542 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[18]~_Duplicate_1                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 3.805      ;
; 3.542 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[16]~_Duplicate_1                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 3.802      ;
; 3.542 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[15]~_Duplicate_1                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 3.802      ;
; 3.542 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[14]~_Duplicate_1                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 3.802      ;
; 3.542 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[13]~_Duplicate_1                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 3.802      ;
; 3.542 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_next.000001000                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 3.793      ;
; 3.542 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_next.000010000                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 3.793      ;
; 3.542 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_next.000000001                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 3.793      ;
; 3.542 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|ack_refresh_request                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 3.794      ;
; 3.542 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_next.010000000                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 3.794      ;
; 3.542 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_state.010000000                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 3.794      ;
; 3.542 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_state.000000001                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 3.793      ;
; 3.542 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_state.001000000                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 3.794      ;
; 3.542 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_state.000100000                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 3.794      ;
; 3.542 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|refresh_request                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 3.794      ;
; 3.543 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|i_cmd[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 3.792      ;
; 3.543 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|i_cmd[2]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 3.792      ;
; 3.543 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|i_cmd[1]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 3.792      ;
; 3.543 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|i_cmd[3]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 3.792      ;
; 3.543 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[26]~_Duplicate_1                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 3.801      ;
; 3.543 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[25]~_Duplicate_1                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 3.801      ;
; 3.543 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_state.000010000                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 3.802      ;
; 3.543 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_state.000001000                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 3.802      ;
; 3.543 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_state.000000100                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 3.802      ;
; 3.543 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_state.000000010                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 3.793      ;
; 3.543 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|f_pop                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 3.793      ;
; 3.543 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|system_sdram_input_efifo_module:the_system_sdram_input_efifo_module|entries[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 3.793      ;
; 3.543 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_state.100000000                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 3.801      ;
; 3.543 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|system_sdram_input_efifo_module:the_system_sdram_input_efifo_module|entries[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 3.793      ;
; 3.543 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|system_sdram_input_efifo_module:the_system_sdram_input_efifo_module|rd_address ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 3.801      ;
; 3.543 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|system_sdram_input_efifo_module:the_system_sdram_input_efifo_module|wr_address ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 3.793      ;
; 3.543 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|i_next.101                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 3.791      ;
; 3.543 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|i_state.101                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 3.791      ;
; 3.543 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|i_next.111                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 3.791      ;
; 3.543 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|i_next.010                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 3.791      ;
; 3.543 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|i_next.000                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 3.792      ;
; 3.543 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|i_count[0]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 3.791      ;
; 3.543 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|i_count[1]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 3.791      ;
; 3.543 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|i_count[2]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 3.791      ;
; 3.543 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|i_state.011                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 3.791      ;
; 3.543 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|i_state.111                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 3.791      ;
; 3.543 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|i_state.010                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 3.791      ;
; 3.543 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|i_state.000                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 3.792      ;
; 3.543 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|i_state.001                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 3.792      ;
; 3.544 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[31]~_Duplicate_1                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 3.804      ;
; 3.544 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[30]~_Duplicate_1                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 3.803      ;
; 3.544 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[29]~_Duplicate_1                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 3.803      ;
; 3.544 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[28]~_Duplicate_1                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 3.804      ;
; 3.544 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[27]~_Duplicate_1                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 3.803      ;
; 3.544 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[23]~_Duplicate_1                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 3.804      ;
; 3.544 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[17]~_Duplicate_1                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.801      ;
; 3.544 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[10]~_Duplicate_1                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.801      ;
; 3.544 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[8]~_Duplicate_1                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 3.804      ;
; 3.544 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[7]~_Duplicate_1                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 3.803      ;
; 3.544 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[5]~_Duplicate_1                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.801      ;
; 3.544 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[4]~_Duplicate_1                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.801      ;
; 3.544 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[2]~_Duplicate_1                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 3.804      ;
; 3.544 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[1]~_Duplicate_1                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 3.804      ;
; 3.544 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[0]~_Duplicate_1                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.801      ;
; 3.554 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[12]~_Duplicate_1                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 3.799      ;
; 3.554 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[11]~_Duplicate_1                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 3.799      ;
; 3.554 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[9]~_Duplicate_1                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 3.799      ;
; 3.554 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[6]~_Duplicate_1                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 3.799      ;
; 3.554 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[3]~_Duplicate_1                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 3.799      ;
; 3.554 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_count[1]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 3.797      ;
; 3.554 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_count[0]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 3.797      ;
; 3.554 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|init_done                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 3.796      ;
; 3.554 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|i_addr[12]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 3.797      ;
; 3.554 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|refresh_counter[12]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 3.795      ;
; 3.554 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|refresh_counter[5]                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 3.795      ;
; 3.554 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|refresh_counter[6]                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 3.795      ;
; 3.554 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|refresh_counter[7]                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 3.795      ;
; 3.554 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|refresh_counter[10]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 3.795      ;
; 3.554 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|refresh_counter[11]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 3.795      ;
; 3.554 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|refresh_counter[9]                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 3.795      ;
; 3.554 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|refresh_counter[8]                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 3.795      ;
; 3.554 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|refresh_counter[3]                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 3.794      ;
; 3.555 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|refresh_counter[1]                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 3.795      ;
; 3.555 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|refresh_counter[4]                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 3.795      ;
; 3.555 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|refresh_counter[2]                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 3.795      ;
; 3.555 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|refresh_counter[0]                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 3.795      ;
; 3.731 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|oe~_Duplicate_18                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.017      ; 3.864      ;
; 3.733 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|oe~_Duplicate_23                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.004      ; 3.853      ;
; 3.739 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|oe~_Duplicate_25                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.027      ; 3.882      ;
; 3.739 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|oe~_Duplicate_26                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.027      ; 3.882      ;
; 3.739 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|oe~_Duplicate_27                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.027      ; 3.882      ;
; 3.740 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|oe~_Duplicate_31                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.019      ; 3.875      ;
; 3.745 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|oe~_Duplicate_17                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 3.862      ;
; 3.746 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|oe~_Duplicate_19                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.008      ; 3.870      ;
; 3.746 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|oe~_Duplicate_20                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.008      ; 3.870      ;
; 3.746 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|oe~_Duplicate_21                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.022     ; 3.840      ;
; 3.747 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|oe~_Duplicate_16                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.011      ; 3.874      ;
; 3.747 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|oe~_Duplicate_22                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.011      ; 3.874      ;
; 3.751 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|oe~_Duplicate_1                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 3.864      ;
; 3.752 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|oe~_Duplicate_5                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 3.871      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 3 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 53.433 ns




+----------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                 ;
+--------------------------+---------+---------------+
; Clock                    ; Slack   ; End Point TNS ;
+--------------------------+---------+---------------+
; CLOCK_50                 ; -67.924 ; -5930.367     ;
; AUD_BCLK                 ; -67.710 ; -10634.121    ;
; avconf:avc|mI2C_CTRL_CLK ; -2.780  ; -39.598       ;
; avconf:avc|LUT_INDEX[1]  ; -1.510  ; -19.309       ;
; AUD_ADCLRCK              ; -0.624  ; -11.194       ;
+--------------------------+---------+---------------+


+---------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                 ;
+--------------------------+--------+---------------+
; Clock                    ; Slack  ; End Point TNS ;
+--------------------------+--------+---------------+
; CLOCK_50                 ; -0.212 ; -0.384        ;
; avconf:avc|LUT_INDEX[1]  ; -0.029 ; -0.029        ;
; AUD_BCLK                 ; 0.134  ; 0.000         ;
; avconf:avc|mI2C_CTRL_CLK ; 0.158  ; 0.000         ;
; AUD_ADCLRCK              ; 0.231  ; 0.000         ;
+--------------------------+--------+---------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+----------+--------+-------------------+
; Clock    ; Slack  ; End Point TNS     ;
+----------+--------+-------------------+
; CLOCK_50 ; 17.271 ; 0.000             ;
+----------+--------+-------------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+----------+-------+-------------------+
; Clock    ; Slack ; End Point TNS     ;
+----------+-------+-------------------+
; CLOCK_50 ; 2.044 ; 0.000             ;
+----------+-------+-------------------+


+---------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary  ;
+--------------------------+--------+---------------+
; Clock                    ; Slack  ; End Point TNS ;
+--------------------------+--------+---------------+
; AUD_BCLK                 ; -3.000 ; -394.226      ;
; AUD_ADCLRCK              ; -3.000 ; -37.130       ;
; avconf:avc|mI2C_CTRL_CLK ; -1.000 ; -59.000       ;
; avconf:avc|LUT_INDEX[1]  ; 0.420  ; 0.000         ;
; CLOCK_50                 ; 9.200  ; 0.000         ;
+--------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                               ;
+---------+--------------------------------------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                      ; To Node                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -67.924 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[0]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[26] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.096     ; 68.805     ;
; -67.920 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[0]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[29] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.067     ; 68.830     ;
; -67.908 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[0]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[25] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.078     ; 68.807     ;
; -67.877 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[3]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[26] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.096     ; 68.758     ;
; -67.873 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[3]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[29] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.067     ; 68.783     ;
; -67.861 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[3]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[25] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.078     ; 68.760     ;
; -67.856 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[0]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[27] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.096     ; 68.737     ;
; -67.852 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[16]  ; CutOffCutOnRepeat:cccor|right_channel_audio_out[26] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.450     ; 68.379     ;
; -67.848 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[16]  ; CutOffCutOnRepeat:cccor|right_channel_audio_out[29] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.421     ; 68.404     ;
; -67.847 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[2]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[26] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.096     ; 68.728     ;
; -67.843 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[2]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[29] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.067     ; 68.753     ;
; -67.838 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[6]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[26] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.096     ; 68.719     ;
; -67.836 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[16]  ; CutOffCutOnRepeat:cccor|right_channel_audio_out[25] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.432     ; 68.381     ;
; -67.834 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[6]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[29] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.067     ; 68.744     ;
; -67.831 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[2]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[25] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.078     ; 68.730     ;
; -67.822 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[6]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[25] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.078     ; 68.721     ;
; -67.819 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[18]  ; CutOffCutOnRepeat:cccor|right_channel_audio_out[26] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.450     ; 68.346     ;
; -67.815 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[18]  ; CutOffCutOnRepeat:cccor|right_channel_audio_out[29] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.421     ; 68.371     ;
; -67.812 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[1]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[26] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.096     ; 68.693     ;
; -67.809 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[3]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[27] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.096     ; 68.690     ;
; -67.808 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[1]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[29] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.067     ; 68.718     ;
; -67.803 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[18]  ; CutOffCutOnRepeat:cccor|right_channel_audio_out[25] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.432     ; 68.348     ;
; -67.796 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[1]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[25] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.078     ; 68.695     ;
; -67.784 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[16]  ; CutOffCutOnRepeat:cccor|right_channel_audio_out[27] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.450     ; 68.311     ;
; -67.779 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[2]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[27] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.096     ; 68.660     ;
; -67.778 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[22]  ; CutOffCutOnRepeat:cccor|right_channel_audio_out[26] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.450     ; 68.305     ;
; -67.776 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[4]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[26] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.096     ; 68.657     ;
; -67.774 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[22]  ; CutOffCutOnRepeat:cccor|right_channel_audio_out[29] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.421     ; 68.330     ;
; -67.772 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[4]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[29] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.067     ; 68.682     ;
; -67.770 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[6]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[27] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.096     ; 68.651     ;
; -67.764 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[1] ; CutOffCutOnRepeat:cccor|right_channel_audio_out[26] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.472     ; 68.269     ;
; -67.762 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[22]  ; CutOffCutOnRepeat:cccor|right_channel_audio_out[25] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.432     ; 68.307     ;
; -67.760 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[4]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[25] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.078     ; 68.659     ;
; -67.757 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[1] ; CutOffCutOnRepeat:cccor|right_channel_audio_out[27] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.472     ; 68.262     ;
; -67.751 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[18]  ; CutOffCutOnRepeat:cccor|right_channel_audio_out[27] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.450     ; 68.278     ;
; -67.744 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[17]  ; CutOffCutOnRepeat:cccor|right_channel_audio_out[26] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.450     ; 68.271     ;
; -67.744 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[1]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[27] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.096     ; 68.625     ;
; -67.740 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[17]  ; CutOffCutOnRepeat:cccor|right_channel_audio_out[29] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.421     ; 68.296     ;
; -67.728 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[17]  ; CutOffCutOnRepeat:cccor|right_channel_audio_out[25] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.432     ; 68.273     ;
; -67.721 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[0]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[30] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.067     ; 68.631     ;
; -67.710 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[22]  ; CutOffCutOnRepeat:cccor|right_channel_audio_out[27] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.450     ; 68.237     ;
; -67.708 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[4]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[27] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.096     ; 68.589     ;
; -67.698 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[0]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[31] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.067     ; 68.608     ;
; -67.676 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[17]  ; CutOffCutOnRepeat:cccor|right_channel_audio_out[27] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.450     ; 68.203     ;
; -67.674 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[5]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[26] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.096     ; 68.555     ;
; -67.674 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[3]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[30] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.067     ; 68.584     ;
; -67.673 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[0]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[24] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.092     ; 68.558     ;
; -67.672 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[19]  ; CutOffCutOnRepeat:cccor|right_channel_audio_out[26] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.450     ; 68.199     ;
; -67.670 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[5]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[29] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.067     ; 68.580     ;
; -67.668 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[19]  ; CutOffCutOnRepeat:cccor|right_channel_audio_out[29] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.421     ; 68.224     ;
; -67.658 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[5]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[25] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.078     ; 68.557     ;
; -67.656 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[19]  ; CutOffCutOnRepeat:cccor|right_channel_audio_out[25] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.432     ; 68.201     ;
; -67.651 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[3]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[31] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.067     ; 68.561     ;
; -67.649 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[16]  ; CutOffCutOnRepeat:cccor|right_channel_audio_out[30] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.421     ; 68.205     ;
; -67.648 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[0]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[13] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.086     ; 68.539     ;
; -67.644 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[0] ; CutOffCutOnRepeat:cccor|right_channel_audio_out[26] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.469     ; 68.152     ;
; -67.644 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[2]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[30] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.067     ; 68.554     ;
; -67.642 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[8]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[26] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.096     ; 68.523     ;
; -67.639 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[12]  ; CutOffCutOnRepeat:cccor|right_channel_audio_out[26] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.096     ; 68.520     ;
; -67.638 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[8]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[29] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.067     ; 68.548     ;
; -67.637 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[0] ; CutOffCutOnRepeat:cccor|right_channel_audio_out[27] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.469     ; 68.145     ;
; -67.635 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[12]  ; CutOffCutOnRepeat:cccor|right_channel_audio_out[29] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.067     ; 68.545     ;
; -67.635 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[6]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[30] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.067     ; 68.545     ;
; -67.626 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[8]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[25] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.078     ; 68.525     ;
; -67.626 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[16]  ; CutOffCutOnRepeat:cccor|right_channel_audio_out[31] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.421     ; 68.182     ;
; -67.626 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[3]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[24] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.092     ; 68.511     ;
; -67.623 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[12]  ; CutOffCutOnRepeat:cccor|right_channel_audio_out[25] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.078     ; 68.522     ;
; -67.621 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[2]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[31] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.067     ; 68.531     ;
; -67.617 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[0]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[17] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.081     ; 68.513     ;
; -67.616 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[21]  ; CutOffCutOnRepeat:cccor|right_channel_audio_out[26] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.450     ; 68.143     ;
; -67.616 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[18]  ; CutOffCutOnRepeat:cccor|right_channel_audio_out[30] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.421     ; 68.172     ;
; -67.612 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[11]  ; CutOffCutOnRepeat:cccor|right_channel_audio_out[26] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.096     ; 68.493     ;
; -67.612 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[21]  ; CutOffCutOnRepeat:cccor|right_channel_audio_out[29] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.421     ; 68.168     ;
; -67.612 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[6]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[31] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.067     ; 68.522     ;
; -67.611 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[0]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[23] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.078     ; 68.510     ;
; -67.609 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[1]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[30] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.067     ; 68.519     ;
; -67.608 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[11]  ; CutOffCutOnRepeat:cccor|right_channel_audio_out[29] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.067     ; 68.518     ;
; -67.606 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[5]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[27] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.096     ; 68.487     ;
; -67.604 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[19]  ; CutOffCutOnRepeat:cccor|right_channel_audio_out[27] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.450     ; 68.131     ;
; -67.601 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[24]  ; CutOffCutOnRepeat:cccor|right_channel_audio_out[26] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.450     ; 68.128     ;
; -67.601 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[16]  ; CutOffCutOnRepeat:cccor|right_channel_audio_out[24] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.446     ; 68.132     ;
; -67.601 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[3]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[13] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.086     ; 68.492     ;
; -67.600 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[21]  ; CutOffCutOnRepeat:cccor|right_channel_audio_out[25] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.432     ; 68.145     ;
; -67.599 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[7]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[26] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.096     ; 68.480     ;
; -67.598 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[0]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[18] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.081     ; 68.494     ;
; -67.597 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[24]  ; CutOffCutOnRepeat:cccor|right_channel_audio_out[29] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.421     ; 68.153     ;
; -67.596 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[11]  ; CutOffCutOnRepeat:cccor|right_channel_audio_out[25] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.078     ; 68.495     ;
; -67.596 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[2]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[24] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.092     ; 68.481     ;
; -67.595 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[7]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[29] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.067     ; 68.505     ;
; -67.593 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[18]  ; CutOffCutOnRepeat:cccor|right_channel_audio_out[31] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.421     ; 68.149     ;
; -67.587 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[10]  ; CutOffCutOnRepeat:cccor|right_channel_audio_out[26] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.096     ; 68.468     ;
; -67.587 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[6]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[24] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.092     ; 68.472     ;
; -67.586 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[1]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[31] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.067     ; 68.496     ;
; -67.585 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[24]  ; CutOffCutOnRepeat:cccor|right_channel_audio_out[25] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.432     ; 68.130     ;
; -67.584 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[20]  ; CutOffCutOnRepeat:cccor|right_channel_audio_out[26] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.450     ; 68.111     ;
; -67.583 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[10]  ; CutOffCutOnRepeat:cccor|right_channel_audio_out[29] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.067     ; 68.493     ;
; -67.583 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[7]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[25] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.078     ; 68.482     ;
; -67.580 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[20]  ; CutOffCutOnRepeat:cccor|right_channel_audio_out[29] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.421     ; 68.136     ;
; -67.579 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[0]   ; CutOffCutOnRepeat:cccor|right_channel_audio_out[28] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.067     ; 68.489     ;
; -67.578 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[3] ; CutOffCutOnRepeat:cccor|right_channel_audio_out[26] ; AUD_BCLK     ; CLOCK_50    ; 1.000        ; -0.472     ; 68.083     ;
+---------+--------------------------------------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'AUD_BCLK'                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                                                                                                                                        ; To Node                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -67.710 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[31]   ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.359      ; 69.046     ;
; -67.706 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[30]   ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.359      ; 69.042     ;
; -67.642 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[29]   ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.359      ; 68.978     ;
; -67.638 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[28]   ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.359      ; 68.974     ;
; -67.574 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[27]   ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.359      ; 68.910     ;
; -67.570 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[26]   ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.359      ; 68.906     ;
; -67.506 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[25]   ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.359      ; 68.842     ;
; -67.502 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[24]   ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.359      ; 68.838     ;
; -67.461 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[15]   ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.019      ; 68.457     ;
; -67.457 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[14]   ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.019      ; 68.453     ;
; -67.438 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[23]   ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.359      ; 68.774     ;
; -67.434 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[22]   ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.359      ; 68.770     ;
; -67.393 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[13]   ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.019      ; 68.389     ;
; -67.388 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[28] ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.401      ; 68.766     ;
; -67.383 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[12]   ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.019      ; 68.379     ;
; -67.381 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; AllFilters:filters|HighPassFilter:highpass|previous_left_channel_audio_out[29]  ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.379      ; 68.737     ;
; -67.370 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[21]   ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.359      ; 68.706     ;
; -67.366 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[20]   ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.359      ; 68.702     ;
; -67.319 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[11]   ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.019      ; 68.315     ;
; -67.315 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[10]   ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.019      ; 68.311     ;
; -67.302 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[19]   ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.359      ; 68.638     ;
; -67.299 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; AllFilters:filters|HighPassFilter:highpass|previous_left_channel_audio_out[31]  ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.379      ; 68.655     ;
; -67.298 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[18]   ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.359      ; 68.634     ;
; -67.296 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[27] ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.401      ; 68.674     ;
; -67.256 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[24] ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.392      ; 68.625     ;
; -67.251 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[9]    ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.019      ; 68.247     ;
; -67.247 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[8]    ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.019      ; 68.243     ;
; -67.246 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[31] ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.415      ; 68.638     ;
; -67.243 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; AllFilters:filters|HighPassFilter:highpass|previous_left_channel_audio_out[28]  ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.349      ; 68.569     ;
; -67.232 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[17]   ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.359      ; 68.568     ;
; -67.230 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[26] ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.393      ; 68.600     ;
; -67.228 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[16]   ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.359      ; 68.564     ;
; -67.183 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[7]    ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.019      ; 68.179     ;
; -67.179 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[6]    ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.019      ; 68.175     ;
; -67.176 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; AllFilters:filters|HighPassFilter:highpass|previous_left_channel_audio_out[24]  ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.333      ; 68.486     ;
; -67.101 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[5]    ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.019      ; 68.097     ;
; -67.097 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[4]    ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.019      ; 68.093     ;
; -67.093 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[25] ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.393      ; 68.463     ;
; -67.073 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[22] ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.383      ; 68.433     ;
; -67.070 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[30] ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.401      ; 68.448     ;
; -67.069 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[20] ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.387      ; 68.433     ;
; -67.062 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[19] ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.387      ; 68.426     ;
; -67.033 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[3]    ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.019      ; 68.029     ;
; -67.029 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[2]    ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.019      ; 68.025     ;
; -66.999 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; AllFilters:filters|HighPassFilter:highpass|previous_left_channel_audio_out[18]  ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.202      ; 68.178     ;
; -66.994 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; AllFilters:filters|HighPassFilter:highpass|previous_left_channel_audio_out[30]  ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.349      ; 68.320     ;
; -66.961 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; AllFilters:filters|HighPassFilter:highpass|previous_left_channel_audio_out[26]  ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.349      ; 68.287     ;
; -66.946 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; AllFilters:filters|HighPassFilter:highpass|previous_left_channel_audio_out[20]  ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.166      ; 68.089     ;
; -66.943 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; AllFilters:filters|HighPassFilter:highpass|previous_left_channel_audio_out[27]  ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.349      ; 68.269     ;
; -66.923 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[16] ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.392      ; 68.292     ;
; -66.913 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[29] ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.401      ; 68.291     ;
; -66.901 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[21] ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.406      ; 68.284     ;
; -66.883 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; AllFilters:filters|HighPassFilter:highpass|previous_left_channel_audio_out[25]  ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.349      ; 68.209     ;
; -66.869 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[15] ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.387      ; 68.233     ;
; -66.848 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[12] ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.389      ; 68.214     ;
; -66.847 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[23] ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.393      ; 68.217     ;
; -66.839 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; AllFilters:filters|HighPassFilter:highpass|previous_left_channel_audio_out[23]  ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.333      ; 68.149     ;
; -66.828 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; AllFilters:filters|HighPassFilter:highpass|previous_left_channel_audio_out[17]  ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.166      ; 67.971     ;
; -66.823 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; AllFilters:filters|HighPassFilter:highpass|previous_left_channel_audio_out[22]  ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.333      ; 68.133     ;
; -66.797 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; AllFilters:filters|HighPassFilter:highpass|previous_left_channel_audio_out[16]  ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.238      ; 68.012     ;
; -66.792 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[14] ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.277      ; 68.046     ;
; -66.780 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[6]  ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.392      ; 68.149     ;
; -66.780 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; AllFilters:filters|HighPassFilter:highpass|previous_left_channel_audio_out[21]  ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.333      ; 68.090     ;
; -66.745 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[1]    ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.019      ; 67.741     ;
; -66.744 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[18] ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.382      ; 68.103     ;
; -66.732 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; AllFilters:filters|HighPassFilter:highpass|previous_left_channel_audio_out[15]  ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.173      ; 67.882     ;
; -66.720 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[13] ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.277      ; 67.974     ;
; -66.706 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; AllFilters:filters|HighPassFilter:highpass|previous_left_channel_audio_out[13]  ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.166      ; 67.849     ;
; -66.694 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; AllFilters:filters|HighPassFilter:highpass|previous_left_channel_audio_out[11]  ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.235      ; 67.906     ;
; -66.681 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; AllFilters:filters|HighPassFilter:highpass|previous_left_channel_audio_out[19]  ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.333      ; 67.991     ;
; -66.655 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[17] ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.382      ; 68.014     ;
; -66.649 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[9]  ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.383      ; 68.009     ;
; -66.639 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; AllFilters:filters|HighPassFilter:highpass|previous_left_channel_audio_out[14]  ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.173      ; 67.789     ;
; -66.598 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[11] ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.389      ; 67.964     ;
; -66.585 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[8]  ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.406      ; 67.968     ;
; -66.582 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; AllFilters:filters|HighPassFilter:highpass|previous_left_channel_audio_out[10]  ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.238      ; 67.797     ;
; -66.575 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[7]  ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.392      ; 67.944     ;
; -66.571 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; AllFilters:filters|HighPassFilter:highpass|previous_left_channel_audio_out[12]  ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.238      ; 67.786     ;
; -66.563 ; AllFilters:filters|HighPassFilter:highpass|previous_left_channel_audio_out[0]                                                                                                                                                                                    ; AllFilters:filters|HighPassFilter:highpass|previous_left_channel_audio_out[29]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.074     ; 67.496     ;
; -66.550 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[10] ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.389      ; 67.916     ;
; -66.518 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[1]                                                                                                                                                                                   ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[28] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.060     ; 67.465     ;
; -66.496 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; AllFilters:filters|HighPassFilter:highpass|previous_left_channel_audio_out[8]   ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.166      ; 67.639     ;
; -66.494 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; AllFilters:filters|HighPassFilter:highpass|previous_left_channel_audio_out[6]   ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.166      ; 67.637     ;
; -66.492 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; AllFilters:filters|HighPassFilter:highpass|previous_left_channel_audio_out[9]   ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.173      ; 67.642     ;
; -66.481 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[0]    ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.019      ; 67.477     ;
; -66.481 ; AllFilters:filters|HighPassFilter:highpass|previous_left_channel_audio_out[0]                                                                                                                                                                                    ; AllFilters:filters|HighPassFilter:highpass|previous_left_channel_audio_out[31]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.074     ; 67.414     ;
; -66.468 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[5]  ; CLOCK_50     ; AUD_BCLK    ; 1.000        ; 0.389      ; 67.834     ;
; -66.448 ; AllFilters:filters|HighPassFilter:highpass|previous_left_channel_audio_out[11]                                                                                                                                                                                   ; AllFilters:filters|HighPassFilter:highpass|previous_left_channel_audio_out[29]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.069      ; 67.524     ;
; -66.433 ; AllFilters:filters|HighPassFilter:highpass|previous_left_channel_audio_out[0]                                                                                                                                                                                    ; AllFilters:filters|HighPassFilter:highpass|previous_left_channel_audio_out[28]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.112     ; 67.328     ;
; -66.426 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[1]                                                                                                                                                                                   ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[27] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.060     ; 67.373     ;
; -66.398 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[0]                                                                                                                                                                                   ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[28] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.057     ; 67.348     ;
; -66.386 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[1]                                                                                                                                                                                   ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[24] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.069     ; 67.324     ;
; -66.376 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[1]                                                                                                                                                                                   ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[31] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.046     ; 67.337     ;
; -66.366 ; AllFilters:filters|HighPassFilter:highpass|previous_left_channel_audio_out[11]                                                                                                                                                                                   ; AllFilters:filters|HighPassFilter:highpass|previous_left_channel_audio_out[31]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.069      ; 67.442     ;
; -66.366 ; AllFilters:filters|HighPassFilter:highpass|previous_left_channel_audio_out[0]                                                                                                                                                                                    ; AllFilters:filters|HighPassFilter:highpass|previous_left_channel_audio_out[24]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.128     ; 67.245     ;
; -66.360 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[1]                                                                                                                                                                                   ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[26] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.068     ; 67.299     ;
; -66.332 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[3]                                                                                                                                                                                   ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[28] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.060     ; 67.279     ;
; -66.308 ; AllFilters:filters|HighPassFilter:highpass|previous_left_channel_audio_out[11]                                                                                                                                                                                   ; AllFilters:filters|HighPassFilter:highpass|previous_left_channel_audio_out[28]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.041      ; 67.356     ;
; -66.307 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[4]                                                                                                                                                                                   ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[28] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.060     ; 67.254     ;
; -66.306 ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[0]                                                                                                                                                                                   ; AllFilters:filters|HighPassFilter:highpass|previous_right_channel_audio_out[27] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.057     ; 67.256     ;
+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'avconf:avc|mI2C_CTRL_CLK'                                                                                                                                                ;
+--------+-----------------------------------------------+-----------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                       ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-----------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; -2.780 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.066     ; 3.653      ;
; -2.713 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0]    ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.066     ; 3.586      ;
; -2.712 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.066     ; 3.585      ;
; -2.610 ; avconf:avc|I2C_Controller:u0|SD[15]           ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.067     ; 3.482      ;
; -2.593 ; avconf:avc|I2C_Controller:u0|SD[4]            ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.064     ; 3.468      ;
; -2.584 ; avconf:avc|I2C_Controller:u0|SDO~_Duplicate_1 ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.066     ; 3.457      ;
; -2.574 ; avconf:avc|I2C_Controller:u0|SD[7]            ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.064     ; 3.449      ;
; -2.557 ; avconf:avc|I2C_Controller:u0|SD[18]           ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.067     ; 3.429      ;
; -2.556 ; avconf:avc|I2C_Controller:u0|SD[6]            ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.064     ; 3.431      ;
; -2.538 ; avconf:avc|I2C_Controller:u0|SD[2]            ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.064     ; 3.413      ;
; -2.532 ; avconf:avc|I2C_Controller:u0|SD[10]           ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.064     ; 3.407      ;
; -2.502 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.066     ; 3.375      ;
; -2.449 ; avconf:avc|I2C_Controller:u0|SD[11]           ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.064     ; 3.324      ;
; -2.436 ; avconf:avc|I2C_Controller:u0|SD[8]            ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.064     ; 3.311      ;
; -2.419 ; avconf:avc|I2C_Controller:u0|SD[22]           ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.067     ; 3.291      ;
; -2.395 ; avconf:avc|I2C_Controller:u0|SD[5]            ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.064     ; 3.270      ;
; -2.354 ; avconf:avc|I2C_Controller:u0|SD[14]           ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.067     ; 3.226      ;
; -2.349 ; avconf:avc|I2C_Controller:u0|SD[9]            ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.064     ; 3.224      ;
; -2.347 ; avconf:avc|I2C_Controller:u0|SD[0]            ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.064     ; 3.222      ;
; -2.275 ; avconf:avc|I2C_Controller:u0|SD[3]            ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.064     ; 3.150      ;
; -2.248 ; avconf:avc|I2C_Controller:u0|SD[13]           ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.067     ; 3.120      ;
; -2.184 ; avconf:avc|I2C_Controller:u0|SD[12]           ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.067     ; 3.056      ;
; -2.177 ; avconf:avc|I2C_Controller:u0|SD[1]            ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.064     ; 3.052      ;
; -1.893 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.066     ; 2.766      ;
; -1.874 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.066     ; 2.747      ;
; -0.995 ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|LUT_INDEX[0]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.044     ; 1.938      ;
; -0.959 ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.905     ; 1.041      ;
; -0.959 ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.905     ; 1.041      ;
; -0.959 ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.905     ; 1.041      ;
; -0.959 ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.905     ; 1.041      ;
; -0.914 ; avconf:avc|LUT_INDEX[0]                       ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.903     ; 0.998      ;
; -0.907 ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 1.852      ;
; -0.865 ; avconf:avc|LUT_INDEX[0]                       ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.903     ; 0.949      ;
; -0.864 ; avconf:avc|LUT_INDEX[0]                       ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.040     ; 1.811      ;
; -0.847 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD[6]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.791      ;
; -0.847 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD[5]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.791      ;
; -0.847 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD[8]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.791      ;
; -0.847 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD[1]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.791      ;
; -0.847 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD[2]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.791      ;
; -0.847 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD[9]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.791      ;
; -0.847 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD[7]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.791      ;
; -0.847 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD[0]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.791      ;
; -0.847 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD[10]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.791      ;
; -0.847 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD[3]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.791      ;
; -0.847 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD[4]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.791      ;
; -0.847 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD[11]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.791      ;
; -0.846 ; avconf:avc|LUT_INDEX[0]                       ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.903     ; 0.930      ;
; -0.841 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD[6]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.785      ;
; -0.841 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD[5]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.785      ;
; -0.841 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD[8]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.785      ;
; -0.841 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD[1]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.785      ;
; -0.841 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD[2]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.785      ;
; -0.841 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD[9]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.785      ;
; -0.841 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD[7]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.785      ;
; -0.841 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD[0]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.785      ;
; -0.841 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD[10]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.785      ;
; -0.841 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD[3]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.785      ;
; -0.841 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD[4]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.785      ;
; -0.841 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD[11]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.785      ;
; -0.801 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[6]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.745      ;
; -0.801 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[5]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.745      ;
; -0.801 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[8]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.745      ;
; -0.801 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[1]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.745      ;
; -0.801 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[2]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.745      ;
; -0.801 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[9]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.745      ;
; -0.801 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[7]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.745      ;
; -0.801 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[0]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.745      ;
; -0.801 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[10]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.745      ;
; -0.801 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[3]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.745      ;
; -0.801 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[4]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.745      ;
; -0.801 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[11]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.745      ;
; -0.797 ; avconf:avc|LUT_INDEX[0]                       ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.903     ; 0.881      ;
; -0.697 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD[13]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.041     ; 1.643      ;
; -0.697 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD[15]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.041     ; 1.643      ;
; -0.697 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD[22]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.041     ; 1.643      ;
; -0.697 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD[12]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.041     ; 1.643      ;
; -0.697 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD[18]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.041     ; 1.643      ;
; -0.697 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD[14]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.041     ; 1.643      ;
; -0.692 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD[6]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.636      ;
; -0.692 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD[5]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.636      ;
; -0.692 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD[8]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.636      ;
; -0.692 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD[1]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.636      ;
; -0.692 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD[2]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.636      ;
; -0.692 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD[9]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.636      ;
; -0.692 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD[7]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.636      ;
; -0.692 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD[0]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.636      ;
; -0.692 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD[10]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.636      ;
; -0.692 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD[3]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.636      ;
; -0.692 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD[4]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.636      ;
; -0.692 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD[11]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.636      ;
; -0.691 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD[13]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.041     ; 1.637      ;
; -0.691 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD[15]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.041     ; 1.637      ;
; -0.691 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD[22]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.041     ; 1.637      ;
; -0.691 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD[12]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.041     ; 1.637      ;
; -0.691 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD[18]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.041     ; 1.637      ;
; -0.691 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD[14]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.041     ; 1.637      ;
; -0.681 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SDO~_Duplicate_1 ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 1.626      ;
; -0.651 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[13]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.041     ; 1.597      ;
; -0.651 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[15]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.041     ; 1.597      ;
; -0.651 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[22]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.041     ; 1.597      ;
+--------+-----------------------------------------------+-----------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'avconf:avc|LUT_INDEX[1]'                                                                                                    ;
+--------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                 ; Launch Clock             ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+
; -1.510 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.590      ; 2.664      ;
; -1.380 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.577      ; 2.519      ;
; -1.350 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.578      ; 2.489      ;
; -1.325 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.588      ; 2.476      ;
; -1.318 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.439      ; 3.321      ;
; -1.313 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.658      ; 2.472      ;
; -1.300 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.585      ; 2.543      ;
; -1.295 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.582      ; 2.534      ;
; -1.288 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.439      ; 3.291      ;
; -1.251 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.585      ; 2.400      ;
; -1.239 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.429      ; 3.230      ;
; -1.235 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.522      ; 3.926      ;
; -1.232 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.660      ; 2.558      ;
; -1.230 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.512      ; 3.909      ;
; -1.131 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.575      ; 2.363      ;
; -1.117 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.429      ; 3.108      ;
; -1.084 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.431      ; 3.172      ;
; -1.071 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.426      ; 3.060      ;
; -1.070 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.509      ; 3.746      ;
; -1.065 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.577      ; 2.205      ;
; -1.065 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.426      ; 3.054      ;
; -1.054 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.429      ; 3.045      ;
; -1.037 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[13] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.509      ; 3.714      ;
; -1.037 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[10] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.590      ; 3.733      ;
; -1.034 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.580      ; 2.271      ;
; -1.023 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.580      ; 2.165      ;
; -1.003 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.425      ; 2.986      ;
; -0.996 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.425      ; 2.979      ;
; -0.995 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[15] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.520      ; 3.683      ;
; -0.990 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.507      ; 2.998      ;
; -0.990 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.507      ; 2.998      ;
; -0.980 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.424      ; 3.061      ;
; -0.974 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.427      ; 3.066      ;
; -0.969 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.434      ; 3.061      ;
; -0.965 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.427      ; 2.953      ;
; -0.940 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[14] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.517      ; 3.626      ;
; -0.938 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.425      ; 2.921      ;
; -0.934 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.508      ; 3.605      ;
; -0.932 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.427      ; 2.920      ;
; -0.930 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.426      ; 2.919      ;
; -0.923 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.431      ; 3.011      ;
; -0.917 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[11] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.510      ; 3.593      ;
; -0.901 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.578      ; 2.136      ;
; -0.890 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.427      ; 2.982      ;
; -0.860 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.576      ; 1.994      ;
; -0.855 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.434      ; 2.947      ;
; -0.844 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.434      ; 2.842      ;
; -0.843 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.507      ; 3.612      ;
; -0.836 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.578      ; 2.079      ;
; -0.833 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.592      ; 3.696      ;
; -0.820 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.510      ; 3.600      ;
; -0.809 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.512      ; 3.583      ;
; -0.799 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.510      ; 3.571      ;
; -0.795 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.427      ; 2.887      ;
; -0.760 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.517      ; 3.540      ;
; -0.750 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.426      ; 2.738      ;
; -0.744 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.437      ; 2.744      ;
; -0.727 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[12] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.514      ; 3.503      ;
; -0.721 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.426      ; 2.709      ;
; -0.719 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.437      ; 2.719      ;
; -0.673 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.434      ; 2.671      ;
; -0.642 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.509      ; 2.817      ;
; -0.616 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.509      ; 2.791      ;
; -0.560 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.426      ; 2.549      ;
; -0.559 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.437      ; 2.559      ;
; -0.555 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.522      ; 3.746      ;
; -0.548 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.424      ; 2.629      ;
; -0.480 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.429      ; 2.566      ;
; -0.454 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.429      ; 2.445      ;
; -0.436 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.434      ; 2.434      ;
; -0.414 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.427      ; 2.498      ;
; -0.397 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.437      ; 2.397      ;
; -0.388 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.509      ; 3.564      ;
; -0.384 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.425      ; 2.367      ;
; -0.358 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.439      ; 2.361      ;
; -0.355 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.427      ; 2.439      ;
; -0.332 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[13] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.509      ; 3.509      ;
; -0.315 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.426      ; 2.303      ;
; -0.297 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.508      ; 3.468      ;
; -0.279 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.512      ; 3.458      ;
; -0.277 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.507      ; 2.285      ;
; -0.268 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.429      ; 2.354      ;
; -0.256 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.424      ; 2.337      ;
; -0.234 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.429      ; 2.320      ;
; -0.231 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.431      ; 2.319      ;
; -0.228 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.426      ; 2.216      ;
; -0.228 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.427      ; 2.312      ;
; -0.224 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.427      ; 2.212      ;
; -0.223 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.427      ; 2.307      ;
; -0.214 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.429      ; 2.300      ;
; -0.213 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[14] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.517      ; 3.399      ;
; -0.208 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.434      ; 2.206      ;
; -0.206 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[11] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.510      ; 3.382      ;
; -0.194 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.509      ; 2.369      ;
; -0.193 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.434      ; 2.285      ;
; -0.176 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[10] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.590      ; 3.372      ;
; -0.159 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.507      ; 3.428      ;
; -0.146 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.427      ; 2.134      ;
; -0.132 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[15] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.520      ; 3.320      ;
; -0.130 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.510      ; 3.410      ;
+--------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'AUD_ADCLRCK'                                                                                ;
+--------+---------------------+---------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node           ; To Node             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------+---------------------+--------------+-------------+--------------+------------+------------+
; -0.624 ; loop:l0|address[13] ; loop:l0|address[3]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.024     ; 1.607      ;
; -0.624 ; loop:l0|address[13] ; loop:l0|address[4]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.024     ; 1.607      ;
; -0.624 ; loop:l0|address[13] ; loop:l0|address[5]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.024     ; 1.607      ;
; -0.624 ; loop:l0|address[13] ; loop:l0|address[6]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.024     ; 1.607      ;
; -0.624 ; loop:l0|address[13] ; loop:l0|address[7]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.024     ; 1.607      ;
; -0.624 ; loop:l0|address[13] ; loop:l0|address[8]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.024     ; 1.607      ;
; -0.624 ; loop:l0|address[13] ; loop:l0|address[9]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.024     ; 1.607      ;
; -0.624 ; loop:l0|address[13] ; loop:l0|address[10] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.024     ; 1.607      ;
; -0.624 ; loop:l0|address[13] ; loop:l0|address[11] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.024     ; 1.607      ;
; -0.624 ; loop:l0|address[13] ; loop:l0|address[12] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.024     ; 1.607      ;
; -0.622 ; loop:l0|address[13] ; loop:l0|address[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.022     ; 1.607      ;
; -0.534 ; loop:l0|address[14] ; loop:l0|address[3]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.035     ; 1.506      ;
; -0.534 ; loop:l0|address[14] ; loop:l0|address[4]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.035     ; 1.506      ;
; -0.534 ; loop:l0|address[14] ; loop:l0|address[5]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.035     ; 1.506      ;
; -0.534 ; loop:l0|address[14] ; loop:l0|address[6]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.035     ; 1.506      ;
; -0.534 ; loop:l0|address[14] ; loop:l0|address[7]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.035     ; 1.506      ;
; -0.534 ; loop:l0|address[14] ; loop:l0|address[8]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.035     ; 1.506      ;
; -0.534 ; loop:l0|address[14] ; loop:l0|address[9]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.035     ; 1.506      ;
; -0.534 ; loop:l0|address[14] ; loop:l0|address[10] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.035     ; 1.506      ;
; -0.534 ; loop:l0|address[14] ; loop:l0|address[11] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.035     ; 1.506      ;
; -0.534 ; loop:l0|address[14] ; loop:l0|address[12] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.035     ; 1.506      ;
; -0.534 ; loop:l0|address[14] ; loop:l0|address[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.035     ; 1.506      ;
; -0.477 ; loop:l0|address[19] ; loop:l0|address[3]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.035     ; 1.449      ;
; -0.477 ; loop:l0|address[19] ; loop:l0|address[4]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.035     ; 1.449      ;
; -0.477 ; loop:l0|address[19] ; loop:l0|address[5]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.035     ; 1.449      ;
; -0.477 ; loop:l0|address[19] ; loop:l0|address[6]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.035     ; 1.449      ;
; -0.477 ; loop:l0|address[19] ; loop:l0|address[7]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.035     ; 1.449      ;
; -0.477 ; loop:l0|address[19] ; loop:l0|address[8]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.035     ; 1.449      ;
; -0.477 ; loop:l0|address[19] ; loop:l0|address[9]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.035     ; 1.449      ;
; -0.477 ; loop:l0|address[19] ; loop:l0|address[10] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.035     ; 1.449      ;
; -0.477 ; loop:l0|address[19] ; loop:l0|address[11] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.035     ; 1.449      ;
; -0.477 ; loop:l0|address[19] ; loop:l0|address[12] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.035     ; 1.449      ;
; -0.477 ; loop:l0|address[19] ; loop:l0|address[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.035     ; 1.449      ;
; -0.475 ; loop:l0|address[4]  ; loop:l0|address[24] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.035     ; 1.447      ;
; -0.471 ; loop:l0|address[4]  ; loop:l0|address[23] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.035     ; 1.443      ;
; -0.465 ; loop:l0|address[3]  ; loop:l0|address[24] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.035     ; 1.437      ;
; -0.451 ; loop:l0|address[16] ; loop:l0|address[3]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.035     ; 1.423      ;
; -0.451 ; loop:l0|address[16] ; loop:l0|address[4]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.035     ; 1.423      ;
; -0.451 ; loop:l0|address[16] ; loop:l0|address[5]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.035     ; 1.423      ;
; -0.451 ; loop:l0|address[16] ; loop:l0|address[6]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.035     ; 1.423      ;
; -0.451 ; loop:l0|address[16] ; loop:l0|address[7]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.035     ; 1.423      ;
; -0.451 ; loop:l0|address[16] ; loop:l0|address[8]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.035     ; 1.423      ;
; -0.451 ; loop:l0|address[16] ; loop:l0|address[9]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.035     ; 1.423      ;
; -0.451 ; loop:l0|address[16] ; loop:l0|address[10] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.035     ; 1.423      ;
; -0.451 ; loop:l0|address[16] ; loop:l0|address[11] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.035     ; 1.423      ;
; -0.451 ; loop:l0|address[16] ; loop:l0|address[12] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.035     ; 1.423      ;
; -0.451 ; loop:l0|address[16] ; loop:l0|address[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.035     ; 1.423      ;
; -0.426 ; loop:l0|address[3]  ; loop:l0|address[23] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.035     ; 1.398      ;
; -0.423 ; loop:l0|address[23] ; loop:l0|address[3]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.035     ; 1.395      ;
; -0.423 ; loop:l0|address[23] ; loop:l0|address[4]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.035     ; 1.395      ;
; -0.423 ; loop:l0|address[23] ; loop:l0|address[5]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.035     ; 1.395      ;
; -0.423 ; loop:l0|address[23] ; loop:l0|address[6]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.035     ; 1.395      ;
; -0.423 ; loop:l0|address[23] ; loop:l0|address[7]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.035     ; 1.395      ;
; -0.423 ; loop:l0|address[23] ; loop:l0|address[8]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.035     ; 1.395      ;
; -0.423 ; loop:l0|address[23] ; loop:l0|address[9]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.035     ; 1.395      ;
; -0.423 ; loop:l0|address[23] ; loop:l0|address[10] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.035     ; 1.395      ;
; -0.423 ; loop:l0|address[23] ; loop:l0|address[11] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.035     ; 1.395      ;
; -0.423 ; loop:l0|address[23] ; loop:l0|address[12] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.035     ; 1.395      ;
; -0.423 ; loop:l0|address[23] ; loop:l0|address[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.035     ; 1.395      ;
; -0.411 ; loop:l0|address[6]  ; loop:l0|address[24] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.035     ; 1.383      ;
; -0.407 ; loop:l0|address[4]  ; loop:l0|address[22] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.035     ; 1.379      ;
; -0.407 ; loop:l0|address[6]  ; loop:l0|address[23] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.035     ; 1.379      ;
; -0.404 ; loop:l0|address[17] ; loop:l0|address[3]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.035     ; 1.376      ;
; -0.404 ; loop:l0|address[17] ; loop:l0|address[4]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.035     ; 1.376      ;
; -0.404 ; loop:l0|address[17] ; loop:l0|address[5]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.035     ; 1.376      ;
; -0.404 ; loop:l0|address[17] ; loop:l0|address[6]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.035     ; 1.376      ;
; -0.404 ; loop:l0|address[17] ; loop:l0|address[7]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.035     ; 1.376      ;
; -0.404 ; loop:l0|address[17] ; loop:l0|address[8]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.035     ; 1.376      ;
; -0.404 ; loop:l0|address[17] ; loop:l0|address[9]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.035     ; 1.376      ;
; -0.404 ; loop:l0|address[17] ; loop:l0|address[10] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.035     ; 1.376      ;
; -0.404 ; loop:l0|address[17] ; loop:l0|address[11] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.035     ; 1.376      ;
; -0.404 ; loop:l0|address[17] ; loop:l0|address[12] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.035     ; 1.376      ;
; -0.404 ; loop:l0|address[17] ; loop:l0|address[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.035     ; 1.376      ;
; -0.403 ; loop:l0|address[4]  ; loop:l0|address[21] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.035     ; 1.375      ;
; -0.400 ; loop:l0|address[15] ; loop:l0|address[3]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.035     ; 1.372      ;
; -0.400 ; loop:l0|address[15] ; loop:l0|address[4]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.035     ; 1.372      ;
; -0.400 ; loop:l0|address[15] ; loop:l0|address[5]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.035     ; 1.372      ;
; -0.400 ; loop:l0|address[15] ; loop:l0|address[6]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.035     ; 1.372      ;
; -0.400 ; loop:l0|address[15] ; loop:l0|address[7]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.035     ; 1.372      ;
; -0.400 ; loop:l0|address[15] ; loop:l0|address[8]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.035     ; 1.372      ;
; -0.400 ; loop:l0|address[15] ; loop:l0|address[9]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.035     ; 1.372      ;
; -0.400 ; loop:l0|address[15] ; loop:l0|address[10] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.035     ; 1.372      ;
; -0.400 ; loop:l0|address[15] ; loop:l0|address[11] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.035     ; 1.372      ;
; -0.400 ; loop:l0|address[15] ; loop:l0|address[12] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.035     ; 1.372      ;
; -0.400 ; loop:l0|address[15] ; loop:l0|address[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.035     ; 1.372      ;
; -0.397 ; loop:l0|address[3]  ; loop:l0|address[22] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.035     ; 1.369      ;
; -0.397 ; loop:l0|address[5]  ; loop:l0|address[24] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.035     ; 1.369      ;
; -0.376 ; loop:l0|address[24] ; loop:l0|address[3]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.035     ; 1.348      ;
; -0.376 ; loop:l0|address[24] ; loop:l0|address[4]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.035     ; 1.348      ;
; -0.376 ; loop:l0|address[24] ; loop:l0|address[5]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.035     ; 1.348      ;
; -0.376 ; loop:l0|address[24] ; loop:l0|address[6]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.035     ; 1.348      ;
; -0.376 ; loop:l0|address[24] ; loop:l0|address[7]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.035     ; 1.348      ;
; -0.376 ; loop:l0|address[24] ; loop:l0|address[8]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.035     ; 1.348      ;
; -0.376 ; loop:l0|address[24] ; loop:l0|address[9]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.035     ; 1.348      ;
; -0.376 ; loop:l0|address[24] ; loop:l0|address[10] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.035     ; 1.348      ;
; -0.376 ; loop:l0|address[24] ; loop:l0|address[11] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.035     ; 1.348      ;
; -0.376 ; loop:l0|address[24] ; loop:l0|address[12] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.035     ; 1.348      ;
; -0.376 ; loop:l0|address[24] ; loop:l0|address[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.035     ; 1.348      ;
; -0.368 ; loop:l0|address[13] ; loop:l0|address[24] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.035     ; 1.340      ;
; -0.368 ; loop:l0|address[13] ; loop:l0|address[22] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.035     ; 1.340      ;
+--------+---------------------+---------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.212 ; AUD_ADCLRCK                                                                                                                                                                                                                                ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                  ; AUD_ADCLRCK  ; CLOCK_50    ; 0.000        ; 1.471      ; 1.319      ;
; -0.172 ; AUD_BCLK                                                                                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:Bit_Clock_Edges|cur_test_clk                                                                                                                                                                             ; AUD_BCLK     ; CLOCK_50    ; 0.000        ; 1.441      ; 1.329      ;
; 0.119  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[24]                                                                                                                              ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.231      ; 0.454      ;
; 0.139  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[2] ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 0.479      ;
; 0.140  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6] ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 0.480      ;
; 0.143  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0]  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 0.483      ;
; 0.144  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5]  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 0.484      ;
; 0.146  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5] ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 0.486      ;
; 0.147  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[1]  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 0.487      ;
; 0.149  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[4] ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 0.489      ;
; 0.149  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[4]  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 0.489      ;
; 0.149  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[1] ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.480      ;
; 0.152  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0] ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 0.492      ;
; 0.155  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3] ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 0.495      ;
; 0.156  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0] ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.487      ;
; 0.165  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6] ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.496      ;
; 0.167  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[2] ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.498      ;
; 0.173  ; CutOffCutOnRepeat:cccor|cut                                                                                                                                                                                                                ; CutOffCutOnRepeat:cccor|cut                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.307      ;
; 0.173  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[1] ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 0.513      ;
; 0.174  ; CutOffCutOnRepeat:cccor|second_counter[1]                                                                                                                                                                                                  ; CutOffCutOnRepeat:cccor|second_counter[1]                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.307      ;
; 0.174  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[4] ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.505      ;
; 0.180  ; system:u0|system_sdram:sdram|system_sdram_input_efifo_module:the_system_sdram_input_efifo_module|rd_address                                                                                                                                ; system:u0|system_sdram:sdram|system_sdram_input_efifo_module:the_system_sdram_input_efifo_module|rd_address                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.181  ; CutOffCutOnRepeat:cccor|second_counter[0]                                                                                                                                                                                                  ; CutOffCutOnRepeat:cccor|second_counter[0]                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.314      ;
; 0.181  ; system:u0|system_sdram:sdram|i_cmd[2]                                                                                                                                                                                                      ; system:u0|system_sdram:sdram|i_cmd[2]                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; system:u0|system_sdram:sdram|i_cmd[1]                                                                                                                                                                                                      ; system:u0|system_sdram:sdram|i_cmd[1]                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; system:u0|system_sdram:sdram|i_cmd[3]                                                                                                                                                                                                      ; system:u0|system_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[6]                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[6]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[0]                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[0]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[1]                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[1]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[2]                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[2]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[3]                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[3]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[4]                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[4]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[5]                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[5]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[6]                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[6]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|full_dff                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|full_dff                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|usedw_is_2_dff                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|usedw_is_2_dff                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; system:u0|system_sdram:sdram|m_count[1]                                                                                                                                                                                                    ; system:u0|system_sdram:sdram|m_count[1]                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; system:u0|system_sdram:sdram|ack_refresh_request                                                                                                                                                                                           ; system:u0|system_sdram:sdram|ack_refresh_request                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; system:u0|system_sdram:sdram|m_next.010000000                                                                                                                                                                                              ; system:u0|system_sdram:sdram|m_next.010000000                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; system:u0|system_sdram:sdram|m_state.000000001                                                                                                                                                                                             ; system:u0|system_sdram:sdram|m_state.000000001                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; system:u0|system_sdram:sdram|m_state.000100000                                                                                                                                                                                             ; system:u0|system_sdram:sdram|m_state.000100000                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; system:u0|system_sdram:sdram|system_sdram_input_efifo_module:the_system_sdram_input_efifo_module|entries[1]                                                                                                                                ; system:u0|system_sdram:sdram|system_sdram_input_efifo_module:the_system_sdram_input_efifo_module|entries[1]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; system:u0|system_sdram:sdram|system_sdram_input_efifo_module:the_system_sdram_input_efifo_module|entries[0]                                                                                                                                ; system:u0|system_sdram:sdram|system_sdram_input_efifo_module:the_system_sdram_input_efifo_module|entries[0]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; system:u0|system_sdram:sdram|system_sdram_input_efifo_module:the_system_sdram_input_efifo_module|wr_address                                                                                                                                ; system:u0|system_sdram:sdram|system_sdram_input_efifo_module:the_system_sdram_input_efifo_module|wr_address                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; system:u0|system_sdram:sdram|refresh_request                                                                                                                                                                                               ; system:u0|system_sdram:sdram|refresh_request                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; system:u0|system_sdram:sdram|i_next.101                                                                                                                                                                                                    ; system:u0|system_sdram:sdram|i_next.101                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; system:u0|system_sdram:sdram|i_state.101                                                                                                                                                                                                   ; system:u0|system_sdram:sdram|i_state.101                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; system:u0|system_sdram:sdram|i_next.000                                                                                                                                                                                                    ; system:u0|system_sdram:sdram|i_next.000                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; system:u0|system_sdram:sdram|i_count[0]                                                                                                                                                                                                    ; system:u0|system_sdram:sdram|i_count[0]                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; system:u0|system_sdram:sdram|i_count[1]                                                                                                                                                                                                    ; system:u0|system_sdram:sdram|i_count[1]                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; system:u0|system_sdram:sdram|i_count[2]                                                                                                                                                                                                    ; system:u0|system_sdram:sdram|i_count[2]                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; system:u0|system_sdram:sdram|i_state.000                                                                                                                                                                                                   ; system:u0|system_sdram:sdram|i_state.000                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; system:u0|system_sdram:sdram|i_refs[2]                                                                                                                                                                                                     ; system:u0|system_sdram:sdram|i_refs[2]                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; system:u0|system_sdram:sdram|i_refs[0]                                                                                                                                                                                                     ; system:u0|system_sdram:sdram|i_refs[0]                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; system:u0|system_sdram:sdram|i_refs[1]                                                                                                                                                                                                     ; system:u0|system_sdram:sdram|i_refs[1]                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[0]                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[0]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[3]                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[3]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|usedw_is_2_dff                     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|usedw_is_2_dff                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.182  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[1]                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[1]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[2]                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[2]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[3]                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[3]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[0]                     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[0]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[1]                     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[1]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[2]                     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[2]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[3]                     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[3]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[4]                     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[4]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[5]                     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[5]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[6]                     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[6]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|full_dff                            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|full_dff                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|usedw_is_2_dff                      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|usedw_is_2_dff                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|full_dff                           ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|full_dff                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                    ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; loop:l0|counter[2]                                                                                                                                                                                                                         ; loop:l0|counter[2]                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; loop:l0|counter[1]                                                                                                                                                                                                                         ; loop:l0|counter[1]                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; system:u0|system_sdram:sdram|init_done                                                                                                                                                                                                     ; system:u0|system_sdram:sdram|init_done                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[0]                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[0]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[4]                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[4]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[5]                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[5]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[1]                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[1]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[2]                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[2]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[4]                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[4]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[5]                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[5]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[6]                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[6]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|full_dff                           ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|full_dff                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; Audio_Controller:Audio_Controller|done_adc_channel_sync                                                                                                                                                                                    ; Audio_Controller:Audio_Controller|done_adc_channel_sync                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.183  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|usedw_is_2_dff                     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|usedw_is_2_dff                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.187  ; CutOffCutOnRepeat:cccor|second_counter[0]                                                                                                                                                                                                  ; CutOffCutOnRepeat:cccor|second_counter[1]                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.320      ;
; 0.187  ; CutOffCutOnRepeat:cccor|second_counter[1]                                                                                                                                                                                                  ; CutOffCutOnRepeat:cccor|second_counter[0]                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.320      ;
; 0.188  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[14]                                                                                                                               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[15]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.313      ;
; 0.188  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[3]                                                                                                                                ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[4]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.313      ;
; 0.188  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|rd_ptr_lsb                        ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|rd_ptr_lsb                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.314      ;
; 0.188  ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                         ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.314      ;
; 0.188  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|rd_ptr_lsb                         ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|rd_ptr_lsb                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.314      ;
; 0.189  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[30]                                                                                                                               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[31]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.314      ;
; 0.189  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[24]                                                                                                                               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[25]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.314      ;
; 0.189  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[17]                                                                                                                               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[18]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.314      ;
; 0.189  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[16]                                                                                                                               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[17]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.314      ;
; 0.189  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[15]                                                                                                                               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[16]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.314      ;
; 0.189  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[10]                                                                                                                               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[11]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.314      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'avconf:avc|LUT_INDEX[1]'                                                                                                     ;
+--------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                 ; Launch Clock             ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+
; -0.029 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.668      ; 1.659      ;
; 0.065  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.589      ; 1.674      ;
; 0.080  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.592      ; 1.692      ;
; 0.095  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[10] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.697      ; 2.897      ;
; 0.099  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.597      ; 1.716      ;
; 0.099  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.589      ; 1.708      ;
; 0.115  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.614      ; 2.834      ;
; 0.127  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[12] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.618      ; 2.850      ;
; 0.129  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.585      ; 1.734      ;
; 0.135  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.671      ; 1.826      ;
; 0.135  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.700      ; 2.940      ;
; 0.140  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.621      ; 2.866      ;
; 0.145  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.671      ; 1.836      ;
; 0.171  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.668      ; 1.859      ;
; 0.186  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.612      ; 2.903      ;
; 0.197  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.584      ; 1.801      ;
; 0.199  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.616      ; 2.920      ;
; 0.201  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.585      ; 1.806      ;
; 0.204  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.592      ; 1.816      ;
; 0.205  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.582      ; 1.807      ;
; 0.205  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.585      ; 1.810      ;
; 0.206  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.616      ; 2.927      ;
; 0.208  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.584      ; 1.812      ;
; 0.210  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.626      ; 2.941      ;
; 0.223  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.613      ; 2.941      ;
; 0.227  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.585      ; 1.832      ;
; 0.231  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[11] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.613      ; 2.949      ;
; 0.239  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.584      ; 1.843      ;
; 0.241  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.587      ; 1.848      ;
; 0.242  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.614      ; 2.961      ;
; 0.243  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.587      ; 1.850      ;
; 0.245  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.584      ; 1.849      ;
; 0.245  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.587      ; 1.852      ;
; 0.251  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.611      ; 2.967      ;
; 0.252  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.593      ; 1.865      ;
; 0.252  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.587      ; 1.859      ;
; 0.254  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.593      ; 1.867      ;
; 0.272  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.583      ; 1.875      ;
; 0.279  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[15] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.624      ; 3.008      ;
; 0.282  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.584      ; 1.886      ;
; 0.282  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.593      ; 1.895      ;
; 0.301  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.585      ; 1.906      ;
; 0.305  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.582      ; 1.907      ;
; 0.334  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[14] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.622      ; 3.061      ;
; 0.340  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.587      ; 1.947      ;
; 0.343  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.597      ; 1.960      ;
; 0.358  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.582      ; 1.960      ;
; 0.364  ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 0.771      ; 1.155      ;
; 0.365  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[13] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.613      ; 3.083      ;
; 0.381  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.587      ; 1.988      ;
; 0.384  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.587      ; 1.991      ;
; 0.401  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.584      ; 2.005      ;
; 0.412  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.584      ; 2.016      ;
; 0.415  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.671      ; 2.106      ;
; 0.419  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.589      ; 2.028      ;
; 0.425  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.595      ; 2.040      ;
; 0.441  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.592      ; 2.053      ;
; 0.449  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.593      ; 2.062      ;
; 0.460  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.585      ; 2.065      ;
; 0.462  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.671      ; 2.153      ;
; 0.467  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.614      ; 2.706      ;
; 0.469  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.584      ; 2.073      ;
; 0.516  ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 0.771      ; 1.307      ;
; 0.521  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.587      ; 2.128      ;
; 0.542  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.595      ; 2.157      ;
; 0.552  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.584      ; 2.156      ;
; 0.554  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.582      ; 2.156      ;
; 0.559  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.595      ; 2.174      ;
; 0.571  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.595      ; 2.186      ;
; 0.597  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.583      ; 2.200      ;
; 0.600  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[10] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.697      ; 2.922      ;
; 0.624  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.612      ; 2.861      ;
; 0.634  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.589      ; 2.243      ;
; 0.639  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.668      ; 2.327      ;
; 0.643  ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 0.773      ; 1.436      ;
; 0.656  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.592      ; 2.268      ;
; 0.658  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.668      ; 2.346      ;
; 0.662  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[12] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.618      ; 2.905      ;
; 0.672  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.583      ; 2.275      ;
; 0.684  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.621      ; 2.930      ;
; 0.712  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.585      ; 2.317      ;
; 0.713  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.584      ; 2.317      ;
; 0.715  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.626      ; 2.966      ;
; 0.720  ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 0.770      ; 1.510      ;
; 0.725  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.583      ; 2.328      ;
; 0.754  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.597      ; 2.371      ;
; 0.788  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.597      ; 2.405      ;
; 0.810  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.585      ; 2.415      ;
; 0.815  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.616      ; 3.056      ;
; 0.820  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.700      ; 3.145      ;
; 0.832  ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 0.854      ; 1.706      ;
; 0.832  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[11] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.613      ; 3.070      ;
; 0.845  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.616      ; 3.086      ;
; 0.905  ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 0.769      ; 1.694      ;
; 0.936  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.584      ; 2.540      ;
; 0.940  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.613      ; 3.178      ;
; 0.941  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.584      ; 2.545      ;
; 0.943  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.611      ; 3.179      ;
; 0.947  ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 0.783      ; 1.750      ;
; 0.962  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[15] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.624      ; 3.211      ;
+--------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'AUD_BCLK'                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                             ; To Node                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.134 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[13]                         ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[16]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.420      ; 0.638      ;
; 0.149 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[12]                         ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[16]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.420      ; 0.653      ;
; 0.197 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[13]                         ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[17]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.420      ; 0.701      ;
; 0.200 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[13]                         ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[18]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.420      ; 0.704      ;
; 0.201 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[11]                         ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[16]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.420      ; 0.705      ;
; 0.212 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[12]                         ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[17]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.420      ; 0.716      ;
; 0.215 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[12]                         ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[18]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.420      ; 0.719      ;
; 0.232 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[14]                         ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[16]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.420      ; 0.736      ;
; 0.263 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[13]                         ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[19]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.420      ; 0.767      ;
; 0.264 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[11]                         ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[17]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.420      ; 0.768      ;
; 0.266 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[13]                         ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[20]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.420      ; 0.770      ;
; 0.267 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[11]                         ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[18]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.420      ; 0.771      ;
; 0.268 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[9]                          ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[16]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.420      ; 0.772      ;
; 0.278 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[12]                         ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[19]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.420      ; 0.782      ;
; 0.281 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[8]                          ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[16]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.420      ; 0.785      ;
; 0.281 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[12]                         ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[20]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.420      ; 0.785      ;
; 0.295 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[14]                         ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[17]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.420      ; 0.799      ;
; 0.298 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[14]                         ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[18]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.420      ; 0.802      ;
; 0.318 ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[6]                           ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[6]                           ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.424      ;
; 0.318 ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[14]                          ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[14]                          ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.424      ;
; 0.318 ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[22]                          ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[22]                          ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.424      ;
; 0.318 ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[31]                          ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[31]                          ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.424      ;
; 0.318 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[2]                          ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[2]                          ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.424      ;
; 0.318 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[13]                         ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[13]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.424      ;
; 0.318 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[16]                         ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[16]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.424      ;
; 0.318 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[31]                         ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[31]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.424      ;
; 0.318 ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[6]  ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[6]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.424      ;
; 0.318 ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[13] ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[13] ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.424      ;
; 0.318 ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[15] ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[15] ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.424      ;
; 0.318 ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[22] ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[22] ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.424      ;
; 0.318 ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[30] ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[30] ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.424      ;
; 0.318 ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[16] ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[16] ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.424      ;
; 0.318 ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[2]  ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[2]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.424      ;
; 0.318 ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[31] ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[31] ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.424      ;
; 0.319 ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[2]                           ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[2]                           ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[3]                           ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[3]                           ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[5]                           ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[5]                           ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[11]                          ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[11]                          ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[13]                          ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[13]                          ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[17]                          ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[17]                          ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[18]                          ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[18]                          ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[19]                          ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[19]                          ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[20]                          ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[20]                          ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[21]                          ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[21]                          ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[27]                          ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[27]                          ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[29]                          ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[29]                          ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[24]                          ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[24]                          ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[1]                           ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[1]                           ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[3]                          ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[3]                          ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[4]                          ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[4]                          ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[8]                          ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[8]                          ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[11]                         ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[11]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[12]                         ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[12]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[19]                         ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[19]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[24]                         ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[24]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[26]                         ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[26]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[28]                         ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[28]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[29]                         ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[29]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[18]                         ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[18]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[1]                          ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[1]                          ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[4]  ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[4]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[5]  ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[5]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[8]  ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[8]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[12] ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[12] ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[17] ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[17] ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[18] ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[18] ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[19] ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[19] ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[20] ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[20] ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[24] ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[24] ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[26] ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[26] ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[27] ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[27] ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[28] ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[28] ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[29] ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[29] ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[10] ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[10] ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[1]  ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[1]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.425      ;
; 0.320 ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[9]                           ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[9]                           ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.426      ;
; 0.320 ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[23]                          ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[23]                          ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.426      ;
; 0.320 ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[25]                          ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[25]                          ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.426      ;
; 0.320 ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[7]                           ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[7]                           ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.426      ;
; 0.320 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[7]                          ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[7]                          ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.426      ;
; 0.320 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[9]                          ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[9]                          ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.426      ;
; 0.320 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[23]                         ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[23]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.426      ;
; 0.320 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[25]                         ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[25]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.426      ;
; 0.320 ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[9]  ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[9]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.426      ;
; 0.320 ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[23] ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[23] ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.426      ;
; 0.320 ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[25] ; AllFilters:filters|BandPassFilter:bandpass|LowPassFilter:lowpass|previous_right_channel_audio_out[25] ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.426      ;
; 0.324 ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[0]                           ; AllFilters:filters|LowPassFilter:lowpass|previous_left_channel_audio_out[0]                           ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.430      ;
; 0.324 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[0]                          ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[0]                          ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.430      ;
; 0.329 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[13]                         ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[21]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.420      ; 0.833      ;
; 0.330 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[11]                         ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[19]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.420      ; 0.834      ;
; 0.331 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[9]                          ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[17]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.420      ; 0.835      ;
; 0.332 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[13]                         ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[22]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.420      ; 0.836      ;
; 0.333 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[11]                         ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[20]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.420      ; 0.837      ;
; 0.334 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[7]                          ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[16]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.420      ; 0.838      ;
; 0.334 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[9]                          ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[18]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.420      ; 0.838      ;
; 0.344 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[8]                          ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[17]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.420      ; 0.848      ;
; 0.344 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[12]                         ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[21]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.420      ; 0.848      ;
; 0.347 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[8]                          ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[18]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.420      ; 0.851      ;
; 0.347 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[12]                         ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[22]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.420      ; 0.851      ;
; 0.356 ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[15]                         ; AllFilters:filters|LowPassFilter:lowpass|previous_right_channel_audio_out[16]                         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.420      ; 0.860      ;
+-------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'avconf:avc|mI2C_CTRL_CLK'                                                                                                                                                ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.158 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[4]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.930      ; 2.297      ;
; 0.158 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[14]                      ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.930      ; 2.297      ;
; 0.158 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[12]                      ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.930      ; 2.297      ;
; 0.172 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[22]                      ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.931      ; 2.312      ;
; 0.181 ; avconf:avc|I2C_Controller:u0|SDO~_Duplicate_1 ; avconf:avc|I2C_Controller:u0|SDO~_Duplicate_1 ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; avconf:avc|I2C_Controller:u0|ACK2             ; avconf:avc|I2C_Controller:u0|ACK2             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; avconf:avc|I2C_Controller:u0|ACK3             ; avconf:avc|I2C_Controller:u0|ACK3             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; avconf:avc|I2C_Controller:u0|ACK1             ; avconf:avc|I2C_Controller:u0|ACK1             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; avconf:avc|LUT_INDEX[0]                       ; avconf:avc|LUT_INDEX[0]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; avconf:avc|I2C_Controller:u0|SCLK             ; avconf:avc|I2C_Controller:u0|SCLK             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; avconf:avc|I2C_Controller:u0|END              ; avconf:avc|I2C_Controller:u0|END              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; avconf:avc|mI2C_GO                            ; avconf:avc|mI2C_GO                            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; avconf:avc|mSetup_ST.0001                     ; avconf:avc|mSetup_ST.0001                     ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.307      ;
; 0.204 ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mSetup_ST.0001                     ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.329      ;
; 0.216 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[18]                      ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.931      ; 2.356      ;
; 0.245 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[0]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.934      ; 2.388      ;
; 0.252 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[7]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.931      ; 2.392      ;
; 0.252 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[9]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.931      ; 2.392      ;
; 0.262 ; avconf:avc|mI2C_DATA[22]                      ; avconf:avc|I2C_Controller:u0|SD[22]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.388      ;
; 0.262 ; avconf:avc|mI2C_DATA[18]                      ; avconf:avc|I2C_Controller:u0|SD[18]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.388      ;
; 0.263 ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.388      ;
; 0.264 ; avconf:avc|mSetup_ST.0001                     ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.389      ;
; 0.271 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|LUT_INDEX[0]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.932      ; 2.412      ;
; 0.277 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[5]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.933      ; 2.419      ;
; 0.277 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[15]                      ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.933      ; 2.419      ;
; 0.283 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[3]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.931      ; 2.423      ;
; 0.304 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.933      ; 2.446      ;
; 0.311 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.437      ;
; 0.317 ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|mI2C_GO                            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.442      ;
; 0.320 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.446      ;
; 0.321 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.447      ;
; 0.328 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|I2C_Controller:u0|SDO~_Duplicate_1 ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.454      ;
; 0.330 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.456      ;
; 0.331 ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.022      ; 0.437      ;
; 0.331 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.457      ;
; 0.340 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.466      ;
; 0.341 ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.022      ; 0.447      ;
; 0.344 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_GO                            ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.934      ; 2.487      ;
; 0.344 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.934      ; 2.487      ;
; 0.344 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mSetup_ST.0001                     ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.934      ; 2.487      ;
; 0.344 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.934      ; 2.487      ;
; 0.346 ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.022      ; 0.452      ;
; 0.347 ; avconf:avc|mSetup_ST.0001                     ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.472      ;
; 0.359 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[10]                      ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.932      ; 2.500      ;
; 0.359 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[2]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.932      ; 2.500      ;
; 0.359 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[6]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.932      ; 2.500      ;
; 0.363 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[1]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.928      ; 2.500      ;
; 0.363 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[8]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.928      ; 2.500      ;
; 0.368 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[11]                      ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.928      ; 2.505      ;
; 0.368 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[13]                      ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.928      ; 2.505      ;
; 0.372 ; avconf:avc|mI2C_DATA[2]                       ; avconf:avc|I2C_Controller:u0|SD[2]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.038      ; 0.494      ;
; 0.375 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.083      ; 1.667      ;
; 0.375 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.083      ; 1.667      ;
; 0.375 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.083      ; 1.667      ;
; 0.375 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.083      ; 1.667      ;
; 0.381 ; avconf:avc|mSetup_ST.0001                     ; avconf:avc|mI2C_GO                            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.506      ;
; 0.385 ; avconf:avc|mI2C_DATA[6]                       ; avconf:avc|I2C_Controller:u0|SD[6]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.038      ; 0.507      ;
; 0.458 ; avconf:avc|mI2C_DATA[15]                      ; avconf:avc|I2C_Controller:u0|SD[15]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.039      ; 0.581      ;
; 0.459 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.585      ;
; 0.460 ; avconf:avc|mI2C_DATA[3]                       ; avconf:avc|I2C_Controller:u0|SD[3]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.039      ; 0.583      ;
; 0.465 ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|LUT_INDEX[0]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.903      ; 1.452      ;
; 0.469 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.595      ;
; 0.472 ; avconf:avc|mI2C_DATA[10]                      ; avconf:avc|I2C_Controller:u0|SD[10]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.038      ; 0.594      ;
; 0.479 ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.023      ; 0.586      ;
; 0.479 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.605      ;
; 0.481 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SDO~_Duplicate_1 ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.607      ;
; 0.489 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.615      ;
; 0.490 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.616      ;
; 0.492 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.618      ;
; 0.493 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.619      ;
; 0.498 ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.023      ; 0.605      ;
; 0.501 ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.023      ; 0.608      ;
; 0.502 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SDO~_Duplicate_1 ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.628      ;
; 0.503 ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_DATA[4]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.901      ; 1.488      ;
; 0.503 ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_DATA[14]                      ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.901      ; 1.488      ;
; 0.503 ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_DATA[12]                      ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.901      ; 1.488      ;
; 0.503 ; avconf:avc|LUT_DATA[0]                        ; avconf:avc|mI2C_DATA[0]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; -0.576     ; 0.031      ;
; 0.509 ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.022      ; 0.615      ;
; 0.517 ; avconf:avc|I2C_Controller:u0|END              ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.048      ; 0.649      ;
; 0.518 ; avconf:avc|I2C_Controller:u0|END              ; avconf:avc|mI2C_GO                            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.048      ; 0.650      ;
; 0.521 ; avconf:avc|mI2C_DATA[7]                       ; avconf:avc|I2C_Controller:u0|SD[7]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.039      ; 0.644      ;
; 0.521 ; avconf:avc|I2C_Controller:u0|END              ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.048      ; 0.653      ;
; 0.531 ; avconf:avc|mI2C_DATA[4]                       ; avconf:avc|I2C_Controller:u0|SD[4]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.655      ;
; 0.532 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.658      ;
; 0.535 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.661      ;
; 0.536 ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.904      ; 1.524      ;
; 0.537 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|I2C_Controller:u0|END              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.039      ; 0.660      ;
; 0.542 ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.023      ; 0.649      ;
; 0.542 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.668      ;
; 0.545 ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.023      ; 0.652      ;
; 0.545 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.671      ;
; 0.546 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|I2C_Controller:u0|SCLK             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.039      ; 0.669      ;
; 0.552 ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_DATA[18]                      ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.902      ; 1.538      ;
; 0.556 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.682      ;
; 0.559 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.685      ;
; 0.564 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|ACK1             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.038      ; 0.686      ;
; 0.571 ; avconf:avc|mI2C_DATA[13]                      ; avconf:avc|I2C_Controller:u0|SD[13]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.045      ; 0.700      ;
; 0.571 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SDO~_Duplicate_1 ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.697      ;
; 0.572 ; avconf:avc|mI2C_GO                            ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.037      ; 0.693      ;
; 0.572 ; avconf:avc|mI2C_GO                            ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.037      ; 0.693      ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'AUD_ADCLRCK'                                                                                ;
+-------+---------------------+---------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node           ; To Node             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------+---------------------+--------------+-------------+--------------+------------+------------+
; 0.231 ; loop:l0|address[24] ; loop:l0|address[24] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.022      ; 0.337      ;
; 0.318 ; loop:l0|address[4]  ; loop:l0|address[4]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.022      ; 0.424      ;
; 0.320 ; loop:l0|address[5]  ; loop:l0|address[5]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.022      ; 0.426      ;
; 0.320 ; loop:l0|address[6]  ; loop:l0|address[6]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.022      ; 0.426      ;
; 0.320 ; loop:l0|address[8]  ; loop:l0|address[8]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.022      ; 0.426      ;
; 0.320 ; loop:l0|address[9]  ; loop:l0|address[9]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.022      ; 0.426      ;
; 0.321 ; loop:l0|address[7]  ; loop:l0|address[7]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.022      ; 0.427      ;
; 0.323 ; loop:l0|address[14] ; loop:l0|address[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.022      ; 0.429      ;
; 0.328 ; loop:l0|address[3]  ; loop:l0|address[3]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.022      ; 0.434      ;
; 0.330 ; loop:l0|address[13] ; loop:l0|address[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.022      ; 0.436      ;
; 0.331 ; loop:l0|address[11] ; loop:l0|address[11] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.022      ; 0.437      ;
; 0.331 ; loop:l0|address[12] ; loop:l0|address[12] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.022      ; 0.437      ;
; 0.332 ; loop:l0|address[10] ; loop:l0|address[10] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.022      ; 0.438      ;
; 0.335 ; loop:l0|address[15] ; loop:l0|address[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.022      ; 0.441      ;
; 0.336 ; loop:l0|address[16] ; loop:l0|address[16] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.022      ; 0.442      ;
; 0.336 ; loop:l0|address[17] ; loop:l0|address[17] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.022      ; 0.442      ;
; 0.336 ; loop:l0|address[20] ; loop:l0|address[20] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.022      ; 0.442      ;
; 0.336 ; loop:l0|address[22] ; loop:l0|address[22] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.022      ; 0.442      ;
; 0.337 ; loop:l0|address[18] ; loop:l0|address[18] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.022      ; 0.443      ;
; 0.337 ; loop:l0|address[21] ; loop:l0|address[21] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.022      ; 0.443      ;
; 0.338 ; loop:l0|address[23] ; loop:l0|address[23] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.022      ; 0.444      ;
; 0.401 ; loop:l0|address[19] ; loop:l0|address[19] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.022      ; 0.507      ;
; 0.465 ; loop:l0|address[4]  ; loop:l0|address[5]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.024      ; 0.573      ;
; 0.467 ; loop:l0|address[6]  ; loop:l0|address[7]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.024      ; 0.575      ;
; 0.467 ; loop:l0|address[8]  ; loop:l0|address[9]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.024      ; 0.575      ;
; 0.470 ; loop:l0|address[14] ; loop:l0|address[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.024      ; 0.578      ;
; 0.475 ; loop:l0|address[3]  ; loop:l0|address[4]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.024      ; 0.583      ;
; 0.475 ; loop:l0|address[13] ; loop:l0|address[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.035      ; 0.594      ;
; 0.476 ; loop:l0|address[5]  ; loop:l0|address[6]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.024      ; 0.584      ;
; 0.476 ; loop:l0|address[9]  ; loop:l0|address[10] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.024      ; 0.584      ;
; 0.477 ; loop:l0|address[7]  ; loop:l0|address[8]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.024      ; 0.585      ;
; 0.478 ; loop:l0|address[3]  ; loop:l0|address[5]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.024      ; 0.586      ;
; 0.478 ; loop:l0|address[12] ; loop:l0|address[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.024      ; 0.586      ;
; 0.478 ; loop:l0|address[13] ; loop:l0|address[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.035      ; 0.597      ;
; 0.479 ; loop:l0|address[5]  ; loop:l0|address[7]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.024      ; 0.587      ;
; 0.479 ; loop:l0|address[9]  ; loop:l0|address[11] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.024      ; 0.587      ;
; 0.479 ; loop:l0|address[10] ; loop:l0|address[11] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.024      ; 0.587      ;
; 0.480 ; loop:l0|address[7]  ; loop:l0|address[9]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.024      ; 0.588      ;
; 0.483 ; loop:l0|address[16] ; loop:l0|address[17] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.024      ; 0.591      ;
; 0.483 ; loop:l0|address[20] ; loop:l0|address[21] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.024      ; 0.591      ;
; 0.483 ; loop:l0|address[22] ; loop:l0|address[23] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.024      ; 0.591      ;
; 0.484 ; loop:l0|address[18] ; loop:l0|address[19] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.024      ; 0.592      ;
; 0.487 ; loop:l0|address[11] ; loop:l0|address[12] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.024      ; 0.595      ;
; 0.490 ; loop:l0|address[11] ; loop:l0|address[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.024      ; 0.598      ;
; 0.491 ; loop:l0|address[15] ; loop:l0|address[16] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.024      ; 0.599      ;
; 0.492 ; loop:l0|address[17] ; loop:l0|address[18] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.024      ; 0.600      ;
; 0.493 ; loop:l0|address[21] ; loop:l0|address[22] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.024      ; 0.601      ;
; 0.494 ; loop:l0|address[15] ; loop:l0|address[17] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.024      ; 0.602      ;
; 0.494 ; loop:l0|address[23] ; loop:l0|address[24] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.024      ; 0.602      ;
; 0.495 ; loop:l0|address[17] ; loop:l0|address[19] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.024      ; 0.603      ;
; 0.496 ; loop:l0|address[21] ; loop:l0|address[23] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.024      ; 0.604      ;
; 0.528 ; loop:l0|address[4]  ; loop:l0|address[6]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.024      ; 0.636      ;
; 0.530 ; loop:l0|address[6]  ; loop:l0|address[8]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.024      ; 0.638      ;
; 0.530 ; loop:l0|address[8]  ; loop:l0|address[10] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.024      ; 0.638      ;
; 0.530 ; loop:l0|address[12] ; loop:l0|address[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.035      ; 0.649      ;
; 0.531 ; loop:l0|address[4]  ; loop:l0|address[7]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.024      ; 0.639      ;
; 0.533 ; loop:l0|address[6]  ; loop:l0|address[9]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.024      ; 0.641      ;
; 0.533 ; loop:l0|address[8]  ; loop:l0|address[11] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.024      ; 0.641      ;
; 0.533 ; loop:l0|address[12] ; loop:l0|address[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.035      ; 0.652      ;
; 0.533 ; loop:l0|address[14] ; loop:l0|address[16] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.024      ; 0.641      ;
; 0.536 ; loop:l0|address[14] ; loop:l0|address[17] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.024      ; 0.644      ;
; 0.541 ; loop:l0|address[3]  ; loop:l0|address[6]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.024      ; 0.649      ;
; 0.541 ; loop:l0|address[13] ; loop:l0|address[16] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.035      ; 0.660      ;
; 0.542 ; loop:l0|address[5]  ; loop:l0|address[8]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.024      ; 0.650      ;
; 0.542 ; loop:l0|address[9]  ; loop:l0|address[12] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.024      ; 0.650      ;
; 0.542 ; loop:l0|address[10] ; loop:l0|address[12] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.024      ; 0.650      ;
; 0.542 ; loop:l0|address[11] ; loop:l0|address[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.035      ; 0.661      ;
; 0.543 ; loop:l0|address[7]  ; loop:l0|address[10] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.024      ; 0.651      ;
; 0.544 ; loop:l0|address[3]  ; loop:l0|address[7]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.024      ; 0.652      ;
; 0.544 ; loop:l0|address[13] ; loop:l0|address[17] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.035      ; 0.663      ;
; 0.545 ; loop:l0|address[5]  ; loop:l0|address[9]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.024      ; 0.653      ;
; 0.545 ; loop:l0|address[9]  ; loop:l0|address[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.024      ; 0.653      ;
; 0.545 ; loop:l0|address[10] ; loop:l0|address[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.024      ; 0.653      ;
; 0.545 ; loop:l0|address[11] ; loop:l0|address[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.035      ; 0.664      ;
; 0.546 ; loop:l0|address[7]  ; loop:l0|address[11] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.024      ; 0.654      ;
; 0.546 ; loop:l0|address[16] ; loop:l0|address[18] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.024      ; 0.654      ;
; 0.546 ; loop:l0|address[20] ; loop:l0|address[22] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.024      ; 0.654      ;
; 0.546 ; loop:l0|address[22] ; loop:l0|address[24] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.024      ; 0.654      ;
; 0.547 ; loop:l0|address[18] ; loop:l0|address[20] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.024      ; 0.655      ;
; 0.549 ; loop:l0|address[16] ; loop:l0|address[19] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.024      ; 0.657      ;
; 0.549 ; loop:l0|address[20] ; loop:l0|address[23] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.024      ; 0.657      ;
; 0.550 ; loop:l0|address[18] ; loop:l0|address[21] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.024      ; 0.658      ;
; 0.557 ; loop:l0|address[15] ; loop:l0|address[18] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.024      ; 0.665      ;
; 0.557 ; loop:l0|address[19] ; loop:l0|address[20] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.024      ; 0.665      ;
; 0.558 ; loop:l0|address[17] ; loop:l0|address[20] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.024      ; 0.666      ;
; 0.559 ; loop:l0|address[21] ; loop:l0|address[24] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.024      ; 0.667      ;
; 0.560 ; loop:l0|address[15] ; loop:l0|address[19] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.024      ; 0.668      ;
; 0.560 ; loop:l0|address[19] ; loop:l0|address[21] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.024      ; 0.668      ;
; 0.561 ; loop:l0|address[17] ; loop:l0|address[21] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.024      ; 0.669      ;
; 0.594 ; loop:l0|address[4]  ; loop:l0|address[8]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.024      ; 0.702      ;
; 0.596 ; loop:l0|address[6]  ; loop:l0|address[10] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.024      ; 0.704      ;
; 0.596 ; loop:l0|address[8]  ; loop:l0|address[12] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.024      ; 0.704      ;
; 0.596 ; loop:l0|address[12] ; loop:l0|address[16] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.035      ; 0.715      ;
; 0.597 ; loop:l0|address[4]  ; loop:l0|address[9]  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.024      ; 0.705      ;
; 0.597 ; loop:l0|address[9]  ; loop:l0|address[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.035      ; 0.716      ;
; 0.597 ; loop:l0|address[10] ; loop:l0|address[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.035      ; 0.716      ;
; 0.599 ; loop:l0|address[6]  ; loop:l0|address[11] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.024      ; 0.707      ;
; 0.599 ; loop:l0|address[8]  ; loop:l0|address[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.024      ; 0.707      ;
; 0.599 ; loop:l0|address[12] ; loop:l0|address[17] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.035      ; 0.718      ;
; 0.599 ; loop:l0|address[14] ; loop:l0|address[18] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.024      ; 0.707      ;
+-------+---------------------+---------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                           ; To Node                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.271 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_addr[3]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 2.586      ;
; 17.272 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[17]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 2.566      ;
; 17.273 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[22]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 2.577      ;
; 17.273 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[20]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 2.574      ;
; 17.273 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[19]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 2.574      ;
; 17.273 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[16]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 2.577      ;
; 17.274 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|za_data[17]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.156     ; 2.508      ;
; 17.275 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[21]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.122     ; 2.543      ;
; 17.275 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|za_data[16]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.144     ; 2.519      ;
; 17.275 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|za_data[19]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.147     ; 2.516      ;
; 17.275 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|za_data[20]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.147     ; 2.516      ;
; 17.275 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|za_data[22]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.144     ; 2.519      ;
; 17.277 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|za_data[21]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.176     ; 2.485      ;
; 17.281 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[23]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 2.562      ;
; 17.281 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[18]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 2.574      ;
; 17.283 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|za_data[18]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.139     ; 2.516      ;
; 17.283 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|za_data[23]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.151     ; 2.504      ;
; 17.288 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[24]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 2.569      ;
; 17.288 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[15]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 2.569      ;
; 17.288 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[9]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 2.569      ;
; 17.288 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[8]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 2.569      ;
; 17.288 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[4]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.588      ;
; 17.288 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[3]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 2.575      ;
; 17.288 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[2]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.588      ;
; 17.288 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_addr[11]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 2.569      ;
; 17.289 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[11]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.111     ; 2.540      ;
; 17.289 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_addr[8]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 2.559      ;
; 17.289 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_addr[6]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 2.559      ;
; 17.289 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_addr[5]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 2.564      ;
; 17.289 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_addr[12]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 2.564      ;
; 17.290 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_addr[2]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.118     ; 2.532      ;
; 17.290 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_bank[0]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.118     ; 2.532      ;
; 17.290 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|za_data[2]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.118     ; 2.530      ;
; 17.290 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|za_data[3]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.131     ; 2.517      ;
; 17.290 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|za_data[4]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.118     ; 2.530      ;
; 17.290 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|za_data[8]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.137     ; 2.511      ;
; 17.290 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|za_data[9]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.137     ; 2.511      ;
; 17.290 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|za_data[15]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.137     ; 2.511      ;
; 17.290 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|za_data[24]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.137     ; 2.511      ;
; 17.291 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[14]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 2.552      ;
; 17.291 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[0]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 2.552      ;
; 17.291 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_addr[9]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 2.552      ;
; 17.291 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|za_data[11]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.165     ; 2.482      ;
; 17.293 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|za_data[0]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.151     ; 2.494      ;
; 17.293 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|za_data[14]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.151     ; 2.494      ;
; 17.294 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[30]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 2.596      ;
; 17.294 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[29]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 2.594      ;
; 17.294 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[28]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 2.596      ;
; 17.294 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[12]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.582      ;
; 17.294 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[10]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.582      ;
; 17.294 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[7]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 2.596      ;
; 17.294 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_addr[0]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 2.596      ;
; 17.294 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_addr[10]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 2.594      ;
; 17.295 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[1]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 2.572      ;
; 17.296 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[6]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 2.578      ;
; 17.296 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[5]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 2.578      ;
; 17.296 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_addr[7]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 2.567      ;
; 17.296 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|za_data[7]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 2.538      ;
; 17.296 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|za_data[10]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.118     ; 2.524      ;
; 17.296 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|za_data[12]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.118     ; 2.524      ;
; 17.296 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|za_data[28]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 2.538      ;
; 17.296 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|za_data[29]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 2.536      ;
; 17.296 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|za_data[30]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 2.538      ;
; 17.297 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[13]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 2.556      ;
; 17.297 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_addr[4]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.111     ; 2.532      ;
; 17.297 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_addr[1]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.111     ; 2.532      ;
; 17.297 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|za_data[1]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.127     ; 2.514      ;
; 17.298 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|za_data[5]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.120     ; 2.520      ;
; 17.298 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|za_data[6]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.120     ; 2.520      ;
; 17.299 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|za_data[13]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.141     ; 2.498      ;
; 17.301 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[27]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 2.589      ;
; 17.301 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[26]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 2.589      ;
; 17.301 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[25]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 2.589      ;
; 17.302 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[31]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.583      ;
; 17.302 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_bank[1]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 2.587      ;
; 17.303 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|za_data[25]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 2.531      ;
; 17.303 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|za_data[26]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 2.531      ;
; 17.303 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|za_data[27]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 2.531      ;
; 17.304 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|za_data[31]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.109     ; 2.525      ;
; 17.373 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|oe~_Duplicate_17 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.110     ; 2.445      ;
; 17.374 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|oe~_Duplicate_16 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 2.456      ;
; 17.374 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|oe~_Duplicate_19 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 2.453      ;
; 17.374 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|oe~_Duplicate_20 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 2.453      ;
; 17.374 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|oe~_Duplicate_22 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 2.456      ;
; 17.376 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|oe~_Duplicate_21 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.130     ; 2.422      ;
; 17.382 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|oe~_Duplicate_18 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 2.453      ;
; 17.382 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|oe~_Duplicate_23 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 2.441      ;
; 17.389 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|oe~_Duplicate_2  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.467      ;
; 17.389 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|oe~_Duplicate_3  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 2.454      ;
; 17.389 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|oe~_Duplicate_4  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.467      ;
; 17.389 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|oe~_Duplicate_8  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 2.448      ;
; 17.389 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|oe~_Duplicate_9  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 2.448      ;
; 17.389 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|oe~_Duplicate_15 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 2.448      ;
; 17.389 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|oe~_Duplicate_24 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 2.448      ;
; 17.390 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|oe~_Duplicate_11 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 2.419      ;
; 17.392 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|oe               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 2.431      ;
; 17.392 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|oe~_Duplicate_14 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 2.431      ;
; 17.395 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|oe~_Duplicate_7  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.475      ;
; 17.395 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|oe~_Duplicate_10 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.461      ;
; 17.395 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|oe~_Duplicate_12 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.461      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                           ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.044 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[31]~_Duplicate_1                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.182      ;
; 2.044 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[30]~_Duplicate_1                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.182      ;
; 2.044 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[29]~_Duplicate_1                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.182      ;
; 2.044 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[28]~_Duplicate_1                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.182      ;
; 2.044 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[27]~_Duplicate_1                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.182      ;
; 2.044 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[26]~_Duplicate_1                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.180      ;
; 2.044 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[25]~_Duplicate_1                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.180      ;
; 2.044 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[23]~_Duplicate_1                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.182      ;
; 2.044 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[17]~_Duplicate_1                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.180      ;
; 2.044 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[10]~_Duplicate_1                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.180      ;
; 2.044 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[8]~_Duplicate_1                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.182      ;
; 2.044 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[7]~_Duplicate_1                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.182      ;
; 2.044 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[5]~_Duplicate_1                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.180      ;
; 2.044 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[4]~_Duplicate_1                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.180      ;
; 2.044 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[2]~_Duplicate_1                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.182      ;
; 2.044 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[1]~_Duplicate_1                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.182      ;
; 2.044 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[0]~_Duplicate_1                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.180      ;
; 2.044 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_state.000010000                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.180      ;
; 2.044 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_state.000001000                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.180      ;
; 2.044 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_state.000000100                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.180      ;
; 2.044 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_next.000001000                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 2.171      ;
; 2.044 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_next.000010000                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 2.171      ;
; 2.044 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_next.000000001                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 2.171      ;
; 2.044 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_state.000000001                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 2.171      ;
; 2.044 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_state.000000010                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 2.171      ;
; 2.044 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|f_pop                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 2.171      ;
; 2.044 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|system_sdram_input_efifo_module:the_system_sdram_input_efifo_module|entries[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 2.171      ;
; 2.044 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_state.100000000                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.180      ;
; 2.044 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|system_sdram_input_efifo_module:the_system_sdram_input_efifo_module|entries[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 2.171      ;
; 2.044 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|system_sdram_input_efifo_module:the_system_sdram_input_efifo_module|rd_address ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.180      ;
; 2.044 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|system_sdram_input_efifo_module:the_system_sdram_input_efifo_module|wr_address ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 2.171      ;
; 2.044 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|i_next.101                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 2.170      ;
; 2.044 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|i_state.101                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 2.170      ;
; 2.044 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|i_next.111                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 2.170      ;
; 2.044 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|i_next.010                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 2.170      ;
; 2.044 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|i_count[0]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 2.170      ;
; 2.044 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|i_count[1]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 2.170      ;
; 2.044 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|i_count[2]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 2.170      ;
; 2.044 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|i_state.011                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 2.170      ;
; 2.044 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|i_state.111                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 2.170      ;
; 2.044 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|i_state.010                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 2.170      ;
; 2.045 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|i_cmd[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 2.171      ;
; 2.045 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|i_cmd[2]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 2.171      ;
; 2.045 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|i_cmd[1]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 2.171      ;
; 2.045 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|i_cmd[3]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 2.171      ;
; 2.045 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[24]~_Duplicate_1                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.183      ;
; 2.045 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[22]~_Duplicate_1                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.185      ;
; 2.045 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[21]~_Duplicate_1                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.185      ;
; 2.045 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[20]~_Duplicate_1                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.185      ;
; 2.045 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[19]~_Duplicate_1                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.185      ;
; 2.045 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[18]~_Duplicate_1                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.185      ;
; 2.045 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[16]~_Duplicate_1                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.183      ;
; 2.045 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[15]~_Duplicate_1                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.183      ;
; 2.045 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[14]~_Duplicate_1                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.183      ;
; 2.045 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[13]~_Duplicate_1                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.183      ;
; 2.045 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|ack_refresh_request                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 2.172      ;
; 2.045 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_next.010000000                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 2.172      ;
; 2.045 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_state.010000000                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 2.172      ;
; 2.045 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_state.001000000                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 2.172      ;
; 2.045 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_state.000100000                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 2.172      ;
; 2.045 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|refresh_request                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 2.172      ;
; 2.045 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|i_next.000                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 2.171      ;
; 2.045 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|i_state.000                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 2.171      ;
; 2.045 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|i_state.001                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 2.171      ;
; 2.050 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[12]~_Duplicate_1                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 2.177      ;
; 2.050 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[11]~_Duplicate_1                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 2.177      ;
; 2.050 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[9]~_Duplicate_1                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 2.177      ;
; 2.050 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[6]~_Duplicate_1                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 2.177      ;
; 2.050 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_data[3]~_Duplicate_1                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 2.177      ;
; 2.050 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|refresh_counter[12]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 2.175      ;
; 2.050 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|refresh_counter[5]                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 2.175      ;
; 2.050 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|refresh_counter[6]                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 2.175      ;
; 2.050 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|refresh_counter[7]                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 2.175      ;
; 2.050 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|refresh_counter[10]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 2.175      ;
; 2.050 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|refresh_counter[11]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 2.175      ;
; 2.050 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|refresh_counter[9]                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 2.175      ;
; 2.050 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|refresh_counter[8]                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 2.175      ;
; 2.051 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_count[1]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 2.176      ;
; 2.051 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_count[0]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 2.176      ;
; 2.051 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|init_done                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 2.175      ;
; 2.051 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|i_addr[12]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 2.176      ;
; 2.051 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|refresh_counter[1]                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 2.175      ;
; 2.051 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|refresh_counter[4]                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 2.175      ;
; 2.051 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|refresh_counter[3]                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 2.174      ;
; 2.051 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|refresh_counter[2]                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 2.175      ;
; 2.051 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|refresh_counter[0]                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 2.175      ;
; 2.142 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|oe~_Duplicate_18                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.009      ; 2.215      ;
; 2.143 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|oe~_Duplicate_23                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 2.203      ;
; 2.151 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|oe~_Duplicate_31                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.009      ; 2.224      ;
; 2.151 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|oe~_Duplicate_16                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 2.218      ;
; 2.151 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|oe~_Duplicate_19                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 2.215      ;
; 2.151 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|oe~_Duplicate_20                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 2.215      ;
; 2.151 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|oe~_Duplicate_22                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 2.218      ;
; 2.151 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|oe~_Duplicate_25                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.015      ; 2.230      ;
; 2.151 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|oe~_Duplicate_26                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.015      ; 2.230      ;
; 2.151 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|oe~_Duplicate_27                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.015      ; 2.230      ;
; 2.152 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|oe~_Duplicate_17                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 2.207      ;
; 2.153 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|m_cmd[3]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.021      ; 2.232      ;
; 2.153 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|oe~_Duplicate_21                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.030     ; 2.187      ;
; 2.157 ; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:u0|system_sdram:sdram|oe~_Duplicate_5                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 2.219      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 3 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 56.358 ns




+--------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                        ;
+---------------------------+------------+--------+----------+---------+---------------------+
; Clock                     ; Setup      ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------+------------+--------+----------+---------+---------------------+
; Worst-case Slack          ; -137.507   ; -0.341 ; 14.888   ; 2.044   ; -3.210              ;
;  AUD_ADCLRCK              ; -2.392     ; 0.231  ; N/A      ; N/A     ; -3.210              ;
;  AUD_BCLK                 ; -137.089   ; 0.134  ; N/A      ; N/A     ; -3.210              ;
;  CLOCK_50                 ; -137.507   ; -0.341 ; 14.888   ; 2.044   ; 9.200               ;
;  avconf:avc|LUT_INDEX[1]  ; -4.065     ; -0.029 ; N/A      ; N/A     ; 0.388               ;
;  avconf:avc|mI2C_CTRL_CLK ; -6.283     ; 0.158  ; N/A      ; N/A     ; -1.285              ;
; Design-wide TNS           ; -35307.408 ; -0.642 ; 0.0      ; 0.0     ; -490.356            ;
;  AUD_ADCLRCK              ; -47.672    ; 0.000  ; N/A      ; N/A     ; -37.130             ;
;  AUD_BCLK                 ; -21663.585 ; 0.000  ; N/A      ; N/A     ; -394.226            ;
;  CLOCK_50                 ; -13396.766 ; -0.642 ; 0.000    ; 0.000   ; 0.000               ;
;  avconf:avc|LUT_INDEX[1]  ; -55.960    ; -0.029 ; N/A      ; N/A     ; 0.000               ;
;  avconf:avc|mI2C_CTRL_CLK ; -143.425   ; 0.000  ; N/A      ; N/A     ; -75.815             ;
+---------------------------+------------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; AUD_XCK       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACDAT    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[2]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[3]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_BCLK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_ADCLRCK   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACLRCK   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[16]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[17]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[18]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[19]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[20]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[21]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[22]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[23]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[24]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[25]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[26]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[27]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[28]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[29]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[30]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[31]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLOCK_27                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[12]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[13]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[14]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[15]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AUD_BCLK                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_ADCLRCK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_DACLRCK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I2C_SDAT                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[16]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[17]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[18]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[19]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[20]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[21]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[22]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[23]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[24]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[25]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[26]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[27]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[28]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[29]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[30]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[31]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[17]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[16]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[10]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[11]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AUD_ADCDAT              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; AUD_XCK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_DACDAT    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX0[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX3[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX5[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX6[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_CLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_CKE      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; AUD_BCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_ADCLRCK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_DACLRCK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[18]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.151 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.151 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; AUD_XCK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_DACDAT    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX0[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CKE      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_BA[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CS_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CAS_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_RAS_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_WE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; AUD_BCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_ADCLRCK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_DACLRCK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[16]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[17]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[18]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[19]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[20]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[21]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[22]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[23]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[24]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[25]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[26]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[27]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[28]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[29]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[30]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[31]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.96e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.96e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; AUD_XCK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_DACDAT    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX0[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX0[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX0[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX3[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX5[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX6[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CKE      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; AUD_BCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_ADCLRCK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_DACLRCK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[18]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                     ;
+--------------------------+--------------------------+--------------+----------+----------+----------+
; From Clock               ; To Clock                 ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------+--------------------------+--------------+----------+----------+----------+
; AUD_ADCLRCK              ; AUD_ADCLRCK              ; 517          ; 0        ; 0        ; 0        ;
; AUD_BCLK                 ; AUD_BCLK                 ; > 2147483647 ; 0        ; 0        ; 0        ;
; CLOCK_50                 ; AUD_BCLK                 ; > 2147483647 ; 0        ; 0        ; 0        ;
; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1]  ; 52           ; 52       ; 0        ; 0        ;
; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1]  ; 229          ; 0        ; 0        ; 0        ;
; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 51           ; 35       ; 0        ; 0        ;
; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 547          ; 0        ; 0        ; 0        ;
; AUD_ADCLRCK              ; CLOCK_50                 ; 45           ; 1        ; 0        ; 0        ;
; AUD_BCLK                 ; CLOCK_50                 ; > 2147483647 ; 1        ; 0        ; 0        ;
; avconf:avc|mI2C_CTRL_CLK ; CLOCK_50                 ; 1            ; 1        ; 0        ; 0        ;
; CLOCK_50                 ; CLOCK_50                 ; > 2147483647 ; 0        ; 0        ; 0        ;
+--------------------------+--------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                      ;
+--------------------------+--------------------------+--------------+----------+----------+----------+
; From Clock               ; To Clock                 ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------+--------------------------+--------------+----------+----------+----------+
; AUD_ADCLRCK              ; AUD_ADCLRCK              ; 517          ; 0        ; 0        ; 0        ;
; AUD_BCLK                 ; AUD_BCLK                 ; > 2147483647 ; 0        ; 0        ; 0        ;
; CLOCK_50                 ; AUD_BCLK                 ; > 2147483647 ; 0        ; 0        ; 0        ;
; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1]  ; 52           ; 52       ; 0        ; 0        ;
; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1]  ; 229          ; 0        ; 0        ; 0        ;
; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 51           ; 35       ; 0        ; 0        ;
; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 547          ; 0        ; 0        ; 0        ;
; AUD_ADCLRCK              ; CLOCK_50                 ; 45           ; 1        ; 0        ; 0        ;
; AUD_BCLK                 ; CLOCK_50                 ; > 2147483647 ; 1        ; 0        ; 0        ;
; avconf:avc|mI2C_CTRL_CLK ; CLOCK_50                 ; 1            ; 1        ; 0        ; 0        ;
; CLOCK_50                 ; CLOCK_50                 ; > 2147483647 ; 0        ; 0        ; 0        ;
+--------------------------+--------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 201      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 201      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 49    ; 49   ;
; Unconstrained Input Port Paths  ; 2440  ; 2440 ;
; Unconstrained Output Ports      ; 73    ; 73   ;
; Unconstrained Output Port Paths ; 214   ; 214  ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                          ;
+----------------------------------------------------------+----------------------------------------------------------+-----------+-------------+
; Target                                                   ; Clock                                                    ; Type      ; Status      ;
+----------------------------------------------------------+----------------------------------------------------------+-----------+-------------+
; AUD_ADCLRCK                                              ; AUD_ADCLRCK                                              ; Base      ; Constrained ;
; AUD_BCLK                                                 ; AUD_BCLK                                                 ; Base      ; Constrained ;
; Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] ; Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] ; Generated ; Constrained ;
; CLOCK_50                                                 ; CLOCK_50                                                 ; Base      ; Constrained ;
; avconf:avc|LUT_INDEX[1]                                  ; avconf:avc|LUT_INDEX[1]                                  ; Base      ; Constrained ;
; avconf:avc|mI2C_CTRL_CLK                                 ; avconf:avc|mI2C_CTRL_CLK                                 ; Base      ; Constrained ;
+----------------------------------------------------------+----------------------------------------------------------+-----------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                                           ;
+-------------+-----------------------------------------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                                                               ;
+-------------+-----------------------------------------------------------------------------------------------------------------------+
; AUD_ADCDAT  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; AUD_DACLRCK ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; CLOCK_50    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found. This port has clock assignment. ;
; DRAM_DQ[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[16] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[17] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[18] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[19] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[20] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[21] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[22] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[23] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[24] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[25] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[26] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[27] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[28] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[29] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[30] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[31] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; I2C_SDAT    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; KEY[3]      ; Partially constrained                                                                                                 ;
; SW[0]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SW[1]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SW[2]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SW[3]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SW[5]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SW[6]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SW[7]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SW[8]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SW[10]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SW[11]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SW[16]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SW[17]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
+-------------+-----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                            ;
+---------------+---------------------------------------------------------------------------------------+
; Output Port   ; Comment                                                                               ;
+---------------+---------------------------------------------------------------------------------------+
; AUD_DACDAT    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AUD_XCK       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CAS_N    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CLK      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CS_N     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[16]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[17]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[18]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[19]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[20]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[21]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[22]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[23]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[24]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[25]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[26]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[27]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[28]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[29]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[30]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[31]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_RAS_N    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_WE_N     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SCLK      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SDAT      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                                           ;
+-------------+-----------------------------------------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                                                               ;
+-------------+-----------------------------------------------------------------------------------------------------------------------+
; AUD_ADCDAT  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; AUD_DACLRCK ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; CLOCK_50    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found. This port has clock assignment. ;
; DRAM_DQ[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[16] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[17] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[18] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[19] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[20] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[21] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[22] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[23] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[24] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[25] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[26] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[27] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[28] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[29] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[30] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[31] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; I2C_SDAT    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; KEY[3]      ; Partially constrained                                                                                                 ;
; SW[0]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SW[1]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SW[2]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SW[3]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SW[5]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SW[6]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SW[7]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SW[8]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SW[10]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SW[11]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SW[16]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SW[17]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
+-------------+-----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                            ;
+---------------+---------------------------------------------------------------------------------------+
; Output Port   ; Comment                                                                               ;
+---------------+---------------------------------------------------------------------------------------+
; AUD_DACDAT    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AUD_XCK       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CAS_N    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CLK      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CS_N     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[16]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[17]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[18]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[19]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[20]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[21]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[22]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[23]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[24]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[25]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[26]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[27]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[28]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[29]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[30]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[31]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_RAS_N    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_WE_N     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SCLK      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SDAT      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Fri Mar 29 17:01:54 2019
Info: Command: quartus_sta Project2 -c Project2
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332104): Reading SDC File: '/cmshome/tangalvi/LoopBoard/db/ip/system/submodules/altera_reset_controller.sdc'
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {Audio_Controller|Audio_Clock|altpll_component|pll|inclk[0]} -divide_by 4 -duty_cycle 50.00 -name {Audio_Controller|Audio_Clock|altpll_component|pll|clk[0]} {Audio_Controller|Audio_Clock|altpll_component|pll|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name AUD_ADCLRCK AUD_ADCLRCK
    Info (332105): create_clock -period 1.000 -name avconf:avc|mI2C_CTRL_CLK avconf:avc|mI2C_CTRL_CLK
    Info (332105): create_clock -period 1.000 -name AUD_BCLK AUD_BCLK
    Info (332105): create_clock -period 1.000 -name avconf:avc|LUT_INDEX[1] avconf:avc|LUT_INDEX[1]
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -137.507
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):  -137.507          -13396.766 CLOCK_50 
    Info (332119):  -137.089          -21663.585 AUD_BCLK 
    Info (332119):    -6.283            -143.425 avconf:avc|mI2C_CTRL_CLK 
    Info (332119):    -4.065             -55.960 avconf:avc|LUT_INDEX[1] 
    Info (332119):    -2.392             -47.672 AUD_ADCLRCK 
Info (332146): Worst-case hold slack is -0.304
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.304              -0.568 CLOCK_50 
    Info (332119):     0.205               0.000 avconf:avc|LUT_INDEX[1] 
    Info (332119):     0.328               0.000 AUD_BCLK 
    Info (332119):     0.403               0.000 avconf:avc|mI2C_CTRL_CLK 
    Info (332119):     0.502               0.000 AUD_ADCLRCK 
Info (332146): Worst-case recovery slack is 14.888
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    14.888               0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 3.981
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.981               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is -3.210
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.210            -291.050 AUD_BCLK 
    Info (332119):    -3.210             -31.480 AUD_ADCLRCK 
    Info (332119):    -1.285             -75.815 avconf:avc|mI2C_CTRL_CLK 
    Info (332119):     0.418               0.000 avconf:avc|LUT_INDEX[1] 
    Info (332119):     9.550               0.000 CLOCK_50 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 52.874 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -124.257
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):  -124.257          -12004.321 CLOCK_50 
    Info (332119):  -123.536          -19516.146 AUD_BCLK 
    Info (332119):    -5.708            -128.685 avconf:avc|mI2C_CTRL_CLK 
    Info (332119):    -3.755             -52.250 avconf:avc|LUT_INDEX[1] 
    Info (332119):    -2.107             -41.491 AUD_ADCLRCK 
Info (332146): Worst-case hold slack is -0.341
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.341              -0.642 CLOCK_50 
    Info (332119):     0.224               0.000 avconf:avc|LUT_INDEX[1] 
    Info (332119):     0.255               0.000 AUD_BCLK 
    Info (332119):     0.353               0.000 avconf:avc|mI2C_CTRL_CLK 
    Info (332119):     0.452               0.000 AUD_ADCLRCK 
Info (332146): Worst-case recovery slack is 15.379
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.379               0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 3.542
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.542               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is -3.210
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.210            -291.050 AUD_BCLK 
    Info (332119):    -3.210             -31.480 AUD_ADCLRCK 
    Info (332119):    -1.285             -75.815 avconf:avc|mI2C_CTRL_CLK 
    Info (332119):     0.388               0.000 avconf:avc|LUT_INDEX[1] 
    Info (332119):     9.557               0.000 CLOCK_50 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 53.433 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -67.924
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -67.924           -5930.367 CLOCK_50 
    Info (332119):   -67.710          -10634.121 AUD_BCLK 
    Info (332119):    -2.780             -39.598 avconf:avc|mI2C_CTRL_CLK 
    Info (332119):    -1.510             -19.309 avconf:avc|LUT_INDEX[1] 
    Info (332119):    -0.624             -11.194 AUD_ADCLRCK 
Info (332146): Worst-case hold slack is -0.212
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.212              -0.384 CLOCK_50 
    Info (332119):    -0.029              -0.029 avconf:avc|LUT_INDEX[1] 
    Info (332119):     0.134               0.000 AUD_BCLK 
    Info (332119):     0.158               0.000 avconf:avc|mI2C_CTRL_CLK 
    Info (332119):     0.231               0.000 AUD_ADCLRCK 
Info (332146): Worst-case recovery slack is 17.271
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    17.271               0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 2.044
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.044               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -394.226 AUD_BCLK 
    Info (332119):    -3.000             -37.130 AUD_ADCLRCK 
    Info (332119):    -1.000             -59.000 avconf:avc|mI2C_CTRL_CLK 
    Info (332119):     0.420               0.000 avconf:avc|LUT_INDEX[1] 
    Info (332119):     9.200               0.000 CLOCK_50 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 56.358 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 1307 megabytes
    Info: Processing ended: Fri Mar 29 17:04:33 2019
    Info: Elapsed time: 00:02:39
    Info: Total CPU time (on all processors): 00:02:38


