# ğŸš€ TCORE: A Simple RISC-V Core

TCORE is a lightweight, high-performance RISC-V core supporting the **RV32IMC_Zicsr_Zifencei** instruction set. Initially developed as an experimental project, TCORE has now reached its final stage and **will no longer be actively developed**. 

It is written in **SystemVerilog**, with a particular focus on a **configurable memory system**, **efficient pipeline structure**, and **parametric design logic**. Despite its simplicity, TCORE successfully passes official **RISC-V compliance tests** and features a fast **Wallace Tree multiplier** for enhanced arithmetic operations.

---

## âœ¨ Features
- âœ… **ISA Support:** RV32IMC with **Zicsr (CSR)** & **Zifencei (Instruction Fence)**
- âœ… **Level-1 Caches** for improved performance
- âœ… **Gray Align Buffer** for efficient memory alignment
- âœ… **Wallace Tree Multiplier** (32-bit) for high-speed multiplication
- âœ… **Exception Handling Mechanism** with **minimum Machine CSRs** implemented
- âœ… **Branch Prediction Unit** supporting different prediction strategies
- âœ… **UART Interface** for peripheral communication
- âœ… **Fully Passes RISC-V ISA Compliance Tests** (riscv-tests repository)

---

## ğŸ—ï¸ Architecture Overview
TCORE follows a streamlined **RISC-V microarchitecture**, balancing **efficiency and simplicity**. 

![TCORE CPU Architecture](./docs/CPU.svg)

---

## ğŸ¯ Project Goal Checklist
- âœ… **Branch Predictor Implementation** (Gshare & Forward Always strategies)
- âœ… **Successful Completion of RISC-V Compliance Tests**
- âœ… **Machine Mode CSR Support & Exception Handling**
- âŒ **Comprehensive Documentation (EN/TR)**
- âŒ **Open-Source ASIC Synthesis Initiative**

---

## âš¡ Performance Benchmarks

### ğŸ“Œ **CoreMark Results**
1000 Iterations at **50 MHz** Clock Frequency:

| Core Configuration   | CoreMark/MHz | Iterations |
|--------------------- |--------------|------------|
| **RV32IMC**          | **2.20**     | **1100**   |


---

## ğŸ› ï¸ Status: **Project Completed**
TCORE has now reached **its final development stage**. While no further active improvements will be made. 

ğŸ”¹ **Future Scope?** Open-source ASIC synthesis remains an open challenge, awaiting contributions from the community.  

Feel free to explore, test, or extend TCORE to suit your own RISC-V experiments! ğŸš€
