<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › cris › include › arch-v32 › arch › hwregs › iop › asm › iop_mpu_defs_asm.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../../../../index.html"></a><h1>iop_mpu_defs_asm.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#ifndef __iop_mpu_defs_asm_h</span>
<span class="cp">#define __iop_mpu_defs_asm_h</span>

<span class="cm">/*</span>
<span class="cm"> * This file is autogenerated from</span>
<span class="cm"> *   file:           ../../inst/io_proc/rtl/iop_mpu.r</span>
<span class="cm"> *     id:           iop_mpu.r,v 1.30 2005/02/17 08:12:33 niklaspa Exp</span>
<span class="cm"> *     last modfied: Mon Apr 11 16:08:45 2005</span>
<span class="cm"> *</span>
<span class="cm"> *   by /n/asic/design/tools/rdesc/src/rdes2c -asm --outfile asm/iop_mpu_defs_asm.h ../../inst/io_proc/rtl/iop_mpu.r</span>
<span class="cm"> *      id: $Id: iop_mpu_defs_asm.h,v 1.5 2005/04/24 18:31:06 starvik Exp $</span>
<span class="cm"> * Any changes here will be lost.</span>
<span class="cm"> *</span>
<span class="cm"> * -*- buffer-read-only: t -*-</span>
<span class="cm"> */</span>

<span class="cp">#ifndef REG_FIELD</span>
<span class="cp">#define REG_FIELD( scope, reg, field, value ) \</span>
<span class="cp">  REG_FIELD_X_( value, reg_##scope##_##reg##___##field##___lsb )</span>
<span class="cp">#define REG_FIELD_X_( value, shift ) ((value) &lt;&lt; shift)</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_STATE</span>
<span class="cp">#define REG_STATE( scope, reg, field, symbolic_value ) \</span>
<span class="cp">  REG_STATE_X_( regk_##scope##_##symbolic_value, reg_##scope##_##reg##___##field##___lsb )</span>
<span class="cp">#define REG_STATE_X_( k, shift ) (k &lt;&lt; shift)</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_MASK</span>
<span class="cp">#define REG_MASK( scope, reg, field ) \</span>
<span class="cp">  REG_MASK_X_( reg_##scope##_##reg##___##field##___width, reg_##scope##_##reg##___##field##___lsb )</span>
<span class="cp">#define REG_MASK_X_( width, lsb ) (((1 &lt;&lt; width)-1) &lt;&lt; lsb)</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_LSB</span>
<span class="cp">#define REG_LSB( scope, reg, field ) reg_##scope##_##reg##___##field##___lsb</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_BIT</span>
<span class="cp">#define REG_BIT( scope, reg, field ) reg_##scope##_##reg##___##field##___bit</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_ADDR</span>
<span class="cp">#define REG_ADDR( scope, inst, reg ) REG_ADDR_X_(inst, reg_##scope##_##reg##_offset)</span>
<span class="cp">#define REG_ADDR_X_( inst, offs ) ((inst) + offs)</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_ADDR_VECT</span>
<span class="cp">#define REG_ADDR_VECT( scope, inst, reg, index ) \</span>
<span class="cp">         REG_ADDR_VECT_X_(inst, reg_##scope##_##reg##_offset, index, \</span>
<span class="cp">			 STRIDE_##scope##_##reg )</span>
<span class="cp">#define REG_ADDR_VECT_X_( inst, offs, index, stride ) \</span>
<span class="cp">                          ((inst) + offs + (index) * stride)</span>
<span class="cp">#endif</span>

<span class="cp">#define STRIDE_iop_mpu_rw_r 4</span>
<span class="cm">/* Register rw_r, scope iop_mpu, type rw */</span>
<span class="cp">#define reg_iop_mpu_rw_r_offset 0</span>

<span class="cm">/* Register rw_ctrl, scope iop_mpu, type rw */</span>
<span class="cp">#define reg_iop_mpu_rw_ctrl___en___lsb 0</span>
<span class="cp">#define reg_iop_mpu_rw_ctrl___en___width 1</span>
<span class="cp">#define reg_iop_mpu_rw_ctrl___en___bit 0</span>
<span class="cp">#define reg_iop_mpu_rw_ctrl_offset 128</span>

<span class="cm">/* Register r_pc, scope iop_mpu, type r */</span>
<span class="cp">#define reg_iop_mpu_r_pc___addr___lsb 0</span>
<span class="cp">#define reg_iop_mpu_r_pc___addr___width 12</span>
<span class="cp">#define reg_iop_mpu_r_pc_offset 132</span>

<span class="cm">/* Register r_stat, scope iop_mpu, type r */</span>
<span class="cp">#define reg_iop_mpu_r_stat___instr_reg_busy___lsb 0</span>
<span class="cp">#define reg_iop_mpu_r_stat___instr_reg_busy___width 1</span>
<span class="cp">#define reg_iop_mpu_r_stat___instr_reg_busy___bit 0</span>
<span class="cp">#define reg_iop_mpu_r_stat___intr_busy___lsb 1</span>
<span class="cp">#define reg_iop_mpu_r_stat___intr_busy___width 1</span>
<span class="cp">#define reg_iop_mpu_r_stat___intr_busy___bit 1</span>
<span class="cp">#define reg_iop_mpu_r_stat___intr_vect___lsb 2</span>
<span class="cp">#define reg_iop_mpu_r_stat___intr_vect___width 16</span>
<span class="cp">#define reg_iop_mpu_r_stat_offset 136</span>

<span class="cm">/* Register rw_instr, scope iop_mpu, type rw */</span>
<span class="cp">#define reg_iop_mpu_rw_instr_offset 140</span>

<span class="cm">/* Register rw_immediate, scope iop_mpu, type rw */</span>
<span class="cp">#define reg_iop_mpu_rw_immediate_offset 144</span>

<span class="cm">/* Register r_trace, scope iop_mpu, type r */</span>
<span class="cp">#define reg_iop_mpu_r_trace___intr_vect___lsb 0</span>
<span class="cp">#define reg_iop_mpu_r_trace___intr_vect___width 16</span>
<span class="cp">#define reg_iop_mpu_r_trace___pc___lsb 16</span>
<span class="cp">#define reg_iop_mpu_r_trace___pc___width 12</span>
<span class="cp">#define reg_iop_mpu_r_trace___en___lsb 28</span>
<span class="cp">#define reg_iop_mpu_r_trace___en___width 1</span>
<span class="cp">#define reg_iop_mpu_r_trace___en___bit 28</span>
<span class="cp">#define reg_iop_mpu_r_trace___instr_reg_busy___lsb 29</span>
<span class="cp">#define reg_iop_mpu_r_trace___instr_reg_busy___width 1</span>
<span class="cp">#define reg_iop_mpu_r_trace___instr_reg_busy___bit 29</span>
<span class="cp">#define reg_iop_mpu_r_trace___intr_busy___lsb 30</span>
<span class="cp">#define reg_iop_mpu_r_trace___intr_busy___width 1</span>
<span class="cp">#define reg_iop_mpu_r_trace___intr_busy___bit 30</span>
<span class="cp">#define reg_iop_mpu_r_trace_offset 148</span>

<span class="cm">/* Register r_wr_stat, scope iop_mpu, type r */</span>
<span class="cp">#define reg_iop_mpu_r_wr_stat___r0___lsb 0</span>
<span class="cp">#define reg_iop_mpu_r_wr_stat___r0___width 1</span>
<span class="cp">#define reg_iop_mpu_r_wr_stat___r0___bit 0</span>
<span class="cp">#define reg_iop_mpu_r_wr_stat___r1___lsb 1</span>
<span class="cp">#define reg_iop_mpu_r_wr_stat___r1___width 1</span>
<span class="cp">#define reg_iop_mpu_r_wr_stat___r1___bit 1</span>
<span class="cp">#define reg_iop_mpu_r_wr_stat___r2___lsb 2</span>
<span class="cp">#define reg_iop_mpu_r_wr_stat___r2___width 1</span>
<span class="cp">#define reg_iop_mpu_r_wr_stat___r2___bit 2</span>
<span class="cp">#define reg_iop_mpu_r_wr_stat___r3___lsb 3</span>
<span class="cp">#define reg_iop_mpu_r_wr_stat___r3___width 1</span>
<span class="cp">#define reg_iop_mpu_r_wr_stat___r3___bit 3</span>
<span class="cp">#define reg_iop_mpu_r_wr_stat___r4___lsb 4</span>
<span class="cp">#define reg_iop_mpu_r_wr_stat___r4___width 1</span>
<span class="cp">#define reg_iop_mpu_r_wr_stat___r4___bit 4</span>
<span class="cp">#define reg_iop_mpu_r_wr_stat___r5___lsb 5</span>
<span class="cp">#define reg_iop_mpu_r_wr_stat___r5___width 1</span>
<span class="cp">#define reg_iop_mpu_r_wr_stat___r5___bit 5</span>
<span class="cp">#define reg_iop_mpu_r_wr_stat___r6___lsb 6</span>
<span class="cp">#define reg_iop_mpu_r_wr_stat___r6___width 1</span>
<span class="cp">#define reg_iop_mpu_r_wr_stat___r6___bit 6</span>
<span class="cp">#define reg_iop_mpu_r_wr_stat___r7___lsb 7</span>
<span class="cp">#define reg_iop_mpu_r_wr_stat___r7___width 1</span>
<span class="cp">#define reg_iop_mpu_r_wr_stat___r7___bit 7</span>
<span class="cp">#define reg_iop_mpu_r_wr_stat___r8___lsb 8</span>
<span class="cp">#define reg_iop_mpu_r_wr_stat___r8___width 1</span>
<span class="cp">#define reg_iop_mpu_r_wr_stat___r8___bit 8</span>
<span class="cp">#define reg_iop_mpu_r_wr_stat___r9___lsb 9</span>
<span class="cp">#define reg_iop_mpu_r_wr_stat___r9___width 1</span>
<span class="cp">#define reg_iop_mpu_r_wr_stat___r9___bit 9</span>
<span class="cp">#define reg_iop_mpu_r_wr_stat___r10___lsb 10</span>
<span class="cp">#define reg_iop_mpu_r_wr_stat___r10___width 1</span>
<span class="cp">#define reg_iop_mpu_r_wr_stat___r10___bit 10</span>
<span class="cp">#define reg_iop_mpu_r_wr_stat___r11___lsb 11</span>
<span class="cp">#define reg_iop_mpu_r_wr_stat___r11___width 1</span>
<span class="cp">#define reg_iop_mpu_r_wr_stat___r11___bit 11</span>
<span class="cp">#define reg_iop_mpu_r_wr_stat___r12___lsb 12</span>
<span class="cp">#define reg_iop_mpu_r_wr_stat___r12___width 1</span>
<span class="cp">#define reg_iop_mpu_r_wr_stat___r12___bit 12</span>
<span class="cp">#define reg_iop_mpu_r_wr_stat___r13___lsb 13</span>
<span class="cp">#define reg_iop_mpu_r_wr_stat___r13___width 1</span>
<span class="cp">#define reg_iop_mpu_r_wr_stat___r13___bit 13</span>
<span class="cp">#define reg_iop_mpu_r_wr_stat___r14___lsb 14</span>
<span class="cp">#define reg_iop_mpu_r_wr_stat___r14___width 1</span>
<span class="cp">#define reg_iop_mpu_r_wr_stat___r14___bit 14</span>
<span class="cp">#define reg_iop_mpu_r_wr_stat___r15___lsb 15</span>
<span class="cp">#define reg_iop_mpu_r_wr_stat___r15___width 1</span>
<span class="cp">#define reg_iop_mpu_r_wr_stat___r15___bit 15</span>
<span class="cp">#define reg_iop_mpu_r_wr_stat_offset 152</span>

<span class="cp">#define STRIDE_iop_mpu_rw_thread 4</span>
<span class="cm">/* Register rw_thread, scope iop_mpu, type rw */</span>
<span class="cp">#define reg_iop_mpu_rw_thread___addr___lsb 0</span>
<span class="cp">#define reg_iop_mpu_rw_thread___addr___width 12</span>
<span class="cp">#define reg_iop_mpu_rw_thread_offset 156</span>

<span class="cp">#define STRIDE_iop_mpu_rw_intr 4</span>
<span class="cm">/* Register rw_intr, scope iop_mpu, type rw */</span>
<span class="cp">#define reg_iop_mpu_rw_intr___addr___lsb 0</span>
<span class="cp">#define reg_iop_mpu_rw_intr___addr___width 12</span>
<span class="cp">#define reg_iop_mpu_rw_intr_offset 196</span>


<span class="cm">/* Constants */</span>
<span class="cp">#define regk_iop_mpu_no                           0x00000000</span>
<span class="cp">#define regk_iop_mpu_r_pc_default                 0x00000000</span>
<span class="cp">#define regk_iop_mpu_rw_ctrl_default              0x00000000</span>
<span class="cp">#define regk_iop_mpu_rw_intr_size                 0x00000010</span>
<span class="cp">#define regk_iop_mpu_rw_r_size                    0x00000010</span>
<span class="cp">#define regk_iop_mpu_rw_thread_default            0x00000000</span>
<span class="cp">#define regk_iop_mpu_rw_thread_size               0x00000004</span>
<span class="cp">#define regk_iop_mpu_yes                          0x00000001</span>
<span class="cp">#endif </span><span class="cm">/* __iop_mpu_defs_asm_h */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:8}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../../../../javascript/docco.min.js"></script>
</html>
