#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Apr 26 12:20:07 2021
# Process ID: 2704
# Current directory: D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14292 D:\GitHubRepos\CECS341\CECS-341-Lab-6\341lab6\341lab6.xpr
# Log file: D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/vivado.log
# Journal file: D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.xpr
INFO: [Project 1-313] Project file moved from 'E:/Documents/VivadoProjs/CECS-341-Lab-6/341lab6' since last save.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.gen/sources_1', nor could it be found using path 'E:/Documents/VivadoProjs/CECS-341-Lab-6/341lab6/341lab6.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx_Vivado/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7k70tfbv676-1
Top: Datapath_tb
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1315.832 ; gain = 243.754
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Datapath_tb' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Datapath_tb.v:23]
ERROR: [Synth 8-6086] Memory item 'imem' cannot be referred hierarchically [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Datapath_tb.v:60]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'imem.dat'; please make sure the file is added to project and has read permission, ignoring [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Datapath_tb.v:60]
ERROR: [Synth 8-6156] failed synthesizing module 'Datapath_tb' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Datapath_tb.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1390.535 ; gain = 318.457
---------------------------------------------------------------------------------
RTL Elaboration failed
2 Infos, 0 Warnings, 1 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
set_property top Datapath [current_fileset]
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7k70tfbv676-1
Top: Datapath
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1390.535 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Datapath' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'PC' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/PC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PC' (1#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/PC.v:23]
INFO: [Synth 8-6157] synthesizing module 'PCADD' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/PCADD.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PCADD' (2#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/PCADD.v:23]
INFO: [Synth 8-6157] synthesizing module 'Instruction_Memory' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Instruction_Memory.v:23]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'Instruction_Memory' (3#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Instruction_Memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'Control' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Control.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Control' (4#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Control.v:23]
WARNING: [Synth 8-7071] port 'Jump' of module 'Control' is unconnected for instance 'Control' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Datapath.v:88]
WARNING: [Synth 8-7023] instance 'Control' of module 'Control' has 11 connections declared, but only 10 given [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Datapath.v:88]
INFO: [Synth 8-6157] synthesizing module 'regfile32' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/regfile32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'regfile32' (5#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/regfile32.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/ALU.v:15]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (6#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/ALU.v:15]
WARNING: [Synth 8-7071] port 'C' of module 'ALU' is unconnected for instance 'ALU' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Datapath.v:94]
WARNING: [Synth 8-7071] port 'V' of module 'ALU' is unconnected for instance 'ALU' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Datapath.v:94]
WARNING: [Synth 8-7071] port 'N' of module 'ALU' is unconnected for instance 'ALU' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Datapath.v:94]
WARNING: [Synth 8-7023] instance 'ALU' of module 'ALU' has 8 connections declared, but only 5 given [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Datapath.v:94]
INFO: [Synth 8-6157] synthesizing module 'DataMem' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/DataMem.v:23]
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "dmem_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'DataMem' (7#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/DataMem.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Datapath' (8#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Datapath.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 2371.277 ; gain = 980.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:01 ; elapsed = 00:01:06 . Memory (MB): peak = 2385.984 ; gain = 995.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:01 ; elapsed = 00:01:06 . Memory (MB): peak = 2385.984 ; gain = 995.449
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2385.984 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 2475.273 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:01:46 ; elapsed = 00:01:41 . Memory (MB): peak = 2628.902 ; gain = 1238.367
18 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:46 ; elapsed = 00:01:41 . Memory (MB): peak = 2628.902 ; gain = 1238.367
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Datapath_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.sim/sim_1/behav/xsim/regfile.dat'
INFO: [SIM-utils-43] Exported 'D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.sim/sim_1/behav/xsim/DataMem.dat'
INFO: [SIM-utils-43] Exported 'D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.sim/sim_1/behav/xsim/imem.dat'
INFO: [SIM-utils-43] Exported 'D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.sim/sim_1/behav/xsim/regfile.dat'
INFO: [SIM-utils-43] Exported 'D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.sim/sim_1/behav/xsim/DataMem.dat'
INFO: [SIM-utils-43] Exported 'D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.sim/sim_1/behav/xsim/imem.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Datapath_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/PCADD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCADD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/regfile32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Datapath_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.sim/sim_1/behav/xsim'
"xelab -wto 11ff783cfb11470c846ae6fe0e8004a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Datapath_tb_behav xil_defaultlib.Datapath_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx_Vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 11ff783cfb11470c846ae6fe0e8004a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Datapath_tb_behav xil_defaultlib.Datapath_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PCADD
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.regfile32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.Datapath_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Datapath_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.sim/sim_1/behav/xsim/xsim.dir/Datapath_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.sim/sim_1/behav/xsim/xsim.dir/Datapath_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Apr 26 13:03:52 2021. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx_Vivado/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 26 13:03:52 2021...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2628.902 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Datapath_tb_behav -key {Behavioral:sim_1:Functional:Datapath_tb} -tclbatch {Datapath_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source Datapath_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Initial Values:
t= 950.0 ns  address[0]:    00000001
t= 970.0 ns  address[4]:    00000002
t= 990.0 ns  address[8]:    00000003
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Datapath_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 2628.902 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2628.902 ; gain = 0.000
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7k70tfbv676-1
Top: Datapath
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2628.902 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Datapath' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'PC' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/PC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PC' (1#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/PC.v:23]
INFO: [Synth 8-6157] synthesizing module 'PCADD' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/PCADD.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PCADD' (2#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/PCADD.v:23]
INFO: [Synth 8-6157] synthesizing module 'Instruction_Memory' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Instruction_Memory.v:23]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'Instruction_Memory' (3#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Instruction_Memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'Control' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Control.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Control' (4#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Control.v:23]
WARNING: [Synth 8-7071] port 'Jump' of module 'Control' is unconnected for instance 'Control' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Datapath.v:88]
WARNING: [Synth 8-7023] instance 'Control' of module 'Control' has 11 connections declared, but only 10 given [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Datapath.v:88]
INFO: [Synth 8-6157] synthesizing module 'regfile32' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/regfile32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'regfile32' (5#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/regfile32.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/ALU.v:15]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (6#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/ALU.v:15]
WARNING: [Synth 8-7071] port 'C' of module 'ALU' is unconnected for instance 'ALU' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Datapath.v:94]
WARNING: [Synth 8-7071] port 'V' of module 'ALU' is unconnected for instance 'ALU' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Datapath.v:94]
WARNING: [Synth 8-7071] port 'N' of module 'ALU' is unconnected for instance 'ALU' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Datapath.v:94]
WARNING: [Synth 8-7023] instance 'ALU' of module 'ALU' has 8 connections declared, but only 5 given [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Datapath.v:94]
INFO: [Synth 8-6157] synthesizing module 'DataMem' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/DataMem.v:23]
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "dmem_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'DataMem' (7#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/DataMem.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Datapath' (8#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Datapath.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 2628.902 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 2628.902 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 2628.902 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2628.902 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 2628.902 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:01:18 ; elapsed = 00:01:11 . Memory (MB): peak = 2697.703 ; gain = 68.801
18 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:18 ; elapsed = 00:01:11 . Memory (MB): peak = 2697.703 ; gain = 68.801
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2697.703 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Datapath' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'PC' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/PC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PC' (1#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/PC.v:23]
INFO: [Synth 8-6157] synthesizing module 'PCADD' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/PCADD.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PCADD' (2#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/PCADD.v:23]
INFO: [Synth 8-6157] synthesizing module 'Instruction_Memory' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Instruction_Memory.v:23]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'Instruction_Memory' (3#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Instruction_Memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'Control' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Control.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Control' (4#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Control.v:23]
WARNING: [Synth 8-7071] port 'Jump' of module 'Control' is unconnected for instance 'Control' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Datapath.v:88]
WARNING: [Synth 8-7023] instance 'Control' of module 'Control' has 11 connections declared, but only 10 given [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Datapath.v:88]
INFO: [Synth 8-6157] synthesizing module 'regfile32' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/regfile32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'regfile32' (5#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/regfile32.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/ALU.v:15]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (6#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/ALU.v:15]
WARNING: [Synth 8-7071] port 'C' of module 'ALU' is unconnected for instance 'ALU' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Datapath.v:94]
WARNING: [Synth 8-7071] port 'V' of module 'ALU' is unconnected for instance 'ALU' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Datapath.v:94]
WARNING: [Synth 8-7071] port 'N' of module 'ALU' is unconnected for instance 'ALU' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Datapath.v:94]
WARNING: [Synth 8-7023] instance 'ALU' of module 'ALU' has 8 connections declared, but only 5 given [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Datapath.v:94]
INFO: [Synth 8-6157] synthesizing module 'DataMem' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/DataMem.v:23]
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "dmem_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'DataMem' (7#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/DataMem.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Datapath' (8#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Datapath.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 3182.031 ; gain = 484.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 3188.477 ; gain = 490.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 3188.477 ; gain = 490.773
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3188.477 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:01:36 ; elapsed = 00:01:31 . Memory (MB): peak = 3188.477 ; gain = 490.773
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7k70tfbv676-1
Top: Datapath
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3188.477 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Datapath' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'PC' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/PC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PC' (1#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/PC.v:23]
INFO: [Synth 8-6157] synthesizing module 'PCADD' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/PCADD.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PCADD' (2#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/PCADD.v:23]
INFO: [Synth 8-6157] synthesizing module 'Instruction_Memory' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Instruction_Memory.v:23]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'Instruction_Memory' (3#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Instruction_Memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'Control' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Control.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Control' (4#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Control.v:23]
WARNING: [Synth 8-7071] port 'Jump' of module 'Control' is unconnected for instance 'Control' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Datapath.v:88]
WARNING: [Synth 8-7023] instance 'Control' of module 'Control' has 11 connections declared, but only 10 given [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Datapath.v:88]
INFO: [Synth 8-6157] synthesizing module 'regfile32' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/regfile32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'regfile32' (5#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/regfile32.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/ALU.v:15]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (6#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/ALU.v:15]
WARNING: [Synth 8-7071] port 'C' of module 'ALU' is unconnected for instance 'ALU' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Datapath.v:94]
WARNING: [Synth 8-7071] port 'V' of module 'ALU' is unconnected for instance 'ALU' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Datapath.v:94]
WARNING: [Synth 8-7071] port 'N' of module 'ALU' is unconnected for instance 'ALU' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Datapath.v:94]
WARNING: [Synth 8-7023] instance 'ALU' of module 'ALU' has 8 connections declared, but only 5 given [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Datapath.v:94]
INFO: [Synth 8-6157] synthesizing module 'DataMem' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/DataMem.v:23]
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "dmem_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'DataMem' (7#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/DataMem.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Datapath' (8#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Datapath.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 3188.477 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:01 ; elapsed = 00:01:04 . Memory (MB): peak = 3188.477 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:01 ; elapsed = 00:01:04 . Memory (MB): peak = 3188.477 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3188.477 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 3188.477 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:01:35 ; elapsed = 00:01:32 . Memory (MB): peak = 3188.477 ; gain = 0.000
18 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:35 ; elapsed = 00:01:32 . Memory (MB): peak = 3188.477 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3188.477 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Datapath' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'PC' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/PC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PC' (1#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/PC.v:23]
INFO: [Synth 8-6157] synthesizing module 'PCADD' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/PCADD.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PCADD' (2#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/PCADD.v:23]
INFO: [Synth 8-6157] synthesizing module 'Instruction_Memory' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Instruction_Memory.v:23]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'Instruction_Memory' (3#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Instruction_Memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'Control' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Control.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Control' (4#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Control.v:23]
WARNING: [Synth 8-7071] port 'Jump' of module 'Control' is unconnected for instance 'Control' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Datapath.v:88]
WARNING: [Synth 8-7023] instance 'Control' of module 'Control' has 11 connections declared, but only 10 given [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Datapath.v:88]
INFO: [Synth 8-6157] synthesizing module 'regfile32' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/regfile32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'regfile32' (5#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/regfile32.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/ALU.v:15]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (6#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/ALU.v:15]
WARNING: [Synth 8-7071] port 'C' of module 'ALU' is unconnected for instance 'ALU' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Datapath.v:94]
WARNING: [Synth 8-7071] port 'V' of module 'ALU' is unconnected for instance 'ALU' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Datapath.v:94]
WARNING: [Synth 8-7071] port 'N' of module 'ALU' is unconnected for instance 'ALU' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Datapath.v:94]
WARNING: [Synth 8-7023] instance 'ALU' of module 'ALU' has 8 connections declared, but only 5 given [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Datapath.v:94]
INFO: [Synth 8-6157] synthesizing module 'DataMem' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/DataMem.v:23]
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "dmem_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'DataMem' (7#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/DataMem.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Datapath' (8#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Datapath.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 3218.762 ; gain = 30.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 3223.824 ; gain = 35.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 3223.824 ; gain = 35.348
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3223.824 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:01:33 ; elapsed = 00:01:28 . Memory (MB): peak = 3223.824 ; gain = 35.348
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3223.824 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Datapath' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'PC' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/PC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PC' (1#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/PC.v:23]
INFO: [Synth 8-6157] synthesizing module 'PCADD' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/PCADD.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PCADD' (2#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/PCADD.v:23]
INFO: [Synth 8-6157] synthesizing module 'Instruction_Memory' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Instruction_Memory.v:23]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'Instruction_Memory' (3#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Instruction_Memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'Control' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Control.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Control' (4#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Control.v:23]
WARNING: [Synth 8-7071] port 'Jump' of module 'Control' is unconnected for instance 'Control' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Datapath.v:88]
WARNING: [Synth 8-7023] instance 'Control' of module 'Control' has 11 connections declared, but only 10 given [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Datapath.v:88]
INFO: [Synth 8-6157] synthesizing module 'regfile32' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/regfile32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'regfile32' (5#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/regfile32.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/ALU.v:15]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (6#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/ALU.v:15]
WARNING: [Synth 8-7071] port 'C' of module 'ALU' is unconnected for instance 'ALU' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Datapath.v:94]
WARNING: [Synth 8-7071] port 'V' of module 'ALU' is unconnected for instance 'ALU' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Datapath.v:94]
WARNING: [Synth 8-7071] port 'N' of module 'ALU' is unconnected for instance 'ALU' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Datapath.v:94]
WARNING: [Synth 8-7023] instance 'ALU' of module 'ALU' has 8 connections declared, but only 5 given [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Datapath.v:94]
INFO: [Synth 8-6157] synthesizing module 'DataMem' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/DataMem.v:23]
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "dmem_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'DataMem' (7#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/DataMem.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Datapath' (8#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Datapath.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 3254.832 ; gain = 31.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:02 ; elapsed = 00:01:06 . Memory (MB): peak = 3259.508 ; gain = 35.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:02 ; elapsed = 00:01:06 . Memory (MB): peak = 3259.508 ; gain = 35.684
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3259.508 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:01:41 ; elapsed = 00:01:38 . Memory (MB): peak = 3259.508 ; gain = 35.684
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7k70tfbv676-1
Top: Datapath
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3259.508 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Datapath' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'PC' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/PC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PC' (1#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/PC.v:23]
INFO: [Synth 8-6157] synthesizing module 'PCADD' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/PCADD.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PCADD' (2#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/PCADD.v:23]
INFO: [Synth 8-6157] synthesizing module 'Instruction_Memory' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Instruction_Memory.v:23]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'Instruction_Memory' (3#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Instruction_Memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'Control' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Control.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Control' (4#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Control.v:23]
WARNING: [Synth 8-7071] port 'Jump' of module 'Control' is unconnected for instance 'Control' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Datapath.v:88]
WARNING: [Synth 8-7023] instance 'Control' of module 'Control' has 11 connections declared, but only 10 given [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Datapath.v:88]
INFO: [Synth 8-6157] synthesizing module 'regfile32' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/regfile32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'regfile32' (5#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/regfile32.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/ALU.v:15]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (6#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/ALU.v:15]
WARNING: [Synth 8-7071] port 'C' of module 'ALU' is unconnected for instance 'ALU' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Datapath.v:94]
WARNING: [Synth 8-7071] port 'V' of module 'ALU' is unconnected for instance 'ALU' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Datapath.v:94]
WARNING: [Synth 8-7071] port 'N' of module 'ALU' is unconnected for instance 'ALU' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Datapath.v:94]
WARNING: [Synth 8-7023] instance 'ALU' of module 'ALU' has 8 connections declared, but only 5 given [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Datapath.v:94]
INFO: [Synth 8-6157] synthesizing module 'DataMem' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/DataMem.v:23]
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "dmem_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'DataMem' (7#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/DataMem.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Datapath' (8#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Datapath.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:58 ; elapsed = 00:01:05 . Memory (MB): peak = 3259.508 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:13 ; elapsed = 00:01:23 . Memory (MB): peak = 3259.508 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:13 ; elapsed = 00:01:23 . Memory (MB): peak = 3259.508 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3259.508 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 3259.508 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:01:49 ; elapsed = 00:01:55 . Memory (MB): peak = 3259.508 ; gain = 0.000
18 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:49 ; elapsed = 00:01:55 . Memory (MB): peak = 3259.508 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3259.508 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Datapath' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'PC' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/PC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PC' (1#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/PC.v:23]
INFO: [Synth 8-6157] synthesizing module 'PCADD' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/PCADD.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PCADD' (2#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/PCADD.v:23]
INFO: [Synth 8-6157] synthesizing module 'Instruction_Memory' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Instruction_Memory.v:23]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'Instruction_Memory' (3#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Instruction_Memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'Control' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Control.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Control' (4#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Control.v:23]
WARNING: [Synth 8-7071] port 'Jump' of module 'Control' is unconnected for instance 'Control' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Datapath.v:88]
WARNING: [Synth 8-7023] instance 'Control' of module 'Control' has 11 connections declared, but only 10 given [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Datapath.v:88]
INFO: [Synth 8-6157] synthesizing module 'regfile32' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/regfile32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'regfile32' (5#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/regfile32.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/ALU.v:15]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (6#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/ALU.v:15]
WARNING: [Synth 8-7071] port 'C' of module 'ALU' is unconnected for instance 'ALU' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Datapath.v:94]
WARNING: [Synth 8-7071] port 'V' of module 'ALU' is unconnected for instance 'ALU' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Datapath.v:94]
WARNING: [Synth 8-7071] port 'N' of module 'ALU' is unconnected for instance 'ALU' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Datapath.v:94]
WARNING: [Synth 8-7023] instance 'ALU' of module 'ALU' has 8 connections declared, but only 5 given [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Datapath.v:94]
INFO: [Synth 8-6157] synthesizing module 'DataMem' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/DataMem.v:23]
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "dmem_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'DataMem' (7#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/DataMem.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Datapath' (8#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Datapath.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 3265.934 ; gain = 6.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:00 ; elapsed = 00:01:04 . Memory (MB): peak = 3282.164 ; gain = 22.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:00 ; elapsed = 00:01:04 . Memory (MB): peak = 3282.164 ; gain = 22.656
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3282.164 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:01:38 ; elapsed = 00:01:35 . Memory (MB): peak = 3282.164 ; gain = 22.656
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3282.164 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Datapath' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'PC' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/PC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PC' (1#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/PC.v:23]
INFO: [Synth 8-6157] synthesizing module 'PCADD' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/PCADD.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PCADD' (2#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/PCADD.v:23]
INFO: [Synth 8-6157] synthesizing module 'Instruction_Memory' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Instruction_Memory.v:23]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'Instruction_Memory' (3#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Instruction_Memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'Control' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Control.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Control' (4#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Control.v:23]
WARNING: [Synth 8-7071] port 'Jump' of module 'Control' is unconnected for instance 'Control' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Datapath.v:88]
WARNING: [Synth 8-7023] instance 'Control' of module 'Control' has 11 connections declared, but only 10 given [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Datapath.v:88]
INFO: [Synth 8-6157] synthesizing module 'regfile32' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/regfile32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'regfile32' (5#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/regfile32.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/ALU.v:15]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (6#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/ALU.v:15]
WARNING: [Synth 8-7071] port 'C' of module 'ALU' is unconnected for instance 'ALU' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Datapath.v:94]
WARNING: [Synth 8-7071] port 'V' of module 'ALU' is unconnected for instance 'ALU' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Datapath.v:94]
WARNING: [Synth 8-7071] port 'N' of module 'ALU' is unconnected for instance 'ALU' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Datapath.v:94]
WARNING: [Synth 8-7023] instance 'ALU' of module 'ALU' has 8 connections declared, but only 5 given [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Datapath.v:94]
INFO: [Synth 8-6157] synthesizing module 'DataMem' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/DataMem.v:23]
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "dmem_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'DataMem' (7#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/DataMem.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Datapath' (8#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Datapath.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 3317.281 ; gain = 35.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:02 ; elapsed = 00:01:04 . Memory (MB): peak = 3317.523 ; gain = 35.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:02 ; elapsed = 00:01:04 . Memory (MB): peak = 3317.523 ; gain = 35.359
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3317.523 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:01:40 ; elapsed = 00:01:36 . Memory (MB): peak = 3317.523 ; gain = 35.359
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7k70tfbv676-1
Top: Datapath
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3317.523 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Datapath' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'PC' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/PC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PC' (1#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/PC.v:23]
INFO: [Synth 8-6157] synthesizing module 'PCADD' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/PCADD.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PCADD' (2#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/PCADD.v:23]
INFO: [Synth 8-6157] synthesizing module 'Instruction_Memory' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Instruction_Memory.v:23]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'Instruction_Memory' (3#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Instruction_Memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'Control' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Control.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Control' (4#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Control.v:23]
INFO: [Synth 8-6157] synthesizing module 'regfile32' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/regfile32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'regfile32' (5#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/regfile32.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/ALU.v:15]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (6#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/ALU.v:15]
WARNING: [Synth 8-7071] port 'C' of module 'ALU' is unconnected for instance 'ALU' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Datapath.v:94]
WARNING: [Synth 8-7071] port 'V' of module 'ALU' is unconnected for instance 'ALU' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Datapath.v:94]
WARNING: [Synth 8-7071] port 'N' of module 'ALU' is unconnected for instance 'ALU' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Datapath.v:94]
WARNING: [Synth 8-7023] instance 'ALU' of module 'ALU' has 8 connections declared, but only 5 given [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Datapath.v:94]
INFO: [Synth 8-6157] synthesizing module 'DataMem' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/DataMem.v:23]
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "dmem_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'DataMem' (7#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/DataMem.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Datapath' (8#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Datapath.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 3317.523 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:02 ; elapsed = 00:01:04 . Memory (MB): peak = 3317.523 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:02 ; elapsed = 00:01:04 . Memory (MB): peak = 3317.523 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3317.523 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 3317.523 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:01:36 ; elapsed = 00:01:32 . Memory (MB): peak = 3317.523 ; gain = 0.000
18 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:36 ; elapsed = 00:01:32 . Memory (MB): peak = 3317.523 ; gain = 0.000
