Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Thu Feb 29 15:14:51 2024
| Host         : pc3407c running 64-bit Debian GNU/Linux 11 (bullseye)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file tp1_timing_summary_routed.rpt -pb tp1_timing_summary_routed.pb -rpx tp1_timing_summary_routed.rpx -warn_on_violation
| Design       : tp1
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  49          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (25)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (25)
-------------------------------
 There are 25 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.362        0.000                      0                  177        0.134        0.000                      0                  177        3.000        0.000                       0                   213  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock              Waveform(ns)       Period(ns)      Frequency(MHz)
-----              ------------       ----------      --------------
clk                {0.000 5.000}      10.000          100.000         
  clk1_my_pll      {0.000 15.000}     30.000          33.333          
  clk2_my_pll      {10.000 25.000}    30.000          33.333          
  clk3_my_pll      {20.000 35.000}    30.000          33.333          
  clk4_my_pll      {0.000 5.000}      10.000          100.000         
  clkfbout_my_pll  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                  3.000        0.000                       0                     1  
  clk1_my_pll            1.362        0.000                      0                   24        0.346        0.000                      0                   24       14.500        0.000                       0                    52  
  clk2_my_pll            1.808        0.000                      0                   24        0.505        0.000                      0                   24       14.500        0.000                       0                    52  
  clk3_my_pll            2.104        0.000                      0                   24        0.442        0.000                      0                   24       14.500        0.000                       0                    52  
  clk4_my_pll            6.393        0.000                      0                   27        0.250        0.000                      0                   27        4.500        0.000                       0                    53  
  clkfbout_my_pll                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk4_my_pll   clk1_my_pll         4.173        0.000                      0                   26        0.233        0.000                      0                   26  
clk4_my_pll   clk2_my_pll         4.919        0.000                      0                   26        0.232        0.000                      0                   26  
clk4_my_pll   clk3_my_pll         5.512        0.000                      0                   26        0.193        0.000                      0                   26  
clk1_my_pll   clk4_my_pll         6.922        0.000                      0                   24        0.150        0.000                      0                   24  
clk2_my_pll   clk4_my_pll         6.989        0.000                      0                   24        0.134        0.000                      0                   24  
clk3_my_pll   clk4_my_pll         6.888        0.000                      0                   24        0.186        0.000                      0                   24  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group       From Clock       To Clock       
----------       ----------       --------       
(none)           clk4_my_pll                       
(none)           clkfbout_my_pll                   
(none)                            clk1_my_pll      
(none)                            clk2_my_pll      
(none)                            clk3_my_pll      
(none)                            clk4_my_pll      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  tp1_pll/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  tp1_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  tp1_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  tp1_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  tp1_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  tp1_pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk1_my_pll
  To Clock:  clk1_my_pll

Setup :            0  Failing Endpoints,  Worst Slack        1.362ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.346ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       14.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.362ns  (required time - arrival time)
  Source:                 div1_divisor_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk1_my_pll  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            div1_quotient_registre_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk1_my_pll  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk1_my_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (clk1_my_pll rise@30.000ns - clk1_my_pll rise@0.000ns)
  Data Path Delay:        28.526ns  (logic 11.352ns (39.795%)  route 17.174ns (60.205%))
  Logic Levels:           33  (CARRY4=17 LUT2=1 LUT4=6 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.627ns = ( 27.373 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.945ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.201    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -6.389 r  tp1_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.685    tp1_pll/inst/clk1_my_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.589 r  tp1_pll/inst/clkout1_buf/O
                         net (fo=50, routed)          1.643    -2.945    clk1
    SLICE_X11Y90         FDCE                                         r  div1_divisor_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y90         FDCE (Prop_fdce_C_Q)         0.456    -2.489 r  div1_divisor_reg[0]/Q
                         net (fo=27, routed)          1.131    -1.358    div1/div1_divisor[0]
    SLICE_X8Y94          LUT2 (Prop_lut2_I0_O)        0.124    -1.234 r  div1/i__carry_i_5__62/O
                         net (fo=1, routed)           0.000    -1.234    div1/i__carry_i_5__62_n_0
    SLICE_X8Y94          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    -0.982 r  div1/partial_rem0_inferred__0/i__carry/O[0]
                         net (fo=3, routed)           0.971    -0.011    div1/partial_rem00_in[0]
    SLICE_X9Y91          LUT5 (Prop_lut5_I0_O)        0.295     0.284 r  div1/i__carry_i_6/O
                         net (fo=1, routed)           0.000     0.284    div1/i__carry_i_6_n_0
    SLICE_X9Y91          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     0.864 r  div1/partial_rem0_inferred__2/i__carry/O[2]
                         net (fo=3, routed)           0.832     1.697    div1/partial_rem0_inferred__2/i__carry_n_5
    SLICE_X8Y93          LUT6 (Prop_lut6_I5_O)        0.302     1.999 r  div1/i__carry_i_1__9/O
                         net (fo=1, routed)           0.619     2.617    div1/i__carry_i_1__9_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     3.013 r  div1/partial_rem0_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.013    div1/partial_rem0_inferred__4/i__carry_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.336 r  div1/partial_rem0_inferred__4/i__carry__0/O[1]
                         net (fo=3, routed)           0.748     4.084    div1/partial_rem0_inferred__4/i__carry__0_n_6
    SLICE_X13Y94         LUT4 (Prop_lut4_I3_O)        0.306     4.390 r  div1/i__carry__0_i_2__44/O
                         net (fo=1, routed)           0.000     4.390    div1/i__carry__0_i_2__44_n_0
    SLICE_X13Y94         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.788 r  div1/partial_rem0_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.788    div1/partial_rem0_inferred__5/i__carry__0_n_0
    SLICE_X13Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.010 r  div1/partial_rem0_inferred__5/i__carry__1/O[0]
                         net (fo=3, routed)           0.574     5.585    div1/partial_rem0_inferred__5/i__carry__1_n_7
    SLICE_X12Y97         LUT6 (Prop_lut6_I0_O)        0.299     5.884 r  div1/i__carry__1_i_2__7/O
                         net (fo=1, routed)           0.703     6.587    div1/i__carry__1_i_2__7_n_0
    SLICE_X15Y93         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     7.183 r  div1/partial_rem0_inferred__8/i__carry__1/O[3]
                         net (fo=20, routed)          0.972     8.155    div1/partial_rem0_inferred__8/i__carry__1_n_4
    SLICE_X13Y88         LUT4 (Prop_lut4_I1_O)        0.306     8.461 r  div1/i__carry_i_5__4/O
                         net (fo=20, routed)          0.741     9.202    div1/i__carry_i_5__4_n_0
    SLICE_X14Y86         LUT4 (Prop_lut4_I2_O)        0.124     9.326 r  div1/i__carry_i_3__41/O
                         net (fo=1, routed)           0.000     9.326    div1/i__carry_i_3__41_n_0
    SLICE_X14Y86         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.904 r  div1/partial_rem0_inferred__11/i__carry/O[2]
                         net (fo=3, routed)           1.072    10.976    div1/partial_rem0_inferred__11/i__carry_n_5
    SLICE_X29Y85         LUT4 (Prop_lut4_I1_O)        0.301    11.277 r  div1/i__carry_i_1__40/O
                         net (fo=1, routed)           0.000    11.277    div1/i__carry_i_1__40_n_0
    SLICE_X29Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.678 r  div1/partial_rem0_inferred__13/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.678    div1/partial_rem0_inferred__13/i__carry_n_0
    SLICE_X29Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.900 r  div1/partial_rem0_inferred__13/i__carry__0/O[0]
                         net (fo=3, routed)           0.973    12.873    div1/partial_rem0_inferred__13/i__carry__0_n_7
    SLICE_X30Y82         LUT6 (Prop_lut6_I0_O)        0.299    13.172 r  div1/i__carry__0_i_3__3/O
                         net (fo=1, routed)           0.488    13.660    div1/i__carry__0_i_3__3_n_0
    SLICE_X28Y82         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.167 r  div1/partial_rem0_inferred__16/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.167    div1/partial_rem0_inferred__16/i__carry__0_n_0
    SLICE_X28Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.389 r  div1/partial_rem0_inferred__16/i__carry__1/O[0]
                         net (fo=3, routed)           0.962    15.351    div1/partial_rem0_inferred__16/i__carry__1_n_7
    SLICE_X29Y79         LUT4 (Prop_lut4_I0_O)        0.299    15.650 r  div1/i__carry__1_i_7__2/O
                         net (fo=1, routed)           0.000    15.650    div1/i__carry__1_i_7__2_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    16.290 r  div1/partial_rem0_inferred__18/i__carry__1/O[3]
                         net (fo=3, routed)           0.709    16.999    div1/partial_rem0_inferred__18/i__carry__1_n_4
    SLICE_X15Y78         LUT6 (Prop_lut6_I0_O)        0.306    17.305 r  div1/i__carry_i_5/O
                         net (fo=57, routed)          1.087    18.393    div1/i__carry_i_5_n_0
    SLICE_X14Y71         LUT4 (Prop_lut4_I2_O)        0.124    18.517 r  div1/i__carry_i_3__36/O
                         net (fo=1, routed)           0.000    18.517    div1/i__carry_i_3__36_n_0
    SLICE_X14Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.050 r  div1/partial_rem0_inferred__21/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.050    div1/partial_rem0_inferred__21/i__carry_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.269 r  div1/partial_rem0_inferred__21/i__carry__0/O[0]
                         net (fo=3, routed)           0.642    19.911    div1/partial_rem0_inferred__21/i__carry__0_n_7
    SLICE_X14Y70         LUT6 (Prop_lut6_I0_O)        0.295    20.206 r  div1/sum0_carry__0_i_3/O
                         net (fo=5, routed)           0.821    21.027    div1/sum0_carry__0_i_3_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    21.577 r  div1/sum0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.577    div1/sum0_carry__0_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.900 r  div1/sum0_carry__1/O[1]
                         net (fo=2, routed)           1.036    22.936    div1/sum0[9]
    SLICE_X10Y71         LUT5 (Prop_lut5_I1_O)        0.306    23.242 r  div1/div1_quotient_registre[11]_i_10/O
                         net (fo=1, routed)           0.504    23.745    div1/div1_quotient_registre[11]_i_10_n_0
    SLICE_X11Y71         LUT6 (Prop_lut6_I5_O)        0.124    23.869 r  div1/div1_quotient_registre[11]_i_3/O
                         net (fo=24, routed)          1.588    25.457    div1/div1_quotient_registre[11]_i_3_n_0
    SLICE_X9Y85          LUT6 (Prop_lut6_I2_O)        0.124    25.581 r  div1/div1_quotient_registre[10]_i_1/O
                         net (fo=1, routed)           0.000    25.581    div1_quotient[10]
    SLICE_X9Y85          FDCE                                         r  div1_quotient_registre_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_my_pll rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    30.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    31.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    24.141 r  tp1_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    25.766    tp1_pll/inst/clk1_my_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.857 r  tp1_pll/inst/clkout1_buf/O
                         net (fo=50, routed)          1.516    27.373    clk1
    SLICE_X9Y85          FDCE                                         r  div1_quotient_registre_reg[10]/C
                         clock pessimism             -0.365    27.008    
                         clock uncertainty           -0.094    26.914    
    SLICE_X9Y85          FDCE (Setup_fdce_C_D)        0.029    26.943    div1_quotient_registre_reg[10]
  -------------------------------------------------------------------
                         required time                         26.943    
                         arrival time                         -25.581    
  -------------------------------------------------------------------
                         slack                                  1.362    

Slack (MET) :             1.411ns  (required time - arrival time)
  Source:                 div1_divisor_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk1_my_pll  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            div1_quotient_registre_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk1_my_pll  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk1_my_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (clk1_my_pll rise@30.000ns - clk1_my_pll rise@0.000ns)
  Data Path Delay:        28.545ns  (logic 11.352ns (39.769%)  route 17.193ns (60.231%))
  Logic Levels:           33  (CARRY4=17 LUT2=1 LUT4=6 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.625ns = ( 27.375 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.945ns
    Clock Pessimism Removal (CPR):    -0.349ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.201    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -6.389 r  tp1_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.685    tp1_pll/inst/clk1_my_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.589 r  tp1_pll/inst/clkout1_buf/O
                         net (fo=50, routed)          1.643    -2.945    clk1
    SLICE_X11Y90         FDCE                                         r  div1_divisor_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y90         FDCE (Prop_fdce_C_Q)         0.456    -2.489 r  div1_divisor_reg[0]/Q
                         net (fo=27, routed)          1.131    -1.358    div1/div1_divisor[0]
    SLICE_X8Y94          LUT2 (Prop_lut2_I0_O)        0.124    -1.234 r  div1/i__carry_i_5__62/O
                         net (fo=1, routed)           0.000    -1.234    div1/i__carry_i_5__62_n_0
    SLICE_X8Y94          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    -0.982 r  div1/partial_rem0_inferred__0/i__carry/O[0]
                         net (fo=3, routed)           0.971    -0.011    div1/partial_rem00_in[0]
    SLICE_X9Y91          LUT5 (Prop_lut5_I0_O)        0.295     0.284 r  div1/i__carry_i_6/O
                         net (fo=1, routed)           0.000     0.284    div1/i__carry_i_6_n_0
    SLICE_X9Y91          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     0.864 r  div1/partial_rem0_inferred__2/i__carry/O[2]
                         net (fo=3, routed)           0.832     1.697    div1/partial_rem0_inferred__2/i__carry_n_5
    SLICE_X8Y93          LUT6 (Prop_lut6_I5_O)        0.302     1.999 r  div1/i__carry_i_1__9/O
                         net (fo=1, routed)           0.619     2.617    div1/i__carry_i_1__9_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     3.013 r  div1/partial_rem0_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.013    div1/partial_rem0_inferred__4/i__carry_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.336 r  div1/partial_rem0_inferred__4/i__carry__0/O[1]
                         net (fo=3, routed)           0.748     4.084    div1/partial_rem0_inferred__4/i__carry__0_n_6
    SLICE_X13Y94         LUT4 (Prop_lut4_I3_O)        0.306     4.390 r  div1/i__carry__0_i_2__44/O
                         net (fo=1, routed)           0.000     4.390    div1/i__carry__0_i_2__44_n_0
    SLICE_X13Y94         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.788 r  div1/partial_rem0_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.788    div1/partial_rem0_inferred__5/i__carry__0_n_0
    SLICE_X13Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.010 r  div1/partial_rem0_inferred__5/i__carry__1/O[0]
                         net (fo=3, routed)           0.574     5.585    div1/partial_rem0_inferred__5/i__carry__1_n_7
    SLICE_X12Y97         LUT6 (Prop_lut6_I0_O)        0.299     5.884 r  div1/i__carry__1_i_2__7/O
                         net (fo=1, routed)           0.703     6.587    div1/i__carry__1_i_2__7_n_0
    SLICE_X15Y93         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     7.183 r  div1/partial_rem0_inferred__8/i__carry__1/O[3]
                         net (fo=20, routed)          0.972     8.155    div1/partial_rem0_inferred__8/i__carry__1_n_4
    SLICE_X13Y88         LUT4 (Prop_lut4_I1_O)        0.306     8.461 r  div1/i__carry_i_5__4/O
                         net (fo=20, routed)          0.741     9.202    div1/i__carry_i_5__4_n_0
    SLICE_X14Y86         LUT4 (Prop_lut4_I2_O)        0.124     9.326 r  div1/i__carry_i_3__41/O
                         net (fo=1, routed)           0.000     9.326    div1/i__carry_i_3__41_n_0
    SLICE_X14Y86         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.904 r  div1/partial_rem0_inferred__11/i__carry/O[2]
                         net (fo=3, routed)           1.072    10.976    div1/partial_rem0_inferred__11/i__carry_n_5
    SLICE_X29Y85         LUT4 (Prop_lut4_I1_O)        0.301    11.277 r  div1/i__carry_i_1__40/O
                         net (fo=1, routed)           0.000    11.277    div1/i__carry_i_1__40_n_0
    SLICE_X29Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.678 r  div1/partial_rem0_inferred__13/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.678    div1/partial_rem0_inferred__13/i__carry_n_0
    SLICE_X29Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.900 r  div1/partial_rem0_inferred__13/i__carry__0/O[0]
                         net (fo=3, routed)           0.973    12.873    div1/partial_rem0_inferred__13/i__carry__0_n_7
    SLICE_X30Y82         LUT6 (Prop_lut6_I0_O)        0.299    13.172 r  div1/i__carry__0_i_3__3/O
                         net (fo=1, routed)           0.488    13.660    div1/i__carry__0_i_3__3_n_0
    SLICE_X28Y82         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.167 r  div1/partial_rem0_inferred__16/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.167    div1/partial_rem0_inferred__16/i__carry__0_n_0
    SLICE_X28Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.389 r  div1/partial_rem0_inferred__16/i__carry__1/O[0]
                         net (fo=3, routed)           0.962    15.351    div1/partial_rem0_inferred__16/i__carry__1_n_7
    SLICE_X29Y79         LUT4 (Prop_lut4_I0_O)        0.299    15.650 r  div1/i__carry__1_i_7__2/O
                         net (fo=1, routed)           0.000    15.650    div1/i__carry__1_i_7__2_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    16.290 r  div1/partial_rem0_inferred__18/i__carry__1/O[3]
                         net (fo=3, routed)           0.709    16.999    div1/partial_rem0_inferred__18/i__carry__1_n_4
    SLICE_X15Y78         LUT6 (Prop_lut6_I0_O)        0.306    17.305 r  div1/i__carry_i_5/O
                         net (fo=57, routed)          1.087    18.393    div1/i__carry_i_5_n_0
    SLICE_X14Y71         LUT4 (Prop_lut4_I2_O)        0.124    18.517 r  div1/i__carry_i_3__36/O
                         net (fo=1, routed)           0.000    18.517    div1/i__carry_i_3__36_n_0
    SLICE_X14Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.050 r  div1/partial_rem0_inferred__21/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.050    div1/partial_rem0_inferred__21/i__carry_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.269 r  div1/partial_rem0_inferred__21/i__carry__0/O[0]
                         net (fo=3, routed)           0.642    19.911    div1/partial_rem0_inferred__21/i__carry__0_n_7
    SLICE_X14Y70         LUT6 (Prop_lut6_I0_O)        0.295    20.206 r  div1/sum0_carry__0_i_3/O
                         net (fo=5, routed)           0.821    21.027    div1/sum0_carry__0_i_3_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    21.577 r  div1/sum0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.577    div1/sum0_carry__0_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.900 r  div1/sum0_carry__1/O[1]
                         net (fo=2, routed)           1.036    22.936    div1/sum0[9]
    SLICE_X10Y71         LUT5 (Prop_lut5_I1_O)        0.306    23.242 r  div1/div1_quotient_registre[11]_i_10/O
                         net (fo=1, routed)           0.504    23.745    div1/div1_quotient_registre[11]_i_10_n_0
    SLICE_X11Y71         LUT6 (Prop_lut6_I5_O)        0.124    23.869 r  div1/div1_quotient_registre[11]_i_3/O
                         net (fo=24, routed)          1.606    25.476    div1/div1_quotient_registre[11]_i_3_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I2_O)        0.124    25.600 r  div1/div1_quotient_registre[8]_i_1/O
                         net (fo=1, routed)           0.000    25.600    div1_quotient[8]
    SLICE_X10Y84         FDCE                                         r  div1_quotient_registre_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_my_pll rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    30.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    31.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    24.141 r  tp1_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    25.766    tp1_pll/inst/clk1_my_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.857 r  tp1_pll/inst/clkout1_buf/O
                         net (fo=50, routed)          1.518    27.375    clk1
    SLICE_X10Y84         FDCE                                         r  div1_quotient_registre_reg[8]/C
                         clock pessimism             -0.349    27.026    
                         clock uncertainty           -0.094    26.932    
    SLICE_X10Y84         FDCE (Setup_fdce_C_D)        0.079    27.011    div1_quotient_registre_reg[8]
  -------------------------------------------------------------------
                         required time                         27.011    
                         arrival time                         -25.600    
  -------------------------------------------------------------------
                         slack                                  1.411    

Slack (MET) :             1.420ns  (required time - arrival time)
  Source:                 div1_divisor_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk1_my_pll  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            div1_quotient_registre_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk1_my_pll  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk1_my_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (clk1_my_pll rise@30.000ns - clk1_my_pll rise@0.000ns)
  Data Path Delay:        28.536ns  (logic 11.352ns (39.781%)  route 17.184ns (60.219%))
  Logic Levels:           33  (CARRY4=17 LUT2=1 LUT4=6 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.625ns = ( 27.375 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.945ns
    Clock Pessimism Removal (CPR):    -0.349ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.201    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -6.389 r  tp1_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.685    tp1_pll/inst/clk1_my_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.589 r  tp1_pll/inst/clkout1_buf/O
                         net (fo=50, routed)          1.643    -2.945    clk1
    SLICE_X11Y90         FDCE                                         r  div1_divisor_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y90         FDCE (Prop_fdce_C_Q)         0.456    -2.489 r  div1_divisor_reg[0]/Q
                         net (fo=27, routed)          1.131    -1.358    div1/div1_divisor[0]
    SLICE_X8Y94          LUT2 (Prop_lut2_I0_O)        0.124    -1.234 r  div1/i__carry_i_5__62/O
                         net (fo=1, routed)           0.000    -1.234    div1/i__carry_i_5__62_n_0
    SLICE_X8Y94          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    -0.982 r  div1/partial_rem0_inferred__0/i__carry/O[0]
                         net (fo=3, routed)           0.971    -0.011    div1/partial_rem00_in[0]
    SLICE_X9Y91          LUT5 (Prop_lut5_I0_O)        0.295     0.284 r  div1/i__carry_i_6/O
                         net (fo=1, routed)           0.000     0.284    div1/i__carry_i_6_n_0
    SLICE_X9Y91          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     0.864 r  div1/partial_rem0_inferred__2/i__carry/O[2]
                         net (fo=3, routed)           0.832     1.697    div1/partial_rem0_inferred__2/i__carry_n_5
    SLICE_X8Y93          LUT6 (Prop_lut6_I5_O)        0.302     1.999 r  div1/i__carry_i_1__9/O
                         net (fo=1, routed)           0.619     2.617    div1/i__carry_i_1__9_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     3.013 r  div1/partial_rem0_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.013    div1/partial_rem0_inferred__4/i__carry_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.336 r  div1/partial_rem0_inferred__4/i__carry__0/O[1]
                         net (fo=3, routed)           0.748     4.084    div1/partial_rem0_inferred__4/i__carry__0_n_6
    SLICE_X13Y94         LUT4 (Prop_lut4_I3_O)        0.306     4.390 r  div1/i__carry__0_i_2__44/O
                         net (fo=1, routed)           0.000     4.390    div1/i__carry__0_i_2__44_n_0
    SLICE_X13Y94         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.788 r  div1/partial_rem0_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.788    div1/partial_rem0_inferred__5/i__carry__0_n_0
    SLICE_X13Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.010 r  div1/partial_rem0_inferred__5/i__carry__1/O[0]
                         net (fo=3, routed)           0.574     5.585    div1/partial_rem0_inferred__5/i__carry__1_n_7
    SLICE_X12Y97         LUT6 (Prop_lut6_I0_O)        0.299     5.884 r  div1/i__carry__1_i_2__7/O
                         net (fo=1, routed)           0.703     6.587    div1/i__carry__1_i_2__7_n_0
    SLICE_X15Y93         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     7.183 r  div1/partial_rem0_inferred__8/i__carry__1/O[3]
                         net (fo=20, routed)          0.972     8.155    div1/partial_rem0_inferred__8/i__carry__1_n_4
    SLICE_X13Y88         LUT4 (Prop_lut4_I1_O)        0.306     8.461 r  div1/i__carry_i_5__4/O
                         net (fo=20, routed)          0.741     9.202    div1/i__carry_i_5__4_n_0
    SLICE_X14Y86         LUT4 (Prop_lut4_I2_O)        0.124     9.326 r  div1/i__carry_i_3__41/O
                         net (fo=1, routed)           0.000     9.326    div1/i__carry_i_3__41_n_0
    SLICE_X14Y86         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.904 r  div1/partial_rem0_inferred__11/i__carry/O[2]
                         net (fo=3, routed)           1.072    10.976    div1/partial_rem0_inferred__11/i__carry_n_5
    SLICE_X29Y85         LUT4 (Prop_lut4_I1_O)        0.301    11.277 r  div1/i__carry_i_1__40/O
                         net (fo=1, routed)           0.000    11.277    div1/i__carry_i_1__40_n_0
    SLICE_X29Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.678 r  div1/partial_rem0_inferred__13/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.678    div1/partial_rem0_inferred__13/i__carry_n_0
    SLICE_X29Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.900 r  div1/partial_rem0_inferred__13/i__carry__0/O[0]
                         net (fo=3, routed)           0.973    12.873    div1/partial_rem0_inferred__13/i__carry__0_n_7
    SLICE_X30Y82         LUT6 (Prop_lut6_I0_O)        0.299    13.172 r  div1/i__carry__0_i_3__3/O
                         net (fo=1, routed)           0.488    13.660    div1/i__carry__0_i_3__3_n_0
    SLICE_X28Y82         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.167 r  div1/partial_rem0_inferred__16/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.167    div1/partial_rem0_inferred__16/i__carry__0_n_0
    SLICE_X28Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.389 r  div1/partial_rem0_inferred__16/i__carry__1/O[0]
                         net (fo=3, routed)           0.962    15.351    div1/partial_rem0_inferred__16/i__carry__1_n_7
    SLICE_X29Y79         LUT4 (Prop_lut4_I0_O)        0.299    15.650 r  div1/i__carry__1_i_7__2/O
                         net (fo=1, routed)           0.000    15.650    div1/i__carry__1_i_7__2_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    16.290 r  div1/partial_rem0_inferred__18/i__carry__1/O[3]
                         net (fo=3, routed)           0.709    16.999    div1/partial_rem0_inferred__18/i__carry__1_n_4
    SLICE_X15Y78         LUT6 (Prop_lut6_I0_O)        0.306    17.305 r  div1/i__carry_i_5/O
                         net (fo=57, routed)          1.087    18.393    div1/i__carry_i_5_n_0
    SLICE_X14Y71         LUT4 (Prop_lut4_I2_O)        0.124    18.517 r  div1/i__carry_i_3__36/O
                         net (fo=1, routed)           0.000    18.517    div1/i__carry_i_3__36_n_0
    SLICE_X14Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.050 r  div1/partial_rem0_inferred__21/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.050    div1/partial_rem0_inferred__21/i__carry_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.269 r  div1/partial_rem0_inferred__21/i__carry__0/O[0]
                         net (fo=3, routed)           0.642    19.911    div1/partial_rem0_inferred__21/i__carry__0_n_7
    SLICE_X14Y70         LUT6 (Prop_lut6_I0_O)        0.295    20.206 r  div1/sum0_carry__0_i_3/O
                         net (fo=5, routed)           0.821    21.027    div1/sum0_carry__0_i_3_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    21.577 r  div1/sum0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.577    div1/sum0_carry__0_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.900 r  div1/sum0_carry__1/O[1]
                         net (fo=2, routed)           1.036    22.936    div1/sum0[9]
    SLICE_X10Y71         LUT5 (Prop_lut5_I1_O)        0.306    23.242 r  div1/div1_quotient_registre[11]_i_10/O
                         net (fo=1, routed)           0.504    23.745    div1/div1_quotient_registre[11]_i_10_n_0
    SLICE_X11Y71         LUT6 (Prop_lut6_I5_O)        0.124    23.869 r  div1/div1_quotient_registre[11]_i_3/O
                         net (fo=24, routed)          1.597    25.467    div1/div1_quotient_registre[11]_i_3_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I2_O)        0.124    25.591 r  div1/div1_quotient_registre[5]_i_1/O
                         net (fo=1, routed)           0.000    25.591    div1_quotient[5]
    SLICE_X10Y84         FDCE                                         r  div1_quotient_registre_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_my_pll rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    30.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    31.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    24.141 r  tp1_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    25.766    tp1_pll/inst/clk1_my_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.857 r  tp1_pll/inst/clkout1_buf/O
                         net (fo=50, routed)          1.518    27.375    clk1
    SLICE_X10Y84         FDCE                                         r  div1_quotient_registre_reg[5]/C
                         clock pessimism             -0.349    27.026    
                         clock uncertainty           -0.094    26.932    
    SLICE_X10Y84         FDCE (Setup_fdce_C_D)        0.079    27.011    div1_quotient_registre_reg[5]
  -------------------------------------------------------------------
                         required time                         27.011    
                         arrival time                         -25.591    
  -------------------------------------------------------------------
                         slack                                  1.420    

Slack (MET) :             1.425ns  (required time - arrival time)
  Source:                 div1_divisor_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk1_my_pll  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            div1_quotient_registre_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk1_my_pll  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk1_my_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (clk1_my_pll rise@30.000ns - clk1_my_pll rise@0.000ns)
  Data Path Delay:        28.461ns  (logic 11.352ns (39.887%)  route 17.109ns (60.113%))
  Logic Levels:           33  (CARRY4=17 LUT2=1 LUT4=6 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.630ns = ( 27.370 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.945ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.201    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -6.389 r  tp1_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.685    tp1_pll/inst/clk1_my_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.589 r  tp1_pll/inst/clkout1_buf/O
                         net (fo=50, routed)          1.643    -2.945    clk1
    SLICE_X11Y90         FDCE                                         r  div1_divisor_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y90         FDCE (Prop_fdce_C_Q)         0.456    -2.489 r  div1_divisor_reg[0]/Q
                         net (fo=27, routed)          1.131    -1.358    div1/div1_divisor[0]
    SLICE_X8Y94          LUT2 (Prop_lut2_I0_O)        0.124    -1.234 r  div1/i__carry_i_5__62/O
                         net (fo=1, routed)           0.000    -1.234    div1/i__carry_i_5__62_n_0
    SLICE_X8Y94          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    -0.982 r  div1/partial_rem0_inferred__0/i__carry/O[0]
                         net (fo=3, routed)           0.971    -0.011    div1/partial_rem00_in[0]
    SLICE_X9Y91          LUT5 (Prop_lut5_I0_O)        0.295     0.284 r  div1/i__carry_i_6/O
                         net (fo=1, routed)           0.000     0.284    div1/i__carry_i_6_n_0
    SLICE_X9Y91          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     0.864 r  div1/partial_rem0_inferred__2/i__carry/O[2]
                         net (fo=3, routed)           0.832     1.697    div1/partial_rem0_inferred__2/i__carry_n_5
    SLICE_X8Y93          LUT6 (Prop_lut6_I5_O)        0.302     1.999 r  div1/i__carry_i_1__9/O
                         net (fo=1, routed)           0.619     2.617    div1/i__carry_i_1__9_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     3.013 r  div1/partial_rem0_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.013    div1/partial_rem0_inferred__4/i__carry_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.336 r  div1/partial_rem0_inferred__4/i__carry__0/O[1]
                         net (fo=3, routed)           0.748     4.084    div1/partial_rem0_inferred__4/i__carry__0_n_6
    SLICE_X13Y94         LUT4 (Prop_lut4_I3_O)        0.306     4.390 r  div1/i__carry__0_i_2__44/O
                         net (fo=1, routed)           0.000     4.390    div1/i__carry__0_i_2__44_n_0
    SLICE_X13Y94         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.788 r  div1/partial_rem0_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.788    div1/partial_rem0_inferred__5/i__carry__0_n_0
    SLICE_X13Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.010 r  div1/partial_rem0_inferred__5/i__carry__1/O[0]
                         net (fo=3, routed)           0.574     5.585    div1/partial_rem0_inferred__5/i__carry__1_n_7
    SLICE_X12Y97         LUT6 (Prop_lut6_I0_O)        0.299     5.884 r  div1/i__carry__1_i_2__7/O
                         net (fo=1, routed)           0.703     6.587    div1/i__carry__1_i_2__7_n_0
    SLICE_X15Y93         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     7.183 r  div1/partial_rem0_inferred__8/i__carry__1/O[3]
                         net (fo=20, routed)          0.972     8.155    div1/partial_rem0_inferred__8/i__carry__1_n_4
    SLICE_X13Y88         LUT4 (Prop_lut4_I1_O)        0.306     8.461 r  div1/i__carry_i_5__4/O
                         net (fo=20, routed)          0.741     9.202    div1/i__carry_i_5__4_n_0
    SLICE_X14Y86         LUT4 (Prop_lut4_I2_O)        0.124     9.326 r  div1/i__carry_i_3__41/O
                         net (fo=1, routed)           0.000     9.326    div1/i__carry_i_3__41_n_0
    SLICE_X14Y86         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.904 r  div1/partial_rem0_inferred__11/i__carry/O[2]
                         net (fo=3, routed)           1.072    10.976    div1/partial_rem0_inferred__11/i__carry_n_5
    SLICE_X29Y85         LUT4 (Prop_lut4_I1_O)        0.301    11.277 r  div1/i__carry_i_1__40/O
                         net (fo=1, routed)           0.000    11.277    div1/i__carry_i_1__40_n_0
    SLICE_X29Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.678 r  div1/partial_rem0_inferred__13/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.678    div1/partial_rem0_inferred__13/i__carry_n_0
    SLICE_X29Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.900 r  div1/partial_rem0_inferred__13/i__carry__0/O[0]
                         net (fo=3, routed)           0.973    12.873    div1/partial_rem0_inferred__13/i__carry__0_n_7
    SLICE_X30Y82         LUT6 (Prop_lut6_I0_O)        0.299    13.172 r  div1/i__carry__0_i_3__3/O
                         net (fo=1, routed)           0.488    13.660    div1/i__carry__0_i_3__3_n_0
    SLICE_X28Y82         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.167 r  div1/partial_rem0_inferred__16/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.167    div1/partial_rem0_inferred__16/i__carry__0_n_0
    SLICE_X28Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.389 r  div1/partial_rem0_inferred__16/i__carry__1/O[0]
                         net (fo=3, routed)           0.962    15.351    div1/partial_rem0_inferred__16/i__carry__1_n_7
    SLICE_X29Y79         LUT4 (Prop_lut4_I0_O)        0.299    15.650 r  div1/i__carry__1_i_7__2/O
                         net (fo=1, routed)           0.000    15.650    div1/i__carry__1_i_7__2_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    16.290 r  div1/partial_rem0_inferred__18/i__carry__1/O[3]
                         net (fo=3, routed)           0.709    16.999    div1/partial_rem0_inferred__18/i__carry__1_n_4
    SLICE_X15Y78         LUT6 (Prop_lut6_I0_O)        0.306    17.305 r  div1/i__carry_i_5/O
                         net (fo=57, routed)          1.087    18.393    div1/i__carry_i_5_n_0
    SLICE_X14Y71         LUT4 (Prop_lut4_I2_O)        0.124    18.517 r  div1/i__carry_i_3__36/O
                         net (fo=1, routed)           0.000    18.517    div1/i__carry_i_3__36_n_0
    SLICE_X14Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.050 r  div1/partial_rem0_inferred__21/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.050    div1/partial_rem0_inferred__21/i__carry_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.269 r  div1/partial_rem0_inferred__21/i__carry__0/O[0]
                         net (fo=3, routed)           0.642    19.911    div1/partial_rem0_inferred__21/i__carry__0_n_7
    SLICE_X14Y70         LUT6 (Prop_lut6_I0_O)        0.295    20.206 r  div1/sum0_carry__0_i_3/O
                         net (fo=5, routed)           0.821    21.027    div1/sum0_carry__0_i_3_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    21.577 r  div1/sum0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.577    div1/sum0_carry__0_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.900 r  div1/sum0_carry__1/O[1]
                         net (fo=2, routed)           1.036    22.936    div1/sum0[9]
    SLICE_X10Y71         LUT5 (Prop_lut5_I1_O)        0.306    23.242 r  div1/div1_quotient_registre[11]_i_10/O
                         net (fo=1, routed)           0.504    23.745    div1/div1_quotient_registre[11]_i_10_n_0
    SLICE_X11Y71         LUT6 (Prop_lut6_I5_O)        0.124    23.869 r  div1/div1_quotient_registre[11]_i_3/O
                         net (fo=24, routed)          1.522    25.391    div1/div1_quotient_registre[11]_i_3_n_0
    SLICE_X15Y82         LUT6 (Prop_lut6_I2_O)        0.124    25.515 r  div1/div1_quotient_registre[3]_i_1/O
                         net (fo=1, routed)           0.000    25.515    div1_quotient[3]
    SLICE_X15Y82         FDCE                                         r  div1_quotient_registre_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_my_pll rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    30.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    31.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    24.141 r  tp1_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    25.766    tp1_pll/inst/clk1_my_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.857 r  tp1_pll/inst/clkout1_buf/O
                         net (fo=50, routed)          1.513    27.370    clk1
    SLICE_X15Y82         FDCE                                         r  div1_quotient_registre_reg[3]/C
                         clock pessimism             -0.365    27.005    
                         clock uncertainty           -0.094    26.911    
    SLICE_X15Y82         FDCE (Setup_fdce_C_D)        0.029    26.940    div1_quotient_registre_reg[3]
  -------------------------------------------------------------------
                         required time                         26.940    
                         arrival time                         -25.515    
  -------------------------------------------------------------------
                         slack                                  1.425    

Slack (MET) :             1.475ns  (required time - arrival time)
  Source:                 div1_divisor_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk1_my_pll  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            div1_quotient_registre_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk1_my_pll  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk1_my_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (clk1_my_pll rise@30.000ns - clk1_my_pll rise@0.000ns)
  Data Path Delay:        28.479ns  (logic 11.352ns (39.861%)  route 17.127ns (60.139%))
  Logic Levels:           33  (CARRY4=17 LUT2=1 LUT4=6 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.625ns = ( 27.375 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.945ns
    Clock Pessimism Removal (CPR):    -0.349ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.201    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -6.389 r  tp1_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.685    tp1_pll/inst/clk1_my_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.589 r  tp1_pll/inst/clkout1_buf/O
                         net (fo=50, routed)          1.643    -2.945    clk1
    SLICE_X11Y90         FDCE                                         r  div1_divisor_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y90         FDCE (Prop_fdce_C_Q)         0.456    -2.489 r  div1_divisor_reg[0]/Q
                         net (fo=27, routed)          1.131    -1.358    div1/div1_divisor[0]
    SLICE_X8Y94          LUT2 (Prop_lut2_I0_O)        0.124    -1.234 r  div1/i__carry_i_5__62/O
                         net (fo=1, routed)           0.000    -1.234    div1/i__carry_i_5__62_n_0
    SLICE_X8Y94          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    -0.982 r  div1/partial_rem0_inferred__0/i__carry/O[0]
                         net (fo=3, routed)           0.971    -0.011    div1/partial_rem00_in[0]
    SLICE_X9Y91          LUT5 (Prop_lut5_I0_O)        0.295     0.284 r  div1/i__carry_i_6/O
                         net (fo=1, routed)           0.000     0.284    div1/i__carry_i_6_n_0
    SLICE_X9Y91          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     0.864 r  div1/partial_rem0_inferred__2/i__carry/O[2]
                         net (fo=3, routed)           0.832     1.697    div1/partial_rem0_inferred__2/i__carry_n_5
    SLICE_X8Y93          LUT6 (Prop_lut6_I5_O)        0.302     1.999 r  div1/i__carry_i_1__9/O
                         net (fo=1, routed)           0.619     2.617    div1/i__carry_i_1__9_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     3.013 r  div1/partial_rem0_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.013    div1/partial_rem0_inferred__4/i__carry_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.336 r  div1/partial_rem0_inferred__4/i__carry__0/O[1]
                         net (fo=3, routed)           0.748     4.084    div1/partial_rem0_inferred__4/i__carry__0_n_6
    SLICE_X13Y94         LUT4 (Prop_lut4_I3_O)        0.306     4.390 r  div1/i__carry__0_i_2__44/O
                         net (fo=1, routed)           0.000     4.390    div1/i__carry__0_i_2__44_n_0
    SLICE_X13Y94         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.788 r  div1/partial_rem0_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.788    div1/partial_rem0_inferred__5/i__carry__0_n_0
    SLICE_X13Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.010 r  div1/partial_rem0_inferred__5/i__carry__1/O[0]
                         net (fo=3, routed)           0.574     5.585    div1/partial_rem0_inferred__5/i__carry__1_n_7
    SLICE_X12Y97         LUT6 (Prop_lut6_I0_O)        0.299     5.884 r  div1/i__carry__1_i_2__7/O
                         net (fo=1, routed)           0.703     6.587    div1/i__carry__1_i_2__7_n_0
    SLICE_X15Y93         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     7.183 r  div1/partial_rem0_inferred__8/i__carry__1/O[3]
                         net (fo=20, routed)          0.972     8.155    div1/partial_rem0_inferred__8/i__carry__1_n_4
    SLICE_X13Y88         LUT4 (Prop_lut4_I1_O)        0.306     8.461 r  div1/i__carry_i_5__4/O
                         net (fo=20, routed)          0.741     9.202    div1/i__carry_i_5__4_n_0
    SLICE_X14Y86         LUT4 (Prop_lut4_I2_O)        0.124     9.326 r  div1/i__carry_i_3__41/O
                         net (fo=1, routed)           0.000     9.326    div1/i__carry_i_3__41_n_0
    SLICE_X14Y86         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.904 r  div1/partial_rem0_inferred__11/i__carry/O[2]
                         net (fo=3, routed)           1.072    10.976    div1/partial_rem0_inferred__11/i__carry_n_5
    SLICE_X29Y85         LUT4 (Prop_lut4_I1_O)        0.301    11.277 r  div1/i__carry_i_1__40/O
                         net (fo=1, routed)           0.000    11.277    div1/i__carry_i_1__40_n_0
    SLICE_X29Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.678 r  div1/partial_rem0_inferred__13/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.678    div1/partial_rem0_inferred__13/i__carry_n_0
    SLICE_X29Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.900 r  div1/partial_rem0_inferred__13/i__carry__0/O[0]
                         net (fo=3, routed)           0.973    12.873    div1/partial_rem0_inferred__13/i__carry__0_n_7
    SLICE_X30Y82         LUT6 (Prop_lut6_I0_O)        0.299    13.172 r  div1/i__carry__0_i_3__3/O
                         net (fo=1, routed)           0.488    13.660    div1/i__carry__0_i_3__3_n_0
    SLICE_X28Y82         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.167 r  div1/partial_rem0_inferred__16/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.167    div1/partial_rem0_inferred__16/i__carry__0_n_0
    SLICE_X28Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.389 r  div1/partial_rem0_inferred__16/i__carry__1/O[0]
                         net (fo=3, routed)           0.962    15.351    div1/partial_rem0_inferred__16/i__carry__1_n_7
    SLICE_X29Y79         LUT4 (Prop_lut4_I0_O)        0.299    15.650 r  div1/i__carry__1_i_7__2/O
                         net (fo=1, routed)           0.000    15.650    div1/i__carry__1_i_7__2_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    16.290 r  div1/partial_rem0_inferred__18/i__carry__1/O[3]
                         net (fo=3, routed)           0.709    16.999    div1/partial_rem0_inferred__18/i__carry__1_n_4
    SLICE_X15Y78         LUT6 (Prop_lut6_I0_O)        0.306    17.305 r  div1/i__carry_i_5/O
                         net (fo=57, routed)          1.087    18.393    div1/i__carry_i_5_n_0
    SLICE_X14Y71         LUT4 (Prop_lut4_I2_O)        0.124    18.517 r  div1/i__carry_i_3__36/O
                         net (fo=1, routed)           0.000    18.517    div1/i__carry_i_3__36_n_0
    SLICE_X14Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.050 r  div1/partial_rem0_inferred__21/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.050    div1/partial_rem0_inferred__21/i__carry_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.269 r  div1/partial_rem0_inferred__21/i__carry__0/O[0]
                         net (fo=3, routed)           0.642    19.911    div1/partial_rem0_inferred__21/i__carry__0_n_7
    SLICE_X14Y70         LUT6 (Prop_lut6_I0_O)        0.295    20.206 r  div1/sum0_carry__0_i_3/O
                         net (fo=5, routed)           0.821    21.027    div1/sum0_carry__0_i_3_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    21.577 r  div1/sum0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.577    div1/sum0_carry__0_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.900 r  div1/sum0_carry__1/O[1]
                         net (fo=2, routed)           1.036    22.936    div1/sum0[9]
    SLICE_X10Y71         LUT5 (Prop_lut5_I1_O)        0.306    23.242 r  div1/div1_quotient_registre[11]_i_10/O
                         net (fo=1, routed)           0.504    23.745    div1/div1_quotient_registre[11]_i_10_n_0
    SLICE_X11Y71         LUT6 (Prop_lut6_I5_O)        0.124    23.869 r  div1/div1_quotient_registre[11]_i_3/O
                         net (fo=24, routed)          1.541    25.410    div1/div1_quotient_registre[11]_i_3_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I2_O)        0.124    25.534 r  div1/div1_quotient_registre[2]_i_1/O
                         net (fo=1, routed)           0.000    25.534    div1_quotient[2]
    SLICE_X10Y84         FDCE                                         r  div1_quotient_registre_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_my_pll rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    30.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    31.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    24.141 r  tp1_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    25.766    tp1_pll/inst/clk1_my_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.857 r  tp1_pll/inst/clkout1_buf/O
                         net (fo=50, routed)          1.518    27.375    clk1
    SLICE_X10Y84         FDCE                                         r  div1_quotient_registre_reg[2]/C
                         clock pessimism             -0.349    27.026    
                         clock uncertainty           -0.094    26.932    
    SLICE_X10Y84         FDCE (Setup_fdce_C_D)        0.077    27.009    div1_quotient_registre_reg[2]
  -------------------------------------------------------------------
                         required time                         27.009    
                         arrival time                         -25.534    
  -------------------------------------------------------------------
                         slack                                  1.475    

Slack (MET) :             1.476ns  (required time - arrival time)
  Source:                 div1_divisor_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk1_my_pll  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            div1_quotient_registre_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk1_my_pll  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk1_my_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (clk1_my_pll rise@30.000ns - clk1_my_pll rise@0.000ns)
  Data Path Delay:        28.483ns  (logic 11.352ns (39.856%)  route 17.131ns (60.144%))
  Logic Levels:           33  (CARRY4=17 LUT2=1 LUT4=6 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.625ns = ( 27.375 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.945ns
    Clock Pessimism Removal (CPR):    -0.349ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.201    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -6.389 r  tp1_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.685    tp1_pll/inst/clk1_my_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.589 r  tp1_pll/inst/clkout1_buf/O
                         net (fo=50, routed)          1.643    -2.945    clk1
    SLICE_X11Y90         FDCE                                         r  div1_divisor_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y90         FDCE (Prop_fdce_C_Q)         0.456    -2.489 r  div1_divisor_reg[0]/Q
                         net (fo=27, routed)          1.131    -1.358    div1/div1_divisor[0]
    SLICE_X8Y94          LUT2 (Prop_lut2_I0_O)        0.124    -1.234 r  div1/i__carry_i_5__62/O
                         net (fo=1, routed)           0.000    -1.234    div1/i__carry_i_5__62_n_0
    SLICE_X8Y94          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    -0.982 r  div1/partial_rem0_inferred__0/i__carry/O[0]
                         net (fo=3, routed)           0.971    -0.011    div1/partial_rem00_in[0]
    SLICE_X9Y91          LUT5 (Prop_lut5_I0_O)        0.295     0.284 r  div1/i__carry_i_6/O
                         net (fo=1, routed)           0.000     0.284    div1/i__carry_i_6_n_0
    SLICE_X9Y91          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     0.864 r  div1/partial_rem0_inferred__2/i__carry/O[2]
                         net (fo=3, routed)           0.832     1.697    div1/partial_rem0_inferred__2/i__carry_n_5
    SLICE_X8Y93          LUT6 (Prop_lut6_I5_O)        0.302     1.999 r  div1/i__carry_i_1__9/O
                         net (fo=1, routed)           0.619     2.617    div1/i__carry_i_1__9_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     3.013 r  div1/partial_rem0_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.013    div1/partial_rem0_inferred__4/i__carry_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.336 r  div1/partial_rem0_inferred__4/i__carry__0/O[1]
                         net (fo=3, routed)           0.748     4.084    div1/partial_rem0_inferred__4/i__carry__0_n_6
    SLICE_X13Y94         LUT4 (Prop_lut4_I3_O)        0.306     4.390 r  div1/i__carry__0_i_2__44/O
                         net (fo=1, routed)           0.000     4.390    div1/i__carry__0_i_2__44_n_0
    SLICE_X13Y94         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.788 r  div1/partial_rem0_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.788    div1/partial_rem0_inferred__5/i__carry__0_n_0
    SLICE_X13Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.010 r  div1/partial_rem0_inferred__5/i__carry__1/O[0]
                         net (fo=3, routed)           0.574     5.585    div1/partial_rem0_inferred__5/i__carry__1_n_7
    SLICE_X12Y97         LUT6 (Prop_lut6_I0_O)        0.299     5.884 r  div1/i__carry__1_i_2__7/O
                         net (fo=1, routed)           0.703     6.587    div1/i__carry__1_i_2__7_n_0
    SLICE_X15Y93         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     7.183 r  div1/partial_rem0_inferred__8/i__carry__1/O[3]
                         net (fo=20, routed)          0.972     8.155    div1/partial_rem0_inferred__8/i__carry__1_n_4
    SLICE_X13Y88         LUT4 (Prop_lut4_I1_O)        0.306     8.461 r  div1/i__carry_i_5__4/O
                         net (fo=20, routed)          0.741     9.202    div1/i__carry_i_5__4_n_0
    SLICE_X14Y86         LUT4 (Prop_lut4_I2_O)        0.124     9.326 r  div1/i__carry_i_3__41/O
                         net (fo=1, routed)           0.000     9.326    div1/i__carry_i_3__41_n_0
    SLICE_X14Y86         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.904 r  div1/partial_rem0_inferred__11/i__carry/O[2]
                         net (fo=3, routed)           1.072    10.976    div1/partial_rem0_inferred__11/i__carry_n_5
    SLICE_X29Y85         LUT4 (Prop_lut4_I1_O)        0.301    11.277 r  div1/i__carry_i_1__40/O
                         net (fo=1, routed)           0.000    11.277    div1/i__carry_i_1__40_n_0
    SLICE_X29Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.678 r  div1/partial_rem0_inferred__13/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.678    div1/partial_rem0_inferred__13/i__carry_n_0
    SLICE_X29Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.900 r  div1/partial_rem0_inferred__13/i__carry__0/O[0]
                         net (fo=3, routed)           0.973    12.873    div1/partial_rem0_inferred__13/i__carry__0_n_7
    SLICE_X30Y82         LUT6 (Prop_lut6_I0_O)        0.299    13.172 r  div1/i__carry__0_i_3__3/O
                         net (fo=1, routed)           0.488    13.660    div1/i__carry__0_i_3__3_n_0
    SLICE_X28Y82         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.167 r  div1/partial_rem0_inferred__16/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.167    div1/partial_rem0_inferred__16/i__carry__0_n_0
    SLICE_X28Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.389 r  div1/partial_rem0_inferred__16/i__carry__1/O[0]
                         net (fo=3, routed)           0.962    15.351    div1/partial_rem0_inferred__16/i__carry__1_n_7
    SLICE_X29Y79         LUT4 (Prop_lut4_I0_O)        0.299    15.650 r  div1/i__carry__1_i_7__2/O
                         net (fo=1, routed)           0.000    15.650    div1/i__carry__1_i_7__2_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    16.290 r  div1/partial_rem0_inferred__18/i__carry__1/O[3]
                         net (fo=3, routed)           0.709    16.999    div1/partial_rem0_inferred__18/i__carry__1_n_4
    SLICE_X15Y78         LUT6 (Prop_lut6_I0_O)        0.306    17.305 r  div1/i__carry_i_5/O
                         net (fo=57, routed)          1.087    18.393    div1/i__carry_i_5_n_0
    SLICE_X14Y71         LUT4 (Prop_lut4_I2_O)        0.124    18.517 r  div1/i__carry_i_3__36/O
                         net (fo=1, routed)           0.000    18.517    div1/i__carry_i_3__36_n_0
    SLICE_X14Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.050 r  div1/partial_rem0_inferred__21/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.050    div1/partial_rem0_inferred__21/i__carry_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.269 r  div1/partial_rem0_inferred__21/i__carry__0/O[0]
                         net (fo=3, routed)           0.642    19.911    div1/partial_rem0_inferred__21/i__carry__0_n_7
    SLICE_X14Y70         LUT6 (Prop_lut6_I0_O)        0.295    20.206 r  div1/sum0_carry__0_i_3/O
                         net (fo=5, routed)           0.821    21.027    div1/sum0_carry__0_i_3_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    21.577 r  div1/sum0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.577    div1/sum0_carry__0_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.900 r  div1/sum0_carry__1/O[1]
                         net (fo=2, routed)           1.036    22.936    div1/sum0[9]
    SLICE_X10Y71         LUT5 (Prop_lut5_I1_O)        0.306    23.242 r  div1/div1_quotient_registre[11]_i_10/O
                         net (fo=1, routed)           0.504    23.745    div1/div1_quotient_registre[11]_i_10_n_0
    SLICE_X11Y71         LUT6 (Prop_lut6_I5_O)        0.124    23.869 r  div1/div1_quotient_registre[11]_i_3/O
                         net (fo=24, routed)          1.544    25.414    div1/div1_quotient_registre[11]_i_3_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I2_O)        0.124    25.538 r  div1/div1_quotient_registre[4]_i_1/O
                         net (fo=1, routed)           0.000    25.538    div1_quotient[4]
    SLICE_X10Y84         FDCE                                         r  div1_quotient_registre_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_my_pll rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    30.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    31.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    24.141 r  tp1_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    25.766    tp1_pll/inst/clk1_my_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.857 r  tp1_pll/inst/clkout1_buf/O
                         net (fo=50, routed)          1.518    27.375    clk1
    SLICE_X10Y84         FDCE                                         r  div1_quotient_registre_reg[4]/C
                         clock pessimism             -0.349    27.026    
                         clock uncertainty           -0.094    26.932    
    SLICE_X10Y84         FDCE (Setup_fdce_C_D)        0.081    27.013    div1_quotient_registre_reg[4]
  -------------------------------------------------------------------
                         required time                         27.013    
                         arrival time                         -25.538    
  -------------------------------------------------------------------
                         slack                                  1.476    

Slack (MET) :             1.511ns  (required time - arrival time)
  Source:                 div1_divisor_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk1_my_pll  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            div1_quotient_registre_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk1_my_pll  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk1_my_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (clk1_my_pll rise@30.000ns - clk1_my_pll rise@0.000ns)
  Data Path Delay:        28.379ns  (logic 11.352ns (40.001%)  route 17.027ns (59.999%))
  Logic Levels:           33  (CARRY4=17 LUT2=1 LUT4=6 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.627ns = ( 27.373 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.945ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.201    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -6.389 r  tp1_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.685    tp1_pll/inst/clk1_my_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.589 r  tp1_pll/inst/clkout1_buf/O
                         net (fo=50, routed)          1.643    -2.945    clk1
    SLICE_X11Y90         FDCE                                         r  div1_divisor_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y90         FDCE (Prop_fdce_C_Q)         0.456    -2.489 r  div1_divisor_reg[0]/Q
                         net (fo=27, routed)          1.131    -1.358    div1/div1_divisor[0]
    SLICE_X8Y94          LUT2 (Prop_lut2_I0_O)        0.124    -1.234 r  div1/i__carry_i_5__62/O
                         net (fo=1, routed)           0.000    -1.234    div1/i__carry_i_5__62_n_0
    SLICE_X8Y94          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    -0.982 r  div1/partial_rem0_inferred__0/i__carry/O[0]
                         net (fo=3, routed)           0.971    -0.011    div1/partial_rem00_in[0]
    SLICE_X9Y91          LUT5 (Prop_lut5_I0_O)        0.295     0.284 r  div1/i__carry_i_6/O
                         net (fo=1, routed)           0.000     0.284    div1/i__carry_i_6_n_0
    SLICE_X9Y91          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     0.864 r  div1/partial_rem0_inferred__2/i__carry/O[2]
                         net (fo=3, routed)           0.832     1.697    div1/partial_rem0_inferred__2/i__carry_n_5
    SLICE_X8Y93          LUT6 (Prop_lut6_I5_O)        0.302     1.999 r  div1/i__carry_i_1__9/O
                         net (fo=1, routed)           0.619     2.617    div1/i__carry_i_1__9_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     3.013 r  div1/partial_rem0_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.013    div1/partial_rem0_inferred__4/i__carry_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.336 r  div1/partial_rem0_inferred__4/i__carry__0/O[1]
                         net (fo=3, routed)           0.748     4.084    div1/partial_rem0_inferred__4/i__carry__0_n_6
    SLICE_X13Y94         LUT4 (Prop_lut4_I3_O)        0.306     4.390 r  div1/i__carry__0_i_2__44/O
                         net (fo=1, routed)           0.000     4.390    div1/i__carry__0_i_2__44_n_0
    SLICE_X13Y94         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.788 r  div1/partial_rem0_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.788    div1/partial_rem0_inferred__5/i__carry__0_n_0
    SLICE_X13Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.010 r  div1/partial_rem0_inferred__5/i__carry__1/O[0]
                         net (fo=3, routed)           0.574     5.585    div1/partial_rem0_inferred__5/i__carry__1_n_7
    SLICE_X12Y97         LUT6 (Prop_lut6_I0_O)        0.299     5.884 r  div1/i__carry__1_i_2__7/O
                         net (fo=1, routed)           0.703     6.587    div1/i__carry__1_i_2__7_n_0
    SLICE_X15Y93         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     7.183 r  div1/partial_rem0_inferred__8/i__carry__1/O[3]
                         net (fo=20, routed)          0.972     8.155    div1/partial_rem0_inferred__8/i__carry__1_n_4
    SLICE_X13Y88         LUT4 (Prop_lut4_I1_O)        0.306     8.461 r  div1/i__carry_i_5__4/O
                         net (fo=20, routed)          0.741     9.202    div1/i__carry_i_5__4_n_0
    SLICE_X14Y86         LUT4 (Prop_lut4_I2_O)        0.124     9.326 r  div1/i__carry_i_3__41/O
                         net (fo=1, routed)           0.000     9.326    div1/i__carry_i_3__41_n_0
    SLICE_X14Y86         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.904 r  div1/partial_rem0_inferred__11/i__carry/O[2]
                         net (fo=3, routed)           1.072    10.976    div1/partial_rem0_inferred__11/i__carry_n_5
    SLICE_X29Y85         LUT4 (Prop_lut4_I1_O)        0.301    11.277 r  div1/i__carry_i_1__40/O
                         net (fo=1, routed)           0.000    11.277    div1/i__carry_i_1__40_n_0
    SLICE_X29Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.678 r  div1/partial_rem0_inferred__13/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.678    div1/partial_rem0_inferred__13/i__carry_n_0
    SLICE_X29Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.900 r  div1/partial_rem0_inferred__13/i__carry__0/O[0]
                         net (fo=3, routed)           0.973    12.873    div1/partial_rem0_inferred__13/i__carry__0_n_7
    SLICE_X30Y82         LUT6 (Prop_lut6_I0_O)        0.299    13.172 r  div1/i__carry__0_i_3__3/O
                         net (fo=1, routed)           0.488    13.660    div1/i__carry__0_i_3__3_n_0
    SLICE_X28Y82         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.167 r  div1/partial_rem0_inferred__16/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.167    div1/partial_rem0_inferred__16/i__carry__0_n_0
    SLICE_X28Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.389 r  div1/partial_rem0_inferred__16/i__carry__1/O[0]
                         net (fo=3, routed)           0.962    15.351    div1/partial_rem0_inferred__16/i__carry__1_n_7
    SLICE_X29Y79         LUT4 (Prop_lut4_I0_O)        0.299    15.650 r  div1/i__carry__1_i_7__2/O
                         net (fo=1, routed)           0.000    15.650    div1/i__carry__1_i_7__2_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    16.290 r  div1/partial_rem0_inferred__18/i__carry__1/O[3]
                         net (fo=3, routed)           0.709    16.999    div1/partial_rem0_inferred__18/i__carry__1_n_4
    SLICE_X15Y78         LUT6 (Prop_lut6_I0_O)        0.306    17.305 r  div1/i__carry_i_5/O
                         net (fo=57, routed)          1.087    18.393    div1/i__carry_i_5_n_0
    SLICE_X14Y71         LUT4 (Prop_lut4_I2_O)        0.124    18.517 r  div1/i__carry_i_3__36/O
                         net (fo=1, routed)           0.000    18.517    div1/i__carry_i_3__36_n_0
    SLICE_X14Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.050 r  div1/partial_rem0_inferred__21/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.050    div1/partial_rem0_inferred__21/i__carry_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.269 r  div1/partial_rem0_inferred__21/i__carry__0/O[0]
                         net (fo=3, routed)           0.642    19.911    div1/partial_rem0_inferred__21/i__carry__0_n_7
    SLICE_X14Y70         LUT6 (Prop_lut6_I0_O)        0.295    20.206 r  div1/sum0_carry__0_i_3/O
                         net (fo=5, routed)           0.821    21.027    div1/sum0_carry__0_i_3_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    21.577 r  div1/sum0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.577    div1/sum0_carry__0_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.900 r  div1/sum0_carry__1/O[1]
                         net (fo=2, routed)           1.036    22.936    div1/sum0[9]
    SLICE_X10Y71         LUT5 (Prop_lut5_I1_O)        0.306    23.242 r  div1/div1_quotient_registre[11]_i_10/O
                         net (fo=1, routed)           0.504    23.745    div1/div1_quotient_registre[11]_i_10_n_0
    SLICE_X11Y71         LUT6 (Prop_lut6_I5_O)        0.124    23.869 r  div1/div1_quotient_registre[11]_i_3/O
                         net (fo=24, routed)          1.441    25.310    div1/div1_quotient_registre[11]_i_3_n_0
    SLICE_X9Y85          LUT6 (Prop_lut6_I3_O)        0.124    25.434 r  div1/div1_quotient_registre[11]_i_1/O
                         net (fo=1, routed)           0.000    25.434    div1_quotient[11]
    SLICE_X9Y85          FDCE                                         r  div1_quotient_registre_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_my_pll rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    30.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    31.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    24.141 r  tp1_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    25.766    tp1_pll/inst/clk1_my_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.857 r  tp1_pll/inst/clkout1_buf/O
                         net (fo=50, routed)          1.516    27.373    clk1
    SLICE_X9Y85          FDCE                                         r  div1_quotient_registre_reg[11]/C
                         clock pessimism             -0.365    27.008    
                         clock uncertainty           -0.094    26.914    
    SLICE_X9Y85          FDCE (Setup_fdce_C_D)        0.031    26.945    div1_quotient_registre_reg[11]
  -------------------------------------------------------------------
                         required time                         26.945    
                         arrival time                         -25.434    
  -------------------------------------------------------------------
                         slack                                  1.511    

Slack (MET) :             1.525ns  (required time - arrival time)
  Source:                 div1_divisor_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk1_my_pll  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            div1_quotient_registre_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk1_my_pll  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk1_my_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (clk1_my_pll rise@30.000ns - clk1_my_pll rise@0.000ns)
  Data Path Delay:        28.410ns  (logic 11.352ns (39.957%)  route 17.058ns (60.043%))
  Logic Levels:           33  (CARRY4=17 LUT2=1 LUT4=6 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.632ns = ( 27.368 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.945ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.201    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -6.389 r  tp1_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.685    tp1_pll/inst/clk1_my_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.589 r  tp1_pll/inst/clkout1_buf/O
                         net (fo=50, routed)          1.643    -2.945    clk1
    SLICE_X11Y90         FDCE                                         r  div1_divisor_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y90         FDCE (Prop_fdce_C_Q)         0.456    -2.489 r  div1_divisor_reg[0]/Q
                         net (fo=27, routed)          1.131    -1.358    div1/div1_divisor[0]
    SLICE_X8Y94          LUT2 (Prop_lut2_I0_O)        0.124    -1.234 r  div1/i__carry_i_5__62/O
                         net (fo=1, routed)           0.000    -1.234    div1/i__carry_i_5__62_n_0
    SLICE_X8Y94          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    -0.982 r  div1/partial_rem0_inferred__0/i__carry/O[0]
                         net (fo=3, routed)           0.971    -0.011    div1/partial_rem00_in[0]
    SLICE_X9Y91          LUT5 (Prop_lut5_I0_O)        0.295     0.284 r  div1/i__carry_i_6/O
                         net (fo=1, routed)           0.000     0.284    div1/i__carry_i_6_n_0
    SLICE_X9Y91          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     0.864 r  div1/partial_rem0_inferred__2/i__carry/O[2]
                         net (fo=3, routed)           0.832     1.697    div1/partial_rem0_inferred__2/i__carry_n_5
    SLICE_X8Y93          LUT6 (Prop_lut6_I5_O)        0.302     1.999 r  div1/i__carry_i_1__9/O
                         net (fo=1, routed)           0.619     2.617    div1/i__carry_i_1__9_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     3.013 r  div1/partial_rem0_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.013    div1/partial_rem0_inferred__4/i__carry_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.336 r  div1/partial_rem0_inferred__4/i__carry__0/O[1]
                         net (fo=3, routed)           0.748     4.084    div1/partial_rem0_inferred__4/i__carry__0_n_6
    SLICE_X13Y94         LUT4 (Prop_lut4_I3_O)        0.306     4.390 r  div1/i__carry__0_i_2__44/O
                         net (fo=1, routed)           0.000     4.390    div1/i__carry__0_i_2__44_n_0
    SLICE_X13Y94         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.788 r  div1/partial_rem0_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.788    div1/partial_rem0_inferred__5/i__carry__0_n_0
    SLICE_X13Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.010 r  div1/partial_rem0_inferred__5/i__carry__1/O[0]
                         net (fo=3, routed)           0.574     5.585    div1/partial_rem0_inferred__5/i__carry__1_n_7
    SLICE_X12Y97         LUT6 (Prop_lut6_I0_O)        0.299     5.884 r  div1/i__carry__1_i_2__7/O
                         net (fo=1, routed)           0.703     6.587    div1/i__carry__1_i_2__7_n_0
    SLICE_X15Y93         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     7.183 r  div1/partial_rem0_inferred__8/i__carry__1/O[3]
                         net (fo=20, routed)          0.972     8.155    div1/partial_rem0_inferred__8/i__carry__1_n_4
    SLICE_X13Y88         LUT4 (Prop_lut4_I1_O)        0.306     8.461 r  div1/i__carry_i_5__4/O
                         net (fo=20, routed)          0.741     9.202    div1/i__carry_i_5__4_n_0
    SLICE_X14Y86         LUT4 (Prop_lut4_I2_O)        0.124     9.326 r  div1/i__carry_i_3__41/O
                         net (fo=1, routed)           0.000     9.326    div1/i__carry_i_3__41_n_0
    SLICE_X14Y86         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.904 r  div1/partial_rem0_inferred__11/i__carry/O[2]
                         net (fo=3, routed)           1.072    10.976    div1/partial_rem0_inferred__11/i__carry_n_5
    SLICE_X29Y85         LUT4 (Prop_lut4_I1_O)        0.301    11.277 r  div1/i__carry_i_1__40/O
                         net (fo=1, routed)           0.000    11.277    div1/i__carry_i_1__40_n_0
    SLICE_X29Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.678 r  div1/partial_rem0_inferred__13/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.678    div1/partial_rem0_inferred__13/i__carry_n_0
    SLICE_X29Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.900 r  div1/partial_rem0_inferred__13/i__carry__0/O[0]
                         net (fo=3, routed)           0.973    12.873    div1/partial_rem0_inferred__13/i__carry__0_n_7
    SLICE_X30Y82         LUT6 (Prop_lut6_I0_O)        0.299    13.172 r  div1/i__carry__0_i_3__3/O
                         net (fo=1, routed)           0.488    13.660    div1/i__carry__0_i_3__3_n_0
    SLICE_X28Y82         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.167 r  div1/partial_rem0_inferred__16/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.167    div1/partial_rem0_inferred__16/i__carry__0_n_0
    SLICE_X28Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.389 r  div1/partial_rem0_inferred__16/i__carry__1/O[0]
                         net (fo=3, routed)           0.962    15.351    div1/partial_rem0_inferred__16/i__carry__1_n_7
    SLICE_X29Y79         LUT4 (Prop_lut4_I0_O)        0.299    15.650 r  div1/i__carry__1_i_7__2/O
                         net (fo=1, routed)           0.000    15.650    div1/i__carry__1_i_7__2_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    16.290 r  div1/partial_rem0_inferred__18/i__carry__1/O[3]
                         net (fo=3, routed)           0.709    16.999    div1/partial_rem0_inferred__18/i__carry__1_n_4
    SLICE_X15Y78         LUT6 (Prop_lut6_I0_O)        0.306    17.305 r  div1/i__carry_i_5/O
                         net (fo=57, routed)          1.087    18.393    div1/i__carry_i_5_n_0
    SLICE_X14Y71         LUT4 (Prop_lut4_I2_O)        0.124    18.517 r  div1/i__carry_i_3__36/O
                         net (fo=1, routed)           0.000    18.517    div1/i__carry_i_3__36_n_0
    SLICE_X14Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.050 r  div1/partial_rem0_inferred__21/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.050    div1/partial_rem0_inferred__21/i__carry_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.269 r  div1/partial_rem0_inferred__21/i__carry__0/O[0]
                         net (fo=3, routed)           0.642    19.911    div1/partial_rem0_inferred__21/i__carry__0_n_7
    SLICE_X14Y70         LUT6 (Prop_lut6_I0_O)        0.295    20.206 r  div1/sum0_carry__0_i_3/O
                         net (fo=5, routed)           0.821    21.027    div1/sum0_carry__0_i_3_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    21.577 r  div1/sum0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.577    div1/sum0_carry__0_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.900 r  div1/sum0_carry__1/O[1]
                         net (fo=2, routed)           1.036    22.936    div1/sum0[9]
    SLICE_X10Y71         LUT5 (Prop_lut5_I1_O)        0.306    23.242 r  div1/div1_quotient_registre[11]_i_10/O
                         net (fo=1, routed)           0.504    23.745    div1/div1_quotient_registre[11]_i_10_n_0
    SLICE_X11Y71         LUT6 (Prop_lut6_I5_O)        0.124    23.869 r  div1/div1_quotient_registre[11]_i_3/O
                         net (fo=24, routed)          1.472    25.341    div1/div1_quotient_registre[11]_i_3_n_0
    SLICE_X12Y81         LUT6 (Prop_lut6_I2_O)        0.124    25.465 r  div1/div1_quotient_registre[7]_i_1/O
                         net (fo=1, routed)           0.000    25.465    div1_quotient[7]
    SLICE_X12Y81         FDCE                                         r  div1_quotient_registre_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_my_pll rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    30.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    31.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    24.141 r  tp1_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    25.766    tp1_pll/inst/clk1_my_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.857 r  tp1_pll/inst/clkout1_buf/O
                         net (fo=50, routed)          1.511    27.368    clk1
    SLICE_X12Y81         FDCE                                         r  div1_quotient_registre_reg[7]/C
                         clock pessimism             -0.365    27.003    
                         clock uncertainty           -0.094    26.909    
    SLICE_X12Y81         FDCE (Setup_fdce_C_D)        0.081    26.990    div1_quotient_registre_reg[7]
  -------------------------------------------------------------------
                         required time                         26.990    
                         arrival time                         -25.465    
  -------------------------------------------------------------------
                         slack                                  1.525    

Slack (MET) :             1.618ns  (required time - arrival time)
  Source:                 div1_divisor_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk1_my_pll  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            div1_quotient_registre_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk1_my_pll  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk1_my_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (clk1_my_pll rise@30.000ns - clk1_my_pll rise@0.000ns)
  Data Path Delay:        28.318ns  (logic 11.352ns (40.088%)  route 16.966ns (59.912%))
  Logic Levels:           33  (CARRY4=17 LUT2=1 LUT4=6 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.628ns = ( 27.372 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.945ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.201    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -6.389 r  tp1_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.685    tp1_pll/inst/clk1_my_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.589 r  tp1_pll/inst/clkout1_buf/O
                         net (fo=50, routed)          1.643    -2.945    clk1
    SLICE_X11Y90         FDCE                                         r  div1_divisor_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y90         FDCE (Prop_fdce_C_Q)         0.456    -2.489 r  div1_divisor_reg[0]/Q
                         net (fo=27, routed)          1.131    -1.358    div1/div1_divisor[0]
    SLICE_X8Y94          LUT2 (Prop_lut2_I0_O)        0.124    -1.234 r  div1/i__carry_i_5__62/O
                         net (fo=1, routed)           0.000    -1.234    div1/i__carry_i_5__62_n_0
    SLICE_X8Y94          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    -0.982 r  div1/partial_rem0_inferred__0/i__carry/O[0]
                         net (fo=3, routed)           0.971    -0.011    div1/partial_rem00_in[0]
    SLICE_X9Y91          LUT5 (Prop_lut5_I0_O)        0.295     0.284 r  div1/i__carry_i_6/O
                         net (fo=1, routed)           0.000     0.284    div1/i__carry_i_6_n_0
    SLICE_X9Y91          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     0.864 r  div1/partial_rem0_inferred__2/i__carry/O[2]
                         net (fo=3, routed)           0.832     1.697    div1/partial_rem0_inferred__2/i__carry_n_5
    SLICE_X8Y93          LUT6 (Prop_lut6_I5_O)        0.302     1.999 r  div1/i__carry_i_1__9/O
                         net (fo=1, routed)           0.619     2.617    div1/i__carry_i_1__9_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     3.013 r  div1/partial_rem0_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.013    div1/partial_rem0_inferred__4/i__carry_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.336 r  div1/partial_rem0_inferred__4/i__carry__0/O[1]
                         net (fo=3, routed)           0.748     4.084    div1/partial_rem0_inferred__4/i__carry__0_n_6
    SLICE_X13Y94         LUT4 (Prop_lut4_I3_O)        0.306     4.390 r  div1/i__carry__0_i_2__44/O
                         net (fo=1, routed)           0.000     4.390    div1/i__carry__0_i_2__44_n_0
    SLICE_X13Y94         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.788 r  div1/partial_rem0_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.788    div1/partial_rem0_inferred__5/i__carry__0_n_0
    SLICE_X13Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.010 r  div1/partial_rem0_inferred__5/i__carry__1/O[0]
                         net (fo=3, routed)           0.574     5.585    div1/partial_rem0_inferred__5/i__carry__1_n_7
    SLICE_X12Y97         LUT6 (Prop_lut6_I0_O)        0.299     5.884 r  div1/i__carry__1_i_2__7/O
                         net (fo=1, routed)           0.703     6.587    div1/i__carry__1_i_2__7_n_0
    SLICE_X15Y93         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     7.183 r  div1/partial_rem0_inferred__8/i__carry__1/O[3]
                         net (fo=20, routed)          0.972     8.155    div1/partial_rem0_inferred__8/i__carry__1_n_4
    SLICE_X13Y88         LUT4 (Prop_lut4_I1_O)        0.306     8.461 r  div1/i__carry_i_5__4/O
                         net (fo=20, routed)          0.741     9.202    div1/i__carry_i_5__4_n_0
    SLICE_X14Y86         LUT4 (Prop_lut4_I2_O)        0.124     9.326 r  div1/i__carry_i_3__41/O
                         net (fo=1, routed)           0.000     9.326    div1/i__carry_i_3__41_n_0
    SLICE_X14Y86         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.904 r  div1/partial_rem0_inferred__11/i__carry/O[2]
                         net (fo=3, routed)           1.072    10.976    div1/partial_rem0_inferred__11/i__carry_n_5
    SLICE_X29Y85         LUT4 (Prop_lut4_I1_O)        0.301    11.277 r  div1/i__carry_i_1__40/O
                         net (fo=1, routed)           0.000    11.277    div1/i__carry_i_1__40_n_0
    SLICE_X29Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.678 r  div1/partial_rem0_inferred__13/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.678    div1/partial_rem0_inferred__13/i__carry_n_0
    SLICE_X29Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.900 r  div1/partial_rem0_inferred__13/i__carry__0/O[0]
                         net (fo=3, routed)           0.973    12.873    div1/partial_rem0_inferred__13/i__carry__0_n_7
    SLICE_X30Y82         LUT6 (Prop_lut6_I0_O)        0.299    13.172 r  div1/i__carry__0_i_3__3/O
                         net (fo=1, routed)           0.488    13.660    div1/i__carry__0_i_3__3_n_0
    SLICE_X28Y82         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.167 r  div1/partial_rem0_inferred__16/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.167    div1/partial_rem0_inferred__16/i__carry__0_n_0
    SLICE_X28Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.389 r  div1/partial_rem0_inferred__16/i__carry__1/O[0]
                         net (fo=3, routed)           0.962    15.351    div1/partial_rem0_inferred__16/i__carry__1_n_7
    SLICE_X29Y79         LUT4 (Prop_lut4_I0_O)        0.299    15.650 r  div1/i__carry__1_i_7__2/O
                         net (fo=1, routed)           0.000    15.650    div1/i__carry__1_i_7__2_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    16.290 r  div1/partial_rem0_inferred__18/i__carry__1/O[3]
                         net (fo=3, routed)           0.709    16.999    div1/partial_rem0_inferred__18/i__carry__1_n_4
    SLICE_X15Y78         LUT6 (Prop_lut6_I0_O)        0.306    17.305 r  div1/i__carry_i_5/O
                         net (fo=57, routed)          1.087    18.393    div1/i__carry_i_5_n_0
    SLICE_X14Y71         LUT4 (Prop_lut4_I2_O)        0.124    18.517 r  div1/i__carry_i_3__36/O
                         net (fo=1, routed)           0.000    18.517    div1/i__carry_i_3__36_n_0
    SLICE_X14Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.050 r  div1/partial_rem0_inferred__21/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.050    div1/partial_rem0_inferred__21/i__carry_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.269 r  div1/partial_rem0_inferred__21/i__carry__0/O[0]
                         net (fo=3, routed)           0.642    19.911    div1/partial_rem0_inferred__21/i__carry__0_n_7
    SLICE_X14Y70         LUT6 (Prop_lut6_I0_O)        0.295    20.206 r  div1/sum0_carry__0_i_3/O
                         net (fo=5, routed)           0.821    21.027    div1/sum0_carry__0_i_3_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    21.577 r  div1/sum0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.577    div1/sum0_carry__0_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.900 r  div1/sum0_carry__1/O[1]
                         net (fo=2, routed)           1.036    22.936    div1/sum0[9]
    SLICE_X10Y71         LUT5 (Prop_lut5_I1_O)        0.306    23.242 r  div1/div1_quotient_registre[11]_i_10/O
                         net (fo=1, routed)           0.504    23.745    div1/div1_quotient_registre[11]_i_10_n_0
    SLICE_X11Y71         LUT6 (Prop_lut6_I5_O)        0.124    23.869 r  div1/div1_quotient_registre[11]_i_3/O
                         net (fo=24, routed)          1.379    25.249    div1/div1_quotient_registre[11]_i_3_n_0
    SLICE_X14Y84         LUT6 (Prop_lut6_I2_O)        0.124    25.373 r  div1/div1_quotient_registre[9]_i_1/O
                         net (fo=1, routed)           0.000    25.373    div1_quotient[9]
    SLICE_X14Y84         FDCE                                         r  div1_quotient_registre_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_my_pll rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    30.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    31.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    24.141 r  tp1_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    25.766    tp1_pll/inst/clk1_my_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.857 r  tp1_pll/inst/clkout1_buf/O
                         net (fo=50, routed)          1.515    27.372    clk1
    SLICE_X14Y84         FDCE                                         r  div1_quotient_registre_reg[9]/C
                         clock pessimism             -0.365    27.007    
                         clock uncertainty           -0.094    26.913    
    SLICE_X14Y84         FDCE (Setup_fdce_C_D)        0.077    26.990    div1_quotient_registre_reg[9]
  -------------------------------------------------------------------
                         required time                         26.990    
                         arrival time                         -25.373    
  -------------------------------------------------------------------
                         slack                                  1.618    

Slack (MET) :             1.812ns  (required time - arrival time)
  Source:                 div1_divisor_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk1_my_pll  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            div1_quotient_registre_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk1_my_pll  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk1_my_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (clk1_my_pll rise@30.000ns - clk1_my_pll rise@0.000ns)
  Data Path Delay:        28.120ns  (logic 11.352ns (40.370%)  route 16.768ns (59.630%))
  Logic Levels:           33  (CARRY4=17 LUT2=1 LUT4=6 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.632ns = ( 27.368 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.945ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.201    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -6.389 r  tp1_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.685    tp1_pll/inst/clk1_my_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.589 r  tp1_pll/inst/clkout1_buf/O
                         net (fo=50, routed)          1.643    -2.945    clk1
    SLICE_X11Y90         FDCE                                         r  div1_divisor_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y90         FDCE (Prop_fdce_C_Q)         0.456    -2.489 r  div1_divisor_reg[0]/Q
                         net (fo=27, routed)          1.131    -1.358    div1/div1_divisor[0]
    SLICE_X8Y94          LUT2 (Prop_lut2_I0_O)        0.124    -1.234 r  div1/i__carry_i_5__62/O
                         net (fo=1, routed)           0.000    -1.234    div1/i__carry_i_5__62_n_0
    SLICE_X8Y94          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    -0.982 r  div1/partial_rem0_inferred__0/i__carry/O[0]
                         net (fo=3, routed)           0.971    -0.011    div1/partial_rem00_in[0]
    SLICE_X9Y91          LUT5 (Prop_lut5_I0_O)        0.295     0.284 r  div1/i__carry_i_6/O
                         net (fo=1, routed)           0.000     0.284    div1/i__carry_i_6_n_0
    SLICE_X9Y91          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     0.864 r  div1/partial_rem0_inferred__2/i__carry/O[2]
                         net (fo=3, routed)           0.832     1.697    div1/partial_rem0_inferred__2/i__carry_n_5
    SLICE_X8Y93          LUT6 (Prop_lut6_I5_O)        0.302     1.999 r  div1/i__carry_i_1__9/O
                         net (fo=1, routed)           0.619     2.617    div1/i__carry_i_1__9_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     3.013 r  div1/partial_rem0_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.013    div1/partial_rem0_inferred__4/i__carry_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.336 r  div1/partial_rem0_inferred__4/i__carry__0/O[1]
                         net (fo=3, routed)           0.748     4.084    div1/partial_rem0_inferred__4/i__carry__0_n_6
    SLICE_X13Y94         LUT4 (Prop_lut4_I3_O)        0.306     4.390 r  div1/i__carry__0_i_2__44/O
                         net (fo=1, routed)           0.000     4.390    div1/i__carry__0_i_2__44_n_0
    SLICE_X13Y94         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.788 r  div1/partial_rem0_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.788    div1/partial_rem0_inferred__5/i__carry__0_n_0
    SLICE_X13Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.010 r  div1/partial_rem0_inferred__5/i__carry__1/O[0]
                         net (fo=3, routed)           0.574     5.585    div1/partial_rem0_inferred__5/i__carry__1_n_7
    SLICE_X12Y97         LUT6 (Prop_lut6_I0_O)        0.299     5.884 r  div1/i__carry__1_i_2__7/O
                         net (fo=1, routed)           0.703     6.587    div1/i__carry__1_i_2__7_n_0
    SLICE_X15Y93         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     7.183 r  div1/partial_rem0_inferred__8/i__carry__1/O[3]
                         net (fo=20, routed)          0.972     8.155    div1/partial_rem0_inferred__8/i__carry__1_n_4
    SLICE_X13Y88         LUT4 (Prop_lut4_I1_O)        0.306     8.461 r  div1/i__carry_i_5__4/O
                         net (fo=20, routed)          0.741     9.202    div1/i__carry_i_5__4_n_0
    SLICE_X14Y86         LUT4 (Prop_lut4_I2_O)        0.124     9.326 r  div1/i__carry_i_3__41/O
                         net (fo=1, routed)           0.000     9.326    div1/i__carry_i_3__41_n_0
    SLICE_X14Y86         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.904 r  div1/partial_rem0_inferred__11/i__carry/O[2]
                         net (fo=3, routed)           1.072    10.976    div1/partial_rem0_inferred__11/i__carry_n_5
    SLICE_X29Y85         LUT4 (Prop_lut4_I1_O)        0.301    11.277 r  div1/i__carry_i_1__40/O
                         net (fo=1, routed)           0.000    11.277    div1/i__carry_i_1__40_n_0
    SLICE_X29Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.678 r  div1/partial_rem0_inferred__13/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.678    div1/partial_rem0_inferred__13/i__carry_n_0
    SLICE_X29Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.900 r  div1/partial_rem0_inferred__13/i__carry__0/O[0]
                         net (fo=3, routed)           0.973    12.873    div1/partial_rem0_inferred__13/i__carry__0_n_7
    SLICE_X30Y82         LUT6 (Prop_lut6_I0_O)        0.299    13.172 r  div1/i__carry__0_i_3__3/O
                         net (fo=1, routed)           0.488    13.660    div1/i__carry__0_i_3__3_n_0
    SLICE_X28Y82         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.167 r  div1/partial_rem0_inferred__16/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.167    div1/partial_rem0_inferred__16/i__carry__0_n_0
    SLICE_X28Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.389 r  div1/partial_rem0_inferred__16/i__carry__1/O[0]
                         net (fo=3, routed)           0.962    15.351    div1/partial_rem0_inferred__16/i__carry__1_n_7
    SLICE_X29Y79         LUT4 (Prop_lut4_I0_O)        0.299    15.650 r  div1/i__carry__1_i_7__2/O
                         net (fo=1, routed)           0.000    15.650    div1/i__carry__1_i_7__2_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    16.290 r  div1/partial_rem0_inferred__18/i__carry__1/O[3]
                         net (fo=3, routed)           0.709    16.999    div1/partial_rem0_inferred__18/i__carry__1_n_4
    SLICE_X15Y78         LUT6 (Prop_lut6_I0_O)        0.306    17.305 r  div1/i__carry_i_5/O
                         net (fo=57, routed)          1.087    18.393    div1/i__carry_i_5_n_0
    SLICE_X14Y71         LUT4 (Prop_lut4_I2_O)        0.124    18.517 r  div1/i__carry_i_3__36/O
                         net (fo=1, routed)           0.000    18.517    div1/i__carry_i_3__36_n_0
    SLICE_X14Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.050 r  div1/partial_rem0_inferred__21/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.050    div1/partial_rem0_inferred__21/i__carry_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.269 r  div1/partial_rem0_inferred__21/i__carry__0/O[0]
                         net (fo=3, routed)           0.642    19.911    div1/partial_rem0_inferred__21/i__carry__0_n_7
    SLICE_X14Y70         LUT6 (Prop_lut6_I0_O)        0.295    20.206 r  div1/sum0_carry__0_i_3/O
                         net (fo=5, routed)           0.821    21.027    div1/sum0_carry__0_i_3_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    21.577 r  div1/sum0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.577    div1/sum0_carry__0_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.900 r  div1/sum0_carry__1/O[1]
                         net (fo=2, routed)           1.036    22.936    div1/sum0[9]
    SLICE_X10Y71         LUT5 (Prop_lut5_I1_O)        0.306    23.242 r  div1/div1_quotient_registre[11]_i_10/O
                         net (fo=1, routed)           0.504    23.745    div1/div1_quotient_registre[11]_i_10_n_0
    SLICE_X11Y71         LUT6 (Prop_lut6_I5_O)        0.124    23.869 r  div1/div1_quotient_registre[11]_i_3/O
                         net (fo=24, routed)          1.181    25.050    div1/div1_quotient_registre[11]_i_3_n_0
    SLICE_X12Y81         LUT6 (Prop_lut6_I2_O)        0.124    25.174 r  div1/div1_quotient_registre[6]_i_1/O
                         net (fo=1, routed)           0.000    25.174    div1_quotient[6]
    SLICE_X12Y81         FDCE                                         r  div1_quotient_registre_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_my_pll rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    30.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    31.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    24.141 r  tp1_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    25.766    tp1_pll/inst/clk1_my_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.857 r  tp1_pll/inst/clkout1_buf/O
                         net (fo=50, routed)          1.511    27.368    clk1
    SLICE_X12Y81         FDCE                                         r  div1_quotient_registre_reg[6]/C
                         clock pessimism             -0.365    27.003    
                         clock uncertainty           -0.094    26.909    
    SLICE_X12Y81         FDCE (Setup_fdce_C_D)        0.077    26.986    div1_quotient_registre_reg[6]
  -------------------------------------------------------------------
                         required time                         26.986    
                         arrival time                         -25.174    
  -------------------------------------------------------------------
                         slack                                  1.812    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 div1_divisor_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk1_my_pll  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            div1_quotient_registre_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk1_my_pll  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk1_my_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_my_pll rise@0.000ns - clk1_my_pll rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.209ns (41.776%)  route 0.291ns (58.224%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.398ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.617    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.722 r  tp1_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.212    tp1_pll/inst/clk1_my_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.186 r  tp1_pll/inst/clkout1_buf/O
                         net (fo=50, routed)          0.561    -0.625    clk1
    SLICE_X8Y76          FDCE                                         r  div1_divisor_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDCE (Prop_fdce_C_Q)         0.164    -0.461 r  div1_divisor_reg[11]/Q
                         net (fo=9, routed)           0.291    -0.170    div1/div1_divisor[11]
    SLICE_X12Y76         LUT6 (Prop_lut6_I4_O)        0.045    -0.125 r  div1/div1_quotient_registre[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.125    div1_quotient[1]
    SLICE_X12Y76         FDCE                                         r  div1_quotient_registre_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.811 r  tp1_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.255    tp1_pll/inst/clk1_my_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.226 r  tp1_pll/inst/clkout1_buf/O
                         net (fo=50, routed)          0.829    -0.398    clk1
    SLICE_X12Y76         FDCE                                         r  div1_quotient_registre_reg[1]/C
                         clock pessimism             -0.194    -0.591    
    SLICE_X12Y76         FDCE (Hold_fdce_C_D)         0.120    -0.471    div1_quotient_registre_reg[1]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.599ns  (arrival time - required time)
  Source:                 div1_divisor_reg[11]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk1_my_pll  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            div1_quotient_registre_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk1_my_pll  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk1_my_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_my_pll rise@0.000ns - clk1_my_pll rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.209ns (27.761%)  route 0.544ns (72.239%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.389ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.617    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.722 r  tp1_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.212    tp1_pll/inst/clk1_my_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.186 r  tp1_pll/inst/clkout1_buf/O
                         net (fo=50, routed)          0.571    -0.615    clk1
    SLICE_X8Y89          FDCE                                         r  div1_divisor_reg[11]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y89          FDCE (Prop_fdce_C_Q)         0.164    -0.451 r  div1_divisor_reg[11]_rep__0/Q
                         net (fo=107, routed)         0.544     0.093    div1/div1_quotient_registre_reg[6]
    SLICE_X10Y84         LUT6 (Prop_lut6_I4_O)        0.045     0.138 r  div1/div1_quotient_registre[4]_i_1/O
                         net (fo=1, routed)           0.000     0.138    div1_quotient[4]
    SLICE_X10Y84         FDCE                                         r  div1_quotient_registre_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.811 r  tp1_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.255    tp1_pll/inst/clk1_my_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.226 r  tp1_pll/inst/clkout1_buf/O
                         net (fo=50, routed)          0.838    -0.389    clk1
    SLICE_X10Y84         FDCE                                         r  div1_quotient_registre_reg[4]/C
                         clock pessimism             -0.194    -0.582    
    SLICE_X10Y84         FDCE (Hold_fdce_C_D)         0.121    -0.461    div1_quotient_registre_reg[4]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                           0.138    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.644ns  (arrival time - required time)
  Source:                 div1_divisor_reg[11]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk1_my_pll  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            div1_quotient_registre_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk1_my_pll  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk1_my_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_my_pll rise@0.000ns - clk1_my_pll rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.209ns (26.196%)  route 0.589ns (73.804%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.389ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.617    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.722 r  tp1_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.212    tp1_pll/inst/clk1_my_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.186 r  tp1_pll/inst/clkout1_buf/O
                         net (fo=50, routed)          0.571    -0.615    clk1
    SLICE_X8Y89          FDCE                                         r  div1_divisor_reg[11]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y89          FDCE (Prop_fdce_C_Q)         0.164    -0.451 r  div1_divisor_reg[11]_rep__0/Q
                         net (fo=107, routed)         0.589     0.138    div1/div1_quotient_registre_reg[6]
    SLICE_X10Y84         LUT6 (Prop_lut6_I4_O)        0.045     0.183 r  div1/div1_quotient_registre[8]_i_1/O
                         net (fo=1, routed)           0.000     0.183    div1_quotient[8]
    SLICE_X10Y84         FDCE                                         r  div1_quotient_registre_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.811 r  tp1_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.255    tp1_pll/inst/clk1_my_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.226 r  tp1_pll/inst/clkout1_buf/O
                         net (fo=50, routed)          0.838    -0.389    clk1
    SLICE_X10Y84         FDCE                                         r  div1_quotient_registre_reg[8]/C
                         clock pessimism             -0.194    -0.582    
    SLICE_X10Y84         FDCE (Hold_fdce_C_D)         0.121    -0.461    div1_quotient_registre_reg[8]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                           0.183    
  -------------------------------------------------------------------
                         slack                                  0.644    

Slack (MET) :             0.675ns  (arrival time - required time)
  Source:                 div1_divisor_reg[11]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk1_my_pll  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            div1_quotient_registre_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk1_my_pll  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk1_my_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_my_pll rise@0.000ns - clk1_my_pll rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.209ns (25.217%)  route 0.620ns (74.783%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.389ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.617    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.722 r  tp1_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.212    tp1_pll/inst/clk1_my_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.186 r  tp1_pll/inst/clkout1_buf/O
                         net (fo=50, routed)          0.571    -0.615    clk1
    SLICE_X8Y89          FDCE                                         r  div1_divisor_reg[11]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y89          FDCE (Prop_fdce_C_Q)         0.164    -0.451 r  div1_divisor_reg[11]_rep__0/Q
                         net (fo=107, routed)         0.620     0.169    div1/div1_quotient_registre_reg[6]
    SLICE_X10Y84         LUT6 (Prop_lut6_I4_O)        0.045     0.214 r  div1/div1_quotient_registre[5]_i_1/O
                         net (fo=1, routed)           0.000     0.214    div1_quotient[5]
    SLICE_X10Y84         FDCE                                         r  div1_quotient_registre_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.811 r  tp1_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.255    tp1_pll/inst/clk1_my_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.226 r  tp1_pll/inst/clkout1_buf/O
                         net (fo=50, routed)          0.838    -0.389    clk1
    SLICE_X10Y84         FDCE                                         r  div1_quotient_registre_reg[5]/C
                         clock pessimism             -0.194    -0.582    
    SLICE_X10Y84         FDCE (Hold_fdce_C_D)         0.121    -0.461    div1_quotient_registre_reg[5]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                           0.214    
  -------------------------------------------------------------------
                         slack                                  0.675    

Slack (MET) :             0.706ns  (arrival time - required time)
  Source:                 div1_divisor_reg[11]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk1_my_pll  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            div1_quotient_registre_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk1_my_pll  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk1_my_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_my_pll rise@0.000ns - clk1_my_pll rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.209ns (25.795%)  route 0.601ns (74.205%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.388ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.617    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.722 r  tp1_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.212    tp1_pll/inst/clk1_my_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.186 r  tp1_pll/inst/clkout1_buf/O
                         net (fo=50, routed)          0.571    -0.615    clk1
    SLICE_X8Y89          FDCE                                         r  div1_divisor_reg[11]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y89          FDCE (Prop_fdce_C_Q)         0.164    -0.451 r  div1_divisor_reg[11]_rep__0/Q
                         net (fo=107, routed)         0.601     0.150    div1/div1_quotient_registre_reg[6]
    SLICE_X9Y85          LUT6 (Prop_lut6_I4_O)        0.045     0.195 r  div1/div1_quotient_registre[10]_i_1/O
                         net (fo=1, routed)           0.000     0.195    div1_quotient[10]
    SLICE_X9Y85          FDCE                                         r  div1_quotient_registre_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.811 r  tp1_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.255    tp1_pll/inst/clk1_my_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.226 r  tp1_pll/inst/clkout1_buf/O
                         net (fo=50, routed)          0.839    -0.388    clk1
    SLICE_X9Y85          FDCE                                         r  div1_quotient_registre_reg[10]/C
                         clock pessimism             -0.215    -0.602    
    SLICE_X9Y85          FDCE (Hold_fdce_C_D)         0.091    -0.511    div1_quotient_registre_reg[10]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                           0.195    
  -------------------------------------------------------------------
                         slack                                  0.706    

Slack (MET) :             0.731ns  (arrival time - required time)
  Source:                 div1_divisor_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk1_my_pll  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            div1_remainder_registre_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk1_my_pll  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk1_my_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_my_pll rise@0.000ns - clk1_my_pll rise@0.000ns)
  Data Path Delay:        0.889ns  (logic 0.254ns (28.563%)  route 0.635ns (71.437%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.394ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.617    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.722 r  tp1_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.212    tp1_pll/inst/clk1_my_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.186 r  tp1_pll/inst/clkout1_buf/O
                         net (fo=50, routed)          0.561    -0.625    clk1
    SLICE_X8Y76          FDCE                                         r  div1_divisor_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDCE (Prop_fdce_C_Q)         0.164    -0.461 r  div1_divisor_reg[11]/Q
                         net (fo=9, routed)           0.380    -0.082    div1/div1_divisor[11]
    SLICE_X11Y69         LUT6 (Prop_lut6_I1_O)        0.045    -0.037 r  div1/div1_remainder_registre[0]_i_2/O
                         net (fo=1, routed)           0.256     0.219    div1/div1_remainder_registre[0]_i_2_n_0
    SLICE_X10Y70         LUT6 (Prop_lut6_I3_O)        0.045     0.264 r  div1/div1_remainder_registre[0]_i_1/O
                         net (fo=1, routed)           0.000     0.264    div1_remainder[0]
    SLICE_X10Y70         FDCE                                         r  div1_remainder_registre_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.811 r  tp1_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.255    tp1_pll/inst/clk1_my_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.226 r  tp1_pll/inst/clkout1_buf/O
                         net (fo=50, routed)          0.833    -0.394    clk1
    SLICE_X10Y70         FDCE                                         r  div1_remainder_registre_reg[0]/C
                         clock pessimism             -0.194    -0.587    
    SLICE_X10Y70         FDCE (Hold_fdce_C_D)         0.120    -0.467    div1_remainder_registre_reg[0]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                           0.264    
  -------------------------------------------------------------------
                         slack                                  0.731    

Slack (MET) :             0.735ns  (arrival time - required time)
  Source:                 div1_divisor_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk1_my_pll  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            div1_remainder_registre_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk1_my_pll  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk1_my_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_my_pll rise@0.000ns - clk1_my_pll rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.254ns (28.431%)  route 0.639ns (71.569%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.395ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.617    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.722 r  tp1_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.212    tp1_pll/inst/clk1_my_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.186 r  tp1_pll/inst/clkout1_buf/O
                         net (fo=50, routed)          0.561    -0.625    clk1
    SLICE_X8Y76          FDCE                                         r  div1_divisor_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDCE (Prop_fdce_C_Q)         0.164    -0.461 r  div1_divisor_reg[11]/Q
                         net (fo=9, routed)           0.415    -0.046    div1/div1_divisor[11]
    SLICE_X8Y71          LUT6 (Prop_lut6_I1_O)        0.045    -0.001 r  div1/div1_remainder_registre[4]_i_2/O
                         net (fo=1, routed)           0.224     0.223    div1/div1_remainder_registre[4]_i_2_n_0
    SLICE_X8Y71          LUT6 (Prop_lut6_I3_O)        0.045     0.268 r  div1/div1_remainder_registre[4]_i_1/O
                         net (fo=1, routed)           0.000     0.268    div1_remainder[4]
    SLICE_X8Y71          FDCE                                         r  div1_remainder_registre_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.811 r  tp1_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.255    tp1_pll/inst/clk1_my_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.226 r  tp1_pll/inst/clkout1_buf/O
                         net (fo=50, routed)          0.832    -0.395    clk1
    SLICE_X8Y71          FDCE                                         r  div1_remainder_registre_reg[4]/C
                         clock pessimism             -0.194    -0.588    
    SLICE_X8Y71          FDCE (Hold_fdce_C_D)         0.121    -0.467    div1_remainder_registre_reg[4]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                           0.268    
  -------------------------------------------------------------------
                         slack                                  0.735    

Slack (MET) :             0.786ns  (arrival time - required time)
  Source:                 div1_divisor_reg[11]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk1_my_pll  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            div1_quotient_registre_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk1_my_pll  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk1_my_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_my_pll rise@0.000ns - clk1_my_pll rise@0.000ns)
  Data Path Delay:        0.939ns  (logic 0.209ns (22.252%)  route 0.730ns (77.748%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.389ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.617    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.722 r  tp1_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.212    tp1_pll/inst/clk1_my_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.186 r  tp1_pll/inst/clkout1_buf/O
                         net (fo=50, routed)          0.571    -0.615    clk1
    SLICE_X8Y89          FDCE                                         r  div1_divisor_reg[11]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y89          FDCE (Prop_fdce_C_Q)         0.164    -0.451 r  div1_divisor_reg[11]_rep__0/Q
                         net (fo=107, routed)         0.730     0.279    div1/div1_quotient_registre_reg[6]
    SLICE_X10Y84         LUT6 (Prop_lut6_I4_O)        0.045     0.324 r  div1/div1_quotient_registre[2]_i_1/O
                         net (fo=1, routed)           0.000     0.324    div1_quotient[2]
    SLICE_X10Y84         FDCE                                         r  div1_quotient_registre_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.811 r  tp1_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.255    tp1_pll/inst/clk1_my_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.226 r  tp1_pll/inst/clkout1_buf/O
                         net (fo=50, routed)          0.838    -0.389    clk1
    SLICE_X10Y84         FDCE                                         r  div1_quotient_registre_reg[2]/C
                         clock pessimism             -0.194    -0.582    
    SLICE_X10Y84         FDCE (Hold_fdce_C_D)         0.120    -0.462    div1_quotient_registre_reg[2]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                           0.324    
  -------------------------------------------------------------------
                         slack                                  0.786    

Slack (MET) :             0.819ns  (arrival time - required time)
  Source:                 div1_divisor_reg[11]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk1_my_pll  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            div1_quotient_registre_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk1_my_pll  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk1_my_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_my_pll rise@0.000ns - clk1_my_pll rise@0.000ns)
  Data Path Delay:        0.970ns  (logic 0.209ns (21.553%)  route 0.761ns (78.447%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.392ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.617    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.722 r  tp1_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.212    tp1_pll/inst/clk1_my_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.186 r  tp1_pll/inst/clkout1_buf/O
                         net (fo=50, routed)          0.571    -0.615    clk1
    SLICE_X8Y89          FDCE                                         r  div1_divisor_reg[11]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y89          FDCE (Prop_fdce_C_Q)         0.164    -0.451 r  div1_divisor_reg[11]_rep__0/Q
                         net (fo=107, routed)         0.761     0.310    div1/div1_quotient_registre_reg[6]
    SLICE_X12Y81         LUT6 (Prop_lut6_I4_O)        0.045     0.355 r  div1/div1_quotient_registre[7]_i_1/O
                         net (fo=1, routed)           0.000     0.355    div1_quotient[7]
    SLICE_X12Y81         FDCE                                         r  div1_quotient_registre_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.811 r  tp1_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.255    tp1_pll/inst/clk1_my_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.226 r  tp1_pll/inst/clkout1_buf/O
                         net (fo=50, routed)          0.835    -0.392    clk1
    SLICE_X12Y81         FDCE                                         r  div1_quotient_registre_reg[7]/C
                         clock pessimism             -0.194    -0.585    
    SLICE_X12Y81         FDCE (Hold_fdce_C_D)         0.121    -0.464    div1_quotient_registre_reg[7]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                           0.355    
  -------------------------------------------------------------------
                         slack                                  0.819    

Slack (MET) :             0.823ns  (arrival time - required time)
  Source:                 div1_divisor_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk1_my_pll  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            div1_remainder_registre_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk1_my_pll  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk1_my_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_my_pll rise@0.000ns - clk1_my_pll rise@0.000ns)
  Data Path Delay:        0.982ns  (logic 0.254ns (25.873%)  route 0.728ns (74.127%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.394ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.617    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.722 r  tp1_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.212    tp1_pll/inst/clk1_my_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.186 r  tp1_pll/inst/clkout1_buf/O
                         net (fo=50, routed)          0.561    -0.625    clk1
    SLICE_X8Y76          FDCE                                         r  div1_divisor_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDCE (Prop_fdce_C_Q)         0.164    -0.461 r  div1_divisor_reg[11]/Q
                         net (fo=9, routed)           0.515     0.054    div1/div1_divisor[11]
    SLICE_X14Y70         LUT6 (Prop_lut6_I1_O)        0.045     0.099 r  div1/div1_remainder_registre[2]_i_2/O
                         net (fo=1, routed)           0.213     0.312    div1/div1_remainder_registre[2]_i_2_n_0
    SLICE_X10Y70         LUT6 (Prop_lut6_I3_O)        0.045     0.357 r  div1/div1_remainder_registre[2]_i_1/O
                         net (fo=1, routed)           0.000     0.357    div1_remainder[2]
    SLICE_X10Y70         FDCE                                         r  div1_remainder_registre_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.811 r  tp1_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.255    tp1_pll/inst/clk1_my_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.226 r  tp1_pll/inst/clkout1_buf/O
                         net (fo=50, routed)          0.833    -0.394    clk1
    SLICE_X10Y70         FDCE                                         r  div1_remainder_registre_reg[2]/C
                         clock pessimism             -0.194    -0.587    
    SLICE_X10Y70         FDCE (Hold_fdce_C_D)         0.121    -0.466    div1_remainder_registre_reg[2]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                           0.357    
  -------------------------------------------------------------------
                         slack                                  0.823    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk1_my_pll
Waveform(ns):       { 0.000 15.000 }
Period(ns):         30.000
Sources:            { tp1_pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         30.000      27.845     BUFGCTRL_X0Y1   tp1_pll/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         30.000      28.751     PLLE2_ADV_X0Y1  tp1_pll/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         30.000      29.000     SLICE_X11Y71    div1_dividend_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         30.000      29.000     SLICE_X9Y91     div1_dividend_reg[10]/C
Min Period        n/a     FDCE/C             n/a            1.000         30.000      29.000     SLICE_X8Y90     div1_dividend_reg[11]/C
Min Period        n/a     FDCE/C             n/a            1.000         30.000      29.000     SLICE_X11Y74    div1_dividend_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         30.000      29.000     SLICE_X13Y77    div1_dividend_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         30.000      29.000     SLICE_X14Y81    div1_dividend_reg[3]/C
Min Period        n/a     FDCE/C             n/a            1.000         30.000      29.000     SLICE_X12Y84    div1_dividend_reg[4]/C
Min Period        n/a     FDCE/C             n/a            1.000         30.000      29.000     SLICE_X12Y84    div1_dividend_reg[5]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       30.000      130.000    PLLE2_ADV_X0Y1  tp1_pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C             n/a            0.500         15.000      14.500     SLICE_X11Y71    div1_dividend_reg[0]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         15.000      14.500     SLICE_X11Y71    div1_dividend_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         15.000      14.500     SLICE_X9Y91     div1_dividend_reg[10]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         15.000      14.500     SLICE_X9Y91     div1_dividend_reg[10]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         15.000      14.500     SLICE_X8Y90     div1_dividend_reg[11]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         15.000      14.500     SLICE_X8Y90     div1_dividend_reg[11]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         15.000      14.500     SLICE_X11Y74    div1_dividend_reg[1]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         15.000      14.500     SLICE_X11Y74    div1_dividend_reg[1]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         15.000      14.500     SLICE_X13Y77    div1_dividend_reg[2]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         15.000      14.500     SLICE_X13Y77    div1_dividend_reg[2]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         15.000      14.500     SLICE_X11Y71    div1_dividend_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         15.000      14.500     SLICE_X11Y71    div1_dividend_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         15.000      14.500     SLICE_X9Y91     div1_dividend_reg[10]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         15.000      14.500     SLICE_X9Y91     div1_dividend_reg[10]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         15.000      14.500     SLICE_X8Y90     div1_dividend_reg[11]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         15.000      14.500     SLICE_X8Y90     div1_dividend_reg[11]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         15.000      14.500     SLICE_X11Y74    div1_dividend_reg[1]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         15.000      14.500     SLICE_X11Y74    div1_dividend_reg[1]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         15.000      14.500     SLICE_X13Y77    div1_dividend_reg[2]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         15.000      14.500     SLICE_X13Y77    div1_dividend_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk2_my_pll
  To Clock:  clk2_my_pll

Setup :            0  Failing Endpoints,  Worst Slack        1.808ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.505ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       14.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.808ns  (required time - arrival time)
  Source:                 div2_divisor_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk2_my_pll  {rise@10.000ns fall@25.000ns period=30.000ns})
  Destination:            div2_quotient_registre_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk2_my_pll  {rise@10.000ns fall@25.000ns period=30.000ns})
  Path Group:             clk2_my_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (clk2_my_pll rise@40.000ns - clk2_my_pll rise@10.000ns)
  Data Path Delay:        28.184ns  (logic 11.549ns (40.977%)  route 16.635ns (59.023%))
  Logic Levels:           33  (CARRY4=17 LUT1=1 LUT4=5 LUT5=2 LUT6=8)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.545ns = ( 37.455 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.964ns = ( 7.036 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948    10.948 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.201    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590     3.611 r  tp1_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704     5.315    tp1_pll/inst/clk2_my_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     5.411 r  tp1_pll/inst/clkout2_buf/O
                         net (fo=50, routed)          1.624     7.036    clk2
    SLICE_X9Y74          FDCE                                         r  div2_divisor_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y74          FDCE (Prop_fdce_C_Q)         0.456     7.492 f  div2_divisor_reg[2]/Q
                         net (fo=38, routed)          1.349     8.841    div2/div2_divisor[2]
    SLICE_X3Y94          LUT1 (Prop_lut1_I0_O)        0.124     8.965 r  div2/partial_rem0_carry_i_2__0/O
                         net (fo=1, routed)           0.000     8.965    div2/partial_rem0_carry_i_2__0_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.363 r  div2/partial_rem0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.363    div2/partial_rem0_carry_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.585 r  div2/partial_rem0_carry__0/O[0]
                         net (fo=3, routed)           0.787    10.372    div2/partial_rem0[4]
    SLICE_X1Y94          LUT5 (Prop_lut5_I1_O)        0.299    10.671 r  div2/i__carry__0_i_3__46/O
                         net (fo=1, routed)           0.000    10.671    div2/i__carry__0_i_3__46_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.251 r  div2/partial_rem0_inferred__1/i__carry__0/O[2]
                         net (fo=3, routed)           0.583    11.834    div2/partial_rem0_inferred__1/i__carry__0_n_5
    SLICE_X2Y92          LUT6 (Prop_lut6_I0_O)        0.302    12.136 r  div2/i__carry__0_i_1__21/O
                         net (fo=1, routed)           0.479    12.615    div2/i__carry__0_i_1__21_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.000 r  div2/partial_rem0_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.000    div2/partial_rem0_inferred__4/i__carry__0_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.222 r  div2/partial_rem0_inferred__4/i__carry__1/O[0]
                         net (fo=3, routed)           1.129    14.351    div2/partial_rem0_inferred__4/i__carry__1_n_7
    SLICE_X6Y90          LUT4 (Prop_lut4_I0_O)        0.299    14.650 r  div2/i__carry__1_i_7__19/O
                         net (fo=1, routed)           0.000    14.650    div2/i__carry__1_i_7__19_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    15.293 r  div2/partial_rem0_inferred__6/i__carry__1/O[3]
                         net (fo=3, routed)           0.580    15.873    div2/partial_rem0_inferred__6/i__carry__1_n_4
    SLICE_X4Y90          LUT6 (Prop_lut6_I0_O)        0.307    16.180 r  div2/i__carry_i_5__15/O
                         net (fo=54, routed)          0.926    17.105    div2/i__carry_i_5__15_n_0
    SLICE_X7Y88          LUT4 (Prop_lut4_I2_O)        0.124    17.229 r  div2/i__carry_i_3__53/O
                         net (fo=1, routed)           0.000    17.229    div2/i__carry_i_3__53_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.779 r  div2/partial_rem0_inferred__9/i__carry/CO[3]
                         net (fo=1, routed)           0.000    17.779    div2/partial_rem0_inferred__9/i__carry_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.113 r  div2/partial_rem0_inferred__9/i__carry__0/O[1]
                         net (fo=3, routed)           1.126    19.240    div2/partial_rem0_inferred__9/i__carry__0_n_6
    SLICE_X8Y86          LUT6 (Prop_lut6_I0_O)        0.303    19.543 r  div2/i__carry__0_i_2__17/O
                         net (fo=1, routed)           0.548    20.091    div2/i__carry__0_i_2__17_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    20.489 r  div2/partial_rem0_inferred__12/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.489    div2/partial_rem0_inferred__12/i__carry__0_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.711 r  div2/partial_rem0_inferred__12/i__carry__1/O[0]
                         net (fo=3, routed)           0.837    21.548    div2/partial_rem0_inferred__12/i__carry__1_n_7
    SLICE_X10Y88         LUT4 (Prop_lut4_I0_O)        0.299    21.847 r  div2/i__carry__1_i_7__15/O
                         net (fo=1, routed)           0.000    21.847    div2/i__carry__1_i_7__15_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    22.490 r  div2/partial_rem0_inferred__14/i__carry__1/O[3]
                         net (fo=3, routed)           0.730    23.220    div2/partial_rem0_inferred__14/i__carry__1_n_4
    SLICE_X10Y85         LUT6 (Prop_lut6_I0_O)        0.307    23.527 r  div2/i__carry_i_5__11/O
                         net (fo=54, routed)          1.103    24.631    div2/i__carry_i_5__11_n_0
    SLICE_X14Y80         LUT4 (Prop_lut4_I1_O)        0.124    24.755 r  div2/i__carry_i_6__13/O
                         net (fo=1, routed)           0.000    24.755    div2/i__carry_i_6__13_n_0
    SLICE_X14Y80         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    25.333 r  div2/partial_rem0_inferred__18/i__carry/O[2]
                         net (fo=3, routed)           0.628    25.961    div2/partial_rem0_inferred__18/i__carry_n_5
    SLICE_X9Y80          LUT6 (Prop_lut6_I5_O)        0.301    26.262 r  div2/i__carry_i_1__13/O
                         net (fo=1, routed)           0.478    26.740    div2/i__carry_i_1__13_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.125 r  div2/partial_rem0_inferred__20/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.125    div2/partial_rem0_inferred__20/i__carry_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.347 r  div2/partial_rem0_inferred__20/i__carry__0/O[0]
                         net (fo=3, routed)           0.942    28.288    div2/partial_rem0_inferred__20/i__carry__0_n_7
    SLICE_X10Y77         LUT4 (Prop_lut4_I0_O)        0.299    28.587 r  div2/i__carry__0_i_7__11/O
                         net (fo=1, routed)           0.000    28.587    div2/i__carry__0_i_7__11_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    29.230 r  div2/partial_rem0_inferred__22/i__carry__0/O[3]
                         net (fo=4, routed)           0.719    29.949    div2/partial_rem0_inferred__22/i__carry__0_n_4
    SLICE_X11Y75         LUT6 (Prop_lut6_I0_O)        0.307    30.256 r  div2/div2_quotient_registre[11]_i_14/O
                         net (fo=1, routed)           0.551    30.807    div2/div2_quotient_registre[11]_i_14_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    31.203 r  div2/div2_quotient_registre_reg[11]_i_8/CO[3]
                         net (fo=1, routed)           0.000    31.203    div2/div2_quotient_registre_reg[11]_i_8_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    31.526 r  div2/div2_remainder_registre_reg[11]_i_5/O[1]
                         net (fo=2, routed)           0.772    32.298    div2/sum00_in[9]
    SLICE_X10Y75         LUT5 (Prop_lut5_I0_O)        0.306    32.604 r  div2/div2_quotient_registre[11]_i_10/O
                         net (fo=1, routed)           0.607    33.211    div2/div2_quotient_registre[11]_i_10_n_0
    SLICE_X9Y73          LUT6 (Prop_lut6_I5_O)        0.124    33.335 r  div2/div2_quotient_registre[11]_i_3/O
                         net (fo=24, routed)          1.760    35.096    div2/div2_quotient_registre[11]_i_3_n_0
    SLICE_X1Y87          LUT6 (Prop_lut6_I2_O)        0.124    35.220 r  div2/div2_quotient_registre[8]_i_1/O
                         net (fo=1, routed)           0.000    35.220    div2_quotient[8]
    SLICE_X1Y87          FDCE                                         r  div2_quotient_registre_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2_my_pll rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    40.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    41.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    34.141 r  tp1_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    35.766    tp1_pll/inst/clk2_my_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.857 r  tp1_pll/inst/clkout2_buf/O
                         net (fo=50, routed)          1.598    37.455    clk2
    SLICE_X1Y87          FDCE                                         r  div2_quotient_registre_reg[8]/C
                         clock pessimism             -0.365    37.090    
                         clock uncertainty           -0.094    36.996    
    SLICE_X1Y87          FDCE (Setup_fdce_C_D)        0.031    37.027    div2_quotient_registre_reg[8]
  -------------------------------------------------------------------
                         required time                         37.027    
                         arrival time                         -35.220    
  -------------------------------------------------------------------
                         slack                                  1.808    

Slack (MET) :             1.808ns  (required time - arrival time)
  Source:                 div2_divisor_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk2_my_pll  {rise@10.000ns fall@25.000ns period=30.000ns})
  Destination:            div2_quotient_registre_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk2_my_pll  {rise@10.000ns fall@25.000ns period=30.000ns})
  Path Group:             clk2_my_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (clk2_my_pll rise@40.000ns - clk2_my_pll rise@10.000ns)
  Data Path Delay:        28.181ns  (logic 11.549ns (40.982%)  route 16.632ns (59.018%))
  Logic Levels:           33  (CARRY4=17 LUT1=1 LUT4=5 LUT5=2 LUT6=8)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.545ns = ( 37.455 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.964ns = ( 7.036 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948    10.948 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.201    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590     3.611 r  tp1_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704     5.315    tp1_pll/inst/clk2_my_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     5.411 r  tp1_pll/inst/clkout2_buf/O
                         net (fo=50, routed)          1.624     7.036    clk2
    SLICE_X9Y74          FDCE                                         r  div2_divisor_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y74          FDCE (Prop_fdce_C_Q)         0.456     7.492 f  div2_divisor_reg[2]/Q
                         net (fo=38, routed)          1.349     8.841    div2/div2_divisor[2]
    SLICE_X3Y94          LUT1 (Prop_lut1_I0_O)        0.124     8.965 r  div2/partial_rem0_carry_i_2__0/O
                         net (fo=1, routed)           0.000     8.965    div2/partial_rem0_carry_i_2__0_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.363 r  div2/partial_rem0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.363    div2/partial_rem0_carry_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.585 r  div2/partial_rem0_carry__0/O[0]
                         net (fo=3, routed)           0.787    10.372    div2/partial_rem0[4]
    SLICE_X1Y94          LUT5 (Prop_lut5_I1_O)        0.299    10.671 r  div2/i__carry__0_i_3__46/O
                         net (fo=1, routed)           0.000    10.671    div2/i__carry__0_i_3__46_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.251 r  div2/partial_rem0_inferred__1/i__carry__0/O[2]
                         net (fo=3, routed)           0.583    11.834    div2/partial_rem0_inferred__1/i__carry__0_n_5
    SLICE_X2Y92          LUT6 (Prop_lut6_I0_O)        0.302    12.136 r  div2/i__carry__0_i_1__21/O
                         net (fo=1, routed)           0.479    12.615    div2/i__carry__0_i_1__21_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.000 r  div2/partial_rem0_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.000    div2/partial_rem0_inferred__4/i__carry__0_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.222 r  div2/partial_rem0_inferred__4/i__carry__1/O[0]
                         net (fo=3, routed)           1.129    14.351    div2/partial_rem0_inferred__4/i__carry__1_n_7
    SLICE_X6Y90          LUT4 (Prop_lut4_I0_O)        0.299    14.650 r  div2/i__carry__1_i_7__19/O
                         net (fo=1, routed)           0.000    14.650    div2/i__carry__1_i_7__19_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    15.293 r  div2/partial_rem0_inferred__6/i__carry__1/O[3]
                         net (fo=3, routed)           0.580    15.873    div2/partial_rem0_inferred__6/i__carry__1_n_4
    SLICE_X4Y90          LUT6 (Prop_lut6_I0_O)        0.307    16.180 r  div2/i__carry_i_5__15/O
                         net (fo=54, routed)          0.926    17.105    div2/i__carry_i_5__15_n_0
    SLICE_X7Y88          LUT4 (Prop_lut4_I2_O)        0.124    17.229 r  div2/i__carry_i_3__53/O
                         net (fo=1, routed)           0.000    17.229    div2/i__carry_i_3__53_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.779 r  div2/partial_rem0_inferred__9/i__carry/CO[3]
                         net (fo=1, routed)           0.000    17.779    div2/partial_rem0_inferred__9/i__carry_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.113 r  div2/partial_rem0_inferred__9/i__carry__0/O[1]
                         net (fo=3, routed)           1.126    19.240    div2/partial_rem0_inferred__9/i__carry__0_n_6
    SLICE_X8Y86          LUT6 (Prop_lut6_I0_O)        0.303    19.543 r  div2/i__carry__0_i_2__17/O
                         net (fo=1, routed)           0.548    20.091    div2/i__carry__0_i_2__17_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    20.489 r  div2/partial_rem0_inferred__12/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.489    div2/partial_rem0_inferred__12/i__carry__0_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.711 r  div2/partial_rem0_inferred__12/i__carry__1/O[0]
                         net (fo=3, routed)           0.837    21.548    div2/partial_rem0_inferred__12/i__carry__1_n_7
    SLICE_X10Y88         LUT4 (Prop_lut4_I0_O)        0.299    21.847 r  div2/i__carry__1_i_7__15/O
                         net (fo=1, routed)           0.000    21.847    div2/i__carry__1_i_7__15_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    22.490 r  div2/partial_rem0_inferred__14/i__carry__1/O[3]
                         net (fo=3, routed)           0.730    23.220    div2/partial_rem0_inferred__14/i__carry__1_n_4
    SLICE_X10Y85         LUT6 (Prop_lut6_I0_O)        0.307    23.527 r  div2/i__carry_i_5__11/O
                         net (fo=54, routed)          1.103    24.631    div2/i__carry_i_5__11_n_0
    SLICE_X14Y80         LUT4 (Prop_lut4_I1_O)        0.124    24.755 r  div2/i__carry_i_6__13/O
                         net (fo=1, routed)           0.000    24.755    div2/i__carry_i_6__13_n_0
    SLICE_X14Y80         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    25.333 r  div2/partial_rem0_inferred__18/i__carry/O[2]
                         net (fo=3, routed)           0.628    25.961    div2/partial_rem0_inferred__18/i__carry_n_5
    SLICE_X9Y80          LUT6 (Prop_lut6_I5_O)        0.301    26.262 r  div2/i__carry_i_1__13/O
                         net (fo=1, routed)           0.478    26.740    div2/i__carry_i_1__13_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.125 r  div2/partial_rem0_inferred__20/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.125    div2/partial_rem0_inferred__20/i__carry_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.347 r  div2/partial_rem0_inferred__20/i__carry__0/O[0]
                         net (fo=3, routed)           0.942    28.288    div2/partial_rem0_inferred__20/i__carry__0_n_7
    SLICE_X10Y77         LUT4 (Prop_lut4_I0_O)        0.299    28.587 r  div2/i__carry__0_i_7__11/O
                         net (fo=1, routed)           0.000    28.587    div2/i__carry__0_i_7__11_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    29.230 r  div2/partial_rem0_inferred__22/i__carry__0/O[3]
                         net (fo=4, routed)           0.719    29.949    div2/partial_rem0_inferred__22/i__carry__0_n_4
    SLICE_X11Y75         LUT6 (Prop_lut6_I0_O)        0.307    30.256 r  div2/div2_quotient_registre[11]_i_14/O
                         net (fo=1, routed)           0.551    30.807    div2/div2_quotient_registre[11]_i_14_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    31.203 r  div2/div2_quotient_registre_reg[11]_i_8/CO[3]
                         net (fo=1, routed)           0.000    31.203    div2/div2_quotient_registre_reg[11]_i_8_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    31.526 r  div2/div2_remainder_registre_reg[11]_i_5/O[1]
                         net (fo=2, routed)           0.772    32.298    div2/sum00_in[9]
    SLICE_X10Y75         LUT5 (Prop_lut5_I0_O)        0.306    32.604 r  div2/div2_quotient_registre[11]_i_10/O
                         net (fo=1, routed)           0.607    33.211    div2/div2_quotient_registre[11]_i_10_n_0
    SLICE_X9Y73          LUT6 (Prop_lut6_I5_O)        0.124    33.335 r  div2/div2_quotient_registre[11]_i_3/O
                         net (fo=24, routed)          1.757    35.093    div2/div2_quotient_registre[11]_i_3_n_0
    SLICE_X1Y87          LUT6 (Prop_lut6_I2_O)        0.124    35.217 r  div2/div2_quotient_registre[7]_i_1/O
                         net (fo=1, routed)           0.000    35.217    div2_quotient[7]
    SLICE_X1Y87          FDCE                                         r  div2_quotient_registre_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2_my_pll rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    40.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    41.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    34.141 r  tp1_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    35.766    tp1_pll/inst/clk2_my_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.857 r  tp1_pll/inst/clkout2_buf/O
                         net (fo=50, routed)          1.598    37.455    clk2
    SLICE_X1Y87          FDCE                                         r  div2_quotient_registre_reg[7]/C
                         clock pessimism             -0.365    37.090    
                         clock uncertainty           -0.094    36.996    
    SLICE_X1Y87          FDCE (Setup_fdce_C_D)        0.029    37.025    div2_quotient_registre_reg[7]
  -------------------------------------------------------------------
                         required time                         37.025    
                         arrival time                         -35.217    
  -------------------------------------------------------------------
                         slack                                  1.808    

Slack (MET) :             2.031ns  (required time - arrival time)
  Source:                 div2_divisor_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk2_my_pll  {rise@10.000ns fall@25.000ns period=30.000ns})
  Destination:            div2_quotient_registre_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk2_my_pll  {rise@10.000ns fall@25.000ns period=30.000ns})
  Path Group:             clk2_my_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (clk2_my_pll rise@40.000ns - clk2_my_pll rise@10.000ns)
  Data Path Delay:        27.956ns  (logic 11.549ns (41.312%)  route 16.407ns (58.688%))
  Logic Levels:           33  (CARRY4=17 LUT1=1 LUT4=5 LUT5=2 LUT6=8)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.548ns = ( 37.452 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.964ns = ( 7.036 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948    10.948 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.201    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590     3.611 r  tp1_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704     5.315    tp1_pll/inst/clk2_my_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     5.411 r  tp1_pll/inst/clkout2_buf/O
                         net (fo=50, routed)          1.624     7.036    clk2
    SLICE_X9Y74          FDCE                                         r  div2_divisor_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y74          FDCE (Prop_fdce_C_Q)         0.456     7.492 f  div2_divisor_reg[2]/Q
                         net (fo=38, routed)          1.349     8.841    div2/div2_divisor[2]
    SLICE_X3Y94          LUT1 (Prop_lut1_I0_O)        0.124     8.965 r  div2/partial_rem0_carry_i_2__0/O
                         net (fo=1, routed)           0.000     8.965    div2/partial_rem0_carry_i_2__0_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.363 r  div2/partial_rem0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.363    div2/partial_rem0_carry_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.585 r  div2/partial_rem0_carry__0/O[0]
                         net (fo=3, routed)           0.787    10.372    div2/partial_rem0[4]
    SLICE_X1Y94          LUT5 (Prop_lut5_I1_O)        0.299    10.671 r  div2/i__carry__0_i_3__46/O
                         net (fo=1, routed)           0.000    10.671    div2/i__carry__0_i_3__46_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.251 r  div2/partial_rem0_inferred__1/i__carry__0/O[2]
                         net (fo=3, routed)           0.583    11.834    div2/partial_rem0_inferred__1/i__carry__0_n_5
    SLICE_X2Y92          LUT6 (Prop_lut6_I0_O)        0.302    12.136 r  div2/i__carry__0_i_1__21/O
                         net (fo=1, routed)           0.479    12.615    div2/i__carry__0_i_1__21_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.000 r  div2/partial_rem0_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.000    div2/partial_rem0_inferred__4/i__carry__0_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.222 r  div2/partial_rem0_inferred__4/i__carry__1/O[0]
                         net (fo=3, routed)           1.129    14.351    div2/partial_rem0_inferred__4/i__carry__1_n_7
    SLICE_X6Y90          LUT4 (Prop_lut4_I0_O)        0.299    14.650 r  div2/i__carry__1_i_7__19/O
                         net (fo=1, routed)           0.000    14.650    div2/i__carry__1_i_7__19_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    15.293 r  div2/partial_rem0_inferred__6/i__carry__1/O[3]
                         net (fo=3, routed)           0.580    15.873    div2/partial_rem0_inferred__6/i__carry__1_n_4
    SLICE_X4Y90          LUT6 (Prop_lut6_I0_O)        0.307    16.180 r  div2/i__carry_i_5__15/O
                         net (fo=54, routed)          0.926    17.105    div2/i__carry_i_5__15_n_0
    SLICE_X7Y88          LUT4 (Prop_lut4_I2_O)        0.124    17.229 r  div2/i__carry_i_3__53/O
                         net (fo=1, routed)           0.000    17.229    div2/i__carry_i_3__53_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.779 r  div2/partial_rem0_inferred__9/i__carry/CO[3]
                         net (fo=1, routed)           0.000    17.779    div2/partial_rem0_inferred__9/i__carry_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.113 r  div2/partial_rem0_inferred__9/i__carry__0/O[1]
                         net (fo=3, routed)           1.126    19.240    div2/partial_rem0_inferred__9/i__carry__0_n_6
    SLICE_X8Y86          LUT6 (Prop_lut6_I0_O)        0.303    19.543 r  div2/i__carry__0_i_2__17/O
                         net (fo=1, routed)           0.548    20.091    div2/i__carry__0_i_2__17_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    20.489 r  div2/partial_rem0_inferred__12/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.489    div2/partial_rem0_inferred__12/i__carry__0_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.711 r  div2/partial_rem0_inferred__12/i__carry__1/O[0]
                         net (fo=3, routed)           0.837    21.548    div2/partial_rem0_inferred__12/i__carry__1_n_7
    SLICE_X10Y88         LUT4 (Prop_lut4_I0_O)        0.299    21.847 r  div2/i__carry__1_i_7__15/O
                         net (fo=1, routed)           0.000    21.847    div2/i__carry__1_i_7__15_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    22.490 r  div2/partial_rem0_inferred__14/i__carry__1/O[3]
                         net (fo=3, routed)           0.730    23.220    div2/partial_rem0_inferred__14/i__carry__1_n_4
    SLICE_X10Y85         LUT6 (Prop_lut6_I0_O)        0.307    23.527 r  div2/i__carry_i_5__11/O
                         net (fo=54, routed)          1.103    24.631    div2/i__carry_i_5__11_n_0
    SLICE_X14Y80         LUT4 (Prop_lut4_I1_O)        0.124    24.755 r  div2/i__carry_i_6__13/O
                         net (fo=1, routed)           0.000    24.755    div2/i__carry_i_6__13_n_0
    SLICE_X14Y80         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    25.333 r  div2/partial_rem0_inferred__18/i__carry/O[2]
                         net (fo=3, routed)           0.628    25.961    div2/partial_rem0_inferred__18/i__carry_n_5
    SLICE_X9Y80          LUT6 (Prop_lut6_I5_O)        0.301    26.262 r  div2/i__carry_i_1__13/O
                         net (fo=1, routed)           0.478    26.740    div2/i__carry_i_1__13_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.125 r  div2/partial_rem0_inferred__20/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.125    div2/partial_rem0_inferred__20/i__carry_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.347 r  div2/partial_rem0_inferred__20/i__carry__0/O[0]
                         net (fo=3, routed)           0.942    28.288    div2/partial_rem0_inferred__20/i__carry__0_n_7
    SLICE_X10Y77         LUT4 (Prop_lut4_I0_O)        0.299    28.587 r  div2/i__carry__0_i_7__11/O
                         net (fo=1, routed)           0.000    28.587    div2/i__carry__0_i_7__11_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    29.230 r  div2/partial_rem0_inferred__22/i__carry__0/O[3]
                         net (fo=4, routed)           0.719    29.949    div2/partial_rem0_inferred__22/i__carry__0_n_4
    SLICE_X11Y75         LUT6 (Prop_lut6_I0_O)        0.307    30.256 r  div2/div2_quotient_registre[11]_i_14/O
                         net (fo=1, routed)           0.551    30.807    div2/div2_quotient_registre[11]_i_14_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    31.203 r  div2/div2_quotient_registre_reg[11]_i_8/CO[3]
                         net (fo=1, routed)           0.000    31.203    div2/div2_quotient_registre_reg[11]_i_8_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    31.526 r  div2/div2_remainder_registre_reg[11]_i_5/O[1]
                         net (fo=2, routed)           0.772    32.298    div2/sum00_in[9]
    SLICE_X10Y75         LUT5 (Prop_lut5_I0_O)        0.306    32.604 r  div2/div2_quotient_registre[11]_i_10/O
                         net (fo=1, routed)           0.607    33.211    div2/div2_quotient_registre[11]_i_10_n_0
    SLICE_X9Y73          LUT6 (Prop_lut6_I5_O)        0.124    33.335 r  div2/div2_quotient_registre[11]_i_3/O
                         net (fo=24, routed)          1.532    34.868    div2/div2_quotient_registre[11]_i_3_n_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I2_O)        0.124    34.992 r  div2/div2_quotient_registre[10]_i_1/O
                         net (fo=1, routed)           0.000    34.992    div2_quotient[10]
    SLICE_X5Y86          FDCE                                         r  div2_quotient_registre_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2_my_pll rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    40.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    41.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    34.141 r  tp1_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    35.766    tp1_pll/inst/clk2_my_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.857 r  tp1_pll/inst/clkout2_buf/O
                         net (fo=50, routed)          1.595    37.452    clk2
    SLICE_X5Y86          FDCE                                         r  div2_quotient_registre_reg[10]/C
                         clock pessimism             -0.365    37.087    
                         clock uncertainty           -0.094    36.993    
    SLICE_X5Y86          FDCE (Setup_fdce_C_D)        0.029    37.022    div2_quotient_registre_reg[10]
  -------------------------------------------------------------------
                         required time                         37.022    
                         arrival time                         -34.992    
  -------------------------------------------------------------------
                         slack                                  2.031    

Slack (MET) :             2.048ns  (required time - arrival time)
  Source:                 div2_divisor_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk2_my_pll  {rise@10.000ns fall@25.000ns period=30.000ns})
  Destination:            div2_quotient_registre_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk2_my_pll  {rise@10.000ns fall@25.000ns period=30.000ns})
  Path Group:             clk2_my_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (clk2_my_pll rise@40.000ns - clk2_my_pll rise@10.000ns)
  Data Path Delay:        27.940ns  (logic 11.460ns (41.017%)  route 16.480ns (58.983%))
  Logic Levels:           33  (CARRY4=17 LUT1=1 LUT4=5 LUT5=2 LUT6=8)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.547ns = ( 37.453 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.964ns = ( 7.036 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948    10.948 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.201    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590     3.611 r  tp1_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704     5.315    tp1_pll/inst/clk2_my_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     5.411 r  tp1_pll/inst/clkout2_buf/O
                         net (fo=50, routed)          1.624     7.036    clk2
    SLICE_X9Y74          FDCE                                         r  div2_divisor_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y74          FDCE (Prop_fdce_C_Q)         0.456     7.492 f  div2_divisor_reg[2]/Q
                         net (fo=38, routed)          1.349     8.841    div2/div2_divisor[2]
    SLICE_X3Y94          LUT1 (Prop_lut1_I0_O)        0.124     8.965 r  div2/partial_rem0_carry_i_2__0/O
                         net (fo=1, routed)           0.000     8.965    div2/partial_rem0_carry_i_2__0_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.363 r  div2/partial_rem0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.363    div2/partial_rem0_carry_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.585 r  div2/partial_rem0_carry__0/O[0]
                         net (fo=3, routed)           0.787    10.372    div2/partial_rem0[4]
    SLICE_X1Y94          LUT5 (Prop_lut5_I1_O)        0.299    10.671 r  div2/i__carry__0_i_3__46/O
                         net (fo=1, routed)           0.000    10.671    div2/i__carry__0_i_3__46_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.251 r  div2/partial_rem0_inferred__1/i__carry__0/O[2]
                         net (fo=3, routed)           0.583    11.834    div2/partial_rem0_inferred__1/i__carry__0_n_5
    SLICE_X2Y92          LUT6 (Prop_lut6_I0_O)        0.302    12.136 r  div2/i__carry__0_i_1__21/O
                         net (fo=1, routed)           0.479    12.615    div2/i__carry__0_i_1__21_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.000 r  div2/partial_rem0_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.000    div2/partial_rem0_inferred__4/i__carry__0_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.222 r  div2/partial_rem0_inferred__4/i__carry__1/O[0]
                         net (fo=3, routed)           1.129    14.351    div2/partial_rem0_inferred__4/i__carry__1_n_7
    SLICE_X6Y90          LUT4 (Prop_lut4_I0_O)        0.299    14.650 r  div2/i__carry__1_i_7__19/O
                         net (fo=1, routed)           0.000    14.650    div2/i__carry__1_i_7__19_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    15.293 r  div2/partial_rem0_inferred__6/i__carry__1/O[3]
                         net (fo=3, routed)           0.580    15.873    div2/partial_rem0_inferred__6/i__carry__1_n_4
    SLICE_X4Y90          LUT6 (Prop_lut6_I0_O)        0.307    16.180 r  div2/i__carry_i_5__15/O
                         net (fo=54, routed)          0.926    17.105    div2/i__carry_i_5__15_n_0
    SLICE_X7Y88          LUT4 (Prop_lut4_I2_O)        0.124    17.229 r  div2/i__carry_i_3__53/O
                         net (fo=1, routed)           0.000    17.229    div2/i__carry_i_3__53_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.779 r  div2/partial_rem0_inferred__9/i__carry/CO[3]
                         net (fo=1, routed)           0.000    17.779    div2/partial_rem0_inferred__9/i__carry_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.113 r  div2/partial_rem0_inferred__9/i__carry__0/O[1]
                         net (fo=3, routed)           1.126    19.240    div2/partial_rem0_inferred__9/i__carry__0_n_6
    SLICE_X8Y86          LUT6 (Prop_lut6_I0_O)        0.303    19.543 r  div2/i__carry__0_i_2__17/O
                         net (fo=1, routed)           0.548    20.091    div2/i__carry__0_i_2__17_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    20.489 r  div2/partial_rem0_inferred__12/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.489    div2/partial_rem0_inferred__12/i__carry__0_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.711 r  div2/partial_rem0_inferred__12/i__carry__1/O[0]
                         net (fo=3, routed)           0.837    21.548    div2/partial_rem0_inferred__12/i__carry__1_n_7
    SLICE_X10Y88         LUT4 (Prop_lut4_I0_O)        0.299    21.847 r  div2/i__carry__1_i_7__15/O
                         net (fo=1, routed)           0.000    21.847    div2/i__carry__1_i_7__15_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    22.490 r  div2/partial_rem0_inferred__14/i__carry__1/O[3]
                         net (fo=3, routed)           0.730    23.220    div2/partial_rem0_inferred__14/i__carry__1_n_4
    SLICE_X10Y85         LUT6 (Prop_lut6_I0_O)        0.307    23.527 r  div2/i__carry_i_5__11/O
                         net (fo=54, routed)          1.103    24.631    div2/i__carry_i_5__11_n_0
    SLICE_X14Y80         LUT4 (Prop_lut4_I1_O)        0.124    24.755 r  div2/i__carry_i_6__13/O
                         net (fo=1, routed)           0.000    24.755    div2/i__carry_i_6__13_n_0
    SLICE_X14Y80         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    25.333 r  div2/partial_rem0_inferred__18/i__carry/O[2]
                         net (fo=3, routed)           0.628    25.961    div2/partial_rem0_inferred__18/i__carry_n_5
    SLICE_X9Y80          LUT6 (Prop_lut6_I5_O)        0.301    26.262 r  div2/i__carry_i_1__13/O
                         net (fo=1, routed)           0.478    26.740    div2/i__carry_i_1__13_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.125 r  div2/partial_rem0_inferred__20/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.125    div2/partial_rem0_inferred__20/i__carry_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.347 r  div2/partial_rem0_inferred__20/i__carry__0/O[0]
                         net (fo=3, routed)           0.942    28.288    div2/partial_rem0_inferred__20/i__carry__0_n_7
    SLICE_X10Y77         LUT4 (Prop_lut4_I0_O)        0.299    28.587 r  div2/i__carry__0_i_7__11/O
                         net (fo=1, routed)           0.000    28.587    div2/i__carry__0_i_7__11_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    29.230 r  div2/partial_rem0_inferred__22/i__carry__0/O[3]
                         net (fo=4, routed)           0.719    29.949    div2/partial_rem0_inferred__22/i__carry__0_n_4
    SLICE_X11Y75         LUT6 (Prop_lut6_I0_O)        0.307    30.256 r  div2/div2_quotient_registre[11]_i_14/O
                         net (fo=1, routed)           0.551    30.807    div2/div2_quotient_registre[11]_i_14_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    31.203 r  div2/div2_quotient_registre_reg[11]_i_8/CO[3]
                         net (fo=1, routed)           0.000    31.203    div2/div2_quotient_registre_reg[11]_i_8_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    31.442 r  div2/div2_remainder_registre_reg[11]_i_5/O[2]
                         net (fo=2, routed)           0.793    32.235    div2/sum00_in[10]
    SLICE_X9Y78          LUT5 (Prop_lut5_I2_O)        0.301    32.536 r  div2/div2_quotient_registre[11]_i_11/O
                         net (fo=1, routed)           0.807    33.342    div2/div2_quotient_registre[11]_i_11_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I0_O)        0.124    33.466 r  div2/div2_quotient_registre[11]_i_4/O
                         net (fo=24, routed)          1.385    34.852    div2/div2_quotient_registre[11]_i_4_n_0
    SLICE_X7Y87          LUT6 (Prop_lut6_I1_O)        0.124    34.976 r  div2/div2_quotient_registre[9]_i_1/O
                         net (fo=1, routed)           0.000    34.976    div2_quotient[9]
    SLICE_X7Y87          FDCE                                         r  div2_quotient_registre_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2_my_pll rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    40.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    41.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    34.141 r  tp1_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    35.766    tp1_pll/inst/clk2_my_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.857 r  tp1_pll/inst/clkout2_buf/O
                         net (fo=50, routed)          1.596    37.453    clk2
    SLICE_X7Y87          FDCE                                         r  div2_quotient_registre_reg[9]/C
                         clock pessimism             -0.365    37.088    
                         clock uncertainty           -0.094    36.994    
    SLICE_X7Y87          FDCE (Setup_fdce_C_D)        0.029    37.023    div2_quotient_registre_reg[9]
  -------------------------------------------------------------------
                         required time                         37.023    
                         arrival time                         -34.976    
  -------------------------------------------------------------------
                         slack                                  2.048    

Slack (MET) :             2.138ns  (required time - arrival time)
  Source:                 div2_divisor_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk2_my_pll  {rise@10.000ns fall@25.000ns period=30.000ns})
  Destination:            div2_quotient_registre_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk2_my_pll  {rise@10.000ns fall@25.000ns period=30.000ns})
  Path Group:             clk2_my_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (clk2_my_pll rise@40.000ns - clk2_my_pll rise@10.000ns)
  Data Path Delay:        27.851ns  (logic 11.549ns (41.467%)  route 16.302ns (58.533%))
  Logic Levels:           33  (CARRY4=17 LUT1=1 LUT4=5 LUT5=2 LUT6=8)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.545ns = ( 37.455 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.964ns = ( 7.036 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948    10.948 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.201    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590     3.611 r  tp1_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704     5.315    tp1_pll/inst/clk2_my_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     5.411 r  tp1_pll/inst/clkout2_buf/O
                         net (fo=50, routed)          1.624     7.036    clk2
    SLICE_X9Y74          FDCE                                         r  div2_divisor_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y74          FDCE (Prop_fdce_C_Q)         0.456     7.492 f  div2_divisor_reg[2]/Q
                         net (fo=38, routed)          1.349     8.841    div2/div2_divisor[2]
    SLICE_X3Y94          LUT1 (Prop_lut1_I0_O)        0.124     8.965 r  div2/partial_rem0_carry_i_2__0/O
                         net (fo=1, routed)           0.000     8.965    div2/partial_rem0_carry_i_2__0_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.363 r  div2/partial_rem0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.363    div2/partial_rem0_carry_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.585 r  div2/partial_rem0_carry__0/O[0]
                         net (fo=3, routed)           0.787    10.372    div2/partial_rem0[4]
    SLICE_X1Y94          LUT5 (Prop_lut5_I1_O)        0.299    10.671 r  div2/i__carry__0_i_3__46/O
                         net (fo=1, routed)           0.000    10.671    div2/i__carry__0_i_3__46_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.251 r  div2/partial_rem0_inferred__1/i__carry__0/O[2]
                         net (fo=3, routed)           0.583    11.834    div2/partial_rem0_inferred__1/i__carry__0_n_5
    SLICE_X2Y92          LUT6 (Prop_lut6_I0_O)        0.302    12.136 r  div2/i__carry__0_i_1__21/O
                         net (fo=1, routed)           0.479    12.615    div2/i__carry__0_i_1__21_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.000 r  div2/partial_rem0_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.000    div2/partial_rem0_inferred__4/i__carry__0_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.222 r  div2/partial_rem0_inferred__4/i__carry__1/O[0]
                         net (fo=3, routed)           1.129    14.351    div2/partial_rem0_inferred__4/i__carry__1_n_7
    SLICE_X6Y90          LUT4 (Prop_lut4_I0_O)        0.299    14.650 r  div2/i__carry__1_i_7__19/O
                         net (fo=1, routed)           0.000    14.650    div2/i__carry__1_i_7__19_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    15.293 r  div2/partial_rem0_inferred__6/i__carry__1/O[3]
                         net (fo=3, routed)           0.580    15.873    div2/partial_rem0_inferred__6/i__carry__1_n_4
    SLICE_X4Y90          LUT6 (Prop_lut6_I0_O)        0.307    16.180 r  div2/i__carry_i_5__15/O
                         net (fo=54, routed)          0.926    17.105    div2/i__carry_i_5__15_n_0
    SLICE_X7Y88          LUT4 (Prop_lut4_I2_O)        0.124    17.229 r  div2/i__carry_i_3__53/O
                         net (fo=1, routed)           0.000    17.229    div2/i__carry_i_3__53_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.779 r  div2/partial_rem0_inferred__9/i__carry/CO[3]
                         net (fo=1, routed)           0.000    17.779    div2/partial_rem0_inferred__9/i__carry_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.113 r  div2/partial_rem0_inferred__9/i__carry__0/O[1]
                         net (fo=3, routed)           1.126    19.240    div2/partial_rem0_inferred__9/i__carry__0_n_6
    SLICE_X8Y86          LUT6 (Prop_lut6_I0_O)        0.303    19.543 r  div2/i__carry__0_i_2__17/O
                         net (fo=1, routed)           0.548    20.091    div2/i__carry__0_i_2__17_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    20.489 r  div2/partial_rem0_inferred__12/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.489    div2/partial_rem0_inferred__12/i__carry__0_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.711 r  div2/partial_rem0_inferred__12/i__carry__1/O[0]
                         net (fo=3, routed)           0.837    21.548    div2/partial_rem0_inferred__12/i__carry__1_n_7
    SLICE_X10Y88         LUT4 (Prop_lut4_I0_O)        0.299    21.847 r  div2/i__carry__1_i_7__15/O
                         net (fo=1, routed)           0.000    21.847    div2/i__carry__1_i_7__15_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    22.490 r  div2/partial_rem0_inferred__14/i__carry__1/O[3]
                         net (fo=3, routed)           0.730    23.220    div2/partial_rem0_inferred__14/i__carry__1_n_4
    SLICE_X10Y85         LUT6 (Prop_lut6_I0_O)        0.307    23.527 r  div2/i__carry_i_5__11/O
                         net (fo=54, routed)          1.103    24.631    div2/i__carry_i_5__11_n_0
    SLICE_X14Y80         LUT4 (Prop_lut4_I1_O)        0.124    24.755 r  div2/i__carry_i_6__13/O
                         net (fo=1, routed)           0.000    24.755    div2/i__carry_i_6__13_n_0
    SLICE_X14Y80         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    25.333 r  div2/partial_rem0_inferred__18/i__carry/O[2]
                         net (fo=3, routed)           0.628    25.961    div2/partial_rem0_inferred__18/i__carry_n_5
    SLICE_X9Y80          LUT6 (Prop_lut6_I5_O)        0.301    26.262 r  div2/i__carry_i_1__13/O
                         net (fo=1, routed)           0.478    26.740    div2/i__carry_i_1__13_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.125 r  div2/partial_rem0_inferred__20/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.125    div2/partial_rem0_inferred__20/i__carry_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.347 r  div2/partial_rem0_inferred__20/i__carry__0/O[0]
                         net (fo=3, routed)           0.942    28.288    div2/partial_rem0_inferred__20/i__carry__0_n_7
    SLICE_X10Y77         LUT4 (Prop_lut4_I0_O)        0.299    28.587 r  div2/i__carry__0_i_7__11/O
                         net (fo=1, routed)           0.000    28.587    div2/i__carry__0_i_7__11_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    29.230 r  div2/partial_rem0_inferred__22/i__carry__0/O[3]
                         net (fo=4, routed)           0.719    29.949    div2/partial_rem0_inferred__22/i__carry__0_n_4
    SLICE_X11Y75         LUT6 (Prop_lut6_I0_O)        0.307    30.256 r  div2/div2_quotient_registre[11]_i_14/O
                         net (fo=1, routed)           0.551    30.807    div2/div2_quotient_registre[11]_i_14_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    31.203 r  div2/div2_quotient_registre_reg[11]_i_8/CO[3]
                         net (fo=1, routed)           0.000    31.203    div2/div2_quotient_registre_reg[11]_i_8_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    31.526 r  div2/div2_remainder_registre_reg[11]_i_5/O[1]
                         net (fo=2, routed)           0.772    32.298    div2/sum00_in[9]
    SLICE_X10Y75         LUT5 (Prop_lut5_I0_O)        0.306    32.604 r  div2/div2_quotient_registre[11]_i_10/O
                         net (fo=1, routed)           0.607    33.211    div2/div2_quotient_registre[11]_i_10_n_0
    SLICE_X9Y73          LUT6 (Prop_lut6_I5_O)        0.124    33.335 r  div2/div2_quotient_registre[11]_i_3/O
                         net (fo=24, routed)          1.428    34.763    div2/div2_quotient_registre[11]_i_3_n_0
    SLICE_X5Y90          LUT6 (Prop_lut6_I3_O)        0.124    34.887 r  div2/div2_quotient_registre[11]_i_1/O
                         net (fo=1, routed)           0.000    34.887    div2_quotient[11]
    SLICE_X5Y90          FDCE                                         r  div2_quotient_registre_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2_my_pll rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    40.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    41.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    34.141 r  tp1_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    35.766    tp1_pll/inst/clk2_my_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.857 r  tp1_pll/inst/clkout2_buf/O
                         net (fo=50, routed)          1.598    37.455    clk2
    SLICE_X5Y90          FDCE                                         r  div2_quotient_registre_reg[11]/C
                         clock pessimism             -0.365    37.090    
                         clock uncertainty           -0.094    36.996    
    SLICE_X5Y90          FDCE (Setup_fdce_C_D)        0.029    37.025    div2_quotient_registre_reg[11]
  -------------------------------------------------------------------
                         required time                         37.025    
                         arrival time                         -34.887    
  -------------------------------------------------------------------
                         slack                                  2.138    

Slack (MET) :             2.171ns  (required time - arrival time)
  Source:                 div2_divisor_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk2_my_pll  {rise@10.000ns fall@25.000ns period=30.000ns})
  Destination:            div2_quotient_registre_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk2_my_pll  {rise@10.000ns fall@25.000ns period=30.000ns})
  Path Group:             clk2_my_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (clk2_my_pll rise@40.000ns - clk2_my_pll rise@10.000ns)
  Data Path Delay:        27.817ns  (logic 11.549ns (41.518%)  route 16.268ns (58.482%))
  Logic Levels:           33  (CARRY4=17 LUT1=1 LUT4=5 LUT5=2 LUT6=8)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.548ns = ( 37.452 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.964ns = ( 7.036 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948    10.948 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.201    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590     3.611 r  tp1_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704     5.315    tp1_pll/inst/clk2_my_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     5.411 r  tp1_pll/inst/clkout2_buf/O
                         net (fo=50, routed)          1.624     7.036    clk2
    SLICE_X9Y74          FDCE                                         r  div2_divisor_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y74          FDCE (Prop_fdce_C_Q)         0.456     7.492 f  div2_divisor_reg[2]/Q
                         net (fo=38, routed)          1.349     8.841    div2/div2_divisor[2]
    SLICE_X3Y94          LUT1 (Prop_lut1_I0_O)        0.124     8.965 r  div2/partial_rem0_carry_i_2__0/O
                         net (fo=1, routed)           0.000     8.965    div2/partial_rem0_carry_i_2__0_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.363 r  div2/partial_rem0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.363    div2/partial_rem0_carry_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.585 r  div2/partial_rem0_carry__0/O[0]
                         net (fo=3, routed)           0.787    10.372    div2/partial_rem0[4]
    SLICE_X1Y94          LUT5 (Prop_lut5_I1_O)        0.299    10.671 r  div2/i__carry__0_i_3__46/O
                         net (fo=1, routed)           0.000    10.671    div2/i__carry__0_i_3__46_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.251 r  div2/partial_rem0_inferred__1/i__carry__0/O[2]
                         net (fo=3, routed)           0.583    11.834    div2/partial_rem0_inferred__1/i__carry__0_n_5
    SLICE_X2Y92          LUT6 (Prop_lut6_I0_O)        0.302    12.136 r  div2/i__carry__0_i_1__21/O
                         net (fo=1, routed)           0.479    12.615    div2/i__carry__0_i_1__21_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.000 r  div2/partial_rem0_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.000    div2/partial_rem0_inferred__4/i__carry__0_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.222 r  div2/partial_rem0_inferred__4/i__carry__1/O[0]
                         net (fo=3, routed)           1.129    14.351    div2/partial_rem0_inferred__4/i__carry__1_n_7
    SLICE_X6Y90          LUT4 (Prop_lut4_I0_O)        0.299    14.650 r  div2/i__carry__1_i_7__19/O
                         net (fo=1, routed)           0.000    14.650    div2/i__carry__1_i_7__19_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    15.293 r  div2/partial_rem0_inferred__6/i__carry__1/O[3]
                         net (fo=3, routed)           0.580    15.873    div2/partial_rem0_inferred__6/i__carry__1_n_4
    SLICE_X4Y90          LUT6 (Prop_lut6_I0_O)        0.307    16.180 r  div2/i__carry_i_5__15/O
                         net (fo=54, routed)          0.926    17.105    div2/i__carry_i_5__15_n_0
    SLICE_X7Y88          LUT4 (Prop_lut4_I2_O)        0.124    17.229 r  div2/i__carry_i_3__53/O
                         net (fo=1, routed)           0.000    17.229    div2/i__carry_i_3__53_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.779 r  div2/partial_rem0_inferred__9/i__carry/CO[3]
                         net (fo=1, routed)           0.000    17.779    div2/partial_rem0_inferred__9/i__carry_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.113 r  div2/partial_rem0_inferred__9/i__carry__0/O[1]
                         net (fo=3, routed)           1.126    19.240    div2/partial_rem0_inferred__9/i__carry__0_n_6
    SLICE_X8Y86          LUT6 (Prop_lut6_I0_O)        0.303    19.543 r  div2/i__carry__0_i_2__17/O
                         net (fo=1, routed)           0.548    20.091    div2/i__carry__0_i_2__17_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    20.489 r  div2/partial_rem0_inferred__12/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.489    div2/partial_rem0_inferred__12/i__carry__0_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.711 r  div2/partial_rem0_inferred__12/i__carry__1/O[0]
                         net (fo=3, routed)           0.837    21.548    div2/partial_rem0_inferred__12/i__carry__1_n_7
    SLICE_X10Y88         LUT4 (Prop_lut4_I0_O)        0.299    21.847 r  div2/i__carry__1_i_7__15/O
                         net (fo=1, routed)           0.000    21.847    div2/i__carry__1_i_7__15_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    22.490 r  div2/partial_rem0_inferred__14/i__carry__1/O[3]
                         net (fo=3, routed)           0.730    23.220    div2/partial_rem0_inferred__14/i__carry__1_n_4
    SLICE_X10Y85         LUT6 (Prop_lut6_I0_O)        0.307    23.527 r  div2/i__carry_i_5__11/O
                         net (fo=54, routed)          1.103    24.631    div2/i__carry_i_5__11_n_0
    SLICE_X14Y80         LUT4 (Prop_lut4_I1_O)        0.124    24.755 r  div2/i__carry_i_6__13/O
                         net (fo=1, routed)           0.000    24.755    div2/i__carry_i_6__13_n_0
    SLICE_X14Y80         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    25.333 r  div2/partial_rem0_inferred__18/i__carry/O[2]
                         net (fo=3, routed)           0.628    25.961    div2/partial_rem0_inferred__18/i__carry_n_5
    SLICE_X9Y80          LUT6 (Prop_lut6_I5_O)        0.301    26.262 r  div2/i__carry_i_1__13/O
                         net (fo=1, routed)           0.478    26.740    div2/i__carry_i_1__13_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.125 r  div2/partial_rem0_inferred__20/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.125    div2/partial_rem0_inferred__20/i__carry_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.347 r  div2/partial_rem0_inferred__20/i__carry__0/O[0]
                         net (fo=3, routed)           0.942    28.288    div2/partial_rem0_inferred__20/i__carry__0_n_7
    SLICE_X10Y77         LUT4 (Prop_lut4_I0_O)        0.299    28.587 r  div2/i__carry__0_i_7__11/O
                         net (fo=1, routed)           0.000    28.587    div2/i__carry__0_i_7__11_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    29.230 r  div2/partial_rem0_inferred__22/i__carry__0/O[3]
                         net (fo=4, routed)           0.719    29.949    div2/partial_rem0_inferred__22/i__carry__0_n_4
    SLICE_X11Y75         LUT6 (Prop_lut6_I0_O)        0.307    30.256 r  div2/div2_quotient_registre[11]_i_14/O
                         net (fo=1, routed)           0.551    30.807    div2/div2_quotient_registre[11]_i_14_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    31.203 r  div2/div2_quotient_registre_reg[11]_i_8/CO[3]
                         net (fo=1, routed)           0.000    31.203    div2/div2_quotient_registre_reg[11]_i_8_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    31.526 r  div2/div2_remainder_registre_reg[11]_i_5/O[1]
                         net (fo=2, routed)           0.772    32.298    div2/sum00_in[9]
    SLICE_X10Y75         LUT5 (Prop_lut5_I0_O)        0.306    32.604 r  div2/div2_quotient_registre[11]_i_10/O
                         net (fo=1, routed)           0.607    33.211    div2/div2_quotient_registre[11]_i_10_n_0
    SLICE_X9Y73          LUT6 (Prop_lut6_I5_O)        0.124    33.335 r  div2/div2_quotient_registre[11]_i_3/O
                         net (fo=24, routed)          1.393    34.729    div2/div2_quotient_registre[11]_i_3_n_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I2_O)        0.124    34.853 r  div2/div2_quotient_registre[6]_i_1/O
                         net (fo=1, routed)           0.000    34.853    div2_quotient[6]
    SLICE_X5Y86          FDCE                                         r  div2_quotient_registre_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2_my_pll rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    40.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    41.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    34.141 r  tp1_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    35.766    tp1_pll/inst/clk2_my_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.857 r  tp1_pll/inst/clkout2_buf/O
                         net (fo=50, routed)          1.595    37.452    clk2
    SLICE_X5Y86          FDCE                                         r  div2_quotient_registre_reg[6]/C
                         clock pessimism             -0.365    37.087    
                         clock uncertainty           -0.094    36.993    
    SLICE_X5Y86          FDCE (Setup_fdce_C_D)        0.031    37.024    div2_quotient_registre_reg[6]
  -------------------------------------------------------------------
                         required time                         37.024    
                         arrival time                         -34.853    
  -------------------------------------------------------------------
                         slack                                  2.171    

Slack (MET) :             2.188ns  (required time - arrival time)
  Source:                 div2_divisor_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk2_my_pll  {rise@10.000ns fall@25.000ns period=30.000ns})
  Destination:            div2_quotient_registre_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk2_my_pll  {rise@10.000ns fall@25.000ns period=30.000ns})
  Path Group:             clk2_my_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (clk2_my_pll rise@40.000ns - clk2_my_pll rise@10.000ns)
  Data Path Delay:        27.798ns  (logic 11.460ns (41.226%)  route 16.338ns (58.774%))
  Logic Levels:           33  (CARRY4=17 LUT1=1 LUT4=5 LUT5=2 LUT6=8)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.548ns = ( 37.452 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.964ns = ( 7.036 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948    10.948 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.201    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590     3.611 r  tp1_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704     5.315    tp1_pll/inst/clk2_my_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     5.411 r  tp1_pll/inst/clkout2_buf/O
                         net (fo=50, routed)          1.624     7.036    clk2
    SLICE_X9Y74          FDCE                                         r  div2_divisor_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y74          FDCE (Prop_fdce_C_Q)         0.456     7.492 f  div2_divisor_reg[2]/Q
                         net (fo=38, routed)          1.349     8.841    div2/div2_divisor[2]
    SLICE_X3Y94          LUT1 (Prop_lut1_I0_O)        0.124     8.965 r  div2/partial_rem0_carry_i_2__0/O
                         net (fo=1, routed)           0.000     8.965    div2/partial_rem0_carry_i_2__0_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.363 r  div2/partial_rem0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.363    div2/partial_rem0_carry_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.585 r  div2/partial_rem0_carry__0/O[0]
                         net (fo=3, routed)           0.787    10.372    div2/partial_rem0[4]
    SLICE_X1Y94          LUT5 (Prop_lut5_I1_O)        0.299    10.671 r  div2/i__carry__0_i_3__46/O
                         net (fo=1, routed)           0.000    10.671    div2/i__carry__0_i_3__46_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.251 r  div2/partial_rem0_inferred__1/i__carry__0/O[2]
                         net (fo=3, routed)           0.583    11.834    div2/partial_rem0_inferred__1/i__carry__0_n_5
    SLICE_X2Y92          LUT6 (Prop_lut6_I0_O)        0.302    12.136 r  div2/i__carry__0_i_1__21/O
                         net (fo=1, routed)           0.479    12.615    div2/i__carry__0_i_1__21_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.000 r  div2/partial_rem0_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.000    div2/partial_rem0_inferred__4/i__carry__0_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.222 r  div2/partial_rem0_inferred__4/i__carry__1/O[0]
                         net (fo=3, routed)           1.129    14.351    div2/partial_rem0_inferred__4/i__carry__1_n_7
    SLICE_X6Y90          LUT4 (Prop_lut4_I0_O)        0.299    14.650 r  div2/i__carry__1_i_7__19/O
                         net (fo=1, routed)           0.000    14.650    div2/i__carry__1_i_7__19_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    15.293 r  div2/partial_rem0_inferred__6/i__carry__1/O[3]
                         net (fo=3, routed)           0.580    15.873    div2/partial_rem0_inferred__6/i__carry__1_n_4
    SLICE_X4Y90          LUT6 (Prop_lut6_I0_O)        0.307    16.180 r  div2/i__carry_i_5__15/O
                         net (fo=54, routed)          0.926    17.105    div2/i__carry_i_5__15_n_0
    SLICE_X7Y88          LUT4 (Prop_lut4_I2_O)        0.124    17.229 r  div2/i__carry_i_3__53/O
                         net (fo=1, routed)           0.000    17.229    div2/i__carry_i_3__53_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.779 r  div2/partial_rem0_inferred__9/i__carry/CO[3]
                         net (fo=1, routed)           0.000    17.779    div2/partial_rem0_inferred__9/i__carry_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.113 r  div2/partial_rem0_inferred__9/i__carry__0/O[1]
                         net (fo=3, routed)           1.126    19.240    div2/partial_rem0_inferred__9/i__carry__0_n_6
    SLICE_X8Y86          LUT6 (Prop_lut6_I0_O)        0.303    19.543 r  div2/i__carry__0_i_2__17/O
                         net (fo=1, routed)           0.548    20.091    div2/i__carry__0_i_2__17_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    20.489 r  div2/partial_rem0_inferred__12/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.489    div2/partial_rem0_inferred__12/i__carry__0_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.711 r  div2/partial_rem0_inferred__12/i__carry__1/O[0]
                         net (fo=3, routed)           0.837    21.548    div2/partial_rem0_inferred__12/i__carry__1_n_7
    SLICE_X10Y88         LUT4 (Prop_lut4_I0_O)        0.299    21.847 r  div2/i__carry__1_i_7__15/O
                         net (fo=1, routed)           0.000    21.847    div2/i__carry__1_i_7__15_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    22.490 r  div2/partial_rem0_inferred__14/i__carry__1/O[3]
                         net (fo=3, routed)           0.730    23.220    div2/partial_rem0_inferred__14/i__carry__1_n_4
    SLICE_X10Y85         LUT6 (Prop_lut6_I0_O)        0.307    23.527 r  div2/i__carry_i_5__11/O
                         net (fo=54, routed)          1.103    24.631    div2/i__carry_i_5__11_n_0
    SLICE_X14Y80         LUT4 (Prop_lut4_I1_O)        0.124    24.755 r  div2/i__carry_i_6__13/O
                         net (fo=1, routed)           0.000    24.755    div2/i__carry_i_6__13_n_0
    SLICE_X14Y80         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    25.333 r  div2/partial_rem0_inferred__18/i__carry/O[2]
                         net (fo=3, routed)           0.628    25.961    div2/partial_rem0_inferred__18/i__carry_n_5
    SLICE_X9Y80          LUT6 (Prop_lut6_I5_O)        0.301    26.262 r  div2/i__carry_i_1__13/O
                         net (fo=1, routed)           0.478    26.740    div2/i__carry_i_1__13_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.125 r  div2/partial_rem0_inferred__20/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.125    div2/partial_rem0_inferred__20/i__carry_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.347 r  div2/partial_rem0_inferred__20/i__carry__0/O[0]
                         net (fo=3, routed)           0.942    28.288    div2/partial_rem0_inferred__20/i__carry__0_n_7
    SLICE_X10Y77         LUT4 (Prop_lut4_I0_O)        0.299    28.587 r  div2/i__carry__0_i_7__11/O
                         net (fo=1, routed)           0.000    28.587    div2/i__carry__0_i_7__11_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    29.230 r  div2/partial_rem0_inferred__22/i__carry__0/O[3]
                         net (fo=4, routed)           0.719    29.949    div2/partial_rem0_inferred__22/i__carry__0_n_4
    SLICE_X11Y75         LUT6 (Prop_lut6_I0_O)        0.307    30.256 r  div2/div2_quotient_registre[11]_i_14/O
                         net (fo=1, routed)           0.551    30.807    div2/div2_quotient_registre[11]_i_14_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    31.203 r  div2/div2_quotient_registre_reg[11]_i_8/CO[3]
                         net (fo=1, routed)           0.000    31.203    div2/div2_quotient_registre_reg[11]_i_8_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    31.442 r  div2/div2_remainder_registre_reg[11]_i_5/O[2]
                         net (fo=2, routed)           0.793    32.235    div2/sum00_in[10]
    SLICE_X9Y78          LUT5 (Prop_lut5_I2_O)        0.301    32.536 r  div2/div2_quotient_registre[11]_i_11/O
                         net (fo=1, routed)           0.807    33.342    div2/div2_quotient_registre[11]_i_11_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I0_O)        0.124    33.466 r  div2/div2_quotient_registre[11]_i_4/O
                         net (fo=24, routed)          1.243    34.710    div2/div2_quotient_registre[11]_i_4_n_0
    SLICE_X7Y86          LUT6 (Prop_lut6_I1_O)        0.124    34.834 r  div2/div2_quotient_registre[4]_i_1/O
                         net (fo=1, routed)           0.000    34.834    div2_quotient[4]
    SLICE_X7Y86          FDCE                                         r  div2_quotient_registre_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2_my_pll rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    40.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    41.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    34.141 r  tp1_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    35.766    tp1_pll/inst/clk2_my_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.857 r  tp1_pll/inst/clkout2_buf/O
                         net (fo=50, routed)          1.595    37.452    clk2
    SLICE_X7Y86          FDCE                                         r  div2_quotient_registre_reg[4]/C
                         clock pessimism             -0.365    37.087    
                         clock uncertainty           -0.094    36.993    
    SLICE_X7Y86          FDCE (Setup_fdce_C_D)        0.029    37.022    div2_quotient_registre_reg[4]
  -------------------------------------------------------------------
                         required time                         37.022    
                         arrival time                         -34.834    
  -------------------------------------------------------------------
                         slack                                  2.188    

Slack (MET) :             2.268ns  (required time - arrival time)
  Source:                 div2_divisor_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk2_my_pll  {rise@10.000ns fall@25.000ns period=30.000ns})
  Destination:            div2_quotient_registre_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk2_my_pll  {rise@10.000ns fall@25.000ns period=30.000ns})
  Path Group:             clk2_my_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (clk2_my_pll rise@40.000ns - clk2_my_pll rise@10.000ns)
  Data Path Delay:        27.638ns  (logic 11.549ns (41.787%)  route 16.089ns (58.213%))
  Logic Levels:           33  (CARRY4=17 LUT1=1 LUT4=5 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.628ns = ( 37.372 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.964ns = ( 7.036 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948    10.948 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.201    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590     3.611 r  tp1_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704     5.315    tp1_pll/inst/clk2_my_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     5.411 r  tp1_pll/inst/clkout2_buf/O
                         net (fo=50, routed)          1.624     7.036    clk2
    SLICE_X9Y74          FDCE                                         r  div2_divisor_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y74          FDCE (Prop_fdce_C_Q)         0.456     7.492 f  div2_divisor_reg[2]/Q
                         net (fo=38, routed)          1.349     8.841    div2/div2_divisor[2]
    SLICE_X3Y94          LUT1 (Prop_lut1_I0_O)        0.124     8.965 r  div2/partial_rem0_carry_i_2__0/O
                         net (fo=1, routed)           0.000     8.965    div2/partial_rem0_carry_i_2__0_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.363 r  div2/partial_rem0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.363    div2/partial_rem0_carry_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.585 r  div2/partial_rem0_carry__0/O[0]
                         net (fo=3, routed)           0.787    10.372    div2/partial_rem0[4]
    SLICE_X1Y94          LUT5 (Prop_lut5_I1_O)        0.299    10.671 r  div2/i__carry__0_i_3__46/O
                         net (fo=1, routed)           0.000    10.671    div2/i__carry__0_i_3__46_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.251 r  div2/partial_rem0_inferred__1/i__carry__0/O[2]
                         net (fo=3, routed)           0.583    11.834    div2/partial_rem0_inferred__1/i__carry__0_n_5
    SLICE_X2Y92          LUT6 (Prop_lut6_I0_O)        0.302    12.136 r  div2/i__carry__0_i_1__21/O
                         net (fo=1, routed)           0.479    12.615    div2/i__carry__0_i_1__21_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.000 r  div2/partial_rem0_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.000    div2/partial_rem0_inferred__4/i__carry__0_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.222 r  div2/partial_rem0_inferred__4/i__carry__1/O[0]
                         net (fo=3, routed)           1.129    14.351    div2/partial_rem0_inferred__4/i__carry__1_n_7
    SLICE_X6Y90          LUT4 (Prop_lut4_I0_O)        0.299    14.650 r  div2/i__carry__1_i_7__19/O
                         net (fo=1, routed)           0.000    14.650    div2/i__carry__1_i_7__19_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    15.293 r  div2/partial_rem0_inferred__6/i__carry__1/O[3]
                         net (fo=3, routed)           0.580    15.873    div2/partial_rem0_inferred__6/i__carry__1_n_4
    SLICE_X4Y90          LUT6 (Prop_lut6_I0_O)        0.307    16.180 r  div2/i__carry_i_5__15/O
                         net (fo=54, routed)          0.926    17.105    div2/i__carry_i_5__15_n_0
    SLICE_X7Y88          LUT4 (Prop_lut4_I2_O)        0.124    17.229 r  div2/i__carry_i_3__53/O
                         net (fo=1, routed)           0.000    17.229    div2/i__carry_i_3__53_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.779 r  div2/partial_rem0_inferred__9/i__carry/CO[3]
                         net (fo=1, routed)           0.000    17.779    div2/partial_rem0_inferred__9/i__carry_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.113 r  div2/partial_rem0_inferred__9/i__carry__0/O[1]
                         net (fo=3, routed)           1.126    19.240    div2/partial_rem0_inferred__9/i__carry__0_n_6
    SLICE_X8Y86          LUT6 (Prop_lut6_I0_O)        0.303    19.543 r  div2/i__carry__0_i_2__17/O
                         net (fo=1, routed)           0.548    20.091    div2/i__carry__0_i_2__17_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    20.489 r  div2/partial_rem0_inferred__12/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.489    div2/partial_rem0_inferred__12/i__carry__0_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.711 r  div2/partial_rem0_inferred__12/i__carry__1/O[0]
                         net (fo=3, routed)           0.837    21.548    div2/partial_rem0_inferred__12/i__carry__1_n_7
    SLICE_X10Y88         LUT4 (Prop_lut4_I0_O)        0.299    21.847 r  div2/i__carry__1_i_7__15/O
                         net (fo=1, routed)           0.000    21.847    div2/i__carry__1_i_7__15_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    22.490 r  div2/partial_rem0_inferred__14/i__carry__1/O[3]
                         net (fo=3, routed)           0.730    23.220    div2/partial_rem0_inferred__14/i__carry__1_n_4
    SLICE_X10Y85         LUT6 (Prop_lut6_I0_O)        0.307    23.527 r  div2/i__carry_i_5__11/O
                         net (fo=54, routed)          1.103    24.631    div2/i__carry_i_5__11_n_0
    SLICE_X14Y80         LUT4 (Prop_lut4_I1_O)        0.124    24.755 r  div2/i__carry_i_6__13/O
                         net (fo=1, routed)           0.000    24.755    div2/i__carry_i_6__13_n_0
    SLICE_X14Y80         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    25.333 r  div2/partial_rem0_inferred__18/i__carry/O[2]
                         net (fo=3, routed)           0.628    25.961    div2/partial_rem0_inferred__18/i__carry_n_5
    SLICE_X9Y80          LUT6 (Prop_lut6_I5_O)        0.301    26.262 r  div2/i__carry_i_1__13/O
                         net (fo=1, routed)           0.478    26.740    div2/i__carry_i_1__13_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.125 r  div2/partial_rem0_inferred__20/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.125    div2/partial_rem0_inferred__20/i__carry_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.347 r  div2/partial_rem0_inferred__20/i__carry__0/O[0]
                         net (fo=3, routed)           0.942    28.288    div2/partial_rem0_inferred__20/i__carry__0_n_7
    SLICE_X10Y77         LUT4 (Prop_lut4_I0_O)        0.299    28.587 r  div2/i__carry__0_i_7__11/O
                         net (fo=1, routed)           0.000    28.587    div2/i__carry__0_i_7__11_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    29.230 r  div2/partial_rem0_inferred__22/i__carry__0/O[3]
                         net (fo=4, routed)           0.719    29.949    div2/partial_rem0_inferred__22/i__carry__0_n_4
    SLICE_X11Y75         LUT6 (Prop_lut6_I0_O)        0.307    30.256 r  div2/div2_quotient_registre[11]_i_14/O
                         net (fo=1, routed)           0.551    30.807    div2/div2_quotient_registre[11]_i_14_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    31.203 r  div2/div2_quotient_registre_reg[11]_i_8/CO[3]
                         net (fo=1, routed)           0.000    31.203    div2/div2_quotient_registre_reg[11]_i_8_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    31.526 r  div2/div2_remainder_registre_reg[11]_i_5/O[1]
                         net (fo=2, routed)           0.772    32.298    div2/sum00_in[9]
    SLICE_X10Y75         LUT5 (Prop_lut5_I0_O)        0.306    32.604 r  div2/div2_quotient_registre[11]_i_10/O
                         net (fo=1, routed)           0.607    33.211    div2/div2_quotient_registre[11]_i_10_n_0
    SLICE_X9Y73          LUT6 (Prop_lut6_I5_O)        0.124    33.335 r  div2/div2_quotient_registre[11]_i_3/O
                         net (fo=24, routed)          1.214    34.550    div2/div2_quotient_registre[11]_i_3_n_0
    SLICE_X9Y84          LUT6 (Prop_lut6_I2_O)        0.124    34.674 r  div2/div2_quotient_registre[3]_i_1/O
                         net (fo=1, routed)           0.000    34.674    div2_quotient[3]
    SLICE_X9Y84          FDCE                                         r  div2_quotient_registre_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2_my_pll rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    40.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    41.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    34.141 r  tp1_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    35.766    tp1_pll/inst/clk2_my_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.857 r  tp1_pll/inst/clkout2_buf/O
                         net (fo=50, routed)          1.515    37.372    clk2
    SLICE_X9Y84          FDCE                                         r  div2_quotient_registre_reg[3]/C
                         clock pessimism             -0.365    37.007    
                         clock uncertainty           -0.094    36.913    
    SLICE_X9Y84          FDCE (Setup_fdce_C_D)        0.029    36.942    div2_quotient_registre_reg[3]
  -------------------------------------------------------------------
                         required time                         36.942    
                         arrival time                         -34.674    
  -------------------------------------------------------------------
                         slack                                  2.268    

Slack (MET) :             2.379ns  (required time - arrival time)
  Source:                 div2_divisor_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk2_my_pll  {rise@10.000ns fall@25.000ns period=30.000ns})
  Destination:            div2_quotient_registre_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk2_my_pll  {rise@10.000ns fall@25.000ns period=30.000ns})
  Path Group:             clk2_my_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (clk2_my_pll rise@40.000ns - clk2_my_pll rise@10.000ns)
  Data Path Delay:        27.577ns  (logic 11.549ns (41.880%)  route 16.028ns (58.120%))
  Logic Levels:           33  (CARRY4=17 LUT1=1 LUT4=5 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.627ns = ( 37.373 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.964ns = ( 7.036 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948    10.948 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.201    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590     3.611 r  tp1_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704     5.315    tp1_pll/inst/clk2_my_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     5.411 r  tp1_pll/inst/clkout2_buf/O
                         net (fo=50, routed)          1.624     7.036    clk2
    SLICE_X9Y74          FDCE                                         r  div2_divisor_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y74          FDCE (Prop_fdce_C_Q)         0.456     7.492 f  div2_divisor_reg[2]/Q
                         net (fo=38, routed)          1.349     8.841    div2/div2_divisor[2]
    SLICE_X3Y94          LUT1 (Prop_lut1_I0_O)        0.124     8.965 r  div2/partial_rem0_carry_i_2__0/O
                         net (fo=1, routed)           0.000     8.965    div2/partial_rem0_carry_i_2__0_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.363 r  div2/partial_rem0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.363    div2/partial_rem0_carry_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.585 r  div2/partial_rem0_carry__0/O[0]
                         net (fo=3, routed)           0.787    10.372    div2/partial_rem0[4]
    SLICE_X1Y94          LUT5 (Prop_lut5_I1_O)        0.299    10.671 r  div2/i__carry__0_i_3__46/O
                         net (fo=1, routed)           0.000    10.671    div2/i__carry__0_i_3__46_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.251 r  div2/partial_rem0_inferred__1/i__carry__0/O[2]
                         net (fo=3, routed)           0.583    11.834    div2/partial_rem0_inferred__1/i__carry__0_n_5
    SLICE_X2Y92          LUT6 (Prop_lut6_I0_O)        0.302    12.136 r  div2/i__carry__0_i_1__21/O
                         net (fo=1, routed)           0.479    12.615    div2/i__carry__0_i_1__21_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.000 r  div2/partial_rem0_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.000    div2/partial_rem0_inferred__4/i__carry__0_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.222 r  div2/partial_rem0_inferred__4/i__carry__1/O[0]
                         net (fo=3, routed)           1.129    14.351    div2/partial_rem0_inferred__4/i__carry__1_n_7
    SLICE_X6Y90          LUT4 (Prop_lut4_I0_O)        0.299    14.650 r  div2/i__carry__1_i_7__19/O
                         net (fo=1, routed)           0.000    14.650    div2/i__carry__1_i_7__19_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    15.293 r  div2/partial_rem0_inferred__6/i__carry__1/O[3]
                         net (fo=3, routed)           0.580    15.873    div2/partial_rem0_inferred__6/i__carry__1_n_4
    SLICE_X4Y90          LUT6 (Prop_lut6_I0_O)        0.307    16.180 r  div2/i__carry_i_5__15/O
                         net (fo=54, routed)          0.926    17.105    div2/i__carry_i_5__15_n_0
    SLICE_X7Y88          LUT4 (Prop_lut4_I2_O)        0.124    17.229 r  div2/i__carry_i_3__53/O
                         net (fo=1, routed)           0.000    17.229    div2/i__carry_i_3__53_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.779 r  div2/partial_rem0_inferred__9/i__carry/CO[3]
                         net (fo=1, routed)           0.000    17.779    div2/partial_rem0_inferred__9/i__carry_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.113 r  div2/partial_rem0_inferred__9/i__carry__0/O[1]
                         net (fo=3, routed)           1.126    19.240    div2/partial_rem0_inferred__9/i__carry__0_n_6
    SLICE_X8Y86          LUT6 (Prop_lut6_I0_O)        0.303    19.543 r  div2/i__carry__0_i_2__17/O
                         net (fo=1, routed)           0.548    20.091    div2/i__carry__0_i_2__17_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    20.489 r  div2/partial_rem0_inferred__12/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.489    div2/partial_rem0_inferred__12/i__carry__0_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.711 r  div2/partial_rem0_inferred__12/i__carry__1/O[0]
                         net (fo=3, routed)           0.837    21.548    div2/partial_rem0_inferred__12/i__carry__1_n_7
    SLICE_X10Y88         LUT4 (Prop_lut4_I0_O)        0.299    21.847 r  div2/i__carry__1_i_7__15/O
                         net (fo=1, routed)           0.000    21.847    div2/i__carry__1_i_7__15_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    22.490 r  div2/partial_rem0_inferred__14/i__carry__1/O[3]
                         net (fo=3, routed)           0.730    23.220    div2/partial_rem0_inferred__14/i__carry__1_n_4
    SLICE_X10Y85         LUT6 (Prop_lut6_I0_O)        0.307    23.527 r  div2/i__carry_i_5__11/O
                         net (fo=54, routed)          1.103    24.631    div2/i__carry_i_5__11_n_0
    SLICE_X14Y80         LUT4 (Prop_lut4_I1_O)        0.124    24.755 r  div2/i__carry_i_6__13/O
                         net (fo=1, routed)           0.000    24.755    div2/i__carry_i_6__13_n_0
    SLICE_X14Y80         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    25.333 r  div2/partial_rem0_inferred__18/i__carry/O[2]
                         net (fo=3, routed)           0.628    25.961    div2/partial_rem0_inferred__18/i__carry_n_5
    SLICE_X9Y80          LUT6 (Prop_lut6_I5_O)        0.301    26.262 r  div2/i__carry_i_1__13/O
                         net (fo=1, routed)           0.478    26.740    div2/i__carry_i_1__13_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.125 r  div2/partial_rem0_inferred__20/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.125    div2/partial_rem0_inferred__20/i__carry_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.347 r  div2/partial_rem0_inferred__20/i__carry__0/O[0]
                         net (fo=3, routed)           0.942    28.288    div2/partial_rem0_inferred__20/i__carry__0_n_7
    SLICE_X10Y77         LUT4 (Prop_lut4_I0_O)        0.299    28.587 r  div2/i__carry__0_i_7__11/O
                         net (fo=1, routed)           0.000    28.587    div2/i__carry__0_i_7__11_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    29.230 r  div2/partial_rem0_inferred__22/i__carry__0/O[3]
                         net (fo=4, routed)           0.719    29.949    div2/partial_rem0_inferred__22/i__carry__0_n_4
    SLICE_X11Y75         LUT6 (Prop_lut6_I0_O)        0.307    30.256 r  div2/div2_quotient_registre[11]_i_14/O
                         net (fo=1, routed)           0.551    30.807    div2/div2_quotient_registre[11]_i_14_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    31.203 r  div2/div2_quotient_registre_reg[11]_i_8/CO[3]
                         net (fo=1, routed)           0.000    31.203    div2/div2_quotient_registre_reg[11]_i_8_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    31.526 r  div2/div2_remainder_registre_reg[11]_i_5/O[1]
                         net (fo=2, routed)           0.772    32.298    div2/sum00_in[9]
    SLICE_X10Y75         LUT5 (Prop_lut5_I0_O)        0.306    32.604 r  div2/div2_quotient_registre[11]_i_10/O
                         net (fo=1, routed)           0.607    33.211    div2/div2_quotient_registre[11]_i_10_n_0
    SLICE_X9Y73          LUT6 (Prop_lut6_I5_O)        0.124    33.335 r  div2/div2_quotient_registre[11]_i_3/O
                         net (fo=24, routed)          1.153    34.488    div2/div2_quotient_registre[11]_i_3_n_0
    SLICE_X8Y86          LUT6 (Prop_lut6_I2_O)        0.124    34.612 r  div2/div2_quotient_registre[5]_i_1/O
                         net (fo=1, routed)           0.000    34.612    div2_quotient[5]
    SLICE_X8Y86          FDCE                                         r  div2_quotient_registre_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2_my_pll rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    40.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    41.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    34.141 r  tp1_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    35.766    tp1_pll/inst/clk2_my_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.857 r  tp1_pll/inst/clkout2_buf/O
                         net (fo=50, routed)          1.516    37.373    clk2
    SLICE_X8Y86          FDCE                                         r  div2_quotient_registre_reg[5]/C
                         clock pessimism             -0.365    37.008    
                         clock uncertainty           -0.094    36.914    
    SLICE_X8Y86          FDCE (Setup_fdce_C_D)        0.077    36.991    div2_quotient_registre_reg[5]
  -------------------------------------------------------------------
                         required time                         36.991    
                         arrival time                         -34.612    
  -------------------------------------------------------------------
                         slack                                  2.379    

Slack (MET) :             2.386ns  (required time - arrival time)
  Source:                 div2_divisor_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk2_my_pll  {rise@10.000ns fall@25.000ns period=30.000ns})
  Destination:            div2_quotient_registre_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk2_my_pll  {rise@10.000ns fall@25.000ns period=30.000ns})
  Path Group:             clk2_my_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (clk2_my_pll rise@40.000ns - clk2_my_pll rise@10.000ns)
  Data Path Delay:        27.519ns  (logic 11.460ns (41.644%)  route 16.059ns (58.356%))
  Logic Levels:           33  (CARRY4=17 LUT1=1 LUT4=5 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.629ns = ( 37.371 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.964ns = ( 7.036 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948    10.948 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.201    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590     3.611 r  tp1_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704     5.315    tp1_pll/inst/clk2_my_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     5.411 r  tp1_pll/inst/clkout2_buf/O
                         net (fo=50, routed)          1.624     7.036    clk2
    SLICE_X9Y74          FDCE                                         r  div2_divisor_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y74          FDCE (Prop_fdce_C_Q)         0.456     7.492 f  div2_divisor_reg[2]/Q
                         net (fo=38, routed)          1.349     8.841    div2/div2_divisor[2]
    SLICE_X3Y94          LUT1 (Prop_lut1_I0_O)        0.124     8.965 r  div2/partial_rem0_carry_i_2__0/O
                         net (fo=1, routed)           0.000     8.965    div2/partial_rem0_carry_i_2__0_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.363 r  div2/partial_rem0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.363    div2/partial_rem0_carry_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.585 r  div2/partial_rem0_carry__0/O[0]
                         net (fo=3, routed)           0.787    10.372    div2/partial_rem0[4]
    SLICE_X1Y94          LUT5 (Prop_lut5_I1_O)        0.299    10.671 r  div2/i__carry__0_i_3__46/O
                         net (fo=1, routed)           0.000    10.671    div2/i__carry__0_i_3__46_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.251 r  div2/partial_rem0_inferred__1/i__carry__0/O[2]
                         net (fo=3, routed)           0.583    11.834    div2/partial_rem0_inferred__1/i__carry__0_n_5
    SLICE_X2Y92          LUT6 (Prop_lut6_I0_O)        0.302    12.136 r  div2/i__carry__0_i_1__21/O
                         net (fo=1, routed)           0.479    12.615    div2/i__carry__0_i_1__21_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.000 r  div2/partial_rem0_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.000    div2/partial_rem0_inferred__4/i__carry__0_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.222 r  div2/partial_rem0_inferred__4/i__carry__1/O[0]
                         net (fo=3, routed)           1.129    14.351    div2/partial_rem0_inferred__4/i__carry__1_n_7
    SLICE_X6Y90          LUT4 (Prop_lut4_I0_O)        0.299    14.650 r  div2/i__carry__1_i_7__19/O
                         net (fo=1, routed)           0.000    14.650    div2/i__carry__1_i_7__19_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    15.293 r  div2/partial_rem0_inferred__6/i__carry__1/O[3]
                         net (fo=3, routed)           0.580    15.873    div2/partial_rem0_inferred__6/i__carry__1_n_4
    SLICE_X4Y90          LUT6 (Prop_lut6_I0_O)        0.307    16.180 r  div2/i__carry_i_5__15/O
                         net (fo=54, routed)          0.926    17.105    div2/i__carry_i_5__15_n_0
    SLICE_X7Y88          LUT4 (Prop_lut4_I2_O)        0.124    17.229 r  div2/i__carry_i_3__53/O
                         net (fo=1, routed)           0.000    17.229    div2/i__carry_i_3__53_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.779 r  div2/partial_rem0_inferred__9/i__carry/CO[3]
                         net (fo=1, routed)           0.000    17.779    div2/partial_rem0_inferred__9/i__carry_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.113 r  div2/partial_rem0_inferred__9/i__carry__0/O[1]
                         net (fo=3, routed)           1.126    19.240    div2/partial_rem0_inferred__9/i__carry__0_n_6
    SLICE_X8Y86          LUT6 (Prop_lut6_I0_O)        0.303    19.543 r  div2/i__carry__0_i_2__17/O
                         net (fo=1, routed)           0.548    20.091    div2/i__carry__0_i_2__17_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    20.489 r  div2/partial_rem0_inferred__12/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.489    div2/partial_rem0_inferred__12/i__carry__0_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.711 r  div2/partial_rem0_inferred__12/i__carry__1/O[0]
                         net (fo=3, routed)           0.837    21.548    div2/partial_rem0_inferred__12/i__carry__1_n_7
    SLICE_X10Y88         LUT4 (Prop_lut4_I0_O)        0.299    21.847 r  div2/i__carry__1_i_7__15/O
                         net (fo=1, routed)           0.000    21.847    div2/i__carry__1_i_7__15_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    22.490 r  div2/partial_rem0_inferred__14/i__carry__1/O[3]
                         net (fo=3, routed)           0.730    23.220    div2/partial_rem0_inferred__14/i__carry__1_n_4
    SLICE_X10Y85         LUT6 (Prop_lut6_I0_O)        0.307    23.527 r  div2/i__carry_i_5__11/O
                         net (fo=54, routed)          1.103    24.631    div2/i__carry_i_5__11_n_0
    SLICE_X14Y80         LUT4 (Prop_lut4_I1_O)        0.124    24.755 r  div2/i__carry_i_6__13/O
                         net (fo=1, routed)           0.000    24.755    div2/i__carry_i_6__13_n_0
    SLICE_X14Y80         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    25.333 r  div2/partial_rem0_inferred__18/i__carry/O[2]
                         net (fo=3, routed)           0.628    25.961    div2/partial_rem0_inferred__18/i__carry_n_5
    SLICE_X9Y80          LUT6 (Prop_lut6_I5_O)        0.301    26.262 r  div2/i__carry_i_1__13/O
                         net (fo=1, routed)           0.478    26.740    div2/i__carry_i_1__13_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.125 r  div2/partial_rem0_inferred__20/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.125    div2/partial_rem0_inferred__20/i__carry_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.347 r  div2/partial_rem0_inferred__20/i__carry__0/O[0]
                         net (fo=3, routed)           0.942    28.288    div2/partial_rem0_inferred__20/i__carry__0_n_7
    SLICE_X10Y77         LUT4 (Prop_lut4_I0_O)        0.299    28.587 r  div2/i__carry__0_i_7__11/O
                         net (fo=1, routed)           0.000    28.587    div2/i__carry__0_i_7__11_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    29.230 r  div2/partial_rem0_inferred__22/i__carry__0/O[3]
                         net (fo=4, routed)           0.719    29.949    div2/partial_rem0_inferred__22/i__carry__0_n_4
    SLICE_X11Y75         LUT6 (Prop_lut6_I0_O)        0.307    30.256 r  div2/div2_quotient_registre[11]_i_14/O
                         net (fo=1, routed)           0.551    30.807    div2/div2_quotient_registre[11]_i_14_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    31.203 r  div2/div2_quotient_registre_reg[11]_i_8/CO[3]
                         net (fo=1, routed)           0.000    31.203    div2/div2_quotient_registre_reg[11]_i_8_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    31.442 r  div2/div2_remainder_registre_reg[11]_i_5/O[2]
                         net (fo=2, routed)           0.793    32.235    div2/sum00_in[10]
    SLICE_X9Y78          LUT5 (Prop_lut5_I2_O)        0.301    32.536 r  div2/div2_quotient_registre[11]_i_11/O
                         net (fo=1, routed)           0.807    33.342    div2/div2_quotient_registre[11]_i_11_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I0_O)        0.124    33.466 r  div2/div2_quotient_registre[11]_i_4/O
                         net (fo=24, routed)          0.964    34.431    div2/div2_quotient_registre[11]_i_4_n_0
    SLICE_X9Y83          LUT6 (Prop_lut6_I1_O)        0.124    34.555 r  div2/div2_quotient_registre[2]_i_1/O
                         net (fo=1, routed)           0.000    34.555    div2_quotient[2]
    SLICE_X9Y83          FDCE                                         r  div2_quotient_registre_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2_my_pll rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    40.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    41.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    34.141 r  tp1_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    35.766    tp1_pll/inst/clk2_my_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.857 r  tp1_pll/inst/clkout2_buf/O
                         net (fo=50, routed)          1.514    37.371    clk2
    SLICE_X9Y83          FDCE                                         r  div2_quotient_registre_reg[2]/C
                         clock pessimism             -0.365    37.006    
                         clock uncertainty           -0.094    36.912    
    SLICE_X9Y83          FDCE (Setup_fdce_C_D)        0.029    36.941    div2_quotient_registre_reg[2]
  -------------------------------------------------------------------
                         required time                         36.941    
                         arrival time                         -34.555    
  -------------------------------------------------------------------
                         slack                                  2.386    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 div2_divisor_reg[11]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk2_my_pll  {rise@10.000ns fall@25.000ns period=30.000ns})
  Destination:            div2_quotient_registre_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk2_my_pll  {rise@10.000ns fall@25.000ns period=30.000ns})
  Path Group:             clk2_my_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2_my_pll rise@10.000ns - clk2_my_pll rise@10.000ns)
  Data Path Delay:        0.611ns  (logic 0.186ns (30.424%)  route 0.425ns (69.576%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.356ns = ( 9.644 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.586ns = ( 9.414 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177    10.177 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.617    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339     8.278 r  tp1_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510     8.788    tp1_pll/inst/clk2_my_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     8.814 r  tp1_pll/inst/clkout2_buf/O
                         net (fo=50, routed)          0.600     9.414    clk2
    SLICE_X3Y89          FDCE                                         r  div2_divisor_reg[11]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDCE (Prop_fdce_C_Q)         0.141     9.555 r  div2_divisor_reg[11]_rep__0/Q
                         net (fo=107, routed)         0.425     9.980    div2/div2_quotient_registre_reg[6]
    SLICE_X1Y87          LUT6 (Prop_lut6_I4_O)        0.045    10.025 r  div2/div2_quotient_registre[8]_i_1/O
                         net (fo=1, routed)           0.000    10.025    div2_quotient[8]
    SLICE_X1Y87          FDCE                                         r  div2_quotient_registre_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365    10.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657     8.189 r  tp1_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556     8.745    tp1_pll/inst/clk2_my_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     8.774 r  tp1_pll/inst/clkout2_buf/O
                         net (fo=50, routed)          0.871     9.644    clk2
    SLICE_X1Y87          FDCE                                         r  div2_quotient_registre_reg[8]/C
                         clock pessimism             -0.217     9.428    
    SLICE_X1Y87          FDCE (Hold_fdce_C_D)         0.092     9.520    div2_quotient_registre_reg[8]
  -------------------------------------------------------------------
                         required time                         -9.520    
                         arrival time                          10.025    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.507ns  (arrival time - required time)
  Source:                 div2_divisor_reg[11]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk2_my_pll  {rise@10.000ns fall@25.000ns period=30.000ns})
  Destination:            div2_quotient_registre_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk2_my_pll  {rise@10.000ns fall@25.000ns period=30.000ns})
  Path Group:             clk2_my_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2_my_pll rise@10.000ns - clk2_my_pll rise@10.000ns)
  Data Path Delay:        0.612ns  (logic 0.186ns (30.374%)  route 0.426ns (69.626%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.356ns = ( 9.644 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.586ns = ( 9.414 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177    10.177 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.617    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339     8.278 r  tp1_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510     8.788    tp1_pll/inst/clk2_my_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     8.814 r  tp1_pll/inst/clkout2_buf/O
                         net (fo=50, routed)          0.600     9.414    clk2
    SLICE_X3Y89          FDCE                                         r  div2_divisor_reg[11]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDCE (Prop_fdce_C_Q)         0.141     9.555 r  div2_divisor_reg[11]_rep__0/Q
                         net (fo=107, routed)         0.426     9.981    div2/div2_quotient_registre_reg[6]
    SLICE_X1Y87          LUT6 (Prop_lut6_I4_O)        0.045    10.026 r  div2/div2_quotient_registre[7]_i_1/O
                         net (fo=1, routed)           0.000    10.026    div2_quotient[7]
    SLICE_X1Y87          FDCE                                         r  div2_quotient_registre_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365    10.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657     8.189 r  tp1_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556     8.745    tp1_pll/inst/clk2_my_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     8.774 r  tp1_pll/inst/clkout2_buf/O
                         net (fo=50, routed)          0.871     9.644    clk2
    SLICE_X1Y87          FDCE                                         r  div2_quotient_registre_reg[7]/C
                         clock pessimism             -0.217     9.428    
    SLICE_X1Y87          FDCE (Hold_fdce_C_D)         0.091     9.519    div2_quotient_registre_reg[7]
  -------------------------------------------------------------------
                         required time                         -9.519    
                         arrival time                          10.026    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.573ns  (arrival time - required time)
  Source:                 div2_divisor_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk2_my_pll  {rise@10.000ns fall@25.000ns period=30.000ns})
  Destination:            div2_remainder_registre_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk2_my_pll  {rise@10.000ns fall@25.000ns period=30.000ns})
  Path Group:             clk2_my_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2_my_pll rise@10.000ns - clk2_my_pll rise@10.000ns)
  Data Path Delay:        0.731ns  (logic 0.254ns (34.724%)  route 0.477ns (65.276%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.396ns = ( 9.604 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.626ns = ( 9.374 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177    10.177 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.617    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339     8.278 r  tp1_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510     8.788    tp1_pll/inst/clk2_my_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     8.814 r  tp1_pll/inst/clkout2_buf/O
                         net (fo=50, routed)          0.560     9.374    clk2
    SLICE_X8Y75          FDCE                                         r  div2_divisor_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDCE (Prop_fdce_C_Q)         0.164     9.538 r  div2_divisor_reg[11]/Q
                         net (fo=9, routed)           0.388     9.926    div2/div2_divisor[11]
    SLICE_X8Y72          LUT6 (Prop_lut6_I1_O)        0.045     9.971 r  div2/div2_remainder_registre[7]_i_3/O
                         net (fo=1, routed)           0.089    10.060    div2/div2_remainder_registre[7]_i_3_n_0
    SLICE_X8Y72          LUT6 (Prop_lut6_I5_O)        0.045    10.105 r  div2/div2_remainder_registre[7]_i_1/O
                         net (fo=1, routed)           0.000    10.105    div2_remainder[7]
    SLICE_X8Y72          FDCE                                         r  div2_remainder_registre_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365    10.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657     8.189 r  tp1_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556     8.745    tp1_pll/inst/clk2_my_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     8.774 r  tp1_pll/inst/clkout2_buf/O
                         net (fo=50, routed)          0.831     9.604    clk2
    SLICE_X8Y72          FDCE                                         r  div2_remainder_registre_reg[7]/C
                         clock pessimism             -0.194     9.411    
    SLICE_X8Y72          FDCE (Hold_fdce_C_D)         0.121     9.532    div2_remainder_registre_reg[7]
  -------------------------------------------------------------------
                         required time                         -9.532    
                         arrival time                          10.105    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.609ns  (arrival time - required time)
  Source:                 div2_divisor_reg[11]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk2_my_pll  {rise@10.000ns fall@25.000ns period=30.000ns})
  Destination:            div2_quotient_registre_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk2_my_pll  {rise@10.000ns fall@25.000ns period=30.000ns})
  Path Group:             clk2_my_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2_my_pll rise@10.000ns - clk2_my_pll rise@10.000ns)
  Data Path Delay:        0.734ns  (logic 0.186ns (25.334%)  route 0.548ns (74.666%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.359ns = ( 9.641 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.586ns = ( 9.414 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177    10.177 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.617    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339     8.278 r  tp1_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510     8.788    tp1_pll/inst/clk2_my_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     8.814 r  tp1_pll/inst/clkout2_buf/O
                         net (fo=50, routed)          0.600     9.414    clk2
    SLICE_X3Y89          FDCE                                         r  div2_divisor_reg[11]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDCE (Prop_fdce_C_Q)         0.141     9.555 r  div2_divisor_reg[11]_rep__0/Q
                         net (fo=107, routed)         0.548    10.103    div2/div2_quotient_registre_reg[6]
    SLICE_X7Y87          LUT6 (Prop_lut6_I4_O)        0.045    10.148 r  div2/div2_quotient_registre[9]_i_1/O
                         net (fo=1, routed)           0.000    10.148    div2_quotient[9]
    SLICE_X7Y87          FDCE                                         r  div2_quotient_registre_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365    10.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657     8.189 r  tp1_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556     8.745    tp1_pll/inst/clk2_my_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     8.774 r  tp1_pll/inst/clkout2_buf/O
                         net (fo=50, routed)          0.868     9.641    clk2
    SLICE_X7Y87          FDCE                                         r  div2_quotient_registre_reg[9]/C
                         clock pessimism             -0.194     9.448    
    SLICE_X7Y87          FDCE (Hold_fdce_C_D)         0.091     9.539    div2_quotient_registre_reg[9]
  -------------------------------------------------------------------
                         required time                         -9.539    
                         arrival time                          10.148    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.632ns  (arrival time - required time)
  Source:                 div2_divisor_reg[11]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk2_my_pll  {rise@10.000ns fall@25.000ns period=30.000ns})
  Destination:            div2_quotient_registre_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk2_my_pll  {rise@10.000ns fall@25.000ns period=30.000ns})
  Path Group:             clk2_my_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2_my_pll rise@10.000ns - clk2_my_pll rise@10.000ns)
  Data Path Delay:        0.756ns  (logic 0.186ns (24.602%)  route 0.570ns (75.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.360ns = ( 9.640 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.586ns = ( 9.414 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177    10.177 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.617    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339     8.278 r  tp1_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510     8.788    tp1_pll/inst/clk2_my_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     8.814 r  tp1_pll/inst/clkout2_buf/O
                         net (fo=50, routed)          0.600     9.414    clk2
    SLICE_X3Y89          FDCE                                         r  div2_divisor_reg[11]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDCE (Prop_fdce_C_Q)         0.141     9.555 r  div2_divisor_reg[11]_rep__0/Q
                         net (fo=107, routed)         0.570    10.125    div2/div2_quotient_registre_reg[6]
    SLICE_X7Y86          LUT6 (Prop_lut6_I4_O)        0.045    10.170 r  div2/div2_quotient_registre[4]_i_1/O
                         net (fo=1, routed)           0.000    10.170    div2_quotient[4]
    SLICE_X7Y86          FDCE                                         r  div2_quotient_registre_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365    10.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657     8.189 r  tp1_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556     8.745    tp1_pll/inst/clk2_my_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     8.774 r  tp1_pll/inst/clkout2_buf/O
                         net (fo=50, routed)          0.867     9.640    clk2
    SLICE_X7Y86          FDCE                                         r  div2_quotient_registre_reg[4]/C
                         clock pessimism             -0.194     9.447    
    SLICE_X7Y86          FDCE (Hold_fdce_C_D)         0.091     9.538    div2_quotient_registre_reg[4]
  -------------------------------------------------------------------
                         required time                         -9.538    
                         arrival time                          10.170    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.644ns  (arrival time - required time)
  Source:                 div2_divisor_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk2_my_pll  {rise@10.000ns fall@25.000ns period=30.000ns})
  Destination:            div2_quotient_registre_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk2_my_pll  {rise@10.000ns fall@25.000ns period=30.000ns})
  Path Group:             clk2_my_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2_my_pll rise@10.000ns - clk2_my_pll rise@10.000ns)
  Data Path Delay:        0.754ns  (logic 0.209ns (27.719%)  route 0.545ns (72.281%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.393ns = ( 9.607 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.626ns = ( 9.374 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177    10.177 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.617    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339     8.278 r  tp1_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510     8.788    tp1_pll/inst/clk2_my_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     8.814 r  tp1_pll/inst/clkout2_buf/O
                         net (fo=50, routed)          0.560     9.374    clk2
    SLICE_X8Y75          FDCE                                         r  div2_divisor_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDCE (Prop_fdce_C_Q)         0.164     9.538 r  div2_divisor_reg[11]/Q
                         net (fo=9, routed)           0.545    10.083    div2/div2_divisor[11]
    SLICE_X9Y80          LUT6 (Prop_lut6_I4_O)        0.045    10.128 r  div2/div2_quotient_registre[1]_i_1/O
                         net (fo=1, routed)           0.000    10.128    div2_quotient[1]
    SLICE_X9Y80          FDCE                                         r  div2_quotient_registre_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365    10.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657     8.189 r  tp1_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556     8.745    tp1_pll/inst/clk2_my_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     8.774 r  tp1_pll/inst/clkout2_buf/O
                         net (fo=50, routed)          0.834     9.607    clk2
    SLICE_X9Y80          FDCE                                         r  div2_quotient_registre_reg[1]/C
                         clock pessimism             -0.215     9.393    
    SLICE_X9Y80          FDCE (Hold_fdce_C_D)         0.091     9.484    div2_quotient_registre_reg[1]
  -------------------------------------------------------------------
                         required time                         -9.484    
                         arrival time                          10.128    
  -------------------------------------------------------------------
                         slack                                  0.644    

Slack (MET) :             0.651ns  (arrival time - required time)
  Source:                 div2_divisor_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk2_my_pll  {rise@10.000ns fall@25.000ns period=30.000ns})
  Destination:            div2_remainder_registre_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk2_my_pll  {rise@10.000ns fall@25.000ns period=30.000ns})
  Path Group:             clk2_my_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2_my_pll rise@10.000ns - clk2_my_pll rise@10.000ns)
  Data Path Delay:        0.808ns  (logic 0.254ns (31.441%)  route 0.554ns (68.559%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.396ns = ( 9.604 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.626ns = ( 9.374 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177    10.177 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.617    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339     8.278 r  tp1_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510     8.788    tp1_pll/inst/clk2_my_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     8.814 r  tp1_pll/inst/clkout2_buf/O
                         net (fo=50, routed)          0.560     9.374    clk2
    SLICE_X8Y75          FDCE                                         r  div2_divisor_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDCE (Prop_fdce_C_Q)         0.164     9.538 r  div2_divisor_reg[11]/Q
                         net (fo=9, routed)           0.325     9.863    div2/div2_divisor[11]
    SLICE_X10Y72         LUT6 (Prop_lut6_I1_O)        0.045     9.908 r  div2/div2_remainder_registre[3]_i_2/O
                         net (fo=1, routed)           0.229    10.137    div2/div2_remainder_registre[3]_i_2_n_0
    SLICE_X10Y72         LUT6 (Prop_lut6_I3_O)        0.045    10.182 r  div2/div2_remainder_registre[3]_i_1/O
                         net (fo=1, routed)           0.000    10.182    div2_remainder[3]
    SLICE_X10Y72         FDCE                                         r  div2_remainder_registre_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365    10.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657     8.189 r  tp1_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556     8.745    tp1_pll/inst/clk2_my_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     8.774 r  tp1_pll/inst/clkout2_buf/O
                         net (fo=50, routed)          0.831     9.604    clk2
    SLICE_X10Y72         FDCE                                         r  div2_remainder_registre_reg[3]/C
                         clock pessimism             -0.194     9.411    
    SLICE_X10Y72         FDCE (Hold_fdce_C_D)         0.120     9.531    div2_remainder_registre_reg[3]
  -------------------------------------------------------------------
                         required time                         -9.531    
                         arrival time                          10.182    
  -------------------------------------------------------------------
                         slack                                  0.651    

Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 div2_divisor_reg[11]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk2_my_pll  {rise@10.000ns fall@25.000ns period=30.000ns})
  Destination:            div2_quotient_registre_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk2_my_pll  {rise@10.000ns fall@25.000ns period=30.000ns})
  Path Group:             clk2_my_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2_my_pll rise@10.000ns - clk2_my_pll rise@10.000ns)
  Data Path Delay:        0.807ns  (logic 0.186ns (23.045%)  route 0.621ns (76.955%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.360ns = ( 9.640 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.586ns = ( 9.414 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177    10.177 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.617    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339     8.278 r  tp1_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510     8.788    tp1_pll/inst/clk2_my_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     8.814 r  tp1_pll/inst/clkout2_buf/O
                         net (fo=50, routed)          0.600     9.414    clk2
    SLICE_X3Y89          FDCE                                         r  div2_divisor_reg[11]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDCE (Prop_fdce_C_Q)         0.141     9.555 r  div2_divisor_reg[11]_rep__0/Q
                         net (fo=107, routed)         0.621    10.176    div2/div2_quotient_registre_reg[6]
    SLICE_X5Y86          LUT6 (Prop_lut6_I4_O)        0.045    10.221 r  div2/div2_quotient_registre[6]_i_1/O
                         net (fo=1, routed)           0.000    10.221    div2_quotient[6]
    SLICE_X5Y86          FDCE                                         r  div2_quotient_registre_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365    10.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657     8.189 r  tp1_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556     8.745    tp1_pll/inst/clk2_my_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     8.774 r  tp1_pll/inst/clkout2_buf/O
                         net (fo=50, routed)          0.867     9.640    clk2
    SLICE_X5Y86          FDCE                                         r  div2_quotient_registre_reg[6]/C
                         clock pessimism             -0.194     9.447    
    SLICE_X5Y86          FDCE (Hold_fdce_C_D)         0.092     9.539    div2_quotient_registre_reg[6]
  -------------------------------------------------------------------
                         required time                         -9.539    
                         arrival time                          10.221    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.684ns  (arrival time - required time)
  Source:                 div2_divisor_reg[11]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk2_my_pll  {rise@10.000ns fall@25.000ns period=30.000ns})
  Destination:            div2_quotient_registre_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk2_my_pll  {rise@10.000ns fall@25.000ns period=30.000ns})
  Path Group:             clk2_my_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2_my_pll rise@10.000ns - clk2_my_pll rise@10.000ns)
  Data Path Delay:        0.808ns  (logic 0.186ns (23.017%)  route 0.622ns (76.983%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.360ns = ( 9.640 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.586ns = ( 9.414 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177    10.177 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.617    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339     8.278 r  tp1_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510     8.788    tp1_pll/inst/clk2_my_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     8.814 r  tp1_pll/inst/clkout2_buf/O
                         net (fo=50, routed)          0.600     9.414    clk2
    SLICE_X3Y89          FDCE                                         r  div2_divisor_reg[11]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDCE (Prop_fdce_C_Q)         0.141     9.555 r  div2_divisor_reg[11]_rep__0/Q
                         net (fo=107, routed)         0.622    10.177    div2/div2_quotient_registre_reg[6]
    SLICE_X5Y86          LUT6 (Prop_lut6_I4_O)        0.045    10.222 r  div2/div2_quotient_registre[10]_i_1/O
                         net (fo=1, routed)           0.000    10.222    div2_quotient[10]
    SLICE_X5Y86          FDCE                                         r  div2_quotient_registre_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365    10.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657     8.189 r  tp1_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556     8.745    tp1_pll/inst/clk2_my_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     8.774 r  tp1_pll/inst/clkout2_buf/O
                         net (fo=50, routed)          0.867     9.640    clk2
    SLICE_X5Y86          FDCE                                         r  div2_quotient_registre_reg[10]/C
                         clock pessimism             -0.194     9.447    
    SLICE_X5Y86          FDCE (Hold_fdce_C_D)         0.091     9.538    div2_quotient_registre_reg[10]
  -------------------------------------------------------------------
                         required time                         -9.538    
                         arrival time                          10.222    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             0.684ns  (arrival time - required time)
  Source:                 div2_dividend_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk2_my_pll  {rise@10.000ns fall@25.000ns period=30.000ns})
  Destination:            div2_quotient_registre_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk2_my_pll  {rise@10.000ns fall@25.000ns period=30.000ns})
  Path Group:             clk2_my_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2_my_pll rise@10.000ns - clk2_my_pll rise@10.000ns)
  Data Path Delay:        0.791ns  (logic 0.446ns (56.366%)  route 0.345ns (43.634%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.356ns = ( 9.644 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.586ns = ( 9.414 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177    10.177 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.617    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339     8.278 r  tp1_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510     8.788    tp1_pll/inst/clk2_my_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     8.814 r  tp1_pll/inst/clkout2_buf/O
                         net (fo=50, routed)          0.600     9.414    clk2
    SLICE_X4Y91          FDCE                                         r  div2_dividend_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.141     9.555 r  div2_dividend_reg[11]/Q
                         net (fo=59, routed)          0.204     9.759    div2/div2_dividend[11]
    SLICE_X5Y89          LUT6 (Prop_lut6_I2_O)        0.045     9.804 r  div2/plusOp_carry__1_i_2__0/O
                         net (fo=1, routed)           0.000     9.804    div2/plusOp_carry__1_i_2__0_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.152     9.956 r  div2/plusOp_carry__1/O[2]
                         net (fo=1, routed)           0.142    10.097    div2/plusOp[11]
    SLICE_X5Y90          LUT6 (Prop_lut6_I0_O)        0.108    10.205 r  div2/div2_quotient_registre[11]_i_1/O
                         net (fo=1, routed)           0.000    10.205    div2_quotient[11]
    SLICE_X5Y90          FDCE                                         r  div2_quotient_registre_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365    10.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657     8.189 r  tp1_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556     8.745    tp1_pll/inst/clk2_my_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     8.774 r  tp1_pll/inst/clkout2_buf/O
                         net (fo=50, routed)          0.871     9.644    clk2
    SLICE_X5Y90          FDCE                                         r  div2_quotient_registre_reg[11]/C
                         clock pessimism             -0.215     9.430    
    SLICE_X5Y90          FDCE (Hold_fdce_C_D)         0.091     9.521    div2_quotient_registre_reg[11]
  -------------------------------------------------------------------
                         required time                         -9.521    
                         arrival time                          10.205    
  -------------------------------------------------------------------
                         slack                                  0.684    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk2_my_pll
Waveform(ns):       { 10.000 25.000 }
Period(ns):         30.000
Sources:            { tp1_pll/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         30.000      27.845     BUFGCTRL_X0Y2   tp1_pll/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         30.000      28.751     PLLE2_ADV_X0Y1  tp1_pll/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C             n/a            1.000         30.000      29.000     SLICE_X10Y74    div2_dividend_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         30.000      29.000     SLICE_X2Y92     div2_dividend_reg[10]/C
Min Period        n/a     FDCE/C             n/a            1.000         30.000      29.000     SLICE_X4Y91     div2_dividend_reg[11]/C
Min Period        n/a     FDCE/C             n/a            1.000         30.000      29.000     SLICE_X10Y74    div2_dividend_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         30.000      29.000     SLICE_X13Y78    div2_dividend_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         30.000      29.000     SLICE_X13Y81    div2_dividend_reg[3]/C
Min Period        n/a     FDCE/C             n/a            1.000         30.000      29.000     SLICE_X11Y84    div2_dividend_reg[4]/C
Min Period        n/a     FDCE/C             n/a            1.000         30.000      29.000     SLICE_X9Y84     div2_dividend_reg[5]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       30.000      130.000    PLLE2_ADV_X0Y1  tp1_pll/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C             n/a            0.500         15.000      14.500     SLICE_X10Y74    div2_dividend_reg[0]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         15.000      14.500     SLICE_X10Y74    div2_dividend_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         15.000      14.500     SLICE_X2Y92     div2_dividend_reg[10]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         15.000      14.500     SLICE_X2Y92     div2_dividend_reg[10]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         15.000      14.500     SLICE_X4Y91     div2_dividend_reg[11]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         15.000      14.500     SLICE_X4Y91     div2_dividend_reg[11]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         15.000      14.500     SLICE_X10Y74    div2_dividend_reg[1]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         15.000      14.500     SLICE_X10Y74    div2_dividend_reg[1]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         15.000      14.500     SLICE_X13Y78    div2_dividend_reg[2]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         15.000      14.500     SLICE_X13Y78    div2_dividend_reg[2]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         15.000      14.500     SLICE_X10Y74    div2_dividend_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         15.000      14.500     SLICE_X10Y74    div2_dividend_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         15.000      14.500     SLICE_X2Y92     div2_dividend_reg[10]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         15.000      14.500     SLICE_X2Y92     div2_dividend_reg[10]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         15.000      14.500     SLICE_X4Y91     div2_dividend_reg[11]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         15.000      14.500     SLICE_X4Y91     div2_dividend_reg[11]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         15.000      14.500     SLICE_X10Y74    div2_dividend_reg[1]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         15.000      14.500     SLICE_X10Y74    div2_dividend_reg[1]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         15.000      14.500     SLICE_X13Y78    div2_dividend_reg[2]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         15.000      14.500     SLICE_X13Y78    div2_dividend_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk3_my_pll
  To Clock:  clk3_my_pll

Setup :            0  Failing Endpoints,  Worst Slack        2.104ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.442ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       14.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.104ns  (required time - arrival time)
  Source:                 div3_divisor_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk3_my_pll  {rise@20.000ns fall@35.000ns period=30.000ns})
  Destination:            div3_quotient_registre_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk3_my_pll  {rise@20.000ns fall@35.000ns period=30.000ns})
  Path Group:             clk3_my_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (clk3_my_pll rise@50.000ns - clk3_my_pll rise@20.000ns)
  Data Path Delay:        27.758ns  (logic 11.776ns (42.423%)  route 15.982ns (57.577%))
  Logic Levels:           33  (CARRY4=17 LUT1=1 LUT4=5 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.633ns = ( 47.367 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.877ns = ( 17.123 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk3_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948    20.948 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.201    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.590    13.611 r  tp1_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.704    15.315    tp1_pll/inst/clk3_my_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    15.411 r  tp1_pll/inst/clkout3_buf/O
                         net (fo=50, routed)          1.711    17.123    clk3
    SLICE_X6Y81          FDCE                                         r  div3_divisor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y81          FDCE (Prop_fdce_C_Q)         0.518    17.641 f  div3_divisor_reg[1]/Q
                         net (fo=38, routed)          0.806    18.447    div3/div3_divisor[1]
    SLICE_X2Y84          LUT1 (Prop_lut1_I0_O)        0.124    18.571 r  div3/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000    18.571    div3/i__carry_i_4__1_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    19.149 r  div3/partial_rem0_inferred__0/i__carry/O[2]
                         net (fo=3, routed)           0.800    19.949    div3/partial_rem00_in[2]
    SLICE_X4Y81          LUT5 (Prop_lut5_I4_O)        0.301    20.250 r  div3/i__carry_i_1__57/O
                         net (fo=1, routed)           0.000    20.250    div3/i__carry_i_1__57_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.651 r  div3/partial_rem0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.651    div3/partial_rem0_inferred__1/i__carry_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.873 r  div3/partial_rem0_inferred__1/i__carry__0/O[0]
                         net (fo=3, routed)           0.936    21.809    div3/partial_rem0_inferred__1/i__carry__0_n_7
    SLICE_X9Y85          LUT6 (Prop_lut6_I0_O)        0.299    22.108 r  div3/i__carry__0_i_3__33/O
                         net (fo=1, routed)           0.552    22.660    div3/i__carry__0_i_3__33_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    23.180 r  div3/partial_rem0_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.180    div3/partial_rem0_inferred__4/i__carry__0_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.399 r  div3/partial_rem0_inferred__4/i__carry__1/O[0]
                         net (fo=3, routed)           0.812    24.211    div3/partial_rem0_inferred__4/i__carry__1_n_7
    SLICE_X8Y84          LUT4 (Prop_lut4_I0_O)        0.295    24.506 r  div3/i__carry__1_i_7__30/O
                         net (fo=1, routed)           0.000    24.506    div3/i__carry__1_i_7__30_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    25.149 r  div3/partial_rem0_inferred__6/i__carry__1/O[3]
                         net (fo=3, routed)           0.954    26.103    div3/partial_rem0_inferred__6/i__carry__1_n_4
    SLICE_X5Y81          LUT6 (Prop_lut6_I0_O)        0.307    26.410 r  div3/i__carry_i_5__25/O
                         net (fo=54, routed)          0.825    27.235    div3/i__carry_i_5__25_n_0
    SLICE_X5Y77          LUT4 (Prop_lut4_I2_O)        0.124    27.359 r  div3/i__carry_i_3__64/O
                         net (fo=1, routed)           0.000    27.359    div3/i__carry_i_3__64_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    27.939 r  div3/partial_rem0_inferred__9/i__carry/O[2]
                         net (fo=3, routed)           1.027    28.966    div3/partial_rem0_inferred__9/i__carry_n_5
    SLICE_X0Y78          LUT6 (Prop_lut6_I0_O)        0.302    29.268 r  div3/i__carry_i_1__29/O
                         net (fo=1, routed)           0.331    29.599    div3/i__carry_i_1__29_n_0
    SLICE_X1Y77          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    29.984 r  div3/partial_rem0_inferred__12/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.984    div3/partial_rem0_inferred__12/i__carry_n_0
    SLICE_X1Y78          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.206 r  div3/partial_rem0_inferred__12/i__carry__0/O[0]
                         net (fo=3, routed)           0.953    31.159    div3/partial_rem0_inferred__12/i__carry__0_n_7
    SLICE_X7Y78          LUT4 (Prop_lut4_I0_O)        0.299    31.458 r  div3/i__carry__0_i_7__26/O
                         net (fo=1, routed)           0.000    31.458    div3/i__carry__0_i_7__26_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    32.038 r  div3/partial_rem0_inferred__14/i__carry__0/O[2]
                         net (fo=3, routed)           0.585    32.623    div3/partial_rem0_inferred__14/i__carry__0_n_5
    SLICE_X2Y77          LUT6 (Prop_lut6_I5_O)        0.302    32.925 r  div3/i__carry__0_i_1__27/O
                         net (fo=1, routed)           0.807    33.732    div3/i__carry__0_i_1__27_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    34.117 r  div3/partial_rem0_inferred__16/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009    34.126    div3/partial_rem0_inferred__16/i__carry__0_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.348 r  div3/partial_rem0_inferred__16/i__carry__1/O[0]
                         net (fo=3, routed)           0.585    34.933    div3/partial_rem0_inferred__16/i__carry__1_n_7
    SLICE_X4Y75          LUT4 (Prop_lut4_I0_O)        0.299    35.232 r  div3/i__carry__1_i_7__24/O
                         net (fo=1, routed)           0.000    35.232    div3/i__carry__1_i_7__24_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    35.872 r  div3/partial_rem0_inferred__18/i__carry__1/O[3]
                         net (fo=3, routed)           0.763    36.635    div3/partial_rem0_inferred__18/i__carry__1_n_4
    SLICE_X2Y77          LUT6 (Prop_lut6_I0_O)        0.306    36.941 r  div3/i__carry_i_5__19/O
                         net (fo=57, routed)          1.328    38.268    div3/i__carry_i_5__19_n_0
    SLICE_X0Y73          LUT4 (Prop_lut4_I1_O)        0.124    38.392 r  div3/i__carry_i_6__22/O
                         net (fo=1, routed)           0.000    38.392    div3/i__carry_i_6__22_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.942 r  div3/partial_rem0_inferred__22/i__carry/CO[3]
                         net (fo=1, routed)           0.000    38.942    div3/partial_rem0_inferred__22/i__carry_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.276 r  div3/partial_rem0_inferred__22/i__carry__0/O[1]
                         net (fo=4, routed)           0.675    39.951    div3/partial_rem0_inferred__22/i__carry__0_n_6
    SLICE_X3Y69          LUT6 (Prop_lut6_I5_O)        0.303    40.254 r  div3/sum0_carry__0_i_2__1/O
                         net (fo=5, routed)           0.659    40.913    div3/sum0_carry__0_i_2__1_n_0
    SLICE_X1Y70          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    41.420 r  div3/sum0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    41.420    div3/sum0_carry__0_n_0
    SLICE_X1Y71          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    41.754 r  div3/sum0_carry__1/O[1]
                         net (fo=2, routed)           0.566    42.320    div3/sum0[9]
    SLICE_X3Y71          LUT5 (Prop_lut5_I1_O)        0.303    42.623 r  div3/div3_quotient_registre[11]_i_10/O
                         net (fo=1, routed)           0.480    43.103    div3/div3_quotient_registre[11]_i_10_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I5_O)        0.124    43.227 r  div3/div3_quotient_registre[11]_i_3/O
                         net (fo=24, routed)          1.530    44.757    div3/div3_quotient_registre[11]_i_3_n_0
    SLICE_X8Y80          LUT6 (Prop_lut6_I2_O)        0.124    44.881 r  div3/div3_quotient_registre[2]_i_1/O
                         net (fo=1, routed)           0.000    44.881    div3_quotient[2]
    SLICE_X8Y80          FDCE                                         r  div3_quotient_registre_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk3_my_pll rise edge)
                                                     50.000    50.000 r  
    N15                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    50.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    51.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.855    44.141 r  tp1_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.625    45.766    tp1_pll/inst/clk3_my_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    45.857 r  tp1_pll/inst/clkout3_buf/O
                         net (fo=50, routed)          1.510    47.367    clk3
    SLICE_X8Y80          FDCE                                         r  div3_quotient_registre_reg[2]/C
                         clock pessimism             -0.365    47.002    
                         clock uncertainty           -0.094    46.908    
    SLICE_X8Y80          FDCE (Setup_fdce_C_D)        0.077    46.985    div3_quotient_registre_reg[2]
  -------------------------------------------------------------------
                         required time                         46.985    
                         arrival time                         -44.881    
  -------------------------------------------------------------------
                         slack                                  2.104    

Slack (MET) :             2.129ns  (required time - arrival time)
  Source:                 div3_divisor_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk3_my_pll  {rise@20.000ns fall@35.000ns period=30.000ns})
  Destination:            div3_quotient_registre_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk3_my_pll  {rise@20.000ns fall@35.000ns period=30.000ns})
  Path Group:             clk3_my_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (clk3_my_pll rise@50.000ns - clk3_my_pll rise@20.000ns)
  Data Path Delay:        27.769ns  (logic 11.776ns (42.408%)  route 15.993ns (57.592%))
  Logic Levels:           33  (CARRY4=17 LUT1=1 LUT4=5 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.552ns = ( 47.448 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.877ns = ( 17.123 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk3_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948    20.948 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.201    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.590    13.611 r  tp1_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.704    15.315    tp1_pll/inst/clk3_my_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    15.411 r  tp1_pll/inst/clkout3_buf/O
                         net (fo=50, routed)          1.711    17.123    clk3
    SLICE_X6Y81          FDCE                                         r  div3_divisor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y81          FDCE (Prop_fdce_C_Q)         0.518    17.641 f  div3_divisor_reg[1]/Q
                         net (fo=38, routed)          0.806    18.447    div3/div3_divisor[1]
    SLICE_X2Y84          LUT1 (Prop_lut1_I0_O)        0.124    18.571 r  div3/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000    18.571    div3/i__carry_i_4__1_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    19.149 r  div3/partial_rem0_inferred__0/i__carry/O[2]
                         net (fo=3, routed)           0.800    19.949    div3/partial_rem00_in[2]
    SLICE_X4Y81          LUT5 (Prop_lut5_I4_O)        0.301    20.250 r  div3/i__carry_i_1__57/O
                         net (fo=1, routed)           0.000    20.250    div3/i__carry_i_1__57_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.651 r  div3/partial_rem0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.651    div3/partial_rem0_inferred__1/i__carry_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.873 r  div3/partial_rem0_inferred__1/i__carry__0/O[0]
                         net (fo=3, routed)           0.936    21.809    div3/partial_rem0_inferred__1/i__carry__0_n_7
    SLICE_X9Y85          LUT6 (Prop_lut6_I0_O)        0.299    22.108 r  div3/i__carry__0_i_3__33/O
                         net (fo=1, routed)           0.552    22.660    div3/i__carry__0_i_3__33_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    23.180 r  div3/partial_rem0_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.180    div3/partial_rem0_inferred__4/i__carry__0_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.399 r  div3/partial_rem0_inferred__4/i__carry__1/O[0]
                         net (fo=3, routed)           0.812    24.211    div3/partial_rem0_inferred__4/i__carry__1_n_7
    SLICE_X8Y84          LUT4 (Prop_lut4_I0_O)        0.295    24.506 r  div3/i__carry__1_i_7__30/O
                         net (fo=1, routed)           0.000    24.506    div3/i__carry__1_i_7__30_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    25.149 r  div3/partial_rem0_inferred__6/i__carry__1/O[3]
                         net (fo=3, routed)           0.954    26.103    div3/partial_rem0_inferred__6/i__carry__1_n_4
    SLICE_X5Y81          LUT6 (Prop_lut6_I0_O)        0.307    26.410 r  div3/i__carry_i_5__25/O
                         net (fo=54, routed)          0.825    27.235    div3/i__carry_i_5__25_n_0
    SLICE_X5Y77          LUT4 (Prop_lut4_I2_O)        0.124    27.359 r  div3/i__carry_i_3__64/O
                         net (fo=1, routed)           0.000    27.359    div3/i__carry_i_3__64_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    27.939 r  div3/partial_rem0_inferred__9/i__carry/O[2]
                         net (fo=3, routed)           1.027    28.966    div3/partial_rem0_inferred__9/i__carry_n_5
    SLICE_X0Y78          LUT6 (Prop_lut6_I0_O)        0.302    29.268 r  div3/i__carry_i_1__29/O
                         net (fo=1, routed)           0.331    29.599    div3/i__carry_i_1__29_n_0
    SLICE_X1Y77          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    29.984 r  div3/partial_rem0_inferred__12/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.984    div3/partial_rem0_inferred__12/i__carry_n_0
    SLICE_X1Y78          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.206 r  div3/partial_rem0_inferred__12/i__carry__0/O[0]
                         net (fo=3, routed)           0.953    31.159    div3/partial_rem0_inferred__12/i__carry__0_n_7
    SLICE_X7Y78          LUT4 (Prop_lut4_I0_O)        0.299    31.458 r  div3/i__carry__0_i_7__26/O
                         net (fo=1, routed)           0.000    31.458    div3/i__carry__0_i_7__26_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    32.038 r  div3/partial_rem0_inferred__14/i__carry__0/O[2]
                         net (fo=3, routed)           0.585    32.623    div3/partial_rem0_inferred__14/i__carry__0_n_5
    SLICE_X2Y77          LUT6 (Prop_lut6_I5_O)        0.302    32.925 r  div3/i__carry__0_i_1__27/O
                         net (fo=1, routed)           0.807    33.732    div3/i__carry__0_i_1__27_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    34.117 r  div3/partial_rem0_inferred__16/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009    34.126    div3/partial_rem0_inferred__16/i__carry__0_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.348 r  div3/partial_rem0_inferred__16/i__carry__1/O[0]
                         net (fo=3, routed)           0.585    34.933    div3/partial_rem0_inferred__16/i__carry__1_n_7
    SLICE_X4Y75          LUT4 (Prop_lut4_I0_O)        0.299    35.232 r  div3/i__carry__1_i_7__24/O
                         net (fo=1, routed)           0.000    35.232    div3/i__carry__1_i_7__24_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    35.872 r  div3/partial_rem0_inferred__18/i__carry__1/O[3]
                         net (fo=3, routed)           0.763    36.635    div3/partial_rem0_inferred__18/i__carry__1_n_4
    SLICE_X2Y77          LUT6 (Prop_lut6_I0_O)        0.306    36.941 r  div3/i__carry_i_5__19/O
                         net (fo=57, routed)          1.328    38.268    div3/i__carry_i_5__19_n_0
    SLICE_X0Y73          LUT4 (Prop_lut4_I1_O)        0.124    38.392 r  div3/i__carry_i_6__22/O
                         net (fo=1, routed)           0.000    38.392    div3/i__carry_i_6__22_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.942 r  div3/partial_rem0_inferred__22/i__carry/CO[3]
                         net (fo=1, routed)           0.000    38.942    div3/partial_rem0_inferred__22/i__carry_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.276 r  div3/partial_rem0_inferred__22/i__carry__0/O[1]
                         net (fo=4, routed)           0.675    39.951    div3/partial_rem0_inferred__22/i__carry__0_n_6
    SLICE_X3Y69          LUT6 (Prop_lut6_I5_O)        0.303    40.254 r  div3/sum0_carry__0_i_2__1/O
                         net (fo=5, routed)           0.659    40.913    div3/sum0_carry__0_i_2__1_n_0
    SLICE_X1Y70          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    41.420 r  div3/sum0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    41.420    div3/sum0_carry__0_n_0
    SLICE_X1Y71          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    41.754 r  div3/sum0_carry__1/O[1]
                         net (fo=2, routed)           0.566    42.320    div3/sum0[9]
    SLICE_X3Y71          LUT5 (Prop_lut5_I1_O)        0.303    42.623 r  div3/div3_quotient_registre[11]_i_10/O
                         net (fo=1, routed)           0.480    43.103    div3/div3_quotient_registre[11]_i_10_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I5_O)        0.124    43.227 r  div3/div3_quotient_registre[11]_i_3/O
                         net (fo=24, routed)          1.541    44.767    div3/div3_quotient_registre[11]_i_3_n_0
    SLICE_X0Y80          LUT6 (Prop_lut6_I2_O)        0.124    44.891 r  div3/div3_quotient_registre[5]_i_1/O
                         net (fo=1, routed)           0.000    44.891    div3_quotient[5]
    SLICE_X0Y80          FDCE                                         r  div3_quotient_registre_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk3_my_pll rise edge)
                                                     50.000    50.000 r  
    N15                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    50.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    51.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.855    44.141 r  tp1_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.625    45.766    tp1_pll/inst/clk3_my_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    45.857 r  tp1_pll/inst/clkout3_buf/O
                         net (fo=50, routed)          1.591    47.448    clk3
    SLICE_X0Y80          FDCE                                         r  div3_quotient_registre_reg[5]/C
                         clock pessimism             -0.365    47.083    
                         clock uncertainty           -0.094    46.989    
    SLICE_X0Y80          FDCE (Setup_fdce_C_D)        0.031    47.020    div3_quotient_registre_reg[5]
  -------------------------------------------------------------------
                         required time                         47.020    
                         arrival time                         -44.891    
  -------------------------------------------------------------------
                         slack                                  2.129    

Slack (MET) :             2.210ns  (required time - arrival time)
  Source:                 div3_divisor_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk3_my_pll  {rise@20.000ns fall@35.000ns period=30.000ns})
  Destination:            div3_quotient_registre_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk3_my_pll  {rise@20.000ns fall@35.000ns period=30.000ns})
  Path Group:             clk3_my_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (clk3_my_pll rise@50.000ns - clk3_my_pll rise@20.000ns)
  Data Path Delay:        27.685ns  (logic 11.524ns (41.625%)  route 16.161ns (58.375%))
  Logic Levels:           33  (CARRY4=17 LUT1=1 LUT4=5 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.552ns = ( 47.448 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.877ns = ( 17.123 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk3_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948    20.948 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.201    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.590    13.611 r  tp1_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.704    15.315    tp1_pll/inst/clk3_my_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    15.411 r  tp1_pll/inst/clkout3_buf/O
                         net (fo=50, routed)          1.711    17.123    clk3
    SLICE_X6Y81          FDCE                                         r  div3_divisor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y81          FDCE (Prop_fdce_C_Q)         0.518    17.641 f  div3_divisor_reg[1]/Q
                         net (fo=38, routed)          0.806    18.447    div3/div3_divisor[1]
    SLICE_X2Y84          LUT1 (Prop_lut1_I0_O)        0.124    18.571 r  div3/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000    18.571    div3/i__carry_i_4__1_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    19.149 r  div3/partial_rem0_inferred__0/i__carry/O[2]
                         net (fo=3, routed)           0.800    19.949    div3/partial_rem00_in[2]
    SLICE_X4Y81          LUT5 (Prop_lut5_I4_O)        0.301    20.250 r  div3/i__carry_i_1__57/O
                         net (fo=1, routed)           0.000    20.250    div3/i__carry_i_1__57_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.651 r  div3/partial_rem0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.651    div3/partial_rem0_inferred__1/i__carry_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.873 r  div3/partial_rem0_inferred__1/i__carry__0/O[0]
                         net (fo=3, routed)           0.936    21.809    div3/partial_rem0_inferred__1/i__carry__0_n_7
    SLICE_X9Y85          LUT6 (Prop_lut6_I0_O)        0.299    22.108 r  div3/i__carry__0_i_3__33/O
                         net (fo=1, routed)           0.552    22.660    div3/i__carry__0_i_3__33_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    23.180 r  div3/partial_rem0_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.180    div3/partial_rem0_inferred__4/i__carry__0_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.399 r  div3/partial_rem0_inferred__4/i__carry__1/O[0]
                         net (fo=3, routed)           0.812    24.211    div3/partial_rem0_inferred__4/i__carry__1_n_7
    SLICE_X8Y84          LUT4 (Prop_lut4_I0_O)        0.295    24.506 r  div3/i__carry__1_i_7__30/O
                         net (fo=1, routed)           0.000    24.506    div3/i__carry__1_i_7__30_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    25.149 r  div3/partial_rem0_inferred__6/i__carry__1/O[3]
                         net (fo=3, routed)           0.954    26.103    div3/partial_rem0_inferred__6/i__carry__1_n_4
    SLICE_X5Y81          LUT6 (Prop_lut6_I0_O)        0.307    26.410 r  div3/i__carry_i_5__25/O
                         net (fo=54, routed)          0.825    27.235    div3/i__carry_i_5__25_n_0
    SLICE_X5Y77          LUT4 (Prop_lut4_I2_O)        0.124    27.359 r  div3/i__carry_i_3__64/O
                         net (fo=1, routed)           0.000    27.359    div3/i__carry_i_3__64_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    27.939 r  div3/partial_rem0_inferred__9/i__carry/O[2]
                         net (fo=3, routed)           1.027    28.966    div3/partial_rem0_inferred__9/i__carry_n_5
    SLICE_X0Y78          LUT6 (Prop_lut6_I0_O)        0.302    29.268 r  div3/i__carry_i_1__29/O
                         net (fo=1, routed)           0.331    29.599    div3/i__carry_i_1__29_n_0
    SLICE_X1Y77          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    29.984 r  div3/partial_rem0_inferred__12/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.984    div3/partial_rem0_inferred__12/i__carry_n_0
    SLICE_X1Y78          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.206 r  div3/partial_rem0_inferred__12/i__carry__0/O[0]
                         net (fo=3, routed)           0.953    31.159    div3/partial_rem0_inferred__12/i__carry__0_n_7
    SLICE_X7Y78          LUT4 (Prop_lut4_I0_O)        0.299    31.458 r  div3/i__carry__0_i_7__26/O
                         net (fo=1, routed)           0.000    31.458    div3/i__carry__0_i_7__26_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    32.038 r  div3/partial_rem0_inferred__14/i__carry__0/O[2]
                         net (fo=3, routed)           0.585    32.623    div3/partial_rem0_inferred__14/i__carry__0_n_5
    SLICE_X2Y77          LUT6 (Prop_lut6_I5_O)        0.302    32.925 r  div3/i__carry__0_i_1__27/O
                         net (fo=1, routed)           0.807    33.732    div3/i__carry__0_i_1__27_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    34.117 r  div3/partial_rem0_inferred__16/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009    34.126    div3/partial_rem0_inferred__16/i__carry__0_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.348 r  div3/partial_rem0_inferred__16/i__carry__1/O[0]
                         net (fo=3, routed)           0.585    34.933    div3/partial_rem0_inferred__16/i__carry__1_n_7
    SLICE_X4Y75          LUT4 (Prop_lut4_I0_O)        0.299    35.232 r  div3/i__carry__1_i_7__24/O
                         net (fo=1, routed)           0.000    35.232    div3/i__carry__1_i_7__24_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    35.872 r  div3/partial_rem0_inferred__18/i__carry__1/O[3]
                         net (fo=3, routed)           0.763    36.635    div3/partial_rem0_inferred__18/i__carry__1_n_4
    SLICE_X2Y77          LUT6 (Prop_lut6_I0_O)        0.306    36.941 r  div3/i__carry_i_5__19/O
                         net (fo=57, routed)          1.328    38.268    div3/i__carry_i_5__19_n_0
    SLICE_X0Y73          LUT4 (Prop_lut4_I1_O)        0.124    38.392 r  div3/i__carry_i_6__22/O
                         net (fo=1, routed)           0.000    38.392    div3/i__carry_i_6__22_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.942 r  div3/partial_rem0_inferred__22/i__carry/CO[3]
                         net (fo=1, routed)           0.000    38.942    div3/partial_rem0_inferred__22/i__carry_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    39.255 r  div3/partial_rem0_inferred__22/i__carry__0/O[3]
                         net (fo=4, routed)           0.788    40.043    div3/partial_rem0_inferred__22/i__carry__0_n_4
    SLICE_X0Y70          LUT6 (Prop_lut6_I0_O)        0.306    40.349 r  div3/div3_quotient_registre[11]_i_14/O
                         net (fo=1, routed)           0.463    40.812    div3/div3_quotient_registre[11]_i_14_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    41.208 r  div3/div3_quotient_registre_reg[11]_i_8/CO[3]
                         net (fo=1, routed)           0.000    41.208    div3/div3_quotient_registre_reg[11]_i_8_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    41.427 r  div3/div3_remainder_registre_reg[11]_i_5/O[0]
                         net (fo=2, routed)           0.835    42.262    div3/sum00_in[8]
    SLICE_X4Y70          LUT5 (Prop_lut5_I2_O)        0.295    42.557 r  div3/div3_quotient_registre[11]_i_12/O
                         net (fo=1, routed)           0.667    43.224    div3/div3_quotient_registre[11]_i_12_n_0
    SLICE_X4Y70          LUT6 (Prop_lut6_I4_O)        0.124    43.348 r  div3/div3_quotient_registre[11]_i_4/O
                         net (fo=24, routed)          1.336    44.684    div3/div3_quotient_registre[11]_i_4_n_0
    SLICE_X0Y80          LUT6 (Prop_lut6_I1_O)        0.124    44.808 r  div3/div3_quotient_registre[1]_i_1/O
                         net (fo=1, routed)           0.000    44.808    div3_quotient[1]
    SLICE_X0Y80          FDCE                                         r  div3_quotient_registre_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk3_my_pll rise edge)
                                                     50.000    50.000 r  
    N15                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    50.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    51.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.855    44.141 r  tp1_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.625    45.766    tp1_pll/inst/clk3_my_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    45.857 r  tp1_pll/inst/clkout3_buf/O
                         net (fo=50, routed)          1.591    47.448    clk3
    SLICE_X0Y80          FDCE                                         r  div3_quotient_registre_reg[1]/C
                         clock pessimism             -0.365    47.083    
                         clock uncertainty           -0.094    46.989    
    SLICE_X0Y80          FDCE (Setup_fdce_C_D)        0.029    47.018    div3_quotient_registre_reg[1]
  -------------------------------------------------------------------
                         required time                         47.018    
                         arrival time                         -44.808    
  -------------------------------------------------------------------
                         slack                                  2.210    

Slack (MET) :             2.234ns  (required time - arrival time)
  Source:                 div3_divisor_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk3_my_pll  {rise@20.000ns fall@35.000ns period=30.000ns})
  Destination:            div3_quotient_registre_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk3_my_pll  {rise@20.000ns fall@35.000ns period=30.000ns})
  Path Group:             clk3_my_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (clk3_my_pll rise@50.000ns - clk3_my_pll rise@20.000ns)
  Data Path Delay:        27.666ns  (logic 11.524ns (41.654%)  route 16.142ns (58.346%))
  Logic Levels:           33  (CARRY4=17 LUT1=1 LUT4=5 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.547ns = ( 47.453 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.877ns = ( 17.123 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk3_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948    20.948 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.201    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.590    13.611 r  tp1_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.704    15.315    tp1_pll/inst/clk3_my_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    15.411 r  tp1_pll/inst/clkout3_buf/O
                         net (fo=50, routed)          1.711    17.123    clk3
    SLICE_X6Y81          FDCE                                         r  div3_divisor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y81          FDCE (Prop_fdce_C_Q)         0.518    17.641 f  div3_divisor_reg[1]/Q
                         net (fo=38, routed)          0.806    18.447    div3/div3_divisor[1]
    SLICE_X2Y84          LUT1 (Prop_lut1_I0_O)        0.124    18.571 r  div3/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000    18.571    div3/i__carry_i_4__1_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    19.149 r  div3/partial_rem0_inferred__0/i__carry/O[2]
                         net (fo=3, routed)           0.800    19.949    div3/partial_rem00_in[2]
    SLICE_X4Y81          LUT5 (Prop_lut5_I4_O)        0.301    20.250 r  div3/i__carry_i_1__57/O
                         net (fo=1, routed)           0.000    20.250    div3/i__carry_i_1__57_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.651 r  div3/partial_rem0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.651    div3/partial_rem0_inferred__1/i__carry_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.873 r  div3/partial_rem0_inferred__1/i__carry__0/O[0]
                         net (fo=3, routed)           0.936    21.809    div3/partial_rem0_inferred__1/i__carry__0_n_7
    SLICE_X9Y85          LUT6 (Prop_lut6_I0_O)        0.299    22.108 r  div3/i__carry__0_i_3__33/O
                         net (fo=1, routed)           0.552    22.660    div3/i__carry__0_i_3__33_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    23.180 r  div3/partial_rem0_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.180    div3/partial_rem0_inferred__4/i__carry__0_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.399 r  div3/partial_rem0_inferred__4/i__carry__1/O[0]
                         net (fo=3, routed)           0.812    24.211    div3/partial_rem0_inferred__4/i__carry__1_n_7
    SLICE_X8Y84          LUT4 (Prop_lut4_I0_O)        0.295    24.506 r  div3/i__carry__1_i_7__30/O
                         net (fo=1, routed)           0.000    24.506    div3/i__carry__1_i_7__30_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    25.149 r  div3/partial_rem0_inferred__6/i__carry__1/O[3]
                         net (fo=3, routed)           0.954    26.103    div3/partial_rem0_inferred__6/i__carry__1_n_4
    SLICE_X5Y81          LUT6 (Prop_lut6_I0_O)        0.307    26.410 r  div3/i__carry_i_5__25/O
                         net (fo=54, routed)          0.825    27.235    div3/i__carry_i_5__25_n_0
    SLICE_X5Y77          LUT4 (Prop_lut4_I2_O)        0.124    27.359 r  div3/i__carry_i_3__64/O
                         net (fo=1, routed)           0.000    27.359    div3/i__carry_i_3__64_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    27.939 r  div3/partial_rem0_inferred__9/i__carry/O[2]
                         net (fo=3, routed)           1.027    28.966    div3/partial_rem0_inferred__9/i__carry_n_5
    SLICE_X0Y78          LUT6 (Prop_lut6_I0_O)        0.302    29.268 r  div3/i__carry_i_1__29/O
                         net (fo=1, routed)           0.331    29.599    div3/i__carry_i_1__29_n_0
    SLICE_X1Y77          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    29.984 r  div3/partial_rem0_inferred__12/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.984    div3/partial_rem0_inferred__12/i__carry_n_0
    SLICE_X1Y78          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.206 r  div3/partial_rem0_inferred__12/i__carry__0/O[0]
                         net (fo=3, routed)           0.953    31.159    div3/partial_rem0_inferred__12/i__carry__0_n_7
    SLICE_X7Y78          LUT4 (Prop_lut4_I0_O)        0.299    31.458 r  div3/i__carry__0_i_7__26/O
                         net (fo=1, routed)           0.000    31.458    div3/i__carry__0_i_7__26_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    32.038 r  div3/partial_rem0_inferred__14/i__carry__0/O[2]
                         net (fo=3, routed)           0.585    32.623    div3/partial_rem0_inferred__14/i__carry__0_n_5
    SLICE_X2Y77          LUT6 (Prop_lut6_I5_O)        0.302    32.925 r  div3/i__carry__0_i_1__27/O
                         net (fo=1, routed)           0.807    33.732    div3/i__carry__0_i_1__27_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    34.117 r  div3/partial_rem0_inferred__16/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009    34.126    div3/partial_rem0_inferred__16/i__carry__0_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.348 r  div3/partial_rem0_inferred__16/i__carry__1/O[0]
                         net (fo=3, routed)           0.585    34.933    div3/partial_rem0_inferred__16/i__carry__1_n_7
    SLICE_X4Y75          LUT4 (Prop_lut4_I0_O)        0.299    35.232 r  div3/i__carry__1_i_7__24/O
                         net (fo=1, routed)           0.000    35.232    div3/i__carry__1_i_7__24_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    35.872 r  div3/partial_rem0_inferred__18/i__carry__1/O[3]
                         net (fo=3, routed)           0.763    36.635    div3/partial_rem0_inferred__18/i__carry__1_n_4
    SLICE_X2Y77          LUT6 (Prop_lut6_I0_O)        0.306    36.941 r  div3/i__carry_i_5__19/O
                         net (fo=57, routed)          1.328    38.268    div3/i__carry_i_5__19_n_0
    SLICE_X0Y73          LUT4 (Prop_lut4_I1_O)        0.124    38.392 r  div3/i__carry_i_6__22/O
                         net (fo=1, routed)           0.000    38.392    div3/i__carry_i_6__22_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.942 r  div3/partial_rem0_inferred__22/i__carry/CO[3]
                         net (fo=1, routed)           0.000    38.942    div3/partial_rem0_inferred__22/i__carry_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    39.255 r  div3/partial_rem0_inferred__22/i__carry__0/O[3]
                         net (fo=4, routed)           0.788    40.043    div3/partial_rem0_inferred__22/i__carry__0_n_4
    SLICE_X0Y70          LUT6 (Prop_lut6_I0_O)        0.306    40.349 r  div3/div3_quotient_registre[11]_i_14/O
                         net (fo=1, routed)           0.463    40.812    div3/div3_quotient_registre[11]_i_14_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    41.208 r  div3/div3_quotient_registre_reg[11]_i_8/CO[3]
                         net (fo=1, routed)           0.000    41.208    div3/div3_quotient_registre_reg[11]_i_8_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    41.427 r  div3/div3_remainder_registre_reg[11]_i_5/O[0]
                         net (fo=2, routed)           0.835    42.262    div3/sum00_in[8]
    SLICE_X4Y70          LUT5 (Prop_lut5_I2_O)        0.295    42.557 r  div3/div3_quotient_registre[11]_i_12/O
                         net (fo=1, routed)           0.667    43.224    div3/div3_quotient_registre[11]_i_12_n_0
    SLICE_X4Y70          LUT6 (Prop_lut6_I4_O)        0.124    43.348 r  div3/div3_quotient_registre[11]_i_4/O
                         net (fo=24, routed)          1.317    44.665    div3/div3_quotient_registre[11]_i_4_n_0
    SLICE_X0Y84          LUT6 (Prop_lut6_I1_O)        0.124    44.789 r  div3/div3_quotient_registre[10]_i_1/O
                         net (fo=1, routed)           0.000    44.789    div3_quotient[10]
    SLICE_X0Y84          FDCE                                         r  div3_quotient_registre_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk3_my_pll rise edge)
                                                     50.000    50.000 r  
    N15                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    50.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    51.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.855    44.141 r  tp1_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.625    45.766    tp1_pll/inst/clk3_my_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    45.857 r  tp1_pll/inst/clkout3_buf/O
                         net (fo=50, routed)          1.596    47.453    clk3
    SLICE_X0Y84          FDCE                                         r  div3_quotient_registre_reg[10]/C
                         clock pessimism             -0.365    47.088    
                         clock uncertainty           -0.094    46.994    
    SLICE_X0Y84          FDCE (Setup_fdce_C_D)        0.029    47.023    div3_quotient_registre_reg[10]
  -------------------------------------------------------------------
                         required time                         47.023    
                         arrival time                         -44.789    
  -------------------------------------------------------------------
                         slack                                  2.234    

Slack (MET) :             2.303ns  (required time - arrival time)
  Source:                 div3_divisor_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk3_my_pll  {rise@20.000ns fall@35.000ns period=30.000ns})
  Destination:            div3_quotient_registre_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk3_my_pll  {rise@20.000ns fall@35.000ns period=30.000ns})
  Path Group:             clk3_my_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (clk3_my_pll rise@50.000ns - clk3_my_pll rise@20.000ns)
  Data Path Delay:        27.595ns  (logic 11.776ns (42.674%)  route 15.819ns (57.326%))
  Logic Levels:           33  (CARRY4=17 LUT1=1 LUT4=5 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.549ns = ( 47.451 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.877ns = ( 17.123 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk3_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948    20.948 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.201    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.590    13.611 r  tp1_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.704    15.315    tp1_pll/inst/clk3_my_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    15.411 r  tp1_pll/inst/clkout3_buf/O
                         net (fo=50, routed)          1.711    17.123    clk3
    SLICE_X6Y81          FDCE                                         r  div3_divisor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y81          FDCE (Prop_fdce_C_Q)         0.518    17.641 f  div3_divisor_reg[1]/Q
                         net (fo=38, routed)          0.806    18.447    div3/div3_divisor[1]
    SLICE_X2Y84          LUT1 (Prop_lut1_I0_O)        0.124    18.571 r  div3/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000    18.571    div3/i__carry_i_4__1_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    19.149 r  div3/partial_rem0_inferred__0/i__carry/O[2]
                         net (fo=3, routed)           0.800    19.949    div3/partial_rem00_in[2]
    SLICE_X4Y81          LUT5 (Prop_lut5_I4_O)        0.301    20.250 r  div3/i__carry_i_1__57/O
                         net (fo=1, routed)           0.000    20.250    div3/i__carry_i_1__57_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.651 r  div3/partial_rem0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.651    div3/partial_rem0_inferred__1/i__carry_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.873 r  div3/partial_rem0_inferred__1/i__carry__0/O[0]
                         net (fo=3, routed)           0.936    21.809    div3/partial_rem0_inferred__1/i__carry__0_n_7
    SLICE_X9Y85          LUT6 (Prop_lut6_I0_O)        0.299    22.108 r  div3/i__carry__0_i_3__33/O
                         net (fo=1, routed)           0.552    22.660    div3/i__carry__0_i_3__33_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    23.180 r  div3/partial_rem0_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.180    div3/partial_rem0_inferred__4/i__carry__0_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.399 r  div3/partial_rem0_inferred__4/i__carry__1/O[0]
                         net (fo=3, routed)           0.812    24.211    div3/partial_rem0_inferred__4/i__carry__1_n_7
    SLICE_X8Y84          LUT4 (Prop_lut4_I0_O)        0.295    24.506 r  div3/i__carry__1_i_7__30/O
                         net (fo=1, routed)           0.000    24.506    div3/i__carry__1_i_7__30_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    25.149 r  div3/partial_rem0_inferred__6/i__carry__1/O[3]
                         net (fo=3, routed)           0.954    26.103    div3/partial_rem0_inferred__6/i__carry__1_n_4
    SLICE_X5Y81          LUT6 (Prop_lut6_I0_O)        0.307    26.410 r  div3/i__carry_i_5__25/O
                         net (fo=54, routed)          0.825    27.235    div3/i__carry_i_5__25_n_0
    SLICE_X5Y77          LUT4 (Prop_lut4_I2_O)        0.124    27.359 r  div3/i__carry_i_3__64/O
                         net (fo=1, routed)           0.000    27.359    div3/i__carry_i_3__64_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    27.939 r  div3/partial_rem0_inferred__9/i__carry/O[2]
                         net (fo=3, routed)           1.027    28.966    div3/partial_rem0_inferred__9/i__carry_n_5
    SLICE_X0Y78          LUT6 (Prop_lut6_I0_O)        0.302    29.268 r  div3/i__carry_i_1__29/O
                         net (fo=1, routed)           0.331    29.599    div3/i__carry_i_1__29_n_0
    SLICE_X1Y77          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    29.984 r  div3/partial_rem0_inferred__12/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.984    div3/partial_rem0_inferred__12/i__carry_n_0
    SLICE_X1Y78          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.206 r  div3/partial_rem0_inferred__12/i__carry__0/O[0]
                         net (fo=3, routed)           0.953    31.159    div3/partial_rem0_inferred__12/i__carry__0_n_7
    SLICE_X7Y78          LUT4 (Prop_lut4_I0_O)        0.299    31.458 r  div3/i__carry__0_i_7__26/O
                         net (fo=1, routed)           0.000    31.458    div3/i__carry__0_i_7__26_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    32.038 r  div3/partial_rem0_inferred__14/i__carry__0/O[2]
                         net (fo=3, routed)           0.585    32.623    div3/partial_rem0_inferred__14/i__carry__0_n_5
    SLICE_X2Y77          LUT6 (Prop_lut6_I5_O)        0.302    32.925 r  div3/i__carry__0_i_1__27/O
                         net (fo=1, routed)           0.807    33.732    div3/i__carry__0_i_1__27_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    34.117 r  div3/partial_rem0_inferred__16/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009    34.126    div3/partial_rem0_inferred__16/i__carry__0_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.348 r  div3/partial_rem0_inferred__16/i__carry__1/O[0]
                         net (fo=3, routed)           0.585    34.933    div3/partial_rem0_inferred__16/i__carry__1_n_7
    SLICE_X4Y75          LUT4 (Prop_lut4_I0_O)        0.299    35.232 r  div3/i__carry__1_i_7__24/O
                         net (fo=1, routed)           0.000    35.232    div3/i__carry__1_i_7__24_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    35.872 r  div3/partial_rem0_inferred__18/i__carry__1/O[3]
                         net (fo=3, routed)           0.763    36.635    div3/partial_rem0_inferred__18/i__carry__1_n_4
    SLICE_X2Y77          LUT6 (Prop_lut6_I0_O)        0.306    36.941 r  div3/i__carry_i_5__19/O
                         net (fo=57, routed)          1.328    38.268    div3/i__carry_i_5__19_n_0
    SLICE_X0Y73          LUT4 (Prop_lut4_I1_O)        0.124    38.392 r  div3/i__carry_i_6__22/O
                         net (fo=1, routed)           0.000    38.392    div3/i__carry_i_6__22_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.942 r  div3/partial_rem0_inferred__22/i__carry/CO[3]
                         net (fo=1, routed)           0.000    38.942    div3/partial_rem0_inferred__22/i__carry_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.276 r  div3/partial_rem0_inferred__22/i__carry__0/O[1]
                         net (fo=4, routed)           0.675    39.951    div3/partial_rem0_inferred__22/i__carry__0_n_6
    SLICE_X3Y69          LUT6 (Prop_lut6_I5_O)        0.303    40.254 r  div3/sum0_carry__0_i_2__1/O
                         net (fo=5, routed)           0.659    40.913    div3/sum0_carry__0_i_2__1_n_0
    SLICE_X1Y70          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    41.420 r  div3/sum0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    41.420    div3/sum0_carry__0_n_0
    SLICE_X1Y71          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    41.754 r  div3/sum0_carry__1/O[1]
                         net (fo=2, routed)           0.566    42.320    div3/sum0[9]
    SLICE_X3Y71          LUT5 (Prop_lut5_I1_O)        0.303    42.623 r  div3/div3_quotient_registre[11]_i_10/O
                         net (fo=1, routed)           0.480    43.103    div3/div3_quotient_registre[11]_i_10_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I5_O)        0.124    43.227 r  div3/div3_quotient_registre[11]_i_3/O
                         net (fo=24, routed)          1.367    44.594    div3/div3_quotient_registre[11]_i_3_n_0
    SLICE_X0Y82          LUT6 (Prop_lut6_I2_O)        0.124    44.718 r  div3/div3_quotient_registre[9]_i_1/O
                         net (fo=1, routed)           0.000    44.718    div3_quotient[9]
    SLICE_X0Y82          FDCE                                         r  div3_quotient_registre_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk3_my_pll rise edge)
                                                     50.000    50.000 r  
    N15                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    50.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    51.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.855    44.141 r  tp1_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.625    45.766    tp1_pll/inst/clk3_my_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    45.857 r  tp1_pll/inst/clkout3_buf/O
                         net (fo=50, routed)          1.594    47.451    clk3
    SLICE_X0Y82          FDCE                                         r  div3_quotient_registre_reg[9]/C
                         clock pessimism             -0.365    47.086    
                         clock uncertainty           -0.094    46.992    
    SLICE_X0Y82          FDCE (Setup_fdce_C_D)        0.029    47.021    div3_quotient_registre_reg[9]
  -------------------------------------------------------------------
                         required time                         47.021    
                         arrival time                         -44.718    
  -------------------------------------------------------------------
                         slack                                  2.303    

Slack (MET) :             2.305ns  (required time - arrival time)
  Source:                 div3_divisor_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk3_my_pll  {rise@20.000ns fall@35.000ns period=30.000ns})
  Destination:            div3_quotient_registre_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk3_my_pll  {rise@20.000ns fall@35.000ns period=30.000ns})
  Path Group:             clk3_my_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (clk3_my_pll rise@50.000ns - clk3_my_pll rise@20.000ns)
  Data Path Delay:        27.591ns  (logic 11.524ns (41.767%)  route 16.067ns (58.233%))
  Logic Levels:           33  (CARRY4=17 LUT1=1 LUT4=5 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.551ns = ( 47.449 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.877ns = ( 17.123 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk3_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948    20.948 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.201    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.590    13.611 r  tp1_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.704    15.315    tp1_pll/inst/clk3_my_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    15.411 r  tp1_pll/inst/clkout3_buf/O
                         net (fo=50, routed)          1.711    17.123    clk3
    SLICE_X6Y81          FDCE                                         r  div3_divisor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y81          FDCE (Prop_fdce_C_Q)         0.518    17.641 f  div3_divisor_reg[1]/Q
                         net (fo=38, routed)          0.806    18.447    div3/div3_divisor[1]
    SLICE_X2Y84          LUT1 (Prop_lut1_I0_O)        0.124    18.571 r  div3/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000    18.571    div3/i__carry_i_4__1_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    19.149 r  div3/partial_rem0_inferred__0/i__carry/O[2]
                         net (fo=3, routed)           0.800    19.949    div3/partial_rem00_in[2]
    SLICE_X4Y81          LUT5 (Prop_lut5_I4_O)        0.301    20.250 r  div3/i__carry_i_1__57/O
                         net (fo=1, routed)           0.000    20.250    div3/i__carry_i_1__57_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.651 r  div3/partial_rem0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.651    div3/partial_rem0_inferred__1/i__carry_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.873 r  div3/partial_rem0_inferred__1/i__carry__0/O[0]
                         net (fo=3, routed)           0.936    21.809    div3/partial_rem0_inferred__1/i__carry__0_n_7
    SLICE_X9Y85          LUT6 (Prop_lut6_I0_O)        0.299    22.108 r  div3/i__carry__0_i_3__33/O
                         net (fo=1, routed)           0.552    22.660    div3/i__carry__0_i_3__33_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    23.180 r  div3/partial_rem0_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.180    div3/partial_rem0_inferred__4/i__carry__0_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.399 r  div3/partial_rem0_inferred__4/i__carry__1/O[0]
                         net (fo=3, routed)           0.812    24.211    div3/partial_rem0_inferred__4/i__carry__1_n_7
    SLICE_X8Y84          LUT4 (Prop_lut4_I0_O)        0.295    24.506 r  div3/i__carry__1_i_7__30/O
                         net (fo=1, routed)           0.000    24.506    div3/i__carry__1_i_7__30_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    25.149 r  div3/partial_rem0_inferred__6/i__carry__1/O[3]
                         net (fo=3, routed)           0.954    26.103    div3/partial_rem0_inferred__6/i__carry__1_n_4
    SLICE_X5Y81          LUT6 (Prop_lut6_I0_O)        0.307    26.410 r  div3/i__carry_i_5__25/O
                         net (fo=54, routed)          0.825    27.235    div3/i__carry_i_5__25_n_0
    SLICE_X5Y77          LUT4 (Prop_lut4_I2_O)        0.124    27.359 r  div3/i__carry_i_3__64/O
                         net (fo=1, routed)           0.000    27.359    div3/i__carry_i_3__64_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    27.939 r  div3/partial_rem0_inferred__9/i__carry/O[2]
                         net (fo=3, routed)           1.027    28.966    div3/partial_rem0_inferred__9/i__carry_n_5
    SLICE_X0Y78          LUT6 (Prop_lut6_I0_O)        0.302    29.268 r  div3/i__carry_i_1__29/O
                         net (fo=1, routed)           0.331    29.599    div3/i__carry_i_1__29_n_0
    SLICE_X1Y77          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    29.984 r  div3/partial_rem0_inferred__12/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.984    div3/partial_rem0_inferred__12/i__carry_n_0
    SLICE_X1Y78          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.206 r  div3/partial_rem0_inferred__12/i__carry__0/O[0]
                         net (fo=3, routed)           0.953    31.159    div3/partial_rem0_inferred__12/i__carry__0_n_7
    SLICE_X7Y78          LUT4 (Prop_lut4_I0_O)        0.299    31.458 r  div3/i__carry__0_i_7__26/O
                         net (fo=1, routed)           0.000    31.458    div3/i__carry__0_i_7__26_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    32.038 r  div3/partial_rem0_inferred__14/i__carry__0/O[2]
                         net (fo=3, routed)           0.585    32.623    div3/partial_rem0_inferred__14/i__carry__0_n_5
    SLICE_X2Y77          LUT6 (Prop_lut6_I5_O)        0.302    32.925 r  div3/i__carry__0_i_1__27/O
                         net (fo=1, routed)           0.807    33.732    div3/i__carry__0_i_1__27_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    34.117 r  div3/partial_rem0_inferred__16/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009    34.126    div3/partial_rem0_inferred__16/i__carry__0_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.348 r  div3/partial_rem0_inferred__16/i__carry__1/O[0]
                         net (fo=3, routed)           0.585    34.933    div3/partial_rem0_inferred__16/i__carry__1_n_7
    SLICE_X4Y75          LUT4 (Prop_lut4_I0_O)        0.299    35.232 r  div3/i__carry__1_i_7__24/O
                         net (fo=1, routed)           0.000    35.232    div3/i__carry__1_i_7__24_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    35.872 r  div3/partial_rem0_inferred__18/i__carry__1/O[3]
                         net (fo=3, routed)           0.763    36.635    div3/partial_rem0_inferred__18/i__carry__1_n_4
    SLICE_X2Y77          LUT6 (Prop_lut6_I0_O)        0.306    36.941 r  div3/i__carry_i_5__19/O
                         net (fo=57, routed)          1.328    38.268    div3/i__carry_i_5__19_n_0
    SLICE_X0Y73          LUT4 (Prop_lut4_I1_O)        0.124    38.392 r  div3/i__carry_i_6__22/O
                         net (fo=1, routed)           0.000    38.392    div3/i__carry_i_6__22_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.942 r  div3/partial_rem0_inferred__22/i__carry/CO[3]
                         net (fo=1, routed)           0.000    38.942    div3/partial_rem0_inferred__22/i__carry_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    39.255 r  div3/partial_rem0_inferred__22/i__carry__0/O[3]
                         net (fo=4, routed)           0.788    40.043    div3/partial_rem0_inferred__22/i__carry__0_n_4
    SLICE_X0Y70          LUT6 (Prop_lut6_I0_O)        0.306    40.349 r  div3/div3_quotient_registre[11]_i_14/O
                         net (fo=1, routed)           0.463    40.812    div3/div3_quotient_registre[11]_i_14_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    41.208 r  div3/div3_quotient_registre_reg[11]_i_8/CO[3]
                         net (fo=1, routed)           0.000    41.208    div3/div3_quotient_registre_reg[11]_i_8_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    41.427 r  div3/div3_remainder_registre_reg[11]_i_5/O[0]
                         net (fo=2, routed)           0.835    42.262    div3/sum00_in[8]
    SLICE_X4Y70          LUT5 (Prop_lut5_I2_O)        0.295    42.557 r  div3/div3_quotient_registre[11]_i_12/O
                         net (fo=1, routed)           0.667    43.224    div3/div3_quotient_registre[11]_i_12_n_0
    SLICE_X4Y70          LUT6 (Prop_lut6_I4_O)        0.124    43.348 r  div3/div3_quotient_registre[11]_i_4/O
                         net (fo=24, routed)          1.242    44.590    div3/div3_quotient_registre[11]_i_4_n_0
    SLICE_X1Y81          LUT6 (Prop_lut6_I1_O)        0.124    44.714 r  div3/div3_quotient_registre[4]_i_1/O
                         net (fo=1, routed)           0.000    44.714    div3_quotient[4]
    SLICE_X1Y81          FDCE                                         r  div3_quotient_registre_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk3_my_pll rise edge)
                                                     50.000    50.000 r  
    N15                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    50.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    51.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.855    44.141 r  tp1_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.625    45.766    tp1_pll/inst/clk3_my_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    45.857 r  tp1_pll/inst/clkout3_buf/O
                         net (fo=50, routed)          1.592    47.449    clk3
    SLICE_X1Y81          FDCE                                         r  div3_quotient_registre_reg[4]/C
                         clock pessimism             -0.365    47.084    
                         clock uncertainty           -0.094    46.990    
    SLICE_X1Y81          FDCE (Setup_fdce_C_D)        0.029    47.019    div3_quotient_registre_reg[4]
  -------------------------------------------------------------------
                         required time                         47.019    
                         arrival time                         -44.714    
  -------------------------------------------------------------------
                         slack                                  2.305    

Slack (MET) :             2.315ns  (required time - arrival time)
  Source:                 div3_divisor_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk3_my_pll  {rise@20.000ns fall@35.000ns period=30.000ns})
  Destination:            div3_quotient_registre_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk3_my_pll  {rise@20.000ns fall@35.000ns period=30.000ns})
  Path Group:             clk3_my_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (clk3_my_pll rise@50.000ns - clk3_my_pll rise@20.000ns)
  Data Path Delay:        27.633ns  (logic 11.524ns (41.704%)  route 16.109ns (58.296%))
  Logic Levels:           33  (CARRY4=17 LUT1=1 LUT4=5 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.548ns = ( 47.452 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.877ns = ( 17.123 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk3_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948    20.948 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.201    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.590    13.611 r  tp1_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.704    15.315    tp1_pll/inst/clk3_my_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    15.411 r  tp1_pll/inst/clkout3_buf/O
                         net (fo=50, routed)          1.711    17.123    clk3
    SLICE_X6Y81          FDCE                                         r  div3_divisor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y81          FDCE (Prop_fdce_C_Q)         0.518    17.641 f  div3_divisor_reg[1]/Q
                         net (fo=38, routed)          0.806    18.447    div3/div3_divisor[1]
    SLICE_X2Y84          LUT1 (Prop_lut1_I0_O)        0.124    18.571 r  div3/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000    18.571    div3/i__carry_i_4__1_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    19.149 r  div3/partial_rem0_inferred__0/i__carry/O[2]
                         net (fo=3, routed)           0.800    19.949    div3/partial_rem00_in[2]
    SLICE_X4Y81          LUT5 (Prop_lut5_I4_O)        0.301    20.250 r  div3/i__carry_i_1__57/O
                         net (fo=1, routed)           0.000    20.250    div3/i__carry_i_1__57_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.651 r  div3/partial_rem0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.651    div3/partial_rem0_inferred__1/i__carry_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.873 r  div3/partial_rem0_inferred__1/i__carry__0/O[0]
                         net (fo=3, routed)           0.936    21.809    div3/partial_rem0_inferred__1/i__carry__0_n_7
    SLICE_X9Y85          LUT6 (Prop_lut6_I0_O)        0.299    22.108 r  div3/i__carry__0_i_3__33/O
                         net (fo=1, routed)           0.552    22.660    div3/i__carry__0_i_3__33_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    23.180 r  div3/partial_rem0_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.180    div3/partial_rem0_inferred__4/i__carry__0_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.399 r  div3/partial_rem0_inferred__4/i__carry__1/O[0]
                         net (fo=3, routed)           0.812    24.211    div3/partial_rem0_inferred__4/i__carry__1_n_7
    SLICE_X8Y84          LUT4 (Prop_lut4_I0_O)        0.295    24.506 r  div3/i__carry__1_i_7__30/O
                         net (fo=1, routed)           0.000    24.506    div3/i__carry__1_i_7__30_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    25.149 r  div3/partial_rem0_inferred__6/i__carry__1/O[3]
                         net (fo=3, routed)           0.954    26.103    div3/partial_rem0_inferred__6/i__carry__1_n_4
    SLICE_X5Y81          LUT6 (Prop_lut6_I0_O)        0.307    26.410 r  div3/i__carry_i_5__25/O
                         net (fo=54, routed)          0.825    27.235    div3/i__carry_i_5__25_n_0
    SLICE_X5Y77          LUT4 (Prop_lut4_I2_O)        0.124    27.359 r  div3/i__carry_i_3__64/O
                         net (fo=1, routed)           0.000    27.359    div3/i__carry_i_3__64_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    27.939 r  div3/partial_rem0_inferred__9/i__carry/O[2]
                         net (fo=3, routed)           1.027    28.966    div3/partial_rem0_inferred__9/i__carry_n_5
    SLICE_X0Y78          LUT6 (Prop_lut6_I0_O)        0.302    29.268 r  div3/i__carry_i_1__29/O
                         net (fo=1, routed)           0.331    29.599    div3/i__carry_i_1__29_n_0
    SLICE_X1Y77          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    29.984 r  div3/partial_rem0_inferred__12/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.984    div3/partial_rem0_inferred__12/i__carry_n_0
    SLICE_X1Y78          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.206 r  div3/partial_rem0_inferred__12/i__carry__0/O[0]
                         net (fo=3, routed)           0.953    31.159    div3/partial_rem0_inferred__12/i__carry__0_n_7
    SLICE_X7Y78          LUT4 (Prop_lut4_I0_O)        0.299    31.458 r  div3/i__carry__0_i_7__26/O
                         net (fo=1, routed)           0.000    31.458    div3/i__carry__0_i_7__26_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    32.038 r  div3/partial_rem0_inferred__14/i__carry__0/O[2]
                         net (fo=3, routed)           0.585    32.623    div3/partial_rem0_inferred__14/i__carry__0_n_5
    SLICE_X2Y77          LUT6 (Prop_lut6_I5_O)        0.302    32.925 r  div3/i__carry__0_i_1__27/O
                         net (fo=1, routed)           0.807    33.732    div3/i__carry__0_i_1__27_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    34.117 r  div3/partial_rem0_inferred__16/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009    34.126    div3/partial_rem0_inferred__16/i__carry__0_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.348 r  div3/partial_rem0_inferred__16/i__carry__1/O[0]
                         net (fo=3, routed)           0.585    34.933    div3/partial_rem0_inferred__16/i__carry__1_n_7
    SLICE_X4Y75          LUT4 (Prop_lut4_I0_O)        0.299    35.232 r  div3/i__carry__1_i_7__24/O
                         net (fo=1, routed)           0.000    35.232    div3/i__carry__1_i_7__24_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    35.872 r  div3/partial_rem0_inferred__18/i__carry__1/O[3]
                         net (fo=3, routed)           0.763    36.635    div3/partial_rem0_inferred__18/i__carry__1_n_4
    SLICE_X2Y77          LUT6 (Prop_lut6_I0_O)        0.306    36.941 r  div3/i__carry_i_5__19/O
                         net (fo=57, routed)          1.328    38.268    div3/i__carry_i_5__19_n_0
    SLICE_X0Y73          LUT4 (Prop_lut4_I1_O)        0.124    38.392 r  div3/i__carry_i_6__22/O
                         net (fo=1, routed)           0.000    38.392    div3/i__carry_i_6__22_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.942 r  div3/partial_rem0_inferred__22/i__carry/CO[3]
                         net (fo=1, routed)           0.000    38.942    div3/partial_rem0_inferred__22/i__carry_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    39.255 r  div3/partial_rem0_inferred__22/i__carry__0/O[3]
                         net (fo=4, routed)           0.788    40.043    div3/partial_rem0_inferred__22/i__carry__0_n_4
    SLICE_X0Y70          LUT6 (Prop_lut6_I0_O)        0.306    40.349 r  div3/div3_quotient_registre[11]_i_14/O
                         net (fo=1, routed)           0.463    40.812    div3/div3_quotient_registre[11]_i_14_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    41.208 r  div3/div3_quotient_registre_reg[11]_i_8/CO[3]
                         net (fo=1, routed)           0.000    41.208    div3/div3_quotient_registre_reg[11]_i_8_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    41.427 r  div3/div3_remainder_registre_reg[11]_i_5/O[0]
                         net (fo=2, routed)           0.835    42.262    div3/sum00_in[8]
    SLICE_X4Y70          LUT5 (Prop_lut5_I2_O)        0.295    42.557 r  div3/div3_quotient_registre[11]_i_12/O
                         net (fo=1, routed)           0.667    43.224    div3/div3_quotient_registre[11]_i_12_n_0
    SLICE_X4Y70          LUT6 (Prop_lut6_I4_O)        0.124    43.348 r  div3/div3_quotient_registre[11]_i_4/O
                         net (fo=24, routed)          1.284    44.631    div3/div3_quotient_registre[11]_i_4_n_0
    SLICE_X2Y83          LUT6 (Prop_lut6_I1_O)        0.124    44.755 r  div3/div3_quotient_registre[6]_i_1/O
                         net (fo=1, routed)           0.000    44.755    div3_quotient[6]
    SLICE_X2Y83          FDCE                                         r  div3_quotient_registre_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk3_my_pll rise edge)
                                                     50.000    50.000 r  
    N15                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    50.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    51.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.855    44.141 r  tp1_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.625    45.766    tp1_pll/inst/clk3_my_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    45.857 r  tp1_pll/inst/clkout3_buf/O
                         net (fo=50, routed)          1.595    47.452    clk3
    SLICE_X2Y83          FDCE                                         r  div3_quotient_registre_reg[6]/C
                         clock pessimism             -0.365    47.087    
                         clock uncertainty           -0.094    46.993    
    SLICE_X2Y83          FDCE (Setup_fdce_C_D)        0.077    47.070    div3_quotient_registre_reg[6]
  -------------------------------------------------------------------
                         required time                         47.070    
                         arrival time                         -44.755    
  -------------------------------------------------------------------
                         slack                                  2.315    

Slack (MET) :             2.329ns  (required time - arrival time)
  Source:                 div3_divisor_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk3_my_pll  {rise@20.000ns fall@35.000ns period=30.000ns})
  Destination:            div3_quotient_registre_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk3_my_pll  {rise@20.000ns fall@35.000ns period=30.000ns})
  Path Group:             clk3_my_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (clk3_my_pll rise@50.000ns - clk3_my_pll rise@20.000ns)
  Data Path Delay:        27.573ns  (logic 11.776ns (42.708%)  route 15.797ns (57.292%))
  Logic Levels:           33  (CARRY4=17 LUT1=1 LUT4=5 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.547ns = ( 47.453 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.877ns = ( 17.123 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk3_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948    20.948 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.201    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.590    13.611 r  tp1_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.704    15.315    tp1_pll/inst/clk3_my_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    15.411 r  tp1_pll/inst/clkout3_buf/O
                         net (fo=50, routed)          1.711    17.123    clk3
    SLICE_X6Y81          FDCE                                         r  div3_divisor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y81          FDCE (Prop_fdce_C_Q)         0.518    17.641 f  div3_divisor_reg[1]/Q
                         net (fo=38, routed)          0.806    18.447    div3/div3_divisor[1]
    SLICE_X2Y84          LUT1 (Prop_lut1_I0_O)        0.124    18.571 r  div3/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000    18.571    div3/i__carry_i_4__1_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    19.149 r  div3/partial_rem0_inferred__0/i__carry/O[2]
                         net (fo=3, routed)           0.800    19.949    div3/partial_rem00_in[2]
    SLICE_X4Y81          LUT5 (Prop_lut5_I4_O)        0.301    20.250 r  div3/i__carry_i_1__57/O
                         net (fo=1, routed)           0.000    20.250    div3/i__carry_i_1__57_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.651 r  div3/partial_rem0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.651    div3/partial_rem0_inferred__1/i__carry_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.873 r  div3/partial_rem0_inferred__1/i__carry__0/O[0]
                         net (fo=3, routed)           0.936    21.809    div3/partial_rem0_inferred__1/i__carry__0_n_7
    SLICE_X9Y85          LUT6 (Prop_lut6_I0_O)        0.299    22.108 r  div3/i__carry__0_i_3__33/O
                         net (fo=1, routed)           0.552    22.660    div3/i__carry__0_i_3__33_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    23.180 r  div3/partial_rem0_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.180    div3/partial_rem0_inferred__4/i__carry__0_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.399 r  div3/partial_rem0_inferred__4/i__carry__1/O[0]
                         net (fo=3, routed)           0.812    24.211    div3/partial_rem0_inferred__4/i__carry__1_n_7
    SLICE_X8Y84          LUT4 (Prop_lut4_I0_O)        0.295    24.506 r  div3/i__carry__1_i_7__30/O
                         net (fo=1, routed)           0.000    24.506    div3/i__carry__1_i_7__30_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    25.149 r  div3/partial_rem0_inferred__6/i__carry__1/O[3]
                         net (fo=3, routed)           0.954    26.103    div3/partial_rem0_inferred__6/i__carry__1_n_4
    SLICE_X5Y81          LUT6 (Prop_lut6_I0_O)        0.307    26.410 r  div3/i__carry_i_5__25/O
                         net (fo=54, routed)          0.825    27.235    div3/i__carry_i_5__25_n_0
    SLICE_X5Y77          LUT4 (Prop_lut4_I2_O)        0.124    27.359 r  div3/i__carry_i_3__64/O
                         net (fo=1, routed)           0.000    27.359    div3/i__carry_i_3__64_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    27.939 r  div3/partial_rem0_inferred__9/i__carry/O[2]
                         net (fo=3, routed)           1.027    28.966    div3/partial_rem0_inferred__9/i__carry_n_5
    SLICE_X0Y78          LUT6 (Prop_lut6_I0_O)        0.302    29.268 r  div3/i__carry_i_1__29/O
                         net (fo=1, routed)           0.331    29.599    div3/i__carry_i_1__29_n_0
    SLICE_X1Y77          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    29.984 r  div3/partial_rem0_inferred__12/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.984    div3/partial_rem0_inferred__12/i__carry_n_0
    SLICE_X1Y78          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.206 r  div3/partial_rem0_inferred__12/i__carry__0/O[0]
                         net (fo=3, routed)           0.953    31.159    div3/partial_rem0_inferred__12/i__carry__0_n_7
    SLICE_X7Y78          LUT4 (Prop_lut4_I0_O)        0.299    31.458 r  div3/i__carry__0_i_7__26/O
                         net (fo=1, routed)           0.000    31.458    div3/i__carry__0_i_7__26_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    32.038 r  div3/partial_rem0_inferred__14/i__carry__0/O[2]
                         net (fo=3, routed)           0.585    32.623    div3/partial_rem0_inferred__14/i__carry__0_n_5
    SLICE_X2Y77          LUT6 (Prop_lut6_I5_O)        0.302    32.925 r  div3/i__carry__0_i_1__27/O
                         net (fo=1, routed)           0.807    33.732    div3/i__carry__0_i_1__27_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    34.117 r  div3/partial_rem0_inferred__16/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009    34.126    div3/partial_rem0_inferred__16/i__carry__0_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.348 r  div3/partial_rem0_inferred__16/i__carry__1/O[0]
                         net (fo=3, routed)           0.585    34.933    div3/partial_rem0_inferred__16/i__carry__1_n_7
    SLICE_X4Y75          LUT4 (Prop_lut4_I0_O)        0.299    35.232 r  div3/i__carry__1_i_7__24/O
                         net (fo=1, routed)           0.000    35.232    div3/i__carry__1_i_7__24_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    35.872 r  div3/partial_rem0_inferred__18/i__carry__1/O[3]
                         net (fo=3, routed)           0.763    36.635    div3/partial_rem0_inferred__18/i__carry__1_n_4
    SLICE_X2Y77          LUT6 (Prop_lut6_I0_O)        0.306    36.941 r  div3/i__carry_i_5__19/O
                         net (fo=57, routed)          1.328    38.268    div3/i__carry_i_5__19_n_0
    SLICE_X0Y73          LUT4 (Prop_lut4_I1_O)        0.124    38.392 r  div3/i__carry_i_6__22/O
                         net (fo=1, routed)           0.000    38.392    div3/i__carry_i_6__22_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.942 r  div3/partial_rem0_inferred__22/i__carry/CO[3]
                         net (fo=1, routed)           0.000    38.942    div3/partial_rem0_inferred__22/i__carry_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.276 r  div3/partial_rem0_inferred__22/i__carry__0/O[1]
                         net (fo=4, routed)           0.675    39.951    div3/partial_rem0_inferred__22/i__carry__0_n_6
    SLICE_X3Y69          LUT6 (Prop_lut6_I5_O)        0.303    40.254 r  div3/sum0_carry__0_i_2__1/O
                         net (fo=5, routed)           0.659    40.913    div3/sum0_carry__0_i_2__1_n_0
    SLICE_X1Y70          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    41.420 r  div3/sum0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    41.420    div3/sum0_carry__0_n_0
    SLICE_X1Y71          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    41.754 r  div3/sum0_carry__1/O[1]
                         net (fo=2, routed)           0.566    42.320    div3/sum0[9]
    SLICE_X3Y71          LUT5 (Prop_lut5_I1_O)        0.303    42.623 r  div3/div3_quotient_registre[11]_i_10/O
                         net (fo=1, routed)           0.480    43.103    div3/div3_quotient_registre[11]_i_10_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I5_O)        0.124    43.227 r  div3/div3_quotient_registre[11]_i_3/O
                         net (fo=24, routed)          1.345    44.572    div3/div3_quotient_registre[11]_i_3_n_0
    SLICE_X0Y84          LUT6 (Prop_lut6_I3_O)        0.124    44.696 r  div3/div3_quotient_registre[11]_i_1/O
                         net (fo=1, routed)           0.000    44.696    div3_quotient[11]
    SLICE_X0Y84          FDCE                                         r  div3_quotient_registre_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk3_my_pll rise edge)
                                                     50.000    50.000 r  
    N15                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    50.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    51.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.855    44.141 r  tp1_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.625    45.766    tp1_pll/inst/clk3_my_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    45.857 r  tp1_pll/inst/clkout3_buf/O
                         net (fo=50, routed)          1.596    47.453    clk3
    SLICE_X0Y84          FDCE                                         r  div3_quotient_registre_reg[11]/C
                         clock pessimism             -0.365    47.088    
                         clock uncertainty           -0.094    46.994    
    SLICE_X0Y84          FDCE (Setup_fdce_C_D)        0.031    47.025    div3_quotient_registre_reg[11]
  -------------------------------------------------------------------
                         required time                         47.025    
                         arrival time                         -44.696    
  -------------------------------------------------------------------
                         slack                                  2.329    

Slack (MET) :             2.365ns  (required time - arrival time)
  Source:                 div3_divisor_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk3_my_pll  {rise@20.000ns fall@35.000ns period=30.000ns})
  Destination:            div3_quotient_registre_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk3_my_pll  {rise@20.000ns fall@35.000ns period=30.000ns})
  Path Group:             clk3_my_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (clk3_my_pll rise@50.000ns - clk3_my_pll rise@20.000ns)
  Data Path Delay:        27.586ns  (logic 11.776ns (42.688%)  route 15.810ns (57.312%))
  Logic Levels:           33  (CARRY4=17 LUT1=1 LUT4=5 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.548ns = ( 47.452 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.877ns = ( 17.123 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk3_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948    20.948 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.201    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.590    13.611 r  tp1_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.704    15.315    tp1_pll/inst/clk3_my_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    15.411 r  tp1_pll/inst/clkout3_buf/O
                         net (fo=50, routed)          1.711    17.123    clk3
    SLICE_X6Y81          FDCE                                         r  div3_divisor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y81          FDCE (Prop_fdce_C_Q)         0.518    17.641 f  div3_divisor_reg[1]/Q
                         net (fo=38, routed)          0.806    18.447    div3/div3_divisor[1]
    SLICE_X2Y84          LUT1 (Prop_lut1_I0_O)        0.124    18.571 r  div3/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000    18.571    div3/i__carry_i_4__1_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    19.149 r  div3/partial_rem0_inferred__0/i__carry/O[2]
                         net (fo=3, routed)           0.800    19.949    div3/partial_rem00_in[2]
    SLICE_X4Y81          LUT5 (Prop_lut5_I4_O)        0.301    20.250 r  div3/i__carry_i_1__57/O
                         net (fo=1, routed)           0.000    20.250    div3/i__carry_i_1__57_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.651 r  div3/partial_rem0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.651    div3/partial_rem0_inferred__1/i__carry_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.873 r  div3/partial_rem0_inferred__1/i__carry__0/O[0]
                         net (fo=3, routed)           0.936    21.809    div3/partial_rem0_inferred__1/i__carry__0_n_7
    SLICE_X9Y85          LUT6 (Prop_lut6_I0_O)        0.299    22.108 r  div3/i__carry__0_i_3__33/O
                         net (fo=1, routed)           0.552    22.660    div3/i__carry__0_i_3__33_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    23.180 r  div3/partial_rem0_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.180    div3/partial_rem0_inferred__4/i__carry__0_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.399 r  div3/partial_rem0_inferred__4/i__carry__1/O[0]
                         net (fo=3, routed)           0.812    24.211    div3/partial_rem0_inferred__4/i__carry__1_n_7
    SLICE_X8Y84          LUT4 (Prop_lut4_I0_O)        0.295    24.506 r  div3/i__carry__1_i_7__30/O
                         net (fo=1, routed)           0.000    24.506    div3/i__carry__1_i_7__30_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    25.149 r  div3/partial_rem0_inferred__6/i__carry__1/O[3]
                         net (fo=3, routed)           0.954    26.103    div3/partial_rem0_inferred__6/i__carry__1_n_4
    SLICE_X5Y81          LUT6 (Prop_lut6_I0_O)        0.307    26.410 r  div3/i__carry_i_5__25/O
                         net (fo=54, routed)          0.825    27.235    div3/i__carry_i_5__25_n_0
    SLICE_X5Y77          LUT4 (Prop_lut4_I2_O)        0.124    27.359 r  div3/i__carry_i_3__64/O
                         net (fo=1, routed)           0.000    27.359    div3/i__carry_i_3__64_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    27.939 r  div3/partial_rem0_inferred__9/i__carry/O[2]
                         net (fo=3, routed)           1.027    28.966    div3/partial_rem0_inferred__9/i__carry_n_5
    SLICE_X0Y78          LUT6 (Prop_lut6_I0_O)        0.302    29.268 r  div3/i__carry_i_1__29/O
                         net (fo=1, routed)           0.331    29.599    div3/i__carry_i_1__29_n_0
    SLICE_X1Y77          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    29.984 r  div3/partial_rem0_inferred__12/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.984    div3/partial_rem0_inferred__12/i__carry_n_0
    SLICE_X1Y78          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.206 r  div3/partial_rem0_inferred__12/i__carry__0/O[0]
                         net (fo=3, routed)           0.953    31.159    div3/partial_rem0_inferred__12/i__carry__0_n_7
    SLICE_X7Y78          LUT4 (Prop_lut4_I0_O)        0.299    31.458 r  div3/i__carry__0_i_7__26/O
                         net (fo=1, routed)           0.000    31.458    div3/i__carry__0_i_7__26_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    32.038 r  div3/partial_rem0_inferred__14/i__carry__0/O[2]
                         net (fo=3, routed)           0.585    32.623    div3/partial_rem0_inferred__14/i__carry__0_n_5
    SLICE_X2Y77          LUT6 (Prop_lut6_I5_O)        0.302    32.925 r  div3/i__carry__0_i_1__27/O
                         net (fo=1, routed)           0.807    33.732    div3/i__carry__0_i_1__27_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    34.117 r  div3/partial_rem0_inferred__16/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009    34.126    div3/partial_rem0_inferred__16/i__carry__0_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.348 r  div3/partial_rem0_inferred__16/i__carry__1/O[0]
                         net (fo=3, routed)           0.585    34.933    div3/partial_rem0_inferred__16/i__carry__1_n_7
    SLICE_X4Y75          LUT4 (Prop_lut4_I0_O)        0.299    35.232 r  div3/i__carry__1_i_7__24/O
                         net (fo=1, routed)           0.000    35.232    div3/i__carry__1_i_7__24_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    35.872 r  div3/partial_rem0_inferred__18/i__carry__1/O[3]
                         net (fo=3, routed)           0.763    36.635    div3/partial_rem0_inferred__18/i__carry__1_n_4
    SLICE_X2Y77          LUT6 (Prop_lut6_I0_O)        0.306    36.941 r  div3/i__carry_i_5__19/O
                         net (fo=57, routed)          1.328    38.268    div3/i__carry_i_5__19_n_0
    SLICE_X0Y73          LUT4 (Prop_lut4_I1_O)        0.124    38.392 r  div3/i__carry_i_6__22/O
                         net (fo=1, routed)           0.000    38.392    div3/i__carry_i_6__22_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.942 r  div3/partial_rem0_inferred__22/i__carry/CO[3]
                         net (fo=1, routed)           0.000    38.942    div3/partial_rem0_inferred__22/i__carry_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.276 r  div3/partial_rem0_inferred__22/i__carry__0/O[1]
                         net (fo=4, routed)           0.675    39.951    div3/partial_rem0_inferred__22/i__carry__0_n_6
    SLICE_X3Y69          LUT6 (Prop_lut6_I5_O)        0.303    40.254 r  div3/sum0_carry__0_i_2__1/O
                         net (fo=5, routed)           0.659    40.913    div3/sum0_carry__0_i_2__1_n_0
    SLICE_X1Y70          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    41.420 r  div3/sum0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    41.420    div3/sum0_carry__0_n_0
    SLICE_X1Y71          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    41.754 r  div3/sum0_carry__1/O[1]
                         net (fo=2, routed)           0.566    42.320    div3/sum0[9]
    SLICE_X3Y71          LUT5 (Prop_lut5_I1_O)        0.303    42.623 r  div3/div3_quotient_registre[11]_i_10/O
                         net (fo=1, routed)           0.480    43.103    div3/div3_quotient_registre[11]_i_10_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I5_O)        0.124    43.227 r  div3/div3_quotient_registre[11]_i_3/O
                         net (fo=24, routed)          1.358    44.585    div3/div3_quotient_registre[11]_i_3_n_0
    SLICE_X2Y83          LUT6 (Prop_lut6_I2_O)        0.124    44.709 r  div3/div3_quotient_registre[7]_i_1/O
                         net (fo=1, routed)           0.000    44.709    div3_quotient[7]
    SLICE_X2Y83          FDCE                                         r  div3_quotient_registre_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk3_my_pll rise edge)
                                                     50.000    50.000 r  
    N15                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    50.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    51.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.855    44.141 r  tp1_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.625    45.766    tp1_pll/inst/clk3_my_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    45.857 r  tp1_pll/inst/clkout3_buf/O
                         net (fo=50, routed)          1.595    47.452    clk3
    SLICE_X2Y83          FDCE                                         r  div3_quotient_registre_reg[7]/C
                         clock pessimism             -0.365    47.087    
                         clock uncertainty           -0.094    46.993    
    SLICE_X2Y83          FDCE (Setup_fdce_C_D)        0.081    47.074    div3_quotient_registre_reg[7]
  -------------------------------------------------------------------
                         required time                         47.074    
                         arrival time                         -44.709    
  -------------------------------------------------------------------
                         slack                                  2.365    

Slack (MET) :             2.406ns  (required time - arrival time)
  Source:                 div3_divisor_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk3_my_pll  {rise@20.000ns fall@35.000ns period=30.000ns})
  Destination:            div3_quotient_registre_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk3_my_pll  {rise@20.000ns fall@35.000ns period=30.000ns})
  Path Group:             clk3_my_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (clk3_my_pll rise@50.000ns - clk3_my_pll rise@20.000ns)
  Data Path Delay:        27.460ns  (logic 11.524ns (41.966%)  route 15.936ns (58.034%))
  Logic Levels:           33  (CARRY4=17 LUT1=1 LUT4=5 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.633ns = ( 47.367 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.877ns = ( 17.123 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk3_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948    20.948 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.201    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.590    13.611 r  tp1_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.704    15.315    tp1_pll/inst/clk3_my_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    15.411 r  tp1_pll/inst/clkout3_buf/O
                         net (fo=50, routed)          1.711    17.123    clk3
    SLICE_X6Y81          FDCE                                         r  div3_divisor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y81          FDCE (Prop_fdce_C_Q)         0.518    17.641 f  div3_divisor_reg[1]/Q
                         net (fo=38, routed)          0.806    18.447    div3/div3_divisor[1]
    SLICE_X2Y84          LUT1 (Prop_lut1_I0_O)        0.124    18.571 r  div3/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000    18.571    div3/i__carry_i_4__1_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    19.149 r  div3/partial_rem0_inferred__0/i__carry/O[2]
                         net (fo=3, routed)           0.800    19.949    div3/partial_rem00_in[2]
    SLICE_X4Y81          LUT5 (Prop_lut5_I4_O)        0.301    20.250 r  div3/i__carry_i_1__57/O
                         net (fo=1, routed)           0.000    20.250    div3/i__carry_i_1__57_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.651 r  div3/partial_rem0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.651    div3/partial_rem0_inferred__1/i__carry_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.873 r  div3/partial_rem0_inferred__1/i__carry__0/O[0]
                         net (fo=3, routed)           0.936    21.809    div3/partial_rem0_inferred__1/i__carry__0_n_7
    SLICE_X9Y85          LUT6 (Prop_lut6_I0_O)        0.299    22.108 r  div3/i__carry__0_i_3__33/O
                         net (fo=1, routed)           0.552    22.660    div3/i__carry__0_i_3__33_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    23.180 r  div3/partial_rem0_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.180    div3/partial_rem0_inferred__4/i__carry__0_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.399 r  div3/partial_rem0_inferred__4/i__carry__1/O[0]
                         net (fo=3, routed)           0.812    24.211    div3/partial_rem0_inferred__4/i__carry__1_n_7
    SLICE_X8Y84          LUT4 (Prop_lut4_I0_O)        0.295    24.506 r  div3/i__carry__1_i_7__30/O
                         net (fo=1, routed)           0.000    24.506    div3/i__carry__1_i_7__30_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    25.149 r  div3/partial_rem0_inferred__6/i__carry__1/O[3]
                         net (fo=3, routed)           0.954    26.103    div3/partial_rem0_inferred__6/i__carry__1_n_4
    SLICE_X5Y81          LUT6 (Prop_lut6_I0_O)        0.307    26.410 r  div3/i__carry_i_5__25/O
                         net (fo=54, routed)          0.825    27.235    div3/i__carry_i_5__25_n_0
    SLICE_X5Y77          LUT4 (Prop_lut4_I2_O)        0.124    27.359 r  div3/i__carry_i_3__64/O
                         net (fo=1, routed)           0.000    27.359    div3/i__carry_i_3__64_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    27.939 r  div3/partial_rem0_inferred__9/i__carry/O[2]
                         net (fo=3, routed)           1.027    28.966    div3/partial_rem0_inferred__9/i__carry_n_5
    SLICE_X0Y78          LUT6 (Prop_lut6_I0_O)        0.302    29.268 r  div3/i__carry_i_1__29/O
                         net (fo=1, routed)           0.331    29.599    div3/i__carry_i_1__29_n_0
    SLICE_X1Y77          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    29.984 r  div3/partial_rem0_inferred__12/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.984    div3/partial_rem0_inferred__12/i__carry_n_0
    SLICE_X1Y78          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.206 r  div3/partial_rem0_inferred__12/i__carry__0/O[0]
                         net (fo=3, routed)           0.953    31.159    div3/partial_rem0_inferred__12/i__carry__0_n_7
    SLICE_X7Y78          LUT4 (Prop_lut4_I0_O)        0.299    31.458 r  div3/i__carry__0_i_7__26/O
                         net (fo=1, routed)           0.000    31.458    div3/i__carry__0_i_7__26_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    32.038 r  div3/partial_rem0_inferred__14/i__carry__0/O[2]
                         net (fo=3, routed)           0.585    32.623    div3/partial_rem0_inferred__14/i__carry__0_n_5
    SLICE_X2Y77          LUT6 (Prop_lut6_I5_O)        0.302    32.925 r  div3/i__carry__0_i_1__27/O
                         net (fo=1, routed)           0.807    33.732    div3/i__carry__0_i_1__27_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    34.117 r  div3/partial_rem0_inferred__16/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009    34.126    div3/partial_rem0_inferred__16/i__carry__0_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.348 r  div3/partial_rem0_inferred__16/i__carry__1/O[0]
                         net (fo=3, routed)           0.585    34.933    div3/partial_rem0_inferred__16/i__carry__1_n_7
    SLICE_X4Y75          LUT4 (Prop_lut4_I0_O)        0.299    35.232 r  div3/i__carry__1_i_7__24/O
                         net (fo=1, routed)           0.000    35.232    div3/i__carry__1_i_7__24_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    35.872 r  div3/partial_rem0_inferred__18/i__carry__1/O[3]
                         net (fo=3, routed)           0.763    36.635    div3/partial_rem0_inferred__18/i__carry__1_n_4
    SLICE_X2Y77          LUT6 (Prop_lut6_I0_O)        0.306    36.941 r  div3/i__carry_i_5__19/O
                         net (fo=57, routed)          1.328    38.268    div3/i__carry_i_5__19_n_0
    SLICE_X0Y73          LUT4 (Prop_lut4_I1_O)        0.124    38.392 r  div3/i__carry_i_6__22/O
                         net (fo=1, routed)           0.000    38.392    div3/i__carry_i_6__22_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.942 r  div3/partial_rem0_inferred__22/i__carry/CO[3]
                         net (fo=1, routed)           0.000    38.942    div3/partial_rem0_inferred__22/i__carry_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    39.255 r  div3/partial_rem0_inferred__22/i__carry__0/O[3]
                         net (fo=4, routed)           0.788    40.043    div3/partial_rem0_inferred__22/i__carry__0_n_4
    SLICE_X0Y70          LUT6 (Prop_lut6_I0_O)        0.306    40.349 r  div3/div3_quotient_registre[11]_i_14/O
                         net (fo=1, routed)           0.463    40.812    div3/div3_quotient_registre[11]_i_14_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    41.208 r  div3/div3_quotient_registre_reg[11]_i_8/CO[3]
                         net (fo=1, routed)           0.000    41.208    div3/div3_quotient_registre_reg[11]_i_8_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    41.427 r  div3/div3_remainder_registre_reg[11]_i_5/O[0]
                         net (fo=2, routed)           0.835    42.262    div3/sum00_in[8]
    SLICE_X4Y70          LUT5 (Prop_lut5_I2_O)        0.295    42.557 r  div3/div3_quotient_registre[11]_i_12/O
                         net (fo=1, routed)           0.667    43.224    div3/div3_quotient_registre[11]_i_12_n_0
    SLICE_X4Y70          LUT6 (Prop_lut6_I4_O)        0.124    43.348 r  div3/div3_quotient_registre[11]_i_4/O
                         net (fo=24, routed)          1.111    44.459    div3/div3_quotient_registre[11]_i_4_n_0
    SLICE_X8Y80          LUT6 (Prop_lut6_I1_O)        0.124    44.583 r  div3/div3_quotient_registre[3]_i_1/O
                         net (fo=1, routed)           0.000    44.583    div3_quotient[3]
    SLICE_X8Y80          FDCE                                         r  div3_quotient_registre_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk3_my_pll rise edge)
                                                     50.000    50.000 r  
    N15                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    50.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    51.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.855    44.141 r  tp1_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.625    45.766    tp1_pll/inst/clk3_my_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    45.857 r  tp1_pll/inst/clkout3_buf/O
                         net (fo=50, routed)          1.510    47.367    clk3
    SLICE_X8Y80          FDCE                                         r  div3_quotient_registre_reg[3]/C
                         clock pessimism             -0.365    47.002    
                         clock uncertainty           -0.094    46.908    
    SLICE_X8Y80          FDCE (Setup_fdce_C_D)        0.081    46.989    div3_quotient_registre_reg[3]
  -------------------------------------------------------------------
                         required time                         46.989    
                         arrival time                         -44.583    
  -------------------------------------------------------------------
                         slack                                  2.406    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 div3_divisor_reg[11]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk3_my_pll  {rise@20.000ns fall@35.000ns period=30.000ns})
  Destination:            div3_quotient_registre_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk3_my_pll  {rise@20.000ns fall@35.000ns period=30.000ns})
  Path Group:             clk3_my_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk3_my_pll rise@20.000ns - clk3_my_pll rise@20.000ns)
  Data Path Delay:        0.548ns  (logic 0.186ns (33.962%)  route 0.362ns (66.038%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.358ns = ( 19.642 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.588ns = ( 19.412 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk3_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177    20.177 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.617    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.339    18.278 r  tp1_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.510    18.788    tp1_pll/inst/clk3_my_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    18.814 r  tp1_pll/inst/clkout3_buf/O
                         net (fo=50, routed)          0.598    19.412    clk3
    SLICE_X3Y85          FDCE                                         r  div3_divisor_reg[11]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141    19.553 r  div3_divisor_reg[11]_rep/Q
                         net (fo=107, routed)         0.362    19.915    div3/div3_quotient_registre_reg[0]
    SLICE_X0Y84          LUT6 (Prop_lut6_I1_O)        0.045    19.960 r  div3/div3_quotient_registre[11]_i_1/O
                         net (fo=1, routed)           0.000    19.960    div3_quotient[11]
    SLICE_X0Y84          FDCE                                         r  div3_quotient_registre_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk3_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365    20.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.657    18.189 r  tp1_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.556    18.745    tp1_pll/inst/clk3_my_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    18.774 r  tp1_pll/inst/clkout3_buf/O
                         net (fo=50, routed)          0.869    19.642    clk3
    SLICE_X0Y84          FDCE                                         r  div3_quotient_registre_reg[11]/C
                         clock pessimism             -0.217    19.426    
    SLICE_X0Y84          FDCE (Hold_fdce_C_D)         0.092    19.518    div3_quotient_registre_reg[11]
  -------------------------------------------------------------------
                         required time                        -19.518    
                         arrival time                          19.960    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 div3_divisor_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk3_my_pll  {rise@20.000ns fall@35.000ns period=30.000ns})
  Destination:            div3_quotient_registre_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk3_my_pll  {rise@20.000ns fall@35.000ns period=30.000ns})
  Path Group:             clk3_my_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk3_my_pll rise@20.000ns - clk3_my_pll rise@20.000ns)
  Data Path Delay:        0.622ns  (logic 0.186ns (29.908%)  route 0.436ns (70.092%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.362ns = ( 19.638 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.598ns = ( 19.402 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk3_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177    20.177 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.617    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.339    18.278 r  tp1_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.510    18.788    tp1_pll/inst/clk3_my_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    18.814 r  tp1_pll/inst/clkout3_buf/O
                         net (fo=50, routed)          0.588    19.402    clk3
    SLICE_X4Y75          FDCE                                         r  div3_divisor_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDCE (Prop_fdce_C_Q)         0.141    19.543 r  div3_divisor_reg[11]/Q
                         net (fo=9, routed)           0.436    19.979    div3/div3_divisor[11]
    SLICE_X0Y80          LUT6 (Prop_lut6_I4_O)        0.045    20.024 r  div3/div3_quotient_registre[1]_i_1/O
                         net (fo=1, routed)           0.000    20.024    div3_quotient[1]
    SLICE_X0Y80          FDCE                                         r  div3_quotient_registre_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk3_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365    20.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.657    18.189 r  tp1_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.556    18.745    tp1_pll/inst/clk3_my_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    18.774 r  tp1_pll/inst/clkout3_buf/O
                         net (fo=50, routed)          0.865    19.638    clk3
    SLICE_X0Y80          FDCE                                         r  div3_quotient_registre_reg[1]/C
                         clock pessimism             -0.194    19.445    
    SLICE_X0Y80          FDCE (Hold_fdce_C_D)         0.091    19.536    div3_quotient_registre_reg[1]
  -------------------------------------------------------------------
                         required time                        -19.536    
                         arrival time                          20.024    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.624ns  (arrival time - required time)
  Source:                 div3_divisor_reg[11]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk3_my_pll  {rise@20.000ns fall@35.000ns period=30.000ns})
  Destination:            div3_quotient_registre_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk3_my_pll  {rise@20.000ns fall@35.000ns period=30.000ns})
  Path Group:             clk3_my_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk3_my_pll rise@20.000ns - clk3_my_pll rise@20.000ns)
  Data Path Delay:        0.758ns  (logic 0.209ns (27.588%)  route 0.549ns (72.412%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.359ns = ( 19.641 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.588ns = ( 19.412 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk3_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177    20.177 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.617    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.339    18.278 r  tp1_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.510    18.788    tp1_pll/inst/clk3_my_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    18.814 r  tp1_pll/inst/clkout3_buf/O
                         net (fo=50, routed)          0.598    19.412    clk3
    SLICE_X2Y86          FDCE                                         r  div3_divisor_reg[11]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDCE (Prop_fdce_C_Q)         0.164    19.576 r  div3_divisor_reg[11]_rep__0/Q
                         net (fo=107, routed)         0.549    20.124    div3/div3_quotient_registre_reg[6]
    SLICE_X2Y83          LUT6 (Prop_lut6_I4_O)        0.045    20.169 r  div3/div3_quotient_registre[7]_i_1/O
                         net (fo=1, routed)           0.000    20.169    div3_quotient[7]
    SLICE_X2Y83          FDCE                                         r  div3_quotient_registre_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk3_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365    20.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.657    18.189 r  tp1_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.556    18.745    tp1_pll/inst/clk3_my_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    18.774 r  tp1_pll/inst/clkout3_buf/O
                         net (fo=50, routed)          0.868    19.641    clk3
    SLICE_X2Y83          FDCE                                         r  div3_quotient_registre_reg[7]/C
                         clock pessimism             -0.217    19.425    
    SLICE_X2Y83          FDCE (Hold_fdce_C_D)         0.121    19.546    div3_quotient_registre_reg[7]
  -------------------------------------------------------------------
                         required time                        -19.546    
                         arrival time                          20.169    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.641ns  (arrival time - required time)
  Source:                 div3_divisor_reg[11]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk3_my_pll  {rise@20.000ns fall@35.000ns period=30.000ns})
  Destination:            div3_quotient_registre_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk3_my_pll  {rise@20.000ns fall@35.000ns period=30.000ns})
  Path Group:             clk3_my_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk3_my_pll rise@20.000ns - clk3_my_pll rise@20.000ns)
  Data Path Delay:        0.746ns  (logic 0.209ns (27.999%)  route 0.537ns (72.001%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.358ns = ( 19.642 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.588ns = ( 19.412 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk3_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177    20.177 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.617    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.339    18.278 r  tp1_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.510    18.788    tp1_pll/inst/clk3_my_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    18.814 r  tp1_pll/inst/clkout3_buf/O
                         net (fo=50, routed)          0.598    19.412    clk3
    SLICE_X2Y86          FDCE                                         r  div3_divisor_reg[11]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDCE (Prop_fdce_C_Q)         0.164    19.576 r  div3_divisor_reg[11]_rep__0/Q
                         net (fo=107, routed)         0.537    20.113    div3/div3_quotient_registre_reg[6]
    SLICE_X0Y84          LUT6 (Prop_lut6_I4_O)        0.045    20.158 r  div3/div3_quotient_registre[10]_i_1/O
                         net (fo=1, routed)           0.000    20.158    div3_quotient[10]
    SLICE_X0Y84          FDCE                                         r  div3_quotient_registre_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk3_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365    20.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.657    18.189 r  tp1_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.556    18.745    tp1_pll/inst/clk3_my_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    18.774 r  tp1_pll/inst/clkout3_buf/O
                         net (fo=50, routed)          0.869    19.642    clk3
    SLICE_X0Y84          FDCE                                         r  div3_quotient_registre_reg[10]/C
                         clock pessimism             -0.217    19.426    
    SLICE_X0Y84          FDCE (Hold_fdce_C_D)         0.091    19.517    div3_quotient_registre_reg[10]
  -------------------------------------------------------------------
                         required time                        -19.517    
                         arrival time                          20.158    
  -------------------------------------------------------------------
                         slack                                  0.641    

Slack (MET) :             0.642ns  (arrival time - required time)
  Source:                 div3_divisor_reg[11]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk3_my_pll  {rise@20.000ns fall@35.000ns period=30.000ns})
  Destination:            div3_quotient_registre_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk3_my_pll  {rise@20.000ns fall@35.000ns period=30.000ns})
  Path Group:             clk3_my_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk3_my_pll rise@20.000ns - clk3_my_pll rise@20.000ns)
  Data Path Delay:        0.775ns  (logic 0.209ns (26.952%)  route 0.566ns (73.048%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.359ns = ( 19.641 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.588ns = ( 19.412 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk3_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177    20.177 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.617    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.339    18.278 r  tp1_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.510    18.788    tp1_pll/inst/clk3_my_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    18.814 r  tp1_pll/inst/clkout3_buf/O
                         net (fo=50, routed)          0.598    19.412    clk3
    SLICE_X2Y86          FDCE                                         r  div3_divisor_reg[11]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDCE (Prop_fdce_C_Q)         0.164    19.576 r  div3_divisor_reg[11]_rep__0/Q
                         net (fo=107, routed)         0.566    20.142    div3/div3_quotient_registre_reg[6]
    SLICE_X2Y83          LUT6 (Prop_lut6_I4_O)        0.045    20.187 r  div3/div3_quotient_registre[6]_i_1/O
                         net (fo=1, routed)           0.000    20.187    div3_quotient[6]
    SLICE_X2Y83          FDCE                                         r  div3_quotient_registre_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk3_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365    20.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.657    18.189 r  tp1_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.556    18.745    tp1_pll/inst/clk3_my_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    18.774 r  tp1_pll/inst/clkout3_buf/O
                         net (fo=50, routed)          0.868    19.641    clk3
    SLICE_X2Y83          FDCE                                         r  div3_quotient_registre_reg[6]/C
                         clock pessimism             -0.217    19.425    
    SLICE_X2Y83          FDCE (Hold_fdce_C_D)         0.120    19.545    div3_quotient_registre_reg[6]
  -------------------------------------------------------------------
                         required time                        -19.545    
                         arrival time                          20.187    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.675ns  (arrival time - required time)
  Source:                 div3_divisor_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk3_my_pll  {rise@20.000ns fall@35.000ns period=30.000ns})
  Destination:            div3_remainder_registre_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk3_my_pll  {rise@20.000ns fall@35.000ns period=30.000ns})
  Path Group:             clk3_my_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk3_my_pll rise@20.000ns - clk3_my_pll rise@20.000ns)
  Data Path Delay:        0.807ns  (logic 0.231ns (28.630%)  route 0.576ns (71.370%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.365ns = ( 19.635 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.598ns = ( 19.402 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk3_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177    20.177 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.617    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.339    18.278 r  tp1_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.510    18.788    tp1_pll/inst/clk3_my_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    18.814 r  tp1_pll/inst/clkout3_buf/O
                         net (fo=50, routed)          0.588    19.402    clk3
    SLICE_X4Y75          FDCE                                         r  div3_divisor_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDCE (Prop_fdce_C_Q)         0.141    19.543 r  div3_divisor_reg[11]/Q
                         net (fo=9, routed)           0.383    19.926    div3/div3_divisor[11]
    SLICE_X4Y68          LUT6 (Prop_lut6_I1_O)        0.045    19.971 r  div3/div3_remainder_registre[4]_i_2/O
                         net (fo=1, routed)           0.193    20.164    div3/div3_remainder_registre[4]_i_2_n_0
    SLICE_X4Y69          LUT6 (Prop_lut6_I3_O)        0.045    20.209 r  div3/div3_remainder_registre[4]_i_1/O
                         net (fo=1, routed)           0.000    20.209    div3_remainder[4]
    SLICE_X4Y69          FDCE                                         r  div3_remainder_registre_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk3_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365    20.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.657    18.189 r  tp1_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.556    18.745    tp1_pll/inst/clk3_my_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    18.774 r  tp1_pll/inst/clkout3_buf/O
                         net (fo=50, routed)          0.862    19.635    clk3
    SLICE_X4Y69          FDCE                                         r  div3_remainder_registre_reg[4]/C
                         clock pessimism             -0.194    19.442    
    SLICE_X4Y69          FDCE (Hold_fdce_C_D)         0.092    19.534    div3_remainder_registre_reg[4]
  -------------------------------------------------------------------
                         required time                        -19.534    
                         arrival time                          20.209    
  -------------------------------------------------------------------
                         slack                                  0.675    

Slack (MET) :             0.683ns  (arrival time - required time)
  Source:                 div3_divisor_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk3_my_pll  {rise@20.000ns fall@35.000ns period=30.000ns})
  Destination:            div3_remainder_registre_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk3_my_pll  {rise@20.000ns fall@35.000ns period=30.000ns})
  Path Group:             clk3_my_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk3_my_pll rise@20.000ns - clk3_my_pll rise@20.000ns)
  Data Path Delay:        0.818ns  (logic 0.231ns (28.241%)  route 0.587ns (71.759%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.361ns = ( 19.639 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.598ns = ( 19.402 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk3_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177    20.177 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.617    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.339    18.278 r  tp1_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.510    18.788    tp1_pll/inst/clk3_my_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    18.814 r  tp1_pll/inst/clkout3_buf/O
                         net (fo=50, routed)          0.588    19.402    clk3
    SLICE_X4Y75          FDCE                                         r  div3_divisor_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDCE (Prop_fdce_C_Q)         0.141    19.543 r  div3_divisor_reg[11]/Q
                         net (fo=9, routed)           0.452    19.995    div3/div3_divisor[11]
    SLICE_X3Y68          LUT6 (Prop_lut6_I1_O)        0.045    20.040 r  div3/div3_remainder_registre[5]_i_2/O
                         net (fo=1, routed)           0.135    20.175    div3/div3_remainder_registre[5]_i_2_n_0
    SLICE_X3Y68          LUT6 (Prop_lut6_I3_O)        0.045    20.220 r  div3/div3_remainder_registre[5]_i_1/O
                         net (fo=1, routed)           0.000    20.220    div3_remainder[5]
    SLICE_X3Y68          FDCE                                         r  div3_remainder_registre_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk3_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365    20.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.657    18.189 r  tp1_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.556    18.745    tp1_pll/inst/clk3_my_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    18.774 r  tp1_pll/inst/clkout3_buf/O
                         net (fo=50, routed)          0.866    19.639    clk3
    SLICE_X3Y68          FDCE                                         r  div3_remainder_registre_reg[5]/C
                         clock pessimism             -0.194    19.446    
    SLICE_X3Y68          FDCE (Hold_fdce_C_D)         0.091    19.537    div3_remainder_registre_reg[5]
  -------------------------------------------------------------------
                         required time                        -19.537    
                         arrival time                          20.220    
  -------------------------------------------------------------------
                         slack                                  0.683    

Slack (MET) :             0.706ns  (arrival time - required time)
  Source:                 div3_divisor_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk3_my_pll  {rise@20.000ns fall@35.000ns period=30.000ns})
  Destination:            div3_remainder_registre_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk3_my_pll  {rise@20.000ns fall@35.000ns period=30.000ns})
  Path Group:             clk3_my_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk3_my_pll rise@20.000ns - clk3_my_pll rise@20.000ns)
  Data Path Delay:        0.865ns  (logic 0.231ns (26.718%)  route 0.634ns (73.282%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.366ns = ( 19.634 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.598ns = ( 19.402 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk3_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177    20.177 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.617    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.339    18.278 r  tp1_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.510    18.788    tp1_pll/inst/clk3_my_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    18.814 r  tp1_pll/inst/clkout3_buf/O
                         net (fo=50, routed)          0.588    19.402    clk3
    SLICE_X4Y75          FDCE                                         r  div3_divisor_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDCE (Prop_fdce_C_Q)         0.141    19.543 r  div3_divisor_reg[11]/Q
                         net (fo=9, routed)           0.448    19.991    div3/div3_divisor[11]
    SLICE_X5Y70          LUT6 (Prop_lut6_I1_O)        0.045    20.036 r  div3/div3_remainder_registre[0]_i_2/O
                         net (fo=1, routed)           0.185    20.221    div3/div3_remainder_registre[0]_i_2_n_0
    SLICE_X6Y70          LUT6 (Prop_lut6_I3_O)        0.045    20.266 r  div3/div3_remainder_registre[0]_i_1/O
                         net (fo=1, routed)           0.000    20.266    div3_remainder[0]
    SLICE_X6Y70          FDCE                                         r  div3_remainder_registre_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk3_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365    20.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.657    18.189 r  tp1_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.556    18.745    tp1_pll/inst/clk3_my_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    18.774 r  tp1_pll/inst/clkout3_buf/O
                         net (fo=50, routed)          0.861    19.634    clk3
    SLICE_X6Y70          FDCE                                         r  div3_remainder_registre_reg[0]/C
                         clock pessimism             -0.194    19.441    
    SLICE_X6Y70          FDCE (Hold_fdce_C_D)         0.120    19.561    div3_remainder_registre_reg[0]
  -------------------------------------------------------------------
                         required time                        -19.561    
                         arrival time                          20.266    
  -------------------------------------------------------------------
                         slack                                  0.706    

Slack (MET) :             0.769ns  (arrival time - required time)
  Source:                 div3_divisor_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk3_my_pll  {rise@20.000ns fall@35.000ns period=30.000ns})
  Destination:            div3_remainder_registre_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk3_my_pll  {rise@20.000ns fall@35.000ns period=30.000ns})
  Path Group:             clk3_my_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk3_my_pll rise@20.000ns - clk3_my_pll rise@20.000ns)
  Data Path Delay:        0.900ns  (logic 0.231ns (25.663%)  route 0.669ns (74.337%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.366ns = ( 19.634 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.598ns = ( 19.402 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk3_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177    20.177 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.617    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.339    18.278 r  tp1_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.510    18.788    tp1_pll/inst/clk3_my_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    18.814 r  tp1_pll/inst/clkout3_buf/O
                         net (fo=50, routed)          0.588    19.402    clk3
    SLICE_X4Y75          FDCE                                         r  div3_divisor_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDCE (Prop_fdce_C_Q)         0.141    19.543 r  div3_divisor_reg[11]/Q
                         net (fo=9, routed)           0.449    19.992    div3/div3_divisor[11]
    SLICE_X5Y70          LUT6 (Prop_lut6_I1_O)        0.045    20.037 r  div3/div3_remainder_registre[7]_i_3/O
                         net (fo=1, routed)           0.220    20.257    div3/div3_remainder_registre[7]_i_3_n_0
    SLICE_X5Y70          LUT6 (Prop_lut6_I5_O)        0.045    20.302 r  div3/div3_remainder_registre[7]_i_1/O
                         net (fo=1, routed)           0.000    20.302    div3_remainder[7]
    SLICE_X5Y70          FDCE                                         r  div3_remainder_registre_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk3_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365    20.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.657    18.189 r  tp1_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.556    18.745    tp1_pll/inst/clk3_my_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    18.774 r  tp1_pll/inst/clkout3_buf/O
                         net (fo=50, routed)          0.861    19.634    clk3
    SLICE_X5Y70          FDCE                                         r  div3_remainder_registre_reg[7]/C
                         clock pessimism             -0.194    19.441    
    SLICE_X5Y70          FDCE (Hold_fdce_C_D)         0.092    19.533    div3_remainder_registre_reg[7]
  -------------------------------------------------------------------
                         required time                        -19.533    
                         arrival time                          20.302    
  -------------------------------------------------------------------
                         slack                                  0.769    

Slack (MET) :             0.833ns  (arrival time - required time)
  Source:                 div3_divisor_reg[11]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk3_my_pll  {rise@20.000ns fall@35.000ns period=30.000ns})
  Destination:            div3_quotient_registre_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk3_my_pll  {rise@20.000ns fall@35.000ns period=30.000ns})
  Path Group:             clk3_my_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk3_my_pll rise@20.000ns - clk3_my_pll rise@20.000ns)
  Data Path Delay:        0.935ns  (logic 0.231ns (24.703%)  route 0.704ns (75.296%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.361ns = ( 19.639 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.588ns = ( 19.412 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk3_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177    20.177 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.617    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.339    18.278 r  tp1_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.510    18.788    tp1_pll/inst/clk3_my_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    18.814 r  tp1_pll/inst/clkout3_buf/O
                         net (fo=50, routed)          0.598    19.412    clk3
    SLICE_X3Y85          FDCE                                         r  div3_divisor_reg[11]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141    19.553 r  div3_divisor_reg[11]_rep/Q
                         net (fo=107, routed)         0.431    19.984    div3/div3_quotient_registre_reg[0]
    SLICE_X0Y82          LUT6 (Prop_lut6_I4_O)        0.045    20.029 r  div3/div3_quotient_registre[8]_i_2/O
                         net (fo=1, routed)           0.273    20.302    div3/partial_quo[8]
    SLICE_X0Y81          LUT6 (Prop_lut6_I0_O)        0.045    20.347 r  div3/div3_quotient_registre[8]_i_1/O
                         net (fo=1, routed)           0.000    20.347    div3_quotient[8]
    SLICE_X0Y81          FDCE                                         r  div3_quotient_registre_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk3_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365    20.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.657    18.189 r  tp1_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.556    18.745    tp1_pll/inst/clk3_my_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    18.774 r  tp1_pll/inst/clkout3_buf/O
                         net (fo=50, routed)          0.866    19.639    clk3
    SLICE_X0Y81          FDCE                                         r  div3_quotient_registre_reg[8]/C
                         clock pessimism             -0.217    19.423    
    SLICE_X0Y81          FDCE (Hold_fdce_C_D)         0.091    19.514    div3_quotient_registre_reg[8]
  -------------------------------------------------------------------
                         required time                        -19.514    
                         arrival time                          20.347    
  -------------------------------------------------------------------
                         slack                                  0.833    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk3_my_pll
Waveform(ns):       { 20.000 35.000 }
Period(ns):         30.000
Sources:            { tp1_pll/inst/plle2_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         30.000      27.845     BUFGCTRL_X0Y3   tp1_pll/inst/clkout3_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         30.000      28.751     PLLE2_ADV_X0Y1  tp1_pll/inst/plle2_adv_inst/CLKOUT2
Min Period        n/a     FDCE/C             n/a            1.000         30.000      29.000     SLICE_X4Y73     div3_dividend_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         30.000      29.000     SLICE_X3Y82     div3_dividend_reg[10]/C
Min Period        n/a     FDCE/C             n/a            1.000         30.000      29.000     SLICE_X2Y85     div3_dividend_reg[11]/C
Min Period        n/a     FDCE/C             n/a            1.000         30.000      29.000     SLICE_X3Y73     div3_dividend_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         30.000      29.000     SLICE_X6Y73     div3_dividend_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         30.000      29.000     SLICE_X6Y73     div3_dividend_reg[3]/C
Min Period        n/a     FDCE/C             n/a            1.000         30.000      29.000     SLICE_X7Y77     div3_dividend_reg[4]/C
Min Period        n/a     FDCE/C             n/a            1.000         30.000      29.000     SLICE_X8Y78     div3_dividend_reg[5]/C
Max Period        n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       30.000      130.000    PLLE2_ADV_X0Y1  tp1_pll/inst/plle2_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDCE/C             n/a            0.500         15.000      14.500     SLICE_X4Y73     div3_dividend_reg[0]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         15.000      14.500     SLICE_X4Y73     div3_dividend_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         15.000      14.500     SLICE_X3Y82     div3_dividend_reg[10]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         15.000      14.500     SLICE_X3Y82     div3_dividend_reg[10]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         15.000      14.500     SLICE_X2Y85     div3_dividend_reg[11]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         15.000      14.500     SLICE_X2Y85     div3_dividend_reg[11]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         15.000      14.500     SLICE_X3Y73     div3_dividend_reg[1]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         15.000      14.500     SLICE_X3Y73     div3_dividend_reg[1]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         15.000      14.500     SLICE_X6Y73     div3_dividend_reg[2]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         15.000      14.500     SLICE_X6Y73     div3_dividend_reg[2]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         15.000      14.500     SLICE_X4Y73     div3_dividend_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         15.000      14.500     SLICE_X4Y73     div3_dividend_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         15.000      14.500     SLICE_X3Y82     div3_dividend_reg[10]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         15.000      14.500     SLICE_X3Y82     div3_dividend_reg[10]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         15.000      14.500     SLICE_X2Y85     div3_dividend_reg[11]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         15.000      14.500     SLICE_X2Y85     div3_dividend_reg[11]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         15.000      14.500     SLICE_X3Y73     div3_dividend_reg[1]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         15.000      14.500     SLICE_X3Y73     div3_dividend_reg[1]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         15.000      14.500     SLICE_X6Y73     div3_dividend_reg[2]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         15.000      14.500     SLICE_X6Y73     div3_dividend_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk4_my_pll
  To Clock:  clk4_my_pll

Setup :            0  Failing Endpoints,  Worst Slack        6.393ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.250ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.393ns  (required time - arrival time)
  Source:                 compteur_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            remainder_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk4_my_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk4_my_pll rise@10.000ns - clk4_my_pll rise@0.000ns)
  Data Path Delay:        3.507ns  (logic 0.580ns (16.538%)  route 2.927ns (83.462%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.555ns = ( 7.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.868ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.201    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.590    -6.389 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.704    -4.685    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.589 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          1.720    -2.868    clk4
    SLICE_X1Y88          FDCE                                         r  compteur_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDCE (Prop_fdce_C_Q)         0.456    -2.412 r  compteur_reg[0]/Q
                         net (fo=25, routed)          2.927     0.515    compteur[0]
    SLICE_X7Y71          LUT6 (Prop_lut6_I1_O)        0.124     0.639 r  remainder[10]_i_1/O
                         net (fo=1, routed)           0.000     0.639    remainder[10]_i_1_n_0
    SLICE_X7Y71          FDCE                                         r  remainder_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.855     4.141 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.625     5.766    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.857 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          1.588     7.445    clk4
    SLICE_X7Y71          FDCE                                         r  remainder_reg[10]/C
                         clock pessimism             -0.365     7.080    
                         clock uncertainty           -0.077     7.002    
    SLICE_X7Y71          FDCE (Setup_fdce_C_D)        0.029     7.031    remainder_reg[10]
  -------------------------------------------------------------------
                         required time                          7.031    
                         arrival time                          -0.639    
  -------------------------------------------------------------------
                         slack                                  6.393    

Slack (MET) :             6.454ns  (required time - arrival time)
  Source:                 compteur_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            remainder_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk4_my_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk4_my_pll rise@10.000ns - clk4_my_pll rise@0.000ns)
  Data Path Delay:        3.417ns  (logic 0.580ns (16.972%)  route 2.837ns (83.028%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.633ns = ( 7.367 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.868ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.201    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.590    -6.389 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.704    -4.685    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.589 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          1.720    -2.868    clk4
    SLICE_X1Y88          FDCE                                         r  compteur_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDCE (Prop_fdce_C_Q)         0.456    -2.412 r  compteur_reg[0]/Q
                         net (fo=25, routed)          2.837     0.425    compteur[0]
    SLICE_X8Y70          LUT6 (Prop_lut6_I1_O)        0.124     0.549 r  remainder[7]_i_1/O
                         net (fo=1, routed)           0.000     0.549    remainder[7]_i_1_n_0
    SLICE_X8Y70          FDCE                                         r  remainder_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.855     4.141 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.625     5.766    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.857 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          1.510     7.367    clk4
    SLICE_X8Y70          FDCE                                         r  remainder_reg[7]/C
                         clock pessimism             -0.365     7.002    
                         clock uncertainty           -0.077     6.924    
    SLICE_X8Y70          FDCE (Setup_fdce_C_D)        0.079     7.003    remainder_reg[7]
  -------------------------------------------------------------------
                         required time                          7.003    
                         arrival time                          -0.549    
  -------------------------------------------------------------------
                         slack                                  6.454    

Slack (MET) :             6.473ns  (required time - arrival time)
  Source:                 compteur_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            remainder_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk4_my_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk4_my_pll rise@10.000ns - clk4_my_pll rise@0.000ns)
  Data Path Delay:        3.398ns  (logic 0.580ns (17.067%)  route 2.818ns (82.933%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.633ns = ( 7.367 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.868ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.201    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.590    -6.389 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.704    -4.685    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.589 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          1.720    -2.868    clk4
    SLICE_X1Y88          FDCE                                         r  compteur_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDCE (Prop_fdce_C_Q)         0.456    -2.412 r  compteur_reg[0]/Q
                         net (fo=25, routed)          2.818     0.406    compteur[0]
    SLICE_X8Y70          LUT6 (Prop_lut6_I1_O)        0.124     0.530 r  remainder[2]_i_1/O
                         net (fo=1, routed)           0.000     0.530    remainder[2]_i_1_n_0
    SLICE_X8Y70          FDCE                                         r  remainder_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.855     4.141 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.625     5.766    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.857 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          1.510     7.367    clk4
    SLICE_X8Y70          FDCE                                         r  remainder_reg[2]/C
                         clock pessimism             -0.365     7.002    
                         clock uncertainty           -0.077     6.924    
    SLICE_X8Y70          FDCE (Setup_fdce_C_D)        0.079     7.003    remainder_reg[2]
  -------------------------------------------------------------------
                         required time                          7.003    
                         arrival time                          -0.530    
  -------------------------------------------------------------------
                         slack                                  6.473    

Slack (MET) :             6.509ns  (required time - arrival time)
  Source:                 compteur_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            quotient_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk4_my_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk4_my_pll rise@10.000ns - clk4_my_pll rise@0.000ns)
  Data Path Delay:        3.438ns  (logic 0.580ns (16.868%)  route 2.858ns (83.132%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.555ns = ( 7.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.868ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.201    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.590    -6.389 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.704    -4.685    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.589 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          1.720    -2.868    clk4
    SLICE_X1Y88          FDPE                                         r  compteur_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDPE (Prop_fdpe_C_Q)         0.456    -2.412 r  compteur_reg[1]/Q
                         net (fo=25, routed)          2.858     0.446    compteur[1]
    SLICE_X6Y71          LUT6 (Prop_lut6_I3_O)        0.124     0.570 r  quotient[0]_i_1/O
                         net (fo=1, routed)           0.000     0.570    p_0_in[0]
    SLICE_X6Y71          FDCE                                         r  quotient_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.855     4.141 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.625     5.766    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.857 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          1.588     7.445    clk4
    SLICE_X6Y71          FDCE                                         r  quotient_reg[0]/C
                         clock pessimism             -0.365     7.080    
                         clock uncertainty           -0.077     7.002    
    SLICE_X6Y71          FDCE (Setup_fdce_C_D)        0.077     7.079    quotient_reg[0]
  -------------------------------------------------------------------
                         required time                          7.079    
                         arrival time                          -0.570    
  -------------------------------------------------------------------
                         slack                                  6.509    

Slack (MET) :             6.538ns  (required time - arrival time)
  Source:                 compteur_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            remainder_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk4_my_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk4_my_pll rise@10.000ns - clk4_my_pll rise@0.000ns)
  Data Path Delay:        3.412ns  (logic 0.580ns (17.001%)  route 2.832ns (82.999%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.555ns = ( 7.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.868ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.201    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.590    -6.389 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.704    -4.685    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.589 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          1.720    -2.868    clk4
    SLICE_X1Y88          FDCE                                         r  compteur_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDCE (Prop_fdce_C_Q)         0.456    -2.412 r  compteur_reg[0]/Q
                         net (fo=25, routed)          2.832     0.419    compteur[0]
    SLICE_X6Y71          LUT6 (Prop_lut6_I1_O)        0.124     0.543 r  remainder[9]_i_1/O
                         net (fo=1, routed)           0.000     0.543    remainder[9]_i_1_n_0
    SLICE_X6Y71          FDCE                                         r  remainder_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.855     4.141 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.625     5.766    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.857 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          1.588     7.445    clk4
    SLICE_X6Y71          FDCE                                         r  remainder_reg[9]/C
                         clock pessimism             -0.365     7.080    
                         clock uncertainty           -0.077     7.002    
    SLICE_X6Y71          FDCE (Setup_fdce_C_D)        0.079     7.081    remainder_reg[9]
  -------------------------------------------------------------------
                         required time                          7.081    
                         arrival time                          -0.543    
  -------------------------------------------------------------------
                         slack                                  6.538    

Slack (MET) :             6.561ns  (required time - arrival time)
  Source:                 compteur_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            remainder_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk4_my_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk4_my_pll rise@10.000ns - clk4_my_pll rise@0.000ns)
  Data Path Delay:        3.262ns  (logic 0.580ns (17.782%)  route 2.682ns (82.218%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.634ns = ( 7.366 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.868ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.201    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.590    -6.389 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.704    -4.685    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.589 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          1.720    -2.868    clk4
    SLICE_X1Y88          FDCE                                         r  compteur_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDCE (Prop_fdce_C_Q)         0.456    -2.412 r  compteur_reg[0]/Q
                         net (fo=25, routed)          2.682     0.269    compteur[0]
    SLICE_X9Y71          LUT6 (Prop_lut6_I1_O)        0.124     0.393 r  remainder[5]_i_1/O
                         net (fo=1, routed)           0.000     0.393    remainder[5]_i_1_n_0
    SLICE_X9Y71          FDCE                                         r  remainder_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.855     4.141 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.625     5.766    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.857 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          1.509     7.366    clk4
    SLICE_X9Y71          FDCE                                         r  remainder_reg[5]/C
                         clock pessimism             -0.365     7.001    
                         clock uncertainty           -0.077     6.923    
    SLICE_X9Y71          FDCE (Setup_fdce_C_D)        0.031     6.954    remainder_reg[5]
  -------------------------------------------------------------------
                         required time                          6.954    
                         arrival time                          -0.393    
  -------------------------------------------------------------------
                         slack                                  6.561    

Slack (MET) :             6.585ns  (required time - arrival time)
  Source:                 compteur_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            remainder_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk4_my_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk4_my_pll rise@10.000ns - clk4_my_pll rise@0.000ns)
  Data Path Delay:        3.366ns  (logic 0.580ns (17.229%)  route 2.786ns (82.771%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.555ns = ( 7.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.868ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.201    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.590    -6.389 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.704    -4.685    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.589 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          1.720    -2.868    clk4
    SLICE_X1Y88          FDPE                                         r  compteur_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDPE (Prop_fdpe_C_Q)         0.456    -2.412 r  compteur_reg[1]/Q
                         net (fo=25, routed)          2.786     0.374    compteur[1]
    SLICE_X6Y71          LUT6 (Prop_lut6_I3_O)        0.124     0.498 r  remainder[6]_i_1/O
                         net (fo=1, routed)           0.000     0.498    remainder[6]_i_1_n_0
    SLICE_X6Y71          FDCE                                         r  remainder_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.855     4.141 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.625     5.766    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.857 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          1.588     7.445    clk4
    SLICE_X6Y71          FDCE                                         r  remainder_reg[6]/C
                         clock pessimism             -0.365     7.080    
                         clock uncertainty           -0.077     7.002    
    SLICE_X6Y71          FDCE (Setup_fdce_C_D)        0.081     7.083    remainder_reg[6]
  -------------------------------------------------------------------
                         required time                          7.083    
                         arrival time                          -0.498    
  -------------------------------------------------------------------
                         slack                                  6.585    

Slack (MET) :             6.615ns  (required time - arrival time)
  Source:                 compteur_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            remainder_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk4_my_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk4_my_pll rise@10.000ns - clk4_my_pll rise@0.000ns)
  Data Path Delay:        3.335ns  (logic 0.580ns (17.394%)  route 2.755ns (82.606%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.555ns = ( 7.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.868ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.201    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.590    -6.389 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.704    -4.685    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.589 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          1.720    -2.868    clk4
    SLICE_X1Y88          FDCE                                         r  compteur_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDCE (Prop_fdce_C_Q)         0.456    -2.412 r  compteur_reg[0]/Q
                         net (fo=25, routed)          2.755     0.342    compteur[0]
    SLICE_X6Y71          LUT6 (Prop_lut6_I1_O)        0.124     0.466 r  remainder[8]_i_1/O
                         net (fo=1, routed)           0.000     0.466    remainder[8]_i_1_n_0
    SLICE_X6Y71          FDCE                                         r  remainder_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.855     4.141 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.625     5.766    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.857 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          1.588     7.445    clk4
    SLICE_X6Y71          FDCE                                         r  remainder_reg[8]/C
                         clock pessimism             -0.365     7.080    
                         clock uncertainty           -0.077     7.002    
    SLICE_X6Y71          FDCE (Setup_fdce_C_D)        0.079     7.081    remainder_reg[8]
  -------------------------------------------------------------------
                         required time                          7.081    
                         arrival time                          -0.466    
  -------------------------------------------------------------------
                         slack                                  6.615    

Slack (MET) :             6.620ns  (required time - arrival time)
  Source:                 compteur_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            remainder_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk4_my_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk4_my_pll rise@10.000ns - clk4_my_pll rise@0.000ns)
  Data Path Delay:        3.249ns  (logic 0.580ns (17.849%)  route 2.669ns (82.151%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.633ns = ( 7.367 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.868ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.201    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.590    -6.389 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.704    -4.685    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.589 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          1.720    -2.868    clk4
    SLICE_X1Y88          FDCE                                         r  compteur_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDCE (Prop_fdce_C_Q)         0.456    -2.412 r  compteur_reg[0]/Q
                         net (fo=25, routed)          2.669     0.257    compteur[0]
    SLICE_X8Y70          LUT6 (Prop_lut6_I1_O)        0.124     0.381 r  remainder[0]_i_1/O
                         net (fo=1, routed)           0.000     0.381    remainder[0]_i_1_n_0
    SLICE_X8Y70          FDCE                                         r  remainder_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.855     4.141 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.625     5.766    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.857 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          1.510     7.367    clk4
    SLICE_X8Y70          FDCE                                         r  remainder_reg[0]/C
                         clock pessimism             -0.365     7.002    
                         clock uncertainty           -0.077     6.924    
    SLICE_X8Y70          FDCE (Setup_fdce_C_D)        0.077     7.001    remainder_reg[0]
  -------------------------------------------------------------------
                         required time                          7.001    
                         arrival time                          -0.381    
  -------------------------------------------------------------------
                         slack                                  6.620    

Slack (MET) :             6.626ns  (required time - arrival time)
  Source:                 compteur_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            remainder_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk4_my_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk4_my_pll rise@10.000ns - clk4_my_pll rise@0.000ns)
  Data Path Delay:        3.247ns  (logic 0.580ns (17.860%)  route 2.667ns (82.140%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.633ns = ( 7.367 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.868ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.201    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.590    -6.389 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.704    -4.685    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.589 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          1.720    -2.868    clk4
    SLICE_X1Y88          FDCE                                         r  compteur_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDCE (Prop_fdce_C_Q)         0.456    -2.412 r  compteur_reg[0]/Q
                         net (fo=25, routed)          2.667     0.255    compteur[0]
    SLICE_X8Y70          LUT6 (Prop_lut6_I1_O)        0.124     0.379 r  remainder[1]_i_1/O
                         net (fo=1, routed)           0.000     0.379    remainder[1]_i_1_n_0
    SLICE_X8Y70          FDCE                                         r  remainder_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.855     4.141 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.625     5.766    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.857 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          1.510     7.367    clk4
    SLICE_X8Y70          FDCE                                         r  remainder_reg[1]/C
                         clock pessimism             -0.365     7.002    
                         clock uncertainty           -0.077     6.924    
    SLICE_X8Y70          FDCE (Setup_fdce_C_D)        0.081     7.005    remainder_reg[1]
  -------------------------------------------------------------------
                         required time                          7.005    
                         arrival time                          -0.379    
  -------------------------------------------------------------------
                         slack                                  6.626    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 compteur_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compteur_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk4_my_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4_my_pll rise@0.000ns - clk4_my_pll rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.303%)  route 0.170ns (54.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.354ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.617    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.339    -1.722 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.510    -1.212    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.186 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          0.600    -0.586    clk4
    SLICE_X1Y88          FDCE                                         r  compteur_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDCE (Prop_fdce_C_Q)         0.141    -0.445 r  compteur_reg[0]/Q
                         net (fo=25, routed)          0.170    -0.275    compteur[0]
    SLICE_X1Y88          FDPE                                         r  compteur_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.657    -1.811 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.556    -1.255    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.226 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          0.873    -0.354    clk4
    SLICE_X1Y88          FDPE                                         r  compteur_reg[1]/C
                         clock pessimism             -0.233    -0.586    
    SLICE_X1Y88          FDPE (Hold_fdpe_C_D)         0.061    -0.525    compteur_reg[1]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 compteur_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            quotient_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk4_my_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4_my_pll rise@0.000ns - clk4_my_pll rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.960%)  route 0.172ns (48.040%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.356ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.617    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.339    -1.722 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.510    -1.212    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.186 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          0.600    -0.586    clk4
    SLICE_X1Y88          FDCE                                         r  compteur_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDCE (Prop_fdce_C_Q)         0.141    -0.445 r  compteur_reg[0]/Q
                         net (fo=25, routed)          0.172    -0.273    compteur[0]
    SLICE_X0Y87          LUT6 (Prop_lut6_I1_O)        0.045    -0.228 r  quotient[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.228    p_0_in[11]
    SLICE_X0Y87          FDCE                                         r  quotient_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.657    -1.811 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.556    -1.255    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.226 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          0.871    -0.356    clk4
    SLICE_X0Y87          FDCE                                         r  quotient_reg[11]/C
                         clock pessimism             -0.217    -0.572    
    SLICE_X0Y87          FDCE (Hold_fdce_C_D)         0.091    -0.481    quotient_reg[11]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 compteur_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            quotient_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk4_my_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4_my_pll rise@0.000ns - clk4_my_pll rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.186ns (44.888%)  route 0.228ns (55.112%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.357ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.617    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.339    -1.722 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.510    -1.212    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.186 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          0.600    -0.586    clk4
    SLICE_X1Y88          FDPE                                         r  compteur_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDPE (Prop_fdpe_C_Q)         0.141    -0.445 r  compteur_reg[1]/Q
                         net (fo=25, routed)          0.228    -0.217    compteur[1]
    SLICE_X0Y85          LUT6 (Prop_lut6_I3_O)        0.045    -0.172 r  quotient[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.172    p_0_in[4]
    SLICE_X0Y85          FDCE                                         r  quotient_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.657    -1.811 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.556    -1.255    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.226 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          0.870    -0.357    clk4
    SLICE_X0Y85          FDCE                                         r  quotient_reg[4]/C
                         clock pessimism             -0.217    -0.573    
    SLICE_X0Y85          FDCE (Hold_fdce_C_D)         0.092    -0.481    quotient_reg[4]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 compteur_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            quotient_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk4_my_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4_my_pll rise@0.000ns - clk4_my_pll rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.186ns (44.672%)  route 0.230ns (55.328%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.357ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.617    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.339    -1.722 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.510    -1.212    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.186 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          0.600    -0.586    clk4
    SLICE_X1Y88          FDPE                                         r  compteur_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDPE (Prop_fdpe_C_Q)         0.141    -0.445 r  compteur_reg[1]/Q
                         net (fo=25, routed)          0.230    -0.215    compteur[1]
    SLICE_X0Y85          LUT6 (Prop_lut6_I3_O)        0.045    -0.170 r  quotient[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.170    p_0_in[9]
    SLICE_X0Y85          FDCE                                         r  quotient_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.657    -1.811 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.556    -1.255    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.226 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          0.870    -0.357    clk4
    SLICE_X0Y85          FDCE                                         r  quotient_reg[9]/C
                         clock pessimism             -0.217    -0.573    
    SLICE_X0Y85          FDCE (Hold_fdce_C_D)         0.092    -0.481    quotient_reg[9]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 compteur_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            quotient_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk4_my_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4_my_pll rise@0.000ns - clk4_my_pll rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.186ns (44.780%)  route 0.229ns (55.220%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.357ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.617    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.339    -1.722 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.510    -1.212    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.186 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          0.600    -0.586    clk4
    SLICE_X1Y88          FDPE                                         r  compteur_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDPE (Prop_fdpe_C_Q)         0.141    -0.445 r  compteur_reg[1]/Q
                         net (fo=25, routed)          0.229    -0.216    compteur[1]
    SLICE_X0Y85          LUT6 (Prop_lut6_I3_O)        0.045    -0.171 r  quotient[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.171    p_0_in[10]
    SLICE_X0Y85          FDCE                                         r  quotient_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.657    -1.811 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.556    -1.255    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.226 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          0.870    -0.357    clk4
    SLICE_X0Y85          FDCE                                         r  quotient_reg[10]/C
                         clock pessimism             -0.217    -0.573    
    SLICE_X0Y85          FDCE (Hold_fdce_C_D)         0.091    -0.482    quotient_reg[10]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 compteur_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            quotient_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk4_my_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4_my_pll rise@0.000ns - clk4_my_pll rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.186ns (40.632%)  route 0.272ns (59.368%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.357ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.617    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.339    -1.722 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.510    -1.212    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.186 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          0.600    -0.586    clk4
    SLICE_X1Y88          FDCE                                         r  compteur_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDCE (Prop_fdce_C_Q)         0.141    -0.445 r  compteur_reg[2]/Q
                         net (fo=25, routed)          0.272    -0.173    compteur[2]
    SLICE_X0Y85          LUT6 (Prop_lut6_I4_O)        0.045    -0.128 r  quotient[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.128    p_0_in[8]
    SLICE_X0Y85          FDCE                                         r  quotient_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.657    -1.811 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.556    -1.255    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.226 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          0.870    -0.357    clk4
    SLICE_X0Y85          FDCE                                         r  quotient_reg[8]/C
                         clock pessimism             -0.217    -0.573    
    SLICE_X0Y85          FDCE (Hold_fdce_C_D)         0.092    -0.481    quotient_reg[8]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 compteur_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            quotient_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk4_my_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4_my_pll rise@0.000ns - clk4_my_pll rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.186ns (36.898%)  route 0.318ns (63.102%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.359ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.617    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.339    -1.722 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.510    -1.212    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.186 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          0.600    -0.586    clk4
    SLICE_X1Y88          FDPE                                         r  compteur_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDPE (Prop_fdpe_C_Q)         0.141    -0.445 r  compteur_reg[1]/Q
                         net (fo=25, routed)          0.318    -0.127    compteur[1]
    SLICE_X0Y83          LUT6 (Prop_lut6_I3_O)        0.045    -0.082 r  quotient[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.082    p_0_in[7]
    SLICE_X0Y83          FDCE                                         r  quotient_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.657    -1.811 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.556    -1.255    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.226 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          0.868    -0.359    clk4
    SLICE_X0Y83          FDCE                                         r  quotient_reg[7]/C
                         clock pessimism             -0.217    -0.575    
    SLICE_X0Y83          FDCE (Hold_fdce_C_D)         0.092    -0.483    quotient_reg[7]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 compteur_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            quotient_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk4_my_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4_my_pll rise@0.000ns - clk4_my_pll rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.186ns (36.886%)  route 0.318ns (63.114%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.359ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.617    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.339    -1.722 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.510    -1.212    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.186 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          0.600    -0.586    clk4
    SLICE_X1Y88          FDPE                                         r  compteur_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDPE (Prop_fdpe_C_Q)         0.141    -0.445 r  compteur_reg[1]/Q
                         net (fo=25, routed)          0.318    -0.127    compteur[1]
    SLICE_X0Y83          LUT6 (Prop_lut6_I3_O)        0.045    -0.082 r  quotient[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.082    p_0_in[5]
    SLICE_X0Y83          FDCE                                         r  quotient_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.657    -1.811 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.556    -1.255    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.226 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          0.868    -0.359    clk4
    SLICE_X0Y83          FDCE                                         r  quotient_reg[5]/C
                         clock pessimism             -0.217    -0.575    
    SLICE_X0Y83          FDCE (Hold_fdce_C_D)         0.091    -0.484    quotient_reg[5]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 compteur_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            quotient_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk4_my_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4_my_pll rise@0.000ns - clk4_my_pll rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.186ns (31.920%)  route 0.397ns (68.080%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.359ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.617    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.339    -1.722 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.510    -1.212    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.186 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          0.600    -0.586    clk4
    SLICE_X1Y88          FDPE                                         r  compteur_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDPE (Prop_fdpe_C_Q)         0.141    -0.445 r  compteur_reg[1]/Q
                         net (fo=25, routed)          0.397    -0.048    compteur[1]
    SLICE_X0Y83          LUT6 (Prop_lut6_I3_O)        0.045    -0.003 r  quotient[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.003    p_0_in[6]
    SLICE_X0Y83          FDCE                                         r  quotient_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.657    -1.811 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.556    -1.255    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.226 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          0.868    -0.359    clk4
    SLICE_X0Y83          FDCE                                         r  quotient_reg[6]/C
                         clock pessimism             -0.217    -0.575    
    SLICE_X0Y83          FDCE (Hold_fdce_C_D)         0.092    -0.483    quotient_reg[6]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.589ns  (arrival time - required time)
  Source:                 compteur_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compteur_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk4_my_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4_my_pll rise@0.000ns - clk4_my_pll rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.141ns (21.682%)  route 0.509ns (78.318%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.354ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.617    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.339    -1.722 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.510    -1.212    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.186 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          0.600    -0.586    clk4
    SLICE_X1Y88          FDCE                                         r  compteur_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDCE (Prop_fdce_C_Q)         0.141    -0.445 r  compteur_reg[2]/Q
                         net (fo=25, routed)          0.509     0.064    compteur[2]
    SLICE_X1Y88          FDCE                                         r  compteur_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.657    -1.811 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.556    -1.255    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.226 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          0.873    -0.354    clk4
    SLICE_X1Y88          FDCE                                         r  compteur_reg[0]/C
                         clock pessimism             -0.233    -0.586    
    SLICE_X1Y88          FDCE (Hold_fdce_C_D)         0.061    -0.525    compteur_reg[0]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                           0.064    
  -------------------------------------------------------------------
                         slack                                  0.589    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk4_my_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { tp1_pll/inst/plle2_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   tp1_pll/inst/clkout4_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  tp1_pll/inst/plle2_adv_inst/CLKOUT3
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X1Y88     compteur_reg[0]/C
Min Period        n/a     FDPE/C             n/a            1.000         10.000      9.000      SLICE_X1Y88     compteur_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X1Y88     compteur_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X4Y68     dividend_q_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X1Y82     dividend_q_reg[10]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X1Y84     dividend_q_reg[11]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X0Y70     dividend_q_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X5Y68     dividend_q_reg[2]/C
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y1  tp1_pll/inst/plle2_adv_inst/CLKOUT3
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X1Y88     compteur_reg[0]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X1Y88     compteur_reg[0]/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         5.000       4.500      SLICE_X1Y88     compteur_reg[1]/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         5.000       4.500      SLICE_X1Y88     compteur_reg[1]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X1Y88     compteur_reg[2]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X1Y88     compteur_reg[2]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X4Y68     dividend_q_reg[0]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X4Y68     dividend_q_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X1Y82     dividend_q_reg[10]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X1Y82     dividend_q_reg[10]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X1Y88     compteur_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X1Y88     compteur_reg[0]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         5.000       4.500      SLICE_X1Y88     compteur_reg[1]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         5.000       4.500      SLICE_X1Y88     compteur_reg[1]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X1Y88     compteur_reg[2]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X1Y88     compteur_reg[2]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X4Y68     dividend_q_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X4Y68     dividend_q_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X1Y82     dividend_q_reg[10]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X1Y82     dividend_q_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_my_pll
  To Clock:  clkfbout_my_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_my_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { tp1_pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4   tp1_pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  tp1_pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  tp1_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  tp1_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y1  tp1_pll/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk4_my_pll
  To Clock:  clk1_my_pll

Setup :            0  Failing Endpoints,  Worst Slack        4.173ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.233ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.173ns  (required time - arrival time)
  Source:                 divisor_q_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div1_divisor_reg[11]_rep__0/D
                            (rising edge-triggered cell FDCE clocked by clk1_my_pll  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk1_my_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk1_my_pll rise@30.000ns - clk4_my_pll rise@20.000ns)
  Data Path Delay:        5.284ns  (logic 0.456ns (8.629%)  route 4.828ns (91.371%))
  Logic Levels:           0  
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.624ns = ( 27.376 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.885ns = ( 17.115 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948    20.948 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.201    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.590    13.611 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.704    15.315    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    15.411 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          1.703    17.115    clk4
    SLICE_X0Y75          FDCE                                         r  divisor_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDCE (Prop_fdce_C_Q)         0.456    17.571 r  divisor_q_reg[11]/Q
                         net (fo=9, routed)           4.828    22.399    divisor_q[11]
    SLICE_X8Y89          FDCE                                         r  div1_divisor_reg[11]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_my_pll rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    30.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    31.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    24.141 r  tp1_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    25.766    tp1_pll/inst/clk1_my_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.857 r  tp1_pll/inst/clkout1_buf/O
                         net (fo=50, routed)          1.519    27.376    clk1
    SLICE_X8Y89          FDCE                                         r  div1_divisor_reg[11]_rep__0/C
                         clock pessimism             -0.530    26.846    
                         clock uncertainty           -0.214    26.633    
    SLICE_X8Y89          FDCE (Setup_fdce_C_D)       -0.061    26.572    div1_divisor_reg[11]_rep__0
  -------------------------------------------------------------------
                         required time                         26.572    
                         arrival time                         -22.399    
  -------------------------------------------------------------------
                         slack                                  4.173    

Slack (MET) :             5.552ns  (required time - arrival time)
  Source:                 divisor_q_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div1_divisor_reg[11]_rep/D
                            (rising edge-triggered cell FDCE clocked by clk1_my_pll  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk1_my_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk1_my_pll rise@30.000ns - clk4_my_pll rise@20.000ns)
  Data Path Delay:        3.861ns  (logic 0.456ns (11.812%)  route 3.405ns (88.188%))
  Logic Levels:           0  
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.624ns = ( 27.376 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.885ns = ( 17.115 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948    20.948 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.201    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.590    13.611 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.704    15.315    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    15.411 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          1.703    17.115    clk4
    SLICE_X0Y75          FDCE                                         r  divisor_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDCE (Prop_fdce_C_Q)         0.456    17.571 r  divisor_q_reg[11]/Q
                         net (fo=9, routed)           3.405    20.975    divisor_q[11]
    SLICE_X9Y89          FDCE                                         r  div1_divisor_reg[11]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_my_pll rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    30.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    31.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    24.141 r  tp1_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    25.766    tp1_pll/inst/clk1_my_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.857 r  tp1_pll/inst/clkout1_buf/O
                         net (fo=50, routed)          1.519    27.376    clk1
    SLICE_X9Y89          FDCE                                         r  div1_divisor_reg[11]_rep/C
                         clock pessimism             -0.530    26.846    
                         clock uncertainty           -0.214    26.633    
    SLICE_X9Y89          FDCE (Setup_fdce_C_D)       -0.105    26.528    div1_divisor_reg[11]_rep
  -------------------------------------------------------------------
                         required time                         26.528    
                         arrival time                         -20.975    
  -------------------------------------------------------------------
                         slack                                  5.552    

Slack (MET) :             5.790ns  (required time - arrival time)
  Source:                 divisor_q_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div1_divisor_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk1_my_pll  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk1_my_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk1_my_pll rise@30.000ns - clk4_my_pll rise@20.000ns)
  Data Path Delay:        3.659ns  (logic 0.456ns (12.462%)  route 3.203ns (87.538%))
  Logic Levels:           0  
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.624ns = ( 27.376 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.872ns = ( 17.128 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948    20.948 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.201    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.590    13.611 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.704    15.315    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    15.411 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          1.716    17.128    clk4
    SLICE_X1Y84          FDCE                                         r  divisor_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDCE (Prop_fdce_C_Q)         0.456    17.584 r  divisor_q_reg[10]/Q
                         net (fo=3, routed)           3.203    20.787    divisor_q[10]
    SLICE_X8Y89          FDCE                                         r  div1_divisor_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_my_pll rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    30.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    31.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    24.141 r  tp1_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    25.766    tp1_pll/inst/clk1_my_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.857 r  tp1_pll/inst/clkout1_buf/O
                         net (fo=50, routed)          1.519    27.376    clk1
    SLICE_X8Y89          FDCE                                         r  div1_divisor_reg[10]/C
                         clock pessimism             -0.530    26.846    
                         clock uncertainty           -0.214    26.633    
    SLICE_X8Y89          FDCE (Setup_fdce_C_D)       -0.056    26.577    div1_divisor_reg[10]
  -------------------------------------------------------------------
                         required time                         26.577    
                         arrival time                         -20.787    
  -------------------------------------------------------------------
                         slack                                  5.790    

Slack (MET) :             5.860ns  (required time - arrival time)
  Source:                 dividend_q_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div1_dividend_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk1_my_pll  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk1_my_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk1_my_pll rise@30.000ns - clk4_my_pll rise@20.000ns)
  Data Path Delay:        3.543ns  (logic 0.456ns (12.871%)  route 3.087ns (87.129%))
  Logic Levels:           0  
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.623ns = ( 27.377 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.874ns = ( 17.126 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948    20.948 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.201    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.590    13.611 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.704    15.315    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    15.411 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          1.714    17.126    clk4
    SLICE_X1Y82          FDCE                                         r  dividend_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDCE (Prop_fdce_C_Q)         0.456    17.582 r  dividend_q_reg[10]/Q
                         net (fo=3, routed)           3.087    20.668    dividend_q[10]
    SLICE_X9Y91          FDCE                                         r  div1_dividend_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_my_pll rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    30.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    31.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    24.141 r  tp1_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    25.766    tp1_pll/inst/clk1_my_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.857 r  tp1_pll/inst/clkout1_buf/O
                         net (fo=50, routed)          1.520    27.377    clk1
    SLICE_X9Y91          FDCE                                         r  div1_dividend_reg[10]/C
                         clock pessimism             -0.530    26.847    
                         clock uncertainty           -0.214    26.634    
    SLICE_X9Y91          FDCE (Setup_fdce_C_D)       -0.105    26.529    div1_dividend_reg[10]
  -------------------------------------------------------------------
                         required time                         26.529    
                         arrival time                         -20.668    
  -------------------------------------------------------------------
                         slack                                  5.860    

Slack (MET) :             5.871ns  (required time - arrival time)
  Source:                 divisor_q_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div1_divisor_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk1_my_pll  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk1_my_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk1_my_pll rise@30.000ns - clk4_my_pll rise@20.000ns)
  Data Path Delay:        3.580ns  (logic 0.456ns (12.738%)  route 3.124ns (87.262%))
  Logic Levels:           0  
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.637ns = ( 27.363 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.885ns = ( 17.115 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948    20.948 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.201    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.590    13.611 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.704    15.315    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    15.411 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          1.703    17.115    clk4
    SLICE_X0Y75          FDCE                                         r  divisor_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDCE (Prop_fdce_C_Q)         0.456    17.571 r  divisor_q_reg[11]/Q
                         net (fo=9, routed)           3.124    20.695    divisor_q[11]
    SLICE_X8Y76          FDCE                                         r  div1_divisor_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_my_pll rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    30.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    31.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    24.141 r  tp1_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    25.766    tp1_pll/inst/clk1_my_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.857 r  tp1_pll/inst/clkout1_buf/O
                         net (fo=50, routed)          1.506    27.363    clk1
    SLICE_X8Y76          FDCE                                         r  div1_divisor_reg[11]/C
                         clock pessimism             -0.530    26.833    
                         clock uncertainty           -0.214    26.620    
    SLICE_X8Y76          FDCE (Setup_fdce_C_D)       -0.054    26.566    div1_divisor_reg[11]
  -------------------------------------------------------------------
                         required time                         26.566    
                         arrival time                         -20.695    
  -------------------------------------------------------------------
                         slack                                  5.871    

Slack (MET) :             6.016ns  (required time - arrival time)
  Source:                 divisor_q_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div1_divisor_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk1_my_pll  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk1_my_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk1_my_pll rise@30.000ns - clk4_my_pll rise@20.000ns)
  Data Path Delay:        3.380ns  (logic 0.456ns (13.490%)  route 2.924ns (86.510%))
  Logic Levels:           0  
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.624ns = ( 27.376 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.872ns = ( 17.128 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948    20.948 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.201    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.590    13.611 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.704    15.315    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    15.411 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          1.716    17.128    clk4
    SLICE_X1Y84          FDCE                                         r  divisor_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDCE (Prop_fdce_C_Q)         0.456    17.584 r  divisor_q_reg[9]/Q
                         net (fo=3, routed)           2.924    20.508    divisor_q[9]
    SLICE_X9Y89          FDCE                                         r  div1_divisor_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_my_pll rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    30.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    31.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    24.141 r  tp1_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    25.766    tp1_pll/inst/clk1_my_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.857 r  tp1_pll/inst/clkout1_buf/O
                         net (fo=50, routed)          1.519    27.376    clk1
    SLICE_X9Y89          FDCE                                         r  div1_divisor_reg[9]/C
                         clock pessimism             -0.530    26.846    
                         clock uncertainty           -0.214    26.633    
    SLICE_X9Y89          FDCE (Setup_fdce_C_D)       -0.109    26.524    div1_divisor_reg[9]
  -------------------------------------------------------------------
                         required time                         26.524    
                         arrival time                         -20.508    
  -------------------------------------------------------------------
                         slack                                  6.016    

Slack (MET) :             6.029ns  (required time - arrival time)
  Source:                 dividend_q_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div1_dividend_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk1_my_pll  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk1_my_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk1_my_pll rise@30.000ns - clk4_my_pll rise@20.000ns)
  Data Path Delay:        3.416ns  (logic 0.456ns (13.351%)  route 2.960ns (86.649%))
  Logic Levels:           0  
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.624ns = ( 27.376 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.872ns = ( 17.128 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948    20.948 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.201    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.590    13.611 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.704    15.315    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    15.411 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          1.716    17.128    clk4
    SLICE_X1Y84          FDCE                                         r  dividend_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDCE (Prop_fdce_C_Q)         0.456    17.584 r  dividend_q_reg[11]/Q
                         net (fo=3, routed)           2.960    20.543    dividend_q[11]
    SLICE_X8Y90          FDCE                                         r  div1_dividend_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_my_pll rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    30.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    31.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    24.141 r  tp1_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    25.766    tp1_pll/inst/clk1_my_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.857 r  tp1_pll/inst/clkout1_buf/O
                         net (fo=50, routed)          1.519    27.376    clk1
    SLICE_X8Y90          FDCE                                         r  div1_dividend_reg[11]/C
                         clock pessimism             -0.530    26.846    
                         clock uncertainty           -0.214    26.633    
    SLICE_X8Y90          FDCE (Setup_fdce_C_D)       -0.061    26.572    div1_dividend_reg[11]
  -------------------------------------------------------------------
                         required time                         26.572    
                         arrival time                         -20.543    
  -------------------------------------------------------------------
                         slack                                  6.029    

Slack (MET) :             6.042ns  (required time - arrival time)
  Source:                 divisor_q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div1_divisor_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk1_my_pll  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk1_my_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk1_my_pll rise@30.000ns - clk4_my_pll rise@20.000ns)
  Data Path Delay:        3.404ns  (logic 0.456ns (13.396%)  route 2.948ns (86.604%))
  Logic Levels:           0  
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.630ns = ( 27.370 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.877ns = ( 17.123 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948    20.948 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.201    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.590    13.611 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.704    15.315    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    15.411 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          1.711    17.123    clk4
    SLICE_X0Y69          FDCE                                         r  divisor_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDCE (Prop_fdce_C_Q)         0.456    17.579 r  divisor_q_reg[5]/Q
                         net (fo=3, routed)           2.948    20.527    divisor_q[5]
    SLICE_X10Y80         FDCE                                         r  div1_divisor_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_my_pll rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    30.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    31.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    24.141 r  tp1_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    25.766    tp1_pll/inst/clk1_my_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.857 r  tp1_pll/inst/clkout1_buf/O
                         net (fo=50, routed)          1.513    27.370    clk1
    SLICE_X10Y80         FDCE                                         r  div1_divisor_reg[5]/C
                         clock pessimism             -0.530    26.840    
                         clock uncertainty           -0.214    26.627    
    SLICE_X10Y80         FDCE (Setup_fdce_C_D)       -0.058    26.569    div1_divisor_reg[5]
  -------------------------------------------------------------------
                         required time                         26.569    
                         arrival time                         -20.527    
  -------------------------------------------------------------------
                         slack                                  6.042    

Slack (MET) :             6.321ns  (required time - arrival time)
  Source:                 dividend_q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div1_dividend_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk1_my_pll  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk1_my_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk1_my_pll rise@30.000ns - clk4_my_pll rise@20.000ns)
  Data Path Delay:        3.205ns  (logic 0.456ns (14.229%)  route 2.749ns (85.771%))
  Logic Levels:           0  
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.628ns = ( 27.372 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.958ns = ( 17.042 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948    20.948 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.201    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.590    13.611 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.704    15.315    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    15.411 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          1.630    17.042    clk4
    SLICE_X9Y78          FDCE                                         r  dividend_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDCE (Prop_fdce_C_Q)         0.456    17.498 r  dividend_q_reg[5]/Q
                         net (fo=3, routed)           2.749    20.246    dividend_q[5]
    SLICE_X12Y84         FDCE                                         r  div1_dividend_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_my_pll rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    30.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    31.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    24.141 r  tp1_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    25.766    tp1_pll/inst/clk1_my_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.857 r  tp1_pll/inst/clkout1_buf/O
                         net (fo=50, routed)          1.515    27.372    clk1
    SLICE_X12Y84         FDCE                                         r  div1_dividend_reg[5]/C
                         clock pessimism             -0.530    26.842    
                         clock uncertainty           -0.214    26.629    
    SLICE_X12Y84         FDCE (Setup_fdce_C_D)       -0.061    26.568    div1_dividend_reg[5]
  -------------------------------------------------------------------
                         required time                         26.568    
                         arrival time                         -20.246    
  -------------------------------------------------------------------
                         slack                                  6.321    

Slack (MET) :             6.435ns  (required time - arrival time)
  Source:                 divisor_q_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div1_divisor_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk1_my_pll  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk1_my_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk1_my_pll rise@30.000ns - clk4_my_pll rise@20.000ns)
  Data Path Delay:        3.007ns  (logic 0.456ns (15.166%)  route 2.551ns (84.834%))
  Logic Levels:           0  
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.624ns = ( 27.376 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.872ns = ( 17.128 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948    20.948 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.201    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.590    13.611 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.704    15.315    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    15.411 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          1.716    17.128    clk4
    SLICE_X1Y84          FDCE                                         r  divisor_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDCE (Prop_fdce_C_Q)         0.456    17.584 r  divisor_q_reg[8]/Q
                         net (fo=3, routed)           2.551    20.135    divisor_q[8]
    SLICE_X8Y89          FDCE                                         r  div1_divisor_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_my_pll rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    30.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    31.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    24.141 r  tp1_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    25.766    tp1_pll/inst/clk1_my_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.857 r  tp1_pll/inst/clkout1_buf/O
                         net (fo=50, routed)          1.519    27.376    clk1
    SLICE_X8Y89          FDCE                                         r  div1_divisor_reg[8]/C
                         clock pessimism             -0.530    26.846    
                         clock uncertainty           -0.214    26.633    
    SLICE_X8Y89          FDCE (Setup_fdce_C_D)       -0.063    26.570    div1_divisor_reg[8]
  -------------------------------------------------------------------
                         required time                         26.570    
                         arrival time                         -20.135    
  -------------------------------------------------------------------
                         slack                                  6.435    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 divisor_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div1_divisor_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk1_my_pll  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk1_my_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_my_pll rise@0.000ns - clk4_my_pll rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.141ns (17.241%)  route 0.677ns (82.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.399ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.617    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.339    -1.722 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.510    -1.212    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.186 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          0.592    -0.594    clk4
    SLICE_X7Y70          FDCE                                         r  divisor_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  divisor_q_reg[2]/Q
                         net (fo=3, routed)           0.677     0.224    divisor_q[2]
    SLICE_X8Y74          FDCE                                         r  div1_divisor_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.811 r  tp1_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.255    tp1_pll/inst/clk1_my_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.226 r  tp1_pll/inst/clkout1_buf/O
                         net (fo=50, routed)          0.828    -0.399    clk1
    SLICE_X8Y74          FDCE                                         r  div1_divisor_reg[2]/C
                         clock pessimism              0.089    -0.309    
                         clock uncertainty            0.214    -0.096    
    SLICE_X8Y74          FDCE (Hold_fdce_C_D)         0.087    -0.009    div1_divisor_reg[2]
  -------------------------------------------------------------------
                         required time                          0.009    
                         arrival time                           0.224    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 dividend_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div1_dividend_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk1_my_pll  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk1_my_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_my_pll rise@0.000ns - clk4_my_pll rise@0.000ns)
  Data Path Delay:        0.911ns  (logic 0.141ns (15.483%)  route 0.770ns (84.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.395ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.617    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.339    -1.722 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.510    -1.212    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.186 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          0.594    -0.592    clk4
    SLICE_X4Y68          FDCE                                         r  dividend_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y68          FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  dividend_q_reg[0]/Q
                         net (fo=3, routed)           0.770     0.318    dividend_q[0]
    SLICE_X11Y71         FDCE                                         r  div1_dividend_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.811 r  tp1_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.255    tp1_pll/inst/clk1_my_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.226 r  tp1_pll/inst/clkout1_buf/O
                         net (fo=50, routed)          0.832    -0.395    clk1
    SLICE_X11Y71         FDCE                                         r  div1_dividend_reg[0]/C
                         clock pessimism              0.089    -0.305    
                         clock uncertainty            0.214    -0.092    
    SLICE_X11Y71         FDCE (Hold_fdce_C_D)         0.070    -0.022    div1_dividend_reg[0]
  -------------------------------------------------------------------
                         required time                          0.022    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 dividend_q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div1_dividend_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk1_my_pll  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk1_my_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_my_pll rise@0.000ns - clk4_my_pll rise@0.000ns)
  Data Path Delay:        1.001ns  (logic 0.141ns (14.088%)  route 0.860ns (85.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.387ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.617    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.339    -1.722 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.510    -1.212    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.186 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          0.563    -0.623    clk4
    SLICE_X9Y78          FDCE                                         r  dividend_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDCE (Prop_fdce_C_Q)         0.141    -0.482 r  dividend_q_reg[6]/Q
                         net (fo=3, routed)           0.860     0.378    dividend_q[6]
    SLICE_X12Y87         FDCE                                         r  div1_dividend_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.811 r  tp1_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.255    tp1_pll/inst/clk1_my_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.226 r  tp1_pll/inst/clkout1_buf/O
                         net (fo=50, routed)          0.840    -0.387    clk1
    SLICE_X12Y87         FDCE                                         r  div1_dividend_reg[6]/C
                         clock pessimism              0.089    -0.297    
                         clock uncertainty            0.214    -0.084    
    SLICE_X12Y87         FDCE (Hold_fdce_C_D)         0.090     0.006    div1_dividend_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.006    
                         arrival time                           0.378    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 dividend_q_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div1_dividend_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk1_my_pll  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk1_my_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_my_pll rise@0.000ns - clk4_my_pll rise@0.000ns)
  Data Path Delay:        0.986ns  (logic 0.164ns (16.624%)  route 0.822ns (83.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.384ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.617    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.339    -1.722 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.510    -1.212    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.186 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          0.595    -0.591    clk4
    SLICE_X2Y81          FDCE                                         r  dividend_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDCE (Prop_fdce_C_Q)         0.164    -0.427 r  dividend_q_reg[8]/Q
                         net (fo=3, routed)           0.822     0.395    dividend_q[8]
    SLICE_X9Y92          FDCE                                         r  div1_dividend_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.811 r  tp1_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.255    tp1_pll/inst/clk1_my_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.226 r  tp1_pll/inst/clkout1_buf/O
                         net (fo=50, routed)          0.843    -0.384    clk1
    SLICE_X9Y92          FDCE                                         r  div1_dividend_reg[8]/C
                         clock pessimism              0.089    -0.294    
                         clock uncertainty            0.214    -0.081    
    SLICE_X9Y92          FDCE (Hold_fdce_C_D)         0.070    -0.011    div1_dividend_reg[8]
  -------------------------------------------------------------------
                         required time                          0.011    
                         arrival time                           0.395    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 divisor_q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div1_divisor_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk1_my_pll  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk1_my_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_my_pll rise@0.000ns - clk4_my_pll rise@0.000ns)
  Data Path Delay:        0.985ns  (logic 0.141ns (14.321%)  route 0.844ns (85.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.394ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.617    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.339    -1.722 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.510    -1.212    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.186 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          0.593    -0.593    clk4
    SLICE_X5Y69          FDCE                                         r  divisor_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  divisor_q_reg[6]/Q
                         net (fo=3, routed)           0.844     0.391    divisor_q[6]
    SLICE_X11Y70         FDCE                                         r  div1_divisor_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.811 r  tp1_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.255    tp1_pll/inst/clk1_my_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.226 r  tp1_pll/inst/clkout1_buf/O
                         net (fo=50, routed)          0.833    -0.394    clk1
    SLICE_X11Y70         FDCE                                         r  div1_divisor_reg[6]/C
                         clock pessimism              0.089    -0.304    
                         clock uncertainty            0.214    -0.091    
    SLICE_X11Y70         FDCE (Hold_fdce_C_D)         0.075    -0.016    div1_divisor_reg[6]
  -------------------------------------------------------------------
                         required time                          0.016    
                         arrival time                           0.391    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 dividend_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div1_dividend_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk1_my_pll  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk1_my_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_my_pll rise@0.000ns - clk4_my_pll rise@0.000ns)
  Data Path Delay:        0.983ns  (logic 0.141ns (14.344%)  route 0.842ns (85.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.399ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.617    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.339    -1.722 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.510    -1.212    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.186 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          0.593    -0.593    clk4
    SLICE_X0Y70          FDCE                                         r  dividend_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  dividend_q_reg[1]/Q
                         net (fo=3, routed)           0.842     0.390    dividend_q[1]
    SLICE_X11Y74         FDCE                                         r  div1_dividend_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.811 r  tp1_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.255    tp1_pll/inst/clk1_my_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.226 r  tp1_pll/inst/clkout1_buf/O
                         net (fo=50, routed)          0.828    -0.399    clk1
    SLICE_X11Y74         FDCE                                         r  div1_dividend_reg[1]/C
                         clock pessimism              0.089    -0.309    
                         clock uncertainty            0.214    -0.096    
    SLICE_X11Y74         FDCE (Hold_fdce_C_D)         0.070    -0.026    div1_dividend_reg[1]
  -------------------------------------------------------------------
                         required time                          0.026    
                         arrival time                           0.390    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.513ns  (arrival time - required time)
  Source:                 divisor_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div1_divisor_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk1_my_pll  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk1_my_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_my_pll rise@0.000ns - clk4_my_pll rise@0.000ns)
  Data Path Delay:        1.095ns  (logic 0.141ns (12.877%)  route 0.954ns (87.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.399ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.617    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.339    -1.722 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.510    -1.212    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.186 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          0.594    -0.592    clk4
    SLICE_X5Y68          FDCE                                         r  divisor_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  divisor_q_reg[3]/Q
                         net (fo=3, routed)           0.954     0.503    divisor_q[3]
    SLICE_X8Y74          FDCE                                         r  div1_divisor_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.811 r  tp1_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.255    tp1_pll/inst/clk1_my_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.226 r  tp1_pll/inst/clkout1_buf/O
                         net (fo=50, routed)          0.828    -0.399    clk1
    SLICE_X8Y74          FDCE                                         r  div1_divisor_reg[3]/C
                         clock pessimism              0.089    -0.309    
                         clock uncertainty            0.214    -0.096    
    SLICE_X8Y74          FDCE (Hold_fdce_C_D)         0.086    -0.010    div1_divisor_reg[3]
  -------------------------------------------------------------------
                         required time                          0.010    
                         arrival time                           0.503    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 dividend_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div1_dividend_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk1_my_pll  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk1_my_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_my_pll rise@0.000ns - clk4_my_pll rise@0.000ns)
  Data Path Delay:        1.084ns  (logic 0.141ns (13.004%)  route 0.943ns (86.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.392ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.617    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.339    -1.722 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.510    -1.212    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.186 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          0.594    -0.592    clk4
    SLICE_X5Y68          FDCE                                         r  dividend_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  dividend_q_reg[3]/Q
                         net (fo=3, routed)           0.943     0.492    dividend_q[3]
    SLICE_X14Y81         FDCE                                         r  div1_dividend_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.811 r  tp1_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.255    tp1_pll/inst/clk1_my_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.226 r  tp1_pll/inst/clkout1_buf/O
                         net (fo=50, routed)          0.835    -0.392    clk1
    SLICE_X14Y81         FDCE                                         r  div1_dividend_reg[3]/C
                         clock pessimism              0.089    -0.302    
                         clock uncertainty            0.214    -0.089    
    SLICE_X14Y81         FDCE (Hold_fdce_C_D)         0.059    -0.030    div1_dividend_reg[3]
  -------------------------------------------------------------------
                         required time                          0.030    
                         arrival time                           0.492    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 dividend_q_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div1_dividend_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk1_my_pll  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk1_my_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_my_pll rise@0.000ns - clk4_my_pll rise@0.000ns)
  Data Path Delay:        1.134ns  (logic 0.141ns (12.431%)  route 0.993ns (87.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.384ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.617    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.339    -1.722 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.510    -1.212    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.186 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          0.563    -0.623    clk4
    SLICE_X9Y78          FDCE                                         r  dividend_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDCE (Prop_fdce_C_Q)         0.141    -0.482 r  dividend_q_reg[9]/Q
                         net (fo=3, routed)           0.993     0.511    dividend_q[9]
    SLICE_X11Y92         FDCE                                         r  div1_dividend_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.811 r  tp1_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.255    tp1_pll/inst/clk1_my_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.226 r  tp1_pll/inst/clkout1_buf/O
                         net (fo=50, routed)          0.843    -0.384    clk1
    SLICE_X11Y92         FDCE                                         r  div1_dividend_reg[9]/C
                         clock pessimism              0.089    -0.294    
                         clock uncertainty            0.214    -0.081    
    SLICE_X11Y92         FDCE (Hold_fdce_C_D)         0.059    -0.022    div1_dividend_reg[9]
  -------------------------------------------------------------------
                         required time                          0.022    
                         arrival time                           0.511    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.554ns  (arrival time - required time)
  Source:                 divisor_q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div1_divisor_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk1_my_pll  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk1_my_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1_my_pll rise@0.000ns - clk4_my_pll rise@0.000ns)
  Data Path Delay:        1.135ns  (logic 0.141ns (12.425%)  route 0.994ns (87.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.399ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.617    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.339    -1.722 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.510    -1.212    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.186 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          0.593    -0.593    clk4
    SLICE_X0Y70          FDCE                                         r  divisor_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  divisor_q_reg[7]/Q
                         net (fo=3, routed)           0.994     0.542    divisor_q[7]
    SLICE_X8Y74          FDCE                                         r  div1_divisor_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.811 r  tp1_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.255    tp1_pll/inst/clk1_my_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.226 r  tp1_pll/inst/clkout1_buf/O
                         net (fo=50, routed)          0.828    -0.399    clk1
    SLICE_X8Y74          FDCE                                         r  div1_divisor_reg[7]/C
                         clock pessimism              0.089    -0.309    
                         clock uncertainty            0.214    -0.096    
    SLICE_X8Y74          FDCE (Hold_fdce_C_D)         0.084    -0.012    div1_divisor_reg[7]
  -------------------------------------------------------------------
                         required time                          0.012    
                         arrival time                           0.542    
  -------------------------------------------------------------------
                         slack                                  0.554    





---------------------------------------------------------------------------------------------------
From Clock:  clk4_my_pll
  To Clock:  clk2_my_pll

Setup :            0  Failing Endpoints,  Worst Slack        4.919ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.919ns  (required time - arrival time)
  Source:                 divisor_q_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div2_divisor_reg[11]_rep__0/D
                            (rising edge-triggered cell FDCE clocked by clk2_my_pll  {rise@10.000ns fall@25.000ns period=30.000ns})
  Path Group:             clk2_my_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk2_my_pll rise@10.000ns - clk4_my_pll rise@0.000ns)
  Data Path Delay:        4.572ns  (logic 0.456ns (9.973%)  route 4.116ns (90.027%))
  Logic Levels:           0  
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.543ns = ( 7.457 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.885ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.201    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.590    -6.389 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.704    -4.685    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.589 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          1.703    -2.885    clk4
    SLICE_X0Y75          FDCE                                         r  divisor_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDCE (Prop_fdce_C_Q)         0.456    -2.429 r  divisor_q_reg[11]/Q
                         net (fo=9, routed)           4.116     1.687    divisor_q[11]
    SLICE_X3Y89          FDCE                                         r  div2_divisor_reg[11]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855     4.141 r  tp1_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625     5.766    tp1_pll/inst/clk2_my_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.857 r  tp1_pll/inst/clkout2_buf/O
                         net (fo=50, routed)          1.600     7.457    clk2
    SLICE_X3Y89          FDCE                                         r  div2_divisor_reg[11]_rep__0/C
                         clock pessimism             -0.530     6.927    
                         clock uncertainty           -0.214     6.714    
    SLICE_X3Y89          FDCE (Setup_fdce_C_D)       -0.108     6.606    div2_divisor_reg[11]_rep__0
  -------------------------------------------------------------------
                         required time                          6.606    
                         arrival time                          -1.687    
  -------------------------------------------------------------------
                         slack                                  4.919    

Slack (MET) :             5.318ns  (required time - arrival time)
  Source:                 divisor_q_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div2_divisor_reg[11]_rep/D
                            (rising edge-triggered cell FDCE clocked by clk2_my_pll  {rise@10.000ns fall@25.000ns period=30.000ns})
  Path Group:             clk2_my_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk2_my_pll rise@10.000ns - clk4_my_pll rise@0.000ns)
  Data Path Delay:        4.176ns  (logic 0.456ns (10.921%)  route 3.720ns (89.079%))
  Logic Levels:           0  
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.543ns = ( 7.457 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.885ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.201    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.590    -6.389 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.704    -4.685    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.589 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          1.703    -2.885    clk4
    SLICE_X0Y75          FDCE                                         r  divisor_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDCE (Prop_fdce_C_Q)         0.456    -2.429 r  divisor_q_reg[11]/Q
                         net (fo=9, routed)           3.720     1.290    divisor_q[11]
    SLICE_X3Y89          FDCE                                         r  div2_divisor_reg[11]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855     4.141 r  tp1_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625     5.766    tp1_pll/inst/clk2_my_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.857 r  tp1_pll/inst/clkout2_buf/O
                         net (fo=50, routed)          1.600     7.457    clk2
    SLICE_X3Y89          FDCE                                         r  div2_divisor_reg[11]_rep/C
                         clock pessimism             -0.530     6.927    
                         clock uncertainty           -0.214     6.714    
    SLICE_X3Y89          FDCE (Setup_fdce_C_D)       -0.105     6.609    div2_divisor_reg[11]_rep
  -------------------------------------------------------------------
                         required time                          6.609    
                         arrival time                          -1.290    
  -------------------------------------------------------------------
                         slack                                  5.318    

Slack (MET) :             6.128ns  (required time - arrival time)
  Source:                 divisor_q_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div2_divisor_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk2_my_pll  {rise@10.000ns fall@25.000ns period=30.000ns})
  Path Group:             clk2_my_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk2_my_pll rise@10.000ns - clk4_my_pll rise@0.000ns)
  Data Path Delay:        3.321ns  (logic 0.456ns (13.731%)  route 2.865ns (86.269%))
  Logic Levels:           0  
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.639ns = ( 7.361 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.885ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.201    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.590    -6.389 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.704    -4.685    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.589 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          1.703    -2.885    clk4
    SLICE_X0Y75          FDCE                                         r  divisor_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDCE (Prop_fdce_C_Q)         0.456    -2.429 r  divisor_q_reg[11]/Q
                         net (fo=9, routed)           2.865     0.436    divisor_q[11]
    SLICE_X8Y75          FDCE                                         r  div2_divisor_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855     4.141 r  tp1_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625     5.766    tp1_pll/inst/clk2_my_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.857 r  tp1_pll/inst/clkout2_buf/O
                         net (fo=50, routed)          1.504     7.361    clk2
    SLICE_X8Y75          FDCE                                         r  div2_divisor_reg[11]/C
                         clock pessimism             -0.530     6.831    
                         clock uncertainty           -0.214     6.618    
    SLICE_X8Y75          FDCE (Setup_fdce_C_D)       -0.054     6.564    div2_divisor_reg[11]
  -------------------------------------------------------------------
                         required time                          6.564    
                         arrival time                          -0.436    
  -------------------------------------------------------------------
                         slack                                  6.128    

Slack (MET) :             6.322ns  (required time - arrival time)
  Source:                 dividend_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div2_dividend_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk2_my_pll  {rise@10.000ns fall@25.000ns period=30.000ns})
  Path Group:             clk2_my_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk2_my_pll rise@10.000ns - clk4_my_pll rise@0.000ns)
  Data Path Delay:        3.073ns  (logic 0.456ns (14.839%)  route 2.617ns (85.161%))
  Logic Levels:           0  
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.634ns = ( 7.366 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.877ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.201    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.590    -6.389 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.704    -4.685    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.589 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          1.711    -2.877    clk4
    SLICE_X5Y68          FDCE                                         r  dividend_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDCE (Prop_fdce_C_Q)         0.456    -2.421 r  dividend_q_reg[2]/Q
                         net (fo=3, routed)           2.617     0.196    dividend_q[2]
    SLICE_X13Y78         FDCE                                         r  div2_dividend_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855     4.141 r  tp1_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625     5.766    tp1_pll/inst/clk2_my_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.857 r  tp1_pll/inst/clkout2_buf/O
                         net (fo=50, routed)          1.509     7.366    clk2
    SLICE_X13Y78         FDCE                                         r  div2_dividend_reg[2]/C
                         clock pessimism             -0.530     6.836    
                         clock uncertainty           -0.214     6.623    
    SLICE_X13Y78         FDCE (Setup_fdce_C_D)       -0.105     6.518    div2_dividend_reg[2]
  -------------------------------------------------------------------
                         required time                          6.518    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  6.322    

Slack (MET) :             6.442ns  (required time - arrival time)
  Source:                 divisor_q_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div2_divisor_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk2_my_pll  {rise@10.000ns fall@25.000ns period=30.000ns})
  Path Group:             clk2_my_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk2_my_pll rise@10.000ns - clk4_my_pll rise@0.000ns)
  Data Path Delay:        3.039ns  (logic 0.456ns (15.005%)  route 2.583ns (84.995%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.543ns = ( 7.457 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.872ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.201    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.590    -6.389 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.704    -4.685    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.589 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          1.716    -2.872    clk4
    SLICE_X1Y84          FDCE                                         r  divisor_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDCE (Prop_fdce_C_Q)         0.456    -2.416 r  divisor_q_reg[8]/Q
                         net (fo=3, routed)           2.583     0.167    divisor_q[8]
    SLICE_X1Y89          FDCE                                         r  div2_divisor_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855     4.141 r  tp1_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625     5.766    tp1_pll/inst/clk2_my_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.857 r  tp1_pll/inst/clkout2_buf/O
                         net (fo=50, routed)          1.600     7.457    clk2
    SLICE_X1Y89          FDCE                                         r  div2_divisor_reg[8]/C
                         clock pessimism             -0.530     6.927    
                         clock uncertainty           -0.214     6.714    
    SLICE_X1Y89          FDCE (Setup_fdce_C_D)       -0.105     6.609    div2_divisor_reg[8]
  -------------------------------------------------------------------
                         required time                          6.609    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  6.442    

Slack (MET) :             6.443ns  (required time - arrival time)
  Source:                 dividend_q_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div2_dividend_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk2_my_pll  {rise@10.000ns fall@25.000ns period=30.000ns})
  Path Group:             clk2_my_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk2_my_pll rise@10.000ns - clk4_my_pll rise@0.000ns)
  Data Path Delay:        3.037ns  (logic 0.456ns (15.014%)  route 2.581ns (84.986%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.544ns = ( 7.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.872ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.201    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.590    -6.389 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.704    -4.685    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.589 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          1.716    -2.872    clk4
    SLICE_X1Y84          FDCE                                         r  dividend_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDCE (Prop_fdce_C_Q)         0.456    -2.416 r  dividend_q_reg[11]/Q
                         net (fo=3, routed)           2.581     0.165    dividend_q[11]
    SLICE_X4Y91          FDCE                                         r  div2_dividend_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855     4.141 r  tp1_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625     5.766    tp1_pll/inst/clk2_my_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.857 r  tp1_pll/inst/clkout2_buf/O
                         net (fo=50, routed)          1.599     7.456    clk2
    SLICE_X4Y91          FDCE                                         r  div2_dividend_reg[11]/C
                         clock pessimism             -0.530     6.926    
                         clock uncertainty           -0.214     6.713    
    SLICE_X4Y91          FDCE (Setup_fdce_C_D)       -0.105     6.608    div2_dividend_reg[11]
  -------------------------------------------------------------------
                         required time                          6.608    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  6.443    

Slack (MET) :             6.540ns  (required time - arrival time)
  Source:                 dividend_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div2_dividend_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk2_my_pll  {rise@10.000ns fall@25.000ns period=30.000ns})
  Path Group:             clk2_my_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk2_my_pll rise@10.000ns - clk4_my_pll rise@0.000ns)
  Data Path Delay:        2.857ns  (logic 0.456ns (15.959%)  route 2.401ns (84.041%))
  Logic Levels:           0  
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.632ns = ( 7.368 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.877ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.201    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.590    -6.389 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.704    -4.685    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.589 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          1.711    -2.877    clk4
    SLICE_X5Y68          FDCE                                         r  dividend_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDCE (Prop_fdce_C_Q)         0.456    -2.421 r  dividend_q_reg[3]/Q
                         net (fo=3, routed)           2.401    -0.020    dividend_q[3]
    SLICE_X13Y81         FDCE                                         r  div2_dividend_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855     4.141 r  tp1_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625     5.766    tp1_pll/inst/clk2_my_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.857 r  tp1_pll/inst/clkout2_buf/O
                         net (fo=50, routed)          1.511     7.368    clk2
    SLICE_X13Y81         FDCE                                         r  div2_dividend_reg[3]/C
                         clock pessimism             -0.530     6.838    
                         clock uncertainty           -0.214     6.625    
    SLICE_X13Y81         FDCE (Setup_fdce_C_D)       -0.105     6.520    div2_dividend_reg[3]
  -------------------------------------------------------------------
                         required time                          6.520    
                         arrival time                           0.020    
  -------------------------------------------------------------------
                         slack                                  6.540    

Slack (MET) :             6.579ns  (required time - arrival time)
  Source:                 divisor_q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div2_divisor_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk2_my_pll  {rise@10.000ns fall@25.000ns period=30.000ns})
  Path Group:             clk2_my_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk2_my_pll rise@10.000ns - clk4_my_pll rise@0.000ns)
  Data Path Delay:        2.898ns  (logic 0.456ns (15.737%)  route 2.442ns (84.263%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.552ns = ( 7.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.877ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.201    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.590    -6.389 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.704    -4.685    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.589 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          1.711    -2.877    clk4
    SLICE_X0Y69          FDCE                                         r  divisor_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDCE (Prop_fdce_C_Q)         0.456    -2.421 r  divisor_q_reg[5]/Q
                         net (fo=3, routed)           2.442     0.020    divisor_q[5]
    SLICE_X1Y80          FDCE                                         r  div2_divisor_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855     4.141 r  tp1_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625     5.766    tp1_pll/inst/clk2_my_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.857 r  tp1_pll/inst/clkout2_buf/O
                         net (fo=50, routed)          1.591     7.448    clk2
    SLICE_X1Y80          FDCE                                         r  div2_divisor_reg[5]/C
                         clock pessimism             -0.530     6.918    
                         clock uncertainty           -0.214     6.705    
    SLICE_X1Y80          FDCE (Setup_fdce_C_D)       -0.105     6.600    div2_divisor_reg[5]
  -------------------------------------------------------------------
                         required time                          6.600    
                         arrival time                          -0.020    
  -------------------------------------------------------------------
                         slack                                  6.579    

Slack (MET) :             6.638ns  (required time - arrival time)
  Source:                 divisor_q_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div2_divisor_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk2_my_pll  {rise@10.000ns fall@25.000ns period=30.000ns})
  Path Group:             clk2_my_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk2_my_pll rise@10.000ns - clk4_my_pll rise@0.000ns)
  Data Path Delay:        2.840ns  (logic 0.456ns (16.059%)  route 2.384ns (83.941%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.543ns = ( 7.457 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.872ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.201    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.590    -6.389 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.704    -4.685    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.589 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          1.716    -2.872    clk4
    SLICE_X1Y84          FDCE                                         r  divisor_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDCE (Prop_fdce_C_Q)         0.456    -2.416 r  divisor_q_reg[9]/Q
                         net (fo=3, routed)           2.384    -0.033    divisor_q[9]
    SLICE_X1Y89          FDCE                                         r  div2_divisor_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855     4.141 r  tp1_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625     5.766    tp1_pll/inst/clk2_my_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.857 r  tp1_pll/inst/clkout2_buf/O
                         net (fo=50, routed)          1.600     7.457    clk2
    SLICE_X1Y89          FDCE                                         r  div2_divisor_reg[9]/C
                         clock pessimism             -0.530     6.927    
                         clock uncertainty           -0.214     6.714    
    SLICE_X1Y89          FDCE (Setup_fdce_C_D)       -0.109     6.605    div2_divisor_reg[9]
  -------------------------------------------------------------------
                         required time                          6.605    
                         arrival time                           0.033    
  -------------------------------------------------------------------
                         slack                                  6.638    

Slack (MET) :             6.683ns  (required time - arrival time)
  Source:                 dividend_q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div2_dividend_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk2_my_pll  {rise@10.000ns fall@25.000ns period=30.000ns})
  Path Group:             clk2_my_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk2_my_pll rise@10.000ns - clk4_my_pll rise@0.000ns)
  Data Path Delay:        2.852ns  (logic 0.456ns (15.988%)  route 2.396ns (84.012%))
  Logic Levels:           0  
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.626ns = ( 7.374 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.958ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.201    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.590    -6.389 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.704    -4.685    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.589 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          1.630    -2.958    clk4
    SLICE_X9Y78          FDCE                                         r  dividend_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDCE (Prop_fdce_C_Q)         0.456    -2.502 r  dividend_q_reg[6]/Q
                         net (fo=3, routed)           2.396    -0.106    dividend_q[6]
    SLICE_X8Y87          FDCE                                         r  div2_dividend_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855     4.141 r  tp1_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625     5.766    tp1_pll/inst/clk2_my_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.857 r  tp1_pll/inst/clkout2_buf/O
                         net (fo=50, routed)          1.517     7.374    clk2
    SLICE_X8Y87          FDCE                                         r  div2_dividend_reg[6]/C
                         clock pessimism             -0.530     6.844    
                         clock uncertainty           -0.214     6.631    
    SLICE_X8Y87          FDCE (Setup_fdce_C_D)       -0.054     6.577    div2_dividend_reg[6]
  -------------------------------------------------------------------
                         required time                          6.577    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  6.683    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 divisor_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div2_divisor_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk2_my_pll  {rise@10.000ns fall@25.000ns period=30.000ns})
  Path Group:             clk2_my_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2_my_pll rise@10.000ns - clk4_my_pll rise@10.000ns)
  Data Path Delay:        0.820ns  (logic 0.141ns (17.193%)  route 0.679ns (82.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.370ns = ( 9.630 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.592ns = ( 9.408 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177    10.177 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.617    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.339     8.278 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.510     8.788    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.814 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          0.594     9.408    clk4
    SLICE_X5Y68          FDCE                                         r  divisor_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDCE (Prop_fdce_C_Q)         0.141     9.549 r  divisor_q_reg[4]/Q
                         net (fo=3, routed)           0.679    10.228    divisor_q[4]
    SLICE_X5Y73          FDCE                                         r  div2_divisor_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365    10.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657     8.189 r  tp1_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556     8.745    tp1_pll/inst/clk2_my_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     8.774 r  tp1_pll/inst/clkout2_buf/O
                         net (fo=50, routed)          0.857     9.630    clk2
    SLICE_X5Y73          FDCE                                         r  div2_divisor_reg[4]/C
                         clock pessimism              0.089     9.720    
                         clock uncertainty            0.214     9.933    
    SLICE_X5Y73          FDCE (Hold_fdce_C_D)         0.063     9.996    div2_divisor_reg[4]
  -------------------------------------------------------------------
                         required time                         -9.996    
                         arrival time                          10.228    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 divisor_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div2_divisor_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk2_my_pll  {rise@10.000ns fall@25.000ns period=30.000ns})
  Path Group:             clk2_my_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2_my_pll rise@10.000ns - clk4_my_pll rise@10.000ns)
  Data Path Delay:        0.800ns  (logic 0.141ns (17.615%)  route 0.659ns (82.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.399ns = ( 9.601 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.592ns = ( 9.408 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177    10.177 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.617    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.339     8.278 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.510     8.788    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.814 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          0.594     9.408    clk4
    SLICE_X5Y68          FDCE                                         r  divisor_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDCE (Prop_fdce_C_Q)         0.141     9.549 r  divisor_q_reg[3]/Q
                         net (fo=3, routed)           0.659    10.208    divisor_q[3]
    SLICE_X9Y74          FDCE                                         r  div2_divisor_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365    10.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657     8.189 r  tp1_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556     8.745    tp1_pll/inst/clk2_my_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     8.774 r  tp1_pll/inst/clkout2_buf/O
                         net (fo=50, routed)          0.828     9.601    clk2
    SLICE_X9Y74          FDCE                                         r  div2_divisor_reg[3]/C
                         clock pessimism              0.089     9.691    
                         clock uncertainty            0.214     9.904    
    SLICE_X9Y74          FDCE (Hold_fdce_C_D)         0.061     9.965    div2_divisor_reg[3]
  -------------------------------------------------------------------
                         required time                         -9.965    
                         arrival time                          10.208    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 divisor_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div2_divisor_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk2_my_pll  {rise@10.000ns fall@25.000ns period=30.000ns})
  Path Group:             clk2_my_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2_my_pll rise@10.000ns - clk4_my_pll rise@10.000ns)
  Data Path Delay:        0.897ns  (logic 0.141ns (15.723%)  route 0.756ns (84.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.399ns = ( 9.601 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.594ns = ( 9.406 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177    10.177 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.617    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.339     8.278 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.510     8.788    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.814 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          0.592     9.406    clk4
    SLICE_X7Y70          FDCE                                         r  divisor_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDCE (Prop_fdce_C_Q)         0.141     9.547 r  divisor_q_reg[2]/Q
                         net (fo=3, routed)           0.756    10.303    divisor_q[2]
    SLICE_X9Y74          FDCE                                         r  div2_divisor_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365    10.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657     8.189 r  tp1_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556     8.745    tp1_pll/inst/clk2_my_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     8.774 r  tp1_pll/inst/clkout2_buf/O
                         net (fo=50, routed)          0.828     9.601    clk2
    SLICE_X9Y74          FDCE                                         r  div2_divisor_reg[2]/C
                         clock pessimism              0.089     9.691    
                         clock uncertainty            0.214     9.904    
    SLICE_X9Y74          FDCE (Hold_fdce_C_D)         0.063     9.967    div2_divisor_reg[2]
  -------------------------------------------------------------------
                         required time                         -9.967    
                         arrival time                          10.303    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 dividend_q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div2_dividend_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk2_my_pll  {rise@10.000ns fall@25.000ns period=30.000ns})
  Path Group:             clk2_my_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2_my_pll rise@10.000ns - clk4_my_pll rise@10.000ns)
  Data Path Delay:        0.945ns  (logic 0.141ns (14.921%)  route 0.804ns (85.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.354ns = ( 9.646 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.596ns = ( 9.404 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177    10.177 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.617    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.339     8.278 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.510     8.788    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.814 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          0.590     9.404    clk4
    SLICE_X1Y76          FDCE                                         r  dividend_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDCE (Prop_fdce_C_Q)         0.141     9.545 r  dividend_q_reg[7]/Q
                         net (fo=3, routed)           0.804    10.349    dividend_q[7]
    SLICE_X1Y89          FDCE                                         r  div2_dividend_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365    10.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657     8.189 r  tp1_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556     8.745    tp1_pll/inst/clk2_my_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     8.774 r  tp1_pll/inst/clkout2_buf/O
                         net (fo=50, routed)          0.873     9.646    clk2
    SLICE_X1Y89          FDCE                                         r  div2_dividend_reg[7]/C
                         clock pessimism              0.089     9.736    
                         clock uncertainty            0.214     9.949    
    SLICE_X1Y89          FDCE (Hold_fdce_C_D)         0.059    10.008    div2_dividend_reg[7]
  -------------------------------------------------------------------
                         required time                        -10.008    
                         arrival time                          10.349    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 divisor_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div2_divisor_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk2_my_pll  {rise@10.000ns fall@25.000ns period=30.000ns})
  Path Group:             clk2_my_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2_my_pll rise@10.000ns - clk4_my_pll rise@10.000ns)
  Data Path Delay:        0.977ns  (logic 0.164ns (16.792%)  route 0.813ns (83.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.356ns = ( 9.644 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.593ns = ( 9.407 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177    10.177 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.617    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.339     8.278 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.510     8.788    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.814 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          0.593     9.407    clk4
    SLICE_X2Y70          FDCE                                         r  divisor_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y70          FDCE (Prop_fdce_C_Q)         0.164     9.571 r  divisor_q_reg[1]/Q
                         net (fo=3, routed)           0.813    10.384    divisor_q[1]
    SLICE_X6Y90          FDCE                                         r  div2_divisor_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365    10.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657     8.189 r  tp1_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556     8.745    tp1_pll/inst/clk2_my_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     8.774 r  tp1_pll/inst/clkout2_buf/O
                         net (fo=50, routed)          0.871     9.644    clk2
    SLICE_X6Y90          FDCE                                         r  div2_divisor_reg[1]/C
                         clock pessimism              0.089     9.734    
                         clock uncertainty            0.214     9.947    
    SLICE_X6Y90          FDCE (Hold_fdce_C_D)         0.052     9.999    div2_divisor_reg[1]
  -------------------------------------------------------------------
                         required time                         -9.999    
                         arrival time                          10.384    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 dividend_q_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div2_dividend_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk2_my_pll  {rise@10.000ns fall@25.000ns period=30.000ns})
  Path Group:             clk2_my_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2_my_pll rise@10.000ns - clk4_my_pll rise@10.000ns)
  Data Path Delay:        0.998ns  (logic 0.141ns (14.129%)  route 0.857ns (85.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.384ns = ( 9.616 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.623ns = ( 9.377 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177    10.177 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.617    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.339     8.278 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.510     8.788    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.814 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          0.563     9.377    clk4
    SLICE_X9Y78          FDCE                                         r  dividend_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDCE (Prop_fdce_C_Q)         0.141     9.518 r  dividend_q_reg[9]/Q
                         net (fo=3, routed)           0.857    10.375    dividend_q[9]
    SLICE_X8Y91          FDCE                                         r  div2_dividend_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365    10.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657     8.189 r  tp1_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556     8.745    tp1_pll/inst/clk2_my_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     8.774 r  tp1_pll/inst/clkout2_buf/O
                         net (fo=50, routed)          0.843     9.616    clk2
    SLICE_X8Y91          FDCE                                         r  div2_dividend_reg[9]/C
                         clock pessimism              0.089     9.706    
                         clock uncertainty            0.214     9.919    
    SLICE_X8Y91          FDCE (Hold_fdce_C_D)         0.059     9.978    div2_dividend_reg[9]
  -------------------------------------------------------------------
                         required time                         -9.978    
                         arrival time                          10.375    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 dividend_q_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div2_dividend_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk2_my_pll  {rise@10.000ns fall@25.000ns period=30.000ns})
  Path Group:             clk2_my_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2_my_pll rise@10.000ns - clk4_my_pll rise@10.000ns)
  Data Path Delay:        1.023ns  (logic 0.164ns (16.037%)  route 0.859ns (83.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.354ns = ( 9.646 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.591ns = ( 9.409 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177    10.177 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.617    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.339     8.278 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.510     8.788    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.814 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          0.595     9.409    clk4
    SLICE_X2Y81          FDCE                                         r  dividend_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDCE (Prop_fdce_C_Q)         0.164     9.573 r  dividend_q_reg[8]/Q
                         net (fo=3, routed)           0.859    10.431    dividend_q[8]
    SLICE_X3Y88          FDCE                                         r  div2_dividend_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365    10.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657     8.189 r  tp1_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556     8.745    tp1_pll/inst/clk2_my_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     8.774 r  tp1_pll/inst/clkout2_buf/O
                         net (fo=50, routed)          0.873     9.646    clk2
    SLICE_X3Y88          FDCE                                         r  div2_dividend_reg[8]/C
                         clock pessimism              0.089     9.736    
                         clock uncertainty            0.214     9.949    
    SLICE_X3Y88          FDCE (Hold_fdce_C_D)         0.070    10.019    div2_dividend_reg[8]
  -------------------------------------------------------------------
                         required time                        -10.019    
                         arrival time                          10.431    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 dividend_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div2_dividend_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk2_my_pll  {rise@10.000ns fall@25.000ns period=30.000ns})
  Path Group:             clk2_my_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2_my_pll rise@10.000ns - clk4_my_pll rise@10.000ns)
  Data Path Delay:        0.968ns  (logic 0.141ns (14.568%)  route 0.827ns (85.432%))
  Logic Levels:           0  
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.399ns = ( 9.601 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.592ns = ( 9.408 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177    10.177 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.617    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.339     8.278 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.510     8.788    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.814 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          0.594     9.408    clk4
    SLICE_X4Y68          FDCE                                         r  dividend_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y68          FDCE (Prop_fdce_C_Q)         0.141     9.549 r  dividend_q_reg[0]/Q
                         net (fo=3, routed)           0.827    10.376    dividend_q[0]
    SLICE_X10Y74         FDCE                                         r  div2_dividend_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365    10.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657     8.189 r  tp1_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556     8.745    tp1_pll/inst/clk2_my_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     8.774 r  tp1_pll/inst/clkout2_buf/O
                         net (fo=50, routed)          0.828     9.601    clk2
    SLICE_X10Y74         FDCE                                         r  div2_dividend_reg[0]/C
                         clock pessimism              0.089     9.691    
                         clock uncertainty            0.214     9.904    
    SLICE_X10Y74         FDCE (Hold_fdce_C_D)         0.059     9.963    div2_dividend_reg[0]
  -------------------------------------------------------------------
                         required time                         -9.963    
                         arrival time                          10.376    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 dividend_q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div2_dividend_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk2_my_pll  {rise@10.000ns fall@25.000ns period=30.000ns})
  Path Group:             clk2_my_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2_my_pll rise@10.000ns - clk4_my_pll rise@10.000ns)
  Data Path Delay:        1.037ns  (logic 0.141ns (13.593%)  route 0.896ns (86.407%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.389ns = ( 9.611 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.623ns = ( 9.377 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177    10.177 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.617    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.339     8.278 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.510     8.788    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.814 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          0.563     9.377    clk4
    SLICE_X9Y78          FDCE                                         r  dividend_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDCE (Prop_fdce_C_Q)         0.141     9.518 r  dividend_q_reg[5]/Q
                         net (fo=3, routed)           0.896    10.414    dividend_q[5]
    SLICE_X9Y84          FDCE                                         r  div2_dividend_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365    10.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657     8.189 r  tp1_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556     8.745    tp1_pll/inst/clk2_my_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     8.774 r  tp1_pll/inst/clkout2_buf/O
                         net (fo=50, routed)          0.838     9.611    clk2
    SLICE_X9Y84          FDCE                                         r  div2_dividend_reg[5]/C
                         clock pessimism              0.089     9.701    
                         clock uncertainty            0.214     9.914    
    SLICE_X9Y84          FDCE (Hold_fdce_C_D)         0.075     9.989    div2_dividend_reg[5]
  -------------------------------------------------------------------
                         required time                         -9.989    
                         arrival time                          10.414    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 dividend_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div2_dividend_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk2_my_pll  {rise@10.000ns fall@25.000ns period=30.000ns})
  Path Group:             clk2_my_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2_my_pll rise@10.000ns - clk4_my_pll rise@10.000ns)
  Data Path Delay:        1.013ns  (logic 0.141ns (13.913%)  route 0.872ns (86.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.389ns = ( 9.611 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.595ns = ( 9.405 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177    10.177 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.617    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.339     8.278 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.510     8.788    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.814 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          0.591     9.405    clk4
    SLICE_X4Y71          FDCE                                         r  dividend_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDCE (Prop_fdce_C_Q)         0.141     9.546 r  dividend_q_reg[4]/Q
                         net (fo=3, routed)           0.872    10.418    dividend_q[4]
    SLICE_X11Y84         FDCE                                         r  div2_dividend_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365    10.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657     8.189 r  tp1_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556     8.745    tp1_pll/inst/clk2_my_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     8.774 r  tp1_pll/inst/clkout2_buf/O
                         net (fo=50, routed)          0.838     9.611    clk2
    SLICE_X11Y84         FDCE                                         r  div2_dividend_reg[4]/C
                         clock pessimism              0.089     9.701    
                         clock uncertainty            0.214     9.914    
    SLICE_X11Y84         FDCE (Hold_fdce_C_D)         0.070     9.984    div2_dividend_reg[4]
  -------------------------------------------------------------------
                         required time                         -9.984    
                         arrival time                          10.418    
  -------------------------------------------------------------------
                         slack                                  0.434    





---------------------------------------------------------------------------------------------------
From Clock:  clk4_my_pll
  To Clock:  clk3_my_pll

Setup :            0  Failing Endpoints,  Worst Slack        5.512ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.193ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.512ns  (required time - arrival time)
  Source:                 divisor_q_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div3_divisor_reg[11]_rep/D
                            (rising edge-triggered cell FDCE clocked by clk3_my_pll  {rise@20.000ns fall@35.000ns period=30.000ns})
  Path Group:             clk3_my_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk3_my_pll rise@20.000ns - clk4_my_pll rise@10.000ns)
  Data Path Delay:        4.017ns  (logic 0.456ns (11.351%)  route 3.561ns (88.649%))
  Logic Levels:           0  
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.546ns = ( 17.454 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.885ns = ( 7.115 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948    10.948 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.201    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.590     3.611 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.704     5.315    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.411 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          1.703     7.115    clk4
    SLICE_X0Y75          FDCE                                         r  divisor_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDCE (Prop_fdce_C_Q)         0.456     7.571 r  divisor_q_reg[11]/Q
                         net (fo=9, routed)           3.561    11.132    divisor_q[11]
    SLICE_X3Y85          FDCE                                         r  div3_divisor_reg[11]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk3_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    20.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    21.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.855    14.141 r  tp1_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.625    15.766    tp1_pll/inst/clk3_my_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    15.857 r  tp1_pll/inst/clkout3_buf/O
                         net (fo=50, routed)          1.597    17.454    clk3
    SLICE_X3Y85          FDCE                                         r  div3_divisor_reg[11]_rep/C
                         clock pessimism             -0.530    16.924    
                         clock uncertainty           -0.214    16.711    
    SLICE_X3Y85          FDCE (Setup_fdce_C_D)       -0.067    16.644    div3_divisor_reg[11]_rep
  -------------------------------------------------------------------
                         required time                         16.644    
                         arrival time                         -11.132    
  -------------------------------------------------------------------
                         slack                                  5.512    

Slack (MET) :             5.590ns  (required time - arrival time)
  Source:                 divisor_q_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div3_divisor_reg[11]_rep__0/D
                            (rising edge-triggered cell FDCE clocked by clk3_my_pll  {rise@20.000ns fall@35.000ns period=30.000ns})
  Path Group:             clk3_my_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk3_my_pll rise@20.000ns - clk4_my_pll rise@10.000ns)
  Data Path Delay:        3.947ns  (logic 0.456ns (11.553%)  route 3.491ns (88.447%))
  Logic Levels:           0  
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.546ns = ( 17.454 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.885ns = ( 7.115 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948    10.948 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.201    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.590     3.611 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.704     5.315    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.411 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          1.703     7.115    clk4
    SLICE_X0Y75          FDCE                                         r  divisor_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDCE (Prop_fdce_C_Q)         0.456     7.571 r  divisor_q_reg[11]/Q
                         net (fo=9, routed)           3.491    11.062    divisor_q[11]
    SLICE_X2Y86          FDCE                                         r  div3_divisor_reg[11]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk3_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    20.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    21.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.855    14.141 r  tp1_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.625    15.766    tp1_pll/inst/clk3_my_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    15.857 r  tp1_pll/inst/clkout3_buf/O
                         net (fo=50, routed)          1.597    17.454    clk3
    SLICE_X2Y86          FDCE                                         r  div3_divisor_reg[11]_rep__0/C
                         clock pessimism             -0.530    16.924    
                         clock uncertainty           -0.214    16.711    
    SLICE_X2Y86          FDCE (Setup_fdce_C_D)       -0.059    16.652    div3_divisor_reg[11]_rep__0
  -------------------------------------------------------------------
                         required time                         16.652    
                         arrival time                         -11.062    
  -------------------------------------------------------------------
                         slack                                  5.590    

Slack (MET) :             6.488ns  (required time - arrival time)
  Source:                 dividend_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div3_dividend_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk3_my_pll  {rise@20.000ns fall@35.000ns period=30.000ns})
  Path Group:             clk3_my_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk3_my_pll rise@20.000ns - clk4_my_pll rise@10.000ns)
  Data Path Delay:        2.986ns  (logic 0.456ns (15.273%)  route 2.530ns (84.727%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.556ns = ( 17.444 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.878ns = ( 7.122 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948    10.948 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.201    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.590     3.611 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.704     5.315    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.411 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          1.710     7.122    clk4
    SLICE_X0Y70          FDCE                                         r  dividend_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDCE (Prop_fdce_C_Q)         0.456     7.578 r  dividend_q_reg[1]/Q
                         net (fo=3, routed)           2.530    10.107    dividend_q[1]
    SLICE_X3Y73          FDCE                                         r  div3_dividend_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk3_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    20.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    21.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.855    14.141 r  tp1_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.625    15.766    tp1_pll/inst/clk3_my_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    15.857 r  tp1_pll/inst/clkout3_buf/O
                         net (fo=50, routed)          1.587    17.444    clk3
    SLICE_X3Y73          FDCE                                         r  div3_dividend_reg[1]/C
                         clock pessimism             -0.530    16.914    
                         clock uncertainty           -0.214    16.701    
    SLICE_X3Y73          FDCE (Setup_fdce_C_D)       -0.105    16.596    div3_dividend_reg[1]
  -------------------------------------------------------------------
                         required time                         16.596    
                         arrival time                         -10.107    
  -------------------------------------------------------------------
                         slack                                  6.488    

Slack (MET) :             6.634ns  (required time - arrival time)
  Source:                 dividend_q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div3_dividend_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk3_my_pll  {rise@20.000ns fall@35.000ns period=30.000ns})
  Path Group:             clk3_my_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk3_my_pll rise@20.000ns - clk4_my_pll rise@10.000ns)
  Data Path Delay:        2.849ns  (logic 0.456ns (16.006%)  route 2.393ns (83.994%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.554ns = ( 17.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.883ns = ( 7.117 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948    10.948 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.201    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.590     3.611 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.704     5.315    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.411 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          1.705     7.117    clk4
    SLICE_X1Y76          FDCE                                         r  dividend_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDCE (Prop_fdce_C_Q)         0.456     7.573 r  dividend_q_reg[7]/Q
                         net (fo=3, routed)           2.393     9.966    dividend_q[7]
    SLICE_X4Y80          FDCE                                         r  div3_dividend_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk3_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    20.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    21.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.855    14.141 r  tp1_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.625    15.766    tp1_pll/inst/clk3_my_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    15.857 r  tp1_pll/inst/clkout3_buf/O
                         net (fo=50, routed)          1.589    17.446    clk3
    SLICE_X4Y80          FDCE                                         r  div3_dividend_reg[7]/C
                         clock pessimism             -0.530    16.916    
                         clock uncertainty           -0.214    16.703    
    SLICE_X4Y80          FDCE (Setup_fdce_C_D)       -0.103    16.600    div3_dividend_reg[7]
  -------------------------------------------------------------------
                         required time                         16.600    
                         arrival time                          -9.966    
  -------------------------------------------------------------------
                         slack                                  6.634    

Slack (MET) :             6.747ns  (required time - arrival time)
  Source:                 divisor_q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div3_divisor_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk3_my_pll  {rise@20.000ns fall@35.000ns period=30.000ns})
  Path Group:             clk3_my_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk3_my_pll rise@20.000ns - clk4_my_pll rise@10.000ns)
  Data Path Delay:        2.778ns  (logic 0.456ns (16.417%)  route 2.322ns (83.583%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.552ns = ( 17.448 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.877ns = ( 7.123 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948    10.948 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.201    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.590     3.611 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.704     5.315    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.411 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          1.711     7.123    clk4
    SLICE_X0Y69          FDCE                                         r  divisor_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDCE (Prop_fdce_C_Q)         0.456     7.579 r  divisor_q_reg[5]/Q
                         net (fo=3, routed)           2.322     9.900    divisor_q[5]
    SLICE_X2Y80          FDCE                                         r  div3_divisor_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk3_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    20.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    21.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.855    14.141 r  tp1_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.625    15.766    tp1_pll/inst/clk3_my_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    15.857 r  tp1_pll/inst/clkout3_buf/O
                         net (fo=50, routed)          1.591    17.448    clk3
    SLICE_X2Y80          FDCE                                         r  div3_divisor_reg[5]/C
                         clock pessimism             -0.530    16.918    
                         clock uncertainty           -0.214    16.705    
    SLICE_X2Y80          FDCE (Setup_fdce_C_D)       -0.058    16.647    div3_divisor_reg[5]
  -------------------------------------------------------------------
                         required time                         16.647    
                         arrival time                          -9.900    
  -------------------------------------------------------------------
                         slack                                  6.747    

Slack (MET) :             6.913ns  (required time - arrival time)
  Source:                 divisor_q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div3_divisor_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk3_my_pll  {rise@20.000ns fall@35.000ns period=30.000ns})
  Path Group:             clk3_my_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk3_my_pll rise@20.000ns - clk4_my_pll rise@10.000ns)
  Data Path Delay:        2.583ns  (logic 0.456ns (17.655%)  route 2.127ns (82.345%))
  Logic Levels:           0  
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.558ns = ( 17.442 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.878ns = ( 7.122 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948    10.948 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.201    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.590     3.611 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.704     5.315    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.411 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          1.710     7.122    clk4
    SLICE_X0Y70          FDCE                                         r  divisor_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDCE (Prop_fdce_C_Q)         0.456     7.578 r  divisor_q_reg[7]/Q
                         net (fo=3, routed)           2.127     9.705    divisor_q[7]
    SLICE_X4Y73          FDCE                                         r  div3_divisor_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk3_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    20.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    21.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.855    14.141 r  tp1_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.625    15.766    tp1_pll/inst/clk3_my_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    15.857 r  tp1_pll/inst/clkout3_buf/O
                         net (fo=50, routed)          1.585    17.442    clk3
    SLICE_X4Y73          FDCE                                         r  div3_divisor_reg[7]/C
                         clock pessimism             -0.530    16.912    
                         clock uncertainty           -0.214    16.699    
    SLICE_X4Y73          FDCE (Setup_fdce_C_D)       -0.081    16.618    div3_divisor_reg[7]
  -------------------------------------------------------------------
                         required time                         16.618    
                         arrival time                          -9.705    
  -------------------------------------------------------------------
                         slack                                  6.913    

Slack (MET) :             7.076ns  (required time - arrival time)
  Source:                 divisor_q_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div3_divisor_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk3_my_pll  {rise@20.000ns fall@35.000ns period=30.000ns})
  Path Group:             clk3_my_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk3_my_pll rise@20.000ns - clk4_my_pll rise@10.000ns)
  Data Path Delay:        2.436ns  (logic 0.456ns (18.722%)  route 1.980ns (81.278%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.546ns = ( 17.454 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.872ns = ( 7.128 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948    10.948 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.201    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.590     3.611 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.704     5.315    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.411 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          1.716     7.128    clk4
    SLICE_X1Y84          FDCE                                         r  divisor_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDCE (Prop_fdce_C_Q)         0.456     7.584 r  divisor_q_reg[9]/Q
                         net (fo=3, routed)           1.980     9.563    divisor_q[9]
    SLICE_X2Y86          FDCE                                         r  div3_divisor_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk3_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    20.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    21.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.855    14.141 r  tp1_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.625    15.766    tp1_pll/inst/clk3_my_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    15.857 r  tp1_pll/inst/clkout3_buf/O
                         net (fo=50, routed)          1.597    17.454    clk3
    SLICE_X2Y86          FDCE                                         r  div3_divisor_reg[9]/C
                         clock pessimism             -0.530    16.924    
                         clock uncertainty           -0.214    16.711    
    SLICE_X2Y86          FDCE (Setup_fdce_C_D)       -0.071    16.640    div3_divisor_reg[9]
  -------------------------------------------------------------------
                         required time                         16.640    
                         arrival time                          -9.563    
  -------------------------------------------------------------------
                         slack                                  7.076    

Slack (MET) :             7.126ns  (required time - arrival time)
  Source:                 divisor_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div3_divisor_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk3_my_pll  {rise@20.000ns fall@35.000ns period=30.000ns})
  Path Group:             clk3_my_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk3_my_pll rise@20.000ns - clk4_my_pll rise@10.000ns)
  Data Path Delay:        2.381ns  (logic 0.456ns (19.149%)  route 1.925ns (80.851%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.558ns = ( 17.442 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.879ns = ( 7.121 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948    10.948 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.201    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.590     3.611 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.704     5.315    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.411 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          1.709     7.121    clk4
    SLICE_X7Y70          FDCE                                         r  divisor_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDCE (Prop_fdce_C_Q)         0.456     7.577 r  divisor_q_reg[2]/Q
                         net (fo=3, routed)           1.925     9.502    divisor_q[2]
    SLICE_X7Y73          FDCE                                         r  div3_divisor_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk3_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    20.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    21.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.855    14.141 r  tp1_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.625    15.766    tp1_pll/inst/clk3_my_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    15.857 r  tp1_pll/inst/clkout3_buf/O
                         net (fo=50, routed)          1.585    17.442    clk3
    SLICE_X7Y73          FDCE                                         r  div3_divisor_reg[2]/C
                         clock pessimism             -0.530    16.912    
                         clock uncertainty           -0.214    16.699    
    SLICE_X7Y73          FDCE (Setup_fdce_C_D)       -0.071    16.628    div3_divisor_reg[2]
  -------------------------------------------------------------------
                         required time                         16.628    
                         arrival time                          -9.502    
  -------------------------------------------------------------------
                         slack                                  7.126    

Slack (MET) :             7.157ns  (required time - arrival time)
  Source:                 dividend_q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div3_dividend_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk3_my_pll  {rise@20.000ns fall@35.000ns period=30.000ns})
  Path Group:             clk3_my_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk3_my_pll rise@20.000ns - clk4_my_pll rise@10.000ns)
  Data Path Delay:        2.393ns  (logic 0.456ns (19.055%)  route 1.937ns (80.945%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.634ns = ( 17.366 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.958ns = ( 7.042 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948    10.948 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.201    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.590     3.611 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.704     5.315    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.411 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          1.630     7.042    clk4
    SLICE_X9Y78          FDCE                                         r  dividend_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDCE (Prop_fdce_C_Q)         0.456     7.498 r  dividend_q_reg[5]/Q
                         net (fo=3, routed)           1.937     9.435    dividend_q[5]
    SLICE_X8Y78          FDCE                                         r  div3_dividend_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk3_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    20.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    21.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.855    14.141 r  tp1_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.625    15.766    tp1_pll/inst/clk3_my_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    15.857 r  tp1_pll/inst/clkout3_buf/O
                         net (fo=50, routed)          1.509    17.366    clk3
    SLICE_X8Y78          FDCE                                         r  div3_dividend_reg[5]/C
                         clock pessimism             -0.530    16.836    
                         clock uncertainty           -0.214    16.623    
    SLICE_X8Y78          FDCE (Setup_fdce_C_D)       -0.031    16.592    div3_dividend_reg[5]
  -------------------------------------------------------------------
                         required time                         16.592    
                         arrival time                          -9.435    
  -------------------------------------------------------------------
                         slack                                  7.157    

Slack (MET) :             7.173ns  (required time - arrival time)
  Source:                 divisor_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div3_divisor_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk3_my_pll  {rise@20.000ns fall@35.000ns period=30.000ns})
  Path Group:             clk3_my_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk3_my_pll rise@20.000ns - clk4_my_pll rise@10.000ns)
  Data Path Delay:        2.340ns  (logic 0.456ns (19.488%)  route 1.884ns (80.512%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.558ns = ( 17.442 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.877ns = ( 7.123 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948    10.948 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.201    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.590     3.611 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.704     5.315    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.411 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          1.711     7.123    clk4
    SLICE_X5Y68          FDCE                                         r  divisor_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDCE (Prop_fdce_C_Q)         0.456     7.579 r  divisor_q_reg[4]/Q
                         net (fo=3, routed)           1.884     9.463    divisor_q[4]
    SLICE_X6Y73          FDCE                                         r  div3_divisor_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk3_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    20.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    21.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.855    14.141 r  tp1_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.625    15.766    tp1_pll/inst/clk3_my_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    15.857 r  tp1_pll/inst/clkout3_buf/O
                         net (fo=50, routed)          1.585    17.442    clk3
    SLICE_X6Y73          FDCE                                         r  div3_divisor_reg[4]/C
                         clock pessimism             -0.530    16.912    
                         clock uncertainty           -0.214    16.699    
    SLICE_X6Y73          FDCE (Setup_fdce_C_D)       -0.063    16.636    div3_divisor_reg[4]
  -------------------------------------------------------------------
                         required time                         16.636    
                         arrival time                          -9.463    
  -------------------------------------------------------------------
                         slack                                  7.173    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 dividend_q_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div3_dividend_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk3_my_pll  {rise@20.000ns fall@35.000ns period=30.000ns})
  Path Group:             clk3_my_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk3_my_pll rise@20.000ns - clk4_my_pll rise@20.000ns)
  Data Path Delay:        0.788ns  (logic 0.141ns (17.894%)  route 0.647ns (82.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.390ns = ( 19.610 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.623ns = ( 19.377 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177    20.177 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.617    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.339    18.278 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.510    18.788    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    18.814 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          0.563    19.377    clk4
    SLICE_X9Y78          FDCE                                         r  dividend_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDCE (Prop_fdce_C_Q)         0.141    19.518 r  dividend_q_reg[9]/Q
                         net (fo=3, routed)           0.647    20.165    dividend_q[9]
    SLICE_X8Y83          FDCE                                         r  div3_dividend_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk3_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365    20.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.657    18.189 r  tp1_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.556    18.745    tp1_pll/inst/clk3_my_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    18.774 r  tp1_pll/inst/clkout3_buf/O
                         net (fo=50, routed)          0.837    19.610    clk3
    SLICE_X8Y83          FDCE                                         r  div3_dividend_reg[9]/C
                         clock pessimism              0.089    19.700    
                         clock uncertainty            0.214    19.913    
    SLICE_X8Y83          FDCE (Hold_fdce_C_D)         0.059    19.972    div3_dividend_reg[9]
  -------------------------------------------------------------------
                         required time                        -19.972    
                         arrival time                          20.165    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 divisor_q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div3_divisor_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk3_my_pll  {rise@20.000ns fall@35.000ns period=30.000ns})
  Path Group:             clk3_my_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk3_my_pll rise@20.000ns - clk4_my_pll rise@20.000ns)
  Data Path Delay:        0.813ns  (logic 0.141ns (17.338%)  route 0.672ns (82.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.367ns = ( 19.633 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.593ns = ( 19.407 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177    20.177 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.617    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.339    18.278 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.510    18.788    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    18.814 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          0.593    19.407    clk4
    SLICE_X5Y69          FDCE                                         r  divisor_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDCE (Prop_fdce_C_Q)         0.141    19.548 r  divisor_q_reg[6]/Q
                         net (fo=3, routed)           0.672    20.220    divisor_q[6]
    SLICE_X5Y71          FDCE                                         r  div3_divisor_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk3_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365    20.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.657    18.189 r  tp1_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.556    18.745    tp1_pll/inst/clk3_my_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    18.774 r  tp1_pll/inst/clkout3_buf/O
                         net (fo=50, routed)          0.860    19.633    clk3
    SLICE_X5Y71          FDCE                                         r  div3_divisor_reg[6]/C
                         clock pessimism              0.089    19.723    
                         clock uncertainty            0.214    19.936    
    SLICE_X5Y71          FDCE (Hold_fdce_C_D)         0.075    20.011    div3_divisor_reg[6]
  -------------------------------------------------------------------
                         required time                        -20.011    
                         arrival time                          20.220    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 divisor_q_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div3_divisor_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk3_my_pll  {rise@20.000ns fall@35.000ns period=30.000ns})
  Path Group:             clk3_my_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk3_my_pll rise@20.000ns - clk4_my_pll rise@20.000ns)
  Data Path Delay:        0.841ns  (logic 0.141ns (16.769%)  route 0.700ns (83.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.357ns = ( 19.643 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.588ns = ( 19.412 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177    20.177 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.617    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.339    18.278 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.510    18.788    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    18.814 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          0.598    19.412    clk4
    SLICE_X1Y84          FDCE                                         r  divisor_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDCE (Prop_fdce_C_Q)         0.141    19.553 r  divisor_q_reg[10]/Q
                         net (fo=3, routed)           0.700    20.253    divisor_q[10]
    SLICE_X2Y86          FDCE                                         r  div3_divisor_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk3_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365    20.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.657    18.189 r  tp1_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.556    18.745    tp1_pll/inst/clk3_my_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    18.774 r  tp1_pll/inst/clkout3_buf/O
                         net (fo=50, routed)          0.870    19.643    clk3
    SLICE_X2Y86          FDCE                                         r  div3_divisor_reg[10]/C
                         clock pessimism              0.089    19.733    
                         clock uncertainty            0.214    19.946    
    SLICE_X2Y86          FDCE (Hold_fdce_C_D)         0.087    20.033    div3_divisor_reg[10]
  -------------------------------------------------------------------
                         required time                        -20.033    
                         arrival time                          20.253    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 divisor_q_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div3_divisor_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk3_my_pll  {rise@20.000ns fall@35.000ns period=30.000ns})
  Path Group:             clk3_my_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk3_my_pll rise@20.000ns - clk4_my_pll rise@20.000ns)
  Data Path Delay:        0.852ns  (logic 0.141ns (16.546%)  route 0.711ns (83.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.357ns = ( 19.643 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.588ns = ( 19.412 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177    20.177 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.617    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.339    18.278 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.510    18.788    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    18.814 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          0.598    19.412    clk4
    SLICE_X1Y84          FDCE                                         r  divisor_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDCE (Prop_fdce_C_Q)         0.141    19.553 r  divisor_q_reg[8]/Q
                         net (fo=3, routed)           0.711    20.264    divisor_q[8]
    SLICE_X2Y86          FDCE                                         r  div3_divisor_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk3_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365    20.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.657    18.189 r  tp1_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.556    18.745    tp1_pll/inst/clk3_my_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    18.774 r  tp1_pll/inst/clkout3_buf/O
                         net (fo=50, routed)          0.870    19.643    clk3
    SLICE_X2Y86          FDCE                                         r  div3_divisor_reg[8]/C
                         clock pessimism              0.089    19.733    
                         clock uncertainty            0.214    19.946    
    SLICE_X2Y86          FDCE (Hold_fdce_C_D)         0.087    20.033    div3_divisor_reg[8]
  -------------------------------------------------------------------
                         required time                        -20.033    
                         arrival time                          20.264    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 divisor_q_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div3_divisor_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk3_my_pll  {rise@20.000ns fall@35.000ns period=30.000ns})
  Path Group:             clk3_my_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk3_my_pll rise@20.000ns - clk4_my_pll rise@20.000ns)
  Data Path Delay:        0.851ns  (logic 0.141ns (16.572%)  route 0.710ns (83.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.371ns = ( 19.629 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.597ns = ( 19.403 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177    20.177 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.617    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.339    18.278 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.510    18.788    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    18.814 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          0.589    19.403    clk4
    SLICE_X0Y75          FDCE                                         r  divisor_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDCE (Prop_fdce_C_Q)         0.141    19.544 r  divisor_q_reg[11]/Q
                         net (fo=9, routed)           0.710    20.254    divisor_q[11]
    SLICE_X4Y75          FDCE                                         r  div3_divisor_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk3_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365    20.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.657    18.189 r  tp1_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.556    18.745    tp1_pll/inst/clk3_my_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    18.774 r  tp1_pll/inst/clkout3_buf/O
                         net (fo=50, routed)          0.856    19.629    clk3
    SLICE_X4Y75          FDCE                                         r  div3_divisor_reg[11]/C
                         clock pessimism              0.089    19.719    
                         clock uncertainty            0.214    19.932    
    SLICE_X4Y75          FDCE (Hold_fdce_C_D)         0.070    20.002    div3_divisor_reg[11]
  -------------------------------------------------------------------
                         required time                        -20.002    
                         arrival time                          20.254    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 dividend_q_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div3_dividend_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk3_my_pll  {rise@20.000ns fall@35.000ns period=30.000ns})
  Path Group:             clk3_my_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk3_my_pll rise@20.000ns - clk4_my_pll rise@20.000ns)
  Data Path Delay:        0.883ns  (logic 0.141ns (15.972%)  route 0.742ns (84.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.357ns = ( 19.643 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.588ns = ( 19.412 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177    20.177 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.617    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.339    18.278 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.510    18.788    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    18.814 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          0.598    19.412    clk4
    SLICE_X1Y84          FDCE                                         r  dividend_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDCE (Prop_fdce_C_Q)         0.141    19.553 r  dividend_q_reg[11]/Q
                         net (fo=3, routed)           0.742    20.295    dividend_q[11]
    SLICE_X2Y85          FDCE                                         r  div3_dividend_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk3_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365    20.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.657    18.189 r  tp1_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.556    18.745    tp1_pll/inst/clk3_my_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    18.774 r  tp1_pll/inst/clkout3_buf/O
                         net (fo=50, routed)          0.870    19.643    clk3
    SLICE_X2Y85          FDCE                                         r  div3_dividend_reg[11]/C
                         clock pessimism              0.089    19.733    
                         clock uncertainty            0.214    19.946    
    SLICE_X2Y85          FDCE (Hold_fdce_C_D)         0.090    20.036    div3_dividend_reg[11]
  -------------------------------------------------------------------
                         required time                        -20.036    
                         arrival time                          20.295    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 dividend_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div3_dividend_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk3_my_pll  {rise@20.000ns fall@35.000ns period=30.000ns})
  Path Group:             clk3_my_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk3_my_pll rise@20.000ns - clk4_my_pll rise@20.000ns)
  Data Path Delay:        0.880ns  (logic 0.141ns (16.014%)  route 0.739ns (83.986%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.370ns = ( 19.630 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.592ns = ( 19.408 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177    20.177 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.617    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.339    18.278 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.510    18.788    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    18.814 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          0.594    19.408    clk4
    SLICE_X5Y68          FDCE                                         r  dividend_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDCE (Prop_fdce_C_Q)         0.141    19.549 r  dividend_q_reg[2]/Q
                         net (fo=3, routed)           0.739    20.288    dividend_q[2]
    SLICE_X6Y73          FDCE                                         r  div3_dividend_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk3_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365    20.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.657    18.189 r  tp1_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.556    18.745    tp1_pll/inst/clk3_my_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    18.774 r  tp1_pll/inst/clkout3_buf/O
                         net (fo=50, routed)          0.857    19.630    clk3
    SLICE_X6Y73          FDCE                                         r  div3_dividend_reg[2]/C
                         clock pessimism              0.089    19.720    
                         clock uncertainty            0.214    19.933    
    SLICE_X6Y73          FDCE (Hold_fdce_C_D)         0.089    20.022    div3_dividend_reg[2]
  -------------------------------------------------------------------
                         required time                        -20.022    
                         arrival time                          20.288    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 dividend_q_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div3_dividend_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk3_my_pll  {rise@20.000ns fall@35.000ns period=30.000ns})
  Path Group:             clk3_my_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk3_my_pll rise@20.000ns - clk4_my_pll rise@20.000ns)
  Data Path Delay:        0.862ns  (logic 0.164ns (19.027%)  route 0.698ns (80.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.391ns = ( 19.609 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.591ns = ( 19.409 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177    20.177 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.617    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.339    18.278 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.510    18.788    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    18.814 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          0.595    19.409    clk4
    SLICE_X2Y81          FDCE                                         r  dividend_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDCE (Prop_fdce_C_Q)         0.164    19.573 r  dividend_q_reg[8]/Q
                         net (fo=3, routed)           0.698    20.271    dividend_q[8]
    SLICE_X8Y82          FDCE                                         r  div3_dividend_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk3_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365    20.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.657    18.189 r  tp1_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.556    18.745    tp1_pll/inst/clk3_my_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    18.774 r  tp1_pll/inst/clkout3_buf/O
                         net (fo=50, routed)          0.836    19.609    clk3
    SLICE_X8Y82          FDCE                                         r  div3_dividend_reg[8]/C
                         clock pessimism              0.089    19.699    
                         clock uncertainty            0.214    19.912    
    SLICE_X8Y82          FDCE (Hold_fdce_C_D)         0.087    19.999    div3_dividend_reg[8]
  -------------------------------------------------------------------
                         required time                        -19.999    
                         arrival time                          20.271    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 dividend_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div3_dividend_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk3_my_pll  {rise@20.000ns fall@35.000ns period=30.000ns})
  Path Group:             clk3_my_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk3_my_pll rise@20.000ns - clk4_my_pll rise@20.000ns)
  Data Path Delay:        0.886ns  (logic 0.141ns (15.905%)  route 0.745ns (84.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.370ns = ( 19.630 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.592ns = ( 19.408 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177    20.177 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.617    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.339    18.278 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.510    18.788    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    18.814 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          0.594    19.408    clk4
    SLICE_X5Y68          FDCE                                         r  dividend_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDCE (Prop_fdce_C_Q)         0.141    19.549 r  dividend_q_reg[3]/Q
                         net (fo=3, routed)           0.745    20.294    dividend_q[3]
    SLICE_X6Y73          FDCE                                         r  div3_dividend_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk3_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365    20.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.657    18.189 r  tp1_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.556    18.745    tp1_pll/inst/clk3_my_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    18.774 r  tp1_pll/inst/clkout3_buf/O
                         net (fo=50, routed)          0.857    19.630    clk3
    SLICE_X6Y73          FDCE                                         r  div3_dividend_reg[3]/C
                         clock pessimism              0.089    19.720    
                         clock uncertainty            0.214    19.933    
    SLICE_X6Y73          FDCE (Hold_fdce_C_D)         0.089    20.022    div3_dividend_reg[3]
  -------------------------------------------------------------------
                         required time                        -20.022    
                         arrival time                          20.294    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 divisor_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div3_divisor_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk3_my_pll  {rise@20.000ns fall@35.000ns period=30.000ns})
  Path Group:             clk3_my_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk3_my_pll rise@20.000ns - clk4_my_pll rise@20.000ns)
  Data Path Delay:        0.879ns  (logic 0.141ns (16.033%)  route 0.738ns (83.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.361ns = ( 19.639 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.592ns = ( 19.408 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177    20.177 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.617    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.339    18.278 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.510    18.788    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    18.814 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          0.594    19.408    clk4
    SLICE_X3Y69          FDCE                                         r  divisor_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69          FDCE (Prop_fdce_C_Q)         0.141    19.549 r  divisor_q_reg[0]/Q
                         net (fo=3, routed)           0.738    20.287    divisor_q[0]
    SLICE_X4Y84          FDCE                                         r  div3_divisor_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk3_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365    20.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.657    18.189 r  tp1_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.556    18.745    tp1_pll/inst/clk3_my_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    18.774 r  tp1_pll/inst/clkout3_buf/O
                         net (fo=50, routed)          0.866    19.639    clk3
    SLICE_X4Y84          FDCE                                         r  div3_divisor_reg[0]/C
                         clock pessimism              0.089    19.729    
                         clock uncertainty            0.214    19.942    
    SLICE_X4Y84          FDCE (Hold_fdce_C_D)         0.057    19.999    div3_divisor_reg[0]
  -------------------------------------------------------------------
                         required time                        -19.999    
                         arrival time                          20.287    
  -------------------------------------------------------------------
                         slack                                  0.288    





---------------------------------------------------------------------------------------------------
From Clock:  clk1_my_pll
  To Clock:  clk4_my_pll

Setup :            0  Failing Endpoints,  Worst Slack        6.922ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.922ns  (required time - arrival time)
  Source:                 div1_quotient_registre_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk1_my_pll  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            quotient_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk4_my_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk4_my_pll rise@10.000ns - clk1_my_pll rise@0.000ns)
  Data Path Delay:        2.773ns  (logic 0.642ns (23.154%)  route 2.131ns (76.846%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.548ns = ( 7.452 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.955ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.201    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -6.389 r  tp1_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.685    tp1_pll/inst/clk1_my_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.589 r  tp1_pll/inst/clkout1_buf/O
                         net (fo=50, routed)          1.633    -2.955    clk1
    SLICE_X12Y81         FDCE                                         r  div1_quotient_registre_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y81         FDCE (Prop_fdce_C_Q)         0.518    -2.437 r  div1_quotient_registre_reg[7]/Q
                         net (fo=1, routed)           2.131    -0.307    div1_quotient_registre[7]
    SLICE_X0Y83          LUT6 (Prop_lut6_I0_O)        0.124    -0.183 r  quotient[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.183    p_0_in[7]
    SLICE_X0Y83          FDCE                                         r  quotient_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.855     4.141 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.625     5.766    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.857 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          1.595     7.452    clk4
    SLICE_X0Y83          FDCE                                         r  quotient_reg[7]/C
                         clock pessimism             -0.530     6.922    
                         clock uncertainty           -0.214     6.709    
    SLICE_X0Y83          FDCE (Setup_fdce_C_D)        0.031     6.740    quotient_reg[7]
  -------------------------------------------------------------------
                         required time                          6.740    
                         arrival time                           0.183    
  -------------------------------------------------------------------
                         slack                                  6.922    

Slack (MET) :             7.086ns  (required time - arrival time)
  Source:                 div1_quotient_registre_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk1_my_pll  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            quotient_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk4_my_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk4_my_pll rise@10.000ns - clk1_my_pll rise@0.000ns)
  Data Path Delay:        2.654ns  (logic 0.580ns (21.857%)  route 2.074ns (78.143%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.555ns = ( 7.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.960ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.201    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -6.389 r  tp1_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.685    tp1_pll/inst/clk1_my_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.589 r  tp1_pll/inst/clkout1_buf/O
                         net (fo=50, routed)          1.628    -2.960    clk1
    SLICE_X11Y72         FDCE                                         r  div1_quotient_registre_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y72         FDCE (Prop_fdce_C_Q)         0.456    -2.504 r  div1_quotient_registre_reg[0]/Q
                         net (fo=1, routed)           2.074    -0.431    div1_quotient_registre[0]
    SLICE_X6Y71          LUT6 (Prop_lut6_I0_O)        0.124    -0.307 r  quotient[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.307    p_0_in[0]
    SLICE_X6Y71          FDCE                                         r  quotient_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.855     4.141 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.625     5.766    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.857 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          1.588     7.445    clk4
    SLICE_X6Y71          FDCE                                         r  quotient_reg[0]/C
                         clock pessimism             -0.530     6.915    
                         clock uncertainty           -0.214     6.702    
    SLICE_X6Y71          FDCE (Setup_fdce_C_D)        0.077     6.779    quotient_reg[0]
  -------------------------------------------------------------------
                         required time                          6.779    
                         arrival time                           0.307    
  -------------------------------------------------------------------
                         slack                                  7.086    

Slack (MET) :             7.120ns  (required time - arrival time)
  Source:                 div1_quotient_registre_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk1_my_pll  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            quotient_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk4_my_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk4_my_pll rise@10.000ns - clk1_my_pll rise@0.000ns)
  Data Path Delay:        2.570ns  (logic 0.580ns (22.568%)  route 1.990ns (77.432%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.545ns = ( 7.455 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.949ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.201    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -6.389 r  tp1_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.685    tp1_pll/inst/clk1_my_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.589 r  tp1_pll/inst/clkout1_buf/O
                         net (fo=50, routed)          1.639    -2.949    clk1
    SLICE_X9Y85          FDCE                                         r  div1_quotient_registre_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y85          FDCE (Prop_fdce_C_Q)         0.456    -2.493 r  div1_quotient_registre_reg[11]/Q
                         net (fo=1, routed)           1.990    -0.503    div1_quotient_registre[11]
    SLICE_X0Y87          LUT6 (Prop_lut6_I0_O)        0.124    -0.379 r  quotient[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.379    p_0_in[11]
    SLICE_X0Y87          FDCE                                         r  quotient_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.855     4.141 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.625     5.766    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.857 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          1.598     7.455    clk4
    SLICE_X0Y87          FDCE                                         r  quotient_reg[11]/C
                         clock pessimism             -0.530     6.925    
                         clock uncertainty           -0.214     6.712    
    SLICE_X0Y87          FDCE (Setup_fdce_C_D)        0.029     6.741    quotient_reg[11]
  -------------------------------------------------------------------
                         required time                          6.741    
                         arrival time                           0.379    
  -------------------------------------------------------------------
                         slack                                  7.120    

Slack (MET) :             7.121ns  (required time - arrival time)
  Source:                 div1_quotient_registre_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk1_my_pll  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            quotient_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk4_my_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk4_my_pll rise@10.000ns - clk1_my_pll rise@0.000ns)
  Data Path Delay:        2.568ns  (logic 0.580ns (22.583%)  route 1.988ns (77.417%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.546ns = ( 7.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.949ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.201    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -6.389 r  tp1_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.685    tp1_pll/inst/clk1_my_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.589 r  tp1_pll/inst/clkout1_buf/O
                         net (fo=50, routed)          1.639    -2.949    clk1
    SLICE_X9Y85          FDCE                                         r  div1_quotient_registre_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y85          FDCE (Prop_fdce_C_Q)         0.456    -2.493 r  div1_quotient_registre_reg[10]/Q
                         net (fo=1, routed)           1.988    -0.505    div1_quotient_registre[10]
    SLICE_X0Y85          LUT6 (Prop_lut6_I0_O)        0.124    -0.381 r  quotient[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.381    p_0_in[10]
    SLICE_X0Y85          FDCE                                         r  quotient_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.855     4.141 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.625     5.766    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.857 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          1.597     7.454    clk4
    SLICE_X0Y85          FDCE                                         r  quotient_reg[10]/C
                         clock pessimism             -0.530     6.924    
                         clock uncertainty           -0.214     6.711    
    SLICE_X0Y85          FDCE (Setup_fdce_C_D)        0.029     6.740    quotient_reg[10]
  -------------------------------------------------------------------
                         required time                          6.740    
                         arrival time                           0.381    
  -------------------------------------------------------------------
                         slack                                  7.121    

Slack (MET) :             7.229ns  (required time - arrival time)
  Source:                 div1_quotient_registre_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk1_my_pll  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            quotient_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk4_my_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk4_my_pll rise@10.000ns - clk1_my_pll rise@0.000ns)
  Data Path Delay:        2.382ns  (logic 0.580ns (24.347%)  route 1.802ns (75.653%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.630ns = ( 7.370 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.953ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.201    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -6.389 r  tp1_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.685    tp1_pll/inst/clk1_my_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.589 r  tp1_pll/inst/clkout1_buf/O
                         net (fo=50, routed)          1.635    -2.953    clk1
    SLICE_X15Y82         FDCE                                         r  div1_quotient_registre_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y82         FDCE (Prop_fdce_C_Q)         0.456    -2.497 r  div1_quotient_registre_reg[3]/Q
                         net (fo=1, routed)           1.802    -0.695    div1_quotient_registre[3]
    SLICE_X9Y82          LUT6 (Prop_lut6_I0_O)        0.124    -0.571 r  quotient[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.571    p_0_in[3]
    SLICE_X9Y82          FDCE                                         r  quotient_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.855     4.141 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.625     5.766    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.857 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          1.513     7.370    clk4
    SLICE_X9Y82          FDCE                                         r  quotient_reg[3]/C
                         clock pessimism             -0.530     6.840    
                         clock uncertainty           -0.214     6.627    
    SLICE_X9Y82          FDCE (Setup_fdce_C_D)        0.031     6.658    quotient_reg[3]
  -------------------------------------------------------------------
                         required time                          6.658    
                         arrival time                           0.571    
  -------------------------------------------------------------------
                         slack                                  7.229    

Slack (MET) :             7.245ns  (required time - arrival time)
  Source:                 div1_quotient_registre_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk1_my_pll  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            quotient_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk4_my_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk4_my_pll rise@10.000ns - clk1_my_pll rise@0.000ns)
  Data Path Delay:        2.450ns  (logic 0.642ns (26.204%)  route 1.808ns (73.796%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.548ns = ( 7.452 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.955ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.201    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -6.389 r  tp1_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.685    tp1_pll/inst/clk1_my_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.589 r  tp1_pll/inst/clkout1_buf/O
                         net (fo=50, routed)          1.633    -2.955    clk1
    SLICE_X12Y81         FDCE                                         r  div1_quotient_registre_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y81         FDCE (Prop_fdce_C_Q)         0.518    -2.437 r  div1_quotient_registre_reg[6]/Q
                         net (fo=1, routed)           1.808    -0.629    div1_quotient_registre[6]
    SLICE_X0Y83          LUT6 (Prop_lut6_I0_O)        0.124    -0.505 r  quotient[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.505    p_0_in[6]
    SLICE_X0Y83          FDCE                                         r  quotient_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.855     4.141 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.625     5.766    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.857 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          1.595     7.452    clk4
    SLICE_X0Y83          FDCE                                         r  quotient_reg[6]/C
                         clock pessimism             -0.530     6.922    
                         clock uncertainty           -0.214     6.709    
    SLICE_X0Y83          FDCE (Setup_fdce_C_D)        0.031     6.740    quotient_reg[6]
  -------------------------------------------------------------------
                         required time                          6.740    
                         arrival time                           0.505    
  -------------------------------------------------------------------
                         slack                                  7.245    

Slack (MET) :             7.256ns  (required time - arrival time)
  Source:                 div1_quotient_registre_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk1_my_pll  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            quotient_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk4_my_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk4_my_pll rise@10.000ns - clk1_my_pll rise@0.000ns)
  Data Path Delay:        2.436ns  (logic 0.642ns (26.355%)  route 1.794ns (73.645%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.546ns = ( 7.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.950ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.201    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -6.389 r  tp1_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.685    tp1_pll/inst/clk1_my_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.589 r  tp1_pll/inst/clkout1_buf/O
                         net (fo=50, routed)          1.638    -2.950    clk1
    SLICE_X10Y84         FDCE                                         r  div1_quotient_registre_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y84         FDCE (Prop_fdce_C_Q)         0.518    -2.432 r  div1_quotient_registre_reg[8]/Q
                         net (fo=1, routed)           1.794    -0.638    div1_quotient_registre[8]
    SLICE_X0Y85          LUT6 (Prop_lut6_I0_O)        0.124    -0.514 r  quotient[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.514    p_0_in[8]
    SLICE_X0Y85          FDCE                                         r  quotient_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.855     4.141 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.625     5.766    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.857 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          1.597     7.454    clk4
    SLICE_X0Y85          FDCE                                         r  quotient_reg[8]/C
                         clock pessimism             -0.530     6.924    
                         clock uncertainty           -0.214     6.711    
    SLICE_X0Y85          FDCE (Setup_fdce_C_D)        0.031     6.742    quotient_reg[8]
  -------------------------------------------------------------------
                         required time                          6.742    
                         arrival time                           0.514    
  -------------------------------------------------------------------
                         slack                                  7.256    

Slack (MET) :             7.267ns  (required time - arrival time)
  Source:                 div1_remainder_registre_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk1_my_pll  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            remainder_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk4_my_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk4_my_pll rise@10.000ns - clk1_my_pll rise@0.000ns)
  Data Path Delay:        2.471ns  (logic 0.580ns (23.472%)  route 1.891ns (76.528%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.555ns = ( 7.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.957ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.201    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -6.389 r  tp1_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.685    tp1_pll/inst/clk1_my_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.589 r  tp1_pll/inst/clkout1_buf/O
                         net (fo=50, routed)          1.631    -2.957    clk1
    SLICE_X9Y70          FDCE                                         r  div1_remainder_registre_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDCE (Prop_fdce_C_Q)         0.456    -2.501 r  div1_remainder_registre_reg[9]/Q
                         net (fo=1, routed)           1.891    -0.610    div1_remainder_registre[9]
    SLICE_X6Y71          LUT6 (Prop_lut6_I0_O)        0.124    -0.486 r  remainder[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.486    remainder[9]_i_1_n_0
    SLICE_X6Y71          FDCE                                         r  remainder_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.855     4.141 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.625     5.766    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.857 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          1.588     7.445    clk4
    SLICE_X6Y71          FDCE                                         r  remainder_reg[9]/C
                         clock pessimism             -0.530     6.915    
                         clock uncertainty           -0.214     6.702    
    SLICE_X6Y71          FDCE (Setup_fdce_C_D)        0.079     6.781    remainder_reg[9]
  -------------------------------------------------------------------
                         required time                          6.781    
                         arrival time                           0.486    
  -------------------------------------------------------------------
                         slack                                  7.267    

Slack (MET) :             7.292ns  (required time - arrival time)
  Source:                 div1_remainder_registre_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk1_my_pll  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            remainder_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk4_my_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk4_my_pll rise@10.000ns - clk1_my_pll rise@0.000ns)
  Data Path Delay:        2.368ns  (logic 0.580ns (24.492%)  route 1.788ns (75.508%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.633ns = ( 7.367 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.957ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.201    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -6.389 r  tp1_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.685    tp1_pll/inst/clk1_my_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.589 r  tp1_pll/inst/clkout1_buf/O
                         net (fo=50, routed)          1.631    -2.957    clk1
    SLICE_X9Y70          FDCE                                         r  div1_remainder_registre_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDCE (Prop_fdce_C_Q)         0.456    -2.501 r  div1_remainder_registre_reg[7]/Q
                         net (fo=1, routed)           1.788    -0.713    div1_remainder_registre[7]
    SLICE_X8Y70          LUT6 (Prop_lut6_I0_O)        0.124    -0.589 r  remainder[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.589    remainder[7]_i_1_n_0
    SLICE_X8Y70          FDCE                                         r  remainder_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.855     4.141 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.625     5.766    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.857 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          1.510     7.367    clk4
    SLICE_X8Y70          FDCE                                         r  remainder_reg[7]/C
                         clock pessimism             -0.530     6.837    
                         clock uncertainty           -0.214     6.624    
    SLICE_X8Y70          FDCE (Setup_fdce_C_D)        0.079     6.703    remainder_reg[7]
  -------------------------------------------------------------------
                         required time                          6.703    
                         arrival time                           0.589    
  -------------------------------------------------------------------
                         slack                                  7.292    

Slack (MET) :             7.313ns  (required time - arrival time)
  Source:                 div1_remainder_registre_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk1_my_pll  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            remainder_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk4_my_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk4_my_pll rise@10.000ns - clk1_my_pll rise@0.000ns)
  Data Path Delay:        2.295ns  (logic 0.642ns (27.976%)  route 1.653ns (72.024%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.634ns = ( 7.366 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.956ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.201    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -6.389 r  tp1_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.685    tp1_pll/inst/clk1_my_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.589 r  tp1_pll/inst/clkout1_buf/O
                         net (fo=50, routed)          1.632    -2.956    clk1
    SLICE_X10Y70         FDCE                                         r  div1_remainder_registre_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y70         FDCE (Prop_fdce_C_Q)         0.518    -2.438 r  div1_remainder_registre_reg[3]/Q
                         net (fo=1, routed)           1.653    -0.785    div1_remainder_registre[3]
    SLICE_X9Y71          LUT6 (Prop_lut6_I0_O)        0.124    -0.661 r  remainder[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.661    remainder[3]_i_1_n_0
    SLICE_X9Y71          FDCE                                         r  remainder_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.855     4.141 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.625     5.766    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.857 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          1.509     7.366    clk4
    SLICE_X9Y71          FDCE                                         r  remainder_reg[3]/C
                         clock pessimism             -0.530     6.836    
                         clock uncertainty           -0.214     6.623    
    SLICE_X9Y71          FDCE (Setup_fdce_C_D)        0.029     6.652    remainder_reg[3]
  -------------------------------------------------------------------
                         required time                          6.652    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  7.313    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 div1_quotient_registre_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk1_my_pll  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            quotient_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk4_my_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4_my_pll rise@0.000ns - clk1_my_pll rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.209ns (26.065%)  route 0.593ns (73.935%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.359ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.617    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.722 r  tp1_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.212    tp1_pll/inst/clk1_my_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.186 r  tp1_pll/inst/clkout1_buf/O
                         net (fo=50, routed)          0.569    -0.617    clk1
    SLICE_X10Y84         FDCE                                         r  div1_quotient_registre_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y84         FDCE (Prop_fdce_C_Q)         0.164    -0.453 r  div1_quotient_registre_reg[5]/Q
                         net (fo=1, routed)           0.593     0.140    div1_quotient_registre[5]
    SLICE_X0Y83          LUT6 (Prop_lut6_I0_O)        0.045     0.185 r  quotient[5]_i_1/O
                         net (fo=1, routed)           0.000     0.185    p_0_in[5]
    SLICE_X0Y83          FDCE                                         r  quotient_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.657    -1.811 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.556    -1.255    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.226 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          0.868    -0.359    clk4
    SLICE_X0Y83          FDCE                                         r  quotient_reg[5]/C
                         clock pessimism              0.089    -0.269    
                         clock uncertainty            0.214    -0.056    
    SLICE_X0Y83          FDCE (Hold_fdce_C_D)         0.091     0.035    quotient_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.035    
                         arrival time                           0.185    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 div1_quotient_registre_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk1_my_pll  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            quotient_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk4_my_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4_my_pll rise@0.000ns - clk1_my_pll rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.209ns (27.021%)  route 0.564ns (72.979%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.391ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.617    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.722 r  tp1_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.212    tp1_pll/inst/clk1_my_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.186 r  tp1_pll/inst/clkout1_buf/O
                         net (fo=50, routed)          0.569    -0.617    clk1
    SLICE_X10Y84         FDCE                                         r  div1_quotient_registre_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y84         FDCE (Prop_fdce_C_Q)         0.164    -0.453 r  div1_quotient_registre_reg[2]/Q
                         net (fo=1, routed)           0.564     0.111    div1_quotient_registre[2]
    SLICE_X9Y82          LUT6 (Prop_lut6_I0_O)        0.045     0.156 r  quotient[2]_i_1/O
                         net (fo=1, routed)           0.000     0.156    p_0_in[2]
    SLICE_X9Y82          FDCE                                         r  quotient_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.657    -1.811 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.556    -1.255    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.226 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          0.836    -0.391    clk4
    SLICE_X9Y82          FDCE                                         r  quotient_reg[2]/C
                         clock pessimism              0.089    -0.301    
                         clock uncertainty            0.214    -0.088    
    SLICE_X9Y82          FDCE (Hold_fdce_C_D)         0.091     0.003    quotient_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.003    
                         arrival time                           0.156    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 div1_remainder_registre_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk1_my_pll  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            remainder_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk4_my_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4_my_pll rise@0.000ns - clk1_my_pll rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.186ns (23.966%)  route 0.590ns (76.034%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.395ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.617    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.722 r  tp1_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.212    tp1_pll/inst/clk1_my_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.186 r  tp1_pll/inst/clkout1_buf/O
                         net (fo=50, routed)          0.564    -0.622    clk1
    SLICE_X9Y70          FDCE                                         r  div1_remainder_registre_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  div1_remainder_registre_reg[5]/Q
                         net (fo=1, routed)           0.590     0.109    div1_remainder_registre[5]
    SLICE_X9Y71          LUT6 (Prop_lut6_I0_O)        0.045     0.154 r  remainder[5]_i_1/O
                         net (fo=1, routed)           0.000     0.154    remainder[5]_i_1_n_0
    SLICE_X9Y71          FDCE                                         r  remainder_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.657    -1.811 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.556    -1.255    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.226 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          0.832    -0.395    clk4
    SLICE_X9Y71          FDCE                                         r  remainder_reg[5]/C
                         clock pessimism              0.089    -0.305    
                         clock uncertainty            0.214    -0.092    
    SLICE_X9Y71          FDCE (Hold_fdce_C_D)         0.092     0.000    remainder_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           0.154    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 div1_quotient_registre_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk1_my_pll  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            quotient_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk4_my_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4_my_pll rise@0.000ns - clk1_my_pll rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.209ns (25.632%)  route 0.606ns (74.368%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.357ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.617    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.722 r  tp1_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.212    tp1_pll/inst/clk1_my_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.186 r  tp1_pll/inst/clkout1_buf/O
                         net (fo=50, routed)          0.569    -0.617    clk1
    SLICE_X10Y84         FDCE                                         r  div1_quotient_registre_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y84         FDCE (Prop_fdce_C_Q)         0.164    -0.453 r  div1_quotient_registre_reg[4]/Q
                         net (fo=1, routed)           0.606     0.153    div1_quotient_registre[4]
    SLICE_X0Y85          LUT6 (Prop_lut6_I0_O)        0.045     0.198 r  quotient[4]_i_1/O
                         net (fo=1, routed)           0.000     0.198    p_0_in[4]
    SLICE_X0Y85          FDCE                                         r  quotient_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.657    -1.811 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.556    -1.255    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.226 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          0.870    -0.357    clk4
    SLICE_X0Y85          FDCE                                         r  quotient_reg[4]/C
                         clock pessimism              0.089    -0.267    
                         clock uncertainty            0.214    -0.054    
    SLICE_X0Y85          FDCE (Hold_fdce_C_D)         0.092     0.038    quotient_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.038    
                         arrival time                           0.198    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 div1_quotient_registre_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk1_my_pll  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            quotient_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk4_my_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4_my_pll rise@0.000ns - clk1_my_pll rise@0.000ns)
  Data Path Delay:        0.844ns  (logic 0.209ns (24.768%)  route 0.635ns (75.232%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.357ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.617    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.722 r  tp1_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.212    tp1_pll/inst/clk1_my_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.186 r  tp1_pll/inst/clkout1_buf/O
                         net (fo=50, routed)          0.569    -0.617    clk1
    SLICE_X14Y84         FDCE                                         r  div1_quotient_registre_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y84         FDCE (Prop_fdce_C_Q)         0.164    -0.453 r  div1_quotient_registre_reg[9]/Q
                         net (fo=1, routed)           0.635     0.182    div1_quotient_registre[9]
    SLICE_X0Y85          LUT6 (Prop_lut6_I0_O)        0.045     0.227 r  quotient[9]_i_1/O
                         net (fo=1, routed)           0.000     0.227    p_0_in[9]
    SLICE_X0Y85          FDCE                                         r  quotient_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.657    -1.811 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.556    -1.255    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.226 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          0.870    -0.357    clk4
    SLICE_X0Y85          FDCE                                         r  quotient_reg[9]/C
                         clock pessimism              0.089    -0.267    
                         clock uncertainty            0.214    -0.054    
    SLICE_X0Y85          FDCE (Hold_fdce_C_D)         0.092     0.038    quotient_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.038    
                         arrival time                           0.227    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 div1_remainder_registre_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk1_my_pll  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            remainder_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk4_my_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4_my_pll rise@0.000ns - clk1_my_pll rise@0.000ns)
  Data Path Delay:        0.872ns  (logic 0.186ns (21.330%)  route 0.686ns (78.670%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.367ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.617    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.722 r  tp1_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.212    tp1_pll/inst/clk1_my_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.186 r  tp1_pll/inst/clkout1_buf/O
                         net (fo=50, routed)          0.564    -0.622    clk1
    SLICE_X11Y70         FDCE                                         r  div1_remainder_registre_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y70         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  div1_remainder_registre_reg[8]/Q
                         net (fo=1, routed)           0.686     0.205    div1_remainder_registre[8]
    SLICE_X6Y71          LUT6 (Prop_lut6_I0_O)        0.045     0.250 r  remainder[8]_i_1/O
                         net (fo=1, routed)           0.000     0.250    remainder[8]_i_1_n_0
    SLICE_X6Y71          FDCE                                         r  remainder_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.657    -1.811 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.556    -1.255    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.226 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          0.860    -0.367    clk4
    SLICE_X6Y71          FDCE                                         r  remainder_reg[8]/C
                         clock pessimism              0.089    -0.277    
                         clock uncertainty            0.214    -0.064    
    SLICE_X6Y71          FDCE (Hold_fdce_C_D)         0.121     0.057    remainder_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.057    
                         arrival time                           0.250    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 div1_remainder_registre_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk1_my_pll  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            remainder_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk4_my_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4_my_pll rise@0.000ns - clk1_my_pll rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.209ns (25.431%)  route 0.613ns (74.569%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.395ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.617    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.722 r  tp1_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.212    tp1_pll/inst/clk1_my_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.186 r  tp1_pll/inst/clkout1_buf/O
                         net (fo=50, routed)          0.564    -0.622    clk1
    SLICE_X10Y70         FDCE                                         r  div1_remainder_registre_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y70         FDCE (Prop_fdce_C_Q)         0.164    -0.458 r  div1_remainder_registre_reg[3]/Q
                         net (fo=1, routed)           0.613     0.155    div1_remainder_registre[3]
    SLICE_X9Y71          LUT6 (Prop_lut6_I0_O)        0.045     0.200 r  remainder[3]_i_1/O
                         net (fo=1, routed)           0.000     0.200    remainder[3]_i_1_n_0
    SLICE_X9Y71          FDCE                                         r  remainder_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.657    -1.811 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.556    -1.255    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.226 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          0.832    -0.395    clk4
    SLICE_X9Y71          FDCE                                         r  remainder_reg[3]/C
                         clock pessimism              0.089    -0.305    
                         clock uncertainty            0.214    -0.092    
    SLICE_X9Y71          FDCE (Hold_fdce_C_D)         0.091    -0.001    remainder_reg[3]
  -------------------------------------------------------------------
                         required time                          0.001    
                         arrival time                           0.200    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 div1_remainder_registre_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk1_my_pll  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            remainder_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk4_my_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4_my_pll rise@0.000ns - clk1_my_pll rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.209ns (24.576%)  route 0.641ns (75.424%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.368ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.617    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.722 r  tp1_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.212    tp1_pll/inst/clk1_my_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.186 r  tp1_pll/inst/clkout1_buf/O
                         net (fo=50, routed)          0.563    -0.623    clk1
    SLICE_X8Y71          FDCE                                         r  div1_remainder_registre_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y71          FDCE (Prop_fdce_C_Q)         0.164    -0.459 r  div1_remainder_registre_reg[11]/Q
                         net (fo=1, routed)           0.641     0.182    div1_remainder_registre[11]
    SLICE_X5Y72          LUT6 (Prop_lut6_I0_O)        0.045     0.227 r  remainder[11]_i_1/O
                         net (fo=1, routed)           0.000     0.227    remainder[11]_i_1_n_0
    SLICE_X5Y72          FDCE                                         r  remainder_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.657    -1.811 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.556    -1.255    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.226 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          0.859    -0.368    clk4
    SLICE_X5Y72          FDCE                                         r  remainder_reg[11]/C
                         clock pessimism              0.089    -0.278    
                         clock uncertainty            0.214    -0.065    
    SLICE_X5Y72          FDCE (Hold_fdce_C_D)         0.091     0.026    remainder_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.026    
                         arrival time                           0.227    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 div1_remainder_registre_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk1_my_pll  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            remainder_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk4_my_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4_my_pll rise@0.000ns - clk1_my_pll rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.186ns (21.782%)  route 0.668ns (78.218%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.394ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.617    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.722 r  tp1_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.212    tp1_pll/inst/clk1_my_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.186 r  tp1_pll/inst/clkout1_buf/O
                         net (fo=50, routed)          0.564    -0.622    clk1
    SLICE_X11Y70         FDCE                                         r  div1_remainder_registre_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y70         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  div1_remainder_registre_reg[1]/Q
                         net (fo=1, routed)           0.668     0.187    div1_remainder_registre[1]
    SLICE_X8Y70          LUT6 (Prop_lut6_I0_O)        0.045     0.232 r  remainder[1]_i_1/O
                         net (fo=1, routed)           0.000     0.232    remainder[1]_i_1_n_0
    SLICE_X8Y70          FDCE                                         r  remainder_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.657    -1.811 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.556    -1.255    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.226 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          0.833    -0.394    clk4
    SLICE_X8Y70          FDCE                                         r  remainder_reg[1]/C
                         clock pessimism              0.089    -0.304    
                         clock uncertainty            0.214    -0.091    
    SLICE_X8Y70          FDCE (Hold_fdce_C_D)         0.121     0.030    remainder_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.030    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 div1_remainder_registre_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk1_my_pll  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            remainder_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk4_my_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4_my_pll rise@0.000ns - clk1_my_pll rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.209ns (25.216%)  route 0.620ns (74.784%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.395ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.617    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.722 r  tp1_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.212    tp1_pll/inst/clk1_my_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.186 r  tp1_pll/inst/clkout1_buf/O
                         net (fo=50, routed)          0.563    -0.623    clk1
    SLICE_X8Y71          FDCE                                         r  div1_remainder_registre_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y71          FDCE (Prop_fdce_C_Q)         0.164    -0.459 r  div1_remainder_registre_reg[4]/Q
                         net (fo=1, routed)           0.620     0.161    div1_remainder_registre[4]
    SLICE_X9Y71          LUT6 (Prop_lut6_I0_O)        0.045     0.206 r  remainder[4]_i_1/O
                         net (fo=1, routed)           0.000     0.206    remainder[4]_i_1_n_0
    SLICE_X9Y71          FDCE                                         r  remainder_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.657    -1.811 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.556    -1.255    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.226 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          0.832    -0.395    clk4
    SLICE_X9Y71          FDCE                                         r  remainder_reg[4]/C
                         clock pessimism              0.089    -0.305    
                         clock uncertainty            0.214    -0.092    
    SLICE_X9Y71          FDCE (Hold_fdce_C_D)         0.092     0.000    remainder_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           0.206    
  -------------------------------------------------------------------
                         slack                                  0.206    





---------------------------------------------------------------------------------------------------
From Clock:  clk2_my_pll
  To Clock:  clk4_my_pll

Setup :            0  Failing Endpoints,  Worst Slack        6.989ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.989ns  (required time - arrival time)
  Source:                 div2_remainder_registre_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk2_my_pll  {rise@10.000ns fall@25.000ns period=30.000ns})
  Destination:            remainder_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk4_my_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk4_my_pll rise@20.000ns - clk2_my_pll rise@10.000ns)
  Data Path Delay:        2.675ns  (logic 0.642ns (24.002%)  route 2.033ns (75.998%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.633ns = ( 17.367 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.961ns = ( 7.039 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948    10.948 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.201    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590     3.611 r  tp1_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704     5.315    tp1_pll/inst/clk2_my_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     5.411 r  tp1_pll/inst/clkout2_buf/O
                         net (fo=50, routed)          1.627     7.039    clk2
    SLICE_X8Y72          FDCE                                         r  div2_remainder_registre_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y72          FDCE (Prop_fdce_C_Q)         0.518     7.557 r  div2_remainder_registre_reg[7]/Q
                         net (fo=1, routed)           2.033     9.589    div2_remainder_registre[7]
    SLICE_X8Y70          LUT6 (Prop_lut6_I2_O)        0.124     9.713 r  remainder[7]_i_1/O
                         net (fo=1, routed)           0.000     9.713    remainder[7]_i_1_n_0
    SLICE_X8Y70          FDCE                                         r  remainder_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    20.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    21.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.855    14.141 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.625    15.766    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.857 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          1.510    17.367    clk4
    SLICE_X8Y70          FDCE                                         r  remainder_reg[7]/C
                         clock pessimism             -0.530    16.837    
                         clock uncertainty           -0.214    16.624    
    SLICE_X8Y70          FDCE (Setup_fdce_C_D)        0.079    16.703    remainder_reg[7]
  -------------------------------------------------------------------
                         required time                         16.703    
                         arrival time                          -9.713    
  -------------------------------------------------------------------
                         slack                                  6.989    

Slack (MET) :             7.022ns  (required time - arrival time)
  Source:                 div2_remainder_registre_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk2_my_pll  {rise@10.000ns fall@25.000ns period=30.000ns})
  Destination:            remainder_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk4_my_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk4_my_pll rise@20.000ns - clk2_my_pll rise@10.000ns)
  Data Path Delay:        2.640ns  (logic 0.642ns (24.319%)  route 1.998ns (75.681%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.633ns = ( 17.367 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.961ns = ( 7.039 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948    10.948 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.201    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590     3.611 r  tp1_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704     5.315    tp1_pll/inst/clk2_my_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     5.411 r  tp1_pll/inst/clkout2_buf/O
                         net (fo=50, routed)          1.627     7.039    clk2
    SLICE_X8Y72          FDCE                                         r  div2_remainder_registre_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y72          FDCE (Prop_fdce_C_Q)         0.518     7.557 r  div2_remainder_registre_reg[0]/Q
                         net (fo=1, routed)           1.998     9.555    div2_remainder_registre[0]
    SLICE_X8Y70          LUT6 (Prop_lut6_I2_O)        0.124     9.679 r  remainder[0]_i_1/O
                         net (fo=1, routed)           0.000     9.679    remainder[0]_i_1_n_0
    SLICE_X8Y70          FDCE                                         r  remainder_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    20.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    21.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.855    14.141 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.625    15.766    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.857 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          1.510    17.367    clk4
    SLICE_X8Y70          FDCE                                         r  remainder_reg[0]/C
                         clock pessimism             -0.530    16.837    
                         clock uncertainty           -0.214    16.624    
    SLICE_X8Y70          FDCE (Setup_fdce_C_D)        0.077    16.701    remainder_reg[0]
  -------------------------------------------------------------------
                         required time                         16.701    
                         arrival time                          -9.679    
  -------------------------------------------------------------------
                         slack                                  7.022    

Slack (MET) :             7.217ns  (required time - arrival time)
  Source:                 div2_quotient_registre_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk2_my_pll  {rise@10.000ns fall@25.000ns period=30.000ns})
  Destination:            quotient_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk4_my_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk4_my_pll rise@20.000ns - clk2_my_pll rise@10.000ns)
  Data Path Delay:        2.524ns  (logic 0.642ns (25.433%)  route 1.882ns (74.567%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.555ns = ( 17.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.962ns = ( 7.038 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948    10.948 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.201    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590     3.611 r  tp1_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704     5.315    tp1_pll/inst/clk2_my_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     5.411 r  tp1_pll/inst/clkout2_buf/O
                         net (fo=50, routed)          1.626     7.038    clk2
    SLICE_X8Y73          FDCE                                         r  div2_quotient_registre_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDCE (Prop_fdce_C_Q)         0.518     7.556 r  div2_quotient_registre_reg[0]/Q
                         net (fo=1, routed)           1.882     9.438    div2_quotient_registre[0]
    SLICE_X6Y71          LUT6 (Prop_lut6_I2_O)        0.124     9.562 r  quotient[0]_i_1/O
                         net (fo=1, routed)           0.000     9.562    p_0_in[0]
    SLICE_X6Y71          FDCE                                         r  quotient_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    20.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    21.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.855    14.141 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.625    15.766    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.857 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          1.588    17.445    clk4
    SLICE_X6Y71          FDCE                                         r  quotient_reg[0]/C
                         clock pessimism             -0.530    16.915    
                         clock uncertainty           -0.214    16.702    
    SLICE_X6Y71          FDCE (Setup_fdce_C_D)        0.077    16.779    quotient_reg[0]
  -------------------------------------------------------------------
                         required time                         16.779    
                         arrival time                          -9.562    
  -------------------------------------------------------------------
                         slack                                  7.217    

Slack (MET) :             7.260ns  (required time - arrival time)
  Source:                 div2_quotient_registre_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk2_my_pll  {rise@10.000ns fall@25.000ns period=30.000ns})
  Destination:            quotient_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk4_my_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk4_my_pll rise@20.000ns - clk2_my_pll rise@10.000ns)
  Data Path Delay:        2.350ns  (logic 0.580ns (24.686%)  route 1.770ns (75.314%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.548ns = ( 17.452 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.869ns = ( 7.131 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948    10.948 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.201    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590     3.611 r  tp1_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704     5.315    tp1_pll/inst/clk2_my_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     5.411 r  tp1_pll/inst/clkout2_buf/O
                         net (fo=50, routed)          1.719     7.131    clk2
    SLICE_X1Y87          FDCE                                         r  div2_quotient_registre_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDCE (Prop_fdce_C_Q)         0.456     7.587 r  div2_quotient_registre_reg[7]/Q
                         net (fo=1, routed)           1.770     9.356    div2_quotient_registre[7]
    SLICE_X0Y83          LUT6 (Prop_lut6_I2_O)        0.124     9.480 r  quotient[7]_i_1/O
                         net (fo=1, routed)           0.000     9.480    p_0_in[7]
    SLICE_X0Y83          FDCE                                         r  quotient_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    20.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    21.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.855    14.141 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.625    15.766    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.857 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          1.595    17.452    clk4
    SLICE_X0Y83          FDCE                                         r  quotient_reg[7]/C
                         clock pessimism             -0.530    16.922    
                         clock uncertainty           -0.214    16.709    
    SLICE_X0Y83          FDCE (Setup_fdce_C_D)        0.031    16.740    quotient_reg[7]
  -------------------------------------------------------------------
                         required time                         16.740    
                         arrival time                          -9.480    
  -------------------------------------------------------------------
                         slack                                  7.260    

Slack (MET) :             7.330ns  (required time - arrival time)
  Source:                 div2_quotient_registre_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk2_my_pll  {rise@10.000ns fall@25.000ns period=30.000ns})
  Destination:            quotient_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk4_my_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk4_my_pll rise@20.000ns - clk2_my_pll rise@10.000ns)
  Data Path Delay:        2.278ns  (logic 0.580ns (25.462%)  route 1.698ns (74.538%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.630ns = ( 17.370 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.952ns = ( 7.048 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948    10.948 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.201    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590     3.611 r  tp1_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704     5.315    tp1_pll/inst/clk2_my_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     5.411 r  tp1_pll/inst/clkout2_buf/O
                         net (fo=50, routed)          1.636     7.048    clk2
    SLICE_X9Y83          FDCE                                         r  div2_quotient_registre_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y83          FDCE (Prop_fdce_C_Q)         0.456     7.504 r  div2_quotient_registre_reg[2]/Q
                         net (fo=1, routed)           1.698     9.202    div2_quotient_registre[2]
    SLICE_X9Y82          LUT6 (Prop_lut6_I2_O)        0.124     9.326 r  quotient[2]_i_1/O
                         net (fo=1, routed)           0.000     9.326    p_0_in[2]
    SLICE_X9Y82          FDCE                                         r  quotient_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    20.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    21.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.855    14.141 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.625    15.766    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.857 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          1.513    17.370    clk4
    SLICE_X9Y82          FDCE                                         r  quotient_reg[2]/C
                         clock pessimism             -0.530    16.840    
                         clock uncertainty           -0.214    16.627    
    SLICE_X9Y82          FDCE (Setup_fdce_C_D)        0.029    16.656    quotient_reg[2]
  -------------------------------------------------------------------
                         required time                         16.656    
                         arrival time                          -9.326    
  -------------------------------------------------------------------
                         slack                                  7.330    

Slack (MET) :             7.336ns  (required time - arrival time)
  Source:                 div2_quotient_registre_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk2_my_pll  {rise@10.000ns fall@25.000ns period=30.000ns})
  Destination:            quotient_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk4_my_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk4_my_pll rise@20.000ns - clk2_my_pll rise@10.000ns)
  Data Path Delay:        2.273ns  (logic 0.580ns (25.521%)  route 1.693ns (74.479%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.630ns = ( 17.370 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.951ns = ( 7.049 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948    10.948 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.201    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590     3.611 r  tp1_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704     5.315    tp1_pll/inst/clk2_my_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     5.411 r  tp1_pll/inst/clkout2_buf/O
                         net (fo=50, routed)          1.637     7.049    clk2
    SLICE_X9Y84          FDCE                                         r  div2_quotient_registre_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y84          FDCE (Prop_fdce_C_Q)         0.456     7.505 r  div2_quotient_registre_reg[3]/Q
                         net (fo=1, routed)           1.693     9.197    div2_quotient_registre[3]
    SLICE_X9Y82          LUT6 (Prop_lut6_I2_O)        0.124     9.321 r  quotient[3]_i_1/O
                         net (fo=1, routed)           0.000     9.321    p_0_in[3]
    SLICE_X9Y82          FDCE                                         r  quotient_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    20.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    21.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.855    14.141 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.625    15.766    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.857 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          1.513    17.370    clk4
    SLICE_X9Y82          FDCE                                         r  quotient_reg[3]/C
                         clock pessimism             -0.530    16.840    
                         clock uncertainty           -0.214    16.627    
    SLICE_X9Y82          FDCE (Setup_fdce_C_D)        0.031    16.658    quotient_reg[3]
  -------------------------------------------------------------------
                         required time                         16.658    
                         arrival time                          -9.321    
  -------------------------------------------------------------------
                         slack                                  7.336    

Slack (MET) :             7.347ns  (required time - arrival time)
  Source:                 div2_remainder_registre_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk2_my_pll  {rise@10.000ns fall@25.000ns period=30.000ns})
  Destination:            remainder_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk4_my_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk4_my_pll rise@20.000ns - clk2_my_pll rise@10.000ns)
  Data Path Delay:        2.344ns  (logic 0.580ns (24.740%)  route 1.764ns (75.260%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.557ns = ( 17.443 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.962ns = ( 7.038 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948    10.948 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.201    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590     3.611 r  tp1_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704     5.315    tp1_pll/inst/clk2_my_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     5.411 r  tp1_pll/inst/clkout2_buf/O
                         net (fo=50, routed)          1.626     7.038    clk2
    SLICE_X9Y73          FDCE                                         r  div2_remainder_registre_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y73          FDCE (Prop_fdce_C_Q)         0.456     7.494 r  div2_remainder_registre_reg[11]/Q
                         net (fo=1, routed)           1.764     9.258    div2_remainder_registre[11]
    SLICE_X5Y72          LUT6 (Prop_lut6_I2_O)        0.124     9.382 r  remainder[11]_i_1/O
                         net (fo=1, routed)           0.000     9.382    remainder[11]_i_1_n_0
    SLICE_X5Y72          FDCE                                         r  remainder_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    20.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    21.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.855    14.141 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.625    15.766    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.857 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          1.586    17.443    clk4
    SLICE_X5Y72          FDCE                                         r  remainder_reg[11]/C
                         clock pessimism             -0.530    16.913    
                         clock uncertainty           -0.214    16.700    
    SLICE_X5Y72          FDCE (Setup_fdce_C_D)        0.029    16.729    remainder_reg[11]
  -------------------------------------------------------------------
                         required time                         16.729    
                         arrival time                          -9.382    
  -------------------------------------------------------------------
                         slack                                  7.347    

Slack (MET) :             7.386ns  (required time - arrival time)
  Source:                 div2_remainder_registre_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk2_my_pll  {rise@10.000ns fall@25.000ns period=30.000ns})
  Destination:            remainder_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk4_my_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk4_my_pll rise@20.000ns - clk2_my_pll rise@10.000ns)
  Data Path Delay:        2.357ns  (logic 0.642ns (27.239%)  route 1.715ns (72.761%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.555ns = ( 17.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.960ns = ( 7.040 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948    10.948 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.201    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590     3.611 r  tp1_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704     5.315    tp1_pll/inst/clk2_my_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     5.411 r  tp1_pll/inst/clkout2_buf/O
                         net (fo=50, routed)          1.628     7.040    clk2
    SLICE_X10Y72         FDCE                                         r  div2_remainder_registre_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y72         FDCE (Prop_fdce_C_Q)         0.518     7.558 r  div2_remainder_registre_reg[6]/Q
                         net (fo=1, routed)           1.715     9.273    div2_remainder_registre[6]
    SLICE_X6Y71          LUT6 (Prop_lut6_I2_O)        0.124     9.397 r  remainder[6]_i_1/O
                         net (fo=1, routed)           0.000     9.397    remainder[6]_i_1_n_0
    SLICE_X6Y71          FDCE                                         r  remainder_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    20.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    21.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.855    14.141 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.625    15.766    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.857 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          1.588    17.445    clk4
    SLICE_X6Y71          FDCE                                         r  remainder_reg[6]/C
                         clock pessimism             -0.530    16.915    
                         clock uncertainty           -0.214    16.702    
    SLICE_X6Y71          FDCE (Setup_fdce_C_D)        0.081    16.783    remainder_reg[6]
  -------------------------------------------------------------------
                         required time                         16.783    
                         arrival time                          -9.397    
  -------------------------------------------------------------------
                         slack                                  7.386    

Slack (MET) :             7.392ns  (required time - arrival time)
  Source:                 div2_quotient_registre_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk2_my_pll  {rise@10.000ns fall@25.000ns period=30.000ns})
  Destination:            quotient_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk4_my_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk4_my_pll rise@20.000ns - clk2_my_pll rise@10.000ns)
  Data Path Delay:        2.265ns  (logic 0.580ns (25.608%)  route 1.685ns (74.392%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.633ns = ( 17.367 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.956ns = ( 7.044 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948    10.948 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.201    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590     3.611 r  tp1_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704     5.315    tp1_pll/inst/clk2_my_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     5.411 r  tp1_pll/inst/clkout2_buf/O
                         net (fo=50, routed)          1.632     7.044    clk2
    SLICE_X9Y80          FDCE                                         r  div2_quotient_registre_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y80          FDCE (Prop_fdce_C_Q)         0.456     7.500 r  div2_quotient_registre_reg[1]/Q
                         net (fo=1, routed)           1.685     9.185    div2_quotient_registre[1]
    SLICE_X8Y79          LUT6 (Prop_lut6_I2_O)        0.124     9.309 r  quotient[1]_i_1/O
                         net (fo=1, routed)           0.000     9.309    p_0_in[1]
    SLICE_X8Y79          FDCE                                         r  quotient_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    20.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    21.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.855    14.141 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.625    15.766    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.857 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          1.510    17.367    clk4
    SLICE_X8Y79          FDCE                                         r  quotient_reg[1]/C
                         clock pessimism             -0.530    16.837    
                         clock uncertainty           -0.214    16.624    
    SLICE_X8Y79          FDCE (Setup_fdce_C_D)        0.077    16.701    quotient_reg[1]
  -------------------------------------------------------------------
                         required time                         16.701    
                         arrival time                          -9.309    
  -------------------------------------------------------------------
                         slack                                  7.392    

Slack (MET) :             7.412ns  (required time - arrival time)
  Source:                 div2_remainder_registre_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk2_my_pll  {rise@10.000ns fall@25.000ns period=30.000ns})
  Destination:            remainder_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk4_my_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk4_my_pll rise@20.000ns - clk2_my_pll rise@10.000ns)
  Data Path Delay:        2.200ns  (logic 0.642ns (29.181%)  route 1.558ns (70.819%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.634ns = ( 17.366 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.960ns = ( 7.040 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948    10.948 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.201    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590     3.611 r  tp1_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704     5.315    tp1_pll/inst/clk2_my_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     5.411 r  tp1_pll/inst/clkout2_buf/O
                         net (fo=50, routed)          1.628     7.040    clk2
    SLICE_X10Y72         FDCE                                         r  div2_remainder_registre_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y72         FDCE (Prop_fdce_C_Q)         0.518     7.558 r  div2_remainder_registre_reg[3]/Q
                         net (fo=1, routed)           1.558     9.116    div2_remainder_registre[3]
    SLICE_X9Y71          LUT6 (Prop_lut6_I2_O)        0.124     9.240 r  remainder[3]_i_1/O
                         net (fo=1, routed)           0.000     9.240    remainder[3]_i_1_n_0
    SLICE_X9Y71          FDCE                                         r  remainder_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    20.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    21.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.855    14.141 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.625    15.766    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.857 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          1.509    17.366    clk4
    SLICE_X9Y71          FDCE                                         r  remainder_reg[3]/C
                         clock pessimism             -0.530    16.836    
                         clock uncertainty           -0.214    16.623    
    SLICE_X9Y71          FDCE (Setup_fdce_C_D)        0.029    16.652    remainder_reg[3]
  -------------------------------------------------------------------
                         required time                         16.652    
                         arrival time                          -9.240    
  -------------------------------------------------------------------
                         slack                                  7.412    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 div2_quotient_registre_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk2_my_pll  {rise@10.000ns fall@25.000ns period=30.000ns})
  Destination:            quotient_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk4_my_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4_my_pll rise@10.000ns - clk2_my_pll rise@10.000ns)
  Data Path Delay:        0.759ns  (logic 0.186ns (24.507%)  route 0.573ns (75.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.357ns = ( 9.643 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.587ns = ( 9.413 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177    10.177 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.617    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339     8.278 r  tp1_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510     8.788    tp1_pll/inst/clk2_my_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     8.814 r  tp1_pll/inst/clkout2_buf/O
                         net (fo=50, routed)          0.599     9.413    clk2
    SLICE_X1Y87          FDCE                                         r  div2_quotient_registre_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDCE (Prop_fdce_C_Q)         0.141     9.554 r  div2_quotient_registre_reg[8]/Q
                         net (fo=1, routed)           0.573    10.127    div2_quotient_registre[8]
    SLICE_X0Y85          LUT6 (Prop_lut6_I2_O)        0.045    10.172 r  quotient[8]_i_1/O
                         net (fo=1, routed)           0.000    10.172    p_0_in[8]
    SLICE_X0Y85          FDCE                                         r  quotient_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365    10.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.657     8.189 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.556     8.745    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.774 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          0.870     9.643    clk4
    SLICE_X0Y85          FDCE                                         r  quotient_reg[8]/C
                         clock pessimism              0.089     9.733    
                         clock uncertainty            0.214     9.946    
    SLICE_X0Y85          FDCE (Hold_fdce_C_D)         0.092    10.038    quotient_reg[8]
  -------------------------------------------------------------------
                         required time                        -10.038    
                         arrival time                          10.172    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 div2_remainder_registre_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk2_my_pll  {rise@10.000ns fall@25.000ns period=30.000ns})
  Destination:            remainder_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk4_my_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4_my_pll rise@10.000ns - clk2_my_pll rise@10.000ns)
  Data Path Delay:        0.818ns  (logic 0.209ns (25.544%)  route 0.609ns (74.456%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.367ns = ( 9.633 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.625ns = ( 9.375 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177    10.177 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.617    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339     8.278 r  tp1_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510     8.788    tp1_pll/inst/clk2_my_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     8.814 r  tp1_pll/inst/clkout2_buf/O
                         net (fo=50, routed)          0.561     9.375    clk2
    SLICE_X10Y73         FDCE                                         r  div2_remainder_registre_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y73         FDCE (Prop_fdce_C_Q)         0.164     9.539 r  div2_remainder_registre_reg[9]/Q
                         net (fo=1, routed)           0.609    10.148    div2_remainder_registre[9]
    SLICE_X6Y71          LUT6 (Prop_lut6_I2_O)        0.045    10.193 r  remainder[9]_i_1/O
                         net (fo=1, routed)           0.000    10.193    remainder[9]_i_1_n_0
    SLICE_X6Y71          FDCE                                         r  remainder_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365    10.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.657     8.189 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.556     8.745    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.774 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          0.860     9.633    clk4
    SLICE_X6Y71          FDCE                                         r  remainder_reg[9]/C
                         clock pessimism              0.089     9.723    
                         clock uncertainty            0.214     9.936    
    SLICE_X6Y71          FDCE (Hold_fdce_C_D)         0.121    10.057    remainder_reg[9]
  -------------------------------------------------------------------
                         required time                        -10.057    
                         arrival time                          10.193    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 div2_quotient_registre_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk2_my_pll  {rise@10.000ns fall@25.000ns period=30.000ns})
  Destination:            quotient_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk4_my_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4_my_pll rise@10.000ns - clk2_my_pll rise@10.000ns)
  Data Path Delay:        0.785ns  (logic 0.186ns (23.698%)  route 0.599ns (76.302%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.356ns = ( 9.644 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.586ns = ( 9.414 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177    10.177 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.617    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339     8.278 r  tp1_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510     8.788    tp1_pll/inst/clk2_my_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     8.814 r  tp1_pll/inst/clkout2_buf/O
                         net (fo=50, routed)          0.600     9.414    clk2
    SLICE_X5Y90          FDCE                                         r  div2_quotient_registre_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDCE (Prop_fdce_C_Q)         0.141     9.555 r  div2_quotient_registre_reg[11]/Q
                         net (fo=1, routed)           0.599    10.154    div2_quotient_registre[11]
    SLICE_X0Y87          LUT6 (Prop_lut6_I2_O)        0.045    10.199 r  quotient[11]_i_1/O
                         net (fo=1, routed)           0.000    10.199    p_0_in[11]
    SLICE_X0Y87          FDCE                                         r  quotient_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365    10.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.657     8.189 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.556     8.745    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.774 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          0.871     9.644    clk4
    SLICE_X0Y87          FDCE                                         r  quotient_reg[11]/C
                         clock pessimism              0.089     9.734    
                         clock uncertainty            0.214     9.947    
    SLICE_X0Y87          FDCE (Hold_fdce_C_D)         0.091    10.038    quotient_reg[11]
  -------------------------------------------------------------------
                         required time                        -10.038    
                         arrival time                          10.199    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 div2_quotient_registre_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk2_my_pll  {rise@10.000ns fall@25.000ns period=30.000ns})
  Destination:            quotient_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk4_my_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4_my_pll rise@10.000ns - clk2_my_pll rise@10.000ns)
  Data Path Delay:        0.820ns  (logic 0.209ns (25.502%)  route 0.611ns (74.498%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.359ns = ( 9.641 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.617ns = ( 9.383 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177    10.177 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.617    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339     8.278 r  tp1_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510     8.788    tp1_pll/inst/clk2_my_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     8.814 r  tp1_pll/inst/clkout2_buf/O
                         net (fo=50, routed)          0.569     9.383    clk2
    SLICE_X8Y86          FDCE                                         r  div2_quotient_registre_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDCE (Prop_fdce_C_Q)         0.164     9.547 r  div2_quotient_registre_reg[5]/Q
                         net (fo=1, routed)           0.611    10.157    div2_quotient_registre[5]
    SLICE_X0Y83          LUT6 (Prop_lut6_I2_O)        0.045    10.202 r  quotient[5]_i_1/O
                         net (fo=1, routed)           0.000    10.202    p_0_in[5]
    SLICE_X0Y83          FDCE                                         r  quotient_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365    10.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.657     8.189 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.556     8.745    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.774 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          0.868     9.641    clk4
    SLICE_X0Y83          FDCE                                         r  quotient_reg[5]/C
                         clock pessimism              0.089     9.731    
                         clock uncertainty            0.214     9.944    
    SLICE_X0Y83          FDCE (Hold_fdce_C_D)         0.091    10.035    quotient_reg[5]
  -------------------------------------------------------------------
                         required time                        -10.035    
                         arrival time                          10.202    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 div2_remainder_registre_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk2_my_pll  {rise@10.000ns fall@25.000ns period=30.000ns})
  Destination:            remainder_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk4_my_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4_my_pll rise@10.000ns - clk2_my_pll rise@10.000ns)
  Data Path Delay:        0.852ns  (logic 0.209ns (24.526%)  route 0.643ns (75.474%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.367ns = ( 9.633 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.625ns = ( 9.375 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177    10.177 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.617    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339     8.278 r  tp1_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510     8.788    tp1_pll/inst/clk2_my_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     8.814 r  tp1_pll/inst/clkout2_buf/O
                         net (fo=50, routed)          0.561     9.375    clk2
    SLICE_X8Y73          FDCE                                         r  div2_remainder_registre_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDCE (Prop_fdce_C_Q)         0.164     9.539 r  div2_remainder_registre_reg[8]/Q
                         net (fo=1, routed)           0.643    10.182    div2_remainder_registre[8]
    SLICE_X6Y71          LUT6 (Prop_lut6_I2_O)        0.045    10.227 r  remainder[8]_i_1/O
                         net (fo=1, routed)           0.000    10.227    remainder[8]_i_1_n_0
    SLICE_X6Y71          FDCE                                         r  remainder_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365    10.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.657     8.189 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.556     8.745    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.774 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          0.860     9.633    clk4
    SLICE_X6Y71          FDCE                                         r  remainder_reg[8]/C
                         clock pessimism              0.089     9.723    
                         clock uncertainty            0.214     9.936    
    SLICE_X6Y71          FDCE (Hold_fdce_C_D)         0.121    10.057    remainder_reg[8]
  -------------------------------------------------------------------
                         required time                        -10.057    
                         arrival time                          10.227    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 div2_remainder_registre_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk2_my_pll  {rise@10.000ns fall@25.000ns period=30.000ns})
  Destination:            remainder_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk4_my_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4_my_pll rise@10.000ns - clk2_my_pll rise@10.000ns)
  Data Path Delay:        0.843ns  (logic 0.209ns (24.807%)  route 0.634ns (75.193%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.394ns = ( 9.606 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.623ns = ( 9.377 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177    10.177 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.617    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339     8.278 r  tp1_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510     8.788    tp1_pll/inst/clk2_my_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     8.814 r  tp1_pll/inst/clkout2_buf/O
                         net (fo=50, routed)          0.563     9.377    clk2
    SLICE_X8Y72          FDCE                                         r  div2_remainder_registre_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y72          FDCE (Prop_fdce_C_Q)         0.164     9.541 r  div2_remainder_registre_reg[2]/Q
                         net (fo=1, routed)           0.634    10.174    div2_remainder_registre[2]
    SLICE_X8Y70          LUT6 (Prop_lut6_I2_O)        0.045    10.219 r  remainder[2]_i_1/O
                         net (fo=1, routed)           0.000    10.219    remainder[2]_i_1_n_0
    SLICE_X8Y70          FDCE                                         r  remainder_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365    10.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.657     8.189 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.556     8.745    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.774 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          0.833     9.606    clk4
    SLICE_X8Y70          FDCE                                         r  remainder_reg[2]/C
                         clock pessimism              0.089     9.696    
                         clock uncertainty            0.214     9.909    
    SLICE_X8Y70          FDCE (Hold_fdce_C_D)         0.121    10.030    remainder_reg[2]
  -------------------------------------------------------------------
                         required time                        -10.030    
                         arrival time                          10.219    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 div2_remainder_registre_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk2_my_pll  {rise@10.000ns fall@25.000ns period=30.000ns})
  Destination:            remainder_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk4_my_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4_my_pll rise@10.000ns - clk2_my_pll rise@10.000ns)
  Data Path Delay:        0.825ns  (logic 0.209ns (25.343%)  route 0.616ns (74.657%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.395ns = ( 9.605 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.625ns = ( 9.375 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177    10.177 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.617    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339     8.278 r  tp1_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510     8.788    tp1_pll/inst/clk2_my_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     8.814 r  tp1_pll/inst/clkout2_buf/O
                         net (fo=50, routed)          0.561     9.375    clk2
    SLICE_X10Y73         FDCE                                         r  div2_remainder_registre_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y73         FDCE (Prop_fdce_C_Q)         0.164     9.539 r  div2_remainder_registre_reg[5]/Q
                         net (fo=1, routed)           0.616    10.155    div2_remainder_registre[5]
    SLICE_X9Y71          LUT6 (Prop_lut6_I2_O)        0.045    10.200 r  remainder[5]_i_1/O
                         net (fo=1, routed)           0.000    10.200    remainder[5]_i_1_n_0
    SLICE_X9Y71          FDCE                                         r  remainder_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365    10.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.657     8.189 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.556     8.745    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.774 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          0.832     9.605    clk4
    SLICE_X9Y71          FDCE                                         r  remainder_reg[5]/C
                         clock pessimism              0.089     9.695    
                         clock uncertainty            0.214     9.908    
    SLICE_X9Y71          FDCE (Hold_fdce_C_D)         0.092    10.000    remainder_reg[5]
  -------------------------------------------------------------------
                         required time                        -10.000    
                         arrival time                          10.200    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 div2_remainder_registre_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk2_my_pll  {rise@10.000ns fall@25.000ns period=30.000ns})
  Destination:            remainder_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk4_my_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4_my_pll rise@10.000ns - clk2_my_pll rise@10.000ns)
  Data Path Delay:        0.866ns  (logic 0.186ns (21.479%)  route 0.680ns (78.521%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.394ns = ( 9.606 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.623ns = ( 9.377 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177    10.177 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.617    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339     8.278 r  tp1_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510     8.788    tp1_pll/inst/clk2_my_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     8.814 r  tp1_pll/inst/clkout2_buf/O
                         net (fo=50, routed)          0.563     9.377    clk2
    SLICE_X9Y72          FDCE                                         r  div2_remainder_registre_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y72          FDCE (Prop_fdce_C_Q)         0.141     9.518 r  div2_remainder_registre_reg[1]/Q
                         net (fo=1, routed)           0.680    10.198    div2_remainder_registre[1]
    SLICE_X8Y70          LUT6 (Prop_lut6_I2_O)        0.045    10.243 r  remainder[1]_i_1/O
                         net (fo=1, routed)           0.000    10.243    remainder[1]_i_1_n_0
    SLICE_X8Y70          FDCE                                         r  remainder_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365    10.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.657     8.189 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.556     8.745    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.774 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          0.833     9.606    clk4
    SLICE_X8Y70          FDCE                                         r  remainder_reg[1]/C
                         clock pessimism              0.089     9.696    
                         clock uncertainty            0.214     9.909    
    SLICE_X8Y70          FDCE (Hold_fdce_C_D)         0.121    10.030    remainder_reg[1]
  -------------------------------------------------------------------
                         required time                        -10.030    
                         arrival time                          10.243    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 div2_quotient_registre_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk2_my_pll  {rise@10.000ns fall@25.000ns period=30.000ns})
  Destination:            quotient_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk4_my_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4_my_pll rise@10.000ns - clk2_my_pll rise@10.000ns)
  Data Path Delay:        0.854ns  (logic 0.186ns (21.786%)  route 0.668ns (78.214%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.357ns = ( 9.643 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.589ns = ( 9.411 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177    10.177 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.617    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339     8.278 r  tp1_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510     8.788    tp1_pll/inst/clk2_my_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     8.814 r  tp1_pll/inst/clkout2_buf/O
                         net (fo=50, routed)          0.597     9.411    clk2
    SLICE_X5Y86          FDCE                                         r  div2_quotient_registre_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDCE (Prop_fdce_C_Q)         0.141     9.552 r  div2_quotient_registre_reg[10]/Q
                         net (fo=1, routed)           0.668    10.220    div2_quotient_registre[10]
    SLICE_X0Y85          LUT6 (Prop_lut6_I2_O)        0.045    10.265 r  quotient[10]_i_1/O
                         net (fo=1, routed)           0.000    10.265    p_0_in[10]
    SLICE_X0Y85          FDCE                                         r  quotient_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365    10.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.657     8.189 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.556     8.745    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.774 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          0.870     9.643    clk4
    SLICE_X0Y85          FDCE                                         r  quotient_reg[10]/C
                         clock pessimism              0.089     9.733    
                         clock uncertainty            0.214     9.946    
    SLICE_X0Y85          FDCE (Hold_fdce_C_D)         0.091    10.037    quotient_reg[10]
  -------------------------------------------------------------------
                         required time                        -10.037    
                         arrival time                          10.265    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 div2_quotient_registre_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk2_my_pll  {rise@10.000ns fall@25.000ns period=30.000ns})
  Destination:            quotient_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk4_my_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4_my_pll rise@10.000ns - clk2_my_pll rise@10.000ns)
  Data Path Delay:        0.852ns  (logic 0.186ns (21.834%)  route 0.666ns (78.166%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.391ns = ( 9.609 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.618ns = ( 9.382 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177    10.177 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.617    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339     8.278 r  tp1_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510     8.788    tp1_pll/inst/clk2_my_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     8.814 r  tp1_pll/inst/clkout2_buf/O
                         net (fo=50, routed)          0.568     9.382    clk2
    SLICE_X9Y83          FDCE                                         r  div2_quotient_registre_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y83          FDCE (Prop_fdce_C_Q)         0.141     9.523 r  div2_quotient_registre_reg[2]/Q
                         net (fo=1, routed)           0.666    10.189    div2_quotient_registre[2]
    SLICE_X9Y82          LUT6 (Prop_lut6_I2_O)        0.045    10.234 r  quotient[2]_i_1/O
                         net (fo=1, routed)           0.000    10.234    p_0_in[2]
    SLICE_X9Y82          FDCE                                         r  quotient_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365    10.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.657     8.189 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.556     8.745    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.774 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          0.836     9.609    clk4
    SLICE_X9Y82          FDCE                                         r  quotient_reg[2]/C
                         clock pessimism              0.089     9.699    
                         clock uncertainty            0.214     9.912    
    SLICE_X9Y82          FDCE (Hold_fdce_C_D)         0.091    10.003    quotient_reg[2]
  -------------------------------------------------------------------
                         required time                        -10.003    
                         arrival time                          10.234    
  -------------------------------------------------------------------
                         slack                                  0.231    





---------------------------------------------------------------------------------------------------
From Clock:  clk3_my_pll
  To Clock:  clk4_my_pll

Setup :            0  Failing Endpoints,  Worst Slack        6.888ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.888ns  (required time - arrival time)
  Source:                 div3_remainder_registre_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk3_my_pll  {rise@20.000ns fall@35.000ns period=30.000ns})
  Destination:            remainder_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk4_my_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk4_my_pll rise@30.000ns - clk3_my_pll rise@20.000ns)
  Data Path Delay:        2.643ns  (logic 0.642ns (24.291%)  route 2.001ns (75.709%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.634ns = ( 27.366 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.879ns = ( 17.121 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk3_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948    20.948 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.201    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.590    13.611 r  tp1_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.704    15.315    tp1_pll/inst/clk3_my_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    15.411 r  tp1_pll/inst/clkout3_buf/O
                         net (fo=50, routed)          1.709    17.121    clk3
    SLICE_X6Y70          FDCE                                         r  div3_remainder_registre_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          FDCE (Prop_fdce_C_Q)         0.518    17.639 r  div3_remainder_registre_reg[3]/Q
                         net (fo=1, routed)           2.001    19.640    div3_remainder_registre[3]
    SLICE_X9Y71          LUT6 (Prop_lut6_I5_O)        0.124    19.764 r  remainder[3]_i_1/O
                         net (fo=1, routed)           0.000    19.764    remainder[3]_i_1_n_0
    SLICE_X9Y71          FDCE                                         r  remainder_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4_my_pll rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    30.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    31.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.855    24.141 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.625    25.766    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.857 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          1.509    27.366    clk4
    SLICE_X9Y71          FDCE                                         r  remainder_reg[3]/C
                         clock pessimism             -0.530    26.836    
                         clock uncertainty           -0.214    26.623    
    SLICE_X9Y71          FDCE (Setup_fdce_C_D)        0.029    26.652    remainder_reg[3]
  -------------------------------------------------------------------
                         required time                         26.652    
                         arrival time                         -19.764    
  -------------------------------------------------------------------
                         slack                                  6.888    

Slack (MET) :             7.245ns  (required time - arrival time)
  Source:                 div3_remainder_registre_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk3_my_pll  {rise@20.000ns fall@35.000ns period=30.000ns})
  Destination:            remainder_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk4_my_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk4_my_pll rise@30.000ns - clk3_my_pll rise@20.000ns)
  Data Path Delay:        2.415ns  (logic 0.580ns (24.014%)  route 1.835ns (75.986%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.555ns = ( 27.445 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.879ns = ( 17.121 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk3_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948    20.948 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.201    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.590    13.611 r  tp1_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.704    15.315    tp1_pll/inst/clk3_my_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    15.411 r  tp1_pll/inst/clkout3_buf/O
                         net (fo=50, routed)          1.709    17.121    clk3
    SLICE_X4Y70          FDCE                                         r  div3_remainder_registre_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y70          FDCE (Prop_fdce_C_Q)         0.456    17.577 r  div3_remainder_registre_reg[9]/Q
                         net (fo=1, routed)           1.835    19.412    div3_remainder_registre[9]
    SLICE_X6Y71          LUT6 (Prop_lut6_I5_O)        0.124    19.536 r  remainder[9]_i_1/O
                         net (fo=1, routed)           0.000    19.536    remainder[9]_i_1_n_0
    SLICE_X6Y71          FDCE                                         r  remainder_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4_my_pll rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    30.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    31.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.855    24.141 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.625    25.766    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.857 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          1.588    27.445    clk4
    SLICE_X6Y71          FDCE                                         r  remainder_reg[9]/C
                         clock pessimism             -0.530    26.915    
                         clock uncertainty           -0.214    26.702    
    SLICE_X6Y71          FDCE (Setup_fdce_C_D)        0.079    26.781    remainder_reg[9]
  -------------------------------------------------------------------
                         required time                         26.781    
                         arrival time                         -19.536    
  -------------------------------------------------------------------
                         slack                                  7.245    

Slack (MET) :             7.277ns  (required time - arrival time)
  Source:                 div3_quotient_registre_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk3_my_pll  {rise@20.000ns fall@35.000ns period=30.000ns})
  Destination:            quotient_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk4_my_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk4_my_pll rise@30.000ns - clk3_my_pll rise@20.000ns)
  Data Path Delay:        2.382ns  (logic 0.580ns (24.349%)  route 1.802ns (75.651%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.555ns = ( 27.445 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.880ns = ( 17.120 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk3_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948    20.948 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.201    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.590    13.611 r  tp1_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.704    15.315    tp1_pll/inst/clk3_my_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    15.411 r  tp1_pll/inst/clkout3_buf/O
                         net (fo=50, routed)          1.708    17.120    clk3
    SLICE_X5Y71          FDCE                                         r  div3_quotient_registre_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y71          FDCE (Prop_fdce_C_Q)         0.456    17.576 r  div3_quotient_registre_reg[0]/Q
                         net (fo=1, routed)           1.802    19.378    div3_quotient_registre[0]
    SLICE_X6Y71          LUT6 (Prop_lut6_I5_O)        0.124    19.502 r  quotient[0]_i_1/O
                         net (fo=1, routed)           0.000    19.502    p_0_in[0]
    SLICE_X6Y71          FDCE                                         r  quotient_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4_my_pll rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    30.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    31.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.855    24.141 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.625    25.766    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.857 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          1.588    27.445    clk4
    SLICE_X6Y71          FDCE                                         r  quotient_reg[0]/C
                         clock pessimism             -0.530    26.915    
                         clock uncertainty           -0.214    26.702    
    SLICE_X6Y71          FDCE (Setup_fdce_C_D)        0.077    26.779    quotient_reg[0]
  -------------------------------------------------------------------
                         required time                         26.779    
                         arrival time                         -19.502    
  -------------------------------------------------------------------
                         slack                                  7.277    

Slack (MET) :             7.375ns  (required time - arrival time)
  Source:                 div3_quotient_registre_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk3_my_pll  {rise@20.000ns fall@35.000ns period=30.000ns})
  Destination:            quotient_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk4_my_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk4_my_pll rise@30.000ns - clk3_my_pll rise@20.000ns)
  Data Path Delay:        2.243ns  (logic 0.580ns (25.856%)  route 1.663ns (74.144%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.546ns = ( 27.454 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.876ns = ( 17.124 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk3_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948    20.948 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.201    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.590    13.611 r  tp1_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.704    15.315    tp1_pll/inst/clk3_my_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    15.411 r  tp1_pll/inst/clkout3_buf/O
                         net (fo=50, routed)          1.712    17.124    clk3
    SLICE_X0Y81          FDCE                                         r  div3_quotient_registre_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDCE (Prop_fdce_C_Q)         0.456    17.580 r  div3_quotient_registre_reg[8]/Q
                         net (fo=1, routed)           1.663    19.243    div3_quotient_registre[8]
    SLICE_X0Y85          LUT6 (Prop_lut6_I5_O)        0.124    19.367 r  quotient[8]_i_1/O
                         net (fo=1, routed)           0.000    19.367    p_0_in[8]
    SLICE_X0Y85          FDCE                                         r  quotient_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4_my_pll rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    30.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    31.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.855    24.141 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.625    25.766    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.857 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          1.597    27.454    clk4
    SLICE_X0Y85          FDCE                                         r  quotient_reg[8]/C
                         clock pessimism             -0.530    26.924    
                         clock uncertainty           -0.214    26.711    
    SLICE_X0Y85          FDCE (Setup_fdce_C_D)        0.031    26.742    quotient_reg[8]
  -------------------------------------------------------------------
                         required time                         26.742    
                         arrival time                         -19.367    
  -------------------------------------------------------------------
                         slack                                  7.375    

Slack (MET) :             7.379ns  (required time - arrival time)
  Source:                 div3_quotient_registre_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk3_my_pll  {rise@20.000ns fall@35.000ns period=30.000ns})
  Destination:            quotient_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk4_my_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk4_my_pll rise@30.000ns - clk3_my_pll rise@20.000ns)
  Data Path Delay:        2.235ns  (logic 0.642ns (28.720%)  route 1.593ns (71.280%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.630ns = ( 27.370 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.956ns = ( 17.044 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk3_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948    20.948 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.201    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.590    13.611 r  tp1_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.704    15.315    tp1_pll/inst/clk3_my_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    15.411 r  tp1_pll/inst/clkout3_buf/O
                         net (fo=50, routed)          1.632    17.044    clk3
    SLICE_X8Y80          FDCE                                         r  div3_quotient_registre_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDCE (Prop_fdce_C_Q)         0.518    17.562 r  div3_quotient_registre_reg[3]/Q
                         net (fo=1, routed)           1.593    19.155    div3_quotient_registre[3]
    SLICE_X9Y82          LUT6 (Prop_lut6_I5_O)        0.124    19.279 r  quotient[3]_i_1/O
                         net (fo=1, routed)           0.000    19.279    p_0_in[3]
    SLICE_X9Y82          FDCE                                         r  quotient_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4_my_pll rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    30.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    31.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.855    24.141 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.625    25.766    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.857 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          1.513    27.370    clk4
    SLICE_X9Y82          FDCE                                         r  quotient_reg[3]/C
                         clock pessimism             -0.530    26.840    
                         clock uncertainty           -0.214    26.627    
    SLICE_X9Y82          FDCE (Setup_fdce_C_D)        0.031    26.658    quotient_reg[3]
  -------------------------------------------------------------------
                         required time                         26.658    
                         arrival time                         -19.279    
  -------------------------------------------------------------------
                         slack                                  7.379    

Slack (MET) :             7.381ns  (required time - arrival time)
  Source:                 div3_quotient_registre_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk3_my_pll  {rise@20.000ns fall@35.000ns period=30.000ns})
  Destination:            quotient_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk4_my_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk4_my_pll rise@30.000ns - clk3_my_pll rise@20.000ns)
  Data Path Delay:        2.233ns  (logic 0.580ns (25.980%)  route 1.653ns (74.020%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.545ns = ( 27.455 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.872ns = ( 17.128 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk3_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948    20.948 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.201    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.590    13.611 r  tp1_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.704    15.315    tp1_pll/inst/clk3_my_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    15.411 r  tp1_pll/inst/clkout3_buf/O
                         net (fo=50, routed)          1.716    17.128    clk3
    SLICE_X0Y84          FDCE                                         r  div3_quotient_registre_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDCE (Prop_fdce_C_Q)         0.456    17.584 r  div3_quotient_registre_reg[11]/Q
                         net (fo=1, routed)           1.653    19.236    div3_quotient_registre[11]
    SLICE_X0Y87          LUT6 (Prop_lut6_I5_O)        0.124    19.360 r  quotient[11]_i_1/O
                         net (fo=1, routed)           0.000    19.360    p_0_in[11]
    SLICE_X0Y87          FDCE                                         r  quotient_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4_my_pll rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    30.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    31.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.855    24.141 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.625    25.766    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.857 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          1.598    27.455    clk4
    SLICE_X0Y87          FDCE                                         r  quotient_reg[11]/C
                         clock pessimism             -0.530    26.925    
                         clock uncertainty           -0.214    26.712    
    SLICE_X0Y87          FDCE (Setup_fdce_C_D)        0.029    26.741    quotient_reg[11]
  -------------------------------------------------------------------
                         required time                         26.741    
                         arrival time                         -19.360    
  -------------------------------------------------------------------
                         slack                                  7.381    

Slack (MET) :             7.412ns  (required time - arrival time)
  Source:                 div3_quotient_registre_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk3_my_pll  {rise@20.000ns fall@35.000ns period=30.000ns})
  Destination:            quotient_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk4_my_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk4_my_pll rise@30.000ns - clk3_my_pll rise@20.000ns)
  Data Path Delay:        2.200ns  (logic 0.642ns (29.179%)  route 1.558ns (70.821%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.630ns = ( 27.370 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.956ns = ( 17.044 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk3_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948    20.948 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.201    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.590    13.611 r  tp1_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.704    15.315    tp1_pll/inst/clk3_my_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    15.411 r  tp1_pll/inst/clkout3_buf/O
                         net (fo=50, routed)          1.632    17.044    clk3
    SLICE_X8Y80          FDCE                                         r  div3_quotient_registre_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDCE (Prop_fdce_C_Q)         0.518    17.562 r  div3_quotient_registre_reg[2]/Q
                         net (fo=1, routed)           1.558    19.120    div3_quotient_registre[2]
    SLICE_X9Y82          LUT6 (Prop_lut6_I5_O)        0.124    19.244 r  quotient[2]_i_1/O
                         net (fo=1, routed)           0.000    19.244    p_0_in[2]
    SLICE_X9Y82          FDCE                                         r  quotient_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4_my_pll rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    30.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    31.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.855    24.141 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.625    25.766    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.857 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          1.513    27.370    clk4
    SLICE_X9Y82          FDCE                                         r  quotient_reg[2]/C
                         clock pessimism             -0.530    26.840    
                         clock uncertainty           -0.214    26.627    
    SLICE_X9Y82          FDCE (Setup_fdce_C_D)        0.029    26.656    quotient_reg[2]
  -------------------------------------------------------------------
                         required time                         26.656    
                         arrival time                         -19.244    
  -------------------------------------------------------------------
                         slack                                  7.412    

Slack (MET) :             7.415ns  (required time - arrival time)
  Source:                 div3_remainder_registre_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk3_my_pll  {rise@20.000ns fall@35.000ns period=30.000ns})
  Destination:            remainder_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk4_my_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk4_my_pll rise@30.000ns - clk3_my_pll rise@20.000ns)
  Data Path Delay:        2.247ns  (logic 0.580ns (25.817%)  route 1.667ns (74.183%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.555ns = ( 27.445 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.878ns = ( 17.122 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk3_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948    20.948 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.201    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.590    13.611 r  tp1_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.704    15.315    tp1_pll/inst/clk3_my_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    15.411 r  tp1_pll/inst/clkout3_buf/O
                         net (fo=50, routed)          1.710    17.122    clk3
    SLICE_X3Y70          FDCE                                         r  div3_remainder_registre_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y70          FDCE (Prop_fdce_C_Q)         0.456    17.578 r  div3_remainder_registre_reg[6]/Q
                         net (fo=1, routed)           1.667    19.244    div3_remainder_registre[6]
    SLICE_X6Y71          LUT6 (Prop_lut6_I5_O)        0.124    19.368 r  remainder[6]_i_1/O
                         net (fo=1, routed)           0.000    19.368    remainder[6]_i_1_n_0
    SLICE_X6Y71          FDCE                                         r  remainder_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4_my_pll rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    30.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    31.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.855    24.141 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.625    25.766    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.857 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          1.588    27.445    clk4
    SLICE_X6Y71          FDCE                                         r  remainder_reg[6]/C
                         clock pessimism             -0.530    26.915    
                         clock uncertainty           -0.214    26.702    
    SLICE_X6Y71          FDCE (Setup_fdce_C_D)        0.081    26.783    remainder_reg[6]
  -------------------------------------------------------------------
                         required time                         26.783    
                         arrival time                         -19.368    
  -------------------------------------------------------------------
                         slack                                  7.415    

Slack (MET) :             7.429ns  (required time - arrival time)
  Source:                 div3_quotient_registre_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk3_my_pll  {rise@20.000ns fall@35.000ns period=30.000ns})
  Destination:            quotient_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk4_my_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk4_my_pll rise@30.000ns - clk3_my_pll rise@20.000ns)
  Data Path Delay:        2.186ns  (logic 0.580ns (26.528%)  route 1.606ns (73.473%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.548ns = ( 27.452 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.877ns = ( 17.123 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk3_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948    20.948 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.201    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.590    13.611 r  tp1_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.704    15.315    tp1_pll/inst/clk3_my_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    15.411 r  tp1_pll/inst/clkout3_buf/O
                         net (fo=50, routed)          1.711    17.123    clk3
    SLICE_X0Y80          FDCE                                         r  div3_quotient_registre_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDCE (Prop_fdce_C_Q)         0.456    17.579 r  div3_quotient_registre_reg[5]/Q
                         net (fo=1, routed)           1.606    19.185    div3_quotient_registre[5]
    SLICE_X0Y83          LUT6 (Prop_lut6_I5_O)        0.124    19.309 r  quotient[5]_i_1/O
                         net (fo=1, routed)           0.000    19.309    p_0_in[5]
    SLICE_X0Y83          FDCE                                         r  quotient_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4_my_pll rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    30.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    31.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.855    24.141 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.625    25.766    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.857 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          1.595    27.452    clk4
    SLICE_X0Y83          FDCE                                         r  quotient_reg[5]/C
                         clock pessimism             -0.530    26.922    
                         clock uncertainty           -0.214    26.709    
    SLICE_X0Y83          FDCE (Setup_fdce_C_D)        0.029    26.738    quotient_reg[5]
  -------------------------------------------------------------------
                         required time                         26.738    
                         arrival time                         -19.309    
  -------------------------------------------------------------------
                         slack                                  7.429    

Slack (MET) :             7.438ns  (required time - arrival time)
  Source:                 div3_quotient_registre_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk3_my_pll  {rise@20.000ns fall@35.000ns period=30.000ns})
  Destination:            quotient_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk4_my_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk4_my_pll rise@30.000ns - clk3_my_pll rise@20.000ns)
  Data Path Delay:        2.179ns  (logic 0.580ns (26.617%)  route 1.599ns (73.383%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.546ns = ( 27.454 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.874ns = ( 17.126 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk3_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948    20.948 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.201    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.590    13.611 r  tp1_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.704    15.315    tp1_pll/inst/clk3_my_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    15.411 r  tp1_pll/inst/clkout3_buf/O
                         net (fo=50, routed)          1.714    17.126    clk3
    SLICE_X0Y82          FDCE                                         r  div3_quotient_registre_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDCE (Prop_fdce_C_Q)         0.456    17.582 r  div3_quotient_registre_reg[9]/Q
                         net (fo=1, routed)           1.599    19.181    div3_quotient_registre[9]
    SLICE_X0Y85          LUT6 (Prop_lut6_I5_O)        0.124    19.305 r  quotient[9]_i_1/O
                         net (fo=1, routed)           0.000    19.305    p_0_in[9]
    SLICE_X0Y85          FDCE                                         r  quotient_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4_my_pll rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    30.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    31.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.855    24.141 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.625    25.766    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.857 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          1.597    27.454    clk4
    SLICE_X0Y85          FDCE                                         r  quotient_reg[9]/C
                         clock pessimism             -0.530    26.924    
                         clock uncertainty           -0.214    26.711    
    SLICE_X0Y85          FDCE (Setup_fdce_C_D)        0.032    26.743    quotient_reg[9]
  -------------------------------------------------------------------
                         required time                         26.743    
                         arrival time                         -19.305    
  -------------------------------------------------------------------
                         slack                                  7.438    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 div3_quotient_registre_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk3_my_pll  {rise@20.000ns fall@35.000ns period=30.000ns})
  Destination:            quotient_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk4_my_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4_my_pll rise@20.000ns - clk3_my_pll rise@20.000ns)
  Data Path Delay:        0.810ns  (logic 0.209ns (25.795%)  route 0.601ns (74.205%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.391ns = ( 19.609 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.621ns = ( 19.379 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk3_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177    20.177 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.617    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.339    18.278 r  tp1_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.510    18.788    tp1_pll/inst/clk3_my_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    18.814 r  tp1_pll/inst/clkout3_buf/O
                         net (fo=50, routed)          0.565    19.379    clk3
    SLICE_X8Y80          FDCE                                         r  div3_quotient_registre_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDCE (Prop_fdce_C_Q)         0.164    19.543 r  div3_quotient_registre_reg[2]/Q
                         net (fo=1, routed)           0.601    20.144    div3_quotient_registre[2]
    SLICE_X9Y82          LUT6 (Prop_lut6_I5_O)        0.045    20.189 r  quotient[2]_i_1/O
                         net (fo=1, routed)           0.000    20.189    p_0_in[2]
    SLICE_X9Y82          FDCE                                         r  quotient_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365    20.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.657    18.189 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.556    18.745    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    18.774 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          0.836    19.609    clk4
    SLICE_X9Y82          FDCE                                         r  quotient_reg[2]/C
                         clock pessimism              0.089    19.699    
                         clock uncertainty            0.214    19.912    
    SLICE_X9Y82          FDCE (Hold_fdce_C_D)         0.091    20.003    quotient_reg[2]
  -------------------------------------------------------------------
                         required time                        -20.003    
                         arrival time                          20.189    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 div3_remainder_registre_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk3_my_pll  {rise@20.000ns fall@35.000ns period=30.000ns})
  Destination:            remainder_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk4_my_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4_my_pll rise@20.000ns - clk3_my_pll rise@20.000ns)
  Data Path Delay:        0.838ns  (logic 0.186ns (22.198%)  route 0.652ns (77.801%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.367ns = ( 19.633 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.594ns = ( 19.406 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk3_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177    20.177 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.617    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.339    18.278 r  tp1_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.510    18.788    tp1_pll/inst/clk3_my_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    18.814 r  tp1_pll/inst/clkout3_buf/O
                         net (fo=50, routed)          0.592    19.406    clk3
    SLICE_X3Y71          FDCE                                         r  div3_remainder_registre_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDCE (Prop_fdce_C_Q)         0.141    19.547 r  div3_remainder_registre_reg[8]/Q
                         net (fo=1, routed)           0.652    20.199    div3_remainder_registre[8]
    SLICE_X6Y71          LUT6 (Prop_lut6_I5_O)        0.045    20.244 r  remainder[8]_i_1/O
                         net (fo=1, routed)           0.000    20.244    remainder[8]_i_1_n_0
    SLICE_X6Y71          FDCE                                         r  remainder_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365    20.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.657    18.189 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.556    18.745    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    18.774 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          0.860    19.633    clk4
    SLICE_X6Y71          FDCE                                         r  remainder_reg[8]/C
                         clock pessimism              0.089    19.723    
                         clock uncertainty            0.214    19.936    
    SLICE_X6Y71          FDCE (Hold_fdce_C_D)         0.121    20.057    remainder_reg[8]
  -------------------------------------------------------------------
                         required time                        -20.057    
                         arrival time                          20.244    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 div3_remainder_registre_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk3_my_pll  {rise@20.000ns fall@35.000ns period=30.000ns})
  Destination:            remainder_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk4_my_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4_my_pll rise@20.000ns - clk3_my_pll rise@20.000ns)
  Data Path Delay:        0.814ns  (logic 0.186ns (22.836%)  route 0.628ns (77.164%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.394ns = ( 19.606 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.594ns = ( 19.406 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk3_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177    20.177 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.617    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.339    18.278 r  tp1_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.510    18.788    tp1_pll/inst/clk3_my_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    18.814 r  tp1_pll/inst/clkout3_buf/O
                         net (fo=50, routed)          0.592    19.406    clk3
    SLICE_X5Y70          FDCE                                         r  div3_remainder_registre_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y70          FDCE (Prop_fdce_C_Q)         0.141    19.547 r  div3_remainder_registre_reg[7]/Q
                         net (fo=1, routed)           0.628    20.175    div3_remainder_registre[7]
    SLICE_X8Y70          LUT6 (Prop_lut6_I5_O)        0.045    20.220 r  remainder[7]_i_1/O
                         net (fo=1, routed)           0.000    20.220    remainder[7]_i_1_n_0
    SLICE_X8Y70          FDCE                                         r  remainder_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365    20.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.657    18.189 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.556    18.745    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    18.774 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          0.833    19.606    clk4
    SLICE_X8Y70          FDCE                                         r  remainder_reg[7]/C
                         clock pessimism              0.089    19.696    
                         clock uncertainty            0.214    19.909    
    SLICE_X8Y70          FDCE (Hold_fdce_C_D)         0.121    20.030    remainder_reg[7]
  -------------------------------------------------------------------
                         required time                        -20.030    
                         arrival time                          20.220    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 div3_quotient_registre_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk3_my_pll  {rise@20.000ns fall@35.000ns period=30.000ns})
  Destination:            quotient_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk4_my_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4_my_pll rise@20.000ns - clk3_my_pll rise@20.000ns)
  Data Path Delay:        0.825ns  (logic 0.209ns (25.330%)  route 0.616ns (74.670%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.359ns = ( 19.641 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.589ns = ( 19.411 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk3_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177    20.177 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.617    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.339    18.278 r  tp1_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.510    18.788    tp1_pll/inst/clk3_my_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    18.814 r  tp1_pll/inst/clkout3_buf/O
                         net (fo=50, routed)          0.597    19.411    clk3
    SLICE_X2Y83          FDCE                                         r  div3_quotient_registre_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDCE (Prop_fdce_C_Q)         0.164    19.575 r  div3_quotient_registre_reg[6]/Q
                         net (fo=1, routed)           0.616    20.191    div3_quotient_registre[6]
    SLICE_X0Y83          LUT6 (Prop_lut6_I5_O)        0.045    20.236 r  quotient[6]_i_1/O
                         net (fo=1, routed)           0.000    20.236    p_0_in[6]
    SLICE_X0Y83          FDCE                                         r  quotient_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365    20.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.657    18.189 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.556    18.745    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    18.774 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          0.868    19.641    clk4
    SLICE_X0Y83          FDCE                                         r  quotient_reg[6]/C
                         clock pessimism              0.089    19.731    
                         clock uncertainty            0.214    19.944    
    SLICE_X0Y83          FDCE (Hold_fdce_C_D)         0.092    20.036    quotient_reg[6]
  -------------------------------------------------------------------
                         required time                        -20.036    
                         arrival time                          20.236    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 div3_quotient_registre_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk3_my_pll  {rise@20.000ns fall@35.000ns period=30.000ns})
  Destination:            quotient_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk4_my_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4_my_pll rise@20.000ns - clk3_my_pll rise@20.000ns)
  Data Path Delay:        0.825ns  (logic 0.209ns (25.321%)  route 0.616ns (74.679%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.391ns = ( 19.609 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.621ns = ( 19.379 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk3_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177    20.177 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.617    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.339    18.278 r  tp1_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.510    18.788    tp1_pll/inst/clk3_my_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    18.814 r  tp1_pll/inst/clkout3_buf/O
                         net (fo=50, routed)          0.565    19.379    clk3
    SLICE_X8Y80          FDCE                                         r  div3_quotient_registre_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDCE (Prop_fdce_C_Q)         0.164    19.543 r  div3_quotient_registre_reg[3]/Q
                         net (fo=1, routed)           0.616    20.159    div3_quotient_registre[3]
    SLICE_X9Y82          LUT6 (Prop_lut6_I5_O)        0.045    20.204 r  quotient[3]_i_1/O
                         net (fo=1, routed)           0.000    20.204    p_0_in[3]
    SLICE_X9Y82          FDCE                                         r  quotient_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365    20.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.657    18.189 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.556    18.745    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    18.774 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          0.836    19.609    clk4
    SLICE_X9Y82          FDCE                                         r  quotient_reg[3]/C
                         clock pessimism              0.089    19.699    
                         clock uncertainty            0.214    19.912    
    SLICE_X9Y82          FDCE (Hold_fdce_C_D)         0.092    20.004    quotient_reg[3]
  -------------------------------------------------------------------
                         required time                        -20.004    
                         arrival time                          20.204    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 div3_remainder_registre_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk3_my_pll  {rise@20.000ns fall@35.000ns period=30.000ns})
  Destination:            remainder_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk4_my_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4_my_pll rise@20.000ns - clk3_my_pll rise@20.000ns)
  Data Path Delay:        0.826ns  (logic 0.209ns (25.297%)  route 0.617ns (74.703%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.394ns = ( 19.606 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.594ns = ( 19.406 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk3_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177    20.177 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.617    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.339    18.278 r  tp1_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.510    18.788    tp1_pll/inst/clk3_my_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    18.814 r  tp1_pll/inst/clkout3_buf/O
                         net (fo=50, routed)          0.592    19.406    clk3
    SLICE_X6Y70          FDCE                                         r  div3_remainder_registre_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          FDCE (Prop_fdce_C_Q)         0.164    19.570 r  div3_remainder_registre_reg[2]/Q
                         net (fo=1, routed)           0.617    20.187    div3_remainder_registre[2]
    SLICE_X8Y70          LUT6 (Prop_lut6_I5_O)        0.045    20.232 r  remainder[2]_i_1/O
                         net (fo=1, routed)           0.000    20.232    remainder[2]_i_1_n_0
    SLICE_X8Y70          FDCE                                         r  remainder_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365    20.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.657    18.189 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.556    18.745    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    18.774 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          0.833    19.606    clk4
    SLICE_X8Y70          FDCE                                         r  remainder_reg[2]/C
                         clock pessimism              0.089    19.696    
                         clock uncertainty            0.214    19.909    
    SLICE_X8Y70          FDCE (Hold_fdce_C_D)         0.121    20.030    remainder_reg[2]
  -------------------------------------------------------------------
                         required time                        -20.030    
                         arrival time                          20.232    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 div3_remainder_registre_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk3_my_pll  {rise@20.000ns fall@35.000ns period=30.000ns})
  Destination:            remainder_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk4_my_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4_my_pll rise@20.000ns - clk3_my_pll rise@20.000ns)
  Data Path Delay:        0.827ns  (logic 0.186ns (22.489%)  route 0.641ns (77.511%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.394ns = ( 19.606 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.594ns = ( 19.406 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk3_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177    20.177 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.617    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.339    18.278 r  tp1_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.510    18.788    tp1_pll/inst/clk3_my_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    18.814 r  tp1_pll/inst/clkout3_buf/O
                         net (fo=50, routed)          0.592    19.406    clk3
    SLICE_X5Y70          FDCE                                         r  div3_remainder_registre_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y70          FDCE (Prop_fdce_C_Q)         0.141    19.547 r  div3_remainder_registre_reg[1]/Q
                         net (fo=1, routed)           0.641    20.188    div3_remainder_registre[1]
    SLICE_X8Y70          LUT6 (Prop_lut6_I5_O)        0.045    20.233 r  remainder[1]_i_1/O
                         net (fo=1, routed)           0.000    20.233    remainder[1]_i_1_n_0
    SLICE_X8Y70          FDCE                                         r  remainder_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365    20.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.657    18.189 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.556    18.745    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    18.774 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          0.833    19.606    clk4
    SLICE_X8Y70          FDCE                                         r  remainder_reg[1]/C
                         clock pessimism              0.089    19.696    
                         clock uncertainty            0.214    19.909    
    SLICE_X8Y70          FDCE (Hold_fdce_C_D)         0.121    20.030    remainder_reg[1]
  -------------------------------------------------------------------
                         required time                        -20.030    
                         arrival time                          20.233    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 div3_remainder_registre_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk3_my_pll  {rise@20.000ns fall@35.000ns period=30.000ns})
  Destination:            remainder_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk4_my_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4_my_pll rise@20.000ns - clk3_my_pll rise@20.000ns)
  Data Path Delay:        0.841ns  (logic 0.186ns (22.111%)  route 0.655ns (77.889%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.367ns = ( 19.633 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.593ns = ( 19.407 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk3_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177    20.177 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.617    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.339    18.278 r  tp1_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.510    18.788    tp1_pll/inst/clk3_my_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    18.814 r  tp1_pll/inst/clkout3_buf/O
                         net (fo=50, routed)          0.593    19.407    clk3
    SLICE_X4Y69          FDCE                                         r  div3_remainder_registre_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y69          FDCE (Prop_fdce_C_Q)         0.141    19.548 r  div3_remainder_registre_reg[10]/Q
                         net (fo=1, routed)           0.655    20.203    div3_remainder_registre[10]
    SLICE_X7Y71          LUT6 (Prop_lut6_I5_O)        0.045    20.248 r  remainder[10]_i_1/O
                         net (fo=1, routed)           0.000    20.248    remainder[10]_i_1_n_0
    SLICE_X7Y71          FDCE                                         r  remainder_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365    20.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.657    18.189 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.556    18.745    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    18.774 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          0.860    19.633    clk4
    SLICE_X7Y71          FDCE                                         r  remainder_reg[10]/C
                         clock pessimism              0.089    19.723    
                         clock uncertainty            0.214    19.936    
    SLICE_X7Y71          FDCE (Hold_fdce_C_D)         0.091    20.027    remainder_reg[10]
  -------------------------------------------------------------------
                         required time                        -20.027    
                         arrival time                          20.248    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 div3_remainder_registre_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk3_my_pll  {rise@20.000ns fall@35.000ns period=30.000ns})
  Destination:            remainder_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk4_my_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4_my_pll rise@20.000ns - clk3_my_pll rise@20.000ns)
  Data Path Delay:        0.818ns  (logic 0.186ns (22.742%)  route 0.632ns (77.258%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.395ns = ( 19.605 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.593ns = ( 19.407 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk3_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177    20.177 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.617    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.339    18.278 r  tp1_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.510    18.788    tp1_pll/inst/clk3_my_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    18.814 r  tp1_pll/inst/clkout3_buf/O
                         net (fo=50, routed)          0.593    19.407    clk3
    SLICE_X4Y69          FDCE                                         r  div3_remainder_registre_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y69          FDCE (Prop_fdce_C_Q)         0.141    19.548 r  div3_remainder_registre_reg[4]/Q
                         net (fo=1, routed)           0.632    20.180    div3_remainder_registre[4]
    SLICE_X9Y71          LUT6 (Prop_lut6_I5_O)        0.045    20.225 r  remainder[4]_i_1/O
                         net (fo=1, routed)           0.000    20.225    remainder[4]_i_1_n_0
    SLICE_X9Y71          FDCE                                         r  remainder_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365    20.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.657    18.189 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.556    18.745    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    18.774 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          0.832    19.605    clk4
    SLICE_X9Y71          FDCE                                         r  remainder_reg[4]/C
                         clock pessimism              0.089    19.695    
                         clock uncertainty            0.214    19.908    
    SLICE_X9Y71          FDCE (Hold_fdce_C_D)         0.092    20.000    remainder_reg[4]
  -------------------------------------------------------------------
                         required time                        -20.000    
                         arrival time                          20.225    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 div3_quotient_registre_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk3_my_pll  {rise@20.000ns fall@35.000ns period=30.000ns})
  Destination:            quotient_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk4_my_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk4_my_pll rise@20.000ns - clk3_my_pll rise@20.000ns)
  Data Path Delay:        0.859ns  (logic 0.186ns (21.647%)  route 0.673ns (78.353%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.357ns = ( 19.643 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.591ns = ( 19.409 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk3_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177    20.177 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.617    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.339    18.278 r  tp1_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.510    18.788    tp1_pll/inst/clk3_my_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    18.814 r  tp1_pll/inst/clkout3_buf/O
                         net (fo=50, routed)          0.595    19.409    clk3
    SLICE_X1Y81          FDCE                                         r  div3_quotient_registre_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.141    19.550 r  div3_quotient_registre_reg[4]/Q
                         net (fo=1, routed)           0.673    20.223    div3_quotient_registre[4]
    SLICE_X0Y85          LUT6 (Prop_lut6_I5_O)        0.045    20.268 r  quotient[4]_i_1/O
                         net (fo=1, routed)           0.000    20.268    p_0_in[4]
    SLICE_X0Y85          FDCE                                         r  quotient_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365    20.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.657    18.189 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.556    18.745    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    18.774 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          0.870    19.643    clk4
    SLICE_X0Y85          FDCE                                         r  quotient_reg[4]/C
                         clock pessimism              0.089    19.733    
                         clock uncertainty            0.214    19.946    
    SLICE_X0Y85          FDCE (Hold_fdce_C_D)         0.092    20.038    quotient_reg[4]
  -------------------------------------------------------------------
                         required time                        -20.038    
                         arrival time                          20.268    
  -------------------------------------------------------------------
                         slack                                  0.230    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk4_my_pll
  To Clock:  

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 remainder_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            remainder[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.913ns  (logic 3.147ns (53.226%)  route 2.766ns (46.774%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.201    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.590    -6.389 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.704    -4.685    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.589 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          1.631    -2.957    clk4
    SLICE_X8Y70          FDCE                                         r  remainder_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y70          FDCE (Prop_fdce_C_Q)         0.518    -2.439 r  remainder_reg[7]/Q
                         net (fo=1, routed)           2.766     0.326    remainder_OBUF[7]
    M14                  OBUF (Prop_obuf_I_O)         2.629     2.956 r  remainder_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.956    remainder[7]
    M14                                                               r  remainder[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 remainder_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            remainder[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.748ns  (logic 3.083ns (53.636%)  route 2.665ns (46.364%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.201    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.590    -6.389 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.704    -4.685    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.589 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          1.708    -2.880    clk4
    SLICE_X7Y71          FDCE                                         r  remainder_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y71          FDCE (Prop_fdce_C_Q)         0.456    -2.424 r  remainder_reg[10]/Q
                         net (fo=1, routed)           2.665     0.241    remainder_OBUF[10]
    K17                  OBUF (Prop_obuf_I_O)         2.627     2.867 r  remainder_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.867    remainder[10]
    K17                                                               r  remainder[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 remainder_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            remainder[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.772ns  (logic 3.174ns (54.984%)  route 2.598ns (45.016%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.201    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.590    -6.389 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.704    -4.685    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.589 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          1.631    -2.957    clk4
    SLICE_X8Y70          FDCE                                         r  remainder_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y70          FDCE (Prop_fdce_C_Q)         0.518    -2.439 r  remainder_reg[1]/Q
                         net (fo=1, routed)           2.598     0.159    remainder_OBUF[1]
    R13                  OBUF (Prop_obuf_I_O)         2.656     2.815 r  remainder_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.815    remainder[1]
    R13                                                               r  remainder[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 remainder_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            remainder[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.771ns  (logic 3.178ns (55.073%)  route 2.593ns (44.927%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.201    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.590    -6.389 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.704    -4.685    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.589 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          1.631    -2.957    clk4
    SLICE_X8Y70          FDCE                                         r  remainder_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y70          FDCE (Prop_fdce_C_Q)         0.518    -2.439 r  remainder_reg[2]/Q
                         net (fo=1, routed)           2.593     0.154    remainder_OBUF[2]
    R12                  OBUF (Prop_obuf_I_O)         2.660     2.814 r  remainder_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.814    remainder[2]
    R12                                                               r  remainder[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 remainder_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            remainder[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.690ns  (logic 3.149ns (55.338%)  route 2.541ns (44.662%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.201    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.590    -6.389 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.704    -4.685    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.589 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          1.708    -2.880    clk4
    SLICE_X6Y71          FDCE                                         r  remainder_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y71          FDCE (Prop_fdce_C_Q)         0.518    -2.362 r  remainder_reg[8]/Q
                         net (fo=1, routed)           2.541     0.179    remainder_OBUF[8]
    L14                  OBUF (Prop_obuf_I_O)         2.631     2.810 r  remainder_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.810    remainder[8]
    L14                                                               r  remainder[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 remainder_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            remainder[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.687ns  (logic 3.155ns (55.474%)  route 2.532ns (44.526%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.201    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.590    -6.389 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.704    -4.685    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.589 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          1.708    -2.880    clk4
    SLICE_X6Y71          FDCE                                         r  remainder_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y71          FDCE (Prop_fdce_C_Q)         0.518    -2.362 r  remainder_reg[9]/Q
                         net (fo=1, routed)           2.532     0.170    remainder_OBUF[9]
    K18                  OBUF (Prop_obuf_I_O)         2.637     2.807 r  remainder_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.807    remainder[9]
    K18                                                               r  remainder[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 remainder_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            remainder[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.720ns  (logic 3.083ns (53.902%)  route 2.637ns (46.098%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.201    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.590    -6.389 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.704    -4.685    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.589 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          1.630    -2.958    clk4
    SLICE_X9Y71          FDCE                                         r  remainder_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y71          FDCE (Prop_fdce_C_Q)         0.456    -2.502 r  remainder_reg[5]/Q
                         net (fo=1, routed)           2.637     0.135    remainder_OBUF[5]
    L16                  OBUF (Prop_obuf_I_O)         2.627     2.762 r  remainder_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.762    remainder[5]
    L16                                                               r  remainder[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 remainder_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            remainder[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.631ns  (logic 3.147ns (55.893%)  route 2.484ns (44.107%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.201    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.590    -6.389 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.704    -4.685    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.589 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          1.708    -2.880    clk4
    SLICE_X6Y71          FDCE                                         r  remainder_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y71          FDCE (Prop_fdce_C_Q)         0.518    -2.362 r  remainder_reg[6]/Q
                         net (fo=1, routed)           2.484     0.121    remainder_OBUF[6]
    L15                  OBUF (Prop_obuf_I_O)         2.629     2.751 r  remainder_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.751    remainder[6]
    L15                                                               r  remainder[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 remainder_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            remainder[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.655ns  (logic 3.090ns (54.637%)  route 2.565ns (45.363%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.201    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.590    -6.389 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.704    -4.685    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.589 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          1.630    -2.958    clk4
    SLICE_X9Y71          FDCE                                         r  remainder_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y71          FDCE (Prop_fdce_C_Q)         0.456    -2.502 r  remainder_reg[3]/Q
                         net (fo=1, routed)           2.565     0.063    remainder_OBUF[3]
    M18                  OBUF (Prop_obuf_I_O)         2.634     2.697 r  remainder_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.697    remainder[3]
    M18                                                               r  remainder[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 remainder_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            remainder[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.651ns  (logic 3.086ns (54.611%)  route 2.565ns (45.389%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.201    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.590    -6.389 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.704    -4.685    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.589 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          1.630    -2.958    clk4
    SLICE_X9Y71          FDCE                                         r  remainder_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y71          FDCE (Prop_fdce_C_Q)         0.456    -2.502 r  remainder_reg[4]/Q
                         net (fo=1, routed)           2.565     0.063    remainder_OBUF[4]
    L18                  OBUF (Prop_obuf_I_O)         2.630     2.693 r  remainder_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.693    remainder[4]
    L18                                                               r  remainder[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 quotient_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            quotient[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.577ns  (logic 1.291ns (81.855%)  route 0.286ns (18.145%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.617    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.339    -1.722 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.510    -1.212    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.186 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          0.599    -0.587    clk4
    SLICE_X0Y87          FDCE                                         r  quotient_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDCE (Prop_fdce_C_Q)         0.141    -0.446 r  quotient_reg[11]/Q
                         net (fo=1, routed)           0.286    -0.160    quotient_OBUF[11]
    M13                  OBUF (Prop_obuf_I_O)         1.150     0.990 r  quotient_OBUF[11]_inst/O
                         net (fo=0)                   0.000     0.990    quotient[11]
    M13                                                               r  quotient[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 quotient_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            quotient[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.626ns  (logic 1.282ns (78.842%)  route 0.344ns (21.158%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.617    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.339    -1.722 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.510    -1.212    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.186 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          0.597    -0.589    clk4
    SLICE_X0Y83          FDCE                                         r  quotient_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDCE (Prop_fdce_C_Q)         0.141    -0.448 r  quotient_reg[6]/Q
                         net (fo=1, routed)           0.344    -0.104    quotient_OBUF[6]
    N17                  OBUF (Prop_obuf_I_O)         1.141     1.037 r  quotient_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.037    quotient[6]
    N17                                                               r  quotient[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 quotient_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            quotient[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.625ns  (logic 1.302ns (80.128%)  route 0.323ns (19.872%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.617    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.339    -1.722 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.510    -1.212    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.186 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          0.598    -0.588    clk4
    SLICE_X0Y85          FDCE                                         r  quotient_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  quotient_reg[10]/Q
                         net (fo=1, routed)           0.323    -0.124    quotient_OBUF[10]
    R18                  OBUF (Prop_obuf_I_O)         1.161     1.037 r  quotient_OBUF[10]_inst/O
                         net (fo=0)                   0.000     1.037    quotient[10]
    R18                                                               r  quotient[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 quotient_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            quotient[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.629ns  (logic 1.301ns (79.875%)  route 0.328ns (20.125%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.617    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.339    -1.722 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.510    -1.212    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.186 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          0.598    -0.588    clk4
    SLICE_X0Y85          FDCE                                         r  quotient_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  quotient_reg[8]/Q
                         net (fo=1, routed)           0.328    -0.119    quotient_OBUF[8]
    N14                  OBUF (Prop_obuf_I_O)         1.160     1.041 r  quotient_OBUF[8]_inst/O
                         net (fo=0)                   0.000     1.041    quotient[8]
    N14                                                               r  quotient[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 quotient_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            quotient[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.632ns  (logic 1.286ns (78.783%)  route 0.346ns (21.217%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.617    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.339    -1.722 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.510    -1.212    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.186 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          0.597    -0.589    clk4
    SLICE_X0Y83          FDCE                                         r  quotient_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDCE (Prop_fdce_C_Q)         0.141    -0.448 r  quotient_reg[5]/Q
                         net (fo=1, routed)           0.346    -0.102    quotient_OBUF[5]
    P18                  OBUF (Prop_obuf_I_O)         1.145     1.043 r  quotient_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.043    quotient[5]
    P18                                                               r  quotient[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 quotient_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            quotient[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.631ns  (logic 1.272ns (77.966%)  route 0.359ns (22.034%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.617    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.339    -1.722 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.510    -1.212    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.186 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          0.598    -0.588    clk4
    SLICE_X0Y85          FDCE                                         r  quotient_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  quotient_reg[4]/Q
                         net (fo=1, routed)           0.359    -0.088    quotient_OBUF[4]
    M16                  OBUF (Prop_obuf_I_O)         1.131     1.043 r  quotient_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.043    quotient[4]
    M16                                                               r  quotient[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 quotient_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            quotient[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.636ns  (logic 1.301ns (79.512%)  route 0.335ns (20.488%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.617    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.339    -1.722 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.510    -1.212    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.186 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          0.597    -0.589    clk4
    SLICE_X0Y83          FDCE                                         r  quotient_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDCE (Prop_fdce_C_Q)         0.141    -0.448 r  quotient_reg[7]/Q
                         net (fo=1, routed)           0.335    -0.113    quotient_OBUF[7]
    P14                  OBUF (Prop_obuf_I_O)         1.160     1.047 r  quotient_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.047    quotient[7]
    P14                                                               r  quotient[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 quotient_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            quotient[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.644ns  (logic 1.303ns (79.228%)  route 0.342ns (20.772%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.617    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.339    -1.722 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.510    -1.212    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.186 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          0.598    -0.588    clk4
    SLICE_X0Y85          FDCE                                         r  quotient_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  quotient_reg[9]/Q
                         net (fo=1, routed)           0.342    -0.106    quotient_OBUF[9]
    T18                  OBUF (Prop_obuf_I_O)         1.162     1.056 r  quotient_OBUF[9]_inst/O
                         net (fo=0)                   0.000     1.056    quotient[9]
    T18                                                               r  quotient[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 quotient_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            quotient[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.821ns  (logic 1.316ns (72.285%)  route 0.505ns (27.715%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.617    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.339    -1.722 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.510    -1.212    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.186 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          0.564    -0.622    clk4
    SLICE_X8Y79          FDCE                                         r  quotient_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDCE (Prop_fdce_C_Q)         0.164    -0.458 r  quotient_reg[1]/Q
                         net (fo=1, routed)           0.505     0.047    quotient_OBUF[1]
    P17                  OBUF (Prop_obuf_I_O)         1.152     1.199 r  quotient_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.199    quotient[1]
    P17                                                               r  quotient[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 quotient_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            quotient[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.836ns  (logic 1.275ns (69.426%)  route 0.561ns (30.574%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk4_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.617    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.339    -1.722 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.510    -1.212    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.186 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          0.567    -0.619    clk4
    SLICE_X9Y82          FDCE                                         r  quotient_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y82          FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  quotient_reg[2]/Q
                         net (fo=1, routed)           0.561     0.083    quotient_OBUF[2]
    N16                  OBUF (Prop_obuf_I_O)         1.134     1.217 r  quotient_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.217    quotient[2]
    N16                                                               r  quotient[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_my_pll
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tp1_pll/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_my_pll'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tp1_pll/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.415ns  (logic 0.029ns (2.049%)  route 1.386ns (97.951%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_my_pll fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 f  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     5.846    tp1_pll/inst/clk_in1_my_pll
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.657     3.189 f  tp1_pll/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.556     3.745    tp1_pll/inst/clkfbout_my_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     3.774 f  tp1_pll/inst/clkf_buf/O
                         net (fo=1, routed)           0.831     4.604    tp1_pll/inst/clkfbout_buf_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV                                    f  tp1_pll/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tp1_pll/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_my_pll'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tp1_pll/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.252ns  (logic 0.091ns (2.799%)  route 3.160ns (97.201%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     1.995    tp1_pll/inst/clk_in1_my_pll
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.855    -5.859 r  tp1_pll/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.625    -4.234    tp1_pll/inst/clkfbout_my_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -4.143 r  tp1_pll/inst/clkf_buf/O
                         net (fo=1, routed)           1.535    -2.608    tp1_pll/inst/clkfbout_buf_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV                                    r  tp1_pll/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk1_my_pll

Max Delay            50 Endpoints
Min Delay            50 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            div1_dividend_reg[8]/CLR
                            (recovery check against rising-edge clock clk1_my_pll  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.689ns  (logic 0.964ns (14.408%)  route 5.725ns (85.592%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.623ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.623ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P15                  IBUF (Prop_ibuf_I_O)         0.964     0.964 f  reset_IBUF_inst/O
                         net (fo=201, routed)         5.725     6.689    reset_IBUF
    SLICE_X9Y92          FDCE                                         f  div1_dividend_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk1_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     1.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    -5.859 r  tp1_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    -4.234    tp1_pll/inst/clk1_my_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.143 r  tp1_pll/inst/clkout1_buf/O
                         net (fo=50, routed)          1.520    -2.623    clk1
    SLICE_X9Y92          FDCE                                         r  div1_dividend_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            div1_dividend_reg[10]/CLR
                            (recovery check against rising-edge clock clk1_my_pll  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.509ns  (logic 0.964ns (14.806%)  route 5.545ns (85.194%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.623ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.623ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P15                  IBUF (Prop_ibuf_I_O)         0.964     0.964 f  reset_IBUF_inst/O
                         net (fo=201, routed)         5.545     6.509    reset_IBUF
    SLICE_X9Y91          FDCE                                         f  div1_dividend_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk1_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     1.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    -5.859 r  tp1_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    -4.234    tp1_pll/inst/clk1_my_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.143 r  tp1_pll/inst/clkout1_buf/O
                         net (fo=50, routed)          1.520    -2.623    clk1
    SLICE_X9Y91          FDCE                                         r  div1_dividend_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            div1_dividend_reg[9]/CLR
                            (recovery check against rising-edge clock clk1_my_pll  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.469ns  (logic 0.964ns (14.897%)  route 5.505ns (85.103%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.620ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.620ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P15                  IBUF (Prop_ibuf_I_O)         0.964     0.964 f  reset_IBUF_inst/O
                         net (fo=201, routed)         5.505     6.469    reset_IBUF
    SLICE_X11Y92         FDCE                                         f  div1_dividend_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk1_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     1.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    -5.859 r  tp1_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    -4.234    tp1_pll/inst/clk1_my_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.143 r  tp1_pll/inst/clkout1_buf/O
                         net (fo=50, routed)          1.523    -2.620    clk1
    SLICE_X11Y92         FDCE                                         r  div1_dividend_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            div1_dividend_reg[11]/CLR
                            (recovery check against rising-edge clock clk1_my_pll  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.266ns  (logic 0.964ns (15.379%)  route 5.303ns (84.621%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.624ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.624ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P15                  IBUF (Prop_ibuf_I_O)         0.964     0.964 f  reset_IBUF_inst/O
                         net (fo=201, routed)         5.303     6.266    reset_IBUF
    SLICE_X8Y90          FDCE                                         f  div1_dividend_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk1_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     1.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    -5.859 r  tp1_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    -4.234    tp1_pll/inst/clk1_my_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.143 r  tp1_pll/inst/clkout1_buf/O
                         net (fo=50, routed)          1.519    -2.624    clk1
    SLICE_X8Y90          FDCE                                         r  div1_dividend_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            div1_divisor_reg[1]/CLR
                            (recovery check against rising-edge clock clk1_my_pll  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.266ns  (logic 0.964ns (15.379%)  route 5.303ns (84.621%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.624ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.624ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P15                  IBUF (Prop_ibuf_I_O)         0.964     0.964 f  reset_IBUF_inst/O
                         net (fo=201, routed)         5.303     6.266    reset_IBUF
    SLICE_X9Y90          FDCE                                         f  div1_divisor_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk1_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     1.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    -5.859 r  tp1_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    -4.234    tp1_pll/inst/clk1_my_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.143 r  tp1_pll/inst/clkout1_buf/O
                         net (fo=50, routed)          1.519    -2.624    clk1
    SLICE_X9Y90          FDCE                                         r  div1_divisor_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            div1_dividend_reg[7]/CLR
                            (recovery check against rising-edge clock clk1_my_pll  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.208ns  (logic 0.964ns (15.523%)  route 5.244ns (84.477%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.624ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.624ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P15                  IBUF (Prop_ibuf_I_O)         0.964     0.964 f  reset_IBUF_inst/O
                         net (fo=201, routed)         5.244     6.208    reset_IBUF
    SLICE_X12Y90         FDCE                                         f  div1_dividend_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk1_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     1.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    -5.859 r  tp1_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    -4.234    tp1_pll/inst/clk1_my_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.143 r  tp1_pll/inst/clkout1_buf/O
                         net (fo=50, routed)          1.519    -2.624    clk1
    SLICE_X12Y90         FDCE                                         r  div1_dividend_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            div1_divisor_reg[10]/CLR
                            (recovery check against rising-edge clock clk1_my_pll  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.098ns  (logic 0.964ns (15.804%)  route 5.134ns (84.196%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.624ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.624ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P15                  IBUF (Prop_ibuf_I_O)         0.964     0.964 f  reset_IBUF_inst/O
                         net (fo=201, routed)         5.134     6.098    reset_IBUF
    SLICE_X8Y89          FDCE                                         f  div1_divisor_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk1_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     1.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    -5.859 r  tp1_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    -4.234    tp1_pll/inst/clk1_my_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.143 r  tp1_pll/inst/clkout1_buf/O
                         net (fo=50, routed)          1.519    -2.624    clk1
    SLICE_X8Y89          FDCE                                         r  div1_divisor_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            div1_divisor_reg[11]_rep/CLR
                            (recovery check against rising-edge clock clk1_my_pll  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.098ns  (logic 0.964ns (15.804%)  route 5.134ns (84.196%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.624ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.624ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P15                  IBUF (Prop_ibuf_I_O)         0.964     0.964 f  reset_IBUF_inst/O
                         net (fo=201, routed)         5.134     6.098    reset_IBUF
    SLICE_X9Y89          FDCE                                         f  div1_divisor_reg[11]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk1_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     1.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    -5.859 r  tp1_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    -4.234    tp1_pll/inst/clk1_my_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.143 r  tp1_pll/inst/clkout1_buf/O
                         net (fo=50, routed)          1.519    -2.624    clk1
    SLICE_X9Y89          FDCE                                         r  div1_divisor_reg[11]_rep/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            div1_divisor_reg[11]_rep__0/CLR
                            (recovery check against rising-edge clock clk1_my_pll  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.098ns  (logic 0.964ns (15.804%)  route 5.134ns (84.196%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.624ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.624ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P15                  IBUF (Prop_ibuf_I_O)         0.964     0.964 f  reset_IBUF_inst/O
                         net (fo=201, routed)         5.134     6.098    reset_IBUF
    SLICE_X8Y89          FDCE                                         f  div1_divisor_reg[11]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk1_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     1.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    -5.859 r  tp1_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    -4.234    tp1_pll/inst/clk1_my_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.143 r  tp1_pll/inst/clkout1_buf/O
                         net (fo=50, routed)          1.519    -2.624    clk1
    SLICE_X8Y89          FDCE                                         r  div1_divisor_reg[11]_rep__0/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            div1_divisor_reg[8]/CLR
                            (recovery check against rising-edge clock clk1_my_pll  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.098ns  (logic 0.964ns (15.804%)  route 5.134ns (84.196%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.624ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.624ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P15                  IBUF (Prop_ibuf_I_O)         0.964     0.964 f  reset_IBUF_inst/O
                         net (fo=201, routed)         5.134     6.098    reset_IBUF
    SLICE_X8Y89          FDCE                                         f  div1_divisor_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk1_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     1.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    -5.859 r  tp1_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    -4.234    tp1_pll/inst/clk1_my_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.143 r  tp1_pll/inst/clkout1_buf/O
                         net (fo=50, routed)          1.519    -2.624    clk1
    SLICE_X8Y89          FDCE                                         r  div1_divisor_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            div1_dividend_reg[0]/CLR
                            (removal check against rising-edge clock clk1_my_pll  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.270ns  (logic 0.193ns (15.157%)  route 1.078ns (84.843%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.395ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.395ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 f  reset_IBUF_inst/O
                         net (fo=201, routed)         1.078     1.270    reset_IBUF
    SLICE_X11Y71         FDCE                                         f  div1_dividend_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk1_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.811 r  tp1_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.255    tp1_pll/inst/clk1_my_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.226 r  tp1_pll/inst/clkout1_buf/O
                         net (fo=50, routed)          0.832    -0.395    clk1
    SLICE_X11Y71         FDCE                                         r  div1_dividend_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            div1_remainder_registre_reg[10]/CLR
                            (removal check against rising-edge clock clk1_my_pll  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.270ns  (logic 0.193ns (15.157%)  route 1.078ns (84.843%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.395ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.395ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 f  reset_IBUF_inst/O
                         net (fo=201, routed)         1.078     1.270    reset_IBUF
    SLICE_X10Y71         FDCE                                         f  div1_remainder_registre_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk1_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.811 r  tp1_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.255    tp1_pll/inst/clk1_my_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.226 r  tp1_pll/inst/clkout1_buf/O
                         net (fo=50, routed)          0.832    -0.395    clk1
    SLICE_X10Y71         FDCE                                         r  div1_remainder_registre_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            div1_remainder_registre_reg[6]/CLR
                            (removal check against rising-edge clock clk1_my_pll  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.270ns  (logic 0.193ns (15.157%)  route 1.078ns (84.843%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.395ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.395ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 f  reset_IBUF_inst/O
                         net (fo=201, routed)         1.078     1.270    reset_IBUF
    SLICE_X10Y71         FDCE                                         f  div1_remainder_registre_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk1_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.811 r  tp1_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.255    tp1_pll/inst/clk1_my_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.226 r  tp1_pll/inst/clkout1_buf/O
                         net (fo=50, routed)          0.832    -0.395    clk1
    SLICE_X10Y71         FDCE                                         r  div1_remainder_registre_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            div1_remainder_registre_reg[11]/CLR
                            (removal check against rising-edge clock clk1_my_pll  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.274ns  (logic 0.193ns (15.120%)  route 1.081ns (84.880%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.395ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.395ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 f  reset_IBUF_inst/O
                         net (fo=201, routed)         1.081     1.274    reset_IBUF
    SLICE_X8Y71          FDCE                                         f  div1_remainder_registre_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk1_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.811 r  tp1_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.255    tp1_pll/inst/clk1_my_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.226 r  tp1_pll/inst/clkout1_buf/O
                         net (fo=50, routed)          0.832    -0.395    clk1
    SLICE_X8Y71          FDCE                                         r  div1_remainder_registre_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            div1_remainder_registre_reg[4]/CLR
                            (removal check against rising-edge clock clk1_my_pll  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.274ns  (logic 0.193ns (15.120%)  route 1.081ns (84.880%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.395ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.395ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 f  reset_IBUF_inst/O
                         net (fo=201, routed)         1.081     1.274    reset_IBUF
    SLICE_X8Y71          FDCE                                         f  div1_remainder_registre_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk1_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.811 r  tp1_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.255    tp1_pll/inst/clk1_my_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.226 r  tp1_pll/inst/clkout1_buf/O
                         net (fo=50, routed)          0.832    -0.395    clk1
    SLICE_X8Y71          FDCE                                         r  div1_remainder_registre_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            div1_quotient_registre_reg[0]/CLR
                            (removal check against rising-edge clock clk1_my_pll  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.351ns  (logic 0.193ns (14.253%)  route 1.158ns (85.747%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.396ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 f  reset_IBUF_inst/O
                         net (fo=201, routed)         1.158     1.351    reset_IBUF
    SLICE_X11Y72         FDCE                                         f  div1_quotient_registre_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk1_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.811 r  tp1_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.255    tp1_pll/inst/clk1_my_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.226 r  tp1_pll/inst/clkout1_buf/O
                         net (fo=50, routed)          0.831    -0.396    clk1
    SLICE_X11Y72         FDCE                                         r  div1_quotient_registre_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            div1_divisor_reg[6]/CLR
                            (removal check against rising-edge clock clk1_my_pll  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.390ns  (logic 0.193ns (13.850%)  route 1.198ns (86.150%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.394ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 f  reset_IBUF_inst/O
                         net (fo=201, routed)         1.198     1.390    reset_IBUF
    SLICE_X11Y70         FDCE                                         f  div1_divisor_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk1_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.811 r  tp1_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.255    tp1_pll/inst/clk1_my_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.226 r  tp1_pll/inst/clkout1_buf/O
                         net (fo=50, routed)          0.833    -0.394    clk1
    SLICE_X11Y70         FDCE                                         r  div1_divisor_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            div1_remainder_registre_reg[0]/CLR
                            (removal check against rising-edge clock clk1_my_pll  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.390ns  (logic 0.193ns (13.850%)  route 1.198ns (86.150%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.394ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 f  reset_IBUF_inst/O
                         net (fo=201, routed)         1.198     1.390    reset_IBUF
    SLICE_X10Y70         FDCE                                         f  div1_remainder_registre_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk1_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.811 r  tp1_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.255    tp1_pll/inst/clk1_my_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.226 r  tp1_pll/inst/clkout1_buf/O
                         net (fo=50, routed)          0.833    -0.394    clk1
    SLICE_X10Y70         FDCE                                         r  div1_remainder_registre_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            div1_remainder_registre_reg[1]/CLR
                            (removal check against rising-edge clock clk1_my_pll  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.390ns  (logic 0.193ns (13.850%)  route 1.198ns (86.150%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.394ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 f  reset_IBUF_inst/O
                         net (fo=201, routed)         1.198     1.390    reset_IBUF
    SLICE_X11Y70         FDCE                                         f  div1_remainder_registre_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk1_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.811 r  tp1_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.255    tp1_pll/inst/clk1_my_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.226 r  tp1_pll/inst/clkout1_buf/O
                         net (fo=50, routed)          0.833    -0.394    clk1
    SLICE_X11Y70         FDCE                                         r  div1_remainder_registre_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            div1_remainder_registre_reg[2]/CLR
                            (removal check against rising-edge clock clk1_my_pll  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.390ns  (logic 0.193ns (13.850%)  route 1.198ns (86.150%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.394ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 f  reset_IBUF_inst/O
                         net (fo=201, routed)         1.198     1.390    reset_IBUF
    SLICE_X10Y70         FDCE                                         f  div1_remainder_registre_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk1_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.811 r  tp1_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.255    tp1_pll/inst/clk1_my_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.226 r  tp1_pll/inst/clkout1_buf/O
                         net (fo=50, routed)          0.833    -0.394    clk1
    SLICE_X10Y70         FDCE                                         r  div1_remainder_registre_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk2_my_pll

Max Delay            50 Endpoints
Min Delay            50 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            div2_dividend_reg[10]/CLR
                            (recovery check against rising-edge clock clk2_my_pll  {rise@10.000ns fall@25.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.821ns  (logic 0.964ns (14.128%)  route 5.858ns (85.872%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.542ns = ( 7.458 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P15                  IBUF (Prop_ibuf_I_O)         0.964     0.964 f  reset_IBUF_inst/O
                         net (fo=201, routed)         5.858     6.821    reset_IBUF
    SLICE_X2Y92          FDCE                                         f  div2_dividend_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk2_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855     4.141 r  tp1_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625     5.766    tp1_pll/inst/clk2_my_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.857 r  tp1_pll/inst/clkout2_buf/O
                         net (fo=50, routed)          1.601     7.458    clk2
    SLICE_X2Y92          FDCE                                         r  div2_dividend_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            div2_dividend_reg[11]/CLR
                            (recovery check against rising-edge clock clk2_my_pll  {rise@10.000ns fall@25.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.660ns  (logic 0.964ns (14.471%)  route 5.696ns (85.529%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.544ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.544ns = ( 7.456 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P15                  IBUF (Prop_ibuf_I_O)         0.964     0.964 f  reset_IBUF_inst/O
                         net (fo=201, routed)         5.696     6.660    reset_IBUF
    SLICE_X4Y91          FDCE                                         f  div2_dividend_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk2_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855     4.141 r  tp1_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625     5.766    tp1_pll/inst/clk2_my_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.857 r  tp1_pll/inst/clkout2_buf/O
                         net (fo=50, routed)          1.599     7.456    clk2
    SLICE_X4Y91          FDCE                                         r  div2_dividend_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            div2_quotient_registre_reg[11]/CLR
                            (recovery check against rising-edge clock clk2_my_pll  {rise@10.000ns fall@25.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.624ns  (logic 0.964ns (14.550%)  route 5.660ns (85.450%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.545ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.545ns = ( 7.455 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P15                  IBUF (Prop_ibuf_I_O)         0.964     0.964 f  reset_IBUF_inst/O
                         net (fo=201, routed)         5.660     6.624    reset_IBUF
    SLICE_X5Y90          FDCE                                         f  div2_quotient_registre_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk2_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855     4.141 r  tp1_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625     5.766    tp1_pll/inst/clk2_my_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.857 r  tp1_pll/inst/clkout2_buf/O
                         net (fo=50, routed)          1.598     7.455    clk2
    SLICE_X5Y90          FDCE                                         r  div2_quotient_registre_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            div2_dividend_reg[9]/CLR
                            (recovery check against rising-edge clock clk2_my_pll  {rise@10.000ns fall@25.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.509ns  (logic 0.964ns (14.806%)  route 5.545ns (85.194%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.623ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.623ns = ( 7.377 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P15                  IBUF (Prop_ibuf_I_O)         0.964     0.964 f  reset_IBUF_inst/O
                         net (fo=201, routed)         5.545     6.509    reset_IBUF
    SLICE_X8Y91          FDCE                                         f  div2_dividend_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk2_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855     4.141 r  tp1_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625     5.766    tp1_pll/inst/clk2_my_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.857 r  tp1_pll/inst/clkout2_buf/O
                         net (fo=50, routed)          1.520     7.377    clk2
    SLICE_X8Y91          FDCE                                         r  div2_dividend_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            div2_quotient_registre_reg[9]/CLR
                            (recovery check against rising-edge clock clk2_my_pll  {rise@10.000ns fall@25.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.416ns  (logic 0.964ns (15.021%)  route 5.452ns (84.979%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.547ns = ( 7.453 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P15                  IBUF (Prop_ibuf_I_O)         0.964     0.964 f  reset_IBUF_inst/O
                         net (fo=201, routed)         5.452     6.416    reset_IBUF
    SLICE_X7Y87          FDCE                                         f  div2_quotient_registre_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk2_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855     4.141 r  tp1_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625     5.766    tp1_pll/inst/clk2_my_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.857 r  tp1_pll/inst/clkout2_buf/O
                         net (fo=50, routed)          1.596     7.453    clk2
    SLICE_X7Y87          FDCE                                         r  div2_quotient_registre_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            div2_divisor_reg[0]/CLR
                            (recovery check against rising-edge clock clk2_my_pll  {rise@10.000ns fall@25.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.314ns  (logic 0.964ns (15.263%)  route 5.350ns (84.737%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.545ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.545ns = ( 7.455 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P15                  IBUF (Prop_ibuf_I_O)         0.964     0.964 f  reset_IBUF_inst/O
                         net (fo=201, routed)         5.350     6.314    reset_IBUF
    SLICE_X6Y90          FDCE                                         f  div2_divisor_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk2_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855     4.141 r  tp1_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625     5.766    tp1_pll/inst/clk2_my_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.857 r  tp1_pll/inst/clkout2_buf/O
                         net (fo=50, routed)          1.598     7.455    clk2
    SLICE_X6Y90          FDCE                                         r  div2_divisor_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            div2_divisor_reg[1]/CLR
                            (recovery check against rising-edge clock clk2_my_pll  {rise@10.000ns fall@25.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.314ns  (logic 0.964ns (15.263%)  route 5.350ns (84.737%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.545ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.545ns = ( 7.455 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P15                  IBUF (Prop_ibuf_I_O)         0.964     0.964 f  reset_IBUF_inst/O
                         net (fo=201, routed)         5.350     6.314    reset_IBUF
    SLICE_X6Y90          FDCE                                         f  div2_divisor_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk2_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855     4.141 r  tp1_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625     5.766    tp1_pll/inst/clk2_my_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.857 r  tp1_pll/inst/clkout2_buf/O
                         net (fo=50, routed)          1.598     7.455    clk2
    SLICE_X6Y90          FDCE                                         r  div2_divisor_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            div2_quotient_registre_reg[2]/CLR
                            (recovery check against rising-edge clock clk2_my_pll  {rise@10.000ns fall@25.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.301ns  (logic 0.964ns (15.296%)  route 5.337ns (84.704%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.629ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.629ns = ( 7.371 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P15                  IBUF (Prop_ibuf_I_O)         0.964     0.964 f  reset_IBUF_inst/O
                         net (fo=201, routed)         5.337     6.301    reset_IBUF
    SLICE_X9Y83          FDCE                                         f  div2_quotient_registre_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk2_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855     4.141 r  tp1_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625     5.766    tp1_pll/inst/clk2_my_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.857 r  tp1_pll/inst/clkout2_buf/O
                         net (fo=50, routed)          1.514     7.371    clk2
    SLICE_X9Y83          FDCE                                         r  div2_quotient_registre_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            div2_quotient_registre_reg[4]/CLR
                            (recovery check against rising-edge clock clk2_my_pll  {rise@10.000ns fall@25.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.996ns  (logic 0.964ns (16.072%)  route 5.033ns (83.928%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.548ns = ( 7.452 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P15                  IBUF (Prop_ibuf_I_O)         0.964     0.964 f  reset_IBUF_inst/O
                         net (fo=201, routed)         5.033     5.996    reset_IBUF
    SLICE_X7Y86          FDCE                                         f  div2_quotient_registre_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk2_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855     4.141 r  tp1_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625     5.766    tp1_pll/inst/clk2_my_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.857 r  tp1_pll/inst/clkout2_buf/O
                         net (fo=50, routed)          1.595     7.452    clk2
    SLICE_X7Y86          FDCE                                         r  div2_quotient_registre_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            div2_divisor_reg[10]/CLR
                            (recovery check against rising-edge clock clk2_my_pll  {rise@10.000ns fall@25.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.955ns  (logic 0.964ns (16.184%)  route 4.991ns (83.816%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.543ns = ( 7.457 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P15                  IBUF (Prop_ibuf_I_O)         0.964     0.964 f  reset_IBUF_inst/O
                         net (fo=201, routed)         4.991     5.955    reset_IBUF
    SLICE_X3Y89          FDCE                                         f  div2_divisor_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk2_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855     4.141 r  tp1_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625     5.766    tp1_pll/inst/clk2_my_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.857 r  tp1_pll/inst/clkout2_buf/O
                         net (fo=50, routed)          1.600     7.457    clk2
    SLICE_X3Y89          FDCE                                         r  div2_divisor_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            div2_divisor_reg[11]/CLR
                            (removal check against rising-edge clock clk2_my_pll  {rise@10.000ns fall@25.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.996ns  (logic 0.193ns (19.333%)  route 0.803ns (80.667%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.399ns = ( 9.601 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 f  reset_IBUF_inst/O
                         net (fo=201, routed)         0.803     0.996    reset_IBUF
    SLICE_X8Y75          FDCE                                         f  div2_divisor_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk2_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365    10.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657     8.189 r  tp1_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556     8.745    tp1_pll/inst/clk2_my_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     8.774 r  tp1_pll/inst/clkout2_buf/O
                         net (fo=50, routed)          0.828     9.601    clk2
    SLICE_X8Y75          FDCE                                         r  div2_divisor_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            div2_quotient_registre_reg[1]/CLR
                            (removal check against rising-edge clock clk2_my_pll  {rise@10.000ns fall@25.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.163ns  (logic 0.193ns (16.556%)  route 0.971ns (83.444%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.393ns = ( 9.607 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 f  reset_IBUF_inst/O
                         net (fo=201, routed)         0.971     1.163    reset_IBUF
    SLICE_X9Y80          FDCE                                         f  div2_quotient_registre_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk2_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365    10.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657     8.189 r  tp1_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556     8.745    tp1_pll/inst/clk2_my_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     8.774 r  tp1_pll/inst/clkout2_buf/O
                         net (fo=50, routed)          0.834     9.607    clk2
    SLICE_X9Y80          FDCE                                         r  div2_quotient_registre_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            div2_divisor_reg[6]/CLR
                            (removal check against rising-edge clock clk2_my_pll  {rise@10.000ns fall@25.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.334ns  (logic 0.193ns (14.431%)  route 1.142ns (85.569%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.396ns = ( 9.604 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 f  reset_IBUF_inst/O
                         net (fo=201, routed)         1.142     1.334    reset_IBUF
    SLICE_X9Y72          FDCE                                         f  div2_divisor_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk2_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365    10.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657     8.189 r  tp1_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556     8.745    tp1_pll/inst/clk2_my_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     8.774 r  tp1_pll/inst/clkout2_buf/O
                         net (fo=50, routed)          0.831     9.604    clk2
    SLICE_X9Y72          FDCE                                         r  div2_divisor_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            div2_remainder_registre_reg[0]/CLR
                            (removal check against rising-edge clock clk2_my_pll  {rise@10.000ns fall@25.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.334ns  (logic 0.193ns (14.431%)  route 1.142ns (85.569%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.396ns = ( 9.604 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 f  reset_IBUF_inst/O
                         net (fo=201, routed)         1.142     1.334    reset_IBUF
    SLICE_X8Y72          FDCE                                         f  div2_remainder_registre_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk2_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365    10.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657     8.189 r  tp1_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556     8.745    tp1_pll/inst/clk2_my_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     8.774 r  tp1_pll/inst/clkout2_buf/O
                         net (fo=50, routed)          0.831     9.604    clk2
    SLICE_X8Y72          FDCE                                         r  div2_remainder_registre_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            div2_remainder_registre_reg[1]/CLR
                            (removal check against rising-edge clock clk2_my_pll  {rise@10.000ns fall@25.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.334ns  (logic 0.193ns (14.431%)  route 1.142ns (85.569%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.396ns = ( 9.604 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 f  reset_IBUF_inst/O
                         net (fo=201, routed)         1.142     1.334    reset_IBUF
    SLICE_X9Y72          FDCE                                         f  div2_remainder_registre_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk2_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365    10.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657     8.189 r  tp1_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556     8.745    tp1_pll/inst/clk2_my_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     8.774 r  tp1_pll/inst/clkout2_buf/O
                         net (fo=50, routed)          0.831     9.604    clk2
    SLICE_X9Y72          FDCE                                         r  div2_remainder_registre_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            div2_remainder_registre_reg[2]/CLR
                            (removal check against rising-edge clock clk2_my_pll  {rise@10.000ns fall@25.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.334ns  (logic 0.193ns (14.431%)  route 1.142ns (85.569%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.396ns = ( 9.604 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 f  reset_IBUF_inst/O
                         net (fo=201, routed)         1.142     1.334    reset_IBUF
    SLICE_X8Y72          FDCE                                         f  div2_remainder_registre_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk2_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365    10.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657     8.189 r  tp1_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556     8.745    tp1_pll/inst/clk2_my_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     8.774 r  tp1_pll/inst/clkout2_buf/O
                         net (fo=50, routed)          0.831     9.604    clk2
    SLICE_X8Y72          FDCE                                         r  div2_remainder_registre_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            div2_remainder_registre_reg[4]/CLR
                            (removal check against rising-edge clock clk2_my_pll  {rise@10.000ns fall@25.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.334ns  (logic 0.193ns (14.431%)  route 1.142ns (85.569%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.396ns = ( 9.604 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 f  reset_IBUF_inst/O
                         net (fo=201, routed)         1.142     1.334    reset_IBUF
    SLICE_X9Y72          FDCE                                         f  div2_remainder_registre_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk2_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365    10.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657     8.189 r  tp1_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556     8.745    tp1_pll/inst/clk2_my_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     8.774 r  tp1_pll/inst/clkout2_buf/O
                         net (fo=50, routed)          0.831     9.604    clk2
    SLICE_X9Y72          FDCE                                         r  div2_remainder_registre_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            div2_remainder_registre_reg[7]/CLR
                            (removal check against rising-edge clock clk2_my_pll  {rise@10.000ns fall@25.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.334ns  (logic 0.193ns (14.431%)  route 1.142ns (85.569%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.396ns = ( 9.604 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 f  reset_IBUF_inst/O
                         net (fo=201, routed)         1.142     1.334    reset_IBUF
    SLICE_X8Y72          FDCE                                         f  div2_remainder_registre_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk2_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365    10.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657     8.189 r  tp1_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556     8.745    tp1_pll/inst/clk2_my_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     8.774 r  tp1_pll/inst/clkout2_buf/O
                         net (fo=50, routed)          0.831     9.604    clk2
    SLICE_X8Y72          FDCE                                         r  div2_remainder_registre_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            div2_remainder_registre_reg[3]/CLR
                            (removal check against rising-edge clock clk2_my_pll  {rise@10.000ns fall@25.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.351ns  (logic 0.193ns (14.253%)  route 1.158ns (85.747%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.396ns = ( 9.604 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 f  reset_IBUF_inst/O
                         net (fo=201, routed)         1.158     1.351    reset_IBUF
    SLICE_X10Y72         FDCE                                         f  div2_remainder_registre_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk2_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365    10.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657     8.189 r  tp1_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556     8.745    tp1_pll/inst/clk2_my_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     8.774 r  tp1_pll/inst/clkout2_buf/O
                         net (fo=50, routed)          0.831     9.604    clk2
    SLICE_X10Y72         FDCE                                         r  div2_remainder_registre_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            div2_remainder_registre_reg[6]/CLR
                            (removal check against rising-edge clock clk2_my_pll  {rise@10.000ns fall@25.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.351ns  (logic 0.193ns (14.253%)  route 1.158ns (85.747%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.396ns = ( 9.604 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 f  reset_IBUF_inst/O
                         net (fo=201, routed)         1.158     1.351    reset_IBUF
    SLICE_X10Y72         FDCE                                         f  div2_remainder_registre_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk2_my_pll rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365    10.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657     8.189 r  tp1_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556     8.745    tp1_pll/inst/clk2_my_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     8.774 r  tp1_pll/inst/clkout2_buf/O
                         net (fo=50, routed)          0.831     9.604    clk2
    SLICE_X10Y72         FDCE                                         r  div2_remainder_registre_reg[6]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk3_my_pll

Max Delay            50 Endpoints
Min Delay            50 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            div3_divisor_reg[0]/CLR
                            (recovery check against rising-edge clock clk3_my_pll  {rise@20.000ns fall@35.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.830ns  (logic 0.964ns (14.109%)  route 5.867ns (85.891%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.549ns = ( 17.451 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P15                  IBUF (Prop_ibuf_I_O)         0.964     0.964 f  reset_IBUF_inst/O
                         net (fo=201, routed)         5.867     6.830    reset_IBUF
    SLICE_X4Y84          FDCE                                         f  div3_divisor_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk3_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    20.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    21.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.855    14.141 r  tp1_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.625    15.766    tp1_pll/inst/clk3_my_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    15.857 r  tp1_pll/inst/clkout3_buf/O
                         net (fo=50, routed)          1.594    17.451    clk3
    SLICE_X4Y84          FDCE                                         r  div3_divisor_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            div3_quotient_registre_reg[6]/CLR
                            (recovery check against rising-edge clock clk3_my_pll  {rise@20.000ns fall@35.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.603ns  (logic 0.964ns (14.595%)  route 5.639ns (85.405%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.548ns = ( 17.452 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P15                  IBUF (Prop_ibuf_I_O)         0.964     0.964 f  reset_IBUF_inst/O
                         net (fo=201, routed)         5.639     6.603    reset_IBUF
    SLICE_X2Y83          FDCE                                         f  div3_quotient_registre_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk3_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    20.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    21.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.855    14.141 r  tp1_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.625    15.766    tp1_pll/inst/clk3_my_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    15.857 r  tp1_pll/inst/clkout3_buf/O
                         net (fo=50, routed)          1.595    17.452    clk3
    SLICE_X2Y83          FDCE                                         r  div3_quotient_registre_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            div3_quotient_registre_reg[7]/CLR
                            (recovery check against rising-edge clock clk3_my_pll  {rise@20.000ns fall@35.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.603ns  (logic 0.964ns (14.595%)  route 5.639ns (85.405%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.548ns = ( 17.452 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P15                  IBUF (Prop_ibuf_I_O)         0.964     0.964 f  reset_IBUF_inst/O
                         net (fo=201, routed)         5.639     6.603    reset_IBUF
    SLICE_X2Y83          FDCE                                         f  div3_quotient_registre_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk3_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    20.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    21.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.855    14.141 r  tp1_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.625    15.766    tp1_pll/inst/clk3_my_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    15.857 r  tp1_pll/inst/clkout3_buf/O
                         net (fo=50, routed)          1.595    17.452    clk3
    SLICE_X2Y83          FDCE                                         r  div3_quotient_registre_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            div3_dividend_reg[9]/CLR
                            (recovery check against rising-edge clock clk3_my_pll  {rise@20.000ns fall@35.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.301ns  (logic 0.964ns (15.296%)  route 5.337ns (84.704%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.629ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.629ns = ( 17.371 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P15                  IBUF (Prop_ibuf_I_O)         0.964     0.964 f  reset_IBUF_inst/O
                         net (fo=201, routed)         5.337     6.301    reset_IBUF
    SLICE_X8Y83          FDCE                                         f  div3_dividend_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk3_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    20.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    21.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.855    14.141 r  tp1_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.625    15.766    tp1_pll/inst/clk3_my_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    15.857 r  tp1_pll/inst/clkout3_buf/O
                         net (fo=50, routed)          1.514    17.371    clk3
    SLICE_X8Y83          FDCE                                         r  div3_dividend_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            div3_dividend_reg[5]/CLR
                            (recovery check against rising-edge clock clk3_my_pll  {rise@20.000ns fall@35.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.575ns  (logic 0.964ns (17.287%)  route 4.611ns (82.713%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.634ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.634ns = ( 17.366 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P15                  IBUF (Prop_ibuf_I_O)         0.964     0.964 f  reset_IBUF_inst/O
                         net (fo=201, routed)         4.611     5.575    reset_IBUF
    SLICE_X8Y78          FDCE                                         f  div3_dividend_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk3_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    20.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    21.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.855    14.141 r  tp1_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.625    15.766    tp1_pll/inst/clk3_my_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    15.857 r  tp1_pll/inst/clkout3_buf/O
                         net (fo=50, routed)          1.509    17.366    clk3
    SLICE_X8Y78          FDCE                                         r  div3_dividend_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            div3_dividend_reg[6]/CLR
                            (recovery check against rising-edge clock clk3_my_pll  {rise@20.000ns fall@35.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.575ns  (logic 0.964ns (17.287%)  route 4.611ns (82.713%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.634ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.634ns = ( 17.366 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P15                  IBUF (Prop_ibuf_I_O)         0.964     0.964 f  reset_IBUF_inst/O
                         net (fo=201, routed)         4.611     5.575    reset_IBUF
    SLICE_X8Y78          FDCE                                         f  div3_dividend_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk3_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    20.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    21.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.855    14.141 r  tp1_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.625    15.766    tp1_pll/inst/clk3_my_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    15.857 r  tp1_pll/inst/clkout3_buf/O
                         net (fo=50, routed)          1.509    17.366    clk3
    SLICE_X8Y78          FDCE                                         r  div3_dividend_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            div3_divisor_reg[10]/CLR
                            (recovery check against rising-edge clock clk3_my_pll  {rise@20.000ns fall@35.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.363ns  (logic 0.964ns (17.970%)  route 4.399ns (82.030%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.546ns = ( 17.454 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P15                  IBUF (Prop_ibuf_I_O)         0.964     0.964 f  reset_IBUF_inst/O
                         net (fo=201, routed)         4.399     5.363    reset_IBUF
    SLICE_X2Y86          FDCE                                         f  div3_divisor_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk3_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    20.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    21.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.855    14.141 r  tp1_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.625    15.766    tp1_pll/inst/clk3_my_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    15.857 r  tp1_pll/inst/clkout3_buf/O
                         net (fo=50, routed)          1.597    17.454    clk3
    SLICE_X2Y86          FDCE                                         r  div3_divisor_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            div3_divisor_reg[11]_rep__0/CLR
                            (recovery check against rising-edge clock clk3_my_pll  {rise@20.000ns fall@35.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.363ns  (logic 0.964ns (17.970%)  route 4.399ns (82.030%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.546ns = ( 17.454 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P15                  IBUF (Prop_ibuf_I_O)         0.964     0.964 f  reset_IBUF_inst/O
                         net (fo=201, routed)         4.399     5.363    reset_IBUF
    SLICE_X2Y86          FDCE                                         f  div3_divisor_reg[11]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk3_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    20.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    21.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.855    14.141 r  tp1_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.625    15.766    tp1_pll/inst/clk3_my_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    15.857 r  tp1_pll/inst/clkout3_buf/O
                         net (fo=50, routed)          1.597    17.454    clk3
    SLICE_X2Y86          FDCE                                         r  div3_divisor_reg[11]_rep__0/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            div3_divisor_reg[8]/CLR
                            (recovery check against rising-edge clock clk3_my_pll  {rise@20.000ns fall@35.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.363ns  (logic 0.964ns (17.970%)  route 4.399ns (82.030%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.546ns = ( 17.454 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P15                  IBUF (Prop_ibuf_I_O)         0.964     0.964 f  reset_IBUF_inst/O
                         net (fo=201, routed)         4.399     5.363    reset_IBUF
    SLICE_X2Y86          FDCE                                         f  div3_divisor_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk3_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    20.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    21.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.855    14.141 r  tp1_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.625    15.766    tp1_pll/inst/clk3_my_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    15.857 r  tp1_pll/inst/clkout3_buf/O
                         net (fo=50, routed)          1.597    17.454    clk3
    SLICE_X2Y86          FDCE                                         r  div3_divisor_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            div3_divisor_reg[9]/CLR
                            (recovery check against rising-edge clock clk3_my_pll  {rise@20.000ns fall@35.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.363ns  (logic 0.964ns (17.970%)  route 4.399ns (82.030%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.546ns = ( 17.454 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P15                  IBUF (Prop_ibuf_I_O)         0.964     0.964 f  reset_IBUF_inst/O
                         net (fo=201, routed)         4.399     5.363    reset_IBUF
    SLICE_X2Y86          FDCE                                         f  div3_divisor_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk3_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    20.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    21.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.855    14.141 r  tp1_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.625    15.766    tp1_pll/inst/clk3_my_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    15.857 r  tp1_pll/inst/clkout3_buf/O
                         net (fo=50, routed)          1.597    17.454    clk3
    SLICE_X2Y86          FDCE                                         r  div3_divisor_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            div3_dividend_reg[1]/CLR
                            (removal check against rising-edge clock clk3_my_pll  {rise@20.000ns fall@35.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.597ns  (logic 0.193ns (32.279%)  route 0.404ns (67.721%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.367ns = ( 19.633 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 f  reset_IBUF_inst/O
                         net (fo=201, routed)         0.404     0.597    reset_IBUF
    SLICE_X3Y73          FDCE                                         f  div3_dividend_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk3_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365    20.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.657    18.189 r  tp1_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.556    18.745    tp1_pll/inst/clk3_my_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    18.774 r  tp1_pll/inst/clkout3_buf/O
                         net (fo=50, routed)          0.860    19.633    clk3
    SLICE_X3Y73          FDCE                                         r  div3_dividend_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            div3_divisor_reg[11]/CLR
                            (removal check against rising-edge clock clk3_my_pll  {rise@20.000ns fall@35.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.858ns  (logic 0.193ns (22.434%)  route 0.666ns (77.566%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.371ns = ( 19.629 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 f  reset_IBUF_inst/O
                         net (fo=201, routed)         0.666     0.858    reset_IBUF
    SLICE_X4Y75          FDCE                                         f  div3_divisor_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk3_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365    20.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.657    18.189 r  tp1_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.556    18.745    tp1_pll/inst/clk3_my_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    18.774 r  tp1_pll/inst/clkout3_buf/O
                         net (fo=50, routed)          0.856    19.629    clk3
    SLICE_X4Y75          FDCE                                         r  div3_divisor_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            div3_divisor_reg[3]/CLR
                            (removal check against rising-edge clock clk3_my_pll  {rise@20.000ns fall@35.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.017ns  (logic 0.193ns (18.941%)  route 0.824ns (81.059%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.371ns = ( 19.629 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 f  reset_IBUF_inst/O
                         net (fo=201, routed)         0.824     1.017    reset_IBUF
    SLICE_X5Y74          FDCE                                         f  div3_divisor_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk3_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365    20.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.657    18.189 r  tp1_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.556    18.745    tp1_pll/inst/clk3_my_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    18.774 r  tp1_pll/inst/clkout3_buf/O
                         net (fo=50, routed)          0.856    19.629    clk3
    SLICE_X5Y74          FDCE                                         r  div3_divisor_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            div3_dividend_reg[4]/CLR
                            (removal check against rising-edge clock clk3_my_pll  {rise@20.000ns fall@35.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.151ns  (logic 0.193ns (16.737%)  route 0.958ns (83.263%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.368ns = ( 19.632 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 f  reset_IBUF_inst/O
                         net (fo=201, routed)         0.958     1.151    reset_IBUF
    SLICE_X7Y77          FDCE                                         f  div3_dividend_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk3_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365    20.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.657    18.189 r  tp1_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.556    18.745    tp1_pll/inst/clk3_my_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    18.774 r  tp1_pll/inst/clkout3_buf/O
                         net (fo=50, routed)          0.859    19.632    clk3
    SLICE_X7Y77          FDCE                                         r  div3_dividend_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            div3_quotient_registre_reg[2]/CLR
                            (removal check against rising-edge clock clk3_my_pll  {rise@20.000ns fall@35.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.163ns  (logic 0.193ns (16.556%)  route 0.971ns (83.444%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.393ns = ( 19.607 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 f  reset_IBUF_inst/O
                         net (fo=201, routed)         0.971     1.163    reset_IBUF
    SLICE_X8Y80          FDCE                                         f  div3_quotient_registre_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk3_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365    20.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.657    18.189 r  tp1_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.556    18.745    tp1_pll/inst/clk3_my_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    18.774 r  tp1_pll/inst/clkout3_buf/O
                         net (fo=50, routed)          0.834    19.607    clk3
    SLICE_X8Y80          FDCE                                         r  div3_quotient_registre_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            div3_quotient_registre_reg[3]/CLR
                            (removal check against rising-edge clock clk3_my_pll  {rise@20.000ns fall@35.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.163ns  (logic 0.193ns (16.556%)  route 0.971ns (83.444%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.393ns = ( 19.607 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 f  reset_IBUF_inst/O
                         net (fo=201, routed)         0.971     1.163    reset_IBUF
    SLICE_X8Y80          FDCE                                         f  div3_quotient_registre_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk3_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365    20.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.657    18.189 r  tp1_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.556    18.745    tp1_pll/inst/clk3_my_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    18.774 r  tp1_pll/inst/clkout3_buf/O
                         net (fo=50, routed)          0.834    19.607    clk3
    SLICE_X8Y80          FDCE                                         r  div3_quotient_registre_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            div3_divisor_reg[1]/CLR
                            (removal check against rising-edge clock clk3_my_pll  {rise@20.000ns fall@35.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.184ns  (logic 0.193ns (16.258%)  route 0.992ns (83.742%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.364ns = ( 19.636 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 f  reset_IBUF_inst/O
                         net (fo=201, routed)         0.992     1.184    reset_IBUF
    SLICE_X6Y81          FDCE                                         f  div3_divisor_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk3_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365    20.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.657    18.189 r  tp1_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.556    18.745    tp1_pll/inst/clk3_my_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    18.774 r  tp1_pll/inst/clkout3_buf/O
                         net (fo=50, routed)          0.863    19.636    clk3
    SLICE_X6Y81          FDCE                                         r  div3_divisor_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            div3_remainder_registre_reg[10]/CLR
                            (removal check against rising-edge clock clk3_my_pll  {rise@20.000ns fall@35.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.277ns  (logic 0.193ns (15.083%)  route 1.084ns (84.917%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.365ns = ( 19.635 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 f  reset_IBUF_inst/O
                         net (fo=201, routed)         1.084     1.277    reset_IBUF
    SLICE_X4Y69          FDCE                                         f  div3_remainder_registre_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk3_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365    20.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.657    18.189 r  tp1_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.556    18.745    tp1_pll/inst/clk3_my_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    18.774 r  tp1_pll/inst/clkout3_buf/O
                         net (fo=50, routed)          0.862    19.635    clk3
    SLICE_X4Y69          FDCE                                         r  div3_remainder_registre_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            div3_remainder_registre_reg[4]/CLR
                            (removal check against rising-edge clock clk3_my_pll  {rise@20.000ns fall@35.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.277ns  (logic 0.193ns (15.083%)  route 1.084ns (84.917%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.365ns = ( 19.635 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 f  reset_IBUF_inst/O
                         net (fo=201, routed)         1.084     1.277    reset_IBUF
    SLICE_X4Y69          FDCE                                         f  div3_remainder_registre_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk3_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365    20.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.657    18.189 r  tp1_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.556    18.745    tp1_pll/inst/clk3_my_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    18.774 r  tp1_pll/inst/clkout3_buf/O
                         net (fo=50, routed)          0.862    19.635    clk3
    SLICE_X4Y69          FDCE                                         r  div3_remainder_registre_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            div3_dividend_reg[8]/CLR
                            (removal check against rising-edge clock clk3_my_pll  {rise@20.000ns fall@35.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.280ns  (logic 0.193ns (15.046%)  route 1.087ns (84.954%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.391ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.391ns = ( 19.609 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 f  reset_IBUF_inst/O
                         net (fo=201, routed)         1.087     1.280    reset_IBUF
    SLICE_X8Y82          FDCE                                         f  div3_dividend_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk3_my_pll rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365    20.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.657    18.189 r  tp1_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.556    18.745    tp1_pll/inst/clk3_my_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    18.774 r  tp1_pll/inst/clkout3_buf/O
                         net (fo=50, routed)          0.836    19.609    clk3
    SLICE_X8Y82          FDCE                                         r  div3_dividend_reg[8]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk4_my_pll

Max Delay            75 Endpoints
Min Delay            75 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dividend_q_reg[5]/CLR
                            (recovery check against rising-edge clock clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.575ns  (logic 0.964ns (17.287%)  route 4.611ns (82.713%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.634ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.634ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P15                  IBUF (Prop_ibuf_I_O)         0.964     0.964 f  reset_IBUF_inst/O
                         net (fo=201, routed)         4.611     5.575    reset_IBUF
    SLICE_X9Y78          FDCE                                         f  dividend_q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk4_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     1.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.855    -5.859 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.625    -4.234    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.143 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          1.509    -2.634    clk4
    SLICE_X9Y78          FDCE                                         r  dividend_q_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dividend_q_reg[6]/CLR
                            (recovery check against rising-edge clock clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.575ns  (logic 0.964ns (17.287%)  route 4.611ns (82.713%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.634ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.634ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P15                  IBUF (Prop_ibuf_I_O)         0.964     0.964 f  reset_IBUF_inst/O
                         net (fo=201, routed)         4.611     5.575    reset_IBUF
    SLICE_X9Y78          FDCE                                         f  dividend_q_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk4_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     1.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.855    -5.859 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.625    -4.234    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.143 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          1.509    -2.634    clk4
    SLICE_X9Y78          FDCE                                         r  dividend_q_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dividend_q_reg[9]/CLR
                            (recovery check against rising-edge clock clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.575ns  (logic 0.964ns (17.287%)  route 4.611ns (82.713%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.634ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.634ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P15                  IBUF (Prop_ibuf_I_O)         0.964     0.964 f  reset_IBUF_inst/O
                         net (fo=201, routed)         4.611     5.575    reset_IBUF
    SLICE_X9Y78          FDCE                                         f  dividend_q_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk4_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     1.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.855    -5.859 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.625    -4.234    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.143 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          1.509    -2.634    clk4
    SLICE_X9Y78          FDCE                                         r  dividend_q_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dividend_q_reg[10]/CLR
                            (recovery check against rising-edge clock clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.210ns  (logic 0.964ns (18.499%)  route 4.246ns (81.501%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.549ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P15                  IBUF (Prop_ibuf_I_O)         0.964     0.964 f  reset_IBUF_inst/O
                         net (fo=201, routed)         4.246     5.210    reset_IBUF
    SLICE_X1Y82          FDCE                                         f  dividend_q_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk4_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     1.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.855    -5.859 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.625    -4.234    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.143 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          1.594    -2.549    clk4
    SLICE_X1Y82          FDCE                                         r  dividend_q_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            compteur_reg[0]/CLR
                            (recovery check against rising-edge clock clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.812ns  (logic 0.964ns (20.029%)  route 3.848ns (79.971%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.544ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.544ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P15                  IBUF (Prop_ibuf_I_O)         0.964     0.964 f  reset_IBUF_inst/O
                         net (fo=201, routed)         3.848     4.812    reset_IBUF
    SLICE_X1Y88          FDCE                                         f  compteur_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk4_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     1.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.855    -5.859 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.625    -4.234    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.143 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          1.599    -2.544    clk4
    SLICE_X1Y88          FDCE                                         r  compteur_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            compteur_reg[1]/PRE
                            (recovery check against rising-edge clock clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.812ns  (logic 0.964ns (20.029%)  route 3.848ns (79.971%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.544ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.544ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P15                  IBUF (Prop_ibuf_I_O)         0.964     0.964 f  reset_IBUF_inst/O
                         net (fo=201, routed)         3.848     4.812    reset_IBUF
    SLICE_X1Y88          FDPE                                         f  compteur_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk4_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     1.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.855    -5.859 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.625    -4.234    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.143 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          1.599    -2.544    clk4
    SLICE_X1Y88          FDPE                                         r  compteur_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            compteur_reg[2]/CLR
                            (recovery check against rising-edge clock clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.812ns  (logic 0.964ns (20.029%)  route 3.848ns (79.971%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.544ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.544ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P15                  IBUF (Prop_ibuf_I_O)         0.964     0.964 f  reset_IBUF_inst/O
                         net (fo=201, routed)         3.848     4.812    reset_IBUF
    SLICE_X1Y88          FDCE                                         f  compteur_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk4_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     1.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.855    -5.859 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.625    -4.234    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.143 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          1.599    -2.544    clk4
    SLICE_X1Y88          FDCE                                         r  compteur_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dividend_q_reg[8]/CLR
                            (recovery check against rising-edge clock clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.746ns  (logic 0.964ns (20.304%)  route 3.783ns (79.696%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.551ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P15                  IBUF (Prop_ibuf_I_O)         0.964     0.964 f  reset_IBUF_inst/O
                         net (fo=201, routed)         3.783     4.746    reset_IBUF
    SLICE_X2Y81          FDCE                                         f  dividend_q_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk4_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     1.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.855    -5.859 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.625    -4.234    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.143 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          1.592    -2.551    clk4
    SLICE_X2Y81          FDCE                                         r  dividend_q_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            quotient_reg[11]/CLR
                            (recovery check against rising-edge clock clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.668ns  (logic 0.964ns (20.646%)  route 3.704ns (79.354%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.545ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.545ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P15                  IBUF (Prop_ibuf_I_O)         0.964     0.964 f  reset_IBUF_inst/O
                         net (fo=201, routed)         3.704     4.668    reset_IBUF
    SLICE_X0Y87          FDCE                                         f  quotient_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk4_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     1.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.855    -5.859 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.625    -4.234    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.143 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          1.598    -2.545    clk4
    SLICE_X0Y87          FDCE                                         r  quotient_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            quotient_reg[10]/CLR
                            (recovery check against rising-edge clock clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.371ns  (logic 0.964ns (22.047%)  route 3.407ns (77.953%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.546ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P15                  IBUF (Prop_ibuf_I_O)         0.964     0.964 f  reset_IBUF_inst/O
                         net (fo=201, routed)         3.407     4.371    reset_IBUF
    SLICE_X0Y85          FDCE                                         f  quotient_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk4_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     1.995    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.855    -5.859 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.625    -4.234    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.143 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          1.597    -2.546    clk4
    SLICE_X0Y85          FDCE                                         r  quotient_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 divisor[7]
                            (input port)
  Destination:            divisor_q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.523ns  (logic 0.190ns (36.398%)  route 0.333ns (63.602%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.363ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  divisor[7] (IN)
                         net (fo=0)                   0.000     0.000    divisor[7]
    T16                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  divisor_IBUF[7]_inst/O
                         net (fo=1, routed)           0.333     0.523    divisor_IBUF[7]
    SLICE_X0Y70          FDCE                                         r  divisor_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.657    -1.811 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.556    -1.255    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.226 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          0.864    -0.363    clk4
    SLICE_X0Y70          FDCE                                         r  divisor_q_reg[7]/C

Slack:                    inf
  Source:                 divisor[6]
                            (input port)
  Destination:            divisor_q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.559ns  (logic 0.211ns (37.644%)  route 0.349ns (62.356%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.365ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  divisor[6] (IN)
                         net (fo=0)                   0.000     0.000    divisor[6]
    V15                  IBUF (Prop_ibuf_I_O)         0.211     0.211 r  divisor_IBUF[6]_inst/O
                         net (fo=1, routed)           0.349     0.559    divisor_IBUF[6]
    SLICE_X5Y69          FDCE                                         r  divisor_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.657    -1.811 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.556    -1.255    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.226 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          0.862    -0.365    clk4
    SLICE_X5Y69          FDCE                                         r  divisor_q_reg[6]/C

Slack:                    inf
  Source:                 divisor[5]
                            (input port)
  Destination:            divisor_q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.566ns  (logic 0.207ns (36.472%)  route 0.360ns (63.528%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.362ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  divisor[5] (IN)
                         net (fo=0)                   0.000     0.000    divisor[5]
    V16                  IBUF (Prop_ibuf_I_O)         0.207     0.207 r  divisor_IBUF[5]_inst/O
                         net (fo=1, routed)           0.360     0.566    divisor_IBUF[5]
    SLICE_X0Y69          FDCE                                         r  divisor_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.657    -1.811 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.556    -1.255    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.226 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          0.865    -0.362    clk4
    SLICE_X0Y69          FDCE                                         r  divisor_q_reg[5]/C

Slack:                    inf
  Source:                 divisor[11]
                            (input port)
  Destination:            divisor_q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.610ns  (logic 0.191ns (31.307%)  route 0.419ns (68.693%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.368ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  divisor[11] (IN)
                         net (fo=0)                   0.000     0.000    divisor[11]
    R15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  divisor_IBUF[11]_inst/O
                         net (fo=1, routed)           0.419     0.610    divisor_IBUF[11]
    SLICE_X0Y75          FDCE                                         r  divisor_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.657    -1.811 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.556    -1.255    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.226 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          0.859    -0.368    clk4
    SLICE_X0Y75          FDCE                                         r  divisor_q_reg[11]/C

Slack:                    inf
  Source:                 divisor[0]
                            (input port)
  Destination:            divisor_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.639ns  (logic 0.219ns (34.366%)  route 0.419ns (65.634%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.362ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 r  divisor[0] (IN)
                         net (fo=0)                   0.000     0.000    divisor[0]
    T11                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  divisor_IBUF[0]_inst/O
                         net (fo=1, routed)           0.419     0.639    divisor_IBUF[0]
    SLICE_X3Y69          FDCE                                         r  divisor_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.657    -1.811 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.556    -1.255    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.226 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          0.865    -0.362    clk4
    SLICE_X3Y69          FDCE                                         r  divisor_q_reg[0]/C

Slack:                    inf
  Source:                 divisor[2]
                            (input port)
  Destination:            divisor_q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.656ns  (logic 0.214ns (32.644%)  route 0.442ns (67.356%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.366ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  divisor[2] (IN)
                         net (fo=0)                   0.000     0.000    divisor[2]
    U16                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  divisor_IBUF[2]_inst/O
                         net (fo=1, routed)           0.442     0.656    divisor_IBUF[2]
    SLICE_X7Y70          FDCE                                         r  divisor_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.657    -1.811 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.556    -1.255    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.226 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          0.861    -0.366    clk4
    SLICE_X7Y70          FDCE                                         r  divisor_q_reg[2]/C

Slack:                    inf
  Source:                 divisor[4]
                            (input port)
  Destination:            divisor_q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.690ns  (logic 0.214ns (30.993%)  route 0.476ns (69.007%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.364ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  divisor[4] (IN)
                         net (fo=0)                   0.000     0.000    divisor[4]
    U17                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  divisor_IBUF[4]_inst/O
                         net (fo=1, routed)           0.476     0.690    divisor_IBUF[4]
    SLICE_X5Y68          FDCE                                         r  divisor_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.657    -1.811 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.556    -1.255    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.226 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          0.863    -0.364    clk4
    SLICE_X5Y68          FDCE                                         r  divisor_q_reg[4]/C

Slack:                    inf
  Source:                 divisor[3]
                            (input port)
  Destination:            divisor_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.690ns  (logic 0.208ns (30.109%)  route 0.482ns (69.891%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.364ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  divisor[3] (IN)
                         net (fo=0)                   0.000     0.000    divisor[3]
    U18                  IBUF (Prop_ibuf_I_O)         0.208     0.208 r  divisor_IBUF[3]_inst/O
                         net (fo=1, routed)           0.482     0.690    divisor_IBUF[3]
    SLICE_X5Y68          FDCE                                         r  divisor_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.657    -1.811 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.556    -1.255    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.226 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          0.863    -0.364    clk4
    SLICE_X5Y68          FDCE                                         r  divisor_q_reg[3]/C

Slack:                    inf
  Source:                 dividend[2]
                            (input port)
  Destination:            dividend_q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.770ns  (logic 0.233ns (30.278%)  route 0.537ns (69.722%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.364ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T9                                                0.000     0.000 r  dividend[2] (IN)
                         net (fo=0)                   0.000     0.000    dividend[2]
    T9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  dividend_IBUF[2]_inst/O
                         net (fo=1, routed)           0.537     0.770    dividend_IBUF[2]
    SLICE_X5Y68          FDCE                                         r  dividend_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk4_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.657    -1.811 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.556    -1.255    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.226 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          0.863    -0.364    clk4
    SLICE_X5Y68          FDCE                                         r  dividend_q_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            divisor_q_reg[11]/CLR
                            (removal check against rising-edge clock clk4_my_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.775ns  (logic 0.193ns (24.850%)  route 0.582ns (75.150%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.368ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 f  reset_IBUF_inst/O
                         net (fo=201, routed)         0.582     0.775    reset_IBUF
    SLICE_X0Y75          FDCE                                         f  divisor_q_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk4_my_pll rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tp1_pll/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  tp1_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.846    tp1_pll/inst/clk_in1_my_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.657    -1.811 r  tp1_pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.556    -1.255    tp1_pll/inst/clk4_my_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.226 r  tp1_pll/inst/clkout4_buf/O
                         net (fo=51, routed)          0.859    -0.368    clk4
    SLICE_X0Y75          FDCE                                         r  divisor_q_reg[11]/C





