

================================================================
== Vitis HLS Report for 'expand_seed_Pipeline_PROCESS_CHUNKS'
================================================================
* Date:           Mon Nov 17 18:42:05 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.552 ns|        0 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      183|      183|  0.915 us|  0.915 us|  159|  159|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        +------------------+-------+---------+---------+----------+----------+-----+-----+---------+
        |                  |       |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |     Instance     | Module|   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------+-------+---------+---------+----------+----------+-----+-----+---------+
        |grp_PRG_1_fu_130  |PRG_1  |       23|       23|  0.115 us|  0.115 us|    1|    1|      yes|
        |grp_PRG_1_fu_141  |PRG_1  |       23|       23|  0.115 us|  0.115 us|    1|    1|      yes|
        |grp_PRG_1_fu_152  |PRG_1  |       23|       23|  0.115 us|  0.115 us|    1|    1|      yes|
        |grp_PRG_1_fu_163  |PRG_1  |       23|       23|  0.115 us|  0.115 us|    1|    1|      yes|
        +------------------+-------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- PROCESS_CHUNKS  |      181|      181|        25|          1|          1|   158|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      179|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |      800|      -|    69396|    83468|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|       72|     -|
|Register             |        -|      -|       57|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |      800|      0|    69453|    83719|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |       59|      0|        8|       19|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |       14|      0|        2|        4|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +------------------+-------+---------+----+-------+-------+-----+
    |     Instance     | Module| BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +------------------+-------+---------+----+-------+-------+-----+
    |grp_PRG_1_fu_130  |PRG_1  |      200|   0|  17349|  20867|    0|
    |grp_PRG_1_fu_141  |PRG_1  |      200|   0|  17349|  20867|    0|
    |grp_PRG_1_fu_152  |PRG_1  |      200|   0|  17349|  20867|    0|
    |grp_PRG_1_fu_163  |PRG_1  |      200|   0|  17349|  20867|    0|
    +------------------+-------+---------+----+-------+-------+-----+
    |Total             |       |      800|   0|  69396|  83468|    0|
    +------------------+-------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------------+----------+----+---+-----+------------+------------+
    |               Variable Name              | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------------------------+----------+----+---+-----+------------+------------+
    |cur_iv_fu_206_p2                          |         +|   0|  0|  135|         128|         128|
    |s_3_fu_188_p2                             |         +|   0|  0|   15|           8|           1|
    |ap_block_pp0_stage0_01001                 |       and|   0|  0|    2|           1|           1|
    |ap_block_pp0_stage0_11001_ignoreCallOp48  |       and|   0|  0|    2|           1|           1|
    |ap_block_pp0_stage0_11001_ignoreCallOp49  |       and|   0|  0|    2|           1|           1|
    |ap_block_pp0_stage0_11001_ignoreCallOp50  |       and|   0|  0|    2|           1|           1|
    |ap_block_pp0_stage0_11001_ignoreCallOp51  |       and|   0|  0|    2|           1|           1|
    |icmp_ln24_fu_182_p2                       |      icmp|   0|  0|   15|           8|           8|
    |ap_block_state25_pp0_stage0_iter24        |        or|   0|  0|    2|           1|           1|
    |ap_enable_pp0                             |       xor|   0|  0|    2|           1|           2|
    +------------------------------------------+----------+----+---+-----+------------+------------+
    |Total                                     |          |   0|  0|  179|         151|         145|
    +------------------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_s_2     |   9|          2|    8|         16|
    |r_strm_0_blk_n           |   9|          2|    1|          2|
    |r_strm_1_blk_n           |   9|          2|    1|          2|
    |r_strm_2_blk_n           |   9|          2|    1|          2|
    |r_strm_3_blk_n           |   9|          2|    1|          2|
    |s_fu_68                  |   9|          2|    8|         16|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  72|         16|   22|         44|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+---+----+-----+-----------+
    |                Name               | FF| LUT| Bits| Const Bits|
    +-----------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                          |  1|   0|    1|          0|
    |ap_done_reg                        |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19           |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20           |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21           |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22           |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23           |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24           |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg  |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg  |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg  |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg  |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg  |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg  |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |  1|   0|    1|          0|
    |s_fu_68                            |  8|   0|    8|          0|
    +-----------------------------------+---+----+-----+-----------+
    |Total                              | 57|   0|   57|          0|
    +-----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+-------------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  expand_seed_Pipeline_PROCESS_CHUNKS|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  expand_seed_Pipeline_PROCESS_CHUNKS|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  expand_seed_Pipeline_PROCESS_CHUNKS|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  expand_seed_Pipeline_PROCESS_CHUNKS|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  expand_seed_Pipeline_PROCESS_CHUNKS|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  expand_seed_Pipeline_PROCESS_CHUNKS|  return value|
|r_strm_0_din             |  out|  256|     ap_fifo|                             r_strm_0|       pointer|
|r_strm_0_full_n          |   in|    1|     ap_fifo|                             r_strm_0|       pointer|
|r_strm_0_write           |  out|    1|     ap_fifo|                             r_strm_0|       pointer|
|r_strm_0_num_data_valid  |   in|   32|     ap_fifo|                             r_strm_0|       pointer|
|r_strm_0_fifo_cap        |   in|   32|     ap_fifo|                             r_strm_0|       pointer|
|r_strm_1_din             |  out|  256|     ap_fifo|                             r_strm_1|       pointer|
|r_strm_1_full_n          |   in|    1|     ap_fifo|                             r_strm_1|       pointer|
|r_strm_1_write           |  out|    1|     ap_fifo|                             r_strm_1|       pointer|
|r_strm_1_num_data_valid  |   in|   32|     ap_fifo|                             r_strm_1|       pointer|
|r_strm_1_fifo_cap        |   in|   32|     ap_fifo|                             r_strm_1|       pointer|
|r_strm_2_din             |  out|  256|     ap_fifo|                             r_strm_2|       pointer|
|r_strm_2_full_n          |   in|    1|     ap_fifo|                             r_strm_2|       pointer|
|r_strm_2_write           |  out|    1|     ap_fifo|                             r_strm_2|       pointer|
|r_strm_2_num_data_valid  |   in|   32|     ap_fifo|                             r_strm_2|       pointer|
|r_strm_2_fifo_cap        |   in|   32|     ap_fifo|                             r_strm_2|       pointer|
|r_strm_3_din             |  out|  256|     ap_fifo|                             r_strm_3|       pointer|
|r_strm_3_full_n          |   in|    1|     ap_fifo|                             r_strm_3|       pointer|
|r_strm_3_write           |  out|    1|     ap_fifo|                             r_strm_3|       pointer|
|r_strm_3_num_data_valid  |   in|   32|     ap_fifo|                             r_strm_3|       pointer|
|r_strm_3_fifo_cap        |   in|   32|     ap_fifo|                             r_strm_3|       pointer|
|iv_val                   |   in|  128|   ap_stable|                               iv_val|        scalar|
|sd_load                  |   in|  128|     ap_none|                              sd_load|        scalar|
|sd_load_1                |   in|  128|     ap_none|                            sd_load_1|        scalar|
|sd_load_2                |   in|  128|     ap_none|                            sd_load_2|        scalar|
|sd_load_3                |   in|  128|     ap_none|                            sd_load_3|        scalar|
+-------------------------+-----+-----+------------+-------------------------------------+--------------+

