============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/Chang/software/TD/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     Admin
   Run Date =   Thu Dec 19 16:12:54 2024

   Run on =     DZ-CHANGRENWEI
============================================================
RUN-1002 : start command "open_project demo_1st.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../01_src/03_ip/my_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../01_src/03_ip/my_pll.v(92)
HDL-1007 : analyze verilog file ../../01_src/01_rtl/demo_1st_top.v
HDL-1007 : undeclared symbol 'clk_400M', assumed default net type 'wire' in ../../01_src/01_rtl/demo_1st_top.v(101)
HDL-1007 : undeclared symbol 'clk_200M', assumed default net type 'wire' in ../../01_src/01_rtl/demo_1st_top.v(102)
HDL-1007 : undeclared symbol 'clk_100M', assumed default net type 'wire' in ../../01_src/01_rtl/demo_1st_top.v(103)
HDL-1007 : undeclared symbol 'clk_5M', assumed default net type 'wire' in ../../01_src/01_rtl/demo_1st_top.v(104)
HDL-1007 : undeclared symbol 'we_logic', assumed default net type 'wire' in ../../01_src/01_rtl/demo_1st_top.v(176)
HDL-1007 : undeclared symbol 'emif_data_in', assumed default net type 'wire' in ../../01_src/01_rtl/demo_1st_top.v(178)
HDL-1007 : analyze verilog file ../../01_src/01_rtl/emif_signal_op.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/emif_setio.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/led.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/emif_control.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/emif_read.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/emif_write.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/encoder_control.v
HDL-1007 : undeclared symbol 'biss_clk', assumed default net type 'wire' in ../../01_src/01_rtl/encoder_control.v(105)
HDL-1007 : undeclared symbol 'crc_data', assumed default net type 'wire' in ../../01_src/01_rtl/encoder_control.v(106)
HDL-1007 : undeclared symbol 'err_data', assumed default net type 'wire' in ../../01_src/01_rtl/encoder_control.v(107)
HDL-1007 : undeclared symbol 'crc_err', assumed default net type 'wire' in ../../01_src/01_rtl/encoder_control.v(108)
HDL-1007 : undeclared symbol 'biss_data', assumed default net type 'wire' in ../../01_src/01_rtl/encoder_control.v(109)
HDL-1007 : undeclared symbol 'ssi_clk', assumed default net type 'wire' in ../../01_src/01_rtl/encoder_control.v(122)
HDL-1007 : undeclared symbol 'ssi_data', assumed default net type 'wire' in ../../01_src/01_rtl/encoder_control.v(123)
HDL-1007 : undeclared symbol 'sincos_data', assumed default net type 'wire' in ../../01_src/01_rtl/encoder_control.v(139)
HDL-1007 : undeclared symbol 'tawa_a_out', assumed default net type 'wire' in ../../01_src/01_rtl/encoder_control.v(152)
HDL-1007 : undeclared symbol 'tawa_data_out', assumed default net type 'wire' in ../../01_src/01_rtl/encoder_control.v(153)
HDL-1007 : undeclared symbol 'tawa_data', assumed default net type 'wire' in ../../01_src/01_rtl/encoder_control.v(154)
HDL-1007 : undeclared symbol 'endat_clk', assumed default net type 'wire' in ../../01_src/01_rtl/encoder_control.v(167)
HDL-1007 : undeclared symbol 'endat_clk_en', assumed default net type 'wire' in ../../01_src/01_rtl/encoder_control.v(168)
HDL-1007 : undeclared symbol 'endat_data_en', assumed default net type 'wire' in ../../01_src/01_rtl/encoder_control.v(169)
HDL-1007 : undeclared symbol 'endat_data_out', assumed default net type 'wire' in ../../01_src/01_rtl/encoder_control.v(170)
HDL-1007 : undeclared symbol 'endat_data', assumed default net type 'wire' in ../../01_src/01_rtl/encoder_control.v(171)
HDL-1007 : analyze verilog file ../../01_src/01_rtl/four_sub.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/biss_control.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/ssi_control.v
HDL-1007 : undeclared symbol 'DATA2STOP_start', assumed default net type 'wire' in ../../01_src/01_rtl/ssi_control.v(66)
HDL-1007 : analyze verilog file ../../01_src/01_rtl/sin_control.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/ads8350_sample.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/fir.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/filter_verilog.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/tawa_control.v
HDL-1007 : undeclared symbol 'clk_100M', assumed default net type 'wire' in ../../01_src/01_rtl/tawa_control.v(51)
HDL-1007 : analyze verilog file ../../01_src/01_rtl/crc_calc.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/uart_control.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/uart_recv.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/uart_send.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/endat_contol.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/endat_control_smaple.v
RUN-1001 : Project manager successfully analyzed 23 source files.
RUN-1002 : start command "import_device eagle_20.db -package EG4X20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/M14  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/demo_1st_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "read_sdc ../../01_src/04_pin/demo_1st.sdc"
RUN-1002 : start command "get_ports sys_clk_in"
RUN-1002 : start command "create_clock -name sys_clk_50m -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: sys_clk_50m, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {u1_pll/pll_inst.clkc[0]} -source [get_ports {sys_clk_in}] -master_clock {sys_clk_50m} -multiply_by 8.0000 [get_pins {u1_pll/pll_inst.clkc[0]}]
RUN-1002 : start command "get_ports sys_clk_in"
RUN-1002 : start command "get_pins u1_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u1_pll/pll_inst.clkc[0] -source  -master_clock sys_clk_50m -multiply_by 8.0000 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {u1_pll/pll_inst.clkc[1]} -source [get_ports {sys_clk_in}] -master_clock {sys_clk_50m} -multiply_by 4.0000 [get_pins {u1_pll/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports sys_clk_in"
RUN-1002 : start command "get_pins u1_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u1_pll/pll_inst.clkc[1] -source  -master_clock sys_clk_50m -multiply_by 4.0000 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {u1_pll/pll_inst.clkc[2]} -source [get_ports {sys_clk_in}] -master_clock {sys_clk_50m} -multiply_by 2.0000 [get_pins {u1_pll/pll_inst.clkc[2]}]
RUN-1002 : start command "get_ports sys_clk_in"
RUN-1002 : start command "get_pins u1_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u1_pll/pll_inst.clkc[2] -source  -master_clock sys_clk_50m -multiply_by 2.0000 "
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model demo_1st_top
SYN-5055 WARNING: The kept net u4_emif_read/data_in[1] will be merged to another kept net u6_encoder/u5_tawa/u4_uart_control/ALMC[7]
SYN-5055 WARNING: The kept net u6_encoder/u5_tawa/u4_uart_control/ALMC[7] will be merged to another kept net u6_encoder/u5_tawa/u4_uart_control/ALMC[6]
SYN-5055 WARNING: The kept net u6_encoder/u5_tawa/u4_uart_control/ALMC[6] will be merged to another kept net u6_encoder/u5_tawa/u4_uart_control/ALMC[5]
SYN-5055 WARNING: The kept net u6_encoder/u5_tawa/u4_uart_control/ALMC[5] will be merged to another kept net u6_encoder/u5_tawa/u4_uart_control/ALMC[4]
SYN-5055 WARNING: The kept net u6_encoder/u5_tawa/u4_uart_control/ALMC[4] will be merged to another kept net u6_encoder/u5_tawa/u4_uart_control/ALMC[3]
SYN-5055 WARNING: The kept net u6_encoder/u5_tawa/u4_uart_control/ALMC[3] will be merged to another kept net u6_encoder/u5_tawa/u4_uart_control/ALMC[2]
SYN-5055 WARNING: The kept net u6_encoder/u5_tawa/u4_uart_control/ALMC[2] will be merged to another kept net u6_encoder/u5_tawa/u4_uart_control/ALMC[1]
SYN-5055 WARNING: The kept net u6_encoder/u5_tawa/u4_uart_control/ALMC[1] will be merged to another kept net u6_encoder/u5_tawa/u4_uart_control/ALMC[0]
SYN-5055 WARNING: The kept net u6_encoder/u5_tawa/u4_uart_control/ALMC[0] will be merged to another kept net u6_encoder/u5_tawa/u4_uart_control/CRC_data[7]
SYN-5055 WARNING: The kept net u6_encoder/u5_tawa/u4_uart_control/CRC_data[7] will be merged to another kept net u6_encoder/u5_tawa/u4_uart_control/CRC_data[6]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net u2_setio/clk driven by BUFG (25 clock/control pins, 1 other pins).
SYN-4027 : Net u6_encoder/u2_biss/clk is clkc1 of pll u1_pll/pll_inst.
SYN-4027 : Net clk_100M is clkc2 of pll u1_pll/pll_inst.
SYN-4019 : Net sys_clk_in_dup_1 is refclk of pll u1_pll/pll_inst.
SYN-4020 : Net sys_clk_in_dup_1 is fbclk of pll u1_pll/pll_inst.
SYN-4024 : Net "u6_encoder/u6_endat/U2_control/clk_out_reg1" drives clk pins.
SYN-4024 : Net "u6_encoder/u6_endat/U2_control/clk_200k" drives clk pins.
SYN-4025 : Tag rtl::Net clk_100M as clock net
SYN-4025 : Tag rtl::Net sys_clk_in_dup_1 as clock net
SYN-4025 : Tag rtl::Net u2_setio/clk as clock net
SYN-4025 : Tag rtl::Net u6_encoder/u2_biss/clk as clock net
SYN-4025 : Tag rtl::Net u6_encoder/u6_endat/U2_control/clk_200k as clock net
SYN-4025 : Tag rtl::Net u6_encoder/u6_endat/U2_control/clk_out_reg1 as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u6_encoder/u6_endat/U2_control/clk_out_reg1 to drive 21 clock pins.
SYN-4015 : Create BUFG instance for clk Net u6_encoder/u6_endat/U2_control/clk_200k to drive 17 clock pins.
PHY-1001 : Populate physical database on model demo_1st_top.
RUN-1001 : There are total 781 instances
RUN-0007 : 372 luts, 270 seqs, 56 mslices, 44 lslices, 32 pads, 0 brams, 0 dsps
RUN-1001 : There are total 990 nets
RUN-1001 : 661 nets have 2 pins
RUN-1001 : 249 nets have [3 - 5] pins
RUN-1001 : 49 nets have [6 - 10] pins
RUN-1001 : 18 nets have [11 - 20] pins
RUN-1001 : 10 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      2      
RUN-1001 :   No   |  No   |  Yes  |     261     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |      7      
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    5    |   2   |     4      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 9
PHY-3001 : Initial placement ...
PHY-3001 : design contains 779 instances, 372 luts, 270 seqs, 100 slices, 11 macros(100 instances: 56 mslices 44 lslices)
PHY-0007 : Cell area utilization is 2%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model demo_1st_top.
TMR-2506 : Build timing graph completely. Port num: 24, tpin num: 3676, tnet num: 988, tinst num: 779, tnode num: 4637, tedge num: 6043.
TMR-2508 : Levelizing timing graph completed, there are 37 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 988 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.150315s wall, 0.125000s user + 0.031250s system = 0.156250s CPU (103.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 263851
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 779.
PHY-3001 : End clustering;  0.000013s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 221540, overlap = 0
PHY-3002 : Step(2): len = 183314, overlap = 0
PHY-3002 : Step(3): len = 162222, overlap = 0
PHY-3002 : Step(4): len = 146197, overlap = 0
PHY-3002 : Step(5): len = 130229, overlap = 0
PHY-3002 : Step(6): len = 115262, overlap = 0
PHY-3002 : Step(7): len = 98088, overlap = 0
PHY-3002 : Step(8): len = 82643.7, overlap = 0
PHY-3002 : Step(9): len = 73300, overlap = 0
PHY-3002 : Step(10): len = 62600.2, overlap = 0
PHY-3002 : Step(11): len = 54361.2, overlap = 0
PHY-3002 : Step(12): len = 49008.3, overlap = 0
PHY-3002 : Step(13): len = 43121.2, overlap = 0
PHY-3002 : Step(14): len = 37999.4, overlap = 0
PHY-3002 : Step(15): len = 35573.3, overlap = 0
PHY-3002 : Step(16): len = 32233.3, overlap = 0
PHY-3002 : Step(17): len = 30263.1, overlap = 0
PHY-3002 : Step(18): len = 27339.6, overlap = 0
PHY-3002 : Step(19): len = 24711.7, overlap = 0
PHY-3002 : Step(20): len = 22487.6, overlap = 0
PHY-3002 : Step(21): len = 20388.4, overlap = 0
PHY-3002 : Step(22): len = 19137.8, overlap = 0
PHY-3002 : Step(23): len = 18064.5, overlap = 0
PHY-3002 : Step(24): len = 17107.9, overlap = 0
PHY-3002 : Step(25): len = 16619.1, overlap = 0
PHY-3002 : Step(26): len = 16132.3, overlap = 0
PHY-3002 : Step(27): len = 15377.3, overlap = 0
PHY-3002 : Step(28): len = 14735.4, overlap = 0
PHY-3002 : Step(29): len = 14486.7, overlap = 0
PHY-3002 : Step(30): len = 14476.9, overlap = 0
PHY-3002 : Step(31): len = 14573.2, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004985s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 988 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.016288s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (95.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(32): len = 14264.9, overlap = 0
PHY-3002 : Step(33): len = 14371.6, overlap = 0
PHY-3002 : Step(34): len = 14111.4, overlap = 0
PHY-3002 : Step(35): len = 14214.3, overlap = 0
PHY-3002 : Step(36): len = 14184.9, overlap = 0.25
PHY-3002 : Step(37): len = 14293.2, overlap = 0.25
PHY-3002 : Step(38): len = 14560.2, overlap = 0.25
PHY-3002 : Step(39): len = 14393.4, overlap = 0.5
PHY-3002 : Step(40): len = 14485.5, overlap = 0.5
PHY-3002 : Step(41): len = 14326.5, overlap = 0.5
PHY-3002 : Step(42): len = 14274.5, overlap = 0.5
PHY-3002 : Step(43): len = 14502.2, overlap = 0.5
PHY-3002 : Step(44): len = 13949.3, overlap = 0.6875
PHY-3002 : Step(45): len = 13909.2, overlap = 1.03125
PHY-3002 : Step(46): len = 13786, overlap = 0.875
PHY-3002 : Step(47): len = 13512, overlap = 0.875
PHY-3002 : Step(48): len = 13386.2, overlap = 0.875
PHY-3002 : Step(49): len = 12948.1, overlap = 0.75
PHY-3002 : Step(50): len = 13046.5, overlap = 0.6875
PHY-3002 : Step(51): len = 12541.8, overlap = 0.6875
PHY-3002 : Step(52): len = 12629.3, overlap = 0.8125
PHY-3002 : Step(53): len = 12259.6, overlap = 0.8125
PHY-3002 : Step(54): len = 12222.2, overlap = 0.8125
PHY-3002 : Step(55): len = 12169.4, overlap = 0.5625
PHY-3002 : Step(56): len = 12194.8, overlap = 0.5625
PHY-3002 : Step(57): len = 12141.7, overlap = 0.6875
PHY-3002 : Step(58): len = 12048.6, overlap = 0.625
PHY-3002 : Step(59): len = 11994.5, overlap = 0.625
PHY-3002 : Step(60): len = 12012.9, overlap = 0.8125
PHY-3002 : Step(61): len = 11807.8, overlap = 0.875
PHY-3002 : Step(62): len = 11655.6, overlap = 0.9375
PHY-3002 : Step(63): len = 11466.2, overlap = 0.875
PHY-3002 : Step(64): len = 11405, overlap = 0.9375
PHY-3002 : Step(65): len = 11475.3, overlap = 0.9375
PHY-3002 : Step(66): len = 11255, overlap = 0.875
PHY-3002 : Step(67): len = 11242.3, overlap = 0.75
PHY-3002 : Step(68): len = 11218.7, overlap = 0.875
PHY-3002 : Step(69): len = 11077.9, overlap = 0.9375
PHY-3002 : Step(70): len = 11077.9, overlap = 0.9375
PHY-3002 : Step(71): len = 11032.2, overlap = 0.9375
PHY-3002 : Step(72): len = 11036.1, overlap = 0.9375
PHY-3002 : Step(73): len = 11036.1, overlap = 0.9375
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 988 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.020458s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (76.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000173698
PHY-3002 : Step(74): len = 11115.9, overlap = 15.5938
PHY-3002 : Step(75): len = 11170.2, overlap = 15.3125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000347395
PHY-3002 : Step(76): len = 11251, overlap = 15.5312
PHY-3002 : Step(77): len = 11410.8, overlap = 16.1562
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00069479
PHY-3002 : Step(78): len = 11736.3, overlap = 15.625
PHY-3002 : Step(79): len = 11907.1, overlap = 15.4062
PHY-3002 : Step(80): len = 12291.1, overlap = 12.125
PHY-3002 : Step(81): len = 11784.8, overlap = 15.7812
PHY-3002 : Step(82): len = 11784.8, overlap = 15.7812
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model demo_1st_top.
TMR-2506 : Build timing graph completely. Port num: 24, tpin num: 3676, tnet num: 988, tinst num: 779, tnode num: 4637, tedge num: 6043.
TMR-2508 : Levelizing timing graph completed, there are 37 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 46.38 peak overflow 3.03
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/990.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 13832, over cnt = 39(0%), over = 121, worst = 11
PHY-1001 : End global iterations;  0.037729s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (82.8%)

PHY-1001 : Congestion index: top1 = 16.10, top5 = 6.67, top10 = 4.04, top15 = 2.71.
PHY-1001 : End incremental global routing;  0.077552s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (80.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 988 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.015698s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (99.5%)

OPT-1001 : 2 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model demo_1st_top.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 32 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 740 has valid locations, 11 needs to be replaced
PHY-3001 : design contains 788 instances, 372 luts, 279 seqs, 100 slices, 11 macros(100 instances: 56 mslices 44 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 12240
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model demo_1st_top.
TMR-2506 : Build timing graph completely. Port num: 24, tpin num: 3706, tnet num: 997, tinst num: 788, tnode num: 4688, tedge num: 6085.
TMR-2508 : Levelizing timing graph completed, there are 37 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 997 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.124717s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (100.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(83): len = 12479.6, overlap = 0.4375
PHY-3002 : Step(84): len = 12525.2, overlap = 0.4375
PHY-3002 : Step(85): len = 12473.2, overlap = 0.4375
PHY-3002 : Step(86): len = 12469.7, overlap = 0.4375
PHY-3002 : Step(87): len = 12518.6, overlap = 0.4375
PHY-3002 : Step(88): len = 12534.3, overlap = 0.4375
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 997 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.017435s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (179.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(89): len = 12512.2, overlap = 15.7812
PHY-3002 : Step(90): len = 12512.2, overlap = 15.7812
PHY-3001 : Final: Len = 12512.2, Over = 15.7812
PHY-3001 : End incremental placement;  0.275160s wall, 0.234375s user + 0.390625s system = 0.625000s CPU (227.1%)

OPT-1001 : Total overflow 46.44 peak overflow 3.03
OPT-1001 : End high-fanout net optimization;  0.382491s wall, 0.312500s user + 0.406250s system = 0.718750s CPU (187.9%)

OPT-1001 : Current memory(MB): used = 207, reserve = 183, peak = 207.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 393/999.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 14560, over cnt = 39(0%), over = 111, worst = 11
PHY-1002 : len = 15560, over cnt = 24(0%), over = 35, worst = 4
PHY-1002 : len = 15968, over cnt = 8(0%), over = 8, worst = 1
PHY-1002 : len = 16032, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 16112, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.021425s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (291.7%)

PHY-1001 : Congestion index: top1 = 16.44, top5 = 7.44, top10 = 4.53, top15 = 3.13.
OPT-1001 : End congestion update;  0.047360s wall, 0.046875s user + 0.031250s system = 0.078125s CPU (165.0%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 997 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.014171s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (110.3%)

OPT-0007 : Start: WNS -2696 TNS -8372 NUM_FEPS 7
OPT-0007 : Iter 1: improved WNS -2696 TNS -8372 NUM_FEPS 7 with 1 cells processed and 0 slack improved
OPT-0007 : Iter 2: improved WNS -2696 TNS -8372 NUM_FEPS 7 with 1 cells processed and 0 slack improved
OPT-0007 : Iter 3: improved WNS -2696 TNS -8372 NUM_FEPS 7 with 0 cells processed and 0 slack improved
OPT-1001 : End global optimization;  0.062343s wall, 0.062500s user + 0.031250s system = 0.093750s CPU (150.4%)

OPT-1001 : Current memory(MB): used = 206, reserve = 182, peak = 207.
OPT-1001 : End physical optimization;  0.573930s wall, 0.484375s user + 0.437500s system = 0.921875s CPU (160.6%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 372 LUT to BLE ...
SYN-4008 : Packed 372 LUT and 217 SEQ to BLE.
SYN-4003 : Packing 62 remaining SEQ's ...
SYN-4005 : Packed 39 SEQ with LUT/SLICE
SYN-4006 : 121 single LUT's are left
SYN-4006 : 23 single SEQ's are left
SYN-4011 : Packing model "demo_1st_top" (AL_USER_NORMAL) with 395/576 primitive instances ...
PHY-3001 : End packing;  0.014640s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (106.7%)

PHY-1001 : Populate physical database on model demo_1st_top.
RUN-1001 : There are total 352 instances
RUN-1001 : 156 mslices, 157 lslices, 32 pads, 0 brams, 0 dsps
RUN-1001 : There are total 790 nets
RUN-1001 : 451 nets have 2 pins
RUN-1001 : 249 nets have [3 - 5] pins
RUN-1001 : 52 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 12 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 350 instances, 313 slices, 11 macros(100 instances: 56 mslices 44 lslices)
PHY-3001 : Cell area utilization is 4%
PHY-3001 : After packing: Len = 12384.2, Over = 25.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model demo_1st_top.
TMR-2506 : Build timing graph completely. Port num: 24, tpin num: 3113, tnet num: 788, tinst num: 350, tnode num: 3880, tedge num: 5456.
TMR-2508 : Levelizing timing graph completed, there are 35 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 788 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.160897s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (97.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00011228
PHY-3002 : Step(91): len = 12258.5, overlap = 24.5
PHY-3002 : Step(92): len = 12306.3, overlap = 24.5
PHY-3002 : Step(93): len = 12308.4, overlap = 25.5
PHY-3002 : Step(94): len = 12363.8, overlap = 25.25
PHY-3002 : Step(95): len = 12311.2, overlap = 25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00022456
PHY-3002 : Step(96): len = 12349.1, overlap = 25
PHY-3002 : Step(97): len = 12349.1, overlap = 25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00044912
PHY-3002 : Step(98): len = 12480.1, overlap = 25.25
PHY-3002 : Step(99): len = 12582, overlap = 25.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.062069s wall, 0.078125s user + 0.218750s system = 0.296875s CPU (478.3%)

PHY-3001 : Trial Legalized: Len = 21757.1
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 788 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.014825s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (105.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(100): len = 19290.2, overlap = 1.75
PHY-3002 : Step(101): len = 17527.9, overlap = 2.75
PHY-3002 : Step(102): len = 16294.9, overlap = 5
PHY-3002 : Step(103): len = 14948.8, overlap = 9
PHY-3002 : Step(104): len = 14128.1, overlap = 10.5
PHY-3002 : Step(105): len = 13634.3, overlap = 11
PHY-3002 : Step(106): len = 13378.8, overlap = 11
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000425139
PHY-3002 : Step(107): len = 13282.9, overlap = 10.5
PHY-3002 : Step(108): len = 13270.2, overlap = 10.25
PHY-3002 : Step(109): len = 13131.2, overlap = 9.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000850277
PHY-3002 : Step(110): len = 13094.5, overlap = 9.5
PHY-3002 : Step(111): len = 13094.5, overlap = 9.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004253s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 18097.6, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.002738s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 5 instances has been re-located, deltaX = 0, deltaY = 5, maxDist = 1.
PHY-3001 : Final: Len = 18261.6, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model demo_1st_top.
TMR-2506 : Build timing graph completely. Port num: 24, tpin num: 3113, tnet num: 788, tinst num: 350, tnode num: 3880, tedge num: 5456.
TMR-2508 : Levelizing timing graph completed, there are 35 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 28/790.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 22104, over cnt = 75(0%), over = 109, worst = 3
PHY-1002 : len = 22640, over cnt = 35(0%), over = 43, worst = 3
PHY-1002 : len = 23192, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 23248, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 23264, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.080993s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (96.5%)

PHY-1001 : Congestion index: top1 = 20.80, top5 = 12.32, top10 = 7.26, top15 = 5.11.
PHY-1001 : End incremental global routing;  0.113649s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (96.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 788 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.014279s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (109.4%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.141574s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (99.3%)

OPT-1001 : Current memory(MB): used = 205, reserve = 181, peak = 208.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 613/790.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 23264, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.002578s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 20.80, top5 = 12.32, top10 = 7.26, top15 = 5.11.
OPT-1001 : End congestion update;  0.042309s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (110.8%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 788 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.020491s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (76.3%)

OPT-0007 : Start: WNS -2746 TNS -8768 NUM_FEPS 8
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model demo_1st_top.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 32 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 313 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 350 instances, 313 slices, 11 macros(100 instances: 56 mslices 44 lslices)
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Initial: Len = 20182.2, Over = 0
PHY-3001 : End spreading;  0.002159s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (723.5%)

PHY-3001 : Final: Len = 20182.2, Over = 0
PHY-3001 : End incremental legalization;  0.021160s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (147.7%)

OPT-0007 : Iter 1: improved WNS -896 TNS -5744 NUM_FEPS 12 with 3 cells processed and 2050 slack improved
OPT-0007 : Iter 2: improved WNS -896 TNS -5744 NUM_FEPS 12 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  0.090388s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (103.7%)

OPT-1001 : Current memory(MB): used = 209, reserve = 185, peak = 209.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 788 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.011991s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (130.3%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 602/790.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 25424, over cnt = 9(0%), over = 12, worst = 3
PHY-1002 : len = 25464, over cnt = 1(0%), over = 3, worst = 3
PHY-1002 : len = 25512, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.015614s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (100.1%)

PHY-1001 : Congestion index: top1 = 20.75, top5 = 12.42, top10 = 7.40, top15 = 5.27.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 788 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.011985s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (130.4%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -896 TNS -5744 NUM_FEPS 12
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 20.310345
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -896ps with logic level 1 
RUN-1001 :       #2 path slack -885ps with logic level 2 
RUN-1001 :   extra opt step will be enabled to improve QoR
RUN-1001 :   0 HFN exist on timing critical paths out of 790 nets
RUN-1001 :   1 long nets exist on timing critical paths out of 790 nets
OPT-1002 :   please consider adjusting placer strategy to avoid these long nets
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model demo_1st_top.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 32 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 313 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 350 instances, 313 slices, 11 macros(100 instances: 56 mslices 44 lslices)
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Initial: Len = 20182.2, Over = 0
PHY-3001 : End spreading;  0.001881s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 20182.2, Over = 0
PHY-3001 : End incremental legalization;  0.015842s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (98.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 788 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.012123s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Start: WNS -896 TNS -5744 NUM_FEPS 12 
OPT-1001 : Process HFN u2_setio/setout_reg with 16 loads
OPT-1001 : duplicate driver cell u2_setio/setout_reg_reg_syn_5_hfnopt2_0 for 2 loads of net u2_setio/setout_reg  
OPT-1001 : duplicate driver cell u2_setio/setout_reg_reg_syn_5_hfnopt2_1 for 2 loads of net u2_setio/setout_reg  
OPT-1001 : duplicate driver cell u2_setio/setout_reg_reg_syn_5_hfnopt2_2 for 4 loads of net u2_setio/setout_reg  
OPT-1001 : duplicate driver cell u2_setio/setout_reg_reg_syn_5_hfnopt2_3 for 3 loads of net u2_setio/setout_reg  
OPT-1001 : duplicate driver cell u2_setio/setout_reg_reg_syn_5_hfnopt2_4 for 5 loads of net u2_setio/setout_reg  
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model demo_1st_top.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 32 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 312 has valid locations, 6 needs to be replaced
PHY-3001 : design contains 355 instances, 318 slices, 11 macros(100 instances: 56 mslices 44 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 22837
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model demo_1st_top.
TMR-2506 : Build timing graph completely. Port num: 24, tpin num: 3167, tnet num: 797, tinst num: 355, tnode num: 3953, tedge num: 5548.
TMR-2508 : Levelizing timing graph completed, there are 35 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 797 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.208356s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (97.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(112): len = 21814.8, overlap = 0
PHY-3002 : Step(113): len = 21071, overlap = 0
PHY-3002 : Step(114): len = 20350.4, overlap = 0
PHY-3002 : Step(115): len = 20019.8, overlap = 0
PHY-3002 : Step(116): len = 19717.8, overlap = 0
PHY-3002 : Step(117): len = 19650.9, overlap = 0
PHY-3002 : Step(118): len = 19549.4, overlap = 0
PHY-3002 : Step(119): len = 19550, overlap = 0
PHY-3002 : Step(120): len = 19540.7, overlap = 0
PHY-3002 : Step(121): len = 19540.7, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 797 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.014800s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (105.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(122): len = 19535.3, overlap = 0
PHY-3002 : Step(123): len = 19518.1, overlap = 0
PHY-3002 : Step(124): len = 19518.1, overlap = 0
PHY-3002 : Step(125): len = 19518.1, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004040s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 19554.4, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.002480s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (630.0%)

PHY-3001 : 1 instances has been re-located, deltaX = 0, deltaY = 1, maxDist = 1.
PHY-3001 : Final: Len = 19570.4, Over = 0
PHY-3001 : End incremental placement;  0.449472s wall, 0.437500s user + 0.703125s system = 1.140625s CPU (253.8%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
DBG-001 : Processed HFN with EG_PHY_LSLICE driver u2_setio/setout_reg_reg_syn_5 fanout #16, crit_level 6, duplicated cnt 5 in non crit mode
RUN-1001 : HFN opt statistic
RUN-1001 : ------------------------------------------------------------------------------------
RUN-1001 :   DriverCell type  |  HFN count  |  HFN count with highcritlevel  |  Duplicated count  
RUN-1001 : ------------------------------------------------------------------------------------
RUN-1001 :       LSLICE       |      0      |               0                |         0          
RUN-1001 :       MSLICE       |      0      |               0                |         0          
RUN-1001 :        OTHER       |      1      |               1                |         5          
RUN-1001 : ------------------------------------------------------------------------------------
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 608/799.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 24336, over cnt = 4(0%), over = 6, worst = 3
PHY-1002 : len = 24376, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 24392, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.012826s wall, 0.015625s user + 0.078125s system = 0.093750s CPU (730.9%)

PHY-1001 : Congestion index: top1 = 20.80, top5 = 12.50, top10 = 7.38, top15 = 5.25.
PHY-1001 : End incremental global routing;  0.042256s wall, 0.046875s user + 0.078125s system = 0.125000s CPU (295.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 797 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.014639s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (106.7%)

OPT-1001 : Current memory(MB): used = 211, reserve = 186, peak = 211.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 618/799.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 24392, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.001401s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 20.80, top5 = 12.50, top10 = 7.38, top15 = 5.25.
OPT-1001 : End congestion update;  0.026592s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (58.8%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 797 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.012410s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (125.9%)

OPT-0007 : Start: WNS -2396 TNS -6572 NUM_FEPS 7
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model demo_1st_top.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 32 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 318 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 355 instances, 318 slices, 11 macros(100 instances: 56 mslices 44 lslices)
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Initial: Len = 21049, Over = 0
PHY-3001 : End spreading;  0.002154s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 21049, Over = 0
PHY-3001 : End incremental legalization;  0.018145s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (86.1%)

OPT-0007 : Iter 1: improved WNS -802 TNS -2105 NUM_FEPS 5 with 4 cells processed and 3182 slack improved
OPT-0007 : Iter 2: improved WNS -802 TNS -2105 NUM_FEPS 5 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  0.064616s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (96.7%)

OPT-1001 : Current memory(MB): used = 211, reserve = 186, peak = 211.
OPT-1001 : Start bottleneck based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 614/799.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 26024, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.005650s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 20.80, top5 = 12.55, top10 = 7.57, top15 = 5.43.
OPT-1001 : End congestion update;  0.035249s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (88.7%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 797 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.012416s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (125.8%)

OPT-0007 : Start: WNS -802 TNS -2105 NUM_FEPS 5
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model demo_1st_top.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 32 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 318 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 355 instances, 318 slices, 11 macros(100 instances: 56 mslices 44 lslices)
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Initial: Len = 21431, Over = 0
PHY-3001 : End spreading;  0.001969s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 21431, Over = 0
PHY-3001 : End incremental legalization;  0.016447s wall, 0.015625s user + 0.062500s system = 0.078125s CPU (475.0%)

OPT-0007 : Iter 1: improved WNS -796 TNS -1907 NUM_FEPS 4 with 3 cells processed and 719 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model demo_1st_top.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 32 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 318 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 355 instances, 318 slices, 11 macros(100 instances: 56 mslices 44 lslices)
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Initial: Len = 21777, Over = 0
PHY-3001 : End spreading;  0.003225s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 21777, Over = 0
PHY-3001 : End incremental legalization;  0.017483s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (89.4%)

OPT-0007 : Iter 2: improved WNS -796 TNS -1774 NUM_FEPS 3 with 1 cells processed and 850 slack improved
OPT-0007 : Iter 3: improved WNS -796 TNS -1774 NUM_FEPS 3 with 0 cells processed and 0 slack improved
OPT-0007 : Iter 4: improved WNS -796 TNS -1774 NUM_FEPS 3 with 0 cells processed and 0 slack improved
OPT-1001 : End bottleneck based optimization;  0.097745s wall, 0.093750s user + 0.062500s system = 0.156250s CPU (159.9%)

OPT-1001 : Current memory(MB): used = 212, reserve = 188, peak = 212.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 797 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.012090s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (129.2%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Current memory(MB): used = 212, reserve = 188, peak = 212.
OPT-1001 : Start congestion recovery ...
RUN-1002 : start command "set_param place ofv 80"
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 797 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.011787s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 607/799.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 26832, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.005103s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 20.80, top5 = 12.45, top10 = 7.57, top15 = 5.49.
RUN-1001 : End congestion update;  0.031169s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (100.3%)
 
RUN-1001 : design has 41 columns and 72 rows with 0 high-util (over 100 percentage) tiles versus total tile num 2952
OPT-1001 : End congestion recovery;  0.043089s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (72.5%)

OPT-1001 : Current memory(MB): used = 212, reserve = 188, peak = 212.
OPT-1001 : End physical optimization;  1.200610s wall, 1.265625s user + 0.906250s system = 2.171875s CPU (180.9%)

RUN-1003 : finish command "place" in  4.309193s wall, 5.484375s user + 6.875000s system = 12.359375s CPU (286.8%)

RUN-1004 : used memory is 191 MB, reserved memory is 166 MB, peak memory is 212 MB
RUN-1002 : start command "export_db demo_1st_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 357 instances
RUN-1001 : 156 mslices, 162 lslices, 32 pads, 0 brams, 0 dsps
RUN-1001 : There are total 799 nets
RUN-1001 : 456 nets have 2 pins
RUN-1001 : 249 nets have [3 - 5] pins
RUN-1001 : 55 nets have [6 - 10] pins
RUN-1001 : 25 nets have [11 - 20] pins
RUN-1001 : 12 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model demo_1st_top.
TMR-2506 : Build timing graph completely. Port num: 24, tpin num: 3167, tnet num: 797, tinst num: 355, tnode num: 3953, tedge num: 5548.
TMR-2508 : Levelizing timing graph completed, there are 35 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 156 mslices, 162 lslices, 32 pads, 0 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 797 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 25096, over cnt = 71(0%), over = 103, worst = 3
PHY-1002 : len = 25664, over cnt = 35(0%), over = 42, worst = 3
PHY-1002 : len = 26208, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 26272, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.097856s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (111.8%)

PHY-1001 : Congestion index: top1 = 20.84, top5 = 12.51, top10 = 7.57, top15 = 5.43.
PHY-1001 : End global routing;  0.129045s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (96.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 228, reserve = 203, peak = 244.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_100M will be routed on clock mesh
PHY-1001 : net sys_clk_in_dup_1 will be routed on clock mesh
PHY-1001 : clock net u2_setio/clk will be merged with clock u1_pll/clk0_buf
PHY-1001 : net u6_encoder/u2_biss/clk will be routed on clock mesh
PHY-1001 : clock net u6_encoder/u6_endat/U2_control/clk_out_reg1_syn_6 will be merged with clock u6_encoder/u6_endat/U2_control/clk_out_reg1
PHY-1001 : clock net u6_encoder/u6_endat/U2_control/clk_200k_syn_4 will be merged with clock u6_encoder/u6_endat/U2_control/clk_200k
PHY-1001 : Current memory(MB): used = 496, reserve = 475, peak = 496.
PHY-1001 : End build detailed router design. 3.367493s wall, 3.234375s user + 0.109375s system = 3.343750s CPU (99.3%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 23856, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.364999s wall, 1.359375s user + 0.015625s system = 1.375000s CPU (100.7%)

PHY-1001 : Current memory(MB): used = 528, reserve = 508, peak = 528.
PHY-1001 : End phase 1; 1.370966s wall, 1.359375s user + 0.015625s system = 1.375000s CPU (100.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 58% nets.
PHY-1001 : Routed 84% nets.
PHY-1022 : len = 91600, over cnt = 25(0%), over = 25, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 528, reserve = 508, peak = 528.
PHY-1001 : End initial routed; 0.814748s wall, 1.109375s user + 0.156250s system = 1.265625s CPU (155.3%)

PHY-1001 : Update timing.....
PHY-1001 : 48/676(7%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -1.072   |  -5.227   |  14   
RUN-1001 :   Hold   |   0.009   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 0.149159s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (104.8%)

PHY-1001 : Current memory(MB): used = 528, reserve = 509, peak = 528.
PHY-1001 : End phase 2; 0.963955s wall, 1.265625s user + 0.156250s system = 1.421875s CPU (147.5%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 12 pins with SWNS -0.967ns STNS -4.802ns FEP 14.
PHY-1001 : End OPT Iter 1; 0.018781s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (83.2%)

PHY-1022 : len = 91568, over cnt = 31(0%), over = 31, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.025813s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (60.5%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 91552, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.026468s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (118.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 91544, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.013787s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (113.3%)

PHY-1001 : Update timing.....
PHY-1001 : 46/676(6%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -0.967   |  -4.802   |  14   
RUN-1001 :   Hold   |   0.097   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 0.199896s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (101.6%)

PHY-1001 : Commit to database.....
PHY-1001 : 8 feed throughs used by 7 nets
PHY-1001 : End commit to database; 0.097654s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (96.0%)

PHY-1001 : Current memory(MB): used = 540, reserve = 520, peak = 540.
PHY-1001 : End phase 3; 0.454124s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (99.8%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 7 pins with SWNS -0.967ns STNS -4.802ns FEP 14.
PHY-1001 : End OPT Iter 1; 0.034908s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (89.5%)

PHY-1022 : len = 91544, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End optimize timing; 0.044820s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (104.6%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-0.967ns, -4.802ns, 14}
PHY-1001 : Update timing.....
PHY-1001 : 46/676(6%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -0.967   |  -4.802   |  14   
RUN-1001 :   Hold   |   0.097   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 0.255552s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (97.8%)

PHY-1001 : Commit to database.....
PHY-1001 : 8 feed throughs used by 7 nets
PHY-1001 : End commit to database; 0.095146s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (98.5%)

PHY-1001 : Current memory(MB): used = 540, reserve = 521, peak = 540.
PHY-1001 : End phase 4; 0.395985s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (98.6%)

PHY-1003 : Routed, final wirelength = 91544
PHY-1001 : Current memory(MB): used = 540, reserve = 521, peak = 540.
PHY-1001 : End export database. 0.007594s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (205.8%)

PHY-1001 : End detail routing;  6.765414s wall, 6.890625s user + 0.312500s system = 7.203125s CPU (106.5%)

RUN-1003 : finish command "route" in  7.178852s wall, 7.296875s user + 0.312500s system = 7.609375s CPU (106.0%)

RUN-1004 : used memory is 492 MB, reserved memory is 472 MB, peak memory is 540 MB
RUN-1002 : start command "report_area -io_info -file demo_1st_phy.area"
RUN-1001 : standard
***Report Model: demo_1st_top Device: EG4X20BG256***

IO Statistics
#IO                        57
  #input                   29
  #output                   9
  #inout                   19

Utilization Statistics
#lut                      594   out of  19600    3.03%
#reg                      300   out of  19600    1.53%
#le                       617
  #lut only               317   out of    617   51.38%
  #reg only                23   out of    617    3.73%
  #lut&reg                277   out of    617   44.89%
#dsp                        0   out of     29    0.00%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       32   out of    188   17.02%
  #ireg                     1
  #oreg                     6
  #treg                    19
#pll                        1   out of      4   25.00%
#gclk                       3   out of     16   18.75%

Clock Resource Statistics
Index     ClockNet                                       Type               DriverType         Driver                                                  Fanout
#1        u6_encoder/u2_biss/clk                         GCLK               pll                u1_pll/pll_inst.clkc1                                   116
#2        clk_100M                                       GCLK               pll                u1_pll/pll_inst.clkc2                                   47
#3        u1_pll/clk0_buf                                GCLK               pll                u1_pll/pll_inst.clkc0                                   27
#4        u6_encoder/u6_endat/U2_control/clk_out_reg1    GCLK               mslice             u6_encoder/u6_endat/U2_control/state_c[0]_syn_292.q0    12
#5        u6_encoder/u6_endat/U2_control/clk_200k        GCLK               mslice             u6_encoder/u6_endat/U2_control/reg4_syn_127.q0          10
#6        sys_clk_in_dup_1                               GeneralRouting     io                 sys_clk_in_syn_2.di                                     1


Detailed IO Report

      Name         Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   emif_cas_in       INPUT        E13        LVCMOS25          N/A           N/A        IREG    
   emif_we_in        INPUT        P13        LVCMOS25          N/A           N/A        NONE    
   sys_clk_in        INPUT        E10        LVCMOS25          N/A           N/A        NONE    
  sys_rst_n_in       INPUT        G11        LVCMOS25          N/A           N/A        NONE    
   a_out_able       OUTPUT        B16        LVCMOS25           8            N/A        NONE    
   b_out_able       OUTPUT        A14        LVCMOS25           8            N/A        NONE    
   led_out[3]       OUTPUT        E15        LVCMOS25           8            N/A        OREG    
   led_out[2]       OUTPUT         A7        LVCMOS25           8            N/A        OREG    
   led_out[1]       OUTPUT         F3        LVCMOS25           8            N/A        OREG    
   led_out[0]       OUTPUT        M12        LVCMOS25           8            N/A        OREG    
   sincos_clk       OUTPUT         L4        LVCMOS25           8            N/A        OREG    
   sincos_cs_n      OUTPUT        J13        LVCMOS25           8            N/A        OREG    
   z_out_able       OUTPUT         C5        LVCMOS25           8            N/A        NONE    
  emif_data[15]      INOUT        B12        LVCMOS25           8            N/A        TREG    
  emif_data[14]      INOUT        F15        LVCMOS25           8            N/A        TREG    
  emif_data[13]      INOUT         C8        LVCMOS25           8            N/A        TREG    
  emif_data[12]      INOUT         D5        LVCMOS25           8            N/A        TREG    
  emif_data[11]      INOUT         B1        LVCMOS25           8            N/A        TREG    
  emif_data[10]      INOUT         G6        LVCMOS25           8            N/A        TREG    
  emif_data[9]       INOUT        M14        LVCMOS25           8            N/A        TREG    
  emif_data[8]       INOUT        R12        LVCMOS25           8            N/A        TREG    
  emif_data[7]       INOUT         K1        LVCMOS25           8            N/A        TREG    
  emif_data[6]       INOUT         M3        LVCMOS25           8            N/A        TREG    
  emif_data[5]       INOUT         R2        LVCMOS25           8            N/A        TREG    
  emif_data[4]       INOUT         H3        LVCMOS25           8            N/A        TREG    
  emif_data[3]       INOUT        C13        LVCMOS25           8            N/A        TREG    
  emif_data[2]       INOUT        F13        LVCMOS25           8            N/A        TREG    
  emif_data[1]       INOUT         B6        LVCMOS25           8            N/A        TREG    
  emif_data[0]       INOUT         E2        LVCMOS25           8            N/A        TREG    
    encoder_a        INOUT         K2        LVCMOS25           8            N/A        TREG    
    encoder_b        INOUT         N5        LVCMOS25           8            N/A        TREG    
    encoder_z        INOUT         H4        LVCMOS25           8            N/A        TREG    

Report Hierarchy Area:
+-------------------------------------------------------------------------------------------+
|Instance         |Module              |le     |lut     |ripple  |seq     |bram    |dsp     |
+-------------------------------------------------------------------------------------------+
|top              |demo_1st_top        |617    |494     |100     |326     |0       |0       |
|  u1_pll         |my_pll              |2      |2       |0       |0       |0       |0       |
|  u2_op          |emif_signal_op      |7      |7       |0       |5       |0       |0       |
|  u2_setio       |emif_setio          |20     |20      |0       |17      |0       |0       |
|  u6_encoder     |encoder_control     |519    |404     |92      |246     |0       |0       |
|    u4_sin       |sin_control         |57     |52      |5       |15      |0       |0       |
|      u1_sample  |ads8350_sample      |57     |52      |5       |15      |0       |0       |
|    u6_endat     |endat_control       |427    |329     |78      |209     |0       |0       |
|      U2_control |endat_contol_sample |427    |329     |78      |209     |0       |0       |
|  u7_led         |led                 |69     |61      |8       |32      |0       |0       |
+-------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       423   
    #2         2        91   
    #3         3       132   
    #4         4        26   
    #5        5-10      56   
    #6       11-50      30   
    #7       51-100     1    
  Average     2.80           

RUN-1002 : start command "export_db demo_1st_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model demo_1st_top.
TMR-2506 : Build timing graph completely. Port num: 24, tpin num: 3167, tnet num: 797, tinst num: 355, tnode num: 3953, tedge num: 5548.
TMR-2508 : Levelizing timing graph completed, there are 35 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file demo_1st_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 797 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 4. Number of clock nets = 6 (2 unconstrainted).
TMR-5009 WARNING: No clock constraint on 2 clock net(s): 
		u6_encoder/u6_endat/U2_control/clk_200k_syn_4
		u6_encoder/u6_endat/U2_control/clk_out_reg1_syn_6
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in demo_1st_phy.timing, timing summary in demo_1st_phy.tsm.
RUN-1002 : start command "export_bid demo_1st_inst.bid"
RUN-1002 : start command "bitgen -bit demo_1st.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 355
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 799, pip num: 7060
BIT-1002 : Init feedthrough completely, num: 8
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 936 valid insts, and 20151 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file demo_1st.bit.
RUN-1003 : finish command "bitgen -bit demo_1st.bit" in  1.366276s wall, 11.406250s user + 0.125000s system = 11.531250s CPU (844.0%)

RUN-1004 : used memory is 502 MB, reserved memory is 481 MB, peak memory is 684 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20241219_161254.log"
