     - Fix a PMU enumeration/initialization bug on Intel Alder Lake CPUs
     - More Fixes for Intel's hybrid CPU model.
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
      ASoC: Intel: sof_sdw: add support for Dell SKU 0AFF
     - A new Intel model number. Folks like these upstream as soon as
      ACPI: processor idle: Practically limit "Dummy wait" workaround to old Intel systems
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    ACPI: processor idle: Practically limit "Dummy wait" workaround to old Intel systems
    Typical Intel systems have not used it in over a decade because it is
    Limit the "dummy wait" workaround to Intel systems.  Keep Modern AMD
    systems from tripping over the workaround.  Remotely modern Intel
      thunderbolt: Add support for Intel Maple Ridge single port controller
    while Intel's SDM says nothing about interception priority.  However,
    testing on hardware shows that both AMD and Intel CPUs prioritize the #UD
    Intel Wired LAN Driver Updates 2022-09-20 (ice)
    Intel Wired LAN Driver Updates 2022-09-19 (iavf, i40e)
     "Two fixes for Intel VT-d:
      ALSA: hda: add Intel 5 Series / 3400 PCI DID
    Intel m10 bmc secure update
    Tested-by: Gurucharan <gurucharanx.g@intel.com> (A Contingent worker at Intel)
    Tested-by: Gurucharan <gurucharanx.g@intel.com> (A Contingent worker at Intel)
    [ 4070.574903] Hardware name: Intel Corporation NUC7i5BNK/NUC7i5BNB, BIOS BNKBL357.86A.0052.2017.0918.1346 09/18/2017
    ASoC: Intel: sof_sdw: add support for Dell SKU 0AFF
    Intel Wired LAN Driver Updates 2022-09-08 (ice, iavf)
       This includes a single commit adding missing PCI ID for Intel Maple
      thunderbolt: Add support for Intel Maple Ridge single port controller
    ALSA: hda: add Intel 5 Series / 3400 PCI DID
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
     - Intel VT-d fixes from Lu Baolu:
    2. After fixing 1. IRQs still do not work on a Packard Bell Dot SC (Intel
    thunderbolt: Add support for Intel Maple Ridge single port controller
    Add support for Maple Ridge discrete USB4 host controller from Intel
    Tested-by: Arpana Arland <arpanax.arland@intel.com> (A Contingent worker at Intel)
    [  662.815566] Hardware name: Intel Corporation D50DNP/D50DNP, BIOS SE5C6301.86B.6624.D18.2111021741 11/02/2021
    [  662.815852] Hardware name: Intel Corporation D50DNP/D50DNP, BIOS SE5C6301.86B.6624.D18.2111021741 11/02/2021
    when an I/O fault occurs on a machine with an Intel IOMMU in it.
    insertion functions using spin_*lock(), combined with the Intel DMAR
    The Intel IOMMU driver possibly selects between the first-level and the
    Intel IOMMU driver doesn't support this mode as there's no real hardware
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
     - fix Intel 4965 driver rate scale operation
    Intel Wired LAN Driver Updates 2022-09-02 (i40e, iavf)
    [ 8687.794800] Hardware name: Intel Corporation S2600WFD/S2600WFD, BIOS SE5C620.86B.0X.02.0001.051420190324 05/14/2019
    Tested-by: Gurucharan <gurucharanx.g@intel.com> (A Contingent worker at Intel)
    Tested-by: Chandan <chandanx.rout@intel.com> (A Contingent Worker at Intel)
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Suggested-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Reviewed-by: John Harrison <John.C.Harrison@Intel.com>
    using his Intel email is confusing.  Use his gmail account as the default
     - Fix 'MMIO Stale Data' mitigation status reporting on older Intel CPUs
     - Add Intel Raptor Lake CPU model number
     "Misc fixes: an Arch-LBR fix, a PEBS enumeration fix, an Intel DS fix,
      PEBS constraints fix on Alder Lake CPUs and an Intel uncore PMU fix"
       sometimes parsed, matches the Intel SDM docs.
     - Make sure the documentation for the save_type filter about Intel
    The Intel hybrid description is written in a different style than the
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Fixes: fe1a56420cf2 ("net: lantiq: Add Lantiq / Intel VRX200 Ethernet driver")
    Intel Wired LAN Driver Updates 2022-08-24 (ixgbe, i40e)
    Tested-by: Gurucharan <gurucharanx.g@intel.com> (A Contingent worker at Intel)
    Tested-by: Gurucharan <gurucharanx.g@intel.com> (A Contingent worker at Intel)
    Reviewed-by: John Harrison <John.C.Harrison@Intel.com>
    [420160.597893] Hardware name: Intel Corporation S2600WFT/S2600WFT, BIOS SE5C620.86B.02.01.0008.031920191559 03/19/2019
      6ad0ad2bf8a67e27 ("x86/bugs: Report Intel retbleed vulnerability")
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    from a data source map which covers only load accesses. Intel 12th gen CPU
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
      ASoC: Intel: fix sof_es8336 probe
      ASoC: SOF: Intel: hda: Fix potential buffer overflow by snprintf()
      ASoC: Intel: avs: Fix potential buffer overflow by snprintf()
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    usb: dwc3: pci: Add support for Intel Raptor Lake
    inside the Intel Raptor Lake CPU block. The controllers that
    This adds the necessary ACPI ID for Intel Meteor Lake
    On Intel Meteor Lake the ACPI memory resource is not
    Intel Meteor Lake is the first platform to describe the
    Intel Wired LAN Driver Updates 2022-08-17 (ice)
    Older Intel CPUs that are not in the affected processor list for MMIO
    Tested-by: Gurucharan <gurucharanx.g@intel.com> (A Contingent worker at Intel)
    Tested-by: Gurucharan <gurucharanx.g@intel.com> (A Contingent worker at Intel)
    Tested-by: Gurucharan <gurucharanx.g@intel.com> (A Contingent worker at Intel)
    Tested-by: Gurucharan <gurucharanx.g@intel.com> (A Contingent worker at Intel)
    Intel Wired LAN Driver Updates 2022-08-16)
    Tested-by: Gurucharan <gurucharanx.g@intel.com> (A Contingent worker at Intel)
    Intel Wired LAN Driver Updates 2022-08-12 (iavf)
    On Intel hardware the SLP_TYPx bitfield occupies bits 10-12 as per ACPI
    Fixes: 93e5eadd1f6e ("x86/platform: New Intel Atom SOC power management controller driver")
    Intel Wired LAN Driver Updates 2022-08-11 (ice)
     - Update Intel JSON metrics and events files for broadwellde,
     - Fixes for the guest Intel PT tracing patchkit in the 1st batch of
    condition. For JNG (opcode: 0F 8E), according to Intel SDM, the jump is
      Fix of heap data and clang warnings, support for a new Intel NTB
      ntb: intel: add GNR support for Intel PCIe gen5 NTB
    [145237.352921] Hardware name: Intel Corporation S2600WTT/S2600WTT, BIOS SE5C610.86B.01.01.0008.021120151325 02/11/2015
       - Intel Meteor Lake support.
    Fixes: 376d8b581b7639c9 ("perf vendor events: Update Intel jaketown")
    Fixes: 6220136831e34615 ("perf vendor events: Update Intel ivytown")
    Fixes: ef908a192512bf45 ("perf vendor events: Update Intel broadwellde")
      Intel eIBRS machines do not sufficiently mitigate against RET
    ntb: intel: add GNR support for Intel PCIe gen5 NTB
    Add Intel Granite Rapids NTB PCI device ID and related enabling.
       - Make the Intel TCC cooling driver support Alder Lake-N and Raptor
     - Intel VT-d driver updates from Lu Baolu:
       - Intel Meteor Lake-P PCI in Intel LPSS PCI
      mfd: intel-lpss: Add Intel Meteor Lake-P PCI IDs
      subsystem-wide cleanups, continued SOF / Intel updates and a bunch of
       - Merge of more of the Intel AVS driver stack, including some board
       - Support for AMD Jadeite and various machines, AMD RPL, Intel
     - Support hardware tracing with Intel PT on guest machines, combining
     - Update vendor JSON files for most Intel cores.
     - Add vendor JSON File for Intel meteorlake.
    The text was copy&pasted from Intel, adjust it to say Wangxun.
         controller on Intel Cyclone5"
    ASoC: Intel: fix sof_es8336 probe
    Fixes: 86b1959a2ccb ("ASoC: Intel: sof_es8336: add support for HDMI_In capture")
    ASoC: SOF: Intel: hda: Fix potential buffer overflow by snprintf()
    Fixes: 29c8e4398f02 ("ASoC: SOF: Intel: hda: add extended rom status dump to error log")
    ASoC: Intel: avs: Fix potential buffer overflow by snprintf()
    Fixes: f1b3b320bd65 ("ASoC: Intel: avs: Generic soc component driver")
      MAINTAINERS: Update Intel 8255 GPIO driver file list
      gpio: i8255: Introduce the Intel 8255 interface library module
     - New generic/shared Intel P2SB (Primary to Sideband) support
      platform/surface: gpe: Add support for 13" Intel version of Surface Laptop 4
       - Intel IPI virtualization
       - "Notify" VM exit (detect microarchitectural hangs) for Intel
      PCI: vmd: Add DID 8086:7D0B and 8086:AD0B for Intel MTL SKUs
      i2c: i801: Add support for Intel Meteor Lake-P
       - Intel Ethernet NICs:
    supported by the Intel TCC cooling driver.
    The PBRSB issue affects a wide variety of Intel processors which
       - Drop ACPI_FADT_LOW_POWER_S0 check from the Intel PCH thermal
      the Intel RAPL driver, an Energy Model rework to use micro-Watt as the
       - Add Raptor Lake-P to the list of processors supported by the Intel
         which Power Limit4 is supported in the Intel RAPL driver (Sumeet
         Intel SoCs (huhai).
       - Support for Arbel NPCM845, HP GXP, Intel Meteor Lake and Thunder
       - Google Chameleon v3 FPGA board based on Intel Arria10 and Stratix
     - Fix Intel Alder Lake PEBS memory access latency & data source
     - Use Intel large-PEBS hardware feature in more circumstances, to
    1GbE Intel Wired LAN Driver Updates 2022-07-28
    Convert all of the Intel drivers with PTP support to the newer .adjfine
     - Support for AMD RPL, some Intel platforms and Mediatek MT8186.
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Intel Wired LAN Driver Updates 2022-07-29
    * Intel IPI virtualization
    * "Notify" VM exit (detect microarchitectural hangs) for Intel
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    100GbE Intel Wired LAN Driver Updates 2022-07-28
       Intel SoCs (huhai).
     - Add Raptor Lake-P to the list of processors supported by the Intel
       which Power Limit4 is supported in the Intel RAPL driver (Sumeet
    perf vendor events: Update Intel snowridgex
    perf vendor events: Update Intel westmereex
    perf vendor events: Update Intel westmereep-sp
    perf vendor events: Update Intel westmereep-dp
    perf vendor events: Update Intel tigerlake
    perf vendor events: Update Intel skylakex
    perf vendor events: Update Intel skylake
    perf vendor events: Update Intel silvermont
    perf vendor events: Update Intel sapphirerapids
    perf vendor events: Update Intel sandybridge
    perf vendor events: Update Intel nehalemex
    perf vendor events: Update Intel nehalemep
    perf vendor events: Add Intel meteorlake
    perf vendor events: Update Intel knightslanding
    perf vendor events: Update Intel jaketown
    perf vendor events: Update Intel ivytown
    perf vendor events: Update Intel ivybridge
    perf vendor events: Update Intel icelakex
    perf vendor events: Update Intel icelake
    perf vendor events: Update Intel haswellx
    perf vendor events: Update Intel haswell
    perf vendor events: Update Intel elkhartlake
    perf vendor events: Update Intel cascadelakex
    perf vendor events: Update Intel alderlake
    perf vendor events: Update Intel broadwellde
    perf vendor events: Update Intel broadwell
    perf vendor events: Update Intel broadwellx
    platform/surface: gpe: Add support for 13" Intel version of Surface Laptop 4
    The 13" Intel version of the Surface Laptop 4 uses the same GPE as the
    Intel Performance Hybrid processors have a 2nd MSR
    Tested-by: Gurucharan <gurucharanx.g@intel.com> (A Contingent worker at Intel)
    KVM allows a non-zero value for non-present SPTE (i.e. for Intel TDX),
    Tested-by: Gurucharan <gurucharanx.g@intel.com> (A Contingent worker at Intel)
    Tested-by: Gurucharan <gurucharanx.g@intel.com> (A Contingent worker at Intel)
    Tested-by: Gurucharan <gurucharanx.g@intel.com> (A Contingent worker at Intel)
    Tested-by: Gurucharan <gurucharanx.g@intel.com> (A Contingent worker at Intel)
    model, i.e. KVM is well within its ABI and Intel's VMX architecture to
    unintuitive _and_ diverges from Intel's architecturally defined behavior.
    names, the terms "vmon" and "vmoff" are not used anywhere in Intel's
    Add support for Intel version of Legion 7 laptop.
    A recent snafu where Intel ignored upstream feedback on a firmware
    Intel Wired LAN Driver Updates 2022-07-26
    Tested-by: Gurucharan <gurucharanx.g@intel.com> (A Contingent worker at Intel)
    for which Power Limit4 is supported by the Intel RAPL driver.
    ASoC: Intel: machine driver updates for 5.20
    A couple of minor updates contributed and tested by Intel teams or end-users.
    Mediatek and Intel Chromebooks related to already-merged firmware
    ASoC: Intel: sof_nau8825: Move quirk check to the front in late probe
    ASoC: Intel: sof_rt5682: Perform quirk check first in card late probe
    Fixes: 94d2d0897474 ("ASoC: Intel: Boards: tgl_max98373: add dai_trigger function")
    ASoC: Intel: sof_rt5682: Add support for mtl_mx98357_rt5682
    ASoC: Intel: sof_es8336: remove hard-coded SSP selection
    ASoC: Intel: sof_es8336: reset the num_links during probe
    ASoC: Intel: sof_es8336: add support for HDMI_In capture
    ASoC: Intel: sof_es8336: ignore GpioInt when looking for speaker/headset GPIO lines
    ASoC: Intel: sof_es8336: Fix GPIO quirks set via module option
    ASoC: Intel: soc-acpi: Add entry for sof_es8336 in ADL match table
    ASoC: Intel: sof_sdw: add support for Dell SKU 0AF0
    ASoC: SOF: Intel: hda: add sanity check on SSP index reported by NHLT
    However, Intel firmware engineers managed to remove this limitation and make C1
    The value should be non-zero on Intel while zero on everything else.
    The CPUID method of arch_get_tsc_freq fails for older Intel processors,
    literal, system_tsc_freq. For the newer Intel platform, the TSC
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    40GbE Intel Wired LAN Driver Updates 2022-07-22
    100GbE Intel Wired LAN Driver Updates 2022-07-21
    ASoC: Intel: avs: Use lookup table to create modules
    MAINTAINERS: Update Intel 8255 GPIO driver file list
    Tested-by: Gurucharan <gurucharanx.g@intel.com> (A Contingent worker at Intel)
    Tested-by: Gurucharan <gurucharanx.g@intel.com> (A Contingent worker at Intel)
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Intel 8255 compatible GPIO interface, so the i8255 GPIO module is
    an Intel 8255 compatible GPIO interface, so the i8255 GPIO module is
    features an Intel 8255 compatible GPIO interface, so the i8255 GPIO
    gpio: i8255: Introduce the Intel 8255 interface library module
    compatible with the venerable Intel 8255 Programmable Peripheral
    The Intel 8255 PPI first appeared in the early 1970s, initially for the
    Intel 8080 and later appearing in the original IBM-PC. The popularity of
    the original Intel 8255 chip led to many subsequent variants and clones
    still popular, interfaces compatible with the Intel 8255 PPI are
    Now it is possible to decode a host Intel PT trace including guest machine
    with the Intel PT trace, however it is not designed for guest machine
     guest (e.g. Intel PT)
    Subsequent patches provide Intel PT support for this.
    Cc: John Harrison <John.C.Harrison@Intel.com>
    Reviewed-by: John Harrison <John.C.Harrison@Intel.com>
    Reviewed-by: John Harrison <John.C.Harrison@Intel.com>
    1GbE Intel Wired LAN Driver Updates 2022-07-18
    Intel Wired LAN Driver Updates 2022-07-18
    ASoC: SOF: Intel: updates and cleanups
    Suggested-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    mfd: intel-lpss: Add Intel Meteor Lake-P PCI IDs
    Add Intel Meteor Lake-P LPSS PCI IDs.
    MAINTAINERS: Update Intel PMIC (MFD part) to Supported
    The Intel SPI controller does not support low level operations, like
    work even when attached to Intel SPI controller (there are such systems
    * Clean up the GPIO driver of Intel EG20 PCH
    100GbE Intel Wired LAN Driver Updates 2022-07-15
    On the platforms that do not use DT (e.g. Intel), the alternative mechanism
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
    Intel Wired LAN Driver Updates 2022-07-14
    ASoC: SOF: Intel: hda-stream: test DMA buffer first in hw_params
    ASoC: SOF: Intel: hda: only fixup topology name if not set already
    ASoC: SOF: Intel: hda: don't set fw_filename
    ASoC: SOF: Intel: atom: don't keep a temporary string in fixup_tplg_name
    commit b9088535e102 ("ASoC: SOF: Intel: HDA: don't keep a temporary variable")
    ASoC: SOF: Intel: MTL: remove redundant snd_sof_dsp_read() call
    Fixes: 064520e8aeaa ("ASoC: SOF: Intel: Add support for MeteorLake (MTL)")
    ASoC: SOF: Intel: add support for SoundWire-based HP Omen16
    ASoC: Intel: Mark BE DAIs as nonatomic for hsw and
    Tested-by: Gurucharan <gurucharanx.g@intel.com> (A Contingent worker at Intel)
    Tested-by: Gurucharan <gurucharanx.g@intel.com> (A Contingent worker at Intel)
       - Mark new (in 5.19) Intel IFS driver as broken, because of some
    ASoC: SOF: Intel: enable dmic handling with 2 or fewer SoundWire links
    ASoC: Intel: sof_sdw: add quirk for HP Omen 16-k0005TX
    ASoC: Intel: soc-acpi: add table for HP Omen 16-k0005TX
    ASoC: Intel: sof_sdw: avoid oops in error handling
    Fixes: 768ad6d80db2d ("ASoC: Intel: sof_sdw: handle errors on card registration")
    structural.  The SOF and Intel DSP code both also continue to be very
     - Merge of more of the Intel AVS driver stack, including some board
     - Support for AMD Jadeite and various machines, Intel MetorLake DSPs,
    ASoC: Intel: bdw_rt5677: Mark BE DAI as nonatomic
    ASoC: Intel: bdw_rt5650: Mark BE DAI as nonatomic
    ASoC: Intel: bdw_rt286: Mark BE DAI as nonatomic
    ASoC: Intel: hsw_rt5640: Mark BE DAI as nonatomic
    The Intel IOMMU hot-add process starts from dmar_device_hotplug(). It
    This header file is private to the Intel IOMMU driver. Move it to the
    x86/boot/tboot: Move tboot_force_iommu() to Intel IOMMU
    tboot_force_iommu() is only called by the Intel IOMMU driver. Move the
    check from Intel specific intel_iommu_gfx_mapped (globally exported by
    the Intel IOMMU driver) to probing the presence of IOMMU on a specific
    This header file is private to the Intel IOMMU driver. Move it to the
      ASoC: Intel: Skylake: Correct the handling of fmt_config flexible array
      ASoC: Intel: Skylake: Correct the ssp rate discovery in skl_get_ssp_clks()
      ASoC: Intel: sof_rt5682: fix out-of-bounds array access
    Extend Intel Stratix10 service layer driver to support new RSU
    Extend Intel service layer driver to support FPGA Crypto service(FCS)
    features on Intel Soc platforms. Adding an additional channel and FCS
    the secure device manager(SDM) on Intel Soc platforms Stratix10 and
    Co-developed-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    At the moment, Intel Apollo Lake In-Vehicle Infotainment (IVI) system
       about SPI NOR case which contains Intel FirmWare Image (IFWI) code
    Intel Wired LAN Driver Updates 2022-07-12
    the error code to the selector.  Intel SDM's says nothing about the #GP,
    amd-pstate driver. The _OSC was only enforced on Intel systems at that
    ASoC/SoundWire: Intel: add sdw BE dai trigger
    Add support for Intel Thunder Bay SPI controller
    This patch enables support for DW SPI on Intel Thunder Bay.  This patch
    ASoC: SOF: Intel: add trigger callback into sdw_callback
    soundwire: Intel: add trigger callback
    spi: dw: Add support for Intel Thunder Bay SPI controller
    Add support for Intel Thunder Bay SPI controller, which uses DesignWare
    spi: Add bindings for Intel Thunder Bay SOC
    Add documentation for SPI controller in Intel Thunder Bay SoC.
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Tested-by: Chandan Kumar Rout <chandanx.rout@intel.com> (A Contingent worker at Intel)
    Cc: John Harrison <John.C.Harrison@Intel.com>
    ASoC: SOF: Intel: hda: Correct Firmware State Register use
    ASoC: SOF: Intel: Do not process IPC reply before firmware boot
    ASoC: SOF: Intel: hda-dai: No need to decouple host/link DMA twice
    Tested-by: Gurucharan <gurucharanx.g@intel.com> (A Contingent worker at Intel)
    Tested-by: Gurucharan <gurucharanx.g@intel.com> (A Contingent worker at Intel)
    ASoC: SOF: Intel: hda: Use cold/purge boot after firmware crash
    ASoC: SOF: Intel: hda-dai: Do snd_hdac_ext_stream_decouple() only once
    ASoC: SOF: Intel: hda-dai: Drop misleading comment regarding dma_data
    ASoC: SOF: Intel: hda: Correct the ROM/FW state reporting code
    ASoC: SOF: Intel: hda: Introduce skip_imr_boot flag
    ASoC: SOF: Intel: mtl: Do not process IPC reply before firmware boot
    ASoC: SOF: Intel: hda-ipc: Do not process IPC reply before firmware boot
    ASoC: SOF: Intel: cnl: Do not process IPC reply before firmware boot
    ASoC: Intel: avs: Updates and cleanups
    Acked-by: H. Peter Anvin (Intel) <hpa@zytor.com>
    * Update MAINTAINERS to set the Intel pin control status to Supported
    * Switch Intel pin control drivers to use struct pingroup
     -  Add Intel Meteor Lake pin controller support
     -  Update Intel pin control to Supported
    Some Intel processors may use alternate predictors for RETs on
    Intel's SDM or AMD's APM to understand the "data != 0" check.
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    ASoC: Intel: sof_cs42l42: adding support for ADL configuration and BT offload
     - fix device setup failures in the Intel VT-d driver when the PASID
     - fix Intel VT-d device hot-add failure due to wrong device notifier
    ASoC: Intel: avs: Update AVS_FW_INIT_TIMEOUT_US declaration
    ASoC: Intel: avs: Lower UNLOAD_MULTIPLE_MODULES IPC timeout
    ASoC: Intel: avs: Replace hardcodes with SD_CTL_STREAM_RESET
    ASoC: Intel: avs: Recognize FW_CFG_RESERVED
    ASoC: Intel: avs: Use helper function to set up DMA
    ASoC: Intel: avs: Set max DMA segment size
    ASoC: Intel: avs: Block IPC channel on suspend
    ASoC: Intel: avs: Shield LARGE_CONFIG_GETs against zero payload_size
    ASoC: Intel: avs: Copy only as many RX bytes as necessary
    ASoC: Intel: avs: Relax DSP core transition timings
    ASoC: Intel: avs: Assign I2S gateway when parsing topology
    ASoC: Intel: avs: Register HDAudio ext-bus operations
    ASoC: Intel: sof_cs42l42: add adl_mx98360a_cs4242 board config
    ASoC: Intel: sof_cs42l42: support BT offload audio
    platform/x86/intel/vsec: Add PCI error recovery support to Intel PMT
    Add PCI error recovery support for Intel PMT driver to recover
     - Tag Intel pin control as supported in MAINTAINERS
      MAINTAINERS: Update Intel pin control to Supported
    ASoC: Intel: Skylake: Correct the handling of fmt_config flexible array
    Fixes: bc2bd45b1f7f3 ("ASoC: Intel: Skylake: Parse nhlt and register clock device")
    ASoC: Intel: Skylake: Correct the ssp rate discovery in skl_get_ssp_clks()
    Fixes: bc2bd45b1f7f3 ("ASoC: Intel: Skylake: Parse nhlt and register clock device")
    ASoC: Intel: sof_rt5682: fix out-of-bounds array access
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Fixes: 6ad0ad2bf8a6 ("x86/bugs: Report Intel retbleed vulnerability")
    Cc: John Harrison <John.C.Harrison@Intel.com>
    Reviewed-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
      ASoC: SOF: Intel: disable IMR boot when resuming from ACPI S4 and S5 states
      ASoC: SOF: Intel: hda: Fix compressed stream position tracking
    i2c: i801: Add support for Intel Meteor Lake-P
    Add SMBus PCI ID on Intel Meteor Lake-P.
    ASoC: Intel: avs: Fix i2s_test card name initialization
    Fixes: e39acc4cfd92 ("ASoC: Intel: avs: Add I2S-test machine board")
    The current code sets low priority (INT_MIN) to Intel
    PCI device hot add behavior in Intel Sapphire Rapids server.
    will be applied to SoundWire codecs used on Intel platforms.
    Calling pm_runtime_resume() on both the Intel and codec sides has the
    transition, the Intel component would still resume the bus and avoid
    This was not detected earlier in Intel tests since the tests first
    Fixes: 32d31c79a1a4 ("dmaengine: Add Intel LGM SoC DMA support.")
    We are seeing Master Abort bit is set on Intel I350 ethernet device and its
      00:06.0 PCI bridge [0604]: Intel Corporation Device [8086:464d] (rev 05) (prog-if 00 [Normal decode])
      6e:00.0 Ethernet controller [0200]: Intel Corporation I350 Gigabit Network Connection [8086:1521] (rev 01)
    Add RAPTORLAKE_P to the list of supported processor models in the Intel
    ASoC: SOF: Intel: byt: remove duplicating driver data retrieval
    ASoC: SOF: Intel: bdw: remove duplicating driver data retrieval
    ASoC: Intel: catpt: remove duplicating driver data retrieval
    support CPPC in _OSC on non-Intel platforms.
    regression where non-Intel systems weren't able to negotiate _OSC
    ASoC: Intel: avs: correct config reference for I2S test board
    Commit e39acc4cfd92 ("ASoC: Intel: avs: Add I2S-test machine board") adds
    [   21.464011] Hardware name: Intel Corporation EAGLESTREAM/EAGLESTREAM, BIOS EGSDCRB1.SYS.0067.D12.2110190954 10/19/2021
    will access a NULL pointer. If Intel IOMMU is disabled, SVA cannot be
    On some platforms, like Intel Merrifield, the writing values during power on
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Add Raptor Lake support to Intel's PMT driver.
    In the Intel VSEC PCI driver, use a new VSEC_QUIRK_EARLY_HW flag in
    Intel PMT auxiliary driver.
    Intel Wired LAN Driver Updates 2022-06-30
    100GbE Intel Wired LAN Driver Updates 2022-06-30
    1GbE Intel Wired LAN Driver Updates 2022-06-30
    This series contains updates to misc Intel drivers.
    Intel kernel bot triggered the build bug on ARC architecture that
    Cc: John Harrison <John.C.Harrison@Intel.com>
    Tested-by: Gurucharan <gurucharanx.g@intel.com> (A Contingent worker at Intel)
    Tested-by: Gurucharan <gurucharanx.g@intel.com> (A Contingent worker at Intel)
    Tested-by: Gurucharan <gurucharanx.g@intel.com> (A Contingent worker at Intel)
    Add RaptorLake to the list of processor models supported by the Intel
    pinctrl: intel: Add Intel Meteor Lake pin controller support
    This driver adds pinctrl/GPIO support for Intel Meteor Lake. The
    compatible with the one supported by the Intel core pinctrl/GPIO driver.
    spi: pxa2xx: Add support for Intel Meteor Lake-P
    Add support for LPSS SPI on Intel Meteor Lake-P. It has three
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    way as Intel. So add turbo boost control support for these CPUs too.
      platform/x86: thinkpad_acpi: do not use PSC mode on Intel platforms
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    spi: intel: Add support for Intel Meteor Lake-P SPI serial flash
    Intel Meteor Lake-P has the same SPI serial flash controller as Alder
    PCI: vmd: Add DID 8086:7D0B and 8086:AD0B for Intel MTL SKUs
    platform/x86: thinkpad_acpi: do not use PSC mode on Intel platforms
    Some older Intel platforms (e.g T490) are advertising it's capability
    for Intel systems.
    platform/x86: thinkpad_acpi: do not use PSC mode on Intel platforms
    Some older Intel platforms (e.g T490) are advertising it's capability
    for Intel systems.
      * Add support for Intel Raptor Lake Thunderbolt/USB4 controller
      thunderbolt: Add support for Intel Raptor Lake
    drm/fourcc: Document the Intel CCS modifiers' CC plane expected pitch
    The driver expects the pitch of the Intel CCS CC color planes to be
    functional changes. Two patches for Intel platforms also add a test on
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    ASoC: Intel: skylake: skl-pcm: use pm_runtime_resume_and_get()
    ASoC: Intel: catpt: use pm_runtime_resume_and_get()
    ASoC: Intel: avs: Remove now redundant non_legacy_dai_naming flag
    ASoC: Intel: Migrate to new style legacy DAI naming flag
      commit 59d3ae9a5bf6 ("ARM: remove Intel iop33x and iop13xx support")
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    x86/bugs: Report Intel retbleed vulnerability
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    AMD and Hygon and no mitigation on Intel (JMP2RET is not effective on
    Intel).
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Add Alder Lake N (ADL-N) to the list of the platforms that Intel's
    Add Alder Lake N (ADL-N) to the list of the platforms that Intel's
      xhci-pci: Allow host runtime PM as default for Intel Meteor Lake xHCI
      xhci-pci: Allow host runtime PM as default for Intel Raptor Lake xHCI
    ASoC: SOF: Intel: disable IMR boot when resuming from ACPI S4 and S5 states
    Fixes: 5fb5f51185126 ("ASoC: SOF: Intel: hda-loader: add IMR restore support")
    ASoC: SOF: Intel: hda: Fix compressed stream position tracking
    Commit 288fad2f71fa ("ASoC: SOF: Intel: hda: add quirks for HDAudio DMA position information")
    Fixes: 288fad2f71fa ("ASoC: SOF: Intel: hda: add quirks for HDAudio DMA position information")
    ASoC: Intel: bytcr_wm5102: Fix GPIO related probe-ordering problem
    MAINTAINERS: update ASoC/Intel/SOF maintainers
    Keyon Jie was a key contributor to the Intel ASoC and SOF Intel
    drivers, but he's moved on to a different role within Intel. We wish
    been involved in the Intel multi-maintainer team, it's time to update
    ASoC: Intel: avs: Fix parsing UUIDs in topology
    Fixes: 34ae2cd53673 ("ASoC: Intel: avs: Add topology parsing infrastructure")
    ASoC: SOF: Intel: hda-loader: Clarify the cl_dsp_init() flow
    Complements: 2a68ff846164 ("ASoC: SOF: Intel: hda: Revisit IMR boot sequence")
    ASoC: SOF: Intel: hda-loader: Make sure that the fw load sequence is followed
    Complements: 2a68ff846164 ("ASoC: SOF: Intel: hda: Revisit IMR boot sequence")
    ASoC: SOF: Intel: hda-dsp: Expose hda_dsp_core_power_up()
    Complements: 2a68ff846164 ("ASoC: SOF: Intel: hda: Revisit IMR boot sequence")
    ASoC: Intel: sof_sdw: handle errors on card registration
    ASoC: Intel: haswell and broadwell boards update
    emulation in some circumstances, e.g when Intel IPI virtualization is
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
    xhci-pci: Allow host runtime PM as default for Intel Meteor Lake xHCI
    xhci-pci: Allow host runtime PM as default for Intel Raptor Lake xHCI
    In the same way as Intel Alder Lake TCSS (Type-C Subsystem) the Raptor
       - Runtime PM fixes for Intel LPE HDMI audio
       - Usual HD-audio and USB-audio quirks, new Intel dspconf entries"
    ASoC: Intel: bdw_rt286: Remove FE DAI ops
    ASoC: Intel: bdw_rt286: Improve codec_init() quality
    ASoC: Intel: bdw_rt286: Improve hw_params() debug-ability
    ASoC: Intel: bdw_rt286: Improve probe() function quality
    ASoC: Intel: bdw_rt286: Update file comments
    ASoC: Intel: bdw_rt286: Update code indentation
    ASoC: Intel: bdw_rt286: Reword driver name
    Align with other Intel boards naming convention and let the name
    ASoC: Intel: bdw_rt286: Reword prefixes of all driver members
    ASoC: Intel: Rename broadwell source file to bdw_rt286
    ASoC: Intel: hsw_rt5640: Improve hw_params() debug-ability
    ASoC: Intel: hsw_rt5640: Improve probe() function quality
    ASoC: Intel: hsw_rt5640: Update file comments
    ASoC: Intel: hsw_rt5640: Update code indentation
    ASoC: Intel: hsw_rt5640: Reword driver name
    Align with other Intel boards naming convention and let the name
    ASoC: Intel: hsw_rt5640: Reword prefixes of all driver members
    ASoC: Intel: Rename haswell source file to hsw_rt5640
    40GbE Intel Wired LAN Driver Updates 2022-06-21
    Intel Wired LAN Driver Updates 2022-06-21
    Intel I210 on some Intel Alder Lake platforms can only achieve ~750Mbps
    Tested-by: Gurucharan <gurucharanx.g@intel.com> (A Contingent worker at Intel)
    [53764.011825] Hardware name: Intel Corporation WilsonCity/WilsonCity, BIOS WLYDCRB1.SYS.0020.P21.2012150710 12/15/2020
    Tested-by: Gurucharan <gurucharanx.g@intel.com> (A Contingent worker at Intel)
    Tested-by: Gurucharan <gurucharanx.g@intel.com> (A Contingent worker at Intel)
    Tested-by: Gurucharan <gurucharanx.g@intel.com> (A Contingent worker at Intel)
    Tested-by: Gurucharan <gurucharanx.g@intel.com> (A Contingent worker at Intel)
    I'm leaving Intel. Update email address to korg and add .mailmap
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Intel SoC PMIC is a generic name for all PMICs that are used
    on Intel platforms. In particular, INTEL_SOC_PMIC kernel configuration
    of any Intel Broxton hardware. Drop wrong dependency from Kconfig.
    Fixes: d2061f9cc32d ("usb: typec: add driver for Intel Whiskey Cove PMIC USB Type-C PHY")
    - Russ's change to add support for Intel MAX10 BMC Secure
    broken as it results in allowing accesses to _any_ MSR on Intel CPUs
    Example #4: Enumerating an Intel vCPU on an AMD host will not call into
    Per Intel's SDM:
    One notable exception is Intel Rapid Start Technology which may cause
    - Re-build GGTT ptes if Intel rst is enabled.
    - Re-build GGTT ptes also if we can't detect whether Intel rst is enabled,
    ASoC: SOF: Intel: fix resume from hibernate
    Andy reported a similar failure on an Intel MID platform.  Benjamin
    existing HDMI playback solutions on Intel platforms.
    ASoC: Intel: Chromebooks: remap jack pins
    ASoC: SOF/Intel: remove __func__ from dev_dbg()
    ASoC: Intel: boards: sof_sdw: remove use of __func__ in dev_dbg
    ASoC: Intel: boards: hda: remove use of __func__ in dev_dbg
    ASoC: SOF: Intel: mtl: remove use of __func__ in dev_dbg
    ASoC: SOF: Intel: hda-stream: remove use of __func__ in dev_dbg
    ASoC: SOF: Intel: hda-dai: remove use of __func__ in dev_dbg
    ASoC: SOF: Intel: hda-stream: report error on stream not opened
    ASoC: SOF: Intel: hda-dsp: report error on power-up/down
    ASoC: Intel: sof_rt5682: remap jack pins
    ASoC: Intel: sof_nau8825: remap jack pins
    ASoC: Intel: sof_da7219_max98373: remap jack pins
    ASoC: Intel: sof_cs42l42: remap jack pins
    ASoC: Intel: cml_rt1011_rt5682: remap jack pins
    ASoC: Intel: glk_rt5682_max98357a: remap jack pins
    ASoC: Intel: bxt_da7219_max98357a: remap jack pins
    ASoC: Intel: kbl_rt5663_rt5514_max98927: remap jack pins
    ASoC: Intel: kbl_da7219_max98927: remap jack pins
    ASoC: Intel: kbl_da7219_max98357a: remap jack pins
    ASoC: Intel: kbl_rt5663_max98927: remap jack pins
    ASoC: Intel: skl_nau88l25_ssm4567: remap jack pins
    ASoC: Intel: skl_nau88l25_max98357a: remap jack pins
    ASoC: SOF: Intel: hda: Fix compressed stream position tracking
    Commit 288fad2f71fa ("ASoC: SOF: Intel: hda: add quirks for HDAudio DMA position information")
    Fixes: 288fad2f71fa ("ASoC: SOF: Intel: hda: add quirks for HDAudio DMA position information")
    ASoC: SOF: Intel: disable IMR boot when resuming from ACPI S4 and S5 states
    Fixes: 5fb5f51185126 ("ASoC: SOF: Intel: hda-loader: add IMR restore support")
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    ASoC: SOF: Intel: IPC4: enable IMR boot
    ASoC: Intel: Skylake: remove redundant re-assignments to pointer array
    to develop Intel pin control driver changes based on provided new data structure.
    * Update a record in the MAINTAINERS database for Intel pin control drivers
     -  Update Intel pin control to Supported
    ASoC: SOF: Intel: Add support for MeteorLake
    ASoC: SOF: Intel: Add support for MeteorLake (MTL)
    ASoC: SOC: Intel: introduce cl_init callback
    Intel platforms. Have a cl_init callback allows us to reuse the
    Intel Wired LAN Driver Updates 2022-06-14
    Tested-by: Gurucharan <gurucharanx.g@intel.com> (A Contingent worker at Intel)
    Tested-by: Gurucharan <gurucharanx.g@intel.com> (A Contingent worker at Intel)
    The new IPC4 version is only supported by Intel platforms, iMX, AMD and
    ASoC: SOF: Intel: hda-dai: enhance debug messages
    ASoC: Intel: bytcr_wm5102: Fix GPIO related probe-ordering problem
    MAINTAINERS: update ASoC/Intel/SOF maintainers
    Keyon Jie was a key contributor to the Intel ASoC and SOF Intel
    drivers, but he's moved on to a different role within Intel. We wish
    been involved in the Intel multi-maintainer team, it's time to update
    Cc: John Harrison <John.C.Harrison@Intel.com>
    [ 5590.803033] Hardware name: Intel Corporation Alder Lake Client
    Reviewed-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    On x86 (Intel Xeon Platinum 8269CY):
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    NUMA Topology of Intel Skylake machine:
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    On a range of modern Intel CPUs, 12.5% appears to be a better cut-off
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
      platform/x86/intel: pmc: Support Intel Raptorlake P
    Brasswell Intel SoCs and kernels targeting these SoCs must always have
    Intel Wired LAN Driver Updates 2022-06-09
    10GbE Intel Wired LAN Driver Updates 2022-06-09
    platform/x86/intel: pmc: Support Intel Raptorlake P
    ASoC: Intel: avs: Fix parsing UUIDs in topology
    Fixes: 34ae2cd53673 ("ASoC: Intel: avs: Add topology parsing infrastructure")
    ASoC: SOF: Intel: hda: init NHLT for IPC4
    ASoC: SOF: Intel: Switch to use the generic pm_ops.set_core_state
    100GbE Intel Wired LAN Driver Updates 2022-06-08
    Tested-by: Gurucharan <gurucharanx.g@intel.com> (A Contingent worker at Intel)
    * Intel IPI virtualization
    ASoC: SOF: Intel: hda-loader: Clarify the cl_dsp_init() flow
    Complements: 2a68ff846164 ("ASoC: SOF: Intel: hda: Revisit IMR boot sequence")
    ASoC: SOF: Intel: hda-loader: Make sure that the fw load sequence is followed
    Complements: 2a68ff846164 ("ASoC: SOF: Intel: hda: Revisit IMR boot sequence")
    ASoC: SOF: Intel: hda-dsp: Expose hda_dsp_core_power_up()
    Complements: 2a68ff846164 ("ASoC: SOF: Intel: hda: Revisit IMR boot sequence")
    * Convert IRQ chips in Diolan and Intel GPIO drivers to be immutable
    Intel Wired LAN Driver Updates 2022-06-07
    40GbE Intel Wired LAN Driver Updates 2022-06-07
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    KVM: x86/pmu: Avoid exposing Intel BTS feature
    the Intel BTS feature unavailable to guest by setting the
    Opportunistically update Intel specific comments.
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Tested-by: Gurucharan <gurucharanx.g@intel.com> (A Contingent worker at Intel)
    Tested-by: Gurucharan <gurucharanx.g@intel.com> (A Contingent worker at Intel)
    ASoC: harden SoundWire codec/machine drivers used on Intel platforms
    Important note: these changes only touch Intel-based platforms, I
      ASoC: Intel: sof_sdw: handle errors on card registration
    Notify VM exit is defined in latest Intel Architecture Instruction Set
    The Intel MAX10 BMC Root of Trust (RoT) requires that all BMC Nios firmware
    For Intel, the logic to check if the pmu event reported by Intel cpuid is
    Currently, we have [intel|knc|p4|p6]_perfmon_event_map on the Intel
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    as indicated by Intel SDM 19.2.2 and the intel_is_valid_msr() function.
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    According to Intel SDM, software is recommended to  PEBS Baseline
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Cc: John Harrison <John.C.Harrison@Intel.com>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
Author: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    On Intel platforms, the software can use the IA32_MISC_ENABLE[7] bit to
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    to distinguish whether the PMI comes from the guest code like Intel PT.
    be found in the December 2021 release of Intel's SDM, Volume 3,
    guest PEBS records will not be lost, which is available on Intel Ice Lake
    Upcoming Intel CPUs will support virtual x2APIC MSR writes to the vICR,
    Fixes: 14fceff4771e ("net: dsa: Add Lantiq / Intel DSA driver for vrx200")
    ASoC: Intel: sof_sdw: handle errors on card registration
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    ASoC: Intel: broadwell: Make broadwell_disable_jack() return void
    ASoC: Intel: avs: Machine boards and HDA codec support
      ASoC: Intel: avs: Add max98373 machine board
      ASoC: Intel: avs: Add HDAudio machine board
      ASoC: Intel: avs: Add DMIC machine board
      ASoC: Intel: avs: Add I2S-test machine board
      ASoC: Intel: avs: Add rt274 machine board
      ASoC: Intel: avs: Add rt286 machine board
      ASoC: Intel: avs: Add rt298 machine board
      ASoC: Intel: avs: Add rt5682 machine board
      ASoC: Intel: avs: Add nau8825 machine board
      ASoC: Intel: avs: Add ssm4567 machine board
      ASoC: Intel: avs: Add max98357a machine board
      ASoC: Intel: avs: Add da7219 machine board
    ASoC: Intel: soc-acpi and machine driver updates
    Add HD Audio PCI ID for Intel Meteorlake platform.
    ASoC: Intel: sof_sdw: allow HDaudio/HDMI disable
    ASoC: Intel: boards: rename RTL1019 compatible driver to rt1019p
    ASoC: SOF: Intel: add MeteorLake machines
    ASoC: Intel: cirrus-common: fix incorrect channel mapping
    ASoC: Intel: sof_pcm512x: remove unnecessary init
    ASoC: Intel: boards: reset acpi_chan_package
    ASoC: Intel: atom: controls: remove useless initializations
    ASoC: Intel: atom: sst_ipc: remove useless initializations
    ASoC: Intel: atom: sst_ipc: remove redundant test
    ASoC: Intel: atom: sst: remove useless initialization
    ASoC: Intel: Rename set_fmt_new back to set_fmt
    ASoC: Intel: Update to use set_fmt_new callback
    ASoC: Intel: avs: Add da7219 machine board
    ASoC: Intel: avs: Add max98373 machine board
    ASoC: Intel: avs: Add max98357a machine board
    ASoC: Intel: avs: Add ssm4567 machine board
    ASoC: Intel: avs: Add nau8825 machine board
    ASoC: Intel: avs: Add rt5682 machine board
    ASoC: Intel: avs: Add rt298 machine board
    ASoC: Intel: avs: Add rt286 machine board
    ASoC: Intel: avs: Add rt274 machine board
    ASoC: Intel: avs: Add I2S-test machine board
    ASoC: Intel: avs: Add DMIC machine board
    ASoC: Intel: avs: Add HDAudio machine board
    MAINTAINERS: Update Intel pin control to Supported
    thunderbolt: Add support for Intel Raptor Lake
    Intel Raptor Lake has the same integrated Thunderbolt/USB4 controller as
    Intel Alder Lake. By default it is still using firmware based connection
    Due to Intel hardware limitation, once we changed the TMU mode to HiFi
    [ Linus Walleij mentions the Intel PMC in the Elkhart and Tiger Lake
     - Further support for Intel hybrid systems in the evlist and 'perf
     - Add metrics (JSON) for Intel Sapphirerapids.
     - Update metrics for Intel Alderlake.
      MAINTAINERS: Update Intel GPIO (PMIC and PCH) to Supported
      xhci: Allow host runtime PM as default for Intel Alder Lake N xHCI
      xhci: prevent U2 link power state if Intel tier policy prevented U1
      ASoC: Intel: avs: Fix build error on arc, m68k and sparc
      ASoC: Intel: common: fix typo for tplg naming
      Intel/Marvell PXA platform along with the rest. The patches went
    ASoC: Intel: cirrus-common: fix incorrect channel mapping
    MAINTAINERS: Update Intel GPIO (PMIC and PCH) to Supported
     - Intel VT-d driver updates:
       queue, and hit spin lock race from control queue. Test on Intel
    Requested-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    ASoC: Intel: avs: Fix build error on arc, m68k and sparc
    Fixes: beed983621fb ("ASoC: Intel: avs: Machine board registration")
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
      dt-bindings: intel: add binding for Intel n6000
      dt-bindings: soc: add bindings for Intel HPS Copy Engine
     - Improvements for system wide recording, specially for Intel PT
       - Add support for additional Alder Lake-P I2C Controllers to Intel
       - Whitelist Intel Skylake-E Root Ports regardless of which devfn they
       - Override L1 acceptable latency advertised by Intel DG2 so ASPM L1
      Intel VMD host bridge driver:
            the other CPU core is idle (on 2-core Intel Celeron G1610T).
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
      dependencies. Once both branches are merged, only the three Intel
    ASoC: Intel: common: fix typo for tplg naming
    [ 5590.803033] Hardware name: Intel Corporation Alder Lake Client
    Reviewed-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
       - Initial stages of Intel AVS driver merge
     "Intel have enabled DG2 on certain SKUs for laptops, AMD has started
     "Intel PT:
       - Update various Intel event topics
       - Fixes for handling Intel hybrid systems"
    Reviewed-by: John Harrison <John.C.Harrison@Intel.com>
          - MediaTek T700 modems (Intel 5G 5000 M.2 cards)
      selftests/resctrl: Print a message if the result of MBM&CMT tests is failed on Intel CPU
      handling during suspend-to-idle on Intel SoCs, add some new hardware
         Intel PCH thermal driver (Zhang Rui).
       - Remove NULL check after container_of() call from the Intel HFI
       - Make Intel RAPL power capping driver support the RaptorLake and
      PCI/P2PDMA: Whitelist Intel Skylake-E Root Ports at any devfn
    - Quirk Intel DG2 ASPM L1 acceptable latency to be unlimited.  The device
      PCI/ASPM: Make Intel DG2 L1 acceptable latency unlimited
       - Intel: Fix possible null-ptr-deref in ebu_nand_probe()
    Cc: John Harrison <John.C.Harrison@Intel.com>
          - Add new Intel Alder Lake and Raptor Lake support
    The pin "Platform Clock" was only used by the Intel Byt CR platform. In the
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
      which are deps of the new Intel IFS support.
           - Intel "In Field Scan" (IFS) support
      trace: platform/x86/intel/ifs: Add trace point to track Intel IFS operations
      x86/aperfmperf: Untangle Intel and AMD frequency invariance init
    Pull Intel TDX support from Borislav Petkov:
     "Intel Trust Domain Extensions (TDX) support.
      This is the Intel version of a confidential computing solution called
     - Add support for Intel 82378ZB/82379AB, SiS85C497 PIRQ routers
    Suggested-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
       Intel PCH thermal driver (Zhang Rui).
     - Make Intel RAPL power capping driver support the RaptorLake and
     - Initial stages of Intel AVS driver merge.
    In this patch, add support also to Intel PT.
    For more information about Perf tools support for Intel® Processor Trace
      https://perf.wiki.kernel.org/index.php/Perf_tools_support_for_Intel%C2%AE_Processor_Trace
    This is primarily aimed at supporting Intel PT, or similar, where trace
      # cpudesc : Intel(R) Core(TM) i9-9940X CPU @ 3.30GHz
      # cpuid : GenuineIntel,6,85,4
      # cpudesc : 11th Gen Intel(R) Core(TM) i7-1165G7 @ 2.80GHz
      # cpuid : GenuineIntel,6,140,1
      # cpudesc : Intel(R) Core(TM) i9-9940X CPU @ 3.30GHz
      # cpuid : GenuineIntel,6,85,4
    Intel Alder Lake-P i2c controllers.
    * Make use of immutable IRQ chip in Intel pin control drivers
    * Add module alias for Intel Apollo Lake
     -  Add module alias for Intel Apollo Lake
     - Fix Intel LBR callstack entries and nr print message.
      perf session: Fix Intel LBR callstack entries and nr print message
    perf session: Fix Intel LBR callstack entries and nr print message
    When generating callstack information from branch_stack(Intel LBR), the
       - fix for #5806: GPU hangs and display artifacts on Intel GM45
    - fix for #5806: GPU hangs and display artifacts on 5.18-rc3 on Intel GM45
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    - check for CR0.PG, because KVM (like all Intel processors after P5)
    * Intel: Fix possible null-ptr-deref in ebu_nand_probe()
    Remove two dependencies - issues reported by Intel kernel test bot.
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Fixes: d370cec32194 ("crypto: qat - Intel(R) QAT crypto interface")
    Fixes: d370cec32194 ("crypto: qat - Intel(R) QAT crypto interface")
    * With the Intel i195 driver, apparently eDP panels do get powered
    dt-bindings: intel: add binding for Intel n6000
    Add the binding string for the Agilex based Intel n6000 board.
    dt-bindings: soc: add bindings for Intel HPS Copy Engine
    Add device tree bindings documentation for the Intel Hard
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Stop host code (AMD, Intel) to access sdev->dmatb directly.
     - Bunch of pm updates by Intel for peripheral attachment and system pm
    CPU: Intel(R) Xeon(R) Platinum 8380 CPU @ 2.30GHz
    Add ALDERLAKE_N to the list of supported processor models in the Intel
    Tested-by: Gurucharan <gurucharanx.g@intel.com> (A Contingent worker at Intel)
    Intel Wired LAN Driver Updates 2022-05-17
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Reviewed-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Tested-by: Gurucharan <gurucharanx.g@intel.com> (A Contingent worker at Intel)
    Tested-by: Gurucharan <gurucharanx.g@intel.com> (A Contingent worker at Intel)
    Tested-by: Gurucharan <gurucharanx.g@intel.com> (A Contingent worker at Intel)
    ASoC: Intel: avs: Driver core and PCM operations
    interface split here as from Intel ADSP point of view, FE, or HOST side
      "ASoC: Intel: avs: Replace link_mask usage with i2s_link_mask"
      ASoC: Intel: avs: Account for libraries when booting basefw
      ASoC: Intel: avs: Generic soc component driver
      ASoC: Intel: avs: Generic PCM FE operations
      ASoC: Intel: avs: non-HDA PCM BE operations
      ASoC: Intel: avs: HDA PCM BE operations
      ASoC: Intel: avs: Coredump and recovery flow
      ASoC: Intel: avs: Prepare for firmware tracing
      ASoC: Intel: avs: D0ix power state support
      ASoC: Intel: avs: Event tracing
      ASoC: Intel: avs: Machine board registration
      ASoC: Intel: avs: PCI driver implementation
      ASoC: Intel: avs: Power management
      ASoC: Intel: avs: SKL-based platforms support
      ASoC: Intel: avs: APL-based platforms support
      ASoC: Intel: avs: Replace link_mask usage with i2s_link_mask
    On Intel Icelake, topdown events must always be grouped with a slots
    To make that useful, if the Intel ptwrite payload value contains only
     Intel PT Branch Trace, Power Events, Event Trace and PTWRITE
    perf script: Print Intel ptwrite value as a string if it is ASCII
    To make that useful, if the Intel ptwrite payload value contains only
    ptwrite is an Intel x86 instruction that writes arbitrary values into an
    Intel PT trace. It is not supported on all hardware, so provide an
    ASoC: Intel: avs: APL-based platforms support
    ASoC: Intel: avs: SKL-based platforms support
    ASoC: Intel: avs: Power management
    ASoC: Intel: avs: PCI driver implementation
    ASoC: Intel: avs: Machine board registration
    ASoC: Intel: avs: Replace link_mask usage with i2s_link_mask
    ASoC: Intel: avs: Event tracing
    ASoC: Intel: avs: D0ix power state support
    ASoC: Intel: avs: Prepare for firmware tracing
    ASoC: Intel: avs: Coredump and recovery flow
    ASoC: Intel: avs: HDA PCM BE operations
    ASoC: Intel: avs: non-HDA PCM BE operations
    ASoC: Intel: avs: Generic PCM FE operations
    ASoC: Intel: avs: Generic soc component driver
    ASoC: Intel: avs: Account for libraries when booting basefw
    Some platforms with an Intel IPU3 have an IR sensor producing 10 bit
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Now when Intel Elkhart Lake uses again common bit timing and there are
    hardware on Intel Elkhart Lake is based on M_CAN version v3.2.0.
    it as been suggested by Ira Weiny (Intel).
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
      drm/amdgpu: vi: disable ASPM on Intel Alder Lake based systems
    caveat is Intel's Knights Landing that has a bug and does not do so.
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Testing on Intel 8173M with 112 HW threads show:
    supported on the real PR-capable platform (Intel Sapphire Rapids). The
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    xhci: Allow host runtime PM as default for Intel Alder Lake N xHCI
    xhci: prevent U2 link power state if Intel tier policy prevented U1
    interrupt remapping was enabled on Intel Icelake CPUs. For instance:
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Intel MKTME KeyID bits (including Intel TDX private KeyID bits) should
    Intel Multi-Key Total Memory Encryption (MKTME) repurposes couple of
    high bits of physical address bits as 'KeyID' bits.  Intel Trust Domain
    For Intel SST turbo-freq feature to be enabled, the turbo mode on the
    trace: platform/x86/intel/ifs: Add trace point to track Intel IFS operations
    stepping of the processor. Like Intel microcode header, the IFS image
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    (family/model/stepping) details that are contained in Intel microcode
    The processor used on SN2201 is Intel Atom®Processor C Series,
    ASoC: SOF: Intel: HDA: Set up sof_ipc4_fw_data for IPC4
    ASoC: SOF: Intel: HDA: Set IPC4-specific DSP ops for CaVS platforms
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Tested-by: Gurucharan <gurucharanx.g@intel.com> (A Contingent worker at Intel)
    1GbE Intel Wired LAN Driver Updates 2022-05-10
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    is supported by the Intel RAPL driver.
    ASoC: Intel: boards: Chromebook configuration updates
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    From the perspective of Intel cstate residency counters, there is nothing
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    pinctrl: broxton: Add module alias for Intel Apollo Lake
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    ASoC: Intel: sof_ssp_amp: enable capture stream from cs35l41
    ASoC: Intel: sof_ssp_amp: fix no DMIC BE Link on Chromebooks
    ASoC: Intel: sof_rt5682: Add support for adl_rt1019_rt5682s
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    connected FME DFL. But for some cases (e.g. Intel Open FPGA Stack device),
    48-core Intel system:
    Intel Wired LAN Driver Updates 2022-05-06
    100GbE Intel Wired LAN Driver Updates 2022-05-06
    kernel patches, thus need to map previously used primary Intel e-mail
    TexMem512 tests in the synthetic (Intel internal) SynMark test suite.
    t7xx is the PCIe host device driver for Intel 5G 5000 M.2 solution which
    This driver was originally developed by MediaTek. Intel adapted t7xx to
    with Intel 5G 5000 M.2 solution.
    - Update Intel's copyright years to 2021-2022.
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    10GbE Intel Wired LAN Driver Updates 2022-05-05
    drm/amdgpu: vi: disable ASPM on Intel Alder Lake based systems
    RX640, that do not work with ASPM-enabled Intel Alder Lake based systems.
    Using these GFX cards as video/display output, Intel Alder Lake based
    Add an extra check to disable ASPM on Intel Alder Lake based systems with
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Tested-by: Gurucharan <gurucharanx.g@intel.com> (A Contingent worker at Intel)
    Tested-by: Gurucharan <gurucharanx.g@intel.com> (A Contingent worker at Intel)
    drm/amdgpu: vi: disable ASPM on Intel Alder Lake based systems
    RX640, that do not work with ASPM-enabled Intel Alder Lake based systems.
    Using these GFX cards as video/display output, Intel Alder Lake based
    Add an extra check to disable ASPM on Intel Alder Lake based systems with
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
     Hardware name: Intel Corporation Alder Lake Client Platform/AlderLake-P DDR5 RVP, BIOS ADLPFWI1.R00.3056.B00.2201310233 01/31/2022
     Hardware name: Intel Corporation Alder Lake Client Platform/AlderLake-P DDR5 RVP, BIOS ADLPFWI1.R00.3056.B00.2201310233 01/31/2022
    100GbE Intel Wired LAN Driver Updates 2022-05-05
    Reviewed-by: John Harrison <John.C.Harrison@Intel.com>
    Tested-by: Gurucharan <gurucharanx.g@intel.com> (A Contingent worker at Intel)
    Tested-by: Gurucharan <gurucharanx.g@intel.com> (A Contingent worker at Intel)
    Tested-by: Gurucharan <gurucharanx.g@intel.com> (A Contingent worker at Intel)
    IPC4 is going to be the first user of this as its implementation on Intel
    However, starting from Intel Alder Lake CPUs the DMA can go over
    specific to the implementation (Intel firmware based connection manager
      Intel VT-d:
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
         on older (pre-EPYC) or Intel processors
     - Add new Intel model numbers
    net: stmmac: disable Split Header (SPH) for Intel platforms
    So, disable the Split Header for Intel platforms.
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
      usb: dwc3: pci: add support for the Intel Meteor Lake-P
     - Fix Intel PT (Processor Trace) timeless decoding with perf.data
    Fixes: 4bfbbb76e82e ("ASOC: SOF: pci: add ipc_type override for Intel IPC4 tests")
    ASoC: SOF: Intel: bdw/byt/pci-tng: Do not set the load_module ops
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    CPUs Intel E5-2690 v2 to make sure it doesn't regress again.
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    used to mean the IOMMU supports IOMMU_CACHE as a map flag. Only the Intel
    Now that the Intel driver is using enforce_cache_coherency() update the
    IOMMU_CACHE.  Fix the Intel driver to return true since IOMMU_CACHE always
    vfio: Move the Intel no-snoop control off of IOMMU_CACHE
    For Intel IOMMU IOMMU_CACHE was redefined to mean 'force all DMA to be
    x86 platforms are always IOMMU_CACHE, so Intel should ignore this flag.
    enforce_cache_coherency() to operate the special Intel behavior.
    Remove the IOMMU_CACHE test from Intel IOMMU.
    Currently only Intel and AMD IOMMUs are known to support this
    Leave AMD out of sync with Intel and have it block no-snoop even for
    with the existing Intel IOMMU documentation and clean
    Intel PT does not capture data in separate directories, so do not
    ASoC: Intel: bytcr_rt5640: Add quirk for the HP Pro Tablet 408
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Link: https://patchwork.freedesktop.org/patch/msgid/20220427165550.3636686-3-John.C.Harrison@Intel.com
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    x86/aperfmperf: Untangle Intel and AMD frequency invariance init
    Intel parts from being marked __init.
    initialization and mark the Intel specific code and data __init.
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Fixes: 0b1039f016e8 ("mtd: rawnand: Add NAND controller support on Intel LGM SoC")
    Fixes: 2546c6000430 ("platform/x86: Add Intel Software Defined Silicon driver")
    Fixes: 2546c6000430 ("platform/x86: Add Intel Software Defined Silicon driver")
    Fixes: 2546c6000430 ("platform/x86: Add Intel Software Defined Silicon driver")
    Fixes: 2546c6000430 ("platform/x86: Add Intel Software Defined Silicon driver")
    Fixes: 2546c6000430 ("platform/x86: Add Intel Software Defined Silicon driver")
    Fixes: 2546c6000430 ("platform/x86: Add Intel Software Defined Silicon driver")
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    ASoC: Intel: avs: Drop direct ACPI dependency
    Fixes: 47a1886a610a ("ASoC: Intel: avs: Enable AVS driver only on x86 platforms")
    Fixes: 47a1886a610a ("ASoC: Intel: avs: Enable AVS driver only on x86 platforms")
    ASoC: SOF: Intel: Do not (wrongly) assume positive return value in IMR path
    Fixes: 2a68ff846164 ("ASoC: SOF: Intel: hda: Revisit IMR boot sequence")
    ASoC: Intel: atom: use pm_runtime_resume_and_get()
    Intel Wired LAN Driver Updates 2022-04-26
     - Fix some register offsets on Intel Alderlake
    (e.g HCI_CONN_HANDLE_MAX) but controllers like Intel AX200 don't seem
    perf intel-pt: Add link to the perf wiki's Intel PT page
    Add an EXAMPLE section and link to the perf wiki's Intel PT page.
    [   55.120788] ice: Copyright (c) 2018, Intel Corporation.
    Tested-by: Gurucharan <gurucharanx.g@intel.com> (A Contingent worker at Intel)
    [ 5511.187245] Hardware name: Intel Corp. GRANTLEY/GRANTLEY, BIOS GRRFCRB1.86B.0276.D07.1605190235 05/19/2016
    usb: dwc3: pci: add support for the Intel Meteor Lake-P
    This patch adds the necessary PCI IDs for Intel Meteor Lake-P
    Suggested-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    When testing on a Intel(R) Xeon(R) Gold 6254 CPU @ 3.10GHz the resctrl
    selftests/resctrl: Print a message if the result of MBM&CMT tests is failed on Intel CPU
    According to "Intel Resource Director Technology (Intel RDT) on
    2nd Generation Intel Xeon Scalable Processors Reference Manual",
    When the Intel Sub-NUMA Clustering(SNC) feature is enabled,
    Intel CMT and MBM counters may not be accurate.
    If the result of MBM&CMT test fails on Intel CPU,
    Since when the Intel Sub-NUMA Clustering feature is enabled,
    Intel CMT and MBM counters may not be accurate,
    the resctrl_tests also need a function to detect Intel vendor.
    Extend the function to detect Intel vendor as well. Also,
    ASoC: SOF: Intel: improve HDaudio DAI support
    x86 IOMMU drivers (AMD/Intel-IR) do by removing
    ASoC: Intel: avs: Depend on SND_INTEL_DSP_CONFIG
    Fixes: 274d79e51875 ("ASoC: Intel: avs: Configure modules according to their type")
    ASoC: Intel: avs: Enable AVS driver only on x86 platforms
    Fixes: 274d79e51875 ("ASoC: Intel: avs: Configure modules according to their type")
    ASoC: SOF: Intel: Do not set fw_ready callback
    ASoC: SOF: Intel: hda-dai: protect hw_params against successive calls
    ASoC: SOF: Intel: add helper for link DMA cleanups
    ASoC: SOF: Intel: hda-dai: reset dma_data and release stream
    ASoC: SOF: Intel: hda-dai: improve suspend case
    ASoC: SOF: Intel: hda-dai: move code to deal with hda dai/dailink suspend
    ASOC: SOF: Intel: hda-dai: add hda_dai_hw_free_ipc() helper
    ASoC: SOF: Intel: hda-dai: regroup dai and link DMA operations
    ASoC: SOF: Intel: hda-dai: split link DMA and dai operations
    ASoC: SOF: Intel: hda-dai: use snd_soc_dai_get_widget() helper
    ASoC: SOF: Intel: hda-dai: simplify hda_dai_widget_update() prototype
    ASOC: SOF: Intel: hda-dai: consistent naming for HDA DAI and HDA link DMA
    The Intel documentation refers to the concepts of 'HDAudio host
    ASoC: SOF: Intel: Add IPC-specific dai ops for IPC3
    ("mtd: physmap_of: add a hook for Intel IXP4xx flash probing")
    for Intel proprietary eDP backlight control via DPCD registers, but
    Intel proprietary eDP backlight control is used only if that exists.
    Intel proprietary eDP backlight control via enable_dpcd_backlight
    - Ignore missing HDR static metadata if Intel proprietary eDP
      support for Intel proprietary eDP backlight control is detected
    Fixes: 4a8d79901d5b ("drm/i915/dp: Enable Intel's HDR backlight interface (only SDR for now)")
    Tested on an Acer One AO532h with an Intel N450 SoC.
    Fixes: 7ca5ce896524f ("firmware: add Intel Stratix10 service layer driver")
    Add two PCI IDs and quirks for APL Chromebooks and Intel IPC4
    ASoC: SOF: Intel: hda: Revisit IMR boot sequence
    ASoC: SOF: Intel: hda: simplify NHLT handling
      ASoC: Intel: sof_es8336: Add a quirk for Huawei Matebook D15
      ASoC: Intel: sof_es8336: add a quirk for headset at mic1 port
      ASoC: Intel: sof_es8336: support a separate gpio to control headphone
      ASoC: Intel: sof_es8336: simplify speaker gpio naming
      ASoC: Intel: soc-acpi: correct device endpoints for max98373
    ASoC: SOF: Intel: pci-tgl: add RPL-P support
    Add PCI DID for Intel Raptor Lake P.
    ASoC: SOF: Intel: pci-tgl: add ADL-PS support
    Add PCI DID for Intel Alder Lake PS.
    ASOC: SOF: pci: add ipc_type override for Intel IPC4 tests
    topology files, typically Intel and partners.
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Intel server platforms that support 'RAID', i.e. have platform firmware
    I can easily reproduce it with a Intel(R) Xeon(R) CPU E5-2630 with 46 bits
    Reviewed-by: John Harrison <John.C.Harrison@Intel.com>
    mei_gsc binds to a auxiliary devices exposed by Intel discrete
    ASoC: Intel: sof_ssp_amp: remove 'set-but-not-used' warning
    Intel drivers translate actions returned from XDP programs to their own
    Intel drivers translate actions returned from XDP programs to their own
    for Intel proprietary eDP backlight control via DPCD registers, but
    Intel proprietary eDP backlight control is used only if that exists.
    Intel proprietary eDP backlight control via enable_dpcd_backlight
    - Ignore missing HDR static metadata if Intel proprietary eDP
      support for Intel proprietary eDP backlight control is detected
    Fixes: 4a8d79901d5b ("drm/i915/dp: Enable Intel's HDR backlight interface (only SDR for now)")
    Tested on an Acer One AO532h with an Intel N450 SoC.
    aligned with those used by the Intel AVS driver to avoid duplicate
    ASoC: Intel: avs: Topology and path management
    following call trace when running "phc_ctl /dev/ptp0 set" on a Intel
    Intel Agilex and NXP S32G boards, there is no delay needed at all.
       core(Intel i3-12100)
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    From the perspective of Intel cstate residency counters,
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Reviewed-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Reviewed-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Reviewed-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
     "A few more fixes for SPI, plus one new PCI ID for another Intel
    The project providing FPGA design for Intel EP4CGX15 based DB4CGX15
    Implementation on Intel FPGA based PCI Express board is available
    ASoC: Intel: avs: Configure modules according to their type
    ASoC: Intel: avs: Prepare modules before bindings them
    ASoC: Intel: avs: Arm paths after creating them
    ASoC: Intel: avs: Path state management
    ASoC: Intel: avs: Path creation and freeing
    ASoC: Intel: avs: Declare path and its components
    ASoC: Intel: avs: Support link_mask formatted string
    ASoC: Intel: avs: Add topology loading operations
    ASoC: Intel: avs: Parse path and path templates tuples
    ASoC: Intel: avs: Parse pipeline and module tuples
    ASoC: Intel: avs: Parse pplcfg and binding tuples
    ASoC: Intel: avs: Parse module-extension tuples
    ASoC: Intel: avs: Add topology parsing infrastructure
    ASoC: Intel: avs: Declare vendor tokens
    ASoC: SOF: Intel: add IP identifier
    This patch adds an IP identifier for each Intel platform. The
    ASoC: SOF: Intel: hda: expose some codeloader functions
    ASoC: SOF: Intel: hda: Define rom_status_reg in sof_intel_dsp_desc
    ASoC: SOF: Intel: hda: define check_ipc_irq op
    ASoC: SOF: Intel: hda: use BIT() macros for consistency
    ASoC: SOF: Intel: move HDA_CL_STREAM_FORMAT definition to header
    ASoC: SOF: Intel: hda: use common ops across platforms
    patches, the dsp_ops will revisited for Intel HDaudio platforms, with
    The Intel IPCv4 is only supported on Intel platforms after APL, and
    intended for Intel only as a convergence path with firmware used in
    Intel is subdividing the mobile segment with additional models
    with the same codename. Using the Intel "N" and "P" suffices
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Reviewed-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Intel Wired LAN Driver Updates 2022-04-13
       using Intel PT where we have a dummy event to capture text poke perf
    Intel Wired LAN Driver Updates 2022-04-14
    Add HDMI codec VID for Intel Raptorlake-P platform.
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Link: https://patchwork.freedesktop.org/patch/msgid/20220412225955.1802543-2-John.C.Harrison@Intel.com
    Tested-by: Gurucharan <gurucharanx.g@intel.com> (A Contingent worker at Intel)
    [ 1379.595926] Hardware name: Intel Corporation S1200SP/S1200SP, BIOS S1200SP.86B.03.01.0042.013020190050 01/30/2019
    Test Intel machine state capturing.
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    ASoC: SOF: Intel: Check the bar size before remapping
    Intel Raptor Lake-S has the same SPI serial flash controller as Alder
    40GbE Intel Wired LAN Driver Updates 2022-04-12
    Tested-by: Gurucharan <gurucharanx.g@intel.com> (A Contingent worker at Intel)
    Tested-by: Gurucharan <gurucharanx.g@intel.com> (A Contingent worker at Intel)
    Tested-by: Gurucharan <gurucharanx.g@intel.com> (A Contingent worker at Intel)
    Tested-by: Gurucharan <gurucharanx.g@intel.com> (A Contingent worker at Intel)
    Tested-by: Gurucharan <gurucharanx.g@intel.com> (A Contingent worker at Intel)
    Intel Wired LAN Driver Updates 2022-04-08
    PCI/P2PDMA: Whitelist Intel Skylake-E Root Ports at any devfn
    In 7b94b53db34f ("PCI/P2PDMA: Add Intel Sky Lake-E Root Ports B, C, D to
    Add additional structure definitions for Intel In-memory Analytics
    A microcode update on some Intel processors causes all TSX transactions
      [*]: Intel TSX Disable Update for Selected Processors, doc ID: 643557
      perf/x86: Add Intel Raptor Lake support
      scsi: ufs: ufs-pci: Add support for Intel MTL
    Cc: "Peter Zijlstra (Intel)" <peterz@infradead.org>
    [  718.219695] Hardware name: Intel Corporation S2600WFT/S2600WFT, BIOS SE5C620.86B.02.01.0012.070720200218 07/07/2020
    100GbE Intel Wired LAN Driver Updates 2022-04-07
    ASoC: Intel: sof_es8336: Add a quirk for Huawei Matebook D15
    ASoC: Intel: sof_es8336: add a quirk for headset at mic1 port
    ASoC: Intel: sof_es8336: support a separate gpio to control headphone
    ASoC: Intel: sof_es8336: simplify speaker gpio naming
    ASoC: Intel: soc-acpi: correct device endpoints for max98373
    PCI/ASPM: Make Intel DG2 L1 acceptable latency unlimited
    Intel DG2 discrete graphics PCIe endpoints advertise L1 acceptable exit
    Intel TDX doesn't allow VMM to directly access guest private memory.
    Intel TDX protects guest memory from VMM access. Any memory that is
    found in Intel TDX Virtual Firmware Design Guide, sec titled "AP
    Guest-Host-Communication Interface (GHCI) for Intel Trust Domain
    Extensions (Intel TDX) specification, sec titled "TDG.VP.
    in Intel Trust Domain Extensions (Intel TDX) Guest-Host-Communication
    compatibility or remappable format, see Intel Virtualization Technology
    Fixes: 28f74201e37c ("ARM: pxa: remove Intel Imote2 and Stargate 2 boards")
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    scsi: ufs: ufs-pci: Add support for Intel MTL
    Add PCI ID and callbacks to support Intel Meteor Lake (MTL).
    ASoC: Intel: boards: Use temporary variable for struct device
    ASoC: Intel: sof_rt5682: Add support for max98360a speaker amp on SSP2
    Follow Intel's design to replace max98360a amp SSP2 reather than SSP1
    Intel Wired LAN Driver Updates 2022-04-05
    Suggested-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    for Intel Alder Lake as well. Fix register offsets for ADL-N variant.
    Fixes: 114b610b9048 ("pinctrl: alderlake: Add Intel Alder Lake-N pin controller support")
    ASoC: Intel: catpt: Drop redundant enum constant
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Raptor Lake is Intel's successor to Alder lake. PPERF and SMI_COUNT MSRs
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Raptor Lake is Intel's successor to Alder lake. From the perspective of
    Intel cstate residency counters, there is nothing changed compared with
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    perf/x86: Add Intel Raptor Lake support
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    ASoC: SOF: Intel: hda-loader: Use local snd_dma_buffer
    KVM: x86/pmu: Use different raw event masks for AMD and Intel
    The third nybble of AMD's event select overlaps with Intel's IN_TX and
    IN_TXCP bits. Therefore, we can't use AMD64_RAW_EVENT_MASK on Intel
       - Other device specific fixes for HD-audio, ASoC mediatek, Intel,
      ASoC: SOF: Intel: Fix build error without SND_SOC_SOF_PCI_DEV
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    reset value on Intel platform to 0x7.
       - Add Intel uncore frequency scaling documentation file to its
     - Add Intel uncore frequency scaling documentation file to its
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Suggested-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
       - New subdriver for Intel Alder Lake-M SoC.
       - New subdriver for Intel Ice Lake-N SoC, including PCH support.
      Intel PT:
         Explanation about these features from the "Intel® 64 and IA-32
      Intel:
     "Add support for Intel CET-IBT, available since Tigerlake (11th gen),
       - Add support for Charger to Intel PMIC CRC
       - Add support for Raptor Lake to Intel LPSS PCI
      mfd: intel-lpss: Add Intel Raptor Lake PCH-S PCI IDs
       - Add Intel 3rd Gen Intel Xeon Scalable Processors to whitelist
     - Add an erratum workaround for Intel CPUs which, in certain
        - Intel Software Defined Silicon
    ASoC: SOF: Intel: Fix build error without SND_SOC_SOF_PCI_DEV
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
     - Intel VT-d updates:
     "Lots of work all over, Intel improving DG2 support, amdkfd CRIU
      7b8f40b3de75c971 ("x86/cpu: Add definitions for the Intel Hardware Feedback Interface")
      7b8f40b3de75c971 ("x86/cpu: Add definitions for the Intel Hardware Feedback Interface")
          - iosm: Intel M.2 7360 WWAN card
       - Intel Ethernet NICs:
       - Intel WiFi (iwlwifi):
       - Preparation for the implementation of Intel IPI virtualization
       - Continued cleanup of the Intel IXP4xx platforms, removing some
      ARM: pxa: remove Intel Imote2 and Stargate 2 boards
         for Intel systems
       - Preliminary works forthcoming Intel AVS driver for legacy Intel DSP
         TLV320AIC31xx, Intel machines with CS35L41 and ESSX8336, Mediatek
       - Updates for Intel ADL and Tegra234, various platform quirks for
    Intel Cannon Lake and others in the future.
    [ 1968.511629] Hardware name: Intel(R) Client Systems NUC8i7HVK/NUC8i7HVB, BIOS HNKBLi70.86A.0067.2021.0528.1339 05/28/2021
    distribution on a 2 socket Intel server with Optane DC Persistent
    distribution on a 2 socket Intel server with Optane DC Persistent Memory
    - Add Intel 3rd Gen Intel Xeon Scalable Processors to P2PDMA whitelist
      PCI/P2PDMA: Add Intel 3rd Gen Intel Xeon Scalable Processors to whitelist
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
     - Fix address filtering for Intel/PT,ARM/CoreSight
     - Enable Intel/PEBS format 5
     - Intel/PT: Enable not recording Taken-Not-Taken packets
       - Support for AMD AMDI0062, Intel Raptor Lake, Mediatek MT7986 and
      driver for the Intel Hardware Feedback Interface (HFI) along with some
      there is a new piece of documentation for the Intel DPTF (Dynamic
       - Add a new thermal driver for the Intel Hardware Feedback Interface
       - Add Intel Dynamic Power and Thermal Framework (DPTF) kernel
      of documentation for Intel uncore frequency scaling.
       - Document Intel uncore frequency scaling (Srinivas Pandruvada).
       - Make the ACPI driver for Intel SoCs (LPSS) let the SPI driver know
     - Merge the AMD and Intel PPIN code into a shared one by both vendors.
      x86/cpu: Merge Intel and AMD ppin_init() functions
       Intel systems.
     - Some building blocks for use in forthcoming Intel AVS driver for
       legacy Intel DSP firmwares.
       TLV320AIC31xx, Intel machines with CS35L41 and ESSX8336, Mediatek
    successfully anymore. Both Intel and AMD seem to be affected. Reverting
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
     - Ignore case in topdown.slots check, fixing issue with Intel Icelake
    40GbE Intel Wired LAN Driver Updates 2022-03-17
    Tested: Processor Intel Xeon E5-2620 (2 sockets, 6 cores/socket, 2
    Merge Intel Hardware Feedback Interface (HFI) thermal driver for
      x86/cpu: Add definitions for the Intel Hardware Feedback Interface
      x86/Documentation: Describe the Intel Hardware Feedback Interface
     - Add Intel Dynamic Power and Thermal Framework (DPTF) kernel interface
     - Document Intel uncore frequency scaling (Srinivas Pandruvada).
     - Make the ACPI driver for Intel SoCs (LPSS) let the SPI driver know
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    100GbE Intel Wired LAN Driver Updates 2022-03-16
    Tested-by: Gurucharan G <gurucharanx.g@intel.com> (A Contingent worker at Intel)
    Tested-by: Gurucharan G <gurucharanx.g@intel.com> (A Contingent worker at Intel)
    - Bit0: set to 1 to indicate Intel(R) Dynamic Tuning is active, 0 to
    - Bit1: set to 1 to indicate Intel(R) Dynamic Tuning is controlling
    - Bit2: set to 1 to indicate Intel(R) Dynamic Tuning is controlling
    - Bit3: set to 1 to indicate Intel(R) Dynamic Tuning is handling
    Document Intel Dynamic Platform and Thermal Framework (DPTF)
    Tested-by: Gurucharan <gurucharanx.g@intel.com> (A Contingent worker at Intel)
    Tested-by: Gurucharan <gurucharanx.g@intel.com> (A Contingent worker at Intel)
    100GbE Intel Wired LAN Driver Updates 2022-03-15
    Intel Wired LAN Driver Updates 2022-03-15
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Cc: John Harrison <John.C.Harrison@Intel.com>
    Tested-by: Gurucharan G <gurucharanx.g@intel.com> (A Contingent worker at Intel)
    100GbE Intel Wired LAN Driver Updates 2022-03-14
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    usb: dwc3: pci: Add support for Intel Alder Lake
    for Intel Alder Lake SoC.
    In function mchp_pdmc_af_put(), Intel's kernel test robot reports the
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Intel IBT requires that every indirect JMP/CALL targets an ENDBR
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Intel IBT requires the target of any indirect CALL or JMP instruction
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    with Intel IBT enabled the first instruction of a function will most
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Tested-by: Gurucharan G <gurucharanx.g@intel.com> (A Contingent worker at Intel)
    media: platform: place Intel drivers on a separate dir
    In order to cleanup the main platform media directory, move Intel
    [  183.638298] Hardware name: Intel Corporation CoffeeLake Client Platform/CoffeeLake H DDR4 RVP, BIOS CNLSFWR1.R00.X208.B00.1905301319 05/30/2019
      Using CPUID GenuineIntel-6-97-1
      Using CPUID GenuineIntel-6-97-1
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    ASoC: SOF/Intel: small fixes and updates for 5.18
    and sync them and a couple of minor updates for Intel/SOF platforms.
    ASoC: Intel: AVS - Audio DSP for cAVS
    A continuation of cleanup work of Intel SST solutions found in
    ASoC: Intel: avs: Code loading over HDA
    ASoC: Intel: avs: Code loading over CLDMA
    ASoC: Intel: avs: Implement CLDMA transfer
    ASoC: Intel: avs: General code loading flow
    ASoC: Intel: avs: Dynamic firmware resources management
    ASoC: Intel: avs: Declare module configuration types
    ASoC: Intel: avs: Firmware resources management utilities
    ASoC: Intel: avs: Add basefw runtime-parameter requests
    ASoC: Intel: avs: Add ROM requests
    ASoC: Intel: avs: Add power management requests
    ASoC: Intel: avs: Add module management requests
    ASoC: Intel: avs: Add pipeline management requests
    ASoC: Intel: avs: Add code loading requests
    ASoC: Intel: avs: Inter process communication
    Implement the IPC between Intel audio firmware and kernel driver. The
    ASoC: Intel: Introduce AVS driver
      * Improvements for Intel Alpine and Titan Ridge support
      thunderbolt: Disable LTTPR on Intel Titan Ridge
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    ASoC: SOF: Intel: Convert to use the generic set_stream_data_offset ops
    ASoC: SOF: Intel: hda-ipc: Add hda_set_stream_data_offset()
    ASoC: Intel: soc-acpi: Add entry for rt711-sdca-sdw in ADL match table
    ASoC: SOF: Intel: add topology overwrite for Taniks
    ASoC: SOF: Intel: enable DMI L1 for playback streams
    Fixes: 246dd4287dfb ("ASoC: SOF: Intel: make DMI L1 selection more robust")
    [  183.638298] Hardware name: Intel Corporation CoffeeLake Client Platform/CoffeeLake H DDR4 RVP, BIOS CNLSFWR1.R00.X208.B00.1905301319 05/30/2019
      dt-bindings: usb: dwc2: fix compatible of Intel Agilex
    100GbE Intel Wired LAN Driver Updates 2022-03-09
    ALSA/ASoC/SOF/Intel: improve support for ES8336-based platforms
    This patchset adds a number of improvements for ES8336-based Intel
    this is a first-step towards an 'out of the box' experience on Intel
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Intel P-state tracer is a useful tool to tune and debug Intel P-state
    Tested-by: Kiran Bhandare <kiranx.bhandare@intel.com>  (A Contingent Worker at Intel)
    ASoC: Intel: boards: fix randconfig issue
    Fixes: 2fe14ff61bd6 ("ASoC: Intel: sof_ssp_amp: rename driver and support cs35l41 amplifier")
    Tested-by: Gurucharan G <gurucharanx.g@intel.com> (A Contingent worker at Intel)
    ASoC: Intel: bytcht_es8316: move comment to the right place
    ASoC: Intel: sof_es8336: add cfg-dmics component for UCM support
    ASoC: Intel: sof_es8336: extend machine driver to support ES8326 codec
    ASoC: Intel: sof_es8336: add support for JD inverted quirk
    ASoC: Intel: sof_es8336: move comment to the right place
    ASoC: Intel: sof_es8336: log all quirks
    ASoC: Intel: sof_es8336: use NHLT information to set dmic and SSP
    existing DMI quirks added by commit a164137ce91a ("ASoC: Intel: add
    ASoC: Intel: Revert "ASoC: Intel: sof_es8336: add quirk for Huawei D15 2021"
    ASoC: Intel: sof_es8336: get codec device with ACPI instead of bus search
    ASoC: Intel: sof_es8336: make gpio optional
    ASoC: Intel: soc-acpi: add ESSX8336 support on Cannon Lake machines
    ASoC: Intel: soc-acpi: add more ACPI HIDs for ES83x6 devices
    ASoC: Intel: soc-acpi: quirk topology filename dynamically
    ASoC: SOF: Intel: hda: report SSP link mask to machine driver
    ASoC: SOF: Intel: hda: retrieve DMIC number for I2S boards
    enable in the machine driver. In the case of Intel devices, this may
    Intel Wired LAN Driver Updates 2022-03-08
    10GbE Intel Wired LAN Driver Updates 2022-03-08
    Add HD Audio PCI ID for a variant of Intel AlderLake-P.
    Tested-by: Gurucharan <gurucharanx.g@intel.com> (A Contingent worker at Intel)
    Tested-by: Gurucharan G <gurucharanx.g@intel.com> (A Contingent worker at Intel)
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    in this context refers to both SVM's explicit ASID and Intel's implicit
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    ASoC: Intel: catpt: use asoc_substream_to_rtd()
    "ASoC: SOF: Intel: hda: assign link DMA channel at run-time",
    Fixes: bdf4ad3fd01f ('ASoC: SOF: Intel: hda: assign link DMA channel at
    mfd: intel-lpss: Add Intel Raptor Lake PCH-S PCI IDs
    Add Intel Raptor Lake PCH-S LPSS PCI IDs.
    A couple of updates for Intel and AMD hardware, along with minor
      ASoC: SOF: Intel: pci-tgl: add RPL-S support
      ASoC: SOF: Intel: hda: clarify operator precedence
    ASoC: Intel: boards: cleanups for 5.18
    ASoC: Intel: sof_sdw: fix quirks for 2022 HP Spectre x360 13"
    ASoC: Intel: boards: add GPIOLIB dependency where missed
    ASoC: Intel: boards: remove explicit dependency on GPIOLIB when DMIC is used"
    This patch reverts commit 4262ddc2ad63 ("ASoC: Intel: boards: add
    ASoC: SOF: Intel: hda: clarify operator precedence
    ASoC: SOF: Intel: pci-tgl: add RPL-S support
    Add PCI DID for Intel Raptor Lake S.
    ALSA: x86: Use standard mmap helper for Intel HDMI LPE audio
    Intel HDMI LPE audio driver has its own mmap callback that mimics with
    Back-merge of 5.17-devel branch for further work on Intel LPE HDMI stuff
    it became possible to enable the LFENCE "retpoline" on Intel. However,
    Intel doesn't recommend it, as it has some weaknesses compared to
     - Add support for Intel Madison Peak (MsP2)
      Bluetooth: btusb: Add support for Intel Madison Peak (MsP2) device
     - Fix a double list_add() in Intel VT-d code
    on test machine: 88 threads 2 sockets Intel(R) Xeon(R) Gold 6238M CPU @ 2.10GHz with 128G memory
    Reviewed-by: John Harrison <John.C.Harrison@Intel.com>
    Starting from Intel VT-d v3.2, Intel platform BIOS can provide additional
    device in SATC table because Intel SoC devices in SATC table are trusted to
    The Intel IOMMU driver has already converted to use default domain
    Bluetooth: btusb: Add support for Intel Madison Peak (MsP2) device
    Bus 003 Device 003: ID 8087:0035 Intel Corp.
    100GbE Intel Wired LAN Driver Updates 2022-03-03
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Link: https://patchwork.freedesktop.org/patch/msgid/20220302003357.4188363-9-John.C.Harrison@Intel.com
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Link: https://patchwork.freedesktop.org/patch/msgid/20220302003357.4188363-8-John.C.Harrison@Intel.com
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Link: https://patchwork.freedesktop.org/patch/msgid/20220302003357.4188363-7-John.C.Harrison@Intel.com
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Link: https://patchwork.freedesktop.org/patch/msgid/20220302003357.4188363-6-John.C.Harrison@Intel.com
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Link: https://patchwork.freedesktop.org/patch/msgid/20220302003357.4188363-5-John.C.Harrison@Intel.com
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Link: https://patchwork.freedesktop.org/patch/msgid/20220302003357.4188363-4-John.C.Harrison@Intel.com
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Link: https://patchwork.freedesktop.org/patch/msgid/20220302003357.4188363-3-John.C.Harrison@Intel.com
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Link: https://patchwork.freedesktop.org/patch/msgid/20220302003357.4188363-2-John.C.Harrison@Intel.com
            - 2x Intel(R) Xeon(R) Gold 6140 CPU @ 2.30GHz
    40GbE Intel Wired LAN Driver Updates 2022-03-01
    first Intel 82801 chipset, and trivial to support. Oscar Romero
    ASoC: Intel: machine driver updates for 5.18
    Tests file configuration and error handling of the Intel Software
    tools arch x86: Add Intel SDSi provisiong tool
    Intel CPUs supporting Software Defined Silicon (SDSi).
    ASoC: Intel: soc-acpi: add entries in ADL match table
    ASoC: Intel: sof_ssp_amp: rename driver and support cs35l41 amplifier
    ASoC: Intel: cirrus-common: support cs35l41 amplifier
    ASoC: Intel: sof_rt1308: move rt1308 code to common module
    ASoC: Intel: boards: create sof-realtek-common module
    ASoC: Intel: add RT1308 I2S machine driver and HDMI-in capture via I2S support.
    ASoC: Intel: boards: fix spelling in comments
    negative impacts and also tested well on both Intel and ARM platforms.
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Link: https://patchwork.freedesktop.org/patch/msgid/20220225015232.1939497-1-John.C.Harrison@Intel.com
    information to it, hence allow to fix Intel Wildcat Point case in the future.
    Cc: John Harrison <John.C.Harrison@Intel.com>
    Reviewed-by: John Harrison <John.C.Harrison@Intel.com>
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Link: https://patchwork.freedesktop.org/patch/msgid/20220217212942.629922-1-John.C.Harrison@Intel.com
    Added documentation to configure uncore frequency limits in Intel
    dt-bindings: usb: dwc2: fix compatible of Intel Agilex
    Intel Agilex USB DWC2 node is used as compatible with generic snps,dwc2
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Suggested-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Per Intel's SDM on the "Instruction Set Reference", when
    behavior for Intel's upcoming IPI virtualization support, which does not
    Previous versions of Intel's SDM and AMD's APM don't explicitly state
    According to Intel SDM 10.8.6.1(baremetal scenario):
    Fixes: 28f74201e37c ("ARM: pxa: remove Intel Imote2 and Stargate 2 boards")
    If CONFIG_RFKILL is not set, the Intel WiFi driver will not build
    Intel Wired LAN Driver Updates 2022-02-28
    Merge with mainline to get the Intel ASoC generic helpers header and
     -  Add Intel Alder Lake-N pin controller support
    ARM: pxa: remove Intel Imote2 and Stargate 2 boards
    [852.436489] Hardware name: Intel Corporation Alder Lake Client Platform/AlderLake-P DDR5 RVP, BIOS ADLPFWI1.R00.2422.A00.2110131104 10/13/2021
      0000:59:00.5 RAID bus controller: Intel Corporation Volume Management Device NVMe RAID Controller (rev 20)
      10000:80:01.0 PCI bridge: Intel Corporation Device 352a (rev 03)
      10000:80:03.0 PCI bridge: Intel Corporation Device 352b (rev 03)
      10000:80:05.0 PCI bridge: Intel Corporation Device 352c (rev 03)
      10000:80:07.0 PCI bridge: Intel Corporation Device 352d (rev 03)
      10000:81:00.0 Non-Volatile memory controller: Intel Corporation NVMe Datacenter SSD [3DNAND, Beta Rock Controller]
      10000:82:00.0 Non-Volatile memory controller: Intel Corporation NVMe Datacenter SSD [3DNAND, Beta Rock Controller]
    Intel Wired LAN Driver Updates 2022-02-25
    [  560.550716] Hardware name: Intel Corporation CoffeeLake Client Platform/CoffeeLake S UDIMM RVP, BIOS CNLSFWR1.R00.X220.B00.2103302221 03/30/2021
    stmmac: intel: Enable 2.5Gbps for Intel AlderLake-S
    Intel AlderLake-S platform is capable of running on 2.5GBps link speed.
    Cc: John Harrison <John.C.Harrison@Intel.com>
    Cc: John Harrison <John.C.Harrison@Intel.com>
    Cc: John Harrison <John.C.Harrison@Intel.com>
    Cc: John Harrison <John.C.Harrison@Intel.com>
    Cc: John Harrison <John.C.Harrison@Intel.com>
    Cc: John Harrison <John.C.Harrison@Intel.com>
    Cc: John Harrison <John.C.Harrison@Intel.com>
    Cc: John Harrison <John.C.Harrison@Intel.com>
    Cc: John Harrison <John.C.Harrison@Intel.com>
    Cc: John Harrison <John.C.Harrison@Intel.com>
    Cc: John Harrison <John.C.Harrison@Intel.com>
    Cc: John Harrison <John.C.Harrison@Intel.com>
    Cc: John Harrison <John.C.Harrison@Intel.com>
      usb: dwc3: pci: Add "snps,dis_u2_susphy_quirk" for Intel Bay Trail
      usb: dwc3: pci: add support for the Intel Raptor Lake-S
    PCI/P2PDMA: Add Intel 3rd Gen Intel Xeon Scalable Processors to whitelist
    Update the P2P device table with a device ID for the 3rd Gen Intel Xeon
    - Cleanup of Altera/Intel ARMv7 and ARMv8 DTS and bindings
    <4> [299.836376] Hardware name: Intel(R) Client Systems NUC11TNHi5/NUC11TNBi5, BIOS TNTGL357.0042.2020.1221.1743 12/21/2020
            <6>[    0.000000] DMI: Intel Corporation CoffeeLake Client Platform/CoffeeLake S UDIMM RVP, BIOS CNLSFWR1.R00.X220.B00.2103302221 03/30/2021
    Add a quirk to disable MEI interface on Intel PCH Ignition (IGN)
    Extend Intel service layer driver to get the firmware version running at
    FPGA device. Therefore FPGA manager driver, one of Intel service layer
    Fixes: 90b9aacf912a ("serial: 8250_pci: add Intel Tangier support")
    Fixes: f549e94effa1 ("serial: 8250_pci: add Intel Penwell ports")
    Depends-on: d9eda9bab237 ("serial: 8250_pci: Intel MID UART support to its own driver")
    separate module"), commit d9eda9bab2372 ("serial: 8250_pci: Intel MID
       e.g. Intel Alder Lake
    is not supported (yet) on Intel platforms.
    ASoC: SOF: Intel: Fix NULL ptr dereference when ENOMEM
    Fixes: d16046ffa6de040bf580a64d5f4d0aa18258a854 ("ASoC: SOF: Intel: Add Intel specific HDA firmware loader")
    10GbE Intel Wired LAN Driver Updates 2022-02-23
    Fixes: 25014521603f ("spi: pxa2xx-pci: Enable DMA for Intel Merrifield")
    negative impacts and also tested well on both Intel and ARM platforms.
    ASoC: Intel: soc-acpi-byt: Add new WM5102 ACPI HID
    both AMD SEV and Intel TDX. The AMD-specific behavior is isolated in the
    Intel TDX code will land here. AMD SEV code will also eventually be
    This adds pinctrl/GPIO support for Intel Ice Lake-N PCH. The Ice Lake-N
    PCH GPIO is based on the same version of the Intel GPIO hardware than
    Intel Cannon Lake with different set of pins and ACPI ID.
    pinctrl: alderlake: Add Intel Alder Lake-N pin controller support
    This change driver adds pinctrl/GPIO support for Intel Alder Lake-N SoC. The
    compatible with the one supported by the Intel core pinctrl/GPIO driver.
    Intel Raptor Lake-S PCH has the same GPIO hardware than Alder Lake-S PCH
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    ASoC: SOF: Intel: Add topology overwrite for Felwinter
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
Author: Peter Zijlstra (Intel) <peterz@infradead.org>
    sufficient for some Intel processors. Therefore rename the thing to
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Intel has confirmed the following:
    Intel Wired LAN Driver Updates 2022-02-18
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Tested-by: Gurucharan G <gurucharanx.g@intel.com> (A Contingent worker at Intel)
    Tested-by: Gurucharan G <gurucharanx.g@intel.com> (A Contingent worker at Intel)
    ASoC: Intel: sof_es8336: add quirk for Huawei D15 2021
    Fixes: b4b7e67c917f ("crypto: qat - Intel(R) QAT ucode part of fw loader")
    Implement HDA keep alive (KAE) support for Intel display codecs. When no
    This is a new feature in Intel AlderLake-P display codec implementation
    and replaces the Intel i915 silent-stream extension that has been used
    spi: pxa2xx: Add support for Intel Raptor Lake PCH-S
    Add support for LPSS SPI on Intel Raptor Lake PCH-S. It has four
    spi: intel-pci: Add support for Intel Ice Lake-N SPI serial flash
    Intel Ice Lake-N has the same SPI serial flash controller as Ice Lake-LP.
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    memory (Intel Optane DCPMM) nodes is as follows,
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    case on Intel Broadwell, for instance. Since Intel Skylake, the latency
    Add documentation for Event Trace and TNT disable to the perf Intel PT man
    perf script: Display Intel PT iflag synthesized event
    Similar to other Intel PT synth events, display changes to the interrupt
    perf script: Display Intel PT CFE (Control Flow Event) / EVD (Event Data) synthesized event
    Similar to other Intel PT synth events, display Event Trace events recorded
    Synthesize an attribute event and sample events for Intel PT Event Trace
    events. This will be used for Intel PT Event Trace events.
    perf tools: Define Intel PT iflag synthesized event
    Similar to other Intel PT synth events, define a structure to hold
    perf tools: Define Intel PT CFE (Control Flow Event) / EVD (Event Data) event
    Similar to other Intel PT synth events, define structures to hold CFE
    As of Intel SDM (https://www.intel.com/sdm) version 076, there is a new
    Intel PT feature called Event Trace which adds a bit to the existing
    As of Intel SDM (https://www.intel.com/sdm) version 076, there is a new
    Intel PT feature called Event Trace which requires 2 new packets CFE
    For more details, refer to the Intel SDM, Intel Processor Trace chapter.
    From the Intel documentation:
    As of Intel SDM (https://www.intel.com/sdm) version 076, there is a new
    Intel PT feature called Event Trace which adds a bit to the existing
    As of Intel SDM (https://www.intel.com/sdm) version 076, there is a new
    Intel PT feature called Event Trace which requires 2 new packets CFE and
    I got the "Intel® 64 and IA-32 architectures software developer’s manual
    As of Intel SDM (https://www.intel.com/sdm) version 076, there is a new
    Intel PT feature called TNT-Disable which is enabled config bit 55.
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    As of Intel SDM (https://www.intel.com/sdm) version 076, there is a new
    Intel PT feature called Event Trace which is enabled config bit 31.
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    usb: dwc3: pci: Add "snps,dis_u2_susphy_quirk" for Intel Bay Trail
    usb: dwc3: pci: add support for the Intel Raptor Lake-S
    This patch adds the necessary PCI ID for Intel Raptor Lake-S
    following two patches do the conversion itself. Note the Intel SPI flash
    i2c: i801: Add support for Intel Raptor Lake PCH-S
    Add SMBus PCI ID on Intel Raptor Lake PCH-S.
    GenuineIntel-6-86,V1.17,/SNR/snowridgex_core_v1.17.json,core,,,
    GenuineIntel-6-86,V1.17,/SNR/snowridgex_uncore_v1.17.json,uncore,,,
    GenuineIntel-6-86,v1,tremontx,core
    Some Intel TMA metrics compute a ratio that may divide by 0, which
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Intel's kernel test robot found the following randconfig combination:
    Intel SPI flash controller driver over the SPI MEM by moving the driver
    Tested-by: Gurucharan G <gurucharanx.g@intel.com> (A Contingent worker at Intel)
    platform/x86: Add Intel Software Defined Silicon driver
    Intel Software Defined Silicon (SDSi) is a post manufacturing mechanism for
    Cc: "Peter Zijlstra (Intel)" <peterz@infradead.org>
    This patch enables Intel M.2 7360 WWAN card support on
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
       - A Kconfig change to fix a build-time issue on Intel SoCFPGA
         systems based on Intel hardware, because it turned out that systems
      ACPI: PM: Revert "Only mark EC GPE for wakeup on Intel systems"
    ALSA: hda: Add PCI and HDMI IDs for Intel Raptor Lake
    Intel Raptor Lake.
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    ASoC: Intel: bytcr_wm5102: use GFP_KERNEL
    usb: dwc2: Add platform specific data for Intel's Agilex
    Intel Wired LAN Driver Updates 2022-02-10
    ipc flood test, ipc message injector and the probes (Intel HDA only) to a client
    100GbE Intel Wired LAN Driver Updates 2022-02-09
    "Intelligen Power Sharing"/intel_ips GPU turbo stuff.
    The Intel SoCFPGA N5X SoC Development Kit is a board with
    The Intel SoCFPGA Agilex 10 SoC Development Kit is a board with
    Convert the Intel Stratix 10 clock controller bindings to DT schema format.
    ASoC: SOF: Intel: hdac_ext_stream: consistent prefixes for variables/members
    This patch suggests a consistent naming across all Intel code related
    40GbE Intel Wired LAN Driver Updates 2022-02-08
    1GbE Intel Wired LAN Driver Updates 2022-02-07
    Cc: John Harrison <John.C.Harrison@Intel.com>
    Cc: John Harrison <John.C.Harrison@Intel.com>
    Add a peci-cpu driver compatible with Intel processors. The driver is
    Intel processors.
    Intel processors provide access for various services designed to support
    issues on non-Intel arches, which this series aims to fix.
    iwl-next Intel Wired LAN Driver Updates 2022-02-07
    Add DSCP support for the Intel Ethernet 800 Series devices.  Setup VSI
    The Intel Cherry Trail (ISP2401) reference design combines:
    The Intel Bay Trail (ISP2400) reference design combines:
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    ACPI: PM: Revert "Only mark EC GPE for wakeup on Intel systems"
    PM: Only mark EC GPE for wakeup on Intel systems") was short
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
     - Intel/PT: filters could crash the kernel
     - Intel: default disable the PMU for SMM, some new-ish EFI firmware has
     - Another potential memory leak fix for the Intel VT-d driver
    40GbE Intel Wired LAN Driver Updates 2022-02-03
    The Intel Hardware Feedback Interface provides guidance to the operating
    x86/cpu: Add definitions for the Intel Hardware Feedback Interface
    identify and configure the Intel Hardware Feedback Interface.
    x86/Documentation: Describe the Intel Hardware Feedback Interface
    Start a documentation file to describe the purpose and operation of Intel's
    dGPUs connected to Intel systems configured for suspend to idle
    dGPUs connected to Intel systems configured for suspend to idle
     "Most interesting and urgent is the Intel stuff affecting Chromebooks
       - Fix up group name building on the Intel Thunderbay
       - Fix interrupt problems on the Intel Cherryview
       - Fix an unexpected interrupt problem on the Intel Sunrisepoint
       - Fix a glitch when updating IRQ flags on all Intel pin controllers
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    [1] See the Intel white paper "Trustworthy SMM on the Intel vPro Platform"
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    tb_switch_is_alpine_ridge() is missing device ID for Intel Alpine Ridge
    thunderbolt: Disable LTTPR on Intel Titan Ridge
    Intel Titan Ridge does not disable AUX timers when it gets SET_CONFIG
    Intel Wired LAN Driver Updates 2022-02-01
    Intel Wired LAN Driver Updates 2022-01-31
      690a757d610e50c2 ("kvm: x86: Add CPUID support for Intel AMX")
    support PPIN (Protected Processor Inventory Number) Intel allocated
    ppin_cpuids[] x86_match_cpu() array to catch Intel CPUs that implement
    Intel platforms (MMC) is not available on the AMD platforms.
    Tablet / laptop designs using an Intel Cherry Trail x86 main SoC with
    an Intel Whiskey Cove PMIC do not use a single standard setup for
    10GbE Intel Wired LAN Driver Updates 2022-01-31
    This is an interpolation of [0] to other Intel Ethernet drivers
    All Intel drivers suffers from the same here:
    I couldn't have addressed the first one for all Intel drivers due to
    x86/cpu: Merge Intel and AMD ppin_init() functions
    Processor Inventory Number) MSR was cloned from the Intel
    instead of the switch (c->x86_model) that was used by the old Intel
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    - CPU Intel Xeon Platinum 8 core, mem 32 GiB, nic Mellanox CX4
    [  145.569898] Hardware name: Intel(R) Client Systems NUC8i7HVK/NUC8i7HVB, BIOS HNKBLi70.86A.0067.2021.0528.1339 05/28/2021
    [  184.862651] Hardware name: Intel(R) Client Systems NUC8i7HVK/NUC8i7HVB, BIOS HNKBLi70.86A.0059.2019.1112.1124 11/12/2019
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Reviewed-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Reviewed-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
     - Add another Intel CPU model to the list of CPUs supporting the
    * Couple of fixes on how Intel driver handles an interrupt
          - add the IGNORE_DEV_SUBNQN quirk for Intel P4500/P4600 SSDs (Wu
      nvme-pci: add the IGNORE_DEV_SUBNQN quirk for Intel P4500/P4600 SSDs
     - Fix WBS setting for Intel legacy ROM products
      Bluetooth: btintel: Fix WBS setting for Intel legacy ROM products
    ASoC: SOF: Intel: cnl: Use pm_gate->hdr.cmd in cnl_compact_ipc_compress()
    Fixes: 26bfe3d0b227 ("ntb: intel: Add Icelake (gen4) support for Intel NTB")
    ASoC: SOF: Intel: hda: Remove link assignment limitation
    Complements: a792bfc1c2bc ("ASoC: SOF: Intel: hda-stream: limit PROCEN workaround")
    <4> [184.578351] Hardware name: Intel Corporation Alder Lake Client Platform/AlderLake-P DDR4 RVP, BIOS ADLPFWI1.R00.2422.A00.2110131104 10/13/2021
    Benchmark on Intel i5-6200U 2.30GHz, performance data of two
    1GbE Intel Wired LAN Driver Updates 2022-01-27
    Intel drivers and simplifies code as a result of the removal.
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
     - add the IGNORE_DEV_SUBNQN quirk for Intel P4500/P4600 SSDs (Wu Zheng)
      nvme-pci: add the IGNORE_DEV_SUBNQN quirk for Intel P4500/P4600 SSDs
    For Intel platform, it is required to configure PTP clock source prior PTP
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    On 2 Core SMT2 Intel laptop I see:
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    nvme-pci: add the IGNORE_DEV_SUBNQN quirk for Intel P4500/P4600 SSDs
    The Intel P4500/P4600 SSDs do not report a subsystem NQN despite claiming
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    December for CFT, and Wong Vee Khee reported his Intel Elkhart Lake
    Tested-by: Wong Vee Khee <vee.khee.wong@linux.intel.com> # Intel EHL            Signed-off-by: Russell King (Oracle) <rmk+kernel@armlinux.org.uk>
    Tested-by: Wong Vee Khee <vee.khee.wong@linux.intel.com> # Intel EHL            Signed-off-by: Russell King (Oracle) <rmk+kernel@armlinux.org.uk>
    Tested-by: Wong Vee Khee <vee.khee.wong@linux.intel.com> # Intel EHL
    Tested-by: Wong Vee Khee <vee.khee.wong@linux.intel.com> # Intel EHL            Signed-off-by: Russell King (Oracle) <rmk+kernel@armlinux.org.uk>
    Tested-by: Wong Vee Khee <vee.khee.wong@linux.intel.com> # Intel EHL            Signed-off-by: Russell King (Oracle) <rmk+kernel@armlinux.org.uk>
    Tested-by: Wong Vee Khee <vee.khee.wong@linux.intel.com> # Intel EHL            Signed-off-by: Russell King (Oracle) <rmk+kernel@armlinux.org.uk>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Suggested-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Reviewed-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    ASoC: Intel: sof_rt5682: add two derivative options
    without Intel graphics.
    ASoC: SOF: Intel: improve SoundWire _ADR handling
    ASoC: SOF: Intel: don't download firmware at each resume
    "Intel Pentium and Celeron Processor N- and J- Series" volume 3 doc
    Fixes: 7981c0015af2 ("pinctrl: intel: Add Intel Sunrisepoint pin controller and GPIO support")
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    ASoC: Intel: sof_rt5682: add 512FS MCLK clock configuration
    ASoC: Intel: sof_rt5682: Add support for platform without amplifier
    speaker amplifier. Follow Intel BT offload design by connecting
    ASoC: Intel: sof_rt5682: add support for systems without i915 audio
    ASoC: SOF: Intel: Compare sdw adr directly
    ASoC: SOF: Intel: match sdw version on link_slaves_found
    The IMR restore feature will be enabled for all Intel cAVS platforms by
    ASoC: SOF: Intel: hda-loader: add IMR restore support
    ASoC: SOF: Intel: hda-loader: add SSP helper
    ASoC: SOF: Intel: use inclusive language for SSP clocks
    user space instructions (e.g. uprobes, perf tools Intel PT), so it is
    Intel AVX512-FP16 Architecture Specification
    user space instructions (e.g. uprobes, perf tools Intel PT), so it is
    Intel AVX512-FP16 Architecture Specification
    instructions (e.g. uprobes, perf tools Intel PT), so it is good to update
    Intel Architecture Instruction Set Extensions and Future Features
    user space instructions (e.g. uprobes, perf tools Intel PT), so it is
    Intel Architecture Instruction Set Extensions and Future Features
    user space instructions (e.g. uprobes, perf tools Intel PT), so it is
    Intel Architecture Instruction Set Extensions and Future Features
    user space instructions (e.g. uprobes, perf tools Intel PT), so it is
    Intel Architecture Instruction Set Extensions and Future Features
       - enable_pmu module parameter support for Intel CPUs
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
    Reviewed-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Reviewed-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Reviewed-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Reviewed-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Bluetooth: btintel: Fix WBS setting for Intel legacy ROM products
    This patch adds the flag to identify the Intel legacy ROM products that
    Intel Wired LAN Driver Updates 2022-01-20
     - Reserve "stolen memory" for integrated Intel GPU, even if it's not
      x86/gpu: Reserve stolen memory for first integrated Intel GPU
    Cc: "Peter Zijlstra (Intel)" <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    According to Intel extended feature disable (XFD) spec, the sub-function i
    Fixes: 690a757d610e ("kvm: x86: Add CPUID support for Intel AMX")
    Reviewed-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Reviewed-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    x86/gpu: Reserve stolen memory for first integrated Intel GPU
    "Stolen memory" is memory set aside for use by an Intel integrated GPU.
    was called only for the first Intel GPU found.  If a discrete GPU happened
    Intel GPU.  Reserve stolen memory for the first GPU that appears in
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
Author: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
Author: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    what the underlying hardware actually support. This is how it works on Intel
    RAPL and Intel core/uncore PMUs in general.
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    3rd Gen Intel® Xeon® Processor Scalable Family, Codename Ice Lake,Uncore
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
         specific changes to better support Intel topdown events.
    to Intel as well as AMD, for situations where userspace is not trusted.
    If the event is marked as unavailable in the Intel guest CPUID
       - Intel AMX support (joint work between Thomas and Intel)
      kvm: x86: Add CPUID support for Intel AMX
      kvm: x86: Add XCR0 support for Intel AMX
       - Always write Intel I210 ROM BAR on update to work around device
      Intel VMD host bridge driver:
       - Sort Intel Device IDs by value (Andy Shevchenko)
    Besides, recently, Intel engineer mentioned their TDX (Trusted domain
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
    Fixes: 6ad31d162a4e ("vDPA/ifcvf: enable Intel C5000X-PL virtio-block for vDPA")
    kvm: x86: Add CPUID support for Intel AMX
    kvm: x86: Add XCR0 support for Intel AMX
    recommends that only 64-bit operating systems enable Intel AMX by
    Intel's eXtended Feature Disable (XFD) feature allows the software
      the driver side like Intel SOF. Below are some highlights:
       - Support for AMD Renoir ACP, Asahi Kasei Microdevices AKM4375, Intel
      ASoC: Intel: bytcr_rt5640: Add support for external GPIO jack-detect
      ASoC: Intel: bytcr_rt5640: Support retrieving the codec IRQ from the AMCR0F28 ACPI dev
    Fixes: 115978859272 ("i825xx: Move the Intel 82586/82593/82596 based drivers")
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    - Sort Intel Device IDs by value (Andy Shevchenko)
      PCI: Sort Intel Device IDs by value
      PCI: vmd: Add DID 8086:A77F for all Intel Raptor Lake SKU's
    - Always write Intel I210 ROM BAR on update to work around device defect
      PCI: Work around Intel I210 ROM BAR overlap defect
      KVM: x86: Move Intel Processor Trace interrupt handler to vmx.c
       - Intel Thunder Bay pin controller.
      pinctrl: Add Intel Thunder Bay pinctrl driver
      dt-bindings: pinctrl: Add bindings for Intel Thunderbay pinctrl driver
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    [  534.888712] Hardware name: Intel(R) Client Systems NUC8i7HVK/NUC8i7HVB, BIOS HNKBLi70.86A.0067.2021.0528.1339 05/28/2021
       - sdhci-pci: Add support for the Intel ADL variant
       - Add support for Lakefield PCH to Intel LPSS PCI
      mfd: intel-lpss: Add Intel Lakefield PCH PCI IDs
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Link: https://patchwork.freedesktop.org/patch/msgid/20220107000622.292081-4-John.C.Harrison@Intel.com
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Link: https://patchwork.freedesktop.org/patch/msgid/20220107000622.292081-3-John.C.Harrison@Intel.com
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Link: https://patchwork.freedesktop.org/patch/msgid/20220107000622.292081-2-John.C.Harrison@Intel.com
      int3472 (camera info ACPI object for Intel IPU3/SkyCam cameras):
    PCI: Work around Intel I210 ROM BAR overlap defect
    Enable bit are set.  But apparently some Intel I210 NICs don't work
       - Add 'const' annotation to thermal_cooling_ops in the Intel
         the Intel RAPL power capping driver (Zhang Rui).
       - iwlmei driver for co-operating between Intel's WiFi driver and
         Intel's Active Management Technology (AMT) devices.
       - Intel Ethernet NICs:
       - Intel WiFi (iwlwifi):
      EDAC/synopsys: Enable the driver on Intel's N5X platform
     - Avoid writing MSR_CSTAR on Intel due to TDX guests raising a #VE trap
      x86/cpu: Don't write CSTAR MSR on Intel CPUs
     "A single DT compatibility fix for the Intel media processor CE4100
       the Intel RAPL power capping driver (Zhang Rui).
       - Intel IXP4xx now supports the final two machines in device tree
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
     - Fix Intel firmware loading on legacy ROM devices
    40GbE Intel Wired LAN Driver Updates 2022-01-07
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Intel(R) Xeon(R) CPU E5-2697 v3 @ 2.60GHz with 56 cores.
    live-patch is applied on a 36-core Intel host with heavy TCP traffic, a
    This patch fixes the broken LED quirk for Intel legacy ROM devices.
    LED and sends the HCI_Reset before sending the HCI_Intel_Read_Version
    100GbE Intel Wired LAN Driver Updates 2022-01-06
    function to begin with, means faster extraction in general. On an Intel
    ASoC: Intel: bytcr_rt5640: Add support for external GPIO jack-detect
    ASoC: Intel: bytcr_rt5640: Support retrieving the codec IRQ from the AMCR0F28 ACPI dev
    PCI: vmd: Add DID 8086:A77F for all Intel Raptor Lake SKU's
    drivers especially the Intel and SOF ones.
     - Support for AMD Renoir ACP, Asahi Kasei Microdevices AKM4375, Intel
    Intel Wired LAN Driver Updates 2022-01-04
    Note that the Intel PMICs have 2 levels of interrupts and thus
    Intel Bay Trail Crystal Cove PMIC.
    When Samsung PCIe Gen4 NVMe is connected to Intel ADL VMD, the
      * Enable low-power link state (CL0s) for USB4 and Intel Titan Ridge
      thunderbolt: Enable CL0s for Intel Titan Ridge
      thunderbolt: Rename Intel TB_VSE_CAP_IECS capability
      thunderbolt: Implement TMU time disruption for Intel Titan Ridge
     - Fix parsing of Intel PT VM time correlation arguments.
     - Fix printing of switch events in Intel PT python script.
    selected, as reported by Intel Kernel test robot,
    Fixes: b711f687a1c1 ("counter: Add support for Intel Quadrature Encoder Peripheral")
    1GbE Intel Wired LAN Driver Updates 2021-12-29
            - Intel Thunder Bay eMMC PHY driver
    The Intel Crystal Cove PMIC has 2 different variants, one for use with
    Intel Wired LAN Driver Updates 2021-12-28
    10GbE Intel Wired LAN Driver Updates 2021-12-28
    Currently, no in-tree drivers use it. Switch all Intel Ethernet
    Fixes: fe1a56420cf2 ("net: lantiq: Add Lantiq / Intel VRX200 Ethernet driver")
    thunderbolt: Enable CL0s for Intel Titan Ridge
    device routers and enable CL0s for Intel Titan Ridge device router too.
    Link: https://uefi.org/sites/default/files/resources/Intel_MM_OS_Interface_Spec_Rev100.pdf # [1]
     - Add 'const' annotation to the thermal_cooling_ops in the Intel
    We are seeing spurious wakeup caused by Intel 7560 WWAN on AMD laptops.
    Intel's SoCFPGA platforms does not implement the
    The QSPI controller on Intel's SoCFPGA platform does not implement the
    Reviewed-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Add HD Audio PCI ID for a variant of Intel AlderLake-P. Use same driver
    Add HD Audio PCI ID for Intel AlderLake-N. Add rules to
    Fixes: 951894cf30f4 ("ALSA: hda/hdmi: Add Intel silent stream support")
    1. SoundWire: Intel: remove pdm support
    ASoC: Intel/SOF: use set_stream() instead of set_tdm_slots() for HDAudio
    ASOC: SOF: Intel: use snd_soc_dai_get_widget()
    Reviewed-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Link: https://patchwork.freedesktop.org/patch/msgid/20211221210212.1438670-1-John.C.Harrison@Intel.com
    Reviewed-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Link: https://patchwork.freedesktop.org/patch/msgid/20211223013128.1739792-1-John.C.Harrison@Intel.com
      ASoC: SOF: Intel: pci-tgl: add new ADL-P variant
      ASoC: SOF: Intel: pci-tgl: add ADL-N support
    ASoC: SOF: Intel: hda: Use DEBUG log level for optional prints
    ASoC: SOF: Intel: hda-loader: Avoid re-defining the HDA_FW_BOOT_ATTEMPTS
    100GbE Intel Wired LAN Driver Updates 2021-12-21
    Fixes: 951894cf30f4 ("ALSA: hda/hdmi: Add Intel silent stream support")
    found at CS2 in the Freecom FSG3 Intel IXP42x-based router.
    thunderbolt: Rename Intel TB_VSE_CAP_IECS capability
    the Intel devices namings as appear in the datasheet. This capability
    thunderbolt: Implement TMU time disruption for Intel Titan Ridge
    Intel Titan Ridge based routers have slightly different flow for time
    Intel Platform Monitoring Technology (PMT) support is indicated by presence
    of an Intel defined PCIe Designated Vendor Specific Extended Capabilities
    and crashlog. However DVSEC structures may also be used by Intel to
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    1GbE Intel Wired LAN Driver Updates 2021-12-21
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Recent net core changes caused an issue with few Intel drivers
    The Intel drivers are the only ones doing this. See [1] for a
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Link: https://patchwork.freedesktop.org/patch/msgid/20211211065859.2248188-4-John.C.Harrison@Intel.com
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Link: https://patchwork.freedesktop.org/patch/msgid/20211211065859.2248188-3-John.C.Harrison@Intel.com
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Link: https://patchwork.freedesktop.org/patch/msgid/20211211065859.2248188-2-John.C.Harrison@Intel.com
    Many Intel based platforms face system random freeze after commit
    [ 180.717346] Hardware name: Intel(R) Client Systems NUC8i7HVK/NUC8i7HVB, BIOS HNKBLi70.86A.0067.2021.0528.1339 05/28/2021
    behavior, and (b) Intel's SDM states that loading reserved CR0/CR4 bits
    for L2, RSM will generate valid state unless SMRAM was modified.  Intel's
    would yield invalid guest state.  Intel CPUs fudge around this issued by
    stuffing SS.RPL and CS.RPL on RSM.  Per Intel's SDM on the "Default
    Note that Intel CPUs also overwrite the fixed CR0/CR4 bits, whereas KVM
    as both Intel and AMD define CR0/CR4 SMRAM fields as read-only, i.e. the
    modified by the L1 SMM handler, and Intel's SDM "SMRAM State Save Map"
    Reviewed-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Switch the Intel IOMMU and IOVA code over to using free_pages_list().
    40GbE Intel Wired LAN Driver Updates 2021-12-17
    Intel Wired LAN Driver Updates 2021-12-17
    ASoC: Intel: catpt: Dma-transfer fix and couple
      ASoC: Intel: catpt: Test dmaengine_submit() result before moving on
      ASoC: Intel: catpt: Reduce size of catpt_component_open()
      ASoC: Intel: catpt: Streamline locals declaration for PCM-functions
      ASoC: Intel: catpt: Drop SND_SOC_ACPI_INTEL_MATCH dependency
      ASoC: Intel: Drop legacy HSW/BDW board-match information
    ASoC: Intel: catpt: Streamline locals declaration for PCM-functions
    ASoC: Intel: catpt: Reduce size of catpt_component_open()
    ASoC: Intel: catpt: Test dmaengine_submit() result before moving on
    Fixes: 4fac9b31d0b9 ("ASoC: Intel: Add catpt base members")
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    ASoC: SOF: Intel: hda: remove support for RESUME in platform trigger
    ASoC: SOF: Intel: hda: remove support for RESUME trigger
    Intel Keem Bay platform supports multi-master operations over same i2c
    Some Intel chipsets disconnect the time and date RTC registers when the
    [1] 7th Generation Intel ® Processor Family I/O for U/Y Platforms [...]
    Datasheet, Volume 1 of 2 (Intel's Document Number: 334658-006)
    Some Intel chipsets disconnect the time and date RTC registers when the
    [1] 7th Generation Intel ® Processor Family I/O for U/Y Platforms [...]
    Datasheet, Volume 1 of 2 (Intel's Document Number: 334658-006)
    did not work correctly on my Intel Kaby Lake laptop. According to
    Intel's documentation [2], "the time and date RAM locations (0-9) are
    [2] 7th Generation Intel ® Processor Family I/O for U/Y Platforms [...] Datasheet
    Intel's Document Number: 334658-006,
    media: Update Intel-submitted camera sensor driver contacts
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Intel Wired LAN Driver Updates 2021-12-15
    100GbE Intel Wired LAN Driver Updates 2021-12-15
    This is based on this out of tree driver written by Intel:
    * Intel Baytrail and Cherryview IRQ related fixes
    Reviewed-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Reviewed-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Reviewed-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Reviewed-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    This is based on this out of tree driver written by Intel:
    Intel Wired LAN Driver Updates 2021-12-14
    100GbE Intel Wired LAN Driver Updates 2021-12-14
    mmc: sdhci-pci: Add PCI ID for Intel ADL
    Add PCI ID for Intel ADL eMMC host controller.
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Intel Wired LAN Driver Updates 2021-12-13
    Cc: John Harrison <John.C.Harrison@Intel.com>
    ASoC: SOF: Intel: add comment on JasperLake support
    ASoC: SOF: Intel: hda-dai: remove unused fields
    ASoC: SOF: Intel: hda: add quirks for HDAudio DMA position information
    ASoC: SOF: Intel: hda-ctrl: apply symmetry for DPIB
    ASoC: SOF: Intel: hda-stream: limit PROCEN workaround
    ASoC: SOF: Intel: ICL: move ICL-specific ops to icl.c
    On some Intel CPUs, the swab32 instruction is known to cause a CPU
    Cc: John Harrison <John.C.Harrison@Intel.com>
    Reported-by: John Harrison <John.C.Harrison@Intel.com>
    devices using the Intel IPU3 camera block found on recent Intel SoCs
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    [  166.059537] Hardware name: Intel(R) Client Systems NUC8i7HVK/NUC8i7HVB, BIOS HNKBLi70.86A.0059.2019.1112.1124 11/12/2019
    Intel IXP422.
     - Intel PT fixes, half of those are one-liners:
    PCI: Sort Intel Device IDs by value
    Sort Intel Device IDs by value.
    [bhelgaas: lower-case Intel section since we're touching it anyway]
    Fixes: f4aa081949e7b6 ("perf tools: Add Intel PT decoder")
    Fixes: f4aa081949e7b6 ("perf tools: Add Intel PT decoder")
    Fixes: f4aa081949e7b6 ("perf tools: Add Intel PT decoder")
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Link: https://patchwork.freedesktop.org/patch/msgid/20211210044022.1842938-5-John.C.Harrison@Intel.com
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Link: https://patchwork.freedesktop.org/patch/msgid/20211210044022.1842938-2-John.C.Harrison@Intel.com
      ASoC: SOF: Intel: Retry codec probing if it fails
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    (or even non-Intel x86 vendor) will ever implement SGX.  Using "sgx/"
    Reviewed-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    pinctrl: Add Intel Thunder Bay pinctrl driver
    About Intel Thunder Bay:
    Intel Thunder Bay is a computer vision AI accelerator SoC based on ARM CPU.
    Add pinctrl driver to enable pin control support in the Intel Thunder Bay
    dt-bindings: pinctrl: Add bindings for Intel Thunderbay pinctrl driver
    for Intel Thunder Bay SoC's pin controller.
    Intel Wired LAN Driver Updates 2021-12-08
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Intel drivers, the ath5k driver works as expected again.
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    SEV and Intel TDX guest platforms).
    Both Intel TDX and AMD SEV implement memory encryption features. But the
    ASoC: Intel: sof_rt5682: Move rt1015 speaker amp to common file
    ASoC: Intel: boards: add 'static' qualifiers for max98390 routes
    Fixes: f316c9d9ba8ea ('ASoC: Intel: boards: add max98390 2/4 speakers support')
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    For Intel, the guest PMU can be disabled via clearing the PMU CPUID.
    Intel Wired LAN Driver Updates 2021-12-06
    driver for Intel's AMT devices. Also now WCN6855 support in ath11k
     * add iwlmei driver for co-operating with Intel's Active Management
    member so that for Intel topdown events slots may always be the group
    the clock rate for the Intel Ekhart Lake platform is fixed, the last 3
      Hardware name: Intel Corporation S2600WT2R/S2600WT2R, BIOS SE5C610.86B.01.01.0016.033120161139 03/31/2016
    Cc: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    [1] Intel Atom® x6000E Series, and Intel® Pentium® and Celeron® N and J
    Fixes: cab7ffc0324f ("can: m_can: add PCI glue driver for Intel Elkhart Lake")
    this. Intel's support has confirmed to us that 200MHz is indeed the
    Fixes: cab7ffc0324f ("can: m_can: add PCI glue driver for Intel Elkhart Lake")
    - CPU Intel Xeon Platinum 8 core, mem 32 GiB, nic Mellanox CX4
    ASoC: SOF: Intel: fix build issue related to CODEC_PROBE_ENTRIES
    Fixes: 046aede2f847 ("ASoC: SOF: Intel: Retry codec probing if it fails")
    ASoC: SOF: Intel: pci-tgl: add new ADL-P variant
    Add a PCI DID for a variant of Intel AlderLake-P.
    ASoC: SOF: Intel: pci-tgl: add ADL-N support
    Add PCI DID for Intel AlderLake-N.
    Commit 73d04ca5f4ac ("ARM: ixp4xx: Delete Intel reference design
      support the Intel Alder Motherboard with the UFS driver which comes
      scsi: ufs: ufs-pci: Add support for Intel ADL
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Reviewed-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
       - Intel HDR backlight detection fix
    - Fix the Intel HDR backlight support detection.
      ALSA: hda: Add Intel DG2 PCI ID and HDMI codec vid
      ASoC: Intel: soc-acpi: add entry for ESSX8336 on CML
    40GbE Intel Wired LAN Driver Updates 2021-11-30
    100GbE Intel Wired LAN Driver Updates 2021-11-30
    1GbE Intel Wired LAN Driver Updates 2021-11-30
    Changes to fix and enable XDP metadata to a specific Intel driver igc.
    While working on supporting the Intel HDR backlight interface, I noticed
    without detecting Intel HDR backlight support - even though it's supported
    Fixes: 4a8d79901d5b ("drm/i915/dp: Enable Intel's HDR backlight interface (only SDR for now)")
    With both integrated and discrete Intel GPUs in a system, the current
    prepare it for multiple GPUs and we also change the check away from Intel
    specific intel_iommu_gfx_mapped (global exported by the Intel IOMMU
    While working on supporting the Intel HDR backlight interface, I noticed
    without detecting Intel HDR backlight support - even though it's supported
    Fixes: 4a8d79901d5b ("drm/i915/dp: Enable Intel's HDR backlight interface (only SDR for now)")
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Link: https://gitlab.com/x86-psABIs/i386-ABI/-/wikis/Intel386-psABI
    sometimes happen on both Intel and AMD systems especially when they are
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Fixes: fbdb5e8f2926 ("x86/cpu: Add Raptor Lake to Intel family")
    ASoC: Intel: Skylake: Use NHLT API to search for blob
    is the only misplaced Intel HDMI codec.
    ALSA: hda: Add Intel DG2 PCI ID and HDMI codec vid
    Add HD Audio PCI ID and HDMI codec vendor ID for Intel DG2.
    ASoC: Intel: boards: add max98390 2/4 speakers support
    ASoC: Intel: hda_dsp_common: don't multiline PCM topology warning
    ASoC: SOF: Intel: Retry codec probing if it fails
    scsi: ufs: ufs-pci: Add support for Intel ADL
    Add PCI ID and callbacks to support Intel Alder Lake.
    in Intel Programmable Service Engine I2C controller in Intel Elkhart
    Fixes: 4b45efe85263 ("mfd: Add support for Intel Sunrisepoint LPSS devices")
    mfd: intel-lpss: Add Intel Lakefield PCH PCI IDs
    Add new IDs of the Intel Lakefield chip to the list of supported
     - Intel VT-d fixes:
    ASoC: SOF: Fixes for Intel HD-Audio DMA stopping
            Implement an updated programming sequence to handle DMA stop for Intel
    ASoC: SOF: Intel: hda: send DAI_CONFIG IPC during pause
    ASoC: SOF: Intel: hda: reset stream before coupling host and link DMA's
    ASoC: SOF: Intel: hda: Add a helper function for stream reset
    ASoC: SOF: Intel: hda: clear stream before freeing the DAI widget
    IntelliStation and pSeries docs which refer to the feature:
    x86/cpu: Don't write CSTAR MSR on Intel CPUs
    Intel CPUs do not support SYSCALL in 32-bit mode, but the kernel
    Exclude Intel CPUs from the MSR_CSTAR initialization.
     - fix for Intel-ISH driver to make sure it gets aoutoloaded only on
    ASoC: SOF: Intel: power optimizations with HDaudio SPIB register
            In the past (2015..2017) Intel suggested an API extension to let
            capability was too Intel-specific and SPIB remained unused except for
            disabling rewinds, will likely be closed when Intel releases the
    ASoC: SOF: Intel: add .ack support for HDaudio platforms
    Fixes: 0acb48dd31e3 ("ASoC: SOF: Intel: hda: make sure DAI widget is set up before IPC")
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
      quirks for Intel platforms, as well as the device-specific fixes for
    support in no-HWP mode") enabled the use of Intel P-State driver
    are enabled, then the Intel P-State driver should exit as OS can't
    100GbE Intel Wired LAN Driver Updates 2021-11-22
    Intel Wired LAN Driver Updates 2021-11-22
    ASoC: Intel: soc-acpi: add entry for ESSX8336 on CML
    Fixes: 790049fb6623 ("ASoC: Intel: soc-acpi: apl/glk/tgl: add entry for devices based on ES8336 codec")
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Add support of eMMC PHY for Intel Thunder Bay SoC,
    Binding description for Intel Thunder Bay eMMC PHY.
    [  481.110840] Hardware name: Intel Corp. GRANTLEY/GRANTLEY, BIOS GRRFCRB1.86B.0276.D07.1605190235 05/19/2016
    [  682.912214] Hardware name: Intel Corp. GRANTLEY/GRANTLEY, BIOS GRRFCRB1.86B.0276.D07.1605190235 05/19/2016
    key and the firmware signed with the Intel production key. Given two
    ASoC: SOF: Intel: hda: free DAI widget during stop and suspend
    ASoC: SOF: Intel: CNL/ICL/APL: set core_get/core_put ops
    ASoC: SOF: Intel: TGL: set core_get/put ops
    ASoC: SOF: Intel: hda: expose get_chip_info()
    Commit dac7cbd55dca ("ASoC: Intel: soc-acpi-byt: shrink tables using
    compatible IDs") and commit 959ae8215a9e ("ASoC: Intel: soc-acpi-cht:
    Fixes: dac7cbd55dca ("ASoC: Intel: soc-acpi-byt: shrink tables using compatible IDs")
    Fixes: 959ae8215a9e ("ASoC: Intel: soc-acpi-cht: shrink tables using compatible IDs")
    With VT-d disabled on Intel platform, ath11k gets only one MSI
    EDAC/synopsys: Enable the driver on Intel's N5X platform
    Intel's N5X platform is also using the Synopsys EDAC controller.
    Intel Wired LAN Driver Updates 2021-11-19
    We previously added support for other Intel platforms but missed
    The API will be needed in the future for new comers, including Intel ones.
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    a second Dell T3620 fitted with an Intel i210 network interface. The
    10GbE Intel Wired LAN Driver Updates 2021-11-17
    Intel Wired LAN Driver Updates 2021-11-17
    SLP_S0") sets up a kernel policy to enable devsleep on Intel mobile
    it's safe to do this on the one machine in Intel's CI that had an issue
    Aligns it which the Intel Aero firmware.
    the code close to the Intel Aero one.
    inside the firmware. So, revert it to reflect the Intel Aero
    the Intel Aero implementation doesn't have, which means that
    more compatible with ISP2401 Intel Aero firmware.
    Recently some users reported issues on ESX with 10G Intel NICs which were
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    KVM: x86: Move Intel Processor Trace interrupt handler to vmx.c
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Suggested-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Suggested-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Originally-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    VMX's hardware_setup() configures Intel Processor Trace (PT) mode, and a
    future fix to register the Intel PT guest interrupt hook if and only if
    Intel PT is exposed to the guest will consume the configured PT mode.
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    As we're using Intel Aero firmware, make the code closer to the
    Also, there are two missing comments that are found at the Intel Aero
    dropped, simplify the code, making it closer to the Intel
    to make it closer to Intel Aero driver.
    it closer to the Intel Aero driver and the corresponding firmware,
    Tested-by: Kurt Kanzenbach <kurt@linutronix.de> # Intel EHL
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
      Hardware name: Intel Corporation S2600WTT/S2600WTT, BIOS SE5C610.86B.01.01.0018.C4.072020161249 07/20/2016
    media: atomisp: make sh_css similar to Intel Aero driver
    As we're using the firmware from Intel Aero, ensure that the
    Such function doesn't exist on Intel Aero driver. As we're using
    Follow the Intel example and simplify the Kconfig
    Intel Wired LAN Driver Updates 2021-11-15
    ASoC: Intel: add sof-nau8825 machine driver
    Merge series "ASoC: Intel: sof_sdw: Use fixed DAI link id" from Bard Liao <yung-chuan.liao@linux.intel.com>:
      ASoC: Intel: sof_sdw: fix jack detection on HP Spectre x360
      ASoC: Intel: sof_sdw: add SKU for Dell Latitude 9520
    ASoC: Intel: sof_sdw: add SKU for Dell Latitude 9520
    ASoC: Intel: sof_sdw: fix jack detection on HP Spectre x360 convertible
    Fixes: d92e279dee56 ('ASoC: Intel: sof_sdw: add quirk for HP Spectre x360 convertible')
        Link to Intel's Android kernel patch.
    Fixes: a49d25364dfb ("staging/atomisp: Add support for the Intel IPU v2")
      x86/cpu: Add Raptor Lake to Intel family
      significant. Measured for x86_64 on my Intel i9-9900k @ 3.6 GHz:
    Cc: John Harrison <John.C.Harrison@Intel.com>
    Like Intel PT, add context switch records to track task info.  As ARM
    x86/cpu: Add Raptor Lake to Intel family
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Intel SoCFPGA platform the CQSPI_REG_WR_COMPLETION_CTRL register is
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    [  172.670222] Hardware name: Intel Corporation S2600WFT/S2600WFT, BIOS SE5C620.86B.02.01.0014.082620210524 08/26/2021
       - Fix register read accesses handling in the Intel PMIC operation
    libcamera on devices with an Intel IPU3 (qcam app).
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Reviewed-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Commit 5a76b1ed73b9 ("dt-bindings: display: Add support for Intel
    Colin King has moved to Intel to update gmail and Canonical email
       - Add support for MacBookPro16,2 ICL-N UART Intel LPSS PCI
      i2c: i801: Add support for Intel Ice Lake PCH-N
       - Intel:
       * Intel PT:
    * Intel:
    i2c: i801: Add support for Intel Ice Lake PCH-N
    Add PCI ID of SMBus controller on Intel Ice Lake PCH-N.
      Intel VMD host bridge driver:
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
      2-socket Intel(R) Xeon(R) Gold 5218R CPU @ 2.10GHz (20 cores, 40 threads per socket), 384GB RAM
      2-socket Intel(R) Xeon(R) CPU E5-2698 v4 @ 2.20GHz (20 cores, 40 threads per socket), 512GB RAM
      2-socket Intel(R) Xeon(R) CPU E5-2670 v3 @ 2.30GHz (12 cores, 24 threads per socket), 64GB RAM
      2-socket Intel(R) Xeon(R) Gold 5218R CPU @ 2.10GHz (20 cores, 40 threads
      2-socket Intel(R) Xeon(R) CPU E5-2698 v4 @ 2.20GHz (20 cores, 40 threads
      1-socket Intel(R) Xeon(R) CPU E3-1240 v5 @ 3.50GHz (4 cores, 8 threads),
      2-socket Intel(R) Xeon(R) CPU E5-2670 v3 @ 2.30GHz (12 cores, 24 threads
    ASoC: Intel: sof_sdw: Add support for SKU 0B12 product
    ASoC: Intel: soc-acpi: add SKU 0B29 SoundWire configuration
    ASoC: Intel: sof_sdw: Add support for SKU 0B29 product
    ASoC: Intel: soc-acpi: add SKU 0B13 SoundWire configuration
    ASoC: Intel: sof_sdw: Add support for SKU 0B13 product
    ASoC: Intel: sof_sdw: Add support for SKU 0B11 product
    ASoC: Intel: sof_sdw: Add support for SKU 0B00 and 0B01 products
    ASoC: Intel: soc-acpi: add SKU 0AF3 SoundWire configuration
    ASoC: Intel: sof_sdw: Add support for SKU 0AF3 product
      pinctrl: intel: Kconfig: Add configuration menu to Intel pin control
    Added 8086:38a8 to the intel_lpss_pci driver. It is an Intel Ice Lake
    ASoC: SOF: Intel: hda: fix hotplug when only codec is suspended
    Fixes: 87fc20e4a0cb ("ASoC: SOF: Intel: hda: use hdac_ext fine-grained link management")
    Intel Wired LAN Driver Updates 2021-11-03
     - Intel IOMMU Updates fro Lu Baolu:
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
       - One new board is added to the Intel Arria SoC FPGA family
       - Continuing cleanups to the SOF and Intel code
       - Reduce excessive udelay() calls on Intel platforms; this should
      ASoC: Intel: soc-acpi: use const for all uses of snd_soc_acpi_codecs
      ASoC: Intel: soc-acpi-cht: shrink tables using compatible IDs
      ASoC: Intel: soc-acpi-byt: shrink tables using compatible IDs
      ASoC: Intel: sof_rt5682: use comp_ids to enumerate rt5682s
      ASoC: Intel: sof_rt5682: detect codec variant in probe function
       - New Intel ISH ECLITE driver
         users (PCI and Intel MID) directly in the PCI bus code (Rafael
    Note that Intel also supports a distinct telemetry quality report
    specification. Intel sets up the hdev->set_quality_report callback
       users (PCI and Intel MID) directly in the PCI bus code (Rafael
      PCI: PM: Do not use pci_platform_pm_ops for Intel MID PM
    devices and PNP code, processor driver, and Intel LPSS driver updates
     - Use ACPI_COMPANION() to simplify code in the ACPI driver for Intel
       - Intel 100G Ethernet
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
       - sdhci-of-arasan: Add support for the Intel Thunder Bay variant
       outside Intel and their early access program. There might be dragons
       also to the various test teams at Intel who reserved extra capacity
       - A set of constraints fixes for the Intel uncore PMU
      perf/x86/intel/uncore: Fix Intel SPR M3UPI event constraints
      perf/x86/intel/uncore: Fix Intel SPR M2PCIE event constraints
      perf/x86/intel/uncore: Fix Intel SPR IIO event constraints
      perf/x86/intel/uncore: Fix Intel SPR CHA event constraints
      perf/x86/intel/uncore: Fix Intel ICX IIO event constraints
     - Continuing cleanups to the SOF and Intel code.
      21    55.24 clearlinux:latest             : Ok   gcc (Clear Linux OS for Intel Architecture) 11.2.1 20211020 releases/gcc-11.2.0-375-g40b209e340 , clang version 11.1.0
    100GbE Intel Wired LAN Driver Updates 2021-10-29
        (https://github.com/KhronosGroup/OpenCL-CTS) with the Intel
        Intel media-driver (https://github.com/intel/media-driver) and
    when executing the OCL test on Intel Pentium CPU 6405U which contains
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Suggested-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    This patch fixes the encoding for INST_RETIRED.PREC_DIST as published by Intel
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    1GbE Intel Wired LAN Driver Updates 2021-10-29
    40GbE Intel Wired LAN Driver Updates 2021-10-29
      ASoC: Intel: sof_rt5682: detect codec variant in probe function
      ASoC: Intel: sof_rt5682: use comp_ids to enumerate rt5682s
      ASoC: Intel: soc-acpi-byt: shrink tables using compatible IDs
      ASoC: Intel: soc-acpi-cht: shrink tables using compatible IDs
      ASoC: Intel: soc-acpi: use const for all uses of snd_soc_acpi_codecs
    ASoC: Intel: soc-acpi: use const for all uses of snd_soc_acpi_codecs
    ASoC: Intel: soc-acpi-cht: shrink tables using compatible IDs
    ASoC: Intel: soc-acpi-byt: shrink tables using compatible IDs
    ASoC: Intel: sof_rt5682: use comp_ids to enumerate rt5682s
    ASoC: Intel: sof_rt5682: detect codec variant in probe function
     - sdhci-pci: Read card detect from ACPI for Intel Merrifield
      mmc: sdhci-pci: Read card detect from ACPI for Intel Merrifield
    Changes instances of Intel to Cornelis in identifying strings
    Changes instances of Intel to Cornelis in identifying strings
    Changes instances of Intel to Cornelis in identifying strings
    The Intel Keem Bay SoC can provide hardware acceleration of Elliptic
    ASoC: Intel: glk_rt5682_max98357a: support ALC5682I-VS codec
    100GbE Intel Wired LAN Driver Updates 2021-10-28
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    # gpg:                 aka "Luciano Roth Coelho (Intel) <luciano.coelho@intel.com>" [full]
    some platforms, e.g., the Intel Sapphire Rapids server. With both memory
    Add support for AUXTRACE_LOG_FLG_USE_STDOUT to Intel PT.
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
    Cc: "Peter Zijlstra (Intel)" <peterz@infradead.org>
      OS in case of BIOS safe mode is 0. This bit is related to Intel
    ASoC: Intel: soc-acpi: add entry for ESSX8336 on JSL
    Fixes: 790049fb6623 ('ASoC: Intel: soc-acpi: apl/glk/tgl: add entry for devices based on ES8336 codec')
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: H. Peter Anvin (Intel) <hpa@zytor.com>
    # gpg:                 aka "Luciano Roth Coelho (Intel) <luciano.coelho@intel.com>" [full]
    Commit 59d3ae9a5bf6 ("ARM: remove Intel iop33x and iop13xx support")
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Merge Intel thermal driver updates and a thermal documentation update
    Intel Wired LAN Driver Updates 2021-10-25
    Intel's eXtended Feature Disable (XFD) feature is an extension of the XSAVE
    pinctrl: intel: Kconfig: Add configuration menu to Intel pin control
    Adding a configuration menu to hold many Intel pin control drivers
    Intel PT (PEBS-via-PT) because it was not able to differentiate one event
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Reviewed-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Per Intel SDM, RTIT_CTL_BRANCH_EN bit has no dependency on any CPUID
    some APs where Intel has collaborated with the vendor will use it
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    100GbE Intel Wired LAN Driver Updates 2021-10-20
    Intel Wired LAN Driver Updates 2021-10-20
    * Patch 1 disables Intel-specific code in a testcase.
    cpu_number exists only on Intel and aarch64, so skip the test involing
      ASoC: Intel: bytcht_es8316: Utilize dev_err_probe() to avoid log saturation
      ASoC: Intel: bytcht_es8316: Switch to use gpiod_get_optional()
      ASoC: Intel: bytcht_es8316: Use temporary variable for struct device
      ASoC: Intel: bytcht_es8316: Get platform data via dev_get_platdata()
    data like Intel PT PEBS-via-PT back to the event that it came from, by
    An event like inst_retired.any on an Intel skylake is found in the
    Tested on Intel Atom(R) x6414RE Processor.
    100GbE Intel Wired LAN Driver Updates 2021-10-19
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    ASoC: Intel: Move soc_intel_is_foo() helpers to a generic header
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    40GbE Intel Wired LAN Driver Updates 2021-10-18
    1/ The one is Intel Merrifield, that had been added 2016-08-31
    2/ The other is Intel Sunrisepoint related, that had been added
       ACPI DSM to get driver strength for some Intel devices").
    On an Intel NUC6iSYK, no IR is reported after a receive overflow.
    Cc: "Peter Zijlstra (Intel)" <peterz@infradead.org>
    Fixes: 14fceff4771e ("net: dsa: Add Lantiq / Intel DSA driver for vrx200")
    fault reason with corresponding hexadecimal code defined in the Intel VT-d
    100GbE Intel Wired LAN Driver Updates 2021-10-14
    Intel Wired LAN Driver Updates 2021-10-14
    Reviewed-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Reviewed-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Reviewed-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Reviewed-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Reviewed-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Reviewed-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Reviewed-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Reviewed-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Reviewed-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Reviewed-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Cc: John Harrison <John.C.Harrison@Intel.com>
    Reviewed-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Reviewed-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Reviewed-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Reviewed-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Reviewed-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Reviewed-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Reviewed-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Reviewed-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Reviewed-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Reviewed-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Reviewed-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Reviewed-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Reviewed-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    On newer Intel platforms detiling fences no longer exist so the old
    100GbE Intel Wired LAN Driver Updates 2021-10-14
    Richard Gong is no longer at Intel, so update the MAINTAINER's entry for
    mmc: sdhci-pci: Read card detect from ACPI for Intel Merrifield
    Intel Merrifield platform had been converted to use ACPI enumeration.
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Intel Read Verision(TLV) data is parsed into a local structure variable
    On the guest side, drivers (like some Intels) can request at probe
    This has been harmless on older hardware. On newer generation of Intel
      0000:00:00.5 RAID bus controller [0104]: Intel Corporation Volume
    section "5.1.4 Interrupt-Remapping Hardware Operation" in Intel VT-d
    [  715.458058] Hardware name: Intel Corporation S2600STQ/S2600STQ, BIOS SE5C620.86B.02.01.0010.010620200716 01/06/2020
    Intel Thunder Bay SoC eMMC controller is based on Arasan
    dt-bindings: mmc: Add bindings for Intel Thunder Bay SoC
    100GbE Intel Wired LAN Driver Updates 2021-10-11
    Merge series "ASoC: Intel: bytcr_rt5651: few cleanups" from Andy Shevchenko <andriy.shevchenko@linux.intel.com>:
      ASoC: Intel: bytcr_rt5651: Get platform data via dev_get_platdata()
      ASoC: Intel: bytcr_rt5651: Use temporary variable for struct device
      ASoC: Intel: bytcr_rt5651: use devm_clk_get_optional() for mclk
      ASoC: Intel: bytcr_rt5651: Utilize dev_err_probe() to avoid log
    ASoC: Intel: bytcr_rt5651: Utilize dev_err_probe() to avoid log saturation
    ASoC: Intel: bytcr_rt5651: use devm_clk_get_optional() for mclk
    ASoC: Intel: bytcr_rt5651: Use temporary variable for struct device
    ASoC: Intel: bytcr_rt5651: Get platform data via dev_get_platdata()
    ASoC: Intel: bytcr_rt5640: Utilize dev_err_probe() to avoid log saturation
    ASoC: Intel: bytcr_rt5640: use devm_clk_get_optional() for mclk
    ASoC: Intel: bytcr_rt5640: Use temporary variable for struct device
    ASoC: Intel: bytcr_rt5640: Get platform data via dev_get_platdata()
    - Handle DRI_PRIME=1 on Intel igfx + Intel dgfx hybrid graphics setup (Tvrtko)
    all the other non-Intel arches, as well as on Intel with
    Merge series "ASoC: Intel: bytcht_es8316: few cleanups" from Andy Shevchenko <andriy.shevchenko@linux.intel.com>:
      ASoC: Intel: bytcht_es8316: Get platform data via dev_get_platdata()
      ASoC: Intel: bytcht_es8316: Use temporary variable for struct device
      ASoC: Intel: bytcht_es8316: Switch to use gpiod_get_optional()
      ASoC: Intel: bytcht_es8316: Utilize dev_err_probe() to avoid log
    100GbE Intel Wired LAN Driver Updates 2021-10-07
    ASoC: Intel: bytcht_es8316: Utilize dev_err_probe() to avoid log saturation
    ASoC: Intel: bytcht_es8316: Switch to use gpiod_get_optional()
    ASoC: Intel: bytcht_es8316: Use temporary variable for struct device
    ASoC: Intel: bytcht_es8316: Get platform data via dev_get_platdata()
    on an old 32-bit Intel CPU:
      vendor_id       : GenuineIntel
      ASoC: SOF: Make Intel IPC stream ops generic
      ASoC: SOF: Intel: hda-loader: Drop SOF_DBG_DUMP_REGS flag from
      ASoC: SOF: Intel: hda: Dump registers and stack when SOF_DBG_DUMP_REGS
    Intel systems: the filters on BE states prevent the connection of a
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    ASoC: SOF: Make Intel IPC stream ops generic
    This operations should be generic as there is nothing Intel
    ASoC: SOF: Intel: hda: Dump registers and stack when SOF_DBG_DUMP_REGS is set
    ASoC: SOF: Intel: hda-loader: Drop SOF_DBG_DUMP_REGS flag from dbg_dump calls
    ASoC: Intel: bytcht_es8316: Utilize dev_err_probe() to avoid log saturation
    ASoC: Intel: bytcht_es8316: Switch to use gpiod_get_optional()
    ASoC: Intel: bytcht_es8316: Use temporary variable for struct device
    ASoC: Intel: bytcht_es8316: Get platform data via dev_get_platdata()
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Intel Wired LAN Driver Updates 2021-10-06
    rtnl mutex(!) is unacceptable and Intel has not submitted a fix, although we
    Tested on Intel AlderLake-S (STMMAC + MaxLinear GPY211 PHY).
            BR/EDR Address: 00:AA:01:01:00:00 (Intel Corporation)
            BR/EDR Address: 00:AA:01:01:00:00 (Intel Corporation)
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    drm/i915: Handle Intel igfx + Intel dgfx hybrid graphics setup
    when rendering is done on Intel dgfx and scanout/composition on Intel
    Merge series "ASoC: Intel: machine driver updates for 5.16" from Pierre-Louis Bossart <pierre-louis.bossart@linux.intel.com>:
      ASoC: Intel: soc-acpi: apl/glk/tgl: add entry for devices based on
      ASoC: Intel: add machine driver for SOF+ES8336
      ASoC: Intel: soc-acpi: add missing quirk for TGL SDCA single amp
      ASoC: Intel: sof_sdw: add missing quirk for Dell SKU 0A45
    Merge series "ASoC: SOF: Intel: add flags to turn on SSP clocks early" from Pierre-Louis Bossart <pierre-louis.bossart@linux.intel.com>:
    With the chip shortage, some GeminiLake Intel-based designs were
      ASoC: SOF: Intel: hda: add new flags for DAI_CONFIG
      ASoC: SOF: Intel: hda-dai: improve SSP DAI handling for dynamic
    Reduce the gap of missing ABIs for Intel servers with MCE
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Co-developed-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Originally-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Originally-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    change in power and thermal limits. For example when Intel Speed Select
    ASoC: SOF: Intel: hda-dai: improve SSP DAI handling for dynamic pipelines
    ASoC: SOF: Intel: hda: add new flags for DAI_CONFIG
    hw_params or prepare callbacks for Intel SSP, HDaudio and ALH, on
    resources. Two typical examples are Intel HDaudio and SoundWire/ALH
    ASoC: Intel: sof_sdw: add missing quirk for Dell SKU 0A45
    ASoC: Intel: soc-acpi: add missing quirk for TGL SDCA single amp
    ASoC: Intel: add machine driver for SOF+ES8336
    ASoC: Intel: soc-acpi: apl/glk/tgl: add entry for devices based on ES8336 codec
    Intel(R) Xeon(R) CPU E5-2699 v4 @ 2.20GHz 44 cores.
    ASoC: Intel: cht_bsw_nau8824: Set card.components string
    We have agreed that it might be better that someone from Intel is going to take it
      ASoC: SOF: Intel: hda: make sure DAI widget is set up before IPC
    ASoC: SOF: Intel: hda: make sure DAI widget is set up before IPC
    ASoC: Intel: sof_rt5682: Add support for max98360a speaker amp
    codec and max98360a speaker amplifier. Follow Intel BT offload design
     - Intel VT-d fix for how PCI device ids are printed
    Reported-by: Gurucharan G <gurucharanx.g@intel.com> (A Contingent worker at Intel)
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Suggested-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    On recent Intel systems the HPET stops working when the system reaches PC10
    adaptation is growing (Intel, NXP, AMD and Mediatek) and new features are
    The position reporting on Intel Skylake and later chips via
    Both Intel's SDM and AMD's APM describe the RDX value at RESET/INIT as
    except for the special casess when Intel MID PCI PM is used or when
    tracepoint -- but this isn't yet the case for AMD-Vi and Intel DMAR.
    100GbE Intel Wired LAN Driver Updates 2021-09-28
Author: H. Peter Anvin (Intel) <hpa@zytor.com>
    Signed-off-by: H. Peter Anvin (Intel) <hpa@zytor.com>
    Note that this issue is only found on Intel platform.
    Intel Wired LAN Driver Updates 2021-09-27
    ASoC: SOF: Intel: hda-stream: Print stream name on STREAM_SD_OFFSET timeout
    ASoC: SOF: Intel: hda-dai: fix potential locking issue
      Intel(R) Wireless WiFi driver for Linux
    PCI: PM: Do not use pci_platform_pm_ops for Intel MID PM
    one of which is Intel MID PM and the other one is ACPI.  They are
    Moreover, Intel MID PCI PM doesn't even implement the majority of the
    Cc: John Harrison <John.C.Harrison@Intel.com>
       restored on Intel platform (Antoine Tenart)
      scsi: ufs: ufs-pci: Fix Intel LKF link stability
    of Intel Xeon platforms: Sky Lake, Cascade Lake, Cooper Lake, Ice Lake.
    Fixes: 837f08fdecbe ("ice: Add basic driver framework for Intel(R) E800 Series")
    Cc: Intel Corporation <linuxwwan@intel.com>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Cc: John Harrison <John.C.Harrison@Intel.com>
    Turn it into a normal function which calls an AMD- or Intel-specific
    Ley Foon has left Intel and will no longer be able to maintain NIOS2.
    Intel PMU MSRs is in msrs_to_save_all[], so add AMD PMU MSRs to have a
    consistent behavior between Intel and AMD when using KVM_GET_MSRS,
    According to Intel's SDM Vol2 and AMD's APM Vol3, when
    Per Intel's SDM and AMD's APM, CR3 is zeroed at both RESET and INIT.  For
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Intel devices 0x2822, 0x2823, 0x2826 and 0x2827 are already on the list
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Reviewed-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    ASoC: Intel: boards: Update to modern clocking terminology
    update the Intel board drivers to use modern terminology.
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Rename the Intel HDA specific probe implementation from hda-compressc.c to
      ASoC: SOF: Intel: Rename hda-compress.c to hda-probes.c
    platform/x86: Add Intel ishtp eclite driver
    ASoC: SOF: Intel: Rename hda-compress.c to hda-probes.c
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    ASoC: SOF: Intel: Provide debugfs_add_region_item ops for core
    ASoC: SOF: Intel: bdw: Set the mailbox offset directly in bdw_probe
    resindex_dma_base is initialized to -1 for Intel platforms, but it is not used.
    Merge series "ASoC: SOF: Intel: hda: Cleanups for local function uses" from Peter Ujfalusi <peter.ujfalusi@linux.intel.com>:
      ASoC: SOF: Intel: hda-dsp: Declare locally used functions as static
      ASoC: SOF: Intel: hda: Remove boot_firmware skl and iccmax_icl
      ASoC: SOF: Intel: hda: Relocate inline definitions from hda.h to hda.c
    Support the ALC5682I-VS codec in Intel's rt5682 machine driver with
      ASoC: Intel: sof_rt5682: support ALC5682I-VS codec
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    ASoC: SOF: Intel: hda: Relocate inline definitions from hda.h to hda.c for sdw
    ASoC: SOF: Intel: hda: Remove boot_firmware skl and iccmax_icl declarations
    ASoC: SOF: Intel: hda-dsp: Declare locally used functions as static
    ASoC: Intel: sof_rt5682: support ALC5682I-VS codec
Author: H. Peter Anvin (Intel) <hpa@zytor.com>
    Signed-off-by: H. Peter Anvin (Intel) <hpa@zytor.com>
    Fixes: 0b1039f016e8 ("mtd: rawnand: Add NAND controller support on Intel LGM SoC")
    There is no need for existence of a separate header for Moxa's Intellio
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Cc: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    scsi: ufs: ufs-pci: Fix Intel LKF link stability
    Intel LKF can experience link errors. Make fixes to increase link
    Fixes: b2c57925df1f ("scsi: ufs: ufs-pci: Add support for Intel LKF")
    Cc: John Harrison <John.C.Harrison@Intel.com>
    Reviewed-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Cc: John Harrison <John.C.Harrison@Intel.com>
    Reviewed-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Reviewed-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    bpf_get_branch_trace(). Currently, this is only supported in Intel systems.
    With current code, on Intel CPU, LBR is stopped after 7 branch entries
    branch trace from hardware (e.g. Intel LBR). To use the feature, the
    On Intel CPUs, VLBR event (raw event 0x1b00) can be use for this.
    The typical way to access branch record (e.g. Intel LBR) is via hardware
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: H. Peter Anvin (Intel) <hpa@zytor.com>
Author: H. Peter Anvin (Intel) <hpa@zytor.com>
    Signed-off-by: H. Peter Anvin (Intel) <hpa@zytor.com>
    Fixes: fdca4f16f57d ("platform:x86: add Intel P-Unit mailbox IPC driver")
    Cc: John Harrison <John.C.Harrison@Intel.com>
       Intel driver (Srinivas Pandruvada)
    like Intel PT and ARM CoreSight.
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
     - Intel VT-d:
      drm/amdgpu: Disable PCIE_DPM on Intel RKL Platform
      ASoC: Intel: boards: Fix CONFIG_SND_SOC_SDW_MOCKUP select
    ASoC: Intel: sof_sdw: tag SoundWire BEs as non-atomic
    Although strictly it is the AMD and Intel drivers which have an existing
    the AMD and Intel drivers have been lazy by default since 2008, and
            Hardware name: Intel Corporation Kabylake Client platform/KBL S
    On Intel platforms we know that the ACPI connector device
    The decision is made using the custom Intel ACPI OpRegion
    In reality that custom Intel ACPI OpRegion actually violates
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
        Primitives:     PTE Accessed bit, PG_idle, rmap, (Intel CMT), ...
      Intel IXP4xx PCI controller driver:
      Intel Keembay PCIe controller driver:
       - Add Intel Keem Bay PCIe controller (Srikanth Thokala)
    For Intel controllers supporting HFP offload usecase,
       - ncsi: add get MAC address command to get Intel i210 MAC address"
       - Add support for N5010 to Intel M10 BMC
       - Add support for Cannon Lake to Intel LPSS ACPI
       - Add support for GPIO to Intel LPC ICH
    Fixes: e82c60ae7d3a ("mfd: Introduce lpc_sch for Intel SCH LPC bridge")
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
       - Add JSON events and metrics for Intel's Ice Lake, Tiger Lake and
       - Update JSON eventsand metrics for Intel's Cascade Lake and Sky Lake
    Performance of tx-only using xdp-sock on Intel ADL-S platform is
    is the Unixbench comparison data test on my machine with 'Intel Xeon
          - Enable Intel IOMMU scalable mode by default
      iommu/vt-d: Enable Intel IOMMU scalable mode by default
    response to a specific ask of more than one group at Intel.  Specifically:
    Intel's implementation of persistent memory.
    with the Samsung 860 and 870 SSDs combined with Intel, ASmedia or
    ASoC: Intel: boards: Fix CONFIG_SND_SOC_SDW_MOCKUP select
    Fixes: 0ccac3bcf356 ("ASoC: Intel: boards: sof_sdw: add SoundWire mockup codecs for tests")
       - New subdriver for Intel Keem Bay (an ARM-based SoC)
      pinctrl: Add Intel Keem Bay pinctrl driver
      dt-bindings: pinctrl: Add bindings for Intel Keembay pinctrl driver
       - Move all the Intel drivers into their own subdir(s) (mostly Kate's
       - New BIOS SAR driver for Intel M.2 WWAM modems
       - Alder Lake support for the Intel PMC driver
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    With, for example, Intel Tiger Lake-H the SoC based controller
    - Add Intel Keem Bay PCIe controller driver and DT binding (Srikanth
      PCI: keembay: Add support for Intel Keem Bay
      dt-bindings: PCI: Add Intel Keem Bay PCIe controller
    This approach will also allow the same logic on Intel systems if
    Fixes: 14fceff4771e ("net: dsa: Add Lantiq / Intel DSA driver for vrx200")
    net/ncsi: add get MAC address command to get Intel i210 MAC address
    This patch adds OEM Intel GMA command and response handler for it.
       - The ixp4xx platform (based on Intel XScale) is finally converted to
      ARM: ixp4xx: Delete Intel reference design boardfiles
       - Lots of cleanups and improvements to the Intel drivers, including
     - Lots of cleanups and improvements to the Intel drivers,
       - Intel 1G Ethernet
       - Intel WiFi (iwlwifi):
       - Add Power Limit4 support for Alder Lake to the Intel RAPL power
    Cc: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    is later used in Intel_Soft_Reset command to bring
    perf/x86/intel/uncore: Fix Intel SPR M3UPI event constraints
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    perf/x86/intel/uncore: Fix Intel SPR M2PCIE event constraints
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    perf/x86/intel/uncore: Fix Intel SPR IIO event constraints
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    perf/x86/intel/uncore: Fix Intel SPR CHA event constraints
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    perf/x86/intel/uncore: Fix Intel ICX IIO event constraints
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
      on older Intel systems which expose a PIRQ router.
      While the Intel support is more or less nostalgia, the ALi chips are
      x86/PCI: Add support for the Intel 82426EX PIRQ router
      x86/PCI: Add support for the Intel 82374EB/82374SB (ESC) PIRQ router
     - Add support for Intel Sapphire Rapids server CPU uncore events
         it to the Intel SKx drivers
    drm/amdgpu: Disable PCIE_DPM on Intel RKL Platform
    Bluetooth: set quality report callback for Intel
    This patch sets up set_quality_report callback for Intel to
    Bluetooth: btusb: disable Intel link statistics telemetry events
    Intel link statistics telemetry events are disabled by default.
     - Lots of cleanups and improvements to the Intel drivers,
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
       ranges on Intel PT
    1GbE Intel Wired LAN Driver Updates 2021-08-27
    Intel Wired LAN Driver Updates 2021-08-27
    [  203.273100] Hardware name: Intel Corporation S2600WFT/S2600WFT, BIOS SE5C620.86B.02.01.0010.010620200716 01/06/2020
    some platforms (Intel Merrifield at least)
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Benchmark on Intel i5-6200U 2.30GHz, performance data of three
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Reviewed-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    That commit effectively disabled Intel host initiated U1/U2 lpm for devices
    Intel hosts as previously set U1/U2 timeout = 105% * service interval.
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    change in power and thermal limits. For example when Intel Speed Select
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    ASoC: Intel: bytcr_rt5640: Make rt5640_jack_gpio/rt5640_jack2_gpio static
    Fixes: 9ba00856686ad ("ASoC: Intel: bytcr_rt5640: Add support for HP Elite Pad 1000G2 jack-detect")
    1GbE Intel Wired LAN Driver Updates 2021-08-24
    On an Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz machine, the performance
    Reviewed-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Suggested-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Suggested-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    - Drivers has update on Intel driver for new quriks and better handling of
      soundwire: dmi-quirks: add quirk for Intel 'Bishop County' NUC M15
      ASoC: Intel: boards: sof_sdw: add SoundWire mockup codecs for tests
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Fixes: d4dc89d069aa ("EDAC, i10nm: Add a driver for Intel 10nm server processors")
    Merge series "ASoC: Intel: Skylake: Fix and support complex" from Cezary Rojewski <cezary.rojewski@intel.com>:
      ASoC: Intel: kbl_da7219_max98927: Fix format selection for max98373
      ASoC: Intel: Skylake: Leave data as is when invoking TLV IPCs
      ASoC: Intel: Skylake: Fix module resource and format selection
      ASoC: Intel: Skylake: Fix module configuration for KPB and MIXER
      ASoC: Intel: Skylake: Select first entry for singular pipe config
      ASoC: Intel: Skylake: Fix passing loadable flag for module
      ASoC: Intel: Skylake: Simplify m_state for loadable modules
      ASoC: Intel: Skylake: Support multiple format configs
      ASoC: Intel: Skylake: Properly configure modules with generic
      ASoC: Intel: Skylake: Select proper format for NHLT blob
      ASoC: Intel: Skylake: Support modules with generic extension
    ASoC: Intel: bytcr_rt5640: Mark hp_elitepad_1000g2_jack?_check functions static
    ASoC: Intel: Skylake: Select first entry for singular pipe config arrays
    ASoC: Intel: Skylake: Properly configure modules with generic extension
    ASoC: Intel: Skylake: Support modules with generic extension
    ASoC: Intel: Skylake: Support multiple format configs
    ASoC: Intel: Skylake: Simplify m_state for loadable modules
    ASoC: Intel: Skylake: Fix passing loadable flag for module
    ASoC: Intel: Skylake: Fix module configuration for KPB and MIXER
    ASoC: Intel: Skylake: Fix module resource and format selection
    Fixes: f6fa56e22559 ("ASoC: Intel: Skylake: Parse and update module config structure")
    ASoC: Intel: Skylake: Select proper format for NHLT blob
    ASoC: Intel: Skylake: Leave data as is when invoking TLV IPCs
    Fixes: a8cd7066f042 ("ASoC: Intel: Skylake: Strip T and L from TLV IPCs")
    ASoC: Intel: kbl_da7219_max98927: Fix format selection for max98373
    changes added in 'ASoC: Intel: Boards: Add Maxim98373 support' to bring
    Fixes: 716d53cc7837 ("ASoC: Intel: Boards: Add Maxim98373 support")
    Intel stress tests reported issues with the clock stop mode,
    with an Intel corner case - in other words keep codec drivers
    independent from Intel platform-specific programming sequences.
    messages in the Intel driver while trying to suspend/resume these
    Intel Wired LAN Driver Updates 2021-08-20
    - Intel(R) Xeon(R) Gold 6130 CPU @ 2.10GHz
     - Add Rahul Tanwar as Intel LGM Gateway PCIe maintainer (Rahul Tanwar)
      MAINTAINERS: Add Rahul Tanwar as Intel LGM Gateway PCIe maintainer
      introduced regression on ASoC Intel Atom driver, and another trivial
     - Cache flush fix in the Intel VT-d driver
    Cc: "Peter Zijlstra (Intel)" <peterz@infradead.org>
    Move Intel WMI Thunderbolt driver to intel sub-directory
    Move Intel WMI Slim Bootloader FW update driver to intel sub-directory
    Move Intel vButton driver to intel sub-directory to improve readability.
    Move Intel Oaktrail driver to intel sub-directory to improve readability.
    Move Intel vGPIO (INT0002) driver to intel sub-directory
    Move Intel HID driver to intel sub-directory to improve readability.
    Move Intel AtomISP v2 drivers to intel sub-directory
    Move Intel Speed Select interface driver to intel sub-directory to improve
    Move Intel Uncore frequency driver to intel sub-directory to improve
    Move Intel Turbo Max 3 driver to intel sub-directory to improve readability
    Move Intel Smart Connect driver to intel sub-directory to improve
    Move Intel RST driver to intel sub-directory to improve readability
    Move Intel telemetry driver to intel sub-directory to improve readability.
    Move Intel PMC core driver to intel sub-directory to improve readability.
    Move Intel P-Unit IPC driver to intel sub-directory to improve readability.
    Move Intel Merrifield power button driver to intel sub-directory
    Move Intel Cherry Trail Dollar Cove TI power button driver
    Move Intel Broxton Whiskey Cove TMU driver to intel sub-directory
     * MEI commands for Intel platforms
      nl80211: vendor-cmd: add Intel vendor commands for iwlmei usage
    Merge series "ASoC: Intel/rt5640: Add support for HP Elite Pad 1000G2 jack-detect" from Hans de Goede <hdegoede@redhat.com>:
    - New patch: "ASoC: Intel: bytct_rt5640: Add a separate "Headset Mic 2"
      ASoC: Intel: bytct_rt5640: Add a separate "Headset Mic 2" DAPM pin for
      ASoC: Intel: bytcr_rt5640: Add support for HP Elite Pad 1000G2
    PCI: keembay: Add support for Intel Keem Bay
    Add driver for Intel Keem Bay SoC PCIe controller. This controller
    dt-bindings: PCI: Add Intel Keem Bay PCIe controller
    Document DT bindings for PCIe controller found on Intel Keem Bay SoC.
     - Reword Intel's setup on btusb unifying the supported generations
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    platform/x86: BIOS SAR driver for Intel M.2 Modem
    ASoC: Intel: bytcr_rt5640: Add support for HP Elite Pad 1000G2 jack-detect
    ASoC: Intel: bytct_rt5640: Add a separate "Headset Mic 2" DAPM pin for the mic on the 2nd jack
    Fixes: 79c1123bac3b ("ASoC: Intel: bytcr_rt5640: Add support for a second headset mic input")
    Reviewed-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Intel Wired LAN Driver Updates 2021-08-18
    iommu/vt-d: Enable Intel IOMMU scalable mode by default
    "intel_iommu=sm_on". Using the Intel IOMMU scalable mode for kernel DMA,
    This updates the virtual command interface implementation in the Intel
    Cc: John Harrison <John.C.Harrison@Intel.com>
    dt-bindings: memory: convert Synopsys IntelliDDR memory controller to dtschema
    Convert Synopsys IntelliDDR Multi Protocol memory controller (present in
    - Intel reference designs
      ARM: ixp4xx: Delete Intel reference design boardfiles
    40GbE Intel Wired LAN Driver Updates 2021-08-17
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
Author: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
Author: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Fixes: 0b1039f016e8 ("mtd: rawnand: Add NAND controller support on Intel LGM SoC")
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    ASoC: Intel: bytcr_rt5640: Use cfg-lineout:2 in the components string
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
      important ones affecting Intel and AMD laptops turned up the recent
       - Fix the GPIO numbering scheme for Intel Tiger Lake-H to correspond
    Merge series "ASoC: Intel: boards: use software node API" from Pierre-Louis Bossart <pierre-louis.bossart@linux.intel.com>:
      ASoC: Intel: boards: use software node API in Atom boards
      ASoC: Intel: boards: harden codec property handling
      ASoC: Intel: boards: handle errors with acpi_dev_get_first_match_dev()
      ASoC: Intel: boards: get codec device with ACPI instead of bus search
      ASoC: Intel: sof_sdw: pass card information to init/exit functions
      ASoC: Intel: sof_sdw_rt711*: keep codec device reference until remove
      ASoC: Intel: use software node API in SoundWire machines
      ASoC: Intel: remove device_properties for Atom boards
    Merge series "ASoC: SOF: Intel: DMI L1 power optimization for HDaudio platforms" from Pierre-Louis Bossart <pierre-louis.bossart@linux.intel.com>:
    savings on Intel HDAudio platforms using SOF (Sound Open Firmware).
    We previously prevented the Intel DSP from enabling the DMI_L1
    Intel platforms, in theory platforms should only enable PAUSE if they
    can resume on the same sample, which is not the case on any Intel
      ASoC: SOF: Intel: Kconfig: clarify DMI L1 option description
      ASoC: SOF: Intel: hda-stream: remove always true condition
      ASoC: SOF: Intel: simplify logic for DMI_L1 handling
      ASoC: SOF: Intel: make DMI L1 selection more robust
    ASoC: Intel: boards: use software node API in Atom boards
    ASoC: Intel: remove device_properties for Atom boards
    ASoC: Intel: use software node API in SoundWire machines
    ASoC: Intel: sof_sdw_rt711*: keep codec device reference until remove
    Follow the example of Intel Atom drivers and keep a reference to the
    ASoC: Intel: sof_sdw: pass card information to init/exit functions
    ASoC: Intel: boards: get codec device with ACPI instead of bus search
    ASoC: Intel: boards: handle errors with acpi_dev_get_first_match_dev()
    ASoC: Intel: boards: harden codec property handling
    ARM: ixp4xx: Delete Intel reference design boardfiles
    ASoC: SOF: Intel: make DMI L1 selection more robust
    ASoC: SOF: Intel: simplify logic for DMI_L1 handling
    ASoC: SOF: Intel: hda-stream: remove always true condition
    ASoC: SOF: Intel: Kconfig: clarify DMI L1 option description
    nl80211: vendor-cmd: add Intel vendor commands for iwlmei usage
    Since KVM_DEBUGREG_WONT_EXIT on Intel processors is the only case
    ago when Intel added dedicated host and guest EFER fields in the VMCS
      - Intel IXPD425 and siblings
      ARM: dts: ixp4xx: Add Intel IXDP425 etc reference designs
    the successful RMID reads. This is not a problem on Intel systems as
    Intel reports 0 on Inactive RMIDs.
      ASoC: SOF: Intel: hda-ipc: fix reply size checking
      ASoC: SOF: Intel: Kconfig: fix SoundWire dependencies
    pinctrl: Add Intel Keem Bay pinctrl driver
    About Intel Keem Bay:
    Intel Keem Bay is a computer vision AI accelerator SoC based on ARM CPU.
    Add pinctrl driver to enable pin control support in the Intel Keem Bay SoC.
    dt-bindings: pinctrl: Add bindings for Intel Keembay pinctrl driver
    Add Device Tree bindings documentation for Intel Keem Bay
    * Fix the software mapping of GPIOs on Intel Tiger Lake-H
    Fixes: 5a2414bc454e ("virtio: Intel IFC VF driver for VDPA")
    the features provided by Intel RDT and AMD PQoS, and moved to /fs/.
    the features provided by Intel RDT and AMD PQoS, and moved to /fs/.
    x86/PCI: Add support for the Intel 82426EX PIRQ router
    The Intel 82426EX ISA Bridge (IB), a part of the Intel 82420EX PCIset,
    The IB is directly attached to the Intel 82425EX PCI System Controller
        82426EX ISA Bridge (IB)", Intel Corporation, Order Number:
    x86/PCI: Add support for the Intel 82374EB/82374SB (ESC) PIRQ router
    The Intel 82374EB/82374SB EISA System Component (ESC) devices implement
    This locking could possibly interfere with accesses to the Intel MP spec
    [1] "82374EB/82374SB EISA System Component (ESC)", Intel Corporation,
    This space is defined by the Intel MultiProcessor Specification for the
    [1] "MultiProcessor Specification", Version 1.4, Intel Corporation,
    works) RTL8761BU 0bda:8771, Intel AX200 8087:0029 (after disabling
    audio) Intel 8087:0a2b.
    Suggested-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Suggested-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    ASoC: Intel: Fix platform ID matching
    Fixes: 94efd726b947 ("ASoC: Intel: kbl_da7219_max98357a: shrink platform_id below 20 characters")
    Fixes: 24e46fb811e9 ("ASoC: Intel: bxt_da7219_max98357a: shrink platform_id below 20 characters")
    Intel Wired LAN Driver Updates 2021-08-09
    Intel E810 (ice) NIC and with 32-core 3970X on sending machine, and
    __sync functions originally support Intel Itanium processoer [1] but it
    Fixes: 837f08fdecbe ("ice: Add basic driver framework for Intel(R) E800 Series")
    On Intel hardware the USB4 controller supports clearing the interrupt
    reason add a new quirk that does that on all Intel hardware.
    Intel IXDPG425 reference design. The ethernet set-up on the
    ARM: dts: ixp4xx: Add Intel IXDP425 etc reference designs
    The IXDP425, IXCDP1100, KIXRP435 and IXDP465 are similar Intel reference
    Reviewed-by: John Harrison <John.C.Harrison@Intel.com>
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
    using Intel(R) Core(TM) i9-10885H CPU @ 2.40GHz with a kernel built
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    platform/x86/intel: Move Intel PMT drivers to new subfolder
    Move all Intel Platform Monitoring Technology drivers to
    From the ThP, it supports both legacy and TLV based HCI_Intel_Read_Version
    HCI_Intel_Read_Version command is used to get the legacy version
    This patch moves the hci quirks for Intel devices into the setup
    This patch sends the Intel vendor command to turn off the LED.
    There are multiple setup and shutdown functions for Intel device and the
    single entry point for all Intel devices and choose the setup functions
    based on the information read with HCI_Intel_Read_Version command.
    HCI_Intel_Read_Version command are changed even though OCF remains
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    This adds device tree bindings for the Intel IXP4xx compact flash card
    The Intel IXP4xx SoCs have an expansion bus that is usually just
    37646.7 ns to 32929.3 ns (~1.14x speed up) on the Intel ICX server.
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Merge series "ASoC: SOF/Intel: machine driver updates" from Pierre-Louis Bossart <pierre-louis.bossart@linux.intel.com>:
    Two quirks added for Dell XPS 9710 and Intel reference boards, and two
      ASoC: Intel: sof_sdw: add quirk for Dell XPS 9710
      ASoC: Intel: update sof_pcm512x quirks
      ASoC: Intel: sof_sdw_max98373: remove useless inits
      ASoC: SOF: Intel: Use DMI string to search for adl_mx98373_rt5682
    ASoC: Intel: sof_sdw_max98373: remove useless inits
    ASoC: Intel: update sof_pcm512x quirks
    ASoC: SOF: Intel: Use DMI string to search for adl_mx98373_rt5682 variant
    ASoC: Intel: sof_sdw: add quirk for Dell XPS 9710
    ASoC: SOF: Intel: hda-ipc: fix reply size checking
    ASoC: SOF: Intel: Kconfig: fix SoundWire dependencies
    Fixes: cf5807f5f814f ('ASoC: SOF: Intel: SoundWire: simplify Kconfig')
    Merge series "ASoC: Intel: bytcr_rt5640: Fix HP ElitePad 1000 G2 audio routing" from Hans de Goede <hdegoede@redhat.com>:
      ASoC: Intel: bytcr_rt5640: Move "Platform Clock" routes to the maps
      ASoC: Intel: bytcr_rt5640: Add line-out support
      ASoC: Intel: bytcr_rt5640: Add a byt_rt5640_get_codec_dai() helper
      ASoC: Intel: bytcr_rt5640: Add support for a second headphones output
      ASoC: Intel: bytcr_rt5640: Add support for a second headset mic input
      ASoC: Intel: bytcr_rt5640: Fix HP ElitePad 1000 G2 quirk
    defined by both Intel's SDM and AMD's APM.
    Note, current versions of Intel's SDM are very poorly written with
    respect to INIT behavior.  Table 9-1. "IA-32 and Intel 64 Processor
    (and SMI on Intel CPUs).
    with their own logic, e.g. see Intel PT MSRs and MSR_IA32_SPEC_CTRL.
    And, digging through old specs suggests that neither Intel nor AMD have
    both Intel and AMD set EDX to 3, 4, 5, and 6 respectively.  AMD switched
    Intel has continued using '6' for the last few decades.
    So, '6' is a valid Family for both Intel and AMD CPUs, is compatible
    KVM's virtual CPU model.  E.g. prior to the P6, Intel CPUs did not have a
    emulate Intel's goofy "out-of-range" logic for AMD and Hygon.  If the
    vCPU model happens to be an Intel variant, an inexact match is possible
    Set L1's LDTR on VM-Exit per the Intel SDM:
    Flush the guest's TLB on INIT, as required by Intel's SDM.  Although
    Note, as of the April 2021 version of Intels' SDM, it also contradicts
    ASoC: Intel: bytcr_rt5640: Fix HP ElitePad 1000 G2 quirk
    ASoC: Intel: bytcr_rt5640: Add support for a second headset mic input
    ASoC: Intel: bytcr_rt5640: Add support for a second headphones output
    ASoC: Intel: bytcr_rt5640: Add a byt_rt5640_get_codec_dai() helper
    ASoC: Intel: bytcr_rt5640: Add line-out support
    ASoC: Intel: bytcr_rt5640: Move "Platform Clock" routes to the maps for the matching in-/output
    Those Intel sdw registers will be used by ASoC SOF drivers in the
    This is in contrast, for instnace, to Intel IOMMUs that have a limit on
    This change follows a similar change to Intel's VT-d and a detailed
    avoid potential issues as those that the Intel IOMMU driver encountered
    Intel SST Baytrail driver.
    well as after the Intel 'sync go' sequence in multi-link mode. That
    Benchmark on Intel Xeon Cascadelake, the data comes from the 218 mode
    Bluetooth: btusb: Enable MSFT extension for Intel next generation controllers
    The Intel TyphoonPeak, GarfieldPeak Bluetooth controllers
    stores, out of program order; Intel's optimization manual, section 2.4.4.5:
      subsequent instructions to the ROB and execute them out of order. On Intel
    ASoC: Intel: Fix spelling contraction "cant" -> "can't"
    Alder Lake has a new ACPI ID for Intel HID event filter device.
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Reviewed-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Cc: John Harrison <John.C.Harrison@Intel.com>
    Reviewed-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Reviewed-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    CC: John Harrison <John.C.Harrison@Intel.com>
    Reviewed-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Reviewed-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Cc: John Harrison <John.C.Harrison@Intel.com>
    Reviewed-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Reviewed-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Reviewed-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Reviewed-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Reviewed-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Reviewed-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    CC: John Harrison <John.C.Harrison@Intel.com>
    Reviewed-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Reviewed-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Reviewed-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Intel Atom SoCs. Rename it to reflect this in a way how another clock
    ASoC: SOF: Intel: hda: enforce exclusion between HDaudio and SoundWire
    serial: 8250_lpss: Enable DMA on Intel Elkhart Lake
    PSE UARTs on Intel Elkhart Lake support DMA mode.
    The Intel IXP425 Vulcan board has an Exar XR16L2551 8250-compatible.
    ASoC: Intel: sof_da7219_mx98360a: fail to initialize soundcard
    Fixes: 1cc04d195dc2 ("ASoC: Intel: sof_da7219_max98373: shrink platform_id below 20 characters")
    As the Intel VT-d driver has switched to use the iommu_ops.map_pages()
    Implement the map_pages() and unmap_pages() callback for the Intel IOMMU
    For the drivers which set the mode via custom means - AMD and Intel drivers
    iommu: Deprecate Intel and AMD cmdline methods to enable strict mode
    itself, two Intel E810 (aka Columbiaville) ethernet controllers. With
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    MAINTAINERS: Add Rahul Tanwar as Intel LGM Gateway PCIe maintainer
    Add Rahul Tanwar as maintainer for PCIe RC controller driver for the Intel
    Intel Wired LAN Driver Updates 2021-07-23
    1GbE Intel Wired LAN Driver Updates 2021-07-23
    programmed completely differently than the traditional Intel "combo" PHY
      ASoC: SOF: Intel: Update ADL descriptor to use ACPI power states
    The Intel IXP4xx PCI controller is only present on Intel IXP4xx
    soundwire: dmi-quirks: add quirk for Intel 'Bishop County' NUC M15
    These devices have the same BIOS issues inherited from the Intel
    Reviewed-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Reviewed-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Reviewed-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Reviewed-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Reviewed-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Reviewed-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Reviewed-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Reviewed-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Reviewed-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Reviewed-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Reviewed-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Reviewed-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Reviewed-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Reviewed-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Reviewed-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    these outputs are Synopsys PHYs rather than traditional Intel combo PHY
    XeHP SDV is a Intel® dGPU without display. This is just the definition
    Fixes: c453b10c2b28 ("Bluetooth: btusb: Configure Intel debug feature based on available support")
    integrated with Intel iDMA 32-bit DMA controller. There is a specific
    1GbE Intel Wired LAN Driver Updates 2021-07-20
    available on the next Intel Client platforms
    available on the next Intel Client platform (Lunar Lake)
    Hardware name: Intel Corporation CometLake Client Platform/CometLake S
    Hardware name: Intel Corporation Ice Lake Client Platform/IceLake U DDR4 SODIMM PD RVP TLC, BIOS ICLSFWR1.R00.3234.A01.1906141750 06/14/2019
    On some Intel NUC10 variants, codec reports AC_JACK_PORT_NONE as
    mfd: intel-lpss: Add Intel Cannon Lake ACPI IDs
    Based on the Intel Datasheet for the DH89xxCC PCH, the GPIO driver
    40GbE Intel Wired LAN Driver Updates 2021-07-19
    ASOC: Intel: sof_sdw: add quirk for Intel 'Bishop County' NUC M15
    dt-bindings: phy: Rename Intel Keem Bay USB PHY bindings
    Fixes: 4086afa2a1627939 ("dt-bindings: phy: Add Intel Keem Bay USB PHY bindings")
    1GbE Intel Wired LAN Driver Updates 2021-07-16
    The Intel i225 NIC has the possibility to add flex filters which can
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    and mentions where the Intel's generic platform init code reads this
     - Two fixes for Intel VT-d context table handling
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
      ASoC: Intel: boards: sof_sdw: add SoundWire mockup codecs for tests
    ASoC: Intel: boards: sof_sdw: add SoundWire mockup codecs for tests
    partID values reserved by Intel for such test configurations. The
    ASoC: Intel: sof_sdw: update quirk for jack detection in ADL RVP
    ASoC: Intel: sof_sdw: include rt711.h for RT711 JD mode
    ASoC: Intel: sof_sdw: extends SOF_RT711_JDSRC to 4 bits
    ASoC: Intel: sof_rt5682: code refactor for max98360a
    ASoC: Intel: sof_cs42l42: add support for jsl_cs4242_mx98360a
    ASoC: Intel: maxim-common: support max98360a
    ASoC: Intel: sof_cs42l42: support arbitrary DAI link sequence
    ASoC: SOF: Intel: Update ADL descriptor to use ACPI power states
    Fixes: 4ad03f894b3c ('ASoC: SOF: Intel: Update ADL P to use its own descriptor')
    Intel Elkhart Lake PSE DMA implementation is integrated with crossbar IP
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Reviewed-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Reviewed-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    On Intel platforms, we always enable all pins no matter what BIOS
    Merge series "ASoC: Intel: machine driver corrections" from Pierre-Louis Bossart <pierre-louis.bossart@linux.intel.com>:
      ASoC: Intel: sof_cs42l42: use helper function to get bclk frequency
      ASoC: Intel: soc-acpi: add support for SoundWire of TGL-H-RVP
      ASoC: Intel: boards: fix xrun issue on platform with max98373
    ASoC: Intel: sof_cs42l42: use helper function to get bclk frequency
    ASoC: Intel: soc-acpi: add support for SoundWire of TGL-H-RVP
       - Add cstate event support for Intel ICELAKE_X and ICELAKE_D"
       - Add a config for max loops without consuming a packet in the Intel
         systems such as Intel Alder Lake.
    On HP Fury G7 Workstations, graphics output is re-routed from Intel GFX
    net/ncsi: Add NCSI Intel OEM command to keep PHY link up
    Add NCSI Intel OEM command to keep PHY link up and prevents any channel
    Intel manufacturer id.
    net/ncsi: add dummy response handler for Intel boards
    Add the dummy response handler for Intel boards to prevent incorrect
    net/ncsi: add NCSI Intel OEM command to keep PHY up
       - Work around Huawei Intelligent NIC VF FLR erratum (Chiqijun)
      Intel Gateway PCIe controller driver:
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Link: https://patchwork.freedesktop.org/patch/msgid/20210626004522.1699509-3-John.C.Harrison@Intel.com
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Link: https://patchwork.freedesktop.org/patch/msgid/20210626004522.1699509-2-John.C.Harrison@Intel.com
      suspend-to-idle wakeup fix for non-Intel platforms and a fix for the
       - Avoid spurious wakeups from suspend-to-idle on non-Intel platforms
         by restricting special EC GPE handling to the Intel ones (Mario
      ACPI: PM: Only mark EC GPE for wakeup on Intel systems
    The Intel PT decoder limits the number of unconditional branches (e.g.
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    - Work around Huawei Intelligent NIC VF FLR erratum (Chiqijun)
      PCI: Work around Huawei Intelligent NIC VF FLR erratum
       - Add support for Alder Lake-M to Intel LPSS PCI
       - Intel Alder Lake-M SPI serial flash support"
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
       - Support for AmLogic SM1 TOACODEC, Intel AlderLake-M, several NXP
     - Intel VT-d updates from Lu Baolu:
         - Convert Intel IOMMU to use sva_lib helpers in iommu core
         hybrid (BIG little) CPUs such as Intel's Alderlake.
       - Intel PT now supports tracing KVM guests.
       - Add vendor events and metrics for Intel's Icelake Server & Client"
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    A perf PMU may have two PMU names. For example, Intel Sapphire Rapids
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    The MDF subsystem is a new IP built to support the new Intel Xeon
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    M3 Intel UPI is the interface between the mesh and the Intel UPI link
    Intel UPI interface.
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    sockets known as Intel UPI. Intel UPI technology provides a cache
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Intel Sapphire Rapids supports a discovery mechanism, that allows an
    for the platform. Currently, Intel Sapphire Rapids is one of the
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
     "This contains a replacement driver for Intel iWarp hardware. This new
       - Intel's new irdma driver replacing i40iw
    Intel Wired LAN Driver Updates 2021-07-01
    from AUX area tracing like Intel PT) looking for something specific.
    do this more aggressively compared to Intel.
    its init state in a way that should work on Intel and AMD.  Then, do a
    state", which actually applied to Intel's implementation but was just
    this class of bug both on AMD and Intel.  All the work around pkeys on x86
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    warnings early to avoid tripping the Intel lkp-robot, I noticed that mm/
    ACPI: PM: Only mark EC GPE for wakeup on Intel systems
    As there may be other Intel systems besides ASUS Zenbook UX430UNR/i7-8550U
     - Support for AmLogic SM1 TOACODEC, Intel AlderLake-M, several NXP
          - iosm: PCIe Driver for Intel M.2 Modem
       - Intel 1GE (igc): add AF_XDP support
     - support for ISH DMA on Intel EHL platform, from Even Xu
       - Don't even try to load Intel EDAC drivers when running as a guest
      EDAC/Intel: Do not load EDAC driver when running as a guest
      EDAC/igen6: Add Intel Alder Lake SoC support
      EDAC/igen6: Add Intel Tiger Lake SoC support
      EDAC/igen6: Add Intel ICL-NNPI SoC support
         camera sensors on Intel devices with IPU3 attached MIPI cameras
    - Intel Alder Lake-M SPI serial flash support
       - Add battery DPTF participant for Intel SoCs (Sumeet Pawnikar).
    support.  Intel EHL mgbe are designed to wake up through PHY WOL
    During suspend, set the Intel mgbe to D3hot state
    Enable PHY Wake On LAN in Intel EHL Intel platform.
    Intel EHL Intel platform is designed for
    E.g, Intel platform are designed for PHY WOL but not MAC WOL
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    (CPU: Intel(R) Xeon(R) CPU E5-1650 v4 @ 3.60GHz)
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    [  238.781413] Hardware name: Intel Corporation PURLEY/PURLEY, BIOS PLYXCRB1.86B.0553.D01.1809190614 09/19/2018
    working-set larger than available memory on a 2-socket Intel server with a
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
    Intel(R) Xeon(R) CPU E5-2630 v4 @ 2.20GHz (must be with
    is done on 40 cpus host with Intel(R) Xeon(R) CPU E5-2630 v4 @ 2.20GHz,
      ACPI: DPTF: Add battery participant for Intel SoCs
         - x86 Intel uncore driver updates for Skylake (SNR) and Icelake (ICX) servers
     - Add support for new Intel microcode deprecating TSX on some models
      modern Intel systems), though we also have quite a lot of core work as
    Merge series "ASoC: Intel: machine driver corrections" from Pierre-Louis Bossart <pierre-louis.bossart@linux.intel.com>:
      ASoC: Intel: sof_cs42l42: use helper function to get bclk frequency
      ASoC: Intel: soc-acpi: add support for SoundWire of TGL-H-RVP
      ASoC: Intel: boards: fix xrun issue on platform with max98373
    ASoC: Intel: boards: fix xrun issue on platform with max98373
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Rfkill block and unblock Intel USB Bluetooth [8087:0026] may make it
    100GbE Intel Wired LAN Driver Updates 2021-06-25
    support, AMD vs. Intel handling of bit 8, and SEV's C-Bit location all
    worse, as neither Intel nor AMD provides a way to disable 1gb hugepage
    Intel Wired LAN Driver Updates 2021-06-24
    The Intel drivers all have rcu_read_lock()/rcu_read_unlock() pairs around
    the fixes for a series of suspend issues that Intel turned up in their
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    # gpg:                 aka "Luciano Roth Coelho (Intel) <luciano.coelho@intel.com>" [full]
    On HETEROGENEOUS hardware (ARM big.Little, Intel Alderlake etc.) each
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    According to Intel SDM Table 2-14, for extended PBES feature,
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    CC: Intel Corporation <linuxwwan@intel.com>
    CC: Intel Corporation <linuxwwan@intel.com>
    CC: Intel Corporation <linuxwwan@intel.com>
    CC: Intel Corporation <linuxwwan@intel.com>
    Merge series "ASoC: Intel: machine driver corrections" from Pierre-Louis Bossart <pierre-louis.bossart@linux.intel.com>:
      ASoC: Intel: sof_sdw: use mach data for ADL RVP DMIC count
      ASoC: Intel: sof_sdw: remove hdac-hdmi support
      ASoC: Intel: skl_hda_dsp_generic: Update Kconfig documentation
      ASoC: Intel: sof_rt5682: shrink platform_id names below 20 characters
      ASoC: Intel: glk_rt5682_max98357a: shrink platform_id below 20
      ASoC: Intel: kbl_da7219_max98357a: shrink platform_id below 20
      ASoC: Intel: sof_da7219_max98373: shrink platform_id below 20
      ASoC: Intel: sof_sdw: fix signed/unsigned warning
      ASoC: Intel: soc-acpi: add ull suffix for SoundWire _ADR values
      ASoC: Intel: use MODULE_DEVICE_TABLE with platform_device_id tables
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    ASoC: Intel: skl_hda_dsp_generic: Update Kconfig documentation
    Intel systems with Smart Sound Technology based DSP and HDA codecs.
    ASoC: Intel: use MODULE_DEVICE_TABLE with platform_device_id tables
    ASoC: Intel: soc-acpi: add ull suffix for SoundWire _ADR values
    ASoC: Intel: sof_sdw: fix signed/unsigned warning
    ASoC: Intel: sof_da7219_max98373: shrink platform_id below 20 characters
    ASoC: Intel: kbl_da7219_max98357a: shrink platform_id below 20 characters
    ASoC: Intel: glk_rt5682_max98357a: shrink platform_id below 20 characters
    ASoC: Intel: sof_rt5682: shrink platform_id names below 20 characters
    ASoC: Intel: sof_sdw: remove hdac-hdmi support
    ASoC: Intel: sof_sdw: use mach data for ADL RVP DMIC count
    Fixes:d25bbe80485f8 ("ASoC: Intel: sof_sdw: add quirk for new ADL-P Rvp")
     - Drivers has Big move of Intel driver to be aux dev and minor updates
       to Intel/cadence driver
    Since we have started collecting Intel x86 specific drivers in their own
    Start collecting Intel x86 related drivers in its own subfolder.
    Hardware name: Intel Corporation Ice Lake Client Platform/IceLake U DDR4 SODIMM PD RVP TLC, BIOS ICLSFWR1.R00.3234.A01.1906141750 06/14/2019
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
      * Support for Intel Alder Lake integrated Thunderbolt/USB4 controller
      thunderbolt: Add support for Intel Alder Lake
      thunderbolt: Add quirk for Intel Goshen Ridge DP credits
    Fixes: fa0f8d51e90d ("watchdog: Add watchdog driver for Intel Keembay Soc")
    Fixes: fa0f8d51e90d ("watchdog: Add watchdog driver for Intel Keembay Soc")
    Fixes: fa0f8d51e90d ("watchdog: Add watchdog driver for Intel Keembay Soc")
    Fixes: fa0f8d51e90d ("watchdog: Add watchdog driver for Intel Keembay Soc")
    Fixes: fa0f8d51e90d ("watchdog: Add watchdog driver for Intel Keembay Soc")
    Fixes: fa0f8d51e90d ("watchdog: Add watchdog driver for Intel Keembay Soc")
    Fixes: 10590a9d4f23e ("EDAC/igen6: Add EDAC driver for Intel client SoCs using IBECC")
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
     - Work around FLR erratum on Huawei Intelligent NIC VF (Chiqijun)
      PCI: Work around Huawei Intelligent NIC VF FLR erratum
    100GbE Intel Wired LAN Driver Updates 2021-06-18
    Update three of the Intel Ethernet drivers with similar (but not the
    PCI: Work around Huawei Intelligent NIC VF FLR erratum
    When we do an FLR on several Huawei Intelligent NIC VFs at the same time,
    MMIO region of Intel Speed Select PCI devices depending on the CPU
    Since the device and function of PCI device is fixed for Intel
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Unlike Intel CPUs, AMD does not provide a way for firmware to disable NX
    Do not require NX support if EPT is enabled purely because Intel CPUs let
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    EDAC/Intel: Do not load EDAC driver when running as a guest
    Add a check in each of the Intel EDAC drivers for X86_FEATURE_HYPERVISOR
    EDAC/igen6: Add Intel Alder Lake SoC support
    EDAC/igen6: Add Intel Tiger Lake SoC support
    EDAC/igen6: Add Intel ICL-NNPI SoC support
    Some Intel servers may configure memory in 2 levels, using
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    100GbE Intel Wired LAN Driver Updates 2021-06-17
    Explicitly request a guest TLB flush if VPID is disabled.  Per Intel's
    entries.  Per Intel's SDM, INVVPID _may_ invalidate entries with VPID=0,
    TLB flush, i.e. without PCID_NOFLUSH set.  Paraphrasing Intel's SDM
    Enlightened VMCS, however, is an Intel only feature so the above
    works for both AMD and Intel.
    including those that fail during vmentry checks on Intel and during
    For recent Intel CPUs, restoring NMI blocking is technically wrong, but
    so is restoring NMI blocking in the first place, and Intel's RSM
    some Intel CPUs fully leave SMM when entering shutdown:
      In the shutdown state, Intel processors stop executing instructions
      Intel486 processors do not.
    In other words, the fact that Intel CPUs have implemented the two
    extremes gives KVM carte blanche when it comes to honoring Intel's
    * Intel QEP
    ASoC: Intel: bdw-rt5677: remove unnecessary oom message
    Suggested-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    This adds a new PCI controller driver for the Intel IXP4xx
    Cc: Intel Corporation <linuxwwan@intel.com>
    platform/surface: aggregator_registry: Add support for 13" Intel Surface Laptop 4
    Add support for the 13" Intel version of the Surface Laptop 4.
    This adds device tree bindings for the Intel IXP4xx
    that use Intel's PCHs configured as PCI_CLASS_STORAGE_RAID.
    Intel(R) Xeon(R) CPU E5-2697 v3 @ 2.60GHz with 56 cores.
          of Intel Transactional Synchronization Extension Memory". Since
    Intel client processors that support the IA32_TSX_FORCE_ABORT MSR
          of Intel Transactional Synchronization Extension Memory". Since
    <4> [324.943259] Hardware name: Intel Corp. Geminilake/GLK RVP2 LP4SD (07), BIOS GELKRVPA.X64.0062.B30.1708222146 08/22/2017
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    later on. Code comes from the Intel iwlwifi driver with minimal name
    Considering ISH only exists on Intel platforms, add the dependence
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    <4> [324.943259] Hardware name: Intel Corp. Geminilake/GLK RVP2 LP4SD (07), BIOS GELKRVPA.X64.0062.B30.1708222146 08/22/2017
    with Intel link-specific structures that need to be passed between
    net: iosm: PCIe Driver for Intel M.2 Modem
    Host platform & Intel M.2 Modem. The driver exposes interface conforming to
    Intel M.2 modem uses 2 BAR regions. The first region is dedicated to Doorbell
    with PCIe based Intel M.2 Modems.
    1) Register IOSM driver with kernel to manage Intel WWAN PCIe
    Intel TigerLake with Marvell88E2110 PHY:-
       - Fix the NMI watchdog on ancient Intel CPUs
      x86/nmi_watchdog: Fix old-style NMI watchdog regression on old Intel CPUs
    100GbE Intel Wired LAN Driver Updates 2021-06-11
      e7b6385b01d8e9fb ("x86/cpufeatures: Add Intel SGX hardware bits")
    thunderbolt: Add support for Intel Alder Lake
    Intel Tiger Lake. By default it is still using firmware based connection
    In Intel Tiger Lake and beyond it takes some time after the force power
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    - Fix an build error reported by kernel test robot of Intel.
    With this I was able to get seamless experience on my Intel/Nvidia box,
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    x86/nmi_watchdog: Fix old-style NMI watchdog regression on old Intel CPUs
    Intel CPU where it was active. Which is only truly old CPUs, so few people noticed.
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    The Intel VT-d implementation supports device TLB management. Select
    The Intel IOMMU driver reports the DMA fault reason in a decimal number
    Intel Wired LAN Driver Updates 2021-06-09
    Fixes: 46682cb86a37 ("net: stmmac: enable Intel mGbE 2.5Gbps link speed")
      platform/surface: aggregator_registry: Add support for 13" Intel Surface Laptop 4
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    * Enabling pin controller on Intel Alder Lake-M
      - Add ACPI ID used on Intel Galileo Gen 1 boards.
      counter: Add support for Intel Quadrature Encoder Peripheral
    Fixes: 6701adfa9693 ("usb: typec: driver for Intel PMC mux control")
    Both Intel and AMD consider it to be architecturally valid for XRSTOR to
    IMP(Intelligent Management Processor) firmware add a new feature to
    Intel mGbE supports 2.5Gbps link speed by overclocking the clock rate
    net: stmmac: enable Intel mGbE 2.5Gbps link speed
    The Intel mGbE supports 2.5Gbps link speed by increasing the clock rate by
    For Intel mGbE, the overclocking of 2.5 times clock rate to support 2.5G is
    net: pcs: add 2500BASEX support for Intel mGbE controller
    This patch is a preparation patch for the enabling of Intel mGbE 2.5Gbps
    link speed. The Intel mGbR link speed configuration (1G/2.5G) is depends on
    It does so unconditionally too, on Intel and AMD machines, to work
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    100GbE Intel Wired LAN Driver Updates 2021-06-07
    titled "Guest-Host-Communication Interface (GHCI) for Intel
    Trust Domain Extensions (Intel® TDX)", sec 4.4 and in ACPI
    1GbE Intel Wired LAN Driver Updates 2021-06-04
    Intel Wired LAN Driver Updates 2021-06-04
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Cc: John Harrison <John.C.Harrison@Intel.com>
    Reviewed-by: John Harrison <John.C.Harrison@Intel.com>
     - Fix firmware loading on some Intel Controllers
    Reviewed-by: John Harrison <John.C.Harrison@Intel.com>
    Cc: John Harrison <John.C.Harrison@Intel.com>
    On Intel(R) Xeon(R) Gold 5122 CPU, 3.60GHz, 16 cores:
    On Intel(R) Xeon(R) Gold 5122 CPU, 3.60GHz, 16 cores:
    [    6.177910] Bluetooth: hci0: Failed to load Intel firmware file intel/ibt-20-0-0.sfi (-2)
    Intel Tiger Lake / stmmac) but further testing on 10G setups would be
    counter: Add support for Intel Quadrature Encoder Peripheral
    Add support for Intel Quadrature Encoder Peripheral found on Intel
    Intel with later changes from Raymond Tan and me.
    Co-developed-by: Felipe Balbi (Intel) <balbi@kernel.org>
    Signed-off-by: Felipe Balbi (Intel) <balbi@kernel.org>
    [  106.081436] Hardware name: Intel Corporation S2600WFT/S2600WFT, BIOS SE5C620.86B.02.01.0008.031920191559 03/19/2019
    Tested with Intel i210 card and AF_XDP sockets.
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Intel AlderLake(ADL) IOM has a different IOM port status offset than
    Intel TigerLake.
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    So rather than look for nodes of the root port only present on Intel
    David Box from Intel indicated this should work on Intel as well.
    The algorithm echoes the approach used by Intel's and Microsoft's drivers
    (WD, Intel, Samsung, Hynix, Kioxia). Below is the description of the tests
    transitions to PS3 and PS4 much quicker (e.g. WD SN530, Intel 760P), or making
    In addition, on Intel and Samsung devices a more complex impact was observed
    policy (e.g. WD SN530, Intel 760P), an increase in latency was observed in
    increase in average latency (~2ms -> ~53ms on Intel 760P and 0.6 -> 10ms on
    Add Intel Ethernet Protocol Driver for RDMA (irdma)
    The following patch series introduces a unified Intel Ethernet Protocol
    devices from Intel PCI netdev drivers i40e and ice. Implement the private
    [   16.756134] Hardware name: Intel Corporation Alder Lake Client Platform/AlderLake-S ADP-S DRR4 CRB, BIOS ADLIFSI1.R00.1494.B00.2012031421 12/03/2020
    ASoC: Intel: Skylake: use DEVICE_ATTR_RO macro
    Revert "MAINTAINERS: Add entry for Intel MAX 10 mfd driver"
    mfd: intel-lpss: Add Intel Alder Lake-M PCI IDs
    Add Intel Alder Lake-M LPSS PCI IDs.
    iwl-next Intel Wired LAN Driver Updates 2021-06-01
    On Intel platforms, not all safety features are enabled on the hardware.
      ASoC: SOF: Intel: Constify sof_probe_compressed_ops
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    ASoC: SOF: Intel: pci-tgl: add ADL-M support
    Add PCI DID for Intel AlderLake-M.
    ASoC: SOF: Intel: hda: don't print ROM status if cl_dsp_init() fails
    ASoC: SOF: Intel: hda: clean up hda_dsp_dump()
    ASoC: SOF: Intel: Constify sof_probe_compressed_ops
    thunderbolt: Add quirk for Intel Goshen Ridge DP credits
    Intel Goshen Ridge reports wrong DP main credits in NVM 27 and earlier,
    used for ACPI C1 in the same way as on AMD and Intel systems.
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Fixes: a85c6f1b2921 ("dmaengine: Add driver for Altera / Intel mSGDMA IP core")
    The Intel clang bot caught a few uninitialized variables in the new
    Add HD Audio PCI ID for Intel AlderLake-M. Add rules to
    Intel networking driver providing RDMA support and the
    multiple netdev drivers over multi-generation Intel HW supporting RDMA.
    Introduce a shared header file used by the 'ice' Intel networking driver
    be seen on the only Intel system that sets has_xpcs = true, otherwise it
    and latency indicated in the manuals of comparable architectures: Intel
      of the changes are device-specific fixes: ASoC Intel SOF, codec
      ASoC: SOF: Intel: hda: don't send DAI_CONFIG IPC for older firmware
     - Fixes for the Intel VT-d driver to check for allocation failure and
     - Another fix for Intel VT-d to not allow supervisor page requests from
    mtd: spi-nor: intel-spi: Add support for Intel Alder Lake-M SPI serial flash
    Intel Alder Lake-M has the same SPI serial flash controller as Alder
    1GbE Intel Wired LAN Driver Updates 2021-05-26
    formats. Make this driver like the rest of the Intel drivers and use
    assignment, and is already proven in other Intel drivers to be
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    On Host B(Intel(R) Xeon(R) CPU E5-2690 v3 @ 2.60GHz, 128G Memory):
    The mmap has been tested with Intel x520-DA2 NIC card on a HiFive
    Intel Alder Lake-M PCH has the same GPIO hardware than Tiger Lake-LP
    perf script output for Intel PT branch traces or power event traces.
     Intel PT Power Events and PTWRITE
     Intel PT Power Events and PTWRITE
     Intel PT Power Events and PTWRITE
    platform/surface: aggregator_registry: Add support for 13" Intel Surface Laptop 4
    Add support for the 13" Intel version of the Surface Laptop 4.
Author: H. Peter Anvin (Intel) <hpa@zytor.com>
    Signed-off-by: H. Peter Anvin (Intel) <hpa@zytor.com>
     - Fix 'perf script' decoding of Intel PT traces for abort handling and
     - Add missing PERF_IP_FLAG_CHARS for VM-Entry and VM-Exit to Intel PT
     - Fixes for the python based Intel PT trace viewer GUI.
    PCI: Work around Huawei Intelligent NIC VF FLR erratum
    When we do an FLR on several Huawei Intelligent NIC VFs at the same time,
    Fixes: fe1a56420cf2 ("net: lantiq: Add Lantiq / Intel VRX200 Ethernet driver ")
    ASoC: Intel: sof_sdw: add quirk support for Brya and BT-offload
    Enable the BT-offload quirk for ADL-P Brya and the Intel RVP.
    ASoC: Intel: common: Add entries for sdw codecs in ADL match table
     - Fix SD-card detection on Intel NUC10i3FNK4 (GL9755)
    ASoC: SOF: Intel: hda: Remove conditions against CONFIG_PCI
    Fixes: 83ee7ab1627b7 ("ASoC: SOF: Intel: byt: Refactor fw ready / mem windows creation")
Author: H. Peter Anvin (Intel) <hpa@zytor.com>
    Signed-off-by: H. Peter Anvin (Intel) <hpa@zytor.com>
Author: H. Peter Anvin (Intel) <hpa@zytor.com>
    Signed-off-by: H. Peter Anvin (Intel) <hpa@zytor.com>
Author: H. Peter Anvin (Intel) <hpa@zytor.com>
    Signed-off-by: H. Peter Anvin (Intel) <hpa@zytor.com>
Author: H. Peter Anvin (Intel) <hpa@zytor.com>
    Signed-off-by: H. Peter Anvin (Intel) <hpa@zytor.com>
Author: H. Peter Anvin (Intel) <hpa@zytor.com>
    Signed-off-by: H. Peter Anvin (Intel) <hpa@zytor.com>
    1GbE Intel Wired LAN Driver Updates 2021-05-20
    between igc and other Intel drivers that support AF_XDP zero-copy is
    Likewise other Intel drivers that support AF_XDP zero-copy, in igc we
Author: H. Peter Anvin (Intel) <hpa@zytor.com>
    Signed-off-by: H. Peter Anvin (Intel) <hpa@zytor.com>
Author: H. Peter Anvin (Intel) <hpa@zytor.com>
    Signed-off-by: H. Peter Anvin (Intel) <hpa@zytor.com>
Author: H. Peter Anvin (Intel) <hpa@zytor.com>
    Signed-off-by: H. Peter Anvin (Intel) <hpa@zytor.com>
Author: H. Peter Anvin (Intel) <hpa@zytor.com>
    Signed-off-by: H. Peter Anvin (Intel) <hpa@zytor.com>
Author: H. Peter Anvin (Intel) <hpa@zytor.com>
    Signed-off-by: H. Peter Anvin (Intel) <hpa@zytor.com>
    ASoC: SOF: Intel: hda: don't send DAI_CONFIG IPC for older firmware
    Fixes: e12be9fbfb91 ('ASoC: SOF: Intel: HDA: add hw params callback for SSP DAIs')
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    in case of Intel Merrifield SPI. Replace open-coded value
    While at it, update Intel Copyright year.
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    iio: adc: ad7298: Enable on Intel Galileo Gen 1
    Enable ADC on Intel Galileo Gen 1 board.
      xhci-pci: Allow host runtime PM as default for Intel Alder Lake xHCI
    Fixes: 53375a5a218e ("x86/cpu: Resort and comment Intel models")
    planned "This was never tested by Intel for more than one dst buffer, I think".
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    usb: dwc3: pci: Fix DEFINE for Intel Elkhart Lake
    xhci-pci: Allow host runtime PM as default for Intel Alder Lake xHCI
    In the same way as Intel Tiger Lake TCSS (Type-C Subsystem) the Alder Lake
    parameters to the decoder. Also update the Intel PT documentation
    run. For more detail, refer to the example in the Intel PT documentation
    reported to Intel PT in the VMCS packet. We do not know which VMCS belongs
    Intel PT timestamps are affected by virtualization. While TSC packets can
    Intel PT timestamps are affected by virtualization. Add a new option
    that will allow the Intel PT decoder to correlate the timestamps and
    This patch adds only the option. Later patches add Intel PT support.
    Merge series "ASoC: SOF/Intel: fix and remove Sparse warnings" from Pierre-Louis Bossart <pierre-louis.bossart@linux.intel.com>:
      ASoC: SOF: Intel: hda: fix index used in inner loop
      ASoC: Intel: sof_rt5682: shrink platform_id names below 20 characters
      ASoC: Intel: sof_cs42l42: shrink platform id below 20 characters
      ASoC: Intel: bxt_da7219_max98357a: shrink platform_id below 20
      ASoC: Intel: glk_rt5682_max98357a: shrink platform_id below 20
      ASoC: Intel: kbl_da7219_max98357a: shrink platform_id below 20
      ASoC: Intel: sof_da7219_max98373: shrink platform_id below 20
      ASoC: Intel: sof_sdw: fix signed/unsigned warning
      ASoC: Intel: soc-acpi: add ull suffix for SoundWire _ADR values
    ACPI: DPTF: Add battery participant for Intel SoCs
    Add ACPI Device ID for DPTF battery participant for the Intel
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    ASoC: Intel: bxt_da7219_max98357a: shrink platform_id below 20 characters
    ASoC: Intel: sof_cs42l42: shrink platform id below 20 characters
    ASoC: SOF: Intel: hda: fix index used in inner loop
    Fixes: 6f5d506d7ff1dq ('ASoC: SOF: Intel: SoundWire: refine ACPI match')
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Suggested-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Suggested-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
Author: H. Peter Anvin (Intel) <hpa@zytor.com>
    Signed-off-by: H. Peter Anvin (Intel) <hpa@zytor.com>
Author: H. Peter Anvin (Intel) <hpa@zytor.com>
    Signed-off-by: H. Peter Anvin (Intel) <hpa@zytor.com>
Author: H. Peter Anvin (Intel) <hpa@zytor.com>
    Signed-off-by: H. Peter Anvin (Intel) <hpa@zytor.com>
Author: H. Peter Anvin (Intel) <hpa@zytor.com>
    Signed-off-by: H. Peter Anvin (Intel) <hpa@zytor.com>
Author: H. Peter Anvin (Intel) <hpa@zytor.com>
    Signed-off-by: H. Peter Anvin (Intel) <hpa@zytor.com>
    ASoC: Intel: bytcr_rt5640: Add quirk for the Lenovo Miix 3-830 tablet
    ASoC: Intel: bytcr_rt5640: Add quirk for the Glavey TM800A550L tablet
    to the Intel SoundWire machine driver, otherwise the components can't
    On top of them, adding the special type for Intel Merrifield.
      spi: pxa2xx: Group Intel Quark specific definitions
    Intel Merrifield SPI is actually more closer to PXA3xx. It has extended FIFO
    Introduce new type for Intel Merrifield SPI host controllers and handle bigger
    On top of them, adding the special type for Intel Merrifield.
      spi: pxa2xx: Group Intel Quark specific definitions
    Merge series "ASoC: SOF: Intel: split Baytrail and Merrifield" from Pierre-Louis Bossart <pierre-louis.bossart@linux.intel.com>:
      ASoC: SOF: Intel: byt: prepare split between Baytrail and Merrifield
      ASoC: SOF: Intel: move common ATOM stuff to module
    Merge series "ASoC: Intel: machine driver updates for 5.14" from Pierre-Louis Bossart <pierre-louis.bossart@linux.intel.com>:
      ASoC: Intel: maxim-common: support max98357a
      ASoC: Intel: add sof-cs42l42 machine driver
      ASoC: Intel: sof_rt5682: code refactor for max98357a
      ASoC: Intel: sof_sdw: add SOF_RT715_DAI_ID_FIX for AlderLake
      ASoC: Intel: sof_sdw: add mutual exclusion between PCH DMIC and RT715
      ASoC: Intel: boards: handle hda-dsp-common as a module
      ASoC: Intel: boards: create sof-maxim-common module
      ASoC: Intel: boards: remove .nonatomic for BE dailinks
      ASoC: Intel: soc-acpi: add entries for i2s machines in ADL match table
      ASoC: Intel: boards: add support for adl boards in sof-rt5682
      ASoC: Intel: Boards: tgl_max98373: Add BT offload support
      ASoC: Intel: sof_sdw: add support for Bluetooth offload
      ASoC: Intel: sof_rt5682: Enable Bluetooth offload on tgl and adl
    Tested on Intel Minnowboard (v1).
      KVM: x86: Tie Intel and AMD behavior for MSR_TSC_AUX to guest CPU model
    usb: dwc3: pci: Enable usb2-gadget-lpm-disable for Intel Merrifield
    On Intel Merrifield LPM is causing host to reset port after a timeout.
    Fixes: 066c09593454 ("usb: dwc3: pci: Enable extcon driver for Intel Merrifield")
    Inserting an SD-card on an Intel NUC10i3FNK4 (which contains a GL9755)
    spi: pxa2xx: Group Intel Quark specific definitions
    DDS_RATE is Intel Quark specific definition. Move it to the rest
    Intel Quark related.
    ASoC: Intel: sof_rt5682: code refactor for max98357a
    ASoC: Intel: add sof-cs42l42 machine driver
    ASoC: Intel: maxim-common: support max98357a
    ASoC: Intel: sof_sdw: add SOF_RT715_DAI_ID_FIX for AlderLake
    ASoC: Intel: sof_rt5682: Enable Bluetooth offload on tgl and adl
    ASoC: Intel: boards: remove .nonatomic for BE dailinks
    ASoC: Intel: sof_sdw: add support for Bluetooth offload
    ASoC: Intel: boards: create sof-maxim-common module
    ASoC: Intel: boards: handle hda-dsp-common as a module
    ASoC: Intel: sof_sdw: add mutual exclusion between PCH DMIC and RT715
    ASoC: Intel: boards: add support for adl boards in sof-rt5682
    ASoC: Intel: soc-acpi: add entries for i2s machines in ADL match table
    ASoC: Intel: Boards: tgl_max98373: Add BT offload support
    ASoC: SOF: Intel: move common ATOM stuff to module
    ASoC: SOF: Intel: byt: prepare split between Baytrail and Merrifield
      a161545ab53b174c ("x86/cpufeatures: Enumerate Intel Hybrid Technology feature bit")
Author: H. Peter Anvin (Intel) <hpa@zytor.com>
    Signed-off-by: H. Peter Anvin (Intel) <hpa@zytor.com>
Author: H. Peter Anvin (Intel) <hpa@zytor.com>
    Signed-off-by: H. Peter Anvin (Intel) <hpa@zytor.com>
Author: H. Peter Anvin (Intel) <hpa@zytor.com>
    Signed-off-by: H. Peter Anvin (Intel) <hpa@zytor.com>
Author: H. Peter Anvin (Intel) <hpa@zytor.com>
    Signed-off-by: H. Peter Anvin (Intel) <hpa@zytor.com>
    The Intel Gateway reset controller is only present on Intel Gateway
    about this driver when configuring a kernel without Intel Gateway
    Intel Wired LAN Driver Updates 2021-05-07
    never happen as both Intel and AMD state that MSR_TSC_AUX is available if
    KVM: x86: Tie Intel and AMD behavior for MSR_TSC_AUX to guest CPU model
    Squish the Intel and AMD emulation of MSR_TSC_AUX together and tie it to
    RDTSCP is desirable.  But, both AMD and Intel architectures allow for the
    Cc: "Peter Zijlstra (Intel)" <peterz@infradead.org>
    Cc: "Peter Zijlstra (Intel)" <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
      vDPA/ifcvf: enable Intel C5000X-PL virtio-block for vDPA
       - Increase delay after FLR to work around Intel DC P4510 NVMe erratum
      Intel Gateway PCIe controller driver:
      Intel VMD host bridge driver:
    supports RDPID but not RDTSCP, both Intel's SDM and AMD's APM allow for
    // Copyright: (C) 2021 Intel Corporation
    Cc: Thomas Hellstrm (Intel) <thomas_os@shipmail.org>
    Cc: Thomas Hellstrm (Intel) <thomas_os@shipmail.org>
    Cc: Thomas Hellstrm (Intel) <thomas_os@shipmail.org>
    Cc: Thomas Hellstrm (Intel) <thomas_os@shipmail.org>
    Cc: Thomas Hellstrm (Intel) <thomas_os@shipmail.org>
    Cc: Thomas Hellstrm (Intel) <thomas_os@shipmail.org>
    Neither the ACPI description on Intel Minnowboard (v1) platform provides
    Validated on the Inlel Minnowboard (v1) platform and Intel Galileo Gen 2.
    C-state pre-wake setting[1] is an optimization for some Intel CPUs to
    - Increase delay after FLR to work around Intel DC P4510 NVMe erratum
      PCI: Delay after FLR of Intel DC P4510 NVMe
    vDPA/ifcvf: enable Intel C5000X-PL virtio-block for vDPA
    This commit enabled Intel FPGA SmartNIC C5000X-PL virtio-block
    vDPA/ifcvf: enable Intel C5000X-PL virtio-net for vDPA
    This commit enabled Intel FPGA SmartNIC C5000X-PL virtio-net
       - Add support for hybrid PMUs to support systems such as Intel
       - New --iostat option to collect and present IO stats on Intel
         for Intel® Xeon® Scalable processor family (code name Skylake-SP)
       - Intel:
     - Several fixes for the Shared Virtual Memory support in the Intel VT-d
       converting the Intel VT-d driver to the common dma-iommu
       - Clarifications of the GPIO base calculation in the Intel driver.
      i2c: i801: Add support for Intel Alder Lake PCH-M
      ALSA: hda/realtek: Add quirk for Intel Clevo PCx0Dx
    To test the patch, we run a test case as follows on a 2-socket Intel
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Cc: "Peter Zijlstra (Intel)" <peterz@infradead.org>
            - improvements for firmware download w/ Intel devices
    Intel hybrid perf support.
    For some Intel platforms, such as Alderlake, which is a hybrid platform
       - Add support for DG1 PCIe Graphics Card to Intel PMT
       - Add support for AX10 BMC Secure Updates to Intel M10 BMC
       - Switch to using Software Nodes in Intel (various)
      mfd: lpc_sch: Partially revert "Add support for Intel Quark X1000"
       - sdhci-pci: Add PCI IDs for Intel LKF
       - sdhci-pci: Fix initialization of some SD cards for Intel BYT
     - Improve Intel uncore PMU support:
           enumeration method introduced on the latest Intel platforms. This
     - Add Intel Alder Lake PMU support - which requires the introduction of
     - Reduce data loss with CPU level hardware tracing on Intel PT / AUX
      perf/x86/rapl: Add support for Intel Alder Lake
    ALSA: hda/realtek: Add quirk for Intel Clevo PCx0Dx
     - Document Intel uarch per models in intel-family.h
       exception on Intel.
      x86, sched: Treat Intel SNC topology as default, COD as exception
      x86/cpu: Resort and comment Intel models
       - Added support for Intel D5005 to intel-m10-bmc-hwmon driver
      hwmon: (intel-m10-bmc-hwmon) add sensor support of Intel D5005 card
     - Intel PMC improvements for Tiger Lake and Alder Lake
    Disable pass-through of the FS and GS base MSRs for 32-bit KVM.  Intel's
    AMD hardware to Intel hardware without requiring userspace to manually
    clear the upper bits, which are reserved on Intel hardware.
    The Intel Lightning Mountain (LGM) Serial Shift Output controller (SSO)
    is only present on Intel Lightning Mountain SoCs.  Hence add a
    configuring a kernel without Intel Lightning Mountain platform support.
    IAX (Intel Analytics Accelerator) device execution, to assist in
       - Fix the number of pins in the community of the Intel Lewisburg SoC
    40GbE Intel Wired LAN Driver Updates 2021-04-23
    according to iommu_sva_bind_device() comment. Currently Intel IOMMU code
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    version 5.20 onwards. For Intel platform, enable the capability by
    disabled(DCHE=0b) and enabled(DCHE=1b). Tested on Intel Elkhartlake
    100GbE Intel Wired LAN Driver Updates 2021-04-22
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    The Intel xway phys offer the possibility to deactivate the integrated
    TSO and TBS cannot coexist, for now we set Intel mGbE controller to use
    lock holder preemption problem. The Intel PLE occurs when the spinlock
    96 HTs Intel CLX box). There is no performance regression for other
    ASoC: Intel: KMB: Fix random noise at the HDMI output
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Intel SPI Slave to Avalon Bridge inside an Intel MAX10
    hwmon: (intel-m10-bmc-hwmon) add sensor support of Intel D5005 card
    Like the Intel N3000 card, the Intel D5005 has a MAX10 based
    Intel® Xeon® Scalable processor family (code name Skylake-SP):
    Fixes: bfe1d56091c1 ("dmaengine: idxd: Init and probe for Intel data accelerators")
    Fixes: bfe1d56091c1 ("dmaengine: idxd: Init and probe for Intel data accelerators")
    Fixes: bfe1d56091c1 ("dmaengine: idxd: Init and probe for Intel data accelerators")
    Fixes: bfe1d56091c1 ("dmaengine: idxd: Init and probe for Intel data accelerators")
    Fixes: bfe1d56091c1 ("dmaengine: idxd: Init and probe for Intel data accelerators")
    Fixes: bfe1d56091c1 ("dmaengine: idxd: Init and probe for Intel data accelerators")
    Fixes: bfe1d56091c1 ("dmaengine: idxd: Init and probe for Intel data accelerators")
    Fixes: bfe1d56091c1 ("dmaengine: idxd: Init and probe for Intel data accelerators")
    hardwired into the CPU to an Intel controlled key (the Intel key is also
    On Intel processors, the core frequency can be reduced below OS request,
    perf/x86/rapl: Add support for Intel Alder Lake
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Suggested-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Suggested-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    An Intel Hybrid system should always have extra registers.
    Unconditionally allocate shared_regs for Intel Hybrid system.
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Suggested-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Suggested-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Suggested-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Suggested-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    On processors with Intel Hybrid Technology (i.e., one having more than
    The Intel Software Developer's Manual defines the CPU type as 8-bit
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    x86/cpufeatures: Enumerate Intel Hybrid Technology feature bit
    Add feature enumeration to identify a processor with Intel Hybrid
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    // Copyright: (C) 2021 Intel Corporation
    Currently to support Intel->AMD migration, if CPU vendor is GenuineIntel,
    1. Enable the MSR intercepts for SYSENTER MSRs iff vendor=GenuineIntel
       iff vendor=GenuineIntel.
    3. Disable vmload/vmsave virtualization if vendor=GenuineIntel.
       (It is somewhat insane to set vendor=GenuineIntel and still enable
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    # gpg:                 aka "Luciano Roth Coelho (Intel) <luciano.coelho@intel.com>"
    1GbE Intel Wired LAN Driver Updates 2021-04-16
    Reviewed-by: Thomas Hellstrm (Intel) <thomas_os@shipmail.org>
    i2c: i801: Add support for Intel Alder Lake PCH-M
    Add PCI ID of SMBus controller on Intel Alder Lake PCH-M.
    from 520Kpps to 850Kpps on Intel i3-3320 with Mikrotik RB44Ge adapter.
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Merge series "ASoC: Intel: add new TGL/ADL configurations" from Pierre-Louis Bossart <pierre-louis.bossart@linux.intel.com>:
      ASoC: Intel: soc-acpi: add ADL SoundWire base configurations
      ASoC: Intel: soc-acpi: add ADL jack-less SoundWire configurations
      ASoC: Intel: sof_sdw: add mutual exclusion between PCH DMIC and RT715
      ASoC: Intel: boards: handle hda-dsp-common as a module
      ASoC: Intel: boards: create sof-maxim-common module
      ASoC: Intel: soc-acpi: add entries for i2s machines in ADL match table
      ASoC: Intel: sof_sdw: add quirk for new ADL-P Rvp
      ASoC: Intel: boards: add support for adl boards in sof-rt5682
      ASoC: Intel: Boards: tgl_max98373: Add BT offload support
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Suggested-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    ASoC: Intel: sof_sdw: add quirk for new ADL-P Rvp
    ASoC: Intel: soc-acpi: add ADL jack-less SoundWire configurations
    ASoC: Intel: soc-acpi: add ADL SoundWire base configurations
    ALSA: hda/realtek: fix mic boost on Intel NUC 8
    Fix two bugs with the Intel HDA Realtek ALC233 sound codec
    present in Intel NUC NUC8i7BEH and probably a few other similar
    100GbE Intel Wired LAN Driver Updates 2021-04-14
    ASoC: Intel: kbl_da7219_max98927: Fix kabylake_ssp_fixup function
    x86, sched: Treat Intel SNC topology as default, COD as exception
    call topology_sane() for Intel Skylake Server systems where NUMA
    Intel Ice Lake and Sapphire Rapids CPUs also enumerate an LLC that is
    this SNC topology the default, and treat Intel's Cluster-On-Die (COD)
    Suggested-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    spi: pxa2xx: Add support for Intel Alder Lake PCH-M
    Add support for LPSS SPI on Intel Alder Lake PCH-M.
    The Intel hardware has a different hardware implementation than the
    Intel Wired LAN Driver Updates 2021-04-14
    Reviewed-by: Thomas Hellström (Intel) <thomas_os@shipmail.org>
    10GbE Intel Wired LAN Driver Updates 2021-04-13
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    mfd: lpc_sch: Partially revert "Add support for Intel Quark X1000"
    The IRQ support for SCH GPIO is not specific to the Intel Quark SoC.
    platforms and tables than Intel Galileo Gen 2, in particular USB wired devices
    MAINTAINERS: Add entry for Intel MAX 10 mfd driver
    This patch adds maintainer info for Intel MAX 10 mfd driver.
    MAINTAINERS: Add entry for Intel MAX 10 mfd driver
    This patch adds maintainer info for Intel MAX 10 mfd driver.
    specific tools are the openssl_tpm2_engine, openconnect and the Intel
    * Fix pin numbering per community in Intel Lewisburg driver
    When updating pin names for Intel Lewisburg, the numbers of pins were
    Merge series "ASoC: SOF: Intel: descriptor corrections for TGL and ADL" from Pierre-Louis Bossart <pierre-louis.bossart@linux.intel.com>:
      ASoC: SOF: Intel: add missing use_acpi_target_states for TGL platforms
      ASoC: SOF: Intel: Update ADL P to use its own descriptor
      ASoC: SOF: Intel: update set_mach_params()
    ASoC: SOF: Intel: Update ADL P to use its own descriptor
    ASoC: SOF: Intel: add missing use_acpi_target_states for TGL platforms
    All Intel TigerLake platforms should support the feature of getting
    The patch "ASoC: SOF: Intel: hda: assign link DMA channel at run-time"
    ASoC: SOF: Intel: update set_mach_params()
    that don't support the Intel HDR backlight interface, but do advertise
    Fixes: bfe1d56091c1 ("dmaengine: idxd: Init and probe for Intel data accelerators")
    Fixes: bfe1d56091c1 ("dmaengine: idxd: Init and probe for Intel data accelerators")
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
      53375a5a218e ("x86/cpu: Resort and comment Intel models"),
    PCI: Delay after FLR of Intel DC P4510 NVMe
    Like the Intel DC P3700 NVMe, the Intel P4510 NVMe exhibits a timeout
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    usb: dwc3: pci: add support for the Intel Alder Lake-M
    This patch adds the necessary PCI ID for Intel Alder Lake-M
    ASoC: Intel: KMB: Constify static struct snd_soc_dai_ops
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Fixes: a672a9dc872ec ("crypto: qat - Intel(R) QAT transport code")
    Fixes: 14fceff4771e51 ("net: dsa: Add Lantiq / Intel DSA driver for vrx200")
    Fixes: 14fceff4771e51 ("net: dsa: Add Lantiq / Intel DSA driver for vrx200")
    that don't support the Intel HDR backlight interface, but do advertise
    Intel Wired LAN Driver Updates 2021-04-08
     - Various improvements for firmware download of Intel controllers
    100GbE Intel Wired LAN Driver Updates 2021-04-08
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    reliable. One class of devices where this is a problem is Intel Bay Trail-T
      Many of the commits are for ASoC Intel drivers, while the rest are for
      ASoC: SOF: Intel: move ELH chip info
      ASoC: SOF: Intel: APL: set shutdown callback to hda_dsp_shutdown
      ASoC: SOF: Intel: CNL: set shutdown callback to hda_dsp_shutdown
      ASoC: SOF: Intel: ICL: set shutdown callback to hda_dsp_shutdown
      ASoC: SOF: Intel: TGL: set shutdown callback to hda_dsp_shutdown
      ASoC: SOF: Intel: TGL: fix EHL ops
    x86/cpu: Resort and comment Intel models
    in chronological order. Furthermore, Intel marketed the names {Amber,
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    This also contains the fix for a build issue identified by Intel bot.
      Hardware name: Intel Corporation S2600KP/S2600KP, BIOS SE5C610.86B.01.01.0005.101720141054 10/17/2014
     - DMI quirks for Intel controllers
    When the Intel IOMMU is operating in the scalable mode, some information
    Intel IOMMU drivers on x86.  As those default to lazy flushing a new
    The Intel VT-d driver checks wrong register to report snoop capablility
    Like the Intel IOMMU driver already does, flush the per-IOVA domain
    I've tested v4 series with "5.12-rc3+" kernel on Intel NUC6i5SYB
      ASoc: Intel: board: add BE DAI link for WoV
      ASoC: Intel: kbl: Add MST route change to kbl machine drivers
    ASoc: Intel: board: add BE DAI link for WoV
    ("ASoC: Intel: Skylake: Use refcap device for mono recording")
    ("ASoc: Intel: boards: Add WOV as sink for nau88l25_ssm4567 machine")
    ASoC: Intel: kbl: Add MST route change to kbl machine drivers
    enforced by the scripts/headers_install.sh script. Fix the Intel IPU3
    generated by the ETM (associated with individual CPUs, like Intel PT)
    Certain platform likes Intel mGBE has independent hardware IRQ resources
      usb: dwc3: pci: Enable dis_uX_susphy_quirk for Intel Merrifield
    this feature is named CMT in the Intel Software Developer's Manual.
    [1] Please see Intel SDM, Volume 3, chapter 17 and section 18 for more
    ASoC: Intel: cht_bsw_rt5672: Set card.components string
    ASoC: Intel: cht_bsw_rt5672: Add support for Bay Trail CR / SSP0
    ASoC: Intel: Baytrail: Add quirk for the Dell Venue 10 Pro 5055 tablet
    ASoC: Intel: Unify the thinkpad10 and aegex10 byt-match quirks
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    introduced with the latest Intel platforms. By reading through an MMIO
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Fixes: 7afa232e76ce ("crypto: qat - Intel(R) QAT DH895xcc accelerator")
    Intel Wired LAN Driver Updates 2021-04-01
    The commit d2a029bde37b ("stmmac: pci: add MSI support for Intel Quark
    contain all Intel platform"), Intel Quark platform related codes
    100GbE Intel Wired LAN Driver Updates 2021-03-31
    - Add support for Intel N5X SoCFPGA
    - Add support for Intel Keem SoC
      arm64: defconfig: enable Intel's eASIC N5X SoCFPGA and Keem Bay SoC
    ASoC: Intel: Boards: cml_da7219_max98390: add capture stream for echo reference
    ASoC: Intel: Fix a typo
    MEM_TYPE_PAGE_SHARED memory model, as can typically be seen in Intel
       - Fix up some Intel GPIO base calculations.
         virtualized during virtualization in the Intel driver"
    ASoC: Intel: Fix a typo
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    ASoC: Intel: Fix a typo
    ASoC: Intel: bytcr_rt5640: Add quirk for the Chuwi Hi8 tablet
    mmc: sdhci-pci: Fix initialization of some SD cards for Intel BYT-based controllers
    Cross time-stamping mechanism used in certain instance of Intel mGbE
    ASoC: Intel: add max98390 echo reference support
    mmc: sdhci-pci: Add PCI IDs for Intel LKF
    Add PCI IDs for Intel LKF eMMC and SD card host controllers.
    Intel Wired LAN Driver Updates 2021-03-29
    1GbE Intel Wired LAN Driver Updates 2021-03-29
    series follows the same approach implemented in other Intel drivers as
    ASoC: SOF: Intel: HDA: add hw params callback for SSP DAIs
    described in the following two commits and implemented by other Intel
    queues just for XDP like other Intel drivers do. Instead, the queues
    The approach implemented follows the approach implemented in other Intel
    Intel drivers which reuses the page by flipping the buffer. The code
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Before/After the change on Intel Galileo Gen 2 with two GPIO (IRQ) controllers:
    usb: gadget: pch_udc: Convert Intel Quark quirk to use driver data
    Unify quirks, in particular one for Intel Quark, to use driver data
    We don't need DMI to identify Intel Minnowboard (v1) since it has
    Intel Wired LAN Driver Updates 2021-03-25
    only includes multi-vector MSI assignment for Intel platform.
    Intel mgbe controller supports multi-vector interrupts:
    Fixes: 14fceff4771e51 ("net: dsa: Add Lantiq / Intel DSA driver for vrx200")
    To test, check we can get data on demand on an Intel based chromebook:
    ALSA: hda/hdmi: fix max DP-MST dev_num for Intel TGL+ platforms
      ASoC: Intel: bytcr_wm5102: Add jack detect support
    Intel SoC such as EHL and TGL with Always Running Timer.
    ASoC: Intel: bytcr_wm5102: Add jack detect support
    Fixes: 098c2cd281409 ("ASoC: Intel: Atom: add 24-bit support for media playback and capture")
    On some Intel platforms, audio noise can be detected due to
    100GbE Intel Wired LAN Driver Updates 2021-03-23
    Intel drivers: fm10k, i40e, iavf, igb, ixgbe, and ixgbevf.
    Merge series "ASoC: SOF: Intel: shutdown and core handling corrections" from Pierre-Louis Bossart <pierre-louis.bossart@linux.intel.com>:
    shutdown support on Intel SOF platforms with an HDaudio controller and
      ASoC: SOF: Intel: HDA: fix core status verification
      ASoC: SOF: Intel: TGL: fix EHL ops
      ASoC: SOF: Intel: TGL: set shutdown callback to hda_dsp_shutdown
      ASoC: SOF: Intel: ICL: set shutdown callback to hda_dsp_shutdown
      ASoC: SOF: Intel: CNL: set shutdown callback to hda_dsp_shutdown
      ASoC: SOF: Intel: APL: set shutdown callback to hda_dsp_shutdown
      ASoC: SOF: Intel: move ELH chip info
    The intel_pmc_core driver is mostly used as a debugging driver for Intel
    Fixes: 5ef9998c96b0 ("platform/x86: Intel PMT Crashlog capability driver")
    example, Intel CPUs have 3x fixed PMCs and 4x programmable PMCs per cpu.
    The intel_pmc_core driver is mostly used as a debugging driver for Intel
    Fixes: 5ef9998c96b0 ("platform/x86: Intel PMT Crashlog capability driver")
    arm64: defconfig: enable Intel's eASIC N5X SoCFPGA and Keem Bay SoC
    Enable in defconfig two Intel ARM64 architectures: the eASIC N5X SoCFPGA
    ASoC: SOF: Intel: hda: drop display power on/off in D0i3 flows
    With commit 87fc20e4a0cb ("ASoC: SOF: Intel: hda: use hdac_ext
    ASoC: SOF: Intel: move ELH chip info
    ASoC: SOF: Intel: APL: set shutdown callback to hda_dsp_shutdown
    ASoC: SOF: Intel: CNL: set shutdown callback to hda_dsp_shutdown
    ASoC: SOF: Intel: ICL: set shutdown callback to hda_dsp_shutdown
    ASoC: SOF: Intel: TGL: set shutdown callback to hda_dsp_shutdown
    Fixes: 44a4cfad8d78 ("ASoC: SOF: Intel: tgl: do thorough remove at .shutdown() callback")
    ASoC: SOF: Intel: TGL: fix EHL ops
    ASoC: SOF: Intel: HDA: fix core status verification
    Fixes: 747503b1813a ("ASoC: SOF: Intel: Add Intel specific HDA DSP HW operations")
    Simplify 32-bit and 64-bit Intel SoCFPGA Kconfig options by having only
    32-bit and 64-bit Intel SoCFPGA, even though it is used only for 32-bit.
    available for both 32-bit and 64-bit Intel SoCFPGA, even though it is
    Simplify 32-bit and 64-bit Intel SoCFPGA Kconfig options by having only
    Simplify 32-bit and 64-bit Intel SoCFPGA Kconfig options by having only
    Build all arm64 Intel SoCFPGA clocks together with one entry in
    Simplify 32-bit and 64-bit Intel SoCFPGA Kconfig options by having only
    Simplify 32-bit and 64-bit Intel SoCFPGA Kconfig options by having only
    both 32-bit and 64-bit Intel SoCFPGA, even though it is used only for
    Simplify 32-bit and 64-bit Intel SoCFPGA Kconfig options by having only
    The Intel's eASIC N5X (ARCH_N5X) architecture shares a lot with Agilex
    usb: gadget: pch_udc: Provide a GPIO line used on Intel Minnowboard (v1)
    Intel Minnowboard (v1) uses SCH GPIO line SUS7 (i.e. 12)
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Performed perf bench on Intel Broadwell with 3 levels of cgroup.
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    On some Intel platforms, audio noise can be detected due to
    usb: dwc3: pci: Enable dis_uX_susphy_quirk for Intel Merrifield
    It seems that on Intel Merrifield platform the USB PHY shouldn't be suspended.
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
      Hardware name: Intel Corp. QUARK/GalileoGen2, BIOS 0x01000200 01/01/2014
    100GbE Intel Wired LAN Driver Updates 2021-03-22
    The Intel E810 Series supports a programmable pipeline for a domain
    filter. iAVF FDIR is Flow Director for Intel Adaptive Virtual Function
    Now that we have declarations and bus support, add quirks for Intel
    soundwire: Intel: add DMI quirk for Dell SKU 0A3E
    soundwire: Intel: introduce DMI quirks for HP Spectre x360 Convertible
    1GbE Intel Wired LAN Driver Updates 2021-03-19
    Intel Wired LAN Driver Updates 2021-03-19
    on Intel Core2 and AMD K10 platforms.
    on Intel Core2-based motherboards and iperf3.
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Intel mGbE variant implemented in EHL and TGL can be set to select
    source, in this case Intel mGBE does, the platform-specific configuration
    slightly larger value (100 ms) which is recommendation from Intel
    This also aligns the driver better what the Intel connection manager
    ASoC: Intel: sof_rt5682: Add ALC1015Q-VB speaker amp support
    ASoC: Intel: Skylake: skl-topology: fix -frame-larger-than
    The Vulkan driver in Mesa for Intel hardware never uses relocations if
    driver in Mesa does use relocations but it only supports Intel hardware
    did the Intel X11 back-end.  The SNA back-end for X11 has always used
    Currently, the Intel VT-d supports Shared Virtual Memory (SVM) only when
    For the sake of fixing the inadvertent breakage of the Intel-specific
    On a Intel Tigerlake platform (with Marvell 88E2110 external PHY):
    Update the Intel drivers to make use of ethtool_sprintf. The general idea
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    scsi: ufs: ufs-pci: Add support for Intel LKF
    Add PCI ID and callbacks to support Intel LKF.
    40GbE Intel Wired LAN Driver Updates 2021-03-16
    1GbE Intel Wired LAN Driver Updates 2021-03-15
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Suggested-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    6/6: Finally, add pcs-xpcs SGMII interface support to Intel mGbE
    stmmac: intel: add pcs-xpcs for Intel mGbE controller
    Intel mGbE controller such as those in EHL & TGL uses pcs-xpcs driver for
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Everything x86_64 since AMD K10 (2007) and Intel IvyBridge (2012) is
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    IMP(Intelligent Management Processor) firmware add a new feature
    Fixes: ee527cd3a20c ("Use stop_machine_run in the Intel RNG driver")
    Intel Wired LAN Driver Updates 2021-03-12
    reporting of napi work done and matches the behavior of other Intel NIC
      ASoC: Intel: bytcr_rt5640: Add used AIF to the components string
    ConnectX-5 100Gbps, CPU: Intel(R) Xeon(R) CPU E5-2697 v3 @ 2.60GHz
    ASoC: Intel: bytcr_rt5640: Add used AIF to the components string
    ASoC: Intel: bytcr_rt5640: Enable jack-detect support on Asus T100TAF
    Intel NICs have a recycle mechanism. The main idea is that a page is
    successful and false if not. In contrast with all other Intel NIC xsk
    Intel NICs behave in the same way. My guess is that it was this
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Intel Wired LAN Driver Updates 2021-03-11
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    ACPI one. This causes a regression visible to userspace on all Intel
    the parent creates platform devices on Intel devices.
    * Fix regression in GPIO numbering in size based Intel pin control drivers
    test robot report comes from a 96-thread dual socket Intel Xeon Gold
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
      ASoC: Intel: bytcr_wm5102: remove unused static variable
    ASoC: Intel: bytcr_wm5102: remove unused static variable
    Merge series "ASoC: Intel: soc-acpi: remove unused TigerLake configurations" from Pierre-Louis Bossart <pierre-louis.bossart@linux.intel.com>:
    Intel RVPs but are no longer used or productized. This will not have
      ASoC: Intel: soc-acpi: remove unused TGL table with rt5682 only
      ASoC: Intel: soc-acpi: remove TGL RVP mixed SoundWire/TDM config
    ASoC: SOF: Intel: hda: enable async suspend
    ASoC: Intel: atom: fix kernel-doc
    ASoC: Intel: soc-acpi: remove TGL RVP mixed SoundWire/TDM config
    However Intel teams no longer have any hardware with this
    This patch partially reverts Commit d985d208bf8f ("ASoC: Intel: common: add match tables for TGL w/ SoundWire")
    ASoC: Intel: soc-acpi: remove unused TGL table with rt5682 only
    This patch partially reverts Commit 095ee71907ea ("ASoC: Intel: common: add match table for TGL RT5682 SoundWire driver").
    ASoC: Intel: Skylake: Compile when any configuration is selected
    Fixes: 35bc99aaa1a3 ("ASoC: Intel: Skylake: Add more platform granularity")
    ASoC: SOF: Intel: hda: turn off display power in resume
    Intel: hda: use hdac_ext fine-grained link management"). As codec driver
    ASoC: Intel: boards: sof-wm8804: add check for PLL setting
    Fixes: f139546fb7d4 ("ASoC: Intel: boards: sof-wm8804: support for Hifiberry Digiplus boards")
    Fixes: 747503b1813a3 ("ASoC: SOF: Intel: Add Intel specific HDA DSP HW operations")
    ASoC: SOF: Intel: unregister DMIC device on probe error
    Fixes: dd96daca6c83e ("ASoC: SOF: Intel: Add APL/CNL HW DSP support")
      ASoC: Intel: bytcr_rt5640: Add used AIF to the components string
    ASoC: Intel: bytcr_rt5640: Fix HP Pavilion x2 10-p0XX OVCD current threshold
    Fixes: fbdae7d6d04d ("ASoC: Intel: bytcr_rt5640: Fix HP Pavilion x2 Detachable quirks")
    Fixes: 4f8217d5b0ca ("mfd: Intel Platform Monitoring Technology support")
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
         handling on Intel Galileo
      gpio: pca953x: Set IRQ type when handle Intel Galileo Gen 2
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    and Intel BIOS, thus the same problem occurs.
    gpio: pca953x: Set IRQ type when handle Intel Galileo Gen 2
    the quirk for Intel Galileo Gen 2 misses the part of setting IRQ type
    Tested on Intel whitley platform with dd from/to the flash for
    input: HDA Intel PCH Headphone as /devices/pci0000:00/0000:00:1f.3/sound/card0/input8
    input: HDA Intel PCH Headset Mic as /devices/pci0000:00/0000:00:1f.3/sound/card0/input9
      Using CPUID GenuineIntel-6-8E-C
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Issue seen when enumerating multiple Intel mGbE interfaces in EHL.
    these Intel mGbE interfaces in EHL platform as follow:
    Fixes: 58da0cfa6cf1 ("net: stmmac: create dwmac-intel.c to contain all Intel platform")
    net: stmmac: Fix VLAN filter delete timeout issue in Intel mGBE SGMII
    For Intel mGbE controller, MAC VLAN filter delete operation will time-out
     - Disable lazy IOTLB flush for untrusted devices in the Intel VT-d
     - Fix status code definitions for Intel VT-d
            Model name:          Intel(R) Xeon(R) Silver 4110 CPU @ 2.10GHz
    Intel Wired LAN Driver Updates 2021-03-03
      the messed up Kconfig for ASoC Intel SOF stuff. The driver and its
      assignment fix for Intel Tigerlake, MIPS n64 error handling fix, and
      ALSA: hda/realtek: Add quirk for Intel NUC 10
      ALSA: hda: move Intel SoundWire ACPI scan to dedicated module
      ASoC: SOF: Intel: SoundWire: simplify Kconfig
    As per Intel vt-d spec, Rev 3.0 (section 10.4.45 "Virtual Command Response
    ALSA: hda/realtek: Add quirk for Intel NUC 10
    This adds a new SND_PCI_QUIRK(...) and applies it to the Intel NUC 10
    The new quirk was inspired by the quirk for the Intel NUC 8 devices, but
    On Intel platforms which consist of two Ethernet Controllers such as
    [   13.092410] Hardware name: Intel Corporation Alder Lake Client Platform/AlderLake-S ADP-S DRR4 CRB, BIOS ADLIFSI1.R00.1494.B00.2012031421 12/03/2020
    from Intel discovered that we're using spt_hpd_irq_setup() on ICP+ PCHs
    In January, Intel kbuild bot and Arnd Bergmann reported multiple
    ALSA: hda: move Intel SoundWire ACPI scan to dedicated module
    ASoC: SOF: Intel: SoundWire: simplify Kconfig
    common code, this should be moved in Intel-specific code and only
    ASoC: SOF: Intel: unregister DMIC device on probe error
    Fixes: dd96daca6c83e ("ASoC: SOF: Intel: Add APL/CNL HW DSP support")
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
      ASoC: Intel: bytcr_rt5640: Add used AIF to the components string
    mic actually connects to Intel SST audio. It still needs Intel SST
      dt-bindings: leds: Add bindings for Intel LGM SoC
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Cc: "Peter Zijlstra (Intel)" <peterz@infradead.org>
    Cc: "Peter Zijlstra (Intel)" <peterz@infradead.org>
    Cc: "Peter Zijlstra (Intel)" <peterz@infradead.org>
    Cc: "Peter Zijlstra (Intel)" <peterz@infradead.org>
    AMD SEV-SNP and Intel TDX, where the HV is considered untrusted.
    // Copyright: (C) 2021 Intel Corporation
    // Copyright: (C) 2021 Intel Corporation
    ASoC: Intel: bytcr_rt5640: Fix HP Pavilion x2 10-p0XX OVCD current threshold
    Fixes: fbdae7d6d04d ("ASoC: Intel: bytcr_rt5640: Fix HP Pavilion x2 Detachable quirks")
    Cc: "Peter Zijlstra (Intel)" <peterz@infradead.org>
    Cc: "Peter Zijlstra (Intel)" <peterz@infradead.org>
    Intel Wired LAN Driver Updates 2021-02-22
       - Intel LGM SoC DMA driver
       - Intel KeemBay AxiDMA controller
      dmaengine: dw-axi-dmac: Add Intel KeemBay AxiDMA BYTE and HALFWORD registers
      dmaengine: dw-axi-dmac: Add Intel KeemBay AxiDMA handshake
      dmaengine: dw-axi-dmac: Add Intel KeemBay AxiDMA support
      dmaengine: dw-axi-dmac: Add Intel KeemBay DMA register fields
      dt-binding: dma: dw-axi-dmac: Add support for Intel KeemBay AxiDMA
    Intel Wired LAN Driver Updates 2021-02-19
         Intel's Sapphire rapids server.
       - Initial support for tracing KVM with Intel PT.
       - Intel PT fixes for IPC
       - Support Intel PT PSB (synchronization packets) events.
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
     - Intel VT-d updates from Lu Baolu:
       - Add support for Intel Alder Lake PCH-P PCI to LPSS
       - Add support for Intel Alder Lake PCH-S PCI to LPSS
      mfd: intel-lpss: Add Intel Alder Lake PCH-S PCI IDs
      mfd: intel-lpss: Add Intel Alder Lake PCH-P PCI IDs
       - Support for Allwinder H616, Intel Lightning Mountain, nVidia Tegra
      spi: pxa2xx: Add IDs for the controllers found on Intel Lynxpoint
       - Intel Keembay Soc
      i2c: i801: Add support for Intel Alder Lake PCH-P
       - Remove support for some obsolete Intel MID platforms through
       - Intel eDP backlight control
       - Lots of ASoC Intel driver Realtek codec updates, quirk additions
       - Support for Ingenic JZ4760(B), Intel AlderLake-P, DT configured
      ASoC: Intel: bytcr_rt5640: Add quirk for the Acer One S1002 tablet
      ASoC: Intel: bytcr_rt5651: Add quirk for the Jumper EZpad 7 tablet
      ASoC: Intel: bytcr_rt5640: Add quirk for the Voyo Winpad A15 tablet
      ASoC: Intel: bytcr_rt5640: Add quirk for the Estar Beauty HD MID 7316R tablet
       - Intel: Fix an error handling path in 'ebu_dma_start()'
       - intel-spi: Add support for Intel Alder Lake-P SPI serial flash.
      mtd: spi-nor: intel-spi: Add support for Intel Alder Lake-P SPI serial flash
     - Add CPU-PMU support for Intel Sapphire Rapids CPUs
     - Fix energy/power events on Intel SPR platforms
      perf/x86/rapl: Fix psys-energy event on Intel SPR platform
       - Add AlderLake Mobile support to the Intel RAPL power capping driver
      Intel SoCFPGA:
       - A DT fix for ethernet on Intel SoCFPGA, this has been broken since
    dt-bindings: leds: Add bindings for Intel LGM SoC
    that affect Intel PT, e.g. to hide the host from a guest using Intel PT.
    In preparation to support Intel PT decoding of virtual machine traces, add
    In preparation to support Intel PT decoding of virtual machine traces, add
    Example: (requires Intel Tremont)
    of code with Intel PT, it is useful to know if a timing bubble was caused
    by Intel PT or not. Add reporting of PSB events via perf script. PSB
    Fixes: 3d49807870f08 ("perf tools: Add new Intel PT packet definitions")
    Intel ones, which make aggressive use of SMPS.
     - Many improvements in the Intel drivers including a wide range of
     - Support for Ingenic JZ4760(B), Intel AlderLake-P, DT configured
    Merge series "ASoC: Intel: bytcr_rt5640: Add quirks for 4 more tablet / 2-in-1 models" from Hans de Goede <hdegoede@redhat.com>:
      ASoC: Intel: bytcr_rt5640: Add quirk for the Estar Beauty HD MID 7316R tablet
      ASoC: Intel: bytcr_rt5640: Add quirk for the Voyo Winpad A15 tablet
      ASoC: Intel: bytcr_rt5651: Add quirk for the Jumper EZpad 7 tablet
      ASoC: Intel: bytcr_rt5640: Add quirk for the Acer One S1002 tablet
    ASoC: Intel: bytcr_rt5640: Add quirk for the Acer One S1002 tablet
    ASoC: Intel: bytcr_rt5651: Add quirk for the Jumper EZpad 7 tablet
    ASoC: Intel: bytcr_rt5640: Add quirk for the Voyo Winpad A15 tablet
    ASoC: Intel: bytcr_rt5640: Add quirk for the Estar Beauty HD MID 7316R tablet
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Originally-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
Author: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
Author: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
Author: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
Author: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Intel Moorestown and Medfield are quite old Intel Atom based
    There are no bugs or problems ever reported outside from Intel
    05f4434bc130 ("ASoC: Intel: remove mfld_machine") also in align
    Intel Moorestown and Medfield are quite old Intel Atom based
    There are no bugs or problems ever reported outside from Intel
    05f4434bc130 ("ASoC: Intel: remove mfld_machine") also in align
    40GbE Intel Wired LAN Driver Updates 2021-02-12
    Apparently the new gen9_bc platforms that Intel has introduced don't
    Next, let's start introducing the HPD pin mappings for Intel's new gen9_bc
    Add support for Intel's eASIC N5X platform. The clock manager driver for
    issues on my older Intel dvm-based hardware, and was therefore
    My NIC: Intel(R) Centrino(R) Ultimate-N 6300 AGN, REV=0x74
    With the introduction of gen9_bc, where Intel combines Cometlake CPUs with
    Since Intel has introduced the gen9_bc platform, a combination of
     - Add support for Intel GarfieldPeak controller
    40GbE Intel Wired LAN Driver Updates 2021-02-10
    # gpg:                 aka "Luciano Roth Coelho (Intel) <luciano.coelho@intel.com>"
    according the recently claim by Intel) behind itself. We can also figure
      ASoC: Intel: boards: max98373: get dapm from cpu_dai
    Merge series "ASoC: SOF/Intel/SoundWire: add missing quirks and DMIC support" from Pierre-Louis Bossart <pierre-louis.bossart@linux.intel.com>:
      ASoC: SOF: Intel: HDA: don't keep a temporary variable
      ASoC: Intel: sof_sdw: reorganize quirks by generation
      ASoC: Intel: sof-sdw: indent and add quirks consistently
      ASoC: Intel: sof_sdw: add quirk for HP Spectre x360 convertible
      ASoC: Intel: sof_sdw: add mic:dmic and cfg-mics component strings
      ASoC: Intel: soc-acpi: add ACPI matching table for HP Spectre x360
      ASoC: SOF: Intel: SoundWire: refine ACPI match
      ASoC: SOF: Intel: detect DMIC number in SoundWire mixed config
      ASoC: SOF: Intel: hda: add dev_dbg() when DMIC number is overridden
      ASoC: Intel: sof_sdw: detect DMIC number based on mach params
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
       the condition on Intel SOF systems, set
    ASoC: SOF: Intel: hda: add dev_dbg() when DMIC number is overridden
    ASoC: SOF: Intel: HDA: don't keep a temporary variable
    ASoC: SOF: Intel: detect DMIC number in SoundWire mixed config
    This was borderline acceptable for Intel RVPs, but now that this
    ASoC: SOF: Intel: SoundWire: refine ACPI match
    ASoC: Intel: soc-acpi: add ACPI matching table for HP Spectre x360
    ASoC: Intel: sof_sdw: detect DMIC number based on mach params
    ASoC: Intel: sof_sdw: add mic:dmic and cfg-mics component strings
    ASoC: Intel: sof_sdw: add quirk for HP Spectre x360 convertible
    ASoC: Intel: sof-sdw: indent and add quirks consistently
    ASoC: Intel: sof_sdw: reorganize quirks by generation
    ASoC: Intel: boards: max98373: get dapm from cpu_dai
    spi: pxa2xx: Add IDs for the controllers found on Intel Lynxpoint
    Add IDs for the controllers found on Intel Lynxpoint.
    perf/x86/rapl: Fix psys-energy event on Intel SPR platform
    Intel Sapphire Rapids platform.
    Intel SPR is package scope, this is not a problem because there is only
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Zero. But on Intel SapphireRapids platform, the higher 32bits are reused
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    - intel-spi: Add support for Intel Alder Lake-P SPI serial flash.
    * Intel: Fix an error handling path in 'ebu_dma_start()'
    40GbE Intel Wired LAN Driver Updates 2021-02-08
    100GbE Intel Wired LAN Driver Updates 2021-02-08
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Intel Moorestown and Medfield are quite old Intel Atom based
    There are no bugs or problems ever reported outside from Intel
    05f4434bc130 ("ASoC: Intel: remove mfld_machine") is also in align
    Intel Moorestown and Medfield are quite old Intel Atom based
    There are no bugs or problems ever reported outside from Intel
    05f4434bc130 ("ASoC: Intel: remove mfld_machine") is also in align
    Note, for Intel Merrifield there is another driver which is
    Commit 05f4434bc130 ("ASoC: Intel: remove mfld_machine") removed the
    Pull the first part of Intel MID outdated platforms removal from Andy
    x86-64, as defined by both Intel's SDM and AMD's APM.
    shouldn't be doing since both Intel and AMD list the DR6 and DR7 fields
    example, NVMe controller connects to Intel Volume Management Device (VMD).
    i2c: i801: Add support for Intel Alder Lake PCH-P
    Add PCI ID of SMBus controller on Intel Alder Lake PCH-P.
     - New no_pm IO routines and the usage in Intel drivers
     - Intel driver & Cadence lib updates
    The test was run on a physical machine with 12 cores (Intel corei7), 64G
    The TMA method level 2 metrics is supported from the Intel Sapphire
    by the CPU. For the Intel Sapphire Rapids server, there are 4 L1 events
    e.g., the Intel Sapphire Rapids server. With both memory latency
    instruction, are introduced on the Intel Sapphire Rapids server. The
    On the Intel Sapphire Rapids server, an auxiliary event has to be
    Merge series "MFD/ASoC: Add support for Intel Bay Trail boards with WM5102 codec" from Hans de Goede <hdegoede@redhat.com>:
    Here is v4 of my series to add support for Intel Bay Trail based devices
      ASoC: Intel: Add DMI quirk table to soc_intel_is_byt_cr()
      ASoC: Intel: bytcr_wm5102: Add machine driver for BYT/WM5102
    # gpg:                 aka "Luciano Roth Coelho (Intel) <luciano.coelho@intel.com>"
    https://fedoraproject.org/w/index.php?title=Changes/SofDefaultForIntelLpe
    ASoC: Intel: bytcr_wm5102: Add machine driver for BYT/WM5102
    Add a new ASoc Machine driver for Intel Baytrail platforms with a
    ASoC: Intel: Add DMI quirk table to soc_intel_is_byt_cr()
    Merge series "Add HDMI support for Intel KeemBay I2S" from Sia Jee Heng <jee.heng.sia@intel.com>:
      dt-bindings: sound: Intel, Keembay-i2s: Add hdmi-i2s compatible string
      ASoC: Intel: KMB: Support IEC958 encoded PCM format
    ASoC: SOF: Intel: hda: release display power at link_power
    ASoC: SOF: Intel: hda: use hdac_ext fine-grained link management
    mfd: intel-lpss: Add Intel Alder Lake PCH-S PCI IDs
    Add Intel Alder Lake LPSS PCI IDs.
    mfd: intel-lpss: Add Intel Alder Lake PCH-P PCI IDs
    Add Intel Alder Lake LPSS PCI IDs.
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    ASoC: Intel, Keembay-i2s: Add hdmi-i2s compatible string
    ASoC: Intel: KMB: Support IEC958 encoded PCM format
         register D because some Intel machines use bits 0-5"
    watchdog: Add watchdog driver for Intel Keembay Soc
    Intel Keembay Soc requires watchdog timer support.
    dt-bindings: watchdog: Add bindings for Intel Keem Bay SoC
    Add Device Tree binding document for Watchdog IP in the Intel Keem Bay SoC.
    Intel stress-tests routinely report IO timeouts and invalid power
    100GbE Intel Wired LAN Driver Updates 2021-02-05
    e.g. on Intel Bay Trail and Cherry Trail devices using the LPE audio engine
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Merge series "ASoC: SOF/Intel/SoundWire: add missing quirks and DMIC support" from Pierre-Louis Bossart <pierre-louis.bossart@linux.intel.com>:
      ASoC: Intel: sof_sdw: add trace for dai links
      ASoC: SOF: Intel: HDA: don't keep a temporary variable
      ASoC: Intel: sof_sdw: add missing TGL_HDMI quirk for Dell SKU 0A3E
      ASoC: Intel: sof_sdw: add missing TGL_HDMI quirk for Dell SKU 0A5E
      ASoC: Intel: sof_sdw: add missing TGL_HDMI quirk for Dell SKU 0A32
      ASoC: Intel: sof_sdw: reorganize quirks by generation
      ASoC: Intel: sof-sdw: indent and add quirks consistently
      ASoC: Intel: sof_sdw: add quirk for HP Spectre x360 convertible
      ASoC: Intel: sof_sdw: add mic:dmic and cfg-mics component strings
      ASoC: Intel: soc-acpi: add ACPI matching table for HP Spectre x360
      ASoC: SOF: Intel: SoundWire: refine ACPI match
      ASoC: SOF: Intel: detect DMIC number in SoundWire mixed config
      ASoC: SOF: Intel: hda: add dev_dbg() when DMIC number is overridden
      ASoC: Intel: sof_sdw: detect DMIC number based on mach params
    ASoC: Intel: sof_sdw: add missing TGL_HDMI quirk for Dell SKU 0A3E
    Fixes: e787f5b5b1406 ('ASoC: Intel: add support for new SoundWire hardware layout on TGL')
    ASoC: Intel: sof_sdw: add missing TGL_HDMI quirk for Dell SKU 0A32
    Fixes: 488cdbd8931fe ('ASoC: Intel: sof_sdw: add quirk for new TigerLake-SDCA device')
    ASoC: Intel: sof_sdw: add missing TGL_HDMI quirk for Dell SKU 0A5E
    Fixes: 9ad9bc59dde10 ('ASoC: Intel: sof_sdw: set proper flags for Dell TGL-H SKU 0A5E')
    1GbE Intel Wired LAN Driver Updates 2021-02-03
      igb: Enable RSS for Intel I211 Ethernet Controller
    MFENCE while the Intel SDM (10.12.3 MSR Access in x2APIC Mode) calls for
    (roughly in late 2017). The SDM changed because folks at Intel were
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    The Intel Bay Trail (x86/ACPI) based Lenovo Yoga Tablet 2 series use
    Starting from Intel Platform VT-d v3.2, BIOS may provide new remapping
    Intel VT-d architecture specification v3.2. The SATC structure reports
    Some Intel VT-d hardware implementations don't support memory coherency
    KVM: VMX: Move Intel PT shenanigans out of VMXON/VMXOFF flows
    Move the Intel PT tracking outside of the VMXON/VMXOFF helpers so that
    as Intel PT behavior does not interact with CR4.VMXE.
    Intel Xeon 3000MHz:
    Intel SDM "17.4.7 Freezing LBR and Performance Counters on PMI", if
    Document for Bus Lock VM exit is now available at the latest "Intel
    Upcoming Intel features, e.g. SGX, will add new modifier bits that can
    The Intel Lightning Mountain (LGM) USB3 USB is only present on Intel
    Intel Lightning Mountain platform support.
    Fixes: 1cce8f73a561c944 ("phy: Add USB3 PHY support for Intel LGM SoC")
    Recent Intel Thunderbolt firmware connection manager has support for
    igb: Enable RSS for Intel I211 Ethernet Controller
    The Intel I211 Ethernet Controller supports 2 Receive Side Scaling (RSS)
    - just "jmp *(%r11)" on modern platforms like Intel Cascadelake.
    ASoC: Intel: catpt: remove unneeded semicolon
    All devices that expose Intel Platform Monitoring Technology (PMT)
    Fixes: 5ef9998c96b0 ("platform/x86: Intel PMT Crashlog capability driver")
    All devices that expose Intel Platform Monitoring Technology (PMT)
    Fixes: 68fe8e6e2c4b ("platform/x86: Intel PMT Telemetry capability driver")
    Fixes: e2729113ce66 ("platform/x86: Intel PMT class driver")
    First part of Intel MID outdated platforms removal.
    with Intel chipsets which use bit 0-5 of the D register. So check only
    for bit 6 being 0 which is the case on these Intel machines as well.
    Note, this bug is mostly limited to running an Intel virtual CPU model on
    do not trigger full emulation.  On Intel CPUs, SYSENTER in compatibility
    AMD, KVM injects a #UD on SYSENTER in compat mode.  If the pCPU is Intel,
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Intel Wired LAN Driver Updates 2021-02-01
    Fixes: 0b1039f016e8 ("mtd: rawnand: Add NAND controller support on Intel LGM SoC")
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Suggested-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Add perf core PMU support for the Intel Sapphire Rapids server, which is
    the successor of the Intel Ice Lake server. The enabling code is based
    The full description for the SPR features can be found at Intel
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Intel Sapphire Rapids server will introduce 8 metrics events. Intel
    To enable the 8 metrics events on Intel Sapphire Rapids, the
    Suggested-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Similar to Ice Lake, Intel Sapphire Rapids server also supports the
    topdown performance metrics feature. The difference is that Intel
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Suggested-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
      - Add JD source for Intel HDA header: Commit 041e74b71491
        ("ASoC: rt5659: Add the support of Intel HDA Header")
    Commit 36c6aadaae86 ("mmc: sdhci-of-arasan: Add support for Intel Keem Bay")
    Fixes: 36c6aadaae86 ("mmc: sdhci-of-arasan: Add support for Intel Keem Bay")
    dmaengine is 64KB, which is not supported by Intel KeemBay AxiDMA.
    dmaengine: dw-axi-dmac: Add Intel KeemBay AxiDMA BYTE and HALFWORD registers
    Add support for Intel KeemBay AxiDMA BYTE and HALFWORD registers
    Intel KeemBay AxiDMA supports data transfer between device to memory
    dmaengine: dw-axi-dmac: Add Intel KeemBay AxiDMA handshake
    Add support for Intel KeemBay AxiDMA device handshake programming.
    the Intel KeemBay AxiDMA hardware handshake registers before DMA
    dmaengine: dw-axi-dmac: Add Intel KeemBay AxiDMA support
    Add support for Intel KeemBay AxiDMA to the .compatible field.
    dmaengine: dw-axi-dmac: Add Intel KeemBay DMA register fields
    Add support for Intel KeemBay DMA registers. These registers are required
    to run data transfer between device to memory and memory to device on Intel
    dt-binding: dma: dw-axi-dmac: Add support for Intel KeemBay AxiDMA
    Add support for Intel KeemBay AxiDMA to the dw-axi-dmac
    The Intel Lightning Mountain (LGM) DMA controller is only present on
    Intel Lightning Mountain SoCs.  Hence add a dependency on X86, to
    without Intel Lightning Mountain platform support.
    While at it, fix a misspelling of "Intel".
    Fixes: 32d31c79a1a4fbc4 ("dmaengine: Add Intel LGM SoC DMA support.")
     - Intel IOMMU address alignment check fix for an IOLTB flushing
     - Performance fix for Intel IOMMU to make sure the code does not do
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    the GCC versions 9 and 10 in Ubuntu will add Intel CET instrumentation
      wireless-drivers and netfilter trees. Nothing scary, Intel
    [   25.644306] Hardware name: Intel Corporation Elkhart Lake Embedded Platform/ElkhartLake LPDDR4x T4 RVP1, BIOS EHLSFWI1.R00.2434.A00.2010231402 10/23/2020
      ASoC: SOF: Intel: hda: use snd_sof_dsp_core_power_up/down API
      ASoC: SOF: Intel: hda-loader: keep init cores alive
    [ HPE no longer accepts orders for new Itanium hardware, and Intel
    ASoC: Intel: remove duplicate MODULE_LICENSE/DESCRIPTION tags
    ASoC: SOF: Intel: hda-loader: keep init cores alive
    ASoC: SOF: Intel: hda: use snd_sof_dsp_core_power_up/down API
    ASoC: SOF: Intel: hda: cancel D0i3 work during runtime suspend
    Fixes: 63e51fd33fef ("ASoC: SOF: Intel: cnl: Implement feature to support DSP D0i3 in S0")
       - SOF Intel / SoundWire fixes including topology
      ASoC: Intel: sof_sdw: set proper flags for Dell TGL-H SKU 0A5E
      ASoC: SOF: Intel: soundwire: fix select/depend unmet dependencies
      ASoC: Intel: Skylake: Zero snd_ctl_elem_value
      ASoC: Intel: Skylake: skl-topology: Fix OOPs ib skl_tplg_complete
    When an Intel IOMMU is virtualized, and a physical device is
    monitor PTE mappings in the IOMMU page-tables. Intel specifications
    Intel Wired LAN Driver Updates 2021-01-26
    ASoC: Intel: adl: remove sof_fw_filename setting in ADL snd_soc_acpi_mach
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Suggested-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Merge series "ASoC: SOF: Intel: hda: Enable DMI L1 for power savings" from Ranjani Sridharan <ranjani.sridharan@linux.intel.com>:
    streams and trace DMA stream to maximise power savings on Intel
      ASoC: SOF: Intel: hda: enable DMI L1 for D0i3-compatible streams
      ASoC: SOF: Intel: hda: Enable DMI L1 for trace
    ASoC: SOF: Intel: hda: Enable DMI L1 for trace
    ASoC: SOF: Intel: hda: enable DMI L1 for D0i3-compatible streams
    ASoC: Intel: tgl: remove sof_fw_filename set for tgl_3_in_1_default
    Intel Moorestown and Medfield are quite old Intel Atom based
    There are no bugs or problems ever reported outside from Intel
    05f4434bc130 ("ASoC: Intel: remove mfld_machine") also in align
    Fixes: a49d25364dfb ("staging/atomisp: Add support for the Intel IPU v2")
    Intel adapters I218-LM and X722-DA2 as link partners, though a number of
      Intel PHY ADVERTISE_2500_FULL bit explicitly.
    Intel Moorestown and Medfield are quite old Intel Atom based
    There are no bugs or problems ever reported outside from Intel
    05f4434bc130 ("ASoC: Intel: remove mfld_machine") also in align
    Fixes: afd4df85602d ("dt-bindings: dma: Add bindings for Intel LGM SoC")
    * Enable pin control on Intel Alder Lake-P
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Intel Moorestown and Medfield are quite old Intel Atom based
    There are no bugs or problems ever reported outside from Intel
    Commit 05f4434bc130 ("ASoC: Intel: remove mfld_machine") which has
    Intel Moorestown and Medfield are quite old Intel Atom based
    There are no bugs or problems ever reported outside from Intel
    Commit 05f4434bc130 ("ASoC: Intel: remove mfld_machine") which has
    Since SCU code along with the Intel MID watchdog driver has been refactored
    The ACPI-enabled Intel MID platforms neither have WDAT table nor proper IDs
    Intel Moorestown and Medfield are quite old Intel Atom based
    There are no bugs or problems ever reported outside from Intel
    05f4434bc130 ("ASoC: Intel: remove mfld_machine") also in align
    Intel Moorestown and Medfield are quite old Intel Atom based
    There are no bugs or problems ever reported outside from Intel
    05f4434bc130 ("ASoC: Intel: remove mfld_machine") also in align
    Intel Moorestown and Medfield are quite old Intel Atom based
    There are no bugs or problems ever reported outside from Intel
    05f4434bc130 ("ASoC: Intel: remove mfld_machine") also in align
    Intel Moorestown and Medfield are quite old Intel Atom based
    There are no bugs or problems ever reported outside from Intel
    05f4434bc130 ("ASoC: Intel: remove mfld_machine") also in align
    Intel Moorestown and Medfield are quite old Intel Atom based
    There are no bugs or problems ever reported outside from Intel
    05f4434bc130 ("ASoC: Intel: remove mfld_machine") also in align
    Intel Moorestown and Medfield are quite old Intel Atom based
    There are no bugs or problems ever reported outside from Intel
    05f4434bc130 ("ASoC: Intel: remove mfld_machine") also in align
      ASoC: SOF: Intel: soundwire: fix select/depend unmet dependencies
    ASoC: Intel: sof_sdw: set proper flags for Dell TGL-H SKU 0A5E
    Intel-specific parts, restructure the drivers and Kconfig as discussed
    Fixes: 82d9d54a6c0e ("ALSA: hda: add Intel DSP configuration / probe code")
    ASoC: SOF: Intel: soundwire: fix select/depend unmet dependencies
    single user selection to activate SoundWire on Intel platforms. This
    Fixes: a115ab9b8b93e ('ASoC: SOF: Intel: add build support for SoundWire')
     - Add a new Intel model number for Alder Lake
      x86/cpu: Add another Alder Lake CPU to the Intel family
    mtd: spi-nor: intel-spi: Add support for Intel Alder Lake-P SPI serial flash
    Intel Alder Lake-P has the same SPI serial flash controller as Alder
      CPU: Intel(R) Xeon(R) CPU E5-2680 v3 @ 2.50GHz (24 cores with HT)
     - Fix id index used in Intel PT for heterogeneous systems
    Cc: Intel <ibsupport@intel.com>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
      arm64: dts: n5x: Add support for Intel's eASIC N5X platform
    drm/framebuffer: Format modifier for Intel Gen 12 render compression with Clear Color
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Fixes: 4a8d79901d5b ("drm/i915/dp: Enable Intel's HDR backlight interface (only SDR for now)")
    x86/cpu: Add another Alder Lake CPU to the Intel family
    Add Alder Lake mobile CPU model number to Intel family.
      Using CPUID GenuineIntel-6-3D-4
      model name    : Intel(R) Core(TM) i7-8650U CPU @ 1.90GHz
      Using CPUID GenuineIntel-6-8E-A
       - ASoC SOF Intel coverage
      ASoC: SOF: Intel: fix page fault at probe if i915 init fails
      ASoC: SOF: Intel: hda: Avoid checking jack on system suspend
      ASoC: SOF: Intel: hda: Modify existing helper to disable WAKEEN
      ASoC: SOF: Intel: hda: Resume codec to do jack detection
    ASoC: Intel: Skylake: Zero snd_ctl_elem_value
    ASoC: Intel: Skylake: skl-topology: Fix OOPs ib skl_tplg_complete
    Fixes: 2d744ecf2b98 ("ASoC: Intel: Skylake: Automatic DMIC format configuration according to information from NHL")
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Link: https://patchwork.freedesktop.org/patch/msgid/20210113220724.2484897-1-John.C.Harrison@Intel.com
    Cc: Intel Corporation <e1000-rdma@lists.sourceforge.net>
    We are seeing thermal shutdown on Intel based mobile workstations, the
    1) We may want to use a dedicated daemon, Intel's thermald in this case,
    with and advertise properly: Intel's proprietary backlight interface for
    both the standard VESA interface, and Intel's proprietary HDR backlight
    reliably reporting support for the Intel HDR interface.
    VESA interface, and 3 which forces i915 to only probe for the Intel
    Intel backlight interface).
    drm/i915/dp: Enable Intel's HDR backlight interface (only SDR for now)
    Simply put-there's two main backlight interfaces Intel can see in the
    wild. Intel's proprietary HDR backlight interface, and the standard VESA
    panels work with the Intel HDR backlight interface at the moment.
    VESA backlight interface but not the Intel HDR interface which needs to
    the Intel HDR backlight interface. The first uses the AUX channel for
    support for Intel's HDR backlight interface in addition however, should
      * First probe for Intel's HDR backlight interface
    HDR backlights, in particular VESA and Intel's HDR backlight
    implementations, can end up being more complicated. With Intel's
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    ASoC Intel SOF driver still has explicit calls of dma_set_mask() and
    ASoC Intel Skylake driver still has explicit calls of dma_set_mask()
    Suggested-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    ASoC: SOF: Intel: initial support to AlderLake-P
     - Fix 'CPU too large' error in Intel PT
    kernel: Hardware name: Intel Corporation ArcherCity/ArcherCity, BIOS EGSDCRB1.SBT.4915.D02.2012070418 12/07/2020
    My Intel email will stop working in a not too distant future. Move my
      The main one is a change to the Intel IOMMU driver to fix the handling
    usb: dwc3: pci: add support for the Intel Alder Lake-P
    This patch adds the necessary PCI ID for Intel Alder Lake-P
    On all Intel platforms that have the two separate DWC3
    Add HD Audio Device PCI ID for the Intel Cometlake-R platform
      Intel into getting it fixed).
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    spi: pxa2xx: Add support for Intel Alder Lake PCH-P
    Add support for LPSS SPI on Intel Alder Lake PCH-P variant.
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Fixes: 0b1039f016e8a3 ("mtd: rawnand: Add NAND controller support on Intel LGM SoC")
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
      configuring a kernel without Intel Keem Bay platform support.
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
      ASoC: Intel: haswell: Add missing pm_ops
    ASoC: SOF: Intel: tgl: do thorough remove at .shutdown() callback
    ASoC: SOF: Intel: fix page fault at probe if i915 init fails
    On Intel Tangier B0 and Anniedale the interrupt line, disregarding
    Add HD Audio PCI ID and HDMI codec vendor ID for Intel AlderLake-P.
    Merge series "spi: cadence-quadspi: Add QSPI controller support for Intel LGM SoC" from "Ramuthevar, Vadivel MuruganX" <vadivel.muruganx.ramuthevar@linux.intel.com>:
    Add QSPI controller support for Intel LGM SoC.
    Support for Intel platform.
    dt-bindings: spi: cadence-qspi: Add support for Intel lgm-qspi
      spi: cadence-quadspi: Add QSPI support for Intel LGM SoC
      spi: cadence-quadspi: Disable the DAC for Intel LGM SoC
      spi: cadence-quadspi: Add multi-chipselect support for Intel LGM SoC
      dt-bindings: spi: cadence-qspi: Add support for Intel lgm-qspi
    ASoC: SOF: Intel: hda: Avoid checking jack on system suspend
    ASoC: SOF: Intel: hda: Modify existing helper to disable WAKEEN
    ASoC: SOF: Intel: hda: Resume codec to do jack detection
    dt-bindings: spi: cadence-qspi: Add support for Intel lgm-qspi
    Add new vendor specific compatible string to check Intel's Lightning
    spi: cadence-quadspi: Add multi-chipselect support for Intel LGM SoC
    Add multiple chipselect support for Intel LGM SoCs,
    spi: cadence-quadspi: Disable the DAC for Intel LGM SoC
    On Intel Lightning Mountain(LGM) SoCs QSPI controller do not use
    spi: cadence-quadspi: Add QSPI support for Intel LGM SoC
    Add QSPI controller support for Intel LGM SoC.
    Cc: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    to Intel Software Developer Manual.
    Merge series "ASoC: Intel: bytcr_rt5640: Add support for devices with only a headphone jack (no speakers/mic)" from Hans de Goede <hdegoede@redhat.com>:
    ASoC: Intel: cht_bsw_nau8824: Move snd_soc_dai_set_tdm_slot call to cht_codec_fixup
    ASoC: Intel: bytcr_rt5640: Add quirk for the Mele PCG03 Mini PC
    ASoC: Intel: bytcr_rt5640: Add new BYT_RT5640_NO_INTERNAL_MIC_MAP input-mapping
    ASoC: Intel: bytcr_rt5640: Add new BYT_RT5640_NO_SPEAKERS quirk-flag
    dmaengine: Add Intel LGM SoC DMA support.
    dt-bindings: dma: Add bindings for Intel LGM SoC
    Intel Keem Bay DWC3 compatible DT nodes are supposed to have a DWC USB3
    use the available DWC USB3 DT schema to validate the Intel Keem Bay DWC3
    by Intel Atom x5-Z8350 CPU (CherryTrail) with Realtek rt5645 audio
    Merge series "Enable DMA mode on Intel Keem Bay platform" from Michael Sit Wei Hong <michael.wei.hong.sit@intel.com>:
    v1: Initial patch version, to enable DMA mode on Intel Keembay platform.
      ASoC: Intel: KMB: Enable DMA transfer mode
    declation of struct page to "gsi_trans.h".  The Intel kernel test
     "This is mainly all Intel VT-D stuff, but there are some fixes for AMD
      Intel IOMMU driver over to the common DMA-IOMMU API.
      Revert "iommu: Add quirk for Intel graphic devices in map_sg"
    ASoC: Intel: KMB: Enable DMA transfer mode
    Enable DMA transfer mode for Intel Keem Bay ASoC platform driver.
    our test machines (256GiB of ram, 56 cores, 2TiB Intel NVMe drive)
    Intel Alder Lake-P PCH has the same GPIO hardware than Tiger Lake-LP
    when operating on 1 KB blocks (measured on a Intel(R) Core(TM) i7-8650U CPU)
    Fixes: 14fceff4771e ("net: dsa: Add Lantiq / Intel DSA driver for vrx200")
    an out-of-band agent or during an Intel Speed Select performance
    ASoC: Intel: bytcht_es8316: Remove comment about SSP0 being untested
    This patch adds support for the Nios handshake private feature on Intel
    the ownership of the SPI master to control an Intel MAX10 BMC (Board
    A PCIe vendor specific extended capability is introduced by Intel to
    Revert "iommu: Add quirk for Intel graphic devices in map_sg"
    - Refactor Intel Display (Dave)
    - Start adding support for Intel's eDP backlight controls (Lyude)
      ALSA: hda/realtek: Add two "Intel Reference board" SSID in the ALC256.
         Intel i219-LM Ethernet controllers to fix power use regression
    Fixes: b106ee63abcc ("irq_remapping/vt-d: Enhance Intel IR driver to support hierarchical irqdomains")
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Fixes: 14fceff4771e51 ("net: dsa: Add Lantiq / Intel DSA driver for vrx200")
    Fixes: 14fceff4771e51 ("net: dsa: Add Lantiq / Intel DSA driver for vrx200")
    arm64: dts: n5x: Add support for Intel's eASIC N5X platform
    The Intel eASIC N5X platform shares the same register map as the Agilex
    Add maintainers for the Intel Keem Bay Offload Crypto Subsystem (OCS)
    Crypto Subsystem (OCS) of the Intel Keem Bay SoC, thus enabling
    Add device-tree bindings for the Intel Keem Bay Offload Crypto Subsystem
      scsi: ufs-pci: Enable UFSHCD_CAP_RPM_AUTOSUSPEND for Intel controllers
      scsi: ufs-pci: Fix recovery from hibernate exit errors for Intel controllers
      scsi: ufs-pci: Fix restore from S4 for Intel controllers
    ALSA: hda/realtek: Add two "Intel Reference board" SSID in the ALC256.
    Add two "Intel Reference boad" SSID in the alc256.
    is described, although on another system and with another Intel WiFi
    Add C-state table for the SnowRidge SoC which is found on Intel Jacobsville
    ASoC: Intel: common: Fix some typos
    I got a super friendly message from the Intel kernel test robot that
    Intel Wired LAN Driver Updates 2020-12-23
    Per discussion with Intel architecture team this direction should be
     "Bug fix for IDT NTB and Intel NTB LTR management support"
      ntb: intel: add Intel NTB LTR vendor support for gen4 NTB
    Per guidance from Intel ethernet architecture team, it may take
    drm/i915/dp: Add register definitions for Intel HDR backlight interface
    known DPCD registers used by Intel's HDR backlight interface. Since
    interface over DP AUX (specifically, Intel's proprietary HDR backlight
    not Intel's.
    Since we're about to start adding support for Intel's magic HDR
    programming this field so that Intel specific sink services are exposed.
    The Intel Keem Bay Offload and Crypto Subsystem (OCS) is only present on
    Intel Keem Bay SoCs.  Hence add a dependency on ARCH_KEEMBAY, to prevent
    Intel Keem Bay platform support.
      ACPI: scan: Add Intel Baytrail Mailbox Device to acpi_ignore_dep_ids
      ACPI: scan: Add Intel Baytrail Mailbox Device to acpi_ignore_dep_ids
    out-of-band agent or during an Intel Speed Select performance level
       - Update Intel's Skylake client events to v50
      Finally there's a couple of new drivers for Intel Keem Bay and LGM
      pwm: Add PWM driver for Intel Keem Bay
    Intel Wired LAN Driver Updates 2020-12-17
    Bluetooth: btusb: Enable MSFT extension for Intel controllers
    The Intel JeffersonPeak, HarrisonPeak and CyclonePeak Bluetooth
      e7b6385b01d8e9fb ("x86/cpufeatures: Add Intel SGX hardware bits")
      d205e0f1426e0f99 ("x86/{cpufeatures,msr}: Add Intel SGX Launch Control hardware bits")
      e7b6385b01d8e9fb ("x86/cpufeatures: Add Intel SGX hardware bits")
      68299a42f8428853 ("x86/mce: Enable additional error logging on certain Intel CPUs")
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
      # cpudesc : Intel(R) Core(TM) i7-8665U CPU @ 1.90GHz
      # cpuid : GenuineIntel,6,142,12
    ACPI: scan: Add Intel Baytrail Mailbox Device to acpi_ignore_dep_ids
    Linux does not have a driver for / does not use the "Intel Baytrail
    ASoC: Intel: haswell: Add missing pm_ops
    Intel Lightning Mountain(LGM) SoC contains a PWM fan controller. This
    Intel's LGM(Lightning Mountain) SoC contains a PWM fan controller
    Introduce driver for Synopsys DesignWare PWM Controller used on Intel
    Intel with later changes from Raymond Tan and me.
    Co-developed-by: Felipe Balbi (Intel) <balbi@kernel.org>
    Signed-off-by: Felipe Balbi (Intel) <balbi@kernel.org>
    pwm: Add PWM driver for Intel Keem Bay
    The Intel Keem Bay SoC requires PWM support.
    dt-bindings: pwm: keembay: Add bindings for Intel Keem Bay PWM
    Add PWM Device Tree bindings documentation for the Intel Keem Bay SoC.
      Some new stuff, especially a bunch of new Intel, Qualcomm and Ocelot
       - Intel Lakefield subdriver.
       - Intel Elkhart Lake subdriver.
       - Intel Alder Lake-S subdriver.
       - The Intel driver now supports pin configuration for GPIO-related
       - Intel LGM: New NAND controller driver
      mtd: rawnand: Add NAND controller support on Intel LGM SoC
      dt-bindings: mtd: Add Nand Flash Controller support for Intel LGM SoC
       - Add support for Intel's Platform Monitoring Technology (PMT)
      quirk for Intel graphic devices in map_sg")), which otherwise
           * Intel VT-D updates, including conversion to the IOMMU-DMA API
    Initial support for S2Idle based on the Intel implementation [1] does not
    retrieved out of the ACPI objects are not the same between Intel and AMD.
    Link: https://uefi.org/sites/default/files/resources/Intel_ACPI_Low_Power_S0_Idle.pdf # [1]
    * Intel LGM: New NAND controller driver
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    In terms of architecture, it resembles like ISH (Intel Integrated Sensor Hub).
    the vanilla one as baseline.  The hardware I used is an Intel i3 2130 CPU
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
      Intel VMD host bridge driver:
      ASoC: Intel: catpt: Replace open coded variant of resource_intersection()
       - New Intel PMT telemetry and crashlog drivers
       - Intel-based Xserves added to applesmc driver
       - Support for Canaan K210 Designware implementations and Intel Adler
    Thanks for Testing support from Intel 0day and Rong Chen, Fengguang Wu,
       - The new auxiliary bus implementation for Intel DSP, which will be
       - Support for boot time selection of Intel DSP firmware, which should
       - Support for Allwinner H6 I2S, Analog Devices ADAU1372, Intel
      ASoC: SOF: Intel: hda: fix the condition passed to sof_dev_dbg_or_err
      ASoC: SOF: Intel: hda: remove duplicated status dump
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Cc: Thomas Hellström (Intel) <thomas_os@shipmail.org>
    Cc: Thomas Hellström (Intel) <thomas_os@shipmail.org>
    Cc: Thomas Hellström (Intel) <thomas_os@shipmail.org>
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
    Cc: "Peter Zijlstra (Intel)" <peterz@infradead.org>
      ASoC: Intel: catpt: Replace open coded variant of resource_intersection()
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
     "Intel Software Guard eXtensions enablement. This has been long in the
      Intel SGX is new hardware functionality that can be used by
      x86/vdso: Implement a vDSO for Intel SGX enclave call
      x86/mce: Enable additional error logging on certain Intel CPUs
       - Add a new igen6 driver for Intel client SoCs with an integrated
      EDAC/i10nm: Add Intel Sapphire Rapids server support
      MAINTAINERS: Add entry for Intel IGEN6 EDAC driver
      EDAC/igen6: Add debugfs interface for Intel client SoC EDAC driver
      EDAC/igen6: Add EDAC driver for Intel client SoCs using IBECC
      variants (vangogh, green sardine, dimgrey cavefish), Intel has some
    ASoC: Intel: fix error code cnl_set_dsp_D0()
    Fixes: cb6a55284629 ("ASoC: Intel: cnl: Add sst library functions for cnl platform")
    selection of Intel DSP firmware which will make it easier for people to
    anticipation of use by the Intel DSP drivers which didn't quite make it.
     - Move selection of which Intel DSP implementation to use to boot time
     - Support for Allwinner H6 I2S, Analog Devices ADAU1372, Intel
    IBRS/IBPB/STIBP"), KVM was testing both Intel and AMD CPUID bits before
    Testing only Intel bits on VMX processors, or only AMD bits on SVM
    AVX512_FP16 is supported by Intel processors, like Sapphire Rapids.
      minor and major issues found in the Intel drivers. Some are so hairy
       - Fix up some SPI group and a register offset on Intel Jasperlake
       - Set default bias on Intel Merrifield
       - Preserve debouncing on Intel Baytrail
       - Fix a fix for the Intel pin control driver to disable Rx/Tx when
    Cc: Intel Linux Wireless <linuxwifi@intel.com>
    Cc: Intel Linux Wireless <linuxwifi@intel.com>
    Cc: Intel Linux Wireless <linuxwifi@intel.com>
    Cc: Intel Linux Wireless <linuxwifi@intel.com>
    Cc: Intel Linux Wireless <linuxwifi@intel.com>
    Cc: Intel Linux Wireless <linuxwifi@intel.com>
    Merge series "ASoC: SOF: Intel: fix to dsp state dump trace levels" from Kai Vehmanen <kai.vehmanen@linux.intel.com>:
      ASoC: SOF: Intel: hda: remove duplicated status dump
      ASoC: SOF: Intel: hda: fix the condition passed to sof_dev_dbg_or_err
    Add support to allow configuration of Intel Analytics Accelerator (IAX) in
    addition to the Intel Data Streaming Accelerator (DSA). The IAX hardware
    ASoC: SOF: Intel: hda: fix the condition passed to sof_dev_dbg_or_err
    ASoC: SOF: Intel: hda: remove duplicated status dump
    Crypto Subsystem (OCS) of the Intel Keem Bay SoC, thus enabling
    Add device-tree bindings for Intel Keem Bay Offload and Crypto Subsystem
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    20) Avoid premature rx buffer reuse in various Intel driversm from Björn
    mtd: rawnand: Add NAND controller support on Intel LGM SoC
    on Intel's Lightning Mountain(LGM) SoC.
    dt-bindings: mtd: Add Nand Flash Controller support for Intel LGM SoC
    on Intel's Lightning Mountain SoC.
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    There are systems (for example, Intel based mobile platforms since Coffee
    has been observed on Intel Coffee Lake desktops. Add save/restore of the
    This change only affects Intel display audio codecs.
    Fixes: 951894cf30f4 ("ALSA: hda/hdmi: Add Intel silent stream support")
    # gpg:                 aka "Luciano Roth Coelho (Intel) <luciano.coelho@intel.com>"
    at the data rates. Similar to IVR control mechanism, Intel offers a
    can: m_can: add PCI glue driver for Intel Elkhart Lake
    Add support for M_CAN controller on Intel Elkhart Lake attached to the PCI bus.
    Initial implementation is done by Felipe Balbi while he was working at Intel
    Co-developed-by: Felipe Balbi (Intel) <balbi@kernel.org>
    Signed-off-by: Felipe Balbi (Intel) <balbi@kernel.org>
    100GbE Intel Wired LAN Driver Updates 2020-12-09
    Intel Wired LAN Driver Updates 2020-12-09
    Reviewed-by: John Harrison <John.C.Harrison@Intel.com>
    Cc: John Harrison <John.C.Harrison@Intel.com>
    Intel NICs have a recycle mechanism. The main idea is that a page is
    ASoC: SOF: Intel: add SoundWire support for ADL-S
    ASoC: Intel: common: add ACPI matching tables for Alder Lake
    scsi: ufs-pci: Enable UFSHCD_CAP_RPM_AUTOSUSPEND for Intel controllers
    Enable runtime PM auto-suspend by default for Intel host controllers.
    scsi: ufs-pci: Fix recovery from hibernate exit errors for Intel controllers
    Intel controllers can end up in an unrecoverable state after a hibernate
    scsi: ufs-pci: Fix restore from S4 for Intel controllers
    For Intel controllers, an spm_lvl other than 5 can be used, so to support
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    When Intel PMC Mux agent driver receives the response message from PMC, it
    xhci-pci: Allow host runtime PM as default for Intel Maple Ridge xHCI
    Intel Maple Ridge is successor of Titan Ridge Thunderbolt controller. As
    xhci-pci: Allow host runtime PM as default for Intel Alpine Ridge LP
    Add the Intel Alpine Ridge LP product-id to the list of product-ids
    Fixes: 2815ef7fe4d4 ("xhci-pci: allow host runtime PM as default for Intel Alpine and Titan Ridge")
       - Intel Keem Bay USB PHY driver
    ASoC: Intel: bytcr_rt5640: Add quirk for ARCHOS Cesium 140
    Merge series "ASoC: Intel: cht_bsw_nau8824: 2 fixes for usage with sof-audio-acpi" from Hans de Goede <hdegoede@redhat.com>:
    Intel VT-D updates for 5.11. The main thing here is converting the code
      iommu: Add quirk for Intel graphic devices in map_sg
    ASoC: Intel: cht_bsw_nau8824: Change SSP2-Codec DAI id to 0
    ASoC: Intel: cht_bsw_nau8824: Drop compress-cpu-dai bits
        Intel Connection Manager firmwares
      * Support for Intel Maple Ridge discrete Thunderbolt 4 controller
      thunderbolt: Add support for Intel Maple Ridge
    Rocket Lake has a new ACPI ID for Intel HID event filter device.
    "Intel Wireless MMX Technology - Developer Guide - August, 2002" should
    is not a problem as we don't have any multi-die processors with Intel SST
    This helps in running this tool on older kernels with just Intel SST
    This panel from Shenzhen Yashi Changhua Intelligent Technology Co
    Add prefix for Shenzhen Yashi Changhua Intelligent Technology Co., Ltd.
    drm/panel: mantix: Support panel from Shenzhen Yashi Changhua Intelligent Technology Co
    I've gone through the datasheets of all the flashes (except the Intel
    commit f80e521c916cb ("mtd: m25p80: add support for the Intel/Numonyx {16,32,64}0S33B SPI flash chips")
    likely be the case for the Intel parts, we do it for consistency
    Map Typhoon peak Intel controller to BTUSB_INTEL_NEWGEN
    Bluetooth: btusb: Helper function to download firmware to Intel adapters
    Define a helper function to download firmware for new generation Intel
    generation Intel controllers
    Bluetooth: btusb: Add *setup* function for new generation Intel controllers
    Define a new  *setup* function for new generation Intel controllers
    components, like an Intel GPU which is meant for mobile systems.
    Link: https://www.uefi.org/sites/default/files/resources/Intel_ACPI_Low_Power_S0_Idle.pdf # [1]
    - Improvements from Intel for port interrupt handling
    ntb: intel: add Intel NTB LTR vendor support for gen4 NTB
    Intel NTB device has custom LTR management that is not compliant with the
    platforms like the Intel Stratix10 and Agilex, the clock manager doesn't
    spi: pxa2xx: Add support for Intel Alder Lake PCH-S
    Add support for LPSS SPI on Intel Alder Lake. It has four LPSS SPI
    Also add Intel copyright to the files.
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    hwmon: (applesmc) Add DMI product matches for Intel-based Xserves (non-RackMac*)
    This patch adds the DMI Product ID for Intel-based Xserve machines.
    Intel-based Xserves, as the PowerPC machines are identified
    <4>[  416.208614] Hardware name: Intel Corporation Ice Lake Client Platform/IceLake Y LPDDR4x T4 RVP TLC, BIOS ICLSFWR1.R00.3212.A00.1905212112 05/21/2019
    <4>[  416.209317] Hardware name: Intel Corporation Ice Lake Client Platform/IceLake Y LPDDR4x T4 RVP TLC, BIOS ICLSFWR1.R00.3212.A00.1905212112 05/21/2019
      ASoC: Intel: bytcr_rt5640: Fix HP Pavilion x2 Detachable quirks
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    [  140.279968] Hardware name: Intel(R) Client Systems NUC8i7HVK/NUC8i7HVB, BIOS HNKBLi70.86A.0049.2018.0801.1601 08/01/2018
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Add Intel copyright while at it.
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    ASoC: Intel: Boards: tgl_max98373: update TDM slot_width
    Fixes: bc7477fc2ab4 ("ASoC: Intel: Boards: tgl_max98373: Update TDM configuration in hw_params")
    <4> [269.830472] Hardware name: Intel Corp. Geminilake/GLK RVP2 LP4SD (07), BIOS GELKRVPA.X64.0062.B30.1708222146 08/22/2017
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    In our tests on Intel platforms, we routinely see these sort of
    On Intel Cherry Trail devices there are 2 possible ACPI op_regions for
    an Intel CPU;
    Merge series "ASoC: SOF: Intel: fix ICL boot sequence" from Kai Vehmanen <kai.vehmanen@linux.intel.com>:
    Series introducing a modified boot sequence for the Intel Ice Lake
      ASoC: SOF: Intel: hda: define parse_platform_ext_manifest op
      ASoC: SOF: Intel: hda: add sof_icl_ops for ICL platforms
    thunderbolt: Add support for Intel Maple Ridge
    Maple Ridge is first discrete USB4 host controller from Intel. It comes
    in Intel Titan Ridge.
    Intel Maple Ridge and Tiger Lake connection manager firmware implements
    Intel USB4 host routers that run the firmware based connection manager
    Add PHY driver for the USB3.1 and USB 2.0 PHYs found on Intel
    dt-bindings: phy: Add Intel Keem Bay USB PHY bindings
    Binding description for Intel Keem Bay USB PHY.
    ASoC: SOF: Intel: hda: add sof_icl_ops for ICL platforms
    ASoC: SOF: Intel: hda: define parse_platform_ext_manifest op
    the following WARNING on an Intel Ice Lake CPU:
    <4>[  416.208614] Hardware name: Intel Corporation Ice Lake Client Platform/IceLake Y LPDDR4x T4 RVP TLC, BIOS ICLSFWR1.R00.3212.A00.1905212112 05/21/2019
    <4>[  416.209317] Hardware name: Intel Corporation Ice Lake Client Platform/IceLake Y LPDDR4x T4 RVP TLC, BIOS ICLSFWR1.R00.3212.A00.1905212112 05/21/2019
    Intelligent Power Allocation (IPA) is built around the PID controller
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    40GbE Intel Wired LAN Driver Updates 2020-11-24
    ASoC: Intel: catpt: Replace open coded variant of resource_intersection()
    iommu: Add quirk for Intel graphic devices in map_sg
    Combining the sg segments exposes a bug in the Intel i915 driver which
    and instead depends on the previous behaviour of the Intel iommu driver
    - work-around Intel iommu issue
    Intel IOMMU driver to think that ENA is a 32-bit device and therefore
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
     * Add Intel Alder Lake-S pin controller support
     * Add Intel Elkhart Lake pin controller support
     * Add Intel Lakefield driver pin controller support
     * Miscellaneous fixes for Intel Lynxpoint driver
     -  Add Intel Alder Lake-S pin controller support
     -  Add Intel Elkhart Lake pin controller support
     -  Add Intel Lakefield pin controller support
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    platform/surface: gpe: Add support for 15" Intel version of Surface Laptop 3
    the Surface Laptop 3 based on Intel CPUs. This version also handles
    Fixes: e2729113ce66 ("platform/x86: Intel PMT class driver")
    sdhci-of-arasan: Add support for Intel Keem Bay") was also  merged.
    Fixes: 36c6aadaae86 ("mmc: sdhci-of-arasan: Add support for Intel Keem Bay")
    Grudgingly-Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Fixes: 10590a9d4f23 ("EDAC/igen6: Add EDAC driver for Intel client SoCs using IBECC")
     - An Intel microcode loader fix to save the correct microcode patch to
       - sdhci-pci: Use SDR25 timing for HS mode for BYT-based Intel HWs"
      mmc: sdhci-pci: Prefer SDR25 timing for High Speed mode for BYT-based Intel controllers
      fixes, mostly quirks, fixups and ASoC Intel fixes.
      ASOC: Intel: kbl_rt5663_rt5514_max98927: Do not try to disable disabled clock
      ASoC: Intel: catpt: Correct clock selection for dai trigger
      ASoC: Intel: catpt: Skip position update for unprepared streams
      ASoC: Intel: KMB: Fix S24_LE configuration
    Merge series "ASoC: Intel/SOF: extend run-time driver selection to ACPI devices" from Pierre-Louis Bossart <pierre-louis.bossart@linux.intel.com>:
    and Cherrytrail, which is no longer maintained by Intel. By having the
    a single build for all Intel platforms. SOF on Broadwell remains an
      ASoC: Intel: broadwell: add missing pm_ops
      ASoC: Intel: bdw-rt5677: add missing pm_ops
      ASoC: Intel: boards: byt/cht: set card and driver name at run time
      ASoC: Intel: byt/cht: set pm ops dynamically
      ASoC: Intel: Atom: add dynamic selection of DSP driver
      ASoC: SOF: Intel: allow for coexistence between SOF and Atom/SST
      ASoC: Intel: broadwell: set card and driver name dynamically
      ASoC: Intel: catpt: add dynamic selection of DSP driver
      ASoC: SOF: Intel: allow for coexistence between SOF and catpt drivers
    ASoC/DAPM/topology. This is a topic Intel is currently looking into,
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    EDAC/i10nm: Add Intel Sapphire Rapids server support
    Fixes: d4dc89d069aa ("EDAC, i10nm: Add a driver for Intel 10nm server processors")
    MAINTAINERS: Add entry for Intel IGEN6 EDAC driver
    EDAC/igen6: Add debugfs interface for Intel client SoC EDAC driver
    EDAC/igen6: Add EDAC driver for Intel client SoCs using IBECC
    This driver supports Intel client SoC with integrated memory controller
    ASoC: SOF: Intel: allow for coexistence between SOF and catpt drivers
    ASoC: Intel: catpt: add dynamic selection of DSP driver
    ASoC: Intel: broadwell: set card and driver name dynamically
    ASoC: SOF: Intel: allow for coexistence between SOF and Atom/SST drivers
    ASoC: Intel: Atom: add dynamic selection of DSP driver
    ASoC: Intel: byt/cht: set pm ops dynamically
    ASoC: Intel: boards: byt/cht: set card and driver name at run time
    Intel machine drivers are used by parent platform drivers based on
    Tested: ran the demand paging selftest on an Intel Skylake machine with
    Tested: ran the demand paging selftest on an Intel Skylake machine with
    ASoC: SOF: Intel: add hw specific PCM constraints
    for Intel platforms:
    ASoC: Intel: catpt: select WANT_DEV_COREDUMP
    ASoC: Intel: bdw-rt5677: add missing pm_ops
    ASoC: Intel: broadwell: add missing pm_ops
    ASoC: Intel: bytcr_rt5640: Fix HP Pavilion x2 Detachable quirks
    Fixes: ec8e8418ff7d ("ASoC: Intel: bytcr_rt5640: Add quirks for various devices")
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Pull in x86 fixes from Thomas, as they include a change to the Intel DMAR
    high bits of the MSI address. That hack was intended only for the Intel
    ASOC: Intel: kbl_rt5663_rt5514_max98927: Do not try to disable disabled clock
    Document the Intel SGX kernel architecture. The fine-grained architecture
    details can be looked up from Intel SDM Volume 3D.
    x86/vdso: Implement a vDSO for Intel SGX enclave call
    Intel's Software Guard Extensions (SGX), which will wrap the low-level
    Intel(R) SGX is a new hardware functionality that can be used by
    Fixes: 7304e8f28bb2 ("iommu/vt-d: Correctly disable Intel IOMMU force on")
     -  acpi: Make Intel GPIO tree official for GPIO ACPI work
    The Intel Keem Bay audio module is only present on Intel Keem Bay SoCs.
    this driver when configuring a kernel without Intel Keem Bay platform
    Fixes: c544912bcc2dc806 ("ASoC: Intel: Add makefiles and kconfig changes for KeemBay")
    also be used on Intel FPGA boards and also on some more complex FPGA
    [*] Intel SDM: 36.5.1 Enclave Page Cache Map (EPCM)
    x86/{cpufeatures,msr}: Add Intel SGX Launch Control hardware bits
    enclaves can be run (firmware, Intel, etc...). In its flexible mode, the
    [*] Intel SDM: 38.1.4 Intel SGX Launch Control Configuration
    x86/cpufeatures: Add Intel SGX hardware bits
    IA32_FEATURE_CONTROL for SGX to be supported (Intel SDM section 36.7.1).
    ENCLS functions are documented in Intel SDM section 36.6.
    The data structures are described in Intel SDM section 37.6.
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    mmc: sdhci-pci: Prefer SDR25 timing for High Speed mode for BYT-based Intel controllers
    Fixes: ec400ddeff20 ("x86/microcode_intel_early.c: Early update ucode on Intel's CPU")
    Merge Intel catpt DSP fixes into asoc-5.10
    Merge series "ASoC: Intel: catpt: Offload fixes and code optimization" from Cezary Rojewski <cezary.rojewski@intel.com>:
    [PATCH v10 00/14] ASoC: Intel: Catpt - Lynx and Wildcat point
      ASoC: Intel: catpt: Skip position update for unprepared streams
      ASoC: Intel: catpt: Correct clock selection for dai trigger
      ASoC: Intel: catpt: Optimize applying user settings
      ASoC: Intel: catpt: Streamline power routines across LPT and WPT
      ASoC: Intel: catpt: Cleanup after power routines streamlining
    Fixes: 14fceff4771e51 ("net: dsa: Add Lantiq / Intel DSA driver for vrx200")
    ASoC: SOF: Intel: initial support for Alderlake-S
    ASoC: Intel: catpt: Cleanup after power routines streamlining
    ASoC: Intel: catpt: Streamline power routines across LPT and WPT
    ASoC: Intel: catpt: Optimize applying user settings
    ASoC: Intel: catpt: Correct clock selection for dai trigger
    Fixes: a126750fc865 ("ASoC: Intel: catpt: PCM operations")
    ASoC: Intel: catpt: Skip position update for unprepared streams
    Fixes: a126750fc865 ("ASoC: Intel: catpt: PCM operations")
    ASoC: Intel: KMB: Fix S24_LE configuration
    Fixes: c5477e966728 ("ASoC: Intel: Add KeemBay platform driver")
    Fixes: 68299a42f842 ("x86/mce: Enable additional error logging on certain Intel CPUs")
    Add HD Audio PCI ID and HDMI codec vendor ID for Intel Alder Lake.
    gpiolib: acpi: Make Intel GPIO tree official for GPIO ACPI work
    Make Intel GPIO tree official for GPIO ACPI work.
    In case of Intel Merrifield pin control hardware the 20 kOhm sounds plausible
    Fixes: 4e80c8f50574 ("pinctrl: intel: Add Intel Merrifield pin controller support")
    Fixes: e278dcb7048b1 ("pinctrl: intel: Add Intel Jasper Lake pin controller support")
    Fixes: e278dcb7048b ("pinctrl: intel: Add Intel Jasper Lake pin controller support")
    The Intel Keem Bay eMMC PHY is only present on Intel Keem Bay SoCs.
    this driver when configuring a kernel without Intel Keem Bay platform
    Tioga Pass reference design includes Intel I210 Ethernet controller
      thunderbolt: Add support for Intel Tiger Lake-H
         the Intel IOMMU does not register virtual function devices and
        - Make the anythread filtering conditional for Intel's generic PMU
    According to Intel SDM Chapter 25.2 Other Causes of VM Exits,
    Intel would have an easier time figuring that out than I...
       - Two fixes to the Intel pin controller drivers: fixing pull
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    transition immediately to the new definitions for existing code. Intel
      ASoC: Intel: atom: use inclusive language for SSP bclk/fsync
      ASoC: Intel: keembay: use inclusive language for bclk and fsync
    to Intel HDA.
    ASoC: Intel: keembay: use inclusive language for bclk and fsync
    ASoC: Intel: atom: use inclusive language for SSP bclk/fsync
    missed that Intel DMAR does not register virtual function devices.  Due to
      ASoC: SOF: Intel: fix Kconfig dependency for SND_INTEL_DSP_CONFIG
      ASoC: SOF: Intel: fix Kconfig punctuation and wording
      ASoC: Intel: sof_sdw: add quirk for new TigerLake-SDCA device
       - Add Intel Alder Lake device IDs to the ACPI drivers used by the
    ASoC: SOF: Intel: fix Kconfig dependency for SND_INTEL_DSP_CONFIG
    Fixes: 82d9d54a6c0ee ('ALSA: hda: add Intel DSP configuration / probe code')
    ASoC: SOF: Intel: fix Kconfig punctuation and wording
    Remove a duplicate "Intel(R)" in one place.
    Intel Wired LAN Driver Updates 2020-11-10
    Tony updates repositories for Intel Ethernet Drivers.
      MAINTAINERS: Update repositories for Intel Ethernet Drivers
    ASoC: Intel: Boards: tgl_max98373: add dpcm_capture flag for speaker_smart_amp
    ASoC: Intel: sof_sdw: add quirk for new TigerLake-SDCA device
    In case of Intel Merrifield pin control hardware the 20 kOhm sounds plausible
    Fixes: 4e80c8f50574 ("pinctrl: intel: Add Intel Merrifield pin controller support")
    Fixes: e278dcb7048b1 ("pinctrl: intel: Add Intel Jasper Lake pin controller support")
    Fixes: e278dcb7048b ("pinctrl: intel: Add Intel Jasper Lake pin controller support")
    Enable it here for Intel Lynxpoint PCH.
    MAINTAINERS: Update repositories for Intel Ethernet Drivers
    Update Intel Ethernet Drivers repositories to new locations.
       (cooling) devices (e.g. thermal Intelligent Power Allocation (IPA))
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    The Intel Keem Bay display controller is only present on Intel Keem Bay
    user about this driver when configuring a kernel without Intel Keem Bay
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
    and PCI IDs for Intel Tiger Lake-H.
      thunderbolt: Add support for Intel Tiger Lake-H
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Intel SDM Vol3b 18.2.5.1 AnyThread Deprecation section.
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
      usb: dwc3: pci: add support for the Intel Alder Lake-S
    This series was tested by running the following invocations on an Intel
    This series was tested by running the following invocations on an Intel
    This series was tested by running the following invocations on an Intel
    This series was tested by running the following invocations on an Intel
    This series was tested by running the following invocations on an Intel
    In case RSI9116 SDIO WiFi operates in STA mode against Intel 9260 in AP mode,
       - Various ASoC device-specific fixes for Intel, Qualcomm, etc"
     - Fix a NULL-ptr dereference in the Intel VT-d driver
     - Two fixes for Intel SVM support
    thunderbolt: Add support for Intel Tiger Lake-H
    Intel Tiger Lake-H has the same Thunderbolt/USB4 controller as Tiger
       - Drop redundant semicolon from the Intel RAPL power capping driver
    dt-bindings: display: bridge: Intel KeemBay DSI
    This patch adds bindings for Intel KeemBay MIPI DSI
    dt-bindings: display: Intel KeemBay MSSCAM
    This patch add bindings for Intel KeemBay MSSCAM syscon
    dt-bindings: display: Add support for Intel KeemBay Display
    This patch adds bindings for Intel KeemBay Display
    Intel machines and it makes other vendors/archs fail on the test.  As
    platform/x86: Intel PMT Crashlog capability driver
    Add support for the Intel Platform Monitoring Technology crashlog
    platform/x86: Intel PMT Telemetry capability driver
    PMT Telemetry is a capability of the Intel Platform Monitoring Technology.
    platform/x86: Intel PMT class driver
    Intel Platform Monitoring Technology is meant to provide a common way to
    The module manages access to all Intel PMT endpoints on a system,
    mfd: Intel Platform Monitoring Technology support
    Intel Platform Monitoring Technology (PMT) is an architecture for
    Watcher, and Crashlog. The features are available on new Intel platforms
    Like in the other Intel pin control drivers, attach initcalls
    pinctrl: intel: Add Intel Alder Lake-S pin controller support
    This driver adds pinctrl/GPIO support for Intel Alder Lake-S SoC. The
    compatible with the one supported by the Intel core pinctrl/GPIO driver.
    pinctrl: intel: Add Intel Elkhart Lake pin controller support
    This driver adds pinctrl/GPIO support for Intel Elkhart Lake SoC. The
    compatible with the one supported by the Intel core pinctrl/GPIO driver.
    [  362.767428] Hardware name: Intel Corporation Ice Lake Client Platform/IceLake
    pinctrl: intel: Add Intel Lakefield pin controller support
    This driver adds pinctrl/GPIO support for Intel Lakefield SoC. The
    compatible with the one supported by the Intel core pinctrl/GPIO driver.
    ASoC: Intel: remove unneeded semicolon
    Nothing major as of yet, we're adding support for Intel Alder Lake-S
      usb: dwc3: pci: add support for the Intel Alder Lake-S
    x86/mce: Enable additional error logging on certain Intel CPUs
      removed as the hardware never shipped and Intel no longer wants to
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Fixes: bfe1d56091c1 ("dmaengine: idxd: Init and probe for Intel data accelerators")
    like I expected during testing), Ville Syrjala from Intel pointed out
    Intel 2400m (used in Sandy Bridge laptops and earlier), which is the
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Link: https://patchwork.freedesktop.org/patch/msgid/20201028145826.2949180-4-John.C.Harrison@Intel.com
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Link: https://patchwork.freedesktop.org/patch/msgid/20201028145826.2949180-3-John.C.Harrison@Intel.com
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Link: https://patchwork.freedesktop.org/patch/msgid/20201028145826.2949180-2-John.C.Harrison@Intel.com
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    From the perspective of Intel cstate residency counters, Rocket Lake is
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    From the perspective of Intel PMU, Rocket Lake is the same as Ice Lake
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    tests were run on an 80-core Intel(R) Xeon(R) CPU E7-8870 v4 @
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    reserving the first 32 indices for the I/O-APIC.  The Intel IOMMU doesn't
    The Intel IOMMU has an MSI-like configuration for its interrupt, but it
    wakeups on some Intel platforms") solves doesn't happen with this
    Fixes: bfe1d56091c1 ("dmaengine: idxd: Init and probe for Intel data accelerators")
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Intel Memory Bandwidth Monitoring (MBM) counters may report system
    memory bandwidth incorrectly on some Intel processors. The errata SKX99
    Intel MBM counters track metrics according to the assigned Resource
    Intel Memory Bandwidth Monitoring (MBM) counters may report system
    memory bandwidth incorrectly on some Intel processors. This is reported
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    move it into Intelligent Power Allocation (IPA). There is no other user
    Since the Intelligent Power Allocation (IPA) uses different way to get
    configuration should be supported by Intelligent Power Allocation (IPA),
    usb: dwc3: pci: add support for the Intel Alder Lake-S
    This patch adds the necessary PCI ID for Intel Alder Lake-S
    DT do not apply to the Intelligent Power Allocation (IPA) governor.
    ASoC: SOF: Intel: hda: use semicolons rather than commas to separate statements
    ASoC: Intel: bytcr_rt5651: use semicolons rather than commas to separate statements
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    In case of Intel pin control hardware the 5 kOhm sounds plausible
    2 kOhm bias was never an option in Intel GPIO hardware, the available
    Fixes: 7981c0015af2 ("pinctrl: intel: Add Intel Sunrisepoint pin controller and GPIO support")
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
     - enhancements to Intel SoC button array driver
       - ixgbe: fix probing of multi-port 10 Gigabit Intel NICs with an MDIO
    Tested by running kvm-unit-tests and KVM selftests on an Intel Haswell
    Tested by running kvm-unit-tests and KVM selftests on an Intel Haswell
    Tested by running kvm-unit-tests and KVM selftests on an Intel Haswell
    Tested by running kvm-unit-tests and KVM selftests on an Intel Haswell
    Tested by running kvm-unit-tests and KVM selftests on an Intel Haswell
    Tested by running kvm-unit-tests and KVM selftests on an Intel Haswell
    Tested by running kvm-unit-tests and KVM selftests on an Intel Haswell
    Tested by running kvm-unit-tests and KVM selftests on an Intel Haswell
    Tested by running kvm-unit-tests and KVM selftests on an Intel Haswell
    Tested by running kvm-unit-tests and KVM selftests on an Intel Haswell
    Tested by running kvm-unit-tests and KVM selftests on an Intel Haswell
      Intel VMD host bridge driver:
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Tested by running kvm-unit-tests and KVM selftests on an Intel Haswell
    Tested by running kvm-unit-tests and KVM selftests on an Intel Haswell
    Tested by running kvm-unit-tests and KVM selftests on an Intel Haswell
    Tested by running kvm-unit-tests and KVM selftests on an Intel Haswell
    Tested by running kvm-unit-tests and KVM selftests on an Intel Haswell
    Tested by running kvm-unit-tests and KVM selftests on an Intel Haswell
    Tested by running kvm-unit-tests and KVM selftests on an Intel Haswell
    Tested by running kvm-unit-tests and KVM selftests on an Intel Haswell
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    <4> [197.866521] Hardware name: Intel Corp. Broxton P/Apollolake RVP1A, BIOS APLKRVPA.X64.0150.B11.1608081044 08/08/2016
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
       Intel PT.
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
    [ 5758.196717] Hardware name: Intel Corporation S2600CP/S2600CP, BIOS SE5C600.86B.02.01.0002.082220131453 08/22/2013
    Add a Kconfig menu for Intel DPTF (Dynamic Platform and Thermal
    Intel SDM does not explicitly say that entering a C-state via MWAIT will
    documentation for individual Intel CPU generations does mention this
    Since intel_idle binds to any Intel CPU with MWAIT, list this assumption
    load on any old and future Intel CPU with MWAIT.
    <4> [197.866521] Hardware name: Intel Corp. Broxton P/Apollolake RVP1A, BIOS APLKRVPA.X64.0150.B11.1608081044 08/08/2016
     - Add XDP support for Intel's igb driver.
      development, especially Intel platforms. Here are some highlights:
       - Lots of updates for Intel SOF and SoundWire enablement
      ASoC: Intel: catpt: Add explicit DMADEVICES kconfig dependency
      ASoC: Intel: catpt: Fix compilation when CONFIG_MODULES is disabled
       - Add support for Intel FPGA PAC MAX 10 BMC
       - Add support for UART to Intel Lakefield
      mfd: intel-m10-bmc: Add Intel MAX 10 BMC chip support for Intel FPGA PAC
       - Intel Cherryview and Baytrail cleanups and refactorings.
    ASoC: Intel: catpt: Relax clock selection conditions
    ASoC: Intel: catpt: Wake up device before configuring SSP port
    ASoC: Intel: atom: Remove duplicate kconfigs
    ASoC: Intel: kbl_rt5663_max98927: Fix kabylake_ssp_fixup function
    This is a copy of commit 5c5f1baee85a ("ASoC: Intel:
     - Allow broken Intel IOMMUs (wrong address widths reported) to still be
      platform/x86: intel_pmc_core: Add Intel RocketLake (RKL) support
    Merge branch '40GbE-Intel-Wired-LAN-Driver-Updates-2020-10-12'
    40GbE Intel Wired LAN Driver Updates 2020-10-12
    These numbers are for an Intel x86_64 system with 32 GB of DRAM.
      ahci: Add Intel Rocket Lake PCH-H RAID PCI IDs
       - Intel MAX 10 BMC
      hwmon: Add hwmon driver for Intel MAX 10 BMC
      We have some interesting cooperative work for ARM and Intel alike,
       - Support for Intel AVMM buses connected via SPI.
      regmap: add Intel SPI Slave to AVMM Bus Bridge support
       - sdhci-pci: Add LTR support for some Intel BYT controllers
      MAINTAINERS: Use my kernel.org address for Intel PMIC work
    Intel(R) Xeon(R) CPU E5-2620 v3 @ 2.40GHz with ConnectX6-DX.
     "x86 Intel updates:
      x86/resctrl: Merge AMD/Intel parse_bw() calls
      x86/resctrl: Add struct rdt_membw::arch_needs_linear to explain AMD/Intel MBA difference
     - Use the new SERIALIZE insn on Intel hardware which supports it
      x86/mce: Drop AMD-specific "DEFERRED" case from Intel severity rule list
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    lot of driver activity, especially for the Intel platforms:
    Merge branch '100GbE-Intel-Wired-LAN-Driver-Updates-2020-10-07'
    100GbE Intel Wired LAN Driver Updates 2020-10-07
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    ASoC: Intel: catpt: Add explicit DMADEVICES kconfig dependency
    Fixes: 6cbfa11d2694 ("ASoC: Intel: Select catpt and deprecate haswell")
    ASoC: Intel: catpt: Fix compilation when CONFIG_MODULES is disabled
    Fixes: 7a10b66a5df9 ("ASoC: Intel: catpt: Device driver lifecycle")
    Intel has spun off the Omni-Path Architecture group which is now a new
    Cc: Intel Linux Wireless <linuxwifi@intel.com>
    Cc: Intel Linux Wireless <linuxwifi@intel.com>
    Cc: Intel Linux Wireless <linuxwifi@intel.com>
    Cc: Intel Linux Wireless <linuxwifi@intel.com>
    Cc: Intel Linux Wireless <linuxwifi@intel.com>
    Cc: Intel Linux Wireless <linuxwifi@intel.com>
    Cc: Intel Linux Wireless <linuxwifi@intel.com>
    Cc: Intel Linux Wireless <linuxwifi@intel.com>
    Cc: Intel Linux Wireless <linuxwifi@intel.com>
    Cc: Intel Linux Wireless <linuxwifi@intel.com>
    Cc: Intel Linux Wireless <linuxwifi@intel.com>
    Cc: Intel Linux Wireless <linuxwifi@intel.com>
    Cc: Intel Linux Wireless <linuxwifi@intel.com>
    Cc: Intel Linux Wireless <linuxwifi@intel.com>
    platform/x86: intel_pmc_core: Add Intel RocketLake (RKL) support
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    See Intel Software Developer’s Manual for more information on the
    on a box with 12 cores (Intel i7-8700), 64Gb of RAM and a NVMe device,
    (Intel i7-8700), 64Gb of RAM and using a NVMe device, with a kernel
    (Intel i7-8700), 64Gb of RAM and using a NVMe device, with a kernel
    Merge series "ASoC: Intel: Remove obsolete solutions and components" from Cezary Rojewski <cezary.rojewski@intel.com>:
    [PATCH v10 00/14] ASoC: Intel: Catpt - Lynx and Wildcat point
      ASoC: Intel: Remove haswell solution
      ASoC: Intel: Remove max98090 support for baytrail solution
      ASoC: Intel: Remove rt5640 support for baytrail solution
      ASoC: Intel: Remove baytrail solution
      ASoC: Intel: Remove SST ACPI component
      ASoC: Intel: Remove SST firmware components
      ASoC: Intel: Skylake: Unassign ram_read and read_write ops
      ASoC: Intel: Remove unused DSP operations
      ASoC: Intel: Remove unused DSP interface fields
      ASoC: Intel: Remove SST-legacy specific constants
      ASoC: Intel: Make atom components independent of sst-dsp
      ASoC: Intel: Remove sst_pdata structure
      ASoC: Intel: Remove sst_dsp_get_thread_context
    ASoC: Intel: Remove sst_dsp_get_thread_context
    ASoC: Intel: Remove sst_pdata structure
    ASoC: Intel: Make atom components independent of sst-dsp
    ASoC: Intel: Remove SST-legacy specific constants
    ASoC: Intel: Remove unused DSP interface fields
    ASoC: Intel: Remove unused DSP operations
    ASoC: Intel: Skylake: Unassign ram_read and read_write ops
    ASoC: Intel: Remove SST firmware components
    ASoC: Intel: Remove SST ACPI component
    ASoC: Intel: Remove baytrail solution
    ASoC: Intel: Remove rt5640 support for baytrail solution
    ASoC: Intel: Remove max98090 support for baytrail solution
    ASoC: Intel: Remove haswell solution
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Intel IOMMU driver was never coalescing entries. As there are ongoing
       - Avoid static struct device in Intel PMC core driver
    ASoC: Intel: haswell: Mark FE DAIs as nonatomic
    ASoC: Intel: broadwell: Mark FE DAIs as nonatomic
    ASoC: Intel: bdw-rt5677: Mark FE DAIs as nonatomic
    ASoC: Intel: bdw-rt5650: Mark FE DAIs as nonatomic
    Merge series "ASoC: Intel: sof_sdw: minor corrections" from Pierre-Louis Bossart <pierre-louis.bossart@linux.intel.com>:
      ASoC: Intel: sof_sdw_rt1308: add extra check on init
      ASoC: Intel: sof_sdw_rt1316: add missing component string
      ASoC: Intel: sof_sdw: add version_id to avoid rt714/rt715 confusion
    ASoC: Intel: sof_sdw: add version_id to avoid rt714/rt715 confusion
    ASoC: Intel: sof_sdw_rt1316: add missing component string
    ASoC: Intel: sof_sdw_rt1308: add extra check on init
    This was caught with the upcoming patchset for converting Intel platforms to the
    hwmon: Add hwmon driver for Intel MAX 10 BMC
    This patch adds hwmon functionality for Intel MAX 10 BMC chip. This BMC
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    We also have the traditional set of new device support (Intel Keem
      usb: dwc3: of-simple: Add compatible string for Intel Keem Bay platform
      dt-bindings: usb: Add Intel Keem Bay USB controller bindings
     "Some pin control fixes here. All of them are driver fixes, the Intel
       - Fix a really hairy inversion problem in the Intel Cherryview
    ahci: Add Intel Rocket Lake PCH-H RAID PCI IDs
    Add Intel Rocket Lake PCH-H RAID PCI IDs to the list of supported
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
     - Workaround broken CMDQ on Intel GLK based IRBIS models
      mmc: sdhci: Workaround broken command queuing on Intel GLK based IRBIS models
    Merge series "ASoC: Intel: Catpt - Lynx and Wildcat point" from Cezary Rojewski <cezary.rojewski@intel.com>:
    - patch: 10/14 'ASoC: Intel: Select catpt and deprecate haswell' has
      ASoC: Intel: Add catpt base members
      ASoC: Intel: catpt: Implement IPC protocol
      ASoC: Intel: catpt: Add IPC message handlers
      ASoC: Intel: catpt: Define DSP operations
      ASoC: Intel: catpt: Firmware loading and context restore
      ASoC: Intel: catpt: PCM operations
      ASoC: Intel: catpt: Device driver lifecycle
      ASoC: Intel: catpt: Event tracing
      ASoC: Intel: catpt: Simple sysfs attributes
      ASoC: Intel: haswell: Remove haswell-solution specific code
      ASoC: Intel: broadwell: Remove haswell-solution specific code
      ASoC: Intel: bdw-5650: Remove haswell-solution specific code
      ASoC: Intel: bdw-5677: Remove haswell-solution specific code
      ASoC: Intel: Select catpt and deprecate haswell
    ASoC: Intel: Select catpt and deprecate haswell
    ASoC: Intel: bdw-5677: Remove haswell-solution specific code
    ASoC: Intel: bdw-5650: Remove haswell-solution specific code
    ASoC: Intel: broadwell: Remove haswell-solution specific code
    ASoC: Intel: haswell: Remove haswell-solution specific code
    ASoC: Intel: catpt: Simple sysfs attributes
    ASoC: Intel: catpt: Event tracing
    ASoC: Intel: catpt: Device driver lifecycle
    ASoC: Intel: catpt: PCM operations
    ASoC: Intel: catpt: Firmware loading and context restore
    ASoC: Intel: catpt: Define DSP operations
    ASoC: Intel: catpt: Add IPC message handlers
    ASoC: Intel: catpt: Implement IPC protocol
    ASoC: Intel: Add catpt base members
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
       - Intel LGM SoC USB phy
       - Intel Keem Bay eMMC PHY driver
    usb: dwc3: of-simple: Add compatible string for Intel Keem Bay platform
    Intel Keem Bay platform's dwc3 controller.
    dt-bindings: usb: Add Intel Keem Bay USB controller bindings
    Binding description for Intel Keem Bay USB controller.
    Fixes: dbb0569de852 ("usb: dwc3: pci: Add Support for Intel Elkhart Lake Devices")
     - Generic bandwidth allocation algorithm from Intel folks
     - PM support for Intel chipsets
     - Updates to Intel drivers which makes sdw usable on latest laptops
     - Lockdep fix for the Intel VT-d driver.
    [   43.430262] Hardware name: Intel(R) Client Systems NUC8i7HVK/NUC8i7HVB, BIOS HNKBLi70.86A.0049.2018.0801.1601 08/01/2018
    [   53.834970] Hardware name: Intel(R) Client Systems NUC8i7HVK/NUC8i7HVB, BIOS HNKBLi70.86A.0049.2018.0801.1601 08/01/2018
    [ 1089.425519] Hardware name: Intel(R) Client Systems NUC8i7HVK/NUC8i7HVB, BIOS HNKBLi70.86A.0049.2018.0801.1601 08/01/2018
    [  357.217096] Hardware name: Intel(R) Client Systems NUC8i7HVK/NUC8i7HVB, BIOS HNKBLi70.86A.0049.2018.0801.1601 08/01/2018
    [  235.577089] Hardware name: Intel(R) Client Systems NUC8i7HVK/NUC8i7HVB, BIOS HNKBLi70.86A.0049.2018.0801.1601 08/01/2018
    # gpg:                 aka "Luciano Roth Coelho (Intel) <luciano.coelho@intel.com>"
    Suggested-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Intel Wired LAN Driver Updates 2020-09-30
    <4> [582.745304] Hardware name: Intel Corporation NUC7CJYH/NUC7JYB, BIOS JYGLKCPX.86A.0027.2018.0125.1347 01/25/2018
    mfd: intel-m10-bmc: Add Intel MAX 10 BMC chip support for Intel FPGA PAC
    This patch implements the basic functions of the BMC chip for some Intel
    Intel MAX 10 CPLD.
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Intel Tiger Lake as well. Fix register offsets for TGL-H variant.
      thunderbolt: Check for Intel vendor ID when identifying controller
    x86/mce: Drop AMD-specific "DEFERRED" case from Intel severity rule list
    Way back in v3.19 Intel and AMD shared the same machine check severity
    Belatedly drop the DEFERRED case from the Intel rule list.
    MAINTAINERS: Update MAINTAINERS for Intel ethernet drivers
    i2c: i801: Add support for Intel Alder Lake PCH-S
    Add PCI ID of SMBus controller on Intel Alder Lake PCH-S
    sysfs entries, which was deprecated before support for non-Intel
    to Intel architectures for the time being, and hopefully remove
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Reported-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    mtd: spi-nor: intel-spi: Add support for Intel Alder Lake-S SPI serial flash
    Intel Alder Lake-S has the same SPI serial flash controller as Cannon
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    perspective of Intel PMU, there is nothing changed compared with
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Fixes: 6e394376ee89 ("perf/x86/intel/uncore: Add Intel Icelake uncore support")
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Fixes: 6e394376ee89 ("perf/x86/intel/uncore: Add Intel Icelake uncore support")
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Adding reference clock (1us tic) for all LPI timer on Intel platforms.
    1GbE Intel Wired LAN Driver Updates 2020-09-28
    available on the next Intel Client platform (Meteor Lake)
    Intel(R) Atom(TM) CPU C2338 @ 1.74GHz (2 Cores)
    2x Intel I211
    an older Intel Atom CPU.
    Merge branch 'udp_tunnel-convert-Intel-drivers-with-shared-tables'
    udp_tunnel: convert Intel drivers with shared tables
    This set converts Intel drivers which have the ability to spawn
    conversion series were kept out to avoid Mellanox vs Intel
    Unfortunately recent Intel NIC designs share the UDP port table
    per netdev, we need to extend that to cater to Intel NICs.
    Per Intel's SDM, RDPID takes a #UD if it is unsupported, which is more or
    not possible due to lack of information, AMD's SEV-ES and Intel's SGX
    This is documented in Intel's SDM and seems also to happen on AMD as well.
    mmc: sdhci: Workaround broken command queuing on Intel GLK based IRBIS models
    Intel GLK"), disabled command-queuing on Intel GLK based LENOVO models
    Fixes: bedf9fc01ff1 ("mmc: sdhci: Workaround broken command queuing on Intel GLK")
    <4> [582.745304] Hardware name: Intel Corporation NUC7CJYH/NUC7JYB, BIOS JYGLKCPX.86A.0027.2018.0125.1347 01/25/2018
    overwriting the configuration and identifying fields in the Intel ice device
    This version drops one of the Intel patches, as I couldn't
    Some of these patches are already sent and tested on Intel Wired
    This takes care of all of the trivial W=1 fixes in the Intel
    Intel Wired LAN Driver Updates 2020-09-25
    One of them was reported by Intel kernel test robot on q6afe-clocks patch, which
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    MAINTAINERS: Use my kernel.org address for Intel PMIC work
    Use my kernel.org address for Intel PMIC work. While here,
    This is documented in Intel's SDM and seems also to happen on AMD as well.
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Intel Virtualization Technology for Directed I/O Rev 3.1 does not make any
    The Intel Atom Cherry Trail platform reports a new battery
    Merge series "ASoC: Intel: sdw machine driver updates for 5.10" from Kai Vehmanen <kai.vehmanen@linux.intel.com>:
    Series including fixes and improvements for Intel SoundWire
      ASoC: Intel: add support for new SoundWire hardware layout on TGL
      ASoC: Intel: sof_sdw: remove ternary operator
      ASoC: Intel: add codec name prefix to ACPI machine description
      ASoC: Intel: sof_sdw: remove hard-coded codec_conf table
      ASoC: Intel: sof_sdw_rt700: add codec prefix
      ASOC: Intel: sof_sdw: restore playback functionality with max98373
    ASoC: Intel: hda_dsp_common: use static function in conditional block
    ASOC: Intel: sof_sdw: restore playback functionality with max98373 amps
    Fixes: ae3a3918edf57 ('ASoC: Intel: sof_sdw: add dailink .trigger callback')
    Fixes: 06998d49bcac8 ('ASoC: Intel: sof_sdw: add dailink .prepare and .hw_free callback')
    ASoC: Intel: add support for new SoundWire hardware layout on TGL
    ASoC: Intel: sof_sdw_rt700: add codec prefix
    ASoC: Intel: sof_sdw: remove hard-coded codec_conf table
    ASoC: Intel: add codec name prefix to ACPI machine description
    ASoC: Intel: sof_sdw: remove ternary operator
    CPU: Intel(R) Xeon(R) CPU E5-2680 v3 @ 2.50GHz (x86_64)
      nvme-pci: disable the write zeros command for Intel 600P/P3100
    CPU: Intel(R) Xeon(R) CPU E5-2680 v3 @ 2.50GHz (x86_64)
    CPU: Intel(R) Xeon(R) CPU E5-2680 v3 @ 2.50GHz (x86_64)
    CPU: Intel(R) Xeon(R) CPU E5-2680 v3 @ 2.50GHz (x86_64)
    Fixes: 139c7febad1a ("ASoC: SOF: Intel: add support for snd-hda-codec-hdmi")
    misleading as the macro is used to apply a Intel HSW/BDW
    Add Intel DG1 to the CONTROLLER_IN_GPU list to ensure audio power is
    ALSA: hda - add Intel DG1 PCI and HDMI ids
    Add Intel DG1 PCI id to list of supported HDA controllers and
    i2c: ismt: Add support for Intel Emmitsburg PCH
    Add PCI ID for the Intel Emmitsburg PCH iSMT SMBus controller.
    Intel xHCI controllers")
      ASoC: Intel: bytcr_rt5640: Add quirk for MPMAN Converter9 2-in-1
      ASoC: Intel: haswell: Fix power transition refactor
      ASoC: Intel: tgl_max98373: fix a runtime pm issue in multi-thread case
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Intel PT will not be able to determine what task is running and prints
      nvme-pci: disable the write zeros command for Intel 600P/P3100
      ASoC: SOF: Intel: hda: reduce verbosity of boot error logs
    ASoC: SOF: Intel: Add support for tgl-h
    Fixes: c8d2e2bfaeffa ("ASoC: SOF: Intel: add PCI IDs for ICL-H and TGL-H")
    ASoC: SOF: Intel: hda: reduce verbosity of boot error logs
    Cc: Thomas Hellström (Intel) <thomas_os@shipmail.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Add support for eMMC PHY on Intel Keem Bay SoC.
    Binding description for Intel Keem Bay eMMC PHY.
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Tested on Intel Tigerlake Platform.
    by the Intel 82576EB datasheet, I could not find any information
    scsi: ufs-pci: Add LTR support for Intel controllers
    Intel host controllers support the setting of latency tolerance.
    Fixes: 8c09d7527697 ("scsi: ufshdc-pci: Add Intel PCI IDs for EHL")
    Server: Intel(R) Xeon(R) Silver 4108 CPU @ 1.80GHz server, 32 cores
    nvme-pci: disable the write zeros command for Intel 600P/P3100
    Fixes: fe1a56420cf2 ("net: lantiq: Add Lantiq / Intel VRX200 Ethernet driver")
    40GbE Intel Wired LAN Driver Updates 2020-09-14
    2) function to download complete firmware for new generation Intel
    New generation Intel controllers returns version information in TLV
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    This is a preparation patch for adding support for Intel INT33D3
    ACPI devices. These INT33D3 devices follow yet another Intel defined
    Intel Wired LAN Driver Updates 2020-09-09
      Intel RAPL power capping driver.
         chips to the Intel RAPL power capping driver (Zhang Rui).
      ASoC: SOF: Intel: hda-loader: s/master/primary
      ASoC: SOF: Intel: hda: modify core_power_up/down op
      ASoC: SOF: Intel: remove the  HDA_DSP_CORE_MASK() macro
    ASoC: SOF: Intel: Use DMI oem string search for tgl_max98373_rt5682
    ASoC: SOF: Intel: hda-loader: s/master/primary
    ASoC: SOF: Intel: remove the HDA_DSP_CORE_MASK() macro
    ASoC: SOF: Intel: hda: modify core_power_up/down op
    phy: Add USB3 PHY support for Intel LGM SoC
    Add support for USB PHY on Intel LGM SoC.
    dt-bindings: phy: Add USB PHY support for Intel LGM SoC
    Add the dt-schema to support USB PHY on Intel LGM SoC
    On new Intel platform the device is provided with INT33E3 ID.
    Intellectual Property (IP) Core which can be instantiated in
    Fixes: d370cec32194 ("crypto: qat - Intel(R) QAT crypto interface")
            Vendor ID:             GenuineIntel
    training sequence ordered sets. The Artpec6, Intel, and Tegra driver
    now initialized. Previously only the Intel driver set this. It's not
    The Intel driver is the only one to set PORT_LINK_DLL_LINK_EN. The
    the Intel driver, but lets move setting it into the common code to be
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Suggested-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Suggested-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Suggested-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    The only in-tree user for mbx driver for Intel 2700G graphics chip was
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    stream operations from Intel soundwire dai".
      ASoC: Intel: sof_sdw: add dailink .trigger callback
      ASoC: Intel: sof_sdw: add dailink .prepare and .hw_free callback
    ASoC: Intel: KeemBay: Fix warning potential ! vs ~ typo
    ASoC: Intel: sof_sdw: add dailink .prepare and .hw_free callback
    ASoC: Intel: sof_sdw: add dailink .trigger callback
    mmc: sdhci: Add LTR support for some Intel BYT based controllers
    Some Intel BYT based host controllers support the setting of latency
    Intel EHL controllers require this support.
    Fixes: cb3a7d4a0aec4e ("mmc: sdhci-pci: Add support for Intel EHL")
     - three Intel VT-d fixes to fix address handling on 32bit, fix a NULL
    [30129.876649] Hardware name: Intel Corporation 2012 Client Platform/Emerald Lake 2, BIOS ACRVMBY1.86C.0078.P00.1201161002 01/16/2012
    Fixes: 6701adfa9693b ("usb: typec: driver for Intel PMC mux control")
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Cc: "Peter Zijlstra (Intel)" <peterz@infradead.org>
    iommu/vt-d: Move intel_iommu_gfx_mapped to Intel IOMMU header
    Move its declaration to Intel IOMMU header file.
        Hardware name: Intel Corporation S2600WFT/S2600WFT, BIOS SE5C620.86B.02.01.0008.031920191559 03/19/2019
    Reviewed-by: H. Peter Anvin (Intel) <hpa@zytor.com>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    On Intel platforms, when the Cadence IP is configured in 'Multi Master
    backwards compatible we add a configuration threshold. For Intel cases
    thunderbolt: Check for Intel vendor ID when identifying controller
    for different Intel controllers will not accidentally match those.
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    ASoC: Intel: bytcr_rt5640: Add quirk for MPMAN Converter9 2-in-1
    On SKL+ Intel platforms, the driver selection is handled by the
       Intel PT hardware traces.
    ASoC: Intel: haswell: Fix power transition refactor
    Fixes: 8ec7d6043263 ("ASoC: Intel: haswell: Power transition refactor")
    Synthesized branch stacks generated from Intel PT were using the new
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
     - Fix reset of CQHCI for Intel GLK-based controllers
      mmc: sdhci-pci: Fix SDHCI_RESET_ALL for CQHCI for Intel GLK-based controllers
    TSX suspend load tracking instruction is supported by the Intel uarch
    Intel TSX suspend load tracking instructions aim to give a way to choose
    A processor supports Intel TSX suspend load address tracking if
    Intel platforms.
      ASoC: SOF: Intel: hda: Add helper function to program ICCMAX stream
      ASoC: SOF: Intel: hda: modify the signature of get_stream_with_tag()
      ASoC: SOF: Intel: hda: define macro for code loader stream format
      ASoC: SOF: Intel: hda: Define FW boot sequence with ICCMAX
      ASoC: SOF: Intel: hda: Add sof_tgl_ops for TGL platforms
      ASoC: SOF: Intel: hda: Simplify error handling during FW boot
      ASoC: SOF: Intel: hda: Remove unused parameters in cl_dsp_init()
    ASoC: SOF: Intel: hda: Simplify error handling during FW boot
    ASoC: SOF: Intel: hda: Add sof_tgl_ops for TGL platforms
    ASoC: SOF: Intel: hda: Define FW boot sequence with ICCMAX
    ASoC: SOF: Intel: hda: define macro for code loader stream format
    ASoC: SOF: Intel: hda: modify the signature of get_stream_with_tag()
    ASoC: SOF: Intel: hda: Add helper function to program ICCMAX stream
    ASoC: SOF: Intel: hda: Remove unused parameters in cl_dsp_init()
    Merge branch 'Add-Ethernet-support-for-Intel-Keem-Bay-SoC'
    Add Ethernet support for Intel Keem Bay SoC
    This patch set enables support for Ethernet on the Intel Keem Bay SoC.
    while the second patch adds the Intel platform glue layer for the stmmac
    Add dwmac-intel-plat to enable the stmmac driver in Intel Keem Bay.
    Intel Keem Bay SoC.
    dt-bindings: net: Add bindings for Intel Keem Bay
    on Intel Keem Bay.
    regmap: add Intel SPI Slave to AVMM Bus Bridge support
    Early Intel hardware implementations of Memory Bandwidth Allocation (MBA)
    Introduce a new resctrl file, "thread_throttle_mode", on Intel systems
      ASoC: SOF: Intel: hda: report error only for the last ROM init
      ASoC: SOF: Intel: hda: add extended rom status dump to error log
    ASoC: SOF: Intel: hda: add extended rom status dump to error log
    ASoC: SOF: Intel: hda: report error only for the last ROM init iteration
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
      ASoC: SOF: Intel: add dev_dbg log when driver is not selected
      ASoC: Intel: use consistent HDAudio spelling in comments/docs
    ASoC: Intel: use consistent HDAudio spelling in comments/docs
    ASoC: SOF: Intel: add dev_dbg log when driver is not selected
    On SKL+ Intel platforms, the driver selection is handled by the
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    ASoC: Intel: tgl_max98373: fix a runtime pm issue in multi-thread case
    Fixes: 94d2d08974746 ('ASoC: Intel: Boards: tgl_max98373: add dai_trigger function')
    Fixes: 26bfe3d0b227 ("ntb: intel: Add Icelake (gen4) support for Intel NTB")
    Merge series "ASoC: Intel: machine driver updates for 5.10" from Pierre-Louis Bossart <pierre-louis.bossart@linux.intel.com>:
      ASoC: Intel: modify SoundWire version id in acpi match table
      ASoC: Intel: sof_sdw: check SoundWire version when matching codec
      ASoC: Intel: sof_sdw: rename id as part_id
      ASoC: Intel: sof_sdw: add rt711 rt1316 rt714 SDCA codec support.
      ASoC: Intel: sof_sdw: clean-up inclusion of header files
      ASoC: Intel: soc-acpi: cnl: add support for rt5682 on SoundWire link2
      ASoC: Intel: sof-soundwire: add support for rt5682 on link2
      ASoC: Intel: soc-acpi: mirror CML and TGL configurations
      ASoC: Intel: soc-acpi: add support for SDCA boards
      ASoC: Intel: tgl_max98373: fix a runtime pm issue in multi-thread case
      ASoC: Intel: sof_sdw: Add support for product Ripto
      ASoC: Intel: sof_rt5682: override quirk data for tgl_max98373_rt5682
    ASoC: Intel: sof_sdw: clean-up inclusion of header files
    ASoC: Intel: sof_rt5682: override quirk data for tgl_max98373_rt5682
    SoC: Intel: sof_sdw: Add support for product Ripto
    ASoC: Intel: sof_sdw: rename id as part_id
    ASoC: Intel: sof_sdw: check SoundWire version when matching codec
    ASoC: Intel: tgl_max98373: fix a runtime pm issue in multi-thread case
    ASoC: Intel: soc-acpi: add support for SDCA boards
    ASoC: Intel: soc-acpi: mirror CML and TGL configurations
    ASoC: Intel: sof-soundwire: add support for rt5682 on link2
    ASoC: Intel: soc-acpi: cnl: add support for rt5682 on SoundWire link2
    ASoC: Intel: modify SoundWire version id in acpi match table
      scsi: ufs-pci: Add quirk for broken auto-hibernate for Intel EHL
    ASoC: SOF: Intel: add build support for SoundWire
    Select SoundWire capabilities on newer Intel platforms, starting with
    mmc: sdhci-pci: Fix SDHCI_RESET_ALL for CQHCI for Intel GLK-based controllers
    For Intel controllers, SDHCI_RESET_ALL resets also CQHCI registers.
    Fixes: 8ee82bda230fc9 ("mmc: sdhci-pci: Add CQHCI support for Intel GLK")
    ASoC: SOF: Intel: hda: import SOUNDWIRE_INIT namespace
    Cc: "Peter Zijlstra (Intel)" <peterz@infradead.org>
    ASoC: Intel: skl_hda_dsp_generic: Fix NULLptr dereference in autosuspend delay
    Intel CPUs expect the cache bitmap provided by user-space to have on a
    Similarly, Intel CPUs check at least one bit set, whereas AMD CPUs are
    x86/resctrl: Merge AMD/Intel parse_bw() calls
    almost the same between AMD and Intel.
    x86/resctrl: Add struct rdt_membw::arch_needs_linear to explain AMD/Intel MBA difference
    To do this, the differences between AMD and Intel CPUs needs to be
    For MBA, Intel CPUs reject configuration attempts for non-linear
    this and delay_linear to false. Intel can set arch_needs_linear to
    In our Intel Xeon D-2191 2.3GHZ 18-core server, bpf_seq_read()
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Merge series "ASoC: Intel: fix cppcheck warnings" from Pierre-Louis Bossart <pierre-louis.bossart@linux.intel.com>:
      ASoC: Intel: Atom: sst-atom-controls: remove redundant assignments
      ASoC: Intel: Atom: compress: remove redundant assignment
      ASoC: Intel: Atom: platform-pcm: remove redundant assignment
      ASoC: Intel: Atom: sst: remove useless NULL assignment
      ASoC: Intel: Atom: remove redundant initialization
      ASoC: Intel: Atom: sst_pvt: remove redundant initialization
      ASoC: Intel: Atom: platform-pcm: fix redundant return
      ASoC: Intel: Atom: remove useless assignment
      ASoC: Intel: Atom: sst_loader: remove always-true condition
      ASoC: Intel: Atom: sst_pvt: simplify return handling
      ASoC: Intel: Atom: (cosmetic) align parameters
      ASoC: Intel: Baytrail: (cosmetic) align function parameters
      ASoC: Intel: common: (cosmetic) align function parameters
      ASoC: Intel: haswell: (cosmetic) align function parameters
      ASoC: Intel: haswell-ipc: remove redundant assignments
      ASoC: Intel: Skylake: skl-nhlt: remove redundant initialization
      ASoC: Intel: Skylake: cldma: remove redundant initialization
      ASoC: Intel: Skylake: sst-utils: remove redundant assignment
      ASoC: Intel: Skylake: skl-topology: remove redundant assignments
      ASoC: Intel: Skylake: skl-topology: remove redundant assignment
      ASoC: Intel: Skylake: (cosmetic) align function parameters
      ASoC: Intel: KMB: Enable TDM audio capture
    Merge series "ASoC: SOF/Intel: fix cppcheck warnings" from Pierre-Louis Bossart <pierre-louis.bossart@linux.intel.com>:
      ASOC: SOF: Intel: hda-codec: move unused label to correct position
      ASoC: SOF: Intel: hda-codec: move variable used conditionally
      ASoC: Intel: rename shadowed variable for all broadwell boards
      ASoC: Intel: bytcht_cx2072x: simplify return handling
      ASoC: Intel: sof_sdw: clarify operator precedence
    ASoC: Intel: Skylake: (cosmetic) align function parameters
    ASoC: Intel: Skylake: skl-topology: remove redundant assignment
    ASoC: Intel: Skylake: skl-topology: remove redundant assignments
    ASoC: Intel: Skylake: sst-utils: remove redundant assignment
    ASoC: Intel: Skylake: cldma: remove redundant initialization
    ASoC: Intel: Skylake: skl-nhlt: remove redundant initialization
    ASoC: Intel: haswell-ipc: remove redundant assignments
    ASoC: Intel: haswell: (cosmetic) align function parameters
    ASoC: Intel: common: (cosmetic) align function parameters
    ASoC: Intel: Baytrail: (cosmetic) align function parameters
    ASoC: Intel: Atom: (cosmetic) align parameters
    ASoC: Intel: Atom: sst_pvt: simplify return handling
    ASoC: Intel: Atom: sst_loader: remove always-true condition
    ASoC: Intel: Atom: remove useless assignment
    ASoC: Intel: Atom: platform-pcm: fix redundant return
    ASoC: Intel: Atom: sst_pvt: remove redundant initialization
    ASoC: Intel: Atom: remove redundant initialization
    ASoC: Intel: Atom: sst: remove useless NULL assignment
    ASoC: Intel: Atom: platform-pcm: remove redundant assignment
    ASoC: Intel: Atom: compress: remove redundant assignment
    ASoC: Intel: Atom: sst-atom-controls: remove redundant assignments
    occurred while streaming audio, Intel validation noticed a race
    scsi: ufs-pci: Add quirk for broken auto-hibernate for Intel EHL
    Intel EHL UFS host controller advertises auto-hibernate capability but it
    Fixes: 8c09d7527697 ("scsi: ufshdc-pci: Add Intel PCI IDs for EHL")
       Hardware name: Intel Corporation WilsonCity/WilsonCity, BIOS WLYDCRB1.SYS.0014.D62.2001092233 01/09/2020
    ASoC: Intel: KMB: Enable TDM audio capture
    Enable I2S TDM audio capture for Intel Keem Bay platform.
    ASoC: Intel: bytcht_cx2072x: simplify return handling
    ASoC: Intel: rename shadowed variable for all broadwell boards
    ASoC: SOF: Intel: hda-codec: move variable used conditionally
    ASOC: SOF: Intel: hda-codec: move unused label to correct position
    Fixes: 0121327c1a68b ("ASoC: Intel: mfld-pcm: add control for powering up/down dsp")
    Thor Thayer is leaving Intel and will no longer be able to maintain the
      privileged tools, plus a RAPL HW-enablement for Intel SPR platforms"
      perf/x86/rapl: Add support for Intel SPR platform
       - Add support for Intel Emmitsburg PCH to Intel LPSS PCI
       - Add support for Intel Tiger Lake PCH-H to Intel LPSS PCI
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
    Intel Wired LAN Driver Updates 2020-08-14
      ALSA: hda/realtek: Fix pin default on Intel NUC 8 Rugged
    [ 6731.508679] Hardware name: Intel Corporation S2600WT2R/S2600WT2R, BIOS SE5C610.86B.01.01.0021.032120170601 03/21/2017
    [    2.736902] input: HDA Intel PCH Front Headphone as /devices/pci0000:00/0000:00:1f.3/sound/card0/input10
    perf/x86/rapl: Add support for Intel SPR platform
    Intel SPR platform uses fixed 16 bit energy unit for DRAM RAPL domain,
      i2c: i801: Add support for Intel Tiger Lake PCH-H
      i2c: i801: Add support for Intel Emmitsburg PCH
    Acked-by; Peter Zijlstra (Intel) <peterz@infradead.org>
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
     - Intel X550 INTx quirk (Alex Williamson)
      PCI: Add Intel QuickAssist device IDs
      vfio/pci: Add Intel X550 to hidden INTx devices
     - Intel VT-d updates from Lu Baolu:
     - Move the Kconfig and Makefile bits for the AMD and Intel drivers into
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
         descriptor. This allows, for instance for tools such as Intel VTune
         text that gets in the way of properly decoding Intel PT hardware
      Intel PT:
       - Add various knobs to reduce the volume of Intel PT traces by
         the 'e' one, etc), controlling how Intel PT is transformed into
    The Intel uncore driver may claim some of the pci ids from ie31200 which
       - Intel Emmitsburg SoC subdriver.
       - Intel Tiger Lake-H SoC subdriver.
       - Linear improvement and cleanups of the Intel drivers for
      pinctrl: intel: Add Intel Emmitsburg pin controller support
      Intel VMD host bridge driver:
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
      Using CPUID GenuineIntel-6-8E-A
    ALSA: hda/realtek: Fix pin default on Intel NUC 8 Rugged
    The jack on Intel NUC 8 Rugged rear panel doesn't work.
       - Lots of fixes and cleanups in Intel ASoC drivers
       - Lots of new stuff: Freescale MQS and i.MX6sx, Intel KeemBay I2S,
       - Intel silent stream support for HDMI
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    '-'. The flags support by Intel PT are:
    The flags supported by Intel PT are:
    i2c: i801: Add support for Intel Tiger Lake PCH-H
    Add SMBus PCI ID on Intel Tiger Lake PCH-H.
    i2c: i801: Add support for Intel Emmitsburg PCH
    Add support for SMBus controller on Intel Emmitsburg PCH. This is the
      This final version was done by Sasha Levin who took it up after Intel
       - Add support for Sapphire Rapids and for Power Limit 4 to the Intel
       - Daniele Alessandrelli from Intel adds support for the new Keem Bay
       - Intel/Altera SoCFPGA (various)
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
     - Intel Speed Select Technology gained support on Sapphire Rapids
     - prepare for Intel's new SERIALIZE instruction
     - add more Intel CPU models
      x86/cpu: Add Lakefield, Alder Lake and Rocket Lake models to the to Intel CPU family
    100GbE Intel Wired LAN Driver Updates 2020-08-01
       - Add uncore support for Intel Comet Lake
       - Add Intel "IIO stack to PMON mapping" support on Skylake-SP CPUs,
       - Add support for Intel "Architectural LBRs", which generalized the
         Intel PT decoding through jump labels, kprobes and ftrace
     - New drivers for Freescale MQS and i.MX6sx, Intel KeemBay I2S, Maxim
    1GbE Intel Wired LAN Driver Updates 2020-07-30
    Intel Wired LAN Driver Updates 2020-07-30
       - A regression fix for S3 suspend on old Intel platforms
      ALSA: hda: Workaround for spurious wakeups on some Intel platforms
    within the kernel. If many bits were set then one could imagine on Intel
    This benchmark on AMD rome and Intel skylakex shows "bt" is not a good
      arm64: dts: agilex: populate clock dts entries for Intel SoCFPGA Agilex
    It is a little different between Intel and AMD, Intel's bit 2
    is 0 and AMD is reserved. On bare-metal, Intel will refuse to set
    ASoC: Intel: drop unnecessary list_empty
    Merge series "ASoC: Intel: KMB: TDM Enablement patches" from Michael Sit Wei Hong <michael.wei.hong.sit@intel.com>:
      ASoC: Intel: KMB: Add 8kHz audio support
      ASoC: Intel: KMB: Rework disable channel function
      ASoC: Intel: KMB: Enable TDM audio capture
    ASoC: Intel: KMB: Rework disable channel function
    ASoC: Intel: KMB: Add 8kHz audio support
    Enable 8kHz audio support for Intel Keem Bay platform.
    100GbE Intel Wired LAN Driver Updates 2020-07-29
    for Intel IPTS 1.0, 2.0 devices.
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Move Intel Kconfig and Makefile bits down into intel directory
    with the rest of the Intel specific files.
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    shipping Intel systems to change driver power management policy for PCIe
    NVMe drives. Some newer Intel platforms, like some Comet Lake systems,
    specific to the Intel hardware, I opted to place this update library in
    the Intel ice networking device driver. This support uses the devlink
    This library will be used by the Intel ice networking driver as part of
      ASoC: SOF: Intel: fix the suspend procedure to support s0ix entry
      ASoC: SOF: Intel: disable traces when switching to S0Ix D0I3
    ASoC: SOF: Intel: disable traces when switching to S0Ix D0I3
    ASoC: SOF: Intel: fix the suspend procedure to support s0ix entry
    CPU: Intel(R) Xeon(R) CPU E5-2650 v2 @ 2.60GHz
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    1GbE Intel Wired LAN Driver Updates 2020-07-27
    The current generation of Intel® QuickAssist Technology devices
    following issues reported in the document "Intel® QuickAssist Technology
    (Intel® QAT) Software for Linux" (document number 336211-014):
    QATE-39220 - GEN - Intel® QAT API submissions with bad addresses that
    QATE-7495  - GEN - An incorrectly formatted request to Intel® QAT can
                 hang the entire Intel® QAT Endpoint
    PCI: Add Intel QuickAssist device IDs
    Add device IDs for the following Intel QuickAssist devices: DH895XCC,
    vfio/pci: Add Intel X550 to hidden INTx devices
    Intel document 333717-008, "Intel® Ethernet Controller X550
    ALSA: hda: Workaround for spurious wakeups on some Intel platforms
    We've received a regression report on Intel HD-audio controller that
    __azx_runtime_suspend() and __azx_runtime_resume() for those old Intel
    wanted that Intel patch was separated for boards.
    The patches which are not for Intel were already accepted.
    This is for Intel, and Intel boards.
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Modern Intel Mobile platforms support power limit4 (PL4), which is
    Intel requires to enable power saving mode for intel reference board (alc256)
    The Intel architecture defines a set of Serializing Instructions (a
    detailed definition can be found in Vol.3 Section 8.3 of the Intel "main"
    As indicated in the name, SERIALIZE is a new Intel architecture
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    firmware updates the Intel NVDIMM command definition is growing support
    Link: https://pmem.io/documents/IntelOptanePMem_DSM_Interface-V2.0.pdf
    x86/cpu: Add Lakefield, Alder Lake and Rocket Lake models to the to Intel CPU family
    Add three new Intel CPU models.
    100GbE Intel Wired LAN Driver Updates 2020-07-23
    As Intel VT-d files have been moved to its own subdirectory, the prefix
    ASoC: Intel: kbl_rt5663_rt5514_max98927: Fix kabylake_ssp_fixup function
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Fixes: b4b7e67c917f ("crypto: qat - Intel(R) QAT ucode part of fw loader")
    - Xu's other change also adds another device-id for the Intel FPGA PAC N3000.
      fpga: dfl: pci: add device id for Intel FPGA PAC N3000
    This contains few core changes and bunch of Intel driver updates:
     - Intel: Lots of updates to stream/dai handling, wake support and link
      arm64: dts: agilex: populate clock dts entries for Intel SoCFPGA Agilex
    Extreme 2nd with Intel UHD Graphics 630 and NVIDIA GeForce GTX 1650 Mobile:
    P1G2 with Intel UHD Graphics 630 and NVIDIA TU117GLM [Quadro T1000 Mobile]:
     -  Add Intel Emmitsburg pin controller support
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Add support to SPI controller on Intel Atom based Lightning Mountain
    Add support to SPI controller on Intel Atom based Lightning Mountain SoC
    vddci_voltage_table is empty. It has been tested on Intel Hades Canyon
    vddci_voltage_table is empty. It has been tested on Intel Hades Canyon
      ASoC: Intel: bytcht_es8316: Add missed put_device()
      ASoC: Intel: bdw-rt5677: fix non BE conversion
    Add entry for ARM Intelligent Power Allocation - thermal governor.
      thunderbolt: Add Intel USB-IF ID to the NVM upgrade supported list
    The MODULE_IMPORT_NS will be used in Intel/SOF HDaudio modules to be
    Namespaces are only introduced for the Intel parts of the SoundWire
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    pinctrl: intel: Add Intel Emmitsburg pin controller support
    This driver adds pinctrl/GPIO support for Intel Emmitsburg PCH. The
    compatible with the one supported by the Intel core pinctrl/GPIO driver.
      nvme: document quirked Intel models
    Merge series "ASoC: Intel: machine driver updates for 5.9" from Pierre-Louis Bossart <pierre-louis.bossart@linux.intel.com>:
      ASoC: Intel: sof_sdw_rt711: remove hard-coded codec name
      ASoC: Intel: sof_sdw: add support for systems without i915 audio
      ASoC: Intel: sof_sdw: avoid crash if invalid DSP topology loaded
      ASoC: Intel: common: change match table ehl-rt5660
      ASoC: Intel: sof_sdw_rt711: remove properties in card remove
    ASoC: Intel: sof_sdw: avoid crash if invalid DSP topology loaded
    ASoC: Intel: sof_sdw: add support for systems without i915 audio
    ASoC: Intel: sof_sdw_rt711: remove properties in card remove
    ASoC: Intel: sof_sdw_rt711: remove hard-coded codec name
    Merge series "ASoC: Intel: machine driver updates for 5.9" from Pierre-Louis Bossart <pierre-louis.bossart@linux.intel.com>:
      ASoC: Intel: sof_sdw_rt711: remove hard-coded codec name
      ASoC: Intel: sof_sdw: add support for systems without i915 audio
      ASoC: Intel: sof_sdw: avoid crash if invalid DSP topology loaded
      ASoC: Intel: common: change match table ehl-rt5660
      ASoC: Intel: sof_sdw_rt711: remove properties in card remove
    ASoC: Intel: Skylake: Avoid the use of one-element array
    Merge series "ASoC: Intel: machine driver updates for 5.9" from Pierre-Louis Bossart <pierre-louis.bossart@linux.intel.com>:
      ASoC: Intel: sof_sdw_rt711: remove hard-coded codec name
      ASoC: Intel: sof_sdw: add support for systems without i915 audio
      ASoC: Intel: sof_sdw: avoid crash if invalid DSP topology loaded
      ASoC: Intel: common: change match table ehl-rt5660
      ASoC: Intel: sof_sdw_rt711: remove properties in card remove
    ASoC: Intel: common: change match table ehl-rt5660
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
      usb: dwc3: pci: add support for the Intel Jasper Lake
      usb: dwc3: pci: add support for the Intel Tiger Lake PCH -H variant
    arm64: dts: agilex: populate clock dts entries for Intel SoCFPGA Agilex
    Add clock dts entries to the Intel SoCFPGA Agilex platform.
    media: atomisp: Replace last use of Intel MID APIs
    Intel MID special header is not in use in this driver.
      Intel socfpga:
      ALSA: hda/realtek - fixup for yet another Intel reference board
    Add initial device tree for Intel Movidius SoC code-named Keem Bay.
    Add maintainers for the new Intel Movidius SoC code-named Keem Bay.
    Document Intel Movidius SoC code-named Keem Bay, along with the Keem Bay
    Add ARCH_KEEMBAY configuration option to support Intel Movidius SoC
    performance report on two server of 24 cores Intel(R) Xeon(R)
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    ASoC: Intel: bytcht_es8316: Add missed put_device()
    Fixes: ba49cf6f8e4a ("ASoC: Intel: bytcht_es8316: Add quirk for inverted jack detect")
    to update Intel SST tools.
    ALSA: hda/realtek - fixup for yet another Intel reference board
    Fixes: c4c8757b2d895 ("arm64: dts: agilex: add QSPI support for Intel Agilex")
    Add Bard as SoundWire maintainer from Intel and change Sanyog's
    Fixes: 332e081225fc ("intel-vbtn: new driver for Intel Virtual Button")
    [  264.210158] Hardware name: Intel Corporation CoffeeLake Client Platform/CoffeeLake S UDIMM RVP, BIOS CNLSFWR1.R00.X212.B01.1909060036 09/06/2019
    fpga: dfl: pci: add device id for Intel FPGA PAC N3000
    Add PCIe Device ID for Intel FPGA PAC N3000.
    Intel processors of various generations have supported 36, 39, 46 or 52
    MSR_IA32_PERF_CAPABILITIES is an emulated MSR on Intel but it is not
       - Add a quirk to the PCA953x that fixes a problem in the Intel
      gpio: pca953x: Fix GPIO resource leak on Intel Galileo Gen 2
    ASoC: Intel: cht_bsw_rt5672: Improve dai-set-fmt comment in cht_codec_fixup()
      nvme: document quirked Intel models
    Fixes: 39f4034693b7c ("intel_th: Add driver infrastructure for Intel(R) Trace Hub devices")
    Process text poke events to invalidate entries in Intel PT's instruction
    Adding support for recent Intel devices (Tiger Lake and Jasper Lake)
      usb: dwc3: pci: add support for the Intel Jasper Lake
      usb: dwc3: pci: add support for the Intel Tiger Lake PCH -H variant
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Suggested-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
      ASoC: Intel: sof-sdw: add MAX98373 I2C dependencies
      ASoC: Intel: sdw_max98373: add card_late_probe support
    ASoC: Intel: sdw_max98373: add card_late_probe support
    commit 94d2d0897474 ("ASoC: Intel: Boards: tgl_max98373: add dai_trigger function")
    ASoC: Intel: sof-sdw: add MAX98373 I2C dependencies
    Intel's Image Signal Processor. Linux currently does not have a driver for
    usb: dwc3: pci: add support for the Intel Jasper Lake
    This patch adds the necessary PCI ID for Intel Jasper Lake
    usb: dwc3: pci: add support for the Intel Tiger Lake PCH -H variant
    Some new Intel platforms (such as TGL) already have the
    CR4.VMXE is reserved unless the VMX CPUID bit is set.  On Intel,
      In addition, a few usual HD-audio and USB-audio quirks, Intel HDMI
      ALSA: hda/hdmi: fix failures at PCM open on Intel ICL and later
    -  Intel driver memory leak fix
    nvme: document quirked Intel models
    Documented model names of Intel SSDs requiring quirks.
      ASoC: Intel: bdw-rt5677: fix non BE conversion
      ASoC: Intel: sof-sdw: add MAX98373 I2C dependencies
      ASoC: Intel: sdw_max98373: add card_late_probe support
    This is identical with change for Intel platforms done with
    commit 8c05246c0b58 ("ASoC: SOF: Intel: add min/max channels for SSP on Baytrail/Broadwell")
    ASoC: Intel: bdw-rt5677: fix non BE conversion
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Currently, the task_ctx_data is only used by the Intel LBR call stack
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    registers now. Intel CPUs have had model-specific LBR for quite some
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Suggested-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    CPUID.(EAX=07H, ECX=0):EDX[19] indicates whether an Intel CPU supports
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
     - Intel PT fixes for PEBS-via-PT with registers
     - Fixes for Intel PT python based GUI
     - Avoid duplicated sideband events with Intel PT in system wide tracing
      perf record: Fix duplicated sideband events with Intel PT system wide tracing
    ALSA: hda/hdmi: Add Intel silent stream support
    Intel hardware (Haswell and beyond) can keep the link active
Author: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    ALSA: hda/hdmi: fix failures at PCM open on Intel ICL and later
    connected monitor, on recent Intel platforms (ICL/JSL and newer). While
    function is called. On older Intel platforms this held true, but after
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
    Cc: "Peter Zijlstra (Intel)" <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
     "Add a new device ID for Intel Tiger Lake to the DPTF battery
    illegal per Intel's SDM:
    perf record: Fix duplicated sideband events with Intel PT system wide tracing
    synthesis") reveals an issue with Intel PT system wide tracing.
    Specifically that Intel PT already adds a dummy tracking event, and it
    Fixes: aba44287a224 ("perf scripts python: export-to-postgresql.py: Export Intel PT power and ptwrite events")
    ASoC: Intel: bxt-da7219-max98357a: return -EINVAL on unrecognized speaker amplifier
    Fixes: e1435a1feb18 ("ASoC: Intel: bxt-da7219-max98357a: support MAX98390 speaker amp")
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Original-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Suggested-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Fixes: bfe1d56091c1 ("dmaengine: idxd: Init and probe for Intel data accelerators")
    Add the following device attributes to Intel Stratix10 Remote System
    Extend Intel Remote System Update (RSU) driver to get decision
    Extend Intel Stratix10 service layer driver to support new RSU DCMF
    increase FPGA reconfig timeout values so that Intel service layer and
    effect in both modes. Refer to Intel Software Developer's manual for
    Intel Wired LAN Driver Updates 2020-07-01
    This series contains updates to all Intel drivers, but a majority of the
    all Intel drivers. Removed unnecessary delay in the ixgbe ethtool
    100GbE Intel Wired LAN Driver Updates 2020-07-01
      and is supported by whole family of 7xx Intel Ethernet Controllers
    Merge series "ASoC: Intel: atom: fix kernel-doc and W=1 warnings" from Pierre-Louis Bossart <pierre-louis.bossart@linux.intel.com>:
      ASoC: Intel: atom: fix kernel-doc
      ASoC: Intel: atom: fix 'defined but not used' warning
    ASoC: Intel: atom: fix 'defined but not used' warning
    ASoC: Intel: atom: fix kernel-doc
    ASoC: Intel: bxt-da7219-max98357a: support MAX98390 speaker amp
    ASoC: Intel: KeemBay: Fix header guard
    Fixes: c5477e966728 ("ASoC: Intel: Add KeemBay platform driver")
    1GbE Intel Wired LAN Driver Updates 2020-06-29
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    page table entries.  Intel ignores it; AMD ignores it in PDEs and PDPEs, but
    mfd: intel-lpss: Add Intel Tiger Lake PCH-H PCI IDs
    Intel Tiger Lake PCH-H has the same LPSS than Intel Broxton.
        CPU: Intel(R) Xeon(R) CPU E5-2687W v4 @ 3.00GHz, 24 cores, HT off
    ASoC: Intel: cht_bsw_rt5672: Change bus format to I2S 2 channel
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
      new PCI IDs for Intel platforms"
      spi: pxa2xx: Add support for Intel Tiger Lake PCH-H
    Add device ID for Intel Kaby Point PCH (Kabylake) which has
    Intel Precise Touch & Stylus IPTS (iTouch).
    Add device ID for Intel Sunrise Point PCH (Skylake) which has
    Intel Precise Touch & Stylus IPTS (iTouch).
    Intel Tiger Lake-H has different pin layout than the -LP variant
    Add DPTF battery participant ACPI ID for platforms based on the Intel
    Some DFL FPGA PCIe cards (e.g. Intel FPGA Programmable Acceleration
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    * Fix output pin value handling on Intel Baytrail
    CPU: Intel(R) Xeon(R) CPU E5-2687W v4 @ 3.00GHz, 24 cores, HT off
     - simplify Intel's docs list in MAINTAINERS.
     "A couple of Intel VT-d fixes:
       - Make Intel SVM code 64bit only. The code uses pgd_t* and the IOMMU
       - Make sure GFX quirks in for Intel VT-d are not applied to untrusted
       - Fix ACS enabling when Intel IOMMU is off and untrusted devices are
      iommu/vt-d: Make Intel SVM code 64-bit only
    40GbE Intel Wired LAN Driver Updates 2020-06-25
    driver versions from all of the Intel wired LAN drivers.
    ASoC: Intel: sof_sdw: Add MAX98373 support
    ASoC: Intel: common: add match table for TGL MAX98373 + RT5682 SoundWire driver
    ASoc: Intel: cml_rt1011_rt5682: explicitly access first codec
    Merge series "ASoC: Intel: machine driver updates for 5.9" from Pierre-Louis Bossart <pierre-louis.bossart@linux.intel.com>:
      ASoC: Intel: Boards: tgl_max98373: add dai_trigger function
      ASoC: Intel: Boards: tgl_max98373: Fix the comment for
      ASoC: Intel: Boards: tgl_max98373: Update TDM configuration in
      ASoC: Intel: Boards: cml_rt1011_rt5682: reduce log level for printing
      ASoC: Intel: Boards: cml_rt1011_rt5682: use statically define codec
      ASoc: Intel: cml_rt1011_rt5682: explicitly access first codec
      ASoC: Intel: sof_sdw: Add MAX98373 support
      ASoC: Intel: common: add match table for TGL MAX98373 + RT5682
      ASoC: Intel: cml_rt1011_rt5682: add missing .owner field
      ASoC: Intel: sof_sdw: add missing .owner field
      ASoC: Intel: bxt_rt298: add missing .owner field
      ASoC: Intel: sof_sdw: add quirk override with kernel parameter
      ASoC: Intel: boards: byt*.c: remove cast in dev_info quirk log
      ASoC: Intel: sdw_max98373: add card_late_probe support
    ASoC: Intel: Boards: tgl_max98373: Update TDM configuration in hw_params
    ASoC: Intel: Boards: cml_rt1011_rt5682: use statically define codec config
    Fixes: 629ba12e9998 ("ASoC: Intel: boards: split woofer and tweeter support")
    ASoC: Intel: Boards: cml_rt1011_rt5682: reduce log level for printing quirk
    ASoC: Intel: Boards: tgl_max98373: Fix the comment for max_98373_components
    ASoC: Intel: Boards: tgl_max98373: add dai_trigger function
    ASoC: Intel: boards: byt*.c: remove cast in dev_info quirk log
    ASoC: Intel: sof_sdw: add quirk override with kernel parameter
    ASoC: Intel: bxt_rt298: add missing .owner field
    Fixes: 76016322ec56 ('ASoC: Intel: Add Broxton-P machine driver')
    ASoC: Intel: sof_sdw: add missing .owner field
    Fixes: 52db12d193d4 ('ASoC: Intel: boards: add sof_sdw machine driver')
    ASoC: Intel: cml_rt1011_rt5682: add missing .owner field
    Fixes: 17fe95d6df93 ('ASoC: Intel: boards: Add CML m/c using RT1011 and RT5682')
    mtd: spi-nor: intel-spi: Add support for Intel Tiger Lake-H SPI serial flash
    Intel Tiger Lake-H has the same SPI serial flash controller as Cannon
    mtd: spi-nor: intel-spi: Add support for Intel Emmitsburg SPI serial flash
    Intel Emmitsburg has the same SPI serial flash controller as Lewisburg.
      Hardware name: Intel Corporation PURLEY/PURLEY, BIOS PLYXCRB1.86B.0578.D07.1902280810 02/28/2019
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Cc: "Peter Zijlstra (Intel)" <peterz@infradead.org>
    net/intel: remove driver versions from Intel drivers
    from the Intel drivers. The ethtool driver information and module version
    10) Missing {READ,WRITE}_ONCE() annotations in various Intel ethernet
      for new Intel platforms"
      ALSA: hda: Intel: add missing PCI IDs for ICL-H, TGL-H and EKL
      ASoC: SOF: Intel: add PCI IDs for ICL-H and TGL-H
      ASoC: SOF: Intel: add PCI ID for CometLake-S
      ASoC: Intel: SOF: merge COMETLAKE_LP and COMETLAKE_H
      ASoC: SOF: Intel: hda: Clear RIRB status before reading WP
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    spi: pxa2xx: Add support for Intel Tiger Lake PCH-H
    Add Intel Tiger Lake PCH-H PCI IDs.
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Bluetooth: btusb: Refactor of firmware download flow for Intel conrollers
    Address the scalability to support new generation Intel controller with
      Hardware name: Intel Corporation S2600WT2R/S2600WT2R, BIOS SE5C610.86B.01.01.0016.033120161139 03/31/2016
    Suggested-by: Peter Zijlstra (Intel) <peterz@infradead.org>
      ASoC: Intel: bdw-rt5677: fix module load/unload issues
      ASoC: Intel: kbl-rt5660: use .exit() dailink callback to release gpiod
    ASoC: Intel: kbl-rt5660: use .exit() dailink callback to release gpiod
    ASoC: Intel: bdw-rt5677: fix module load/unload issues
    Cc: "Peter Zijlstra (Intel)" <peterz@infradead.org>
    Cc: Intel Linux Wireless <linuxwifi@intel.com>
    PCI ACS is disabled if Intel IOMMU is off by default or intel_iommu=off
    is used in command line. Unfortunately, Intel IOMMU will be forced on if
    is disabled while Intel IOMMU is forced on to isolate those devices. As
    Fix it by requesting PCI ACS when Intel IOMMU is detected with platform
    iommu/vt-d: Make Intel SVM code 64-bit only
    Current Intel SVM is designed by setting the pgd_t of the processor page
    KVM_CAP_X86_DISABLE_EXITS.  E.g. Intel's SDM explicitly states that C0.2
    bond setups. This was developed and tested using ixgbe-driven Intel x520
    I've tested this atop an Intel x520 device (ixgbe) using libreswan in
    thunderbolt: Add Intel USB-IF ID to the NVM upgrade supported list
    With USB4 Intel is also using its USB-IF ID (0x8087) with the new
    While Intel hardware typically has hop_count (Total Paths in the spec)
    gpio: pca953x: Fix GPIO resource leak on Intel Galileo Gen 2
    When adding a quirk for IRQ on Intel Galileo Gen 2 the commit ba8c90c61847
    Cc: "Peter Zijlstra (Intel)" <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Intel Wired LAN Driver Updates 2020-06-18
    of bindig doc to YAML will be posted separately.  Support for Intel
    controllers including Intel, and it's no big merit to keep the async
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    mfd: intel-lpss: Add Intel Emmitsburg PCH PCI IDs
    Intel Emmitsburg PCH has the same LPSS than Intel Ice Lake.
    ALSA: hda: Intel: add missing PCI IDs for ICL-H, TGL-H and EKL
    ASoC: Intel: broadwell: simplify card names for SOF uses
    ASoC: Intel: cht*: simplify card names for SOF uses
    ASoC: Intel: byt*: simplify card names for SOF uses
    Merge series "ASoC: SOF: Intel: update PCI IDs" from Pierre-Louis Bossart <pierre-louis.bossart@linux.intel.com>:
      ASoC: Intel: SOF: merge COMETLAKE_LP and COMETLAKE_H
      ASoC: SOF: Intel: add PCI ID for CometLake-S
      ASoC: SOF: Intel: add PCI IDs for ICL-H and TGL-H
    ASoC: SOF: Intel: add PCI IDs for ICL-H and TGL-H
    ASoC: SOF: Intel: add PCI ID for CometLake-S
    ASoC: Intel: SOF: merge COMETLAKE_LP and COMETLAKE_H
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
      Using CPUID GenuineIntel-6-8E-A
    order. Some DMA devices like Intel DSA can complete submissions out of
    Hardware name: Intel(R) Client Systems NUC8i7BEH/NUC8BEB, BIOS BECFL357.86A.0056.2018.1128.1717 11/28/2018
    Intel Wired LAN Driver Updates 2020-06-16
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    ACPI table on Intel Galileo Gen 2 has wrong pin number for IRQ resource
    with a BMC chip (Intel MAX10) over SPI. The IP is configured as 32bit data
    Merge series "ASoC: Intel: Add KeemBay ASoC platform driver" from Sia Jee Heng <jee.heng.sia@intel.com>:
      ASoC: Intel: Add KeemBay platform driver
      ASoC: Intel: Add makefiles and kconfig changes for KeemBay
    Document Intel KeemBay i2s DT bindings.
    ASoC: Intel: Add makefiles and kconfig changes for KeemBay
    Add makefile and kconfig changes for Intel KeemBay platform driver.
    ASoC: Intel: Add KeemBay platform driver
    # gpg:                 aka "Luciano Roth Coelho (Intel) <luciano.coelho@intel.com>"
    ASoC: SOF: Intel: hda: Clear RIRB status before reading WP
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Current version supports a server line starting Intel® Xeon® Processor
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Intel® Xeon® Scalable processor family (code name Skylake-SP) makes
    about given Intel server platform architecture.
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Fixes: fdb64822443e ("perf/x86: Add Intel Tiger Lake uncore support")
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    self-modifying code) in order to support tracers like Intel PT and
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Fixes: 14fceff4771e51 ("net: dsa: Add Lantiq / Intel DSA driver for vrx200")
     "Move the Intel and AMD IOMMU drivers into their own subdirectory.
      iommu/vt-d: Move Intel IOMMU driver into subdirectory
    Intel Wired LAN Driver Updates 2020-06-11
      ASoC: Intel: bytcr_rt5640: Add quirk for Toshiba Encore WT10-A tablet
      ASoC: Intel: boards: replace capture_only by dpcm_capture
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    After looking at the Intel Aero Yocto's version from:
    Fixes: a49d25364dfb ("staging/atomisp: Add support for the Intel IPU v2")
    Intel Aero Yocto code.
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    [ 4463.044402] Hardware name: Intel Corporation Tiger Lake Client Platform/TigerLake U DDR4 SODIMM RVP
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
       - Support the absence of protection registers for Intel CFI flashes.
      lines of code. After that the x86 (Intel), Qualcomm, and Mediatek
       - Support for Intel Agilex clks
    iommu/vt-d: Move Intel IOMMU driver into subdirectory
    Move all files related to the Intel IOMMU driver into its own
    In some Intel files, the wiki url is still the old
    Bluetooth: btusb: Configure Intel debug feature based on available support
    This patch shall enable the Intel telemetry exception format
    Bluetooth: btusb: Add support to read Intel debug feature
    The command shall read the Intel controller supported
      ASoC: Intel: boards: replace capture_only by dpcm_capture
    ASoC: Intel: bytcr_rt5640: Add quirk for Toshiba Encore WT10-A tablet
    ASoC: Intel: boards: replace capture_only by dpcm_capture
       - Removal of the driver private domain handling in the Intel VT-d
       - More Intel VT-d updates from Lu Baolu:
          - Nested Shared Virtual Addressing (SVA) support to the Intel VT-d
          - Replacement of the Intel SVM interfaces to the common IOMMU SVA
       - Unification of some printk formats in the Intel and AMD IOMMU
    Fixes: 14fceff4771e51 ("net: dsa: Add Lantiq / Intel DSA driver for vrx200")
      very new Qualcomm and Intel chips.
       - Intel Jasper Lake support.
     "Intel Icelake NTB support, Intel driver bug fixes, and lots of bug
      ntb: intel: Add Icelake (gen4) support for Intel NTB
       - Add ACS quirk for Intel Root Complex Integrated Endpoints (Ashok
       - Work around Intel PCH MROMs that have invalid BARs (Xiaochun Lee)"
      PCI: Add ACS quirk for Intel Root Complex Integrated Endpoints
    rather than BAR size aligned unlike the previous gen Intel NTB. However,
       - Continued work on cleaning up and improving the Intel SOF stuff,
         i.MX8M, Intel Elkhard Lake, Maxim MAX98390, Nuvoton NAU8812 and
       - Re-enable support of Intel SST driver for SKL/KBL platforms
      - Add ACS quirk for Intel RCiEPs (Ashok Raj)
      PCI: Add ACS quirk for Intel Root Complex Integrated Endpoints
      - Quirk Intel C620 MROMs, which have non-BARs in BAR locations (Xiaochun
      x86/PCI: Mark Intel C620 MROMs as having non-compliant BARs
       - Further Intel PT call-trace fixes
       - Vendor events updates and fixes, including for POWER9 and Intel.
    Both Intel and AMD support (MPK) Memory Protection Key feature.
        Intel(R) Xeon(R) Platinum 8167M CPU @ 2.00GHz (Skylake, bare metal)
        Intel(R) Xeon(R) CPU E5-2699C v4 @ 2.20GHz (Broadwell, kvm guest)
        Intel(R) Xeon(R) CPU E5-2699 v3 @ 2.30GHz (Haswell, bare metal)
        Intel(R) Xeon(R) CPU E5-2699 v3 @ 2.30GHz (Haswell, kvm guest)
    Latest edition (039) of "Intel Architecture Instruction Set Extensions
    * Support the absence of protection registers for Intel CFI flashes
       - Intel Tigerlake support is on by default
      update the Intel RAPL power capping driver, update devfreq core and
       - Add ElkhartLake support to the Intel RAPL power capping driver and
     - Big refactoring of Intel SCU driver with Elkhart Lake support has
     - Intel Speed Select tools update
       - sdhci-of-arasan: Add support for Intel Keem Bay variant
      mmc: sdhci-of-arasan: Add support for Intel Keem Bay
      dt-bindings: mmc: arasan: Add compatible strings for Intel Keem Bay
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
    Intel P3600 NVMe disks.  The performance improvement is only about 1%.
    The improvement should be better on the faster disks, such as Intel Optane
       CPU: 1.8GHz Intel Core i7-8565U (quad-core, 8MB cache)
    PCI: Add ACS quirk for Intel Root Complex Integrated Endpoints
    All Intel platforms guarantee that all root complex implementations must
    send transactions up to IOMMU for address translations. Hence for Intel
    From the Intel VT-d spec, r3.1, sec 3.16 ("Root-Complex Peer to Peer
      00:14.3 Network controller: Intel Corporation Device 9df0 (rev 30)
    Intel Xeon CPU E5-2680 v4 @ 2.40GHz CPU.
      CPU features that can be supported this way are Intel PT, 'PASID' and
         because x86 life isn't complex enough and Intel uses steppings to
       - Intel PT support:
         Allow using Intel PT to synthesize callchains for regular events.
         (cycles, instructions, etc) from Intel PT data.
      perf/x86/rapl: Refactor to share the RAPL code between Intel and AMD CPUs
      perf/x86/intel: Add more available bits for OFFCORE_RESPONSE of Intel Tremont
     - Support for Intel Agilex clks
    100GbE Intel Wired LAN Driver Updates 2020-05-31
         Intel Elkhart Lake"
      spi: dw: Make DMA request line assignments explicit for Intel Medfield
     - Continued work on cleaning up and improving the Intel drivers, along
       i.MX8M, Intel Elkhard Lake, Maxim MAX98390, Nuvoton NAU8812 and
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    to update Intel SST tools.
    page and simply identifies the CPU being used (AMD/Intel) and according
    Intel CPUs have a new alternative MSR range (starting from MSR_IA32_PMC0)
    it is still Intel only.
    Many tests will want to check if the CPU is Intel or AMD in
    100GbE Intel Wired LAN Driver Updates 2020-05-28
    Currently Intel Baytrail I2C semaphore is a feature of the DW APB I2C
    This series provides the following updates to the Intel machine driver
    Intel Wired LAN Driver Updates 2020-05-28
    Intel(R) Xeon(R) Platinum 8176M CPU @ 2.10GHz servers.
    with generic DW APB SSI controller or with Microsemi/Amazon/Renesas/Intel
    spi: dw: Make DMA request line assignments explicit for Intel Medfield
    The IDSP method doesn't appear to exist on the most recent Intel platforms:
    # gpg:                 aka "Luciano Roth Coelho (Intel) <luciano.coelho@intel.com>"
    ASoC: SOF: Intel: hda: fix generic hda codec support
    Intel MID/Elkhart PCI devices. Seeing the same code can be used for normal
    registers space. Then we unpin the Intel MID specific code from the
    ASoC: SOF: Intel: Baytrail: fix 'defined but not used' warnings
    Fixes: ddcccd543f5d ("ASoC: SOF: Intel: byt: Add PM callbacks")
    Since from now the former Intel MID platform layer is used as a generic
    generic DMA interface for the DW SPI controller driver. The only Intel
    - Add testing coverage including Intel SST driver also.
    mmc: sdhci-of-arasan: Add support for Intel Keem Bay
    Intel Keem Bay SoC eMMC/SD/SDIO controller is based on
    dt-bindings: mmc: arasan: Add compatible strings for Intel Keem Bay
    Add new compatible strings in sdhci-of-arasan.c to support Intel Keem Bay
    100GbE Intel Wired LAN Driver Updates 2020-05-27
    on performance on Intel since it simply replaces an interrupt-window
        Intel Processor Trace decoding will not be possible except for kernel tracing!
    Context switch events are added automatically by Intel PT and Coresight.
        Intel Processor Trace decoding will not be possible except for kernel tracing!
    perf script: Fix --call-trace for Intel PT
      Using CPUID GenuineIntel-6-55-4
      Using CPUID GenuineIntel-6-55-4
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    perf/x86/rapl: Refactor to share the RAPL code between Intel and AMD CPUs
    knowledge in this previously Intel specific structure, and in particular
    To prepare for support of both Intel and AMD RAPL.
    The RAPL counter operates as with Intel RAPL, and as such it is beneficial
    Rename the existing quirk_intel_no_flr(), which was not Intel-specific, to
      ASoC: SOF: Intel: BYT: harden IPC initialization and handling
      ASoC: Intel: bytcr_rt5640/51: remove .ignore_suspend
      ASoC: Intel: byt/cht: add .pm_ops
      ASoC: SOF: Intel: BYT: mask BUSY or DONE interrupts in handler
      ASoC: SOF: Intel: byt: Add PM callbacks
      ASoC: SOF: pm: handle resume on legacy Intel platforms
      ASoC: SOF: Intel: BYT: add .remove op
    ASoC: SOF: Intel: BYT: harden IPC initialization and handling
    ASoC: SOF: Intel: BYT: mask BUSY or DONE interrupts in handler
    ASoC: SOF: Intel: BYT: add .remove op
    ASoC: Intel: byt/cht: add .pm_ops
    ASoC: Intel: bytcr_rt5640/51: remove .ignore_suspend
    ASoC: SOF: pm: handle resume on legacy Intel platforms
    Add new case when set_power_state() is not supported, e.g. for Intel
    ASoC: SOF: Intel: byt: Add PM callbacks
      1a8359e411eb ("x86/mid: Remove Intel Moorestown").
    Intel network processor SoC named Lightning Mountain(LGM). It provides
    Clock generation unit(CGU) is a clock controller IP of Intel's Lightning
    This adds support for Intel Tiger Lake Thunderbolt controller using
      thunderbolt: Add support for Intel Tiger Lake
    PMAX (Intel(R) Dynamic Tuning Platform Max Power Supplied by Battery):
    PBSS (Intel(R) Dynamic Tuning Power Battery Steady State):
    RBHF (Intel(R) Dynamic Tuning High Frequency Impedance):
    VBNL (Intel(R) Dynamic Tuning No-Load Voltage)
    CMPP (Intel(R) Dynamic Tuning Current Discharge Capability)
    0x80: PMAX change. Used to notify Intel(R)Dynamic Tuning Battery
    0x83: PBSS change. Used to notify Intel(R) Dynamic Tuning Battery
    0x85: RBHF change. Used to notify Intel(R)Dynamic Tuning Battery
    0x86: Battery Capability change. Used to notify Intel(R)Dynamic Tuning
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    100GbE Intel Wired LAN Driver Updates 2020-05-22
    1GbE Intel Wired LAN Driver Updates 2020-05-22
    Cc: "Peter Zijlstra (Intel)" <peterz@infradead.org>
    100GbE Intel Wired LAN Driver Updates 2020-05-21
    1GbE Intel Wired LAN Driver Updates 2020-05-21
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
      ("i2c-designware: add support for Intel Lynxpoint")
    Intel MID/Elkhart PCI devices. Seeing the same code can be used for normal
    registers space. Then we unpin the Intel MID specific code from the
    *) Add new PHY driver to support Intel ComboPhy which supports PCIe, SATA and
      dt-bindings: phy: Add YAML schemas for Intel ComboPhy
    This contains sdw_master_device patches and other updates done by Intel
    @JeffK The Intel drivers changes should go through the bpf-next tree,
           and not your regular Intel tree, since multiple (non-Intel)
    Fixes: 2a637c5b1aaf ("xdp: For Intel AF_XDP drivers add XDP frame_sz")
    The Intel kernel build robot recently pointed out that I missed the
    1GbE Intel Wired LAN Driver Updates 2020-05-19
    It's not clear why we have two modules for the Intel controller/master
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    atomisp driver at staging assumed that all Intel PMIC would
    inside the Intel Aero repository:
    1GbE Intel Wired LAN Driver Updates 2020-05-18
    aligns with other Intel drivers.  Also cleaned up defines that are not
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    perf/x86/intel: Add more available bits for OFFCORE_RESPONSE of Intel Tremont
    The mask in the extra_regs for Intel Tremont need to be extended to
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Enable RAPL support for Intel Ice Lake X and Ice Lake D.
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Added documentation to configure servers to use Intel(R) Speed
    dt-bindings: phy: Add YAML schemas for Intel ComboPhy
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Note that the Intel code will be modified in follow-up patches (no
    The Intel code is currently unused, the two additional arguments are
    Align with other Intel drivers and add ECN support for TSO.
    Reviewed-by: H. Peter Anvin (Intel) <hpa@zytor.com>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    ASoC: Intel: bytcr_rt5640: Add quirk for Toshiba Encore WT8-A tablet
    Merge series "ASoC: SOF: Intel and IMX updates for 5.8" from Kai Vehmanen <kai.vehmanen@linux.intel.com>:
      ASoC: SOF: Intel: sdw: relax sdw machine select constraints
    Merge series "ASoC: Intel: minor fixes to machine drivers" from Pierre-Louis Bossart <pierre-louis.bossart@linux.intel.com>:
      ASoC: Intel: soc-acpi: change machine driver name for WM8804 platforms
      ASoC: Intel: sof_sdw: fix typo in components string
      ASoC: Intel: sof_sdw_rt711: remap buttons
      ASoC: Intel: sof_sdw_rt700: remap buttons
      ASoC: Intel: cht_bsw_nau8824: remap BTN_0 as KEY_PLAYPAUSE
    Intel wifi cards and removing it fixes them, see e.g.:
    If problems with Intel wifi cards occur even after this commit, then
    Intel VT-d provides such function through the FPD bit of the PASID entry.
    This patch is an initial step to replace Intel SVM code with the
    This patch reports Intel SVM as SVA feature such that generic code
    level. This patch adds Intel VT-d specific function to implement
    An Intel iommu domain uses 5-level page table by default. If the iommu
    ASoC: Intel: cht_bsw_nau8824: remap BTN_0 as KEY_PLAYPAUSE
    ASoC: Intel: sof_sdw_rt700: remap buttons
    ASoC: Intel: sof_sdw_rt711: remap buttons
    ASoC: Intel: sof_sdw: fix typo in components string
    Fixes: b1ca2f63e20b4 ("ASoC: Intel: sof_sdw: add amp number in components string for ucm")
    ASoC: Intel: soc-acpi: change machine driver name for WM8804 platforms
    ASoC: SOF: Intel: sdw: relax sdw machine select constraints
    Due to hardware limitations on some Intel platforms it is necessary
         Hardware name: Intel Corporation S2600WFT/S2600WFT, BIOS SE5C620.86B.00.01.0015.110720180833 11/07/2018
      that. We have important systems like Intel laptops and Qualcomm mobile
       - Pad lock register on Intel Sunrisepoint had the wrong offset
       - Add a missing spinlock in the Intel Cherryview driver
    The Equilibrium pin controller is only present on Intel Lightning
    at least the Intel JHL6240 Thunderbolt 3 Bridge [8086:15c0] and the Intel
    x86/PCI: Mark Intel C620 MROMs as having non-compliant BARs
    The Intel C620 Platform Controller Hub has MROM functions that have non-PCI
    See the Intel C620 Series Chipset Platform Controller Hub Datasheet,
    Intel MID/Elkhart PCI devices. Seeing the same code can be used for normal
    registers space. Then we unpin the Intel MID specific code from the
    Setup details: 2x Intel(R) Xeon(R) CPU E5-2620 v3 @ 2.40GHz, 32GB memory
    start_hv_timer.  This test is not Intel-specific and would be duplicated
    CPU doesn't support Intel 64 architectures.  This behavior is visible to
    but-will-never-happen scenario where Intel defines a failure code that
    (Intel Optane), it turned out that explicit cache flushing using the
      dt-bindings, firmware: add compatible value Intel Stratix10 service layer binding
     -  Add Intel Jasper Lake pin controller support
    [  449.022970] Hardware name: Intel Corporation Tiger Lake Client Platform/TigerLake U DDR4 SODIMM RVP, BIOS TGLSFWI1.R00.2457.A16.1912270059 12/27/2019
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    xdp: For Intel AF_XDP drivers add XDP frame_sz
    Intel drivers implement native AF_XDP zerocopy in separate C-files,
    instruction (on Intel CPUs ud2) what influence instruction cache
     - Add support for Intel Typhoon Peak device (8087:0032)
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    this introduces some code duplication between Intel and AMD.
    <4>[  449.386556] Hardware name: Intel Corporation Ice Lake Client Platform/IceLake U DDR4 SODIMM PD RVP TLC, BIOS ICLSFWR1.R00.3183.A00.1905020411 05/02/2019
    # gpg:                 aka "Luciano Roth Coelho (Intel) <luciano.coelho@intel.com>"
    Fixes: 6701adfa9693 ("usb: typec: driver for Intel PMC mux control")
    Fixing raw-gadget's IOCTL return value. Enabling EXTCON for Intel
      usb: dwc3: pci: Enable extcon driver for Intel Merrifield
    MAINTAINERS: Add entry for Intel PMC mux driver
    I will be maintaining the Intel PMC mux control driver.
    usb: typec: Add firmware documentation for the Intel PMC mux control
    Current Intel IOMMU driver sets the system level dma_ops. This causes
    to upper layer"), Intel IOMMU started off with all devices in the
    Intel IOMMU driver is now aligned with the default domain framework,
    Currently, if a 32bit device initially uses an identity domain, Intel
    Bluetooth: btusb: Add support for Intel Bluetooth Device Typhoon Peak (8087:0032)
    The Intel eMMC PHY is only present on Intel Lightning Mountain SoCs.
    ASoC: Intel: Skylake: Update description for HDaudio kconfig
    With 'ASoC: Intel: Skylake: Fix HDaudio and Dmic' series applied,
    ASoC: Intel: Skylake: Replace zero-length array with flexible-array
Author: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Reviewed-by: H. Peter Anvin (Intel) <hpa@zytor.com>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    ASoC: Intel: Use readq to read 64 bit registers
    "ASoC: Intel: sst: ipc command timeout"
    ASoC: Intel: baytrail: Fix register access
    * MSI support for Intel Merrifield
    occurrences in Intel-specific code.
    usb: dwc3: pci: Enable extcon driver for Intel Merrifield
    Intel Merrifield provides a DR support via PMIC which has its own
    Intel PT:
        instructions, etc) from Intel PT data.
    different handling of DR6 on intercepted #DB exceptions on Intel and AMD.
    On Intel, #DB exceptions transmit the DR6 value via the exit qualification
    This patch fixes both issues by emulating, so to speak, the Intel behavior
    ASoC: SOF: Intel: Fix unused variable warning
    module author to actually be Intel, not Intel's copyright.
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Intel SoC to enter deeper Package C-states, which is a significant power
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    shouldn't use Intel Medfield settings, although it's harmless in this case.
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
    ... to match Intel family 6 CPUs with steppings.
    spi: dw: Add 'mfld' suffix to Intel Medfield related routines
    24 bits. Enumerating this property is only specified for Intel
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
    Change Intel PT's branch stack support to use thread stacks. The
    Intel PT already has support for creating branch stacks for each context
    designed for running on certain Intel platforms. SBL can be
    MAINTAINERS: Add me as maintainer of Intel SCU drivers
    Intel SCU drivers.
    Intel Elkhart Lake exposes SCU/PMC as an ACPI device that only supports
    spi: dw-apb-ssi: Add Intel Keem Bay support
    Document Intel Keem Bay SPI controller DT bindings.
    spi: dw: Add support for Intel Keem Bay SPI
    Add support for Intel Keem Bay SPI controller, which uses DesignWare
    Convert the Intel IOMMU driver to use the probe_device() and
    The Intel VT-d driver already has a matching function to determine the
    Fixes: 6701adfa9693 ("usb: typec: driver for Intel PMC mux control")
    Fixes: 6701adfa9693 ("usb: typec: driver for Intel PMC mux control")
    # gpg:                 aka "Luciano Roth Coelho (Intel) <luciano.coelho@intel.com>"
     - Build dependency fixes for Mediatek, spapr_tce, and Intel IOMMU
    ASoC: SOF/Intel: clarify SPDX license with GPL-2.0-only
    ASoC: Intel: boards: sof-wm8804: support for Hifiberry Digiplus boards
    For instance, an Intel CPU with AES-NI makes available the
    a PCI driver for Intel hardware.
    STMicro RVP boards. Remove unnecessary loops from Intel driver.
    Fixes: 58da0cfa6cf1 ("net: stmmac: create dwmac-intel.c to contain all Intel platform")
    Fixes: 58da0cfa6cf1 ("net: stmmac: create dwmac-intel.c to contain all Intel platform")
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    The PMU is mostly an Intel Architectural PerfMon-v2 with a novel
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    the Intel StrataFlash J3 device, but omits several features. In
    The Intel StrataFlash J3 datasheet only lists 1 as a valid value for
    CPU: Intel(R) Xeon(R) CPU E5-2650 v2 @ 2.60GHz
    With a couple allies at Intel, and much badgering, I got confirmation
    from Intel that at least BXT suffers from the same SPI chip-select
    On a Intel Xeon 6154 compiling with Debian gcc 9.2.1.
      model name    : Intel(R) Core(TM) i7-8650U CPU @ 1.90GHz
      ASoC: SOF: Intel: change trigger sequence to fix pop noise when
    ASoC: SOF: Intel: change trigger sequence to fix pop noise when stopping playback on sdw platforms
    ASoC: Intel: broadwell: Fix oops during module removal
    Correct the compatible property value for Intel Service Layer driver
    on Intel Agilex SoC platform.
    dt-bindings, firmware: add compatible value Intel Stratix10 service layer binding
    A a compatible property value to Intel Stratix10 service layer binding
    Intel Agilex SoC platform.
    Intel Agilex SoC platform.
    This series provides the following updtes to the Intel machine driver
      ASoC: Intel: boards: add explicit dependency on GPIOLIB when DMIC is
    The Intel service layer driver has defined error codes for the
    Intel service layer driver should define the standard error codes
    The standard error codes will be used by all the clients of Intel service
    Replace FPGA and RSU specific error codes with Intel service layer’s
    ASoC: Intel: boards: add explicit dependency on GPIOLIB when DMIC is used
    This change adds support for LE scatternet connections to Intel's JfP
    ASoC: Intel: Skylake: Automatic DMIC format configuration according to information from NHLT
    ASoC: Intel: Multiple I/O PCM format support for pipe
    ASoC: Intel: Skylake: Add alternative topology binary name
    ASoC: Intel: sof_sdw: add amp number in components string for ucm
    Reviewed-by: H. Peter Anvin (Intel) <hpa@zytor.com>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
       - extend x86 PMU driver enumeration to add Intel Jasper Lake CPU
    Reviewed-by: H. Peter Anvin (Intel) <hpa@zytor.com>
    on Intel MID platforms, but nothing in the code itself would prevent that.
      ASoC: SOF: Intel: add min/max channels for SSP on Baytrail/Broadwell
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    MAINTAINERS: Update entry for Intel Broxton PMC driver
    and add me as co-maintainer of the Intel Broxton PMC driver. While there
    Intel SCU PCI driver and change dependency from X86_INTEL_MID to PCI
    usb: typec: mux: Convert the Intel PMC Mux driver to use new SCU IPC API
    Convert the Intel Apollo Lake telemetry driver to use the new SCU IPC
    This converts the Intel Merrifield PMIC driver over the new SCU IPC API
    Convert the Intel Broxton Whiskey Cover PMIC driver to use the new SCU
    This converts the Intel MID watchdog driver over the new SCU IPC API
    The SCU IPC functionality is usable outside of Intel MID devices. For
    example modern Intel CPUs include the same thing but now it is called
    ALSA: hda: Refactor Intel NHLT init
    Change has been verified on all Intel AVS architecture platforms, RVP
      Hardware name: Intel Corporation Mehlow UP Server Platform/Moss Beach Server, BIOS CNLSE2R1.D00.X119.B49.1803010910 03/01/2018
    ASoC: Intel: Skylake: Replace guid_copy() with import_guid()
    Both Intel and AMD now implement it, so there is no need to check if the
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    thunderbolt: Add support for Intel Tiger Lake
    Intel Ice Lake. By default it is still using firmware based connection
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
Author: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Fixes: 51ced59cc02e ("mmc: sdhci-pci: Use ACPI DSM to get driver strength for some Intel devices")
      - Allow using Intel PT to synthesize callchains for regular events.
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    This patch is to enable Intel SERDES power up/down sequence. The SERDES
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Intel's SDM, the number of supported CR3-target values reported in
    [*] Intel also has an Address Space Identifier (ASID) concept, e.g.
    When EPT and VPID are enabled, doing INVVPID is not required (by Intel's
    with the subtleties of what mappings Intel CPUs are/aren't allowed to
    1GbE Intel Wired LAN Driver Updates 2020-04-19
    ASoC: Intel: boards: split woofer and tweeter support
    ntb: intel: Add Icelake (gen4) support for Intel NTB
    Adding 4th generation Intel NTB support bits. There are a lot of common
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Intel uses the same family/model for several CPUs. Sometimes the
       - Change the split lock enumeration as Intel finaly decided that the
    1GbE Intel Wired LAN Driver Updates 2020-04-17
      # cpudesc : Intel(R) Core(TM) i5-7500 CPU @ 3.40GHz
    And then on an Intel machine:
      # cpudesc : Intel(R) Core(TM) i5-7500 CPU @ 3.40GHz
    The Intel Software Developers' Manual erroneously listed bit 5 of the
    Hardware name: Intel Corporation Tiger Lake Client Platform/TigerLake U DDR4 SODIMM RVP, BIOS TGLSFWI1.R00.2457.A16.1912270059 12/27/2019
    Hardware name: Intel Corporation Tiger Lake Client Platform/TigerLake U DDR4 SODIMM RVP, BIOS TGLSFWI1.R00.2457.A16.1912270059 12/27/2019
    ASoC: Intel: haswell: Power transition refactor
    'Revert "ASoC: Intel: Work around to fix HW d3 potential crash issue"'
    ASoC: SOF: Intel: add min/max channels for SSP on Baytrail/Broadwell
      1bd187de5364 ("x86, intel-mid: remove Intel MID specific serial support")
    the Intel MID header is not needed anymore.
      ahci: Add Intel Comet Lake PCH-U PCI ID
    <4> [379.686830] Hardware name: Intel Corporation Tiger Lake Client Platform/TigerLake U DDR4 SODIMM RVP, BIOS TGLSFWI1.R00.2457.A13.1912190237 12/19/2019
    ahci: Add Intel Comet Lake PCH-U PCI ID
    Add Intel Comet Lake PCH-U PCI ID to the list of supported controllers.
    XDBC_EPID_OUT_INTEL/XDBC_EPID_IN_INTEL with Intel's incorrect values, and
    on both an Intel and an AMD machine.
      ASoC: SOF: Intel: Fix typo in header file comment text
      ASoC: SOF: Intel: Change DMIC load IPC to fixed length
      ASoC: SOF: Intel: Rename deprecated DMIC IPC struct field
    ASoC: SOF: Intel: Rename deprecated DMIC IPC struct field
    ASoC: SOF: Intel: Change DMIC load IPC to fixed length
    in the current Intel platforms. The change simplifies DMIC DAI
    ASoC: SOF: Intel: Fix typo in header file comment text
    structure as for Intel platforms.
    EPTP is invalid.  Per the INEVPT pseudocode in Intel's SDM, it's subject
    ASoC: Intel: skl_hda_generic: remove rtd->codec_dai
    Intel hda controllers, the runtime_pm is not enabled because the
      ASoC: SOF: Intel: hda: reduce verbosity on SoundWire detection
      ASoC: SOF: Intel: hda: log number of microphones detected in NHLT
      ASoC: SOF: Intel: hda: remove unnecessary parentheses
    Merge series "ASoC: Intel: machine drivers update for 5.8" from Pierre-Louis Bossart <pierre-louis.bossart@linux.intel.com>:
    a) adds support for the Intel ElkhartLake platforms
      ASoC: Intel: sof-da7219-max98373: add DMIC widget and route
      ASoC: SOF: Intel: add PCI ID for ElkhartLake
      ASoC: Intel: boards: support Elkhart Lake with rt5660
      ASoC: Intel: sof_sdw_hdmi: fix compilation issue in fallback mode
      ASoC: Intel: sof_sdw_hdmi: remove codec_dai use
      ASoC: Intel: sof_sdw_rt1308: remove codec dai use
      ASoC: Intel: sof_sdw_rt5682: remove codec_dai use
      ASoC: Intel: sof_sdw_rt700: remove codec_dai use
      ASoC: Intel: sof_sdw_rt711: remove codec_dai use
      ASoC: Intel: sof_da7219_max98373: Add BE dailink for dmic16k
    ASoC: Intel: soc-acpi-intel-cml-match: remove useless 'rt1308_2_adr'
    ASoC: Intel: sof_sdw_rt711: remove codec_dai use
    ASoC: Intel: sof_sdw_rt700: remove codec_dai use
    ASoC: Intel: sof_sdw_rt5682: remove codec_dai use
    ASoC: Intel: sof_sdw_rt1308: remove codec dai use
    ASoC: Intel: sof_sdw_hdmi: remove codec_dai use
    ASoC: Intel: sof_sdw_hdmi: fix compilation issue in fallback mode
    ASoC: Intel: sof-da7219-max98373: add DMIC widget and route
    ASoC: Intel: boards: support Elkhart Lake with rt5660
    This patch adds the support of Intel Elkhart Lake with
    ASoC: SOF: Intel: add PCI ID for ElkhartLake
    Add HDMI codec vid for the Intel ElkhartLake platform
    ASoC: Intel: sof_da7219_max98373: Add BE dailink for dmic16k
    pinctrl: intel: Add Intel Jasper Lake pin controller support
    This driver adds pinctrl/GPIO support for Intel Jasper Lake SoC. The
    compatible with the one supported by the Intel core pinctrl/GPIO driver.
    Few drivers are using the same flag to tell Intel pin control core
    ASoC: SOF: Intel: hda: log number of microphones detected in NHLT tables
    ASoC: SOF: Intel: hda: reduce verbosity on SoundWire detection
    ASoC: SOF: Intel: hda: remove unnecessary parentheses
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Enable it here for Intel Baytrail.
    Fixes: 551fa5801ef1 ("pinctrl: intel: sunrisepoint: Add Intel Sunrisepoint-H support")
    Two types of #AC can be generated in Intel CPUs:
       - Lots of fixes for Intel-based devices
      ASoC: Intel: bytcr_rt5640: Add quirk for MPMAN MPWIN895CL tablet
      ASoC: Intel: atom: Fix uninitialized variable compiler warning
      ASoC: Intel: atom: Check drv->lock is locked in sst_fill_and_send_cmd_unlocked
      ASoC: Intel: atom: Take the drv->lock mutex before calling sst_send_slot_map()
      ahci: Add Intel Comet Lake PCH RAID PCI ID
    ahci: Add Intel Comet Lake PCH RAID PCI ID
    Intel Comet Lake should use the default LPM policy for mobile chipsets.
      virtio: Intel IFC VF driver for VDPA
    Acked-by: H. Peter Anvin (Intel) <hpa@zytor.com>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
       - Add support for Comet Lake to Intel LPSS
      mfd: intel-lpss: Fix Intel Elkhart Lake LPSS I2C input clock
      mfd: intel-lpss: Add Intel Comet Lake PCH-V PCI IDs
            Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
      Intel Tiger Lake device IDs in some places, add a new ACPI backlight
       - Fix Intel Tiger Lake ACPI device IDs in several places (Gayatri
    like other models following Intel's Brasswell's reference design.
    ASoC: Intel: bytcr_rt5640: Add quirk for MPMAN MPWIN895CL tablet
      perf events parser: Add missing Intel CPU events to parser
    Bluetooth: btusb: Enable MSFT extension for Intel ThunderPeak devices
    The Intel ThundePeak BT controllers support the Microsoft vendor
    Bluetooth: btusb: Enable Intel events even if already in operational mode
    In case the controller is already in operation mode, the Intel specific
       - Add Intel Sky Lake-E Root Ports B, C, D to the whitelist (Andrew
      Intel VMD host bridge driver:
    ASoC: Intel: atom: Fix uninitialized variable compiler warning
    ASoC: Intel: atom: Check drv->lock is locked in sst_fill_and_send_cmd_unlocked
    ASoC: Intel: atom: Take the drv->lock mutex before calling sst_send_slot_map()
    Fixes: 24c8d14192cc ("ASoC: Intel: mrfld: add DSP core controls")
    perf events parser: Add missing Intel CPU events to parser
    instead fix for now by adding missing Intel CPU events with 3-part names
       - Continued refactoring and fixing of the Intel SOF/SST support,
      ASoC: Intel: sof_sdw: Add Volteer support with RT5682 SNDW helper function
      ASoC: Intel: common: add match table for TGL RT5682 SoundWire driver
      ASoC: Intel: boards: add sof_sdw machine driver
      ASoC: Intel: soc-acpi: update topology and driver name for SoundWire platforms
      ASoC: SOF: Intel: hda-ctrl: add reset cycle before parsing capabilities
      Asoc: SOF: Intel: hda: check SoundWire wakeen interrupt in irq thread
      ASoC: SOF: Intel: hda: add WAKEEN interrupt support for SoundWire
      ASoC: SOF: Intel: hda: add parameter to control SoundWire clock stop quirks
      ASoC: SOF: Intel: hda: merge IPC, stream and SoundWire interrupt handlers
      - Add Intel Sky Lake-E Root Ports B, C, D to P2PDMA whitelist (Andrew
      PCI/P2PDMA: Add Intel Sky Lake-E Root Ports B, C, D to the whitelist
    virtio: Intel IFC VF driver for VDPA
      technologies such as Intel Scalable IOV, a virtual device (VDEV)
    Tiger Lake's new unique ACPI device IDs for Intel thermal driver are not
      net: stmmac: create dwmac-intel.c to contain all Intel platform
     - Refactor and clean up of Intel PMC driver and enable it on Intel
     - Big update for Intel Speed Select technology support tool and driver.
         file dwmac-intel.c and moved all the Intel specific PCI device out
    2/3: Added Intel(R) Programmable Services Engine (Intel(R) PSE) MAC PCI ID
    -Added a patch to move all Intel specific PCI device from stmmac_pci.c to
    net: stmmac: create dwmac-intel.c to contain all Intel platform
    to separate all the Intel specific dwmac pci device to a different file.
    This move includes Intel Quark, TGL and EHL. A new kernel config
           * Intel Tiger Lake uncore support
       - vendor events on Intel and S390, ARM cs-etm
       - Intel PT updates
      ASoC: Intel: Convert to new X86 CPU match macros
     - Do not report spurious MCEs on some Intel platforms caused by errata;
    Merge series "ASoC: Intel: boards: Remove ignore_suspend flag from SSP0 dai link" from Cezary Rojewski <cezary.rojewski@intel.com>:
      ASoC: Intel: broadwell: Remove ignore_suspend flag from SSP0 dai link
      ASoC: Intel: haswell: Remove ignore_suspend flag from SSP0 dai link
      ASoC: Intel: bdw-rt5677: Remove ignore_suspend flag from SSP0 dai link
      ASoC: Intel: bdw-rt5650: Remove ignore_suspend flag from SSP0 dai link
    ASoC: Intel: bdw-rt5650: Remove ignore_suspend flag from SSP0 dai link
    ASoC: Intel: bdw-rt5677: Remove ignore_suspend flag from SSP0 dai link
    ASoC: Intel: haswell: Remove ignore_suspend flag from SSP0 dai link
    ASoC: Intel: broadwell: Remove ignore_suspend flag from SSP0 dai link
    endpoints for Intel SST (Smart Sound Technology) DSP products.
    drivers, including initial (but still not complete) parts of the Intel
     - Continued refactoring and fixing of the Intel support.
    mfd: intel-lpss: Fix Intel Elkhart Lake LPSS I2C input clock
    Intel Elkhart Lake LPSS I2C has 100 MHz input clock instead of 133 MHz
    While at it, keep the same default I2C device properties as Intel
    mfd: intel-lpss: Add Intel Comet Lake PCH-V PCI IDs
    Intel Comet Lake PCH-V has the same LPSS than Intel Kaby Lake.
    Merge series "ASoC: Intel: add SoundWire machine driver" from Pierre-Louis Bossart <pierre-louis.bossart@linux.intel.com>:
      ASoC: Intel: common: add match table for TGL RT5682 SoundWire driver
      ASoC: Intel: sof_sdw: Add Volteer support with RT5682 SNDW helper
      ASoC: Intel: boards: add sof_sdw machine driver
      ASoC: Intel: soc-acpi: update topology and driver name for SoundWire
    ASoC: Intel: sof_sdw: Add Volteer support with RT5682 SNDW helper function
    ASoC: Intel: common: add match table for TGL RT5682 SoundWire driver
    ASoC: Intel: boards: add sof_sdw machine driver
    ASoC: Intel: soc-acpi: update topology and driver name for SoundWire platforms
    Merge series "ASoC: SOF: Intel: add SoundWire support" from Pierre-Louis Bossart <pierre-louis.bossart@linux.intel.com>:
    This patchset provides the support for SoundWire support on Intel
      ASoC: SOF: Intel: hda: merge IPC, stream and SoundWire interrupt
      ASoC: SOF: Intel: add SoundWire configuration interface
      ASoC: SOF: Intel: hda: add SoundWire stream config/free callbacks
      ASoC: SOF: Intel: hda: initial SoundWire machine driver autodetect
      ASoC: SOF: Intel: hda: disable SoundWire interrupts on suspend
      ASoC: SOF: Intel: hda: add parameter to control SoundWire clock stop
      ASoC: SOF: Intel: hda-ctrl: add reset cycle before parsing
      ASoC: SOF: Intel: hda: add WAKEEN interrupt support for SoundWire
      Asoc: SOF: Intel: hda: check SoundWire wakeen interrupt in irq thread
    ASoC: SOF: Intel: hda-ctrl: add reset cycle before parsing capabilities
    Asoc: SOF: Intel: hda: check SoundWire wakeen interrupt in irq thread
    ASoC: SOF: Intel: hda: add WAKEEN interrupt support for SoundWire
    ASoC: SOF: Intel: hda: add parameter to control SoundWire clock stop quirks
    ASoC: SOF: Intel: hda: merge IPC, stream and SoundWire interrupt handlers
    ASoC: SOF: Intel: hda: disable SoundWire interrupts on suspend
    ASoC: SOF: Intel: hda: initial SoundWire machine driver autodetect
    ASoC: SOF: Intel: hda: add SoundWire stream config/free callbacks
    ASoC: SOF: Intel: add SoundWire configuration interface
    This fixes a bug, where PCIe wifi cards with 4 DMA queues like Intel
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    For information about the instructions, refer Intel Control-flow
    Detailed information of CET instructions can be found in Intel Software
    Add explicit dependency such that IOASID is built-in whenever Intel
    Fixes: 59a623374dc38 ("iommu/vt-d: Replace Intel specific PASID allocator with IOASID")
    Reviewed-by: John Harrison <John.C.Harrison@Intel.com>
    Cc: John Harrison <John.C.Harrison@Intel.com>
    Cc: John Harrison <John.C.Harrison@Intel.com>
    Reviewed-by: John Harrison <John.C.Harrison@Intel.com>
    Cc: John Harrison <John.C.Harrison@Intel.com>
    Reviewed-by: John Harrison <John.C.Harrison@Intel.com>
    Cc: John Harrison <John.C.Harrison@Intel.com>
    Merge series "ASoC: Intel: machine driver updates" from Pierre-Louis Bossart <pierre-louis.bossart@linux.intel.com>:
      ASoC: Intel: Make glk+rt5682 echo ref dynamic
      ASoC: Intel: sof_rt5682: Add support for tgl-max98373-rt5682
      ASoC: Intel: common: Add mach table for tgl-max98373-rt5682
      ASoC: SOF: Intel: hda: do not leave clock gating off upon error
      ASoC: SOF: Intel: hda: call codec wake at chip init
      ASoC: SOF: Intel: hda: Improve DSP state logging
    ASoC: SOF: Intel: hda: call codec wake at chip init
    ASoC: SOF: Intel: hda: do not leave clock gating off upon error
    ASoC: SOF: Intel: hda: Improve DSP state logging
    ASoC: Intel: common: Add mach table for tgl-max98373-rt5682
    ASoC: Intel: sof_rt5682: Add support for tgl-max98373-rt5682
    ASoC: Intel: Make glk+rt5682 echo ref dynamic
    For information about the instructions, refer Intel Control-flow
    Detailed information of CET instructions can be found in Intel Software
    ASoC: Intel: bdw-rt5650: Revert SSP0 link to use dummy components
    Fixes: a40acc6bfceb ("ASoC: Intel: bdw-rt5650: change cpu_dai and platform components for SOF")
    ASoC: Intel: bdw-rt5677: Revert SSP0 link to use dummy components
    Fixes: 4865bde187b2 ("ASoC: Intel: bdw-rt5677: change cpu_dai and platform components for SOF")
    ASoC: Intel: broadwell: Revert back SSP0 link to use dummy components
    Fixes: 64df6afa0dab ("ASoC: Intel: broadwell: change cpu_dai and platform components for SOF")
     - The rest is an elaborate series of four patches fixing Intel laptop
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    ahci: Add Intel Comet Lake PCH-V PCI ID
    Add Intel Comet Lake PCH-V PCI ID to the list of supported controllers.
    ahci: Add Intel Comet Lake PCH-H PCI ID
    Add Intel Comet Lake PCH-H PCI ID to the list of supported controllers.
    ahci: Add Intel Comet Lake H RAID PCI ID
    ASoC: Intel: Convert to new X86 CPU match macros
            .desc = "Number of Enhanced Intel SpeedStep(R) ...",
    100GbE Intel Wired LAN Driver Updates 2020-03-21
    Fixes: a06347c04c13 ("NFC: Add Intel Fields Peak NFC solution driver")
    in-progress VMCLEAR will #UD, and existing Intel CPUs do not flush the
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
      # cpudesc : Intel(R) Core(TM) i5-7500 CPU @ 3.40GHz
    updates to Intel drivers for hw sequencing and multi-link.
    Intel:
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
Author: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
Author: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Intel(R) Speed Select Technology
    Intel(R) Speed Select Technology
    Intel(R) SST-PP (feature perf-profile) is not supported
    Intel(R) SST-TF (feature turbo-freq) is supported
    Intel(R) SST-BF (feature base-freq) is supported
    Intel(R) SST-CP (feature core-power) is supported
    Intel(R) Speed Select Technology
    Intel(R) Speed Select Technology
    Intel(R) Speed Select Technology
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Intel VT-d might support PRS (Page Reqest Support) when it's
      - Add Intel PT man page references.
    Intel QA reported a very rare case, possibly hardware-dependent, where
    group, unused vblank complete, kvmgt, Intel engine and dev_priv usages.
    PCI/P2PDMA: Add Intel Sky Lake-E Root Ports B, C, D to the whitelist
    Add the three remaining Intel Sky Lake-E host Root Ports to the whitelist
    Intel's out-of-range CPUID behavior.  Observing "cpuid entry not found"
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Add the compatible property value so we can reuse Intel Stratix10
    Service Layer driver on Intel Agilex SoC platform.
    Add depend on Agilex for Intel Agilex SoC platform.
    Some versions of Intel TH have an issue that prevents the multi mode of
    Intel CherryTrail platforms, and might need special work around to be
    on-atomic operations, such as Intel Cherrytrail with ACPI enumerated UARTs.
    This commit works around this issue by calling the Intel DSM to reset the
    mtd: spi-nor: Move Intel bits out of core.c
    Create a SPI NOR manufacturer driver for Intel chips, and move the
    Intel definitions outside of core.c.
    Intel CPU, as the intent of the tracepoint is to show if the output came
    empty.  Like leaf 0x14 (Intel PT) and leaf 0x8000001F (SEV), leaf
    KVM: VMX: Directly query Intel PT mode when refreshing PMUs
    KVM: x86: Check for Intel PT MSR virtualization using KVM cpu caps
    Use kvm_cpu_cap_has() to check for Intel PT when processing the list of
    KVM: x86: Use kvm_cpu_caps to detect Intel PT support
    Check for Intel PT using kvm_cpu_cap_has() to pave the way toward
    Long ago, Intel documented CPUID 0x2.0 as being a stateful leaf, e.g. a
    Intel's new processory family:
    Fast forward to the present, and Intel's SDM now states:
    that the only Intel CPU family that *maybe* implemented a stateful CPUID
    KVM: x86: Handle Intel PT CPUID adjustment in VMX code
    Clear the output regs for the main CPUID 0x14 leaf (index=0) if Intel PT
    isn't exposed to the guest.  Leaf 0x14 enumerates Intel PT capabilities
    KVM: VMX: Add helpers to query Intel PT mode
    i.e. advertising the AMD variant when running on an Intel CPU and vice
    Intel's SDM and KVM's XCR0/XSS code.
    limit for current processors on Intel and AMD is well under a 100.  E.g.
    Intel's Icelake server with all the bells and whistles tops out at ~60
    Under the Intel(R) Xeon(R) Gold 6152 CPU @ 2.10GHz environment,
    Bluetooth: btusb: print Intel fw build version in power-on boot
     - Intel VT-d fixes:
    Fixes: ee2636b8670b1 ("iommu/vt-d: Enable base Intel IOMMU debugfs support")
    URLs for presentation and Intel Software Developer’s Manual are updated
    the CPU supports SGX1.  Per Intel's SDM, all ENCLS leafs #UD if SGX1
    Merge series "ASoC: SOF: multi-cpu dais, IPC and Intel improvements for 5.7" from Pierre-Louis Bossart <pierre-louis.bossart@linux.intel.com>:
    boot-related code for Intel platforms.
      ASoC: SOF: Intel: hda: remove unnecessary ROM IPC filter function
      ASoC: SOF: Intel: remove unnecessary waitq before loading firmware
      ASoC: SOF: Intel: hda-dai: add stream capability
    Merge series "ASoC: Intel: machine driver updates for 5.7" from Pierre-Louis Bossart <pierre-louis.bossart@linux.intel.com>:
      ASoC: Intel: skylake: (cosmetic) remove redundant variable
      ASoC: Intel: (cosmetic) simplify structure member access
      ASoC: Intel: boards: drop reverse deps for SND_HDA_CODEC_HDMI
      ASoC: Intel: sof_pcm512x: drop reverse deps for SND_HDA_CODEC_HDMI
      ASoC: Intel: sof_pcm512x: make HDMI optional for all platforms
      ASoC: SOF: Intel: hda: remove SND_SOC_SOF_HDA_COMMON_HDMI_CODEC
      ASoC: Intel: don't use GFP_ATOMIC for machine driver contexts
      ASoC: Intel: sof_da7219_max98373: Add support for max98360a speaker
      ASoC: Intel: sof_rt5682: Add rt1015 speaker amp support
    ASoC: Intel: don't use GFP_ATOMIC for machine driver contexts
    ASoC: Intel: sof_rt5682: Add rt1015 speaker amp support
    ASoC: Intel: sof_da7219_max98373: Add support for max98360a speaker amp
    ASoC: Intel: (cosmetic) simplify structure member access
    ASoC: Intel: skylake: (cosmetic) remove redundant variable initialisations
    ASoC: SOF: Intel: hda: remove SND_SOC_SOF_HDA_COMMON_HDMI_CODEC
    provided to configure default behaviour of SOF on Intel hardware
    with commit 139c7febad1a ("ASoC: SOF: Intel: add support for
    ASoC: Intel: sof_pcm512x: make HDMI optional for all platforms
    ASoC: Intel: sof_pcm512x: drop reverse deps for SND_HDA_CODEC_HDMI
    ASoC: Intel: boards: drop reverse deps for SND_HDA_CODEC_HDMI
    Fixes: aa2b4a5 ('ASoC: Intel: boards: fix incorrect HDMI Kconfig dependency')
    ASoC: SOF: Intel: remove unnecessary waitq before loading firmware
    ASoC: SOF: Intel: hda: remove unnecessary ROM IPC filter function
    ASoC: SOF: Intel: hda-dai: add stream capability
    Intel drivers, Freescale/NXP, and others.
    [   40.616205] Hardware name: Intel Corporation S2600CP/S2600CP, BIOS RMLSDP.86I.R3.27.D685.1305151734 05/15/2013
    xhci-pci: Allow host runtime PM as default for Intel Tiger Lake xHCI
    In the same way as Intel Ice Lake TCSS (Type-C Subsystem) the Tiger Lake
    ASoC: SOF: Intel: Fix stream cleanup on hw free
    Fixes: cdae3b9a47aa ("ASoC: SOF: Intel: Add Intel specific HDA PCM operations")
    This driver for the Intel MID never seems to have been properly
    The "Intel 64 and IA-32 Architectures Software Developer’s Manual Volume 4:
    Intel N2840   2165.800 MHz            2166.667 MHz
    Intel Z3736   1332.800 MHz            1333.333 MHz
    Intel Z3775   1466.300 MHz            1466.667 MHz
    Intel Z8350   1440.000 MHz            1440.000 MHz
    Intel Z8750   1600.000 MHz            1600.000 MHz
    According to the "Intel 64 and IA-32 Architectures Software Developer's
    The Intel and AMD pinctrl drivers do not define irq_retrigger handlers
    The Intel GPIO controllers do not allow implementing irq_retrigger without
    perf intel-pt: Add Intel PT man page references
    Add references to Intel PT man page in man pages of associated tools.
    Make the Intel PT documentation into a man page.
    Commit bfe1d56091c1 ("dmaengine: idxd: Init and probe for Intel data
    100GbE Intel Wired LAN Driver Updates 2020-03-10
    Hardware name: Intel Corporation Ice Lake Client Platform/IceLake U DDR4 SODIMM PD RVP TLC, BIOS ICLSFWR1.R00.3234.A01.1906141750 06/14/2019
    On a Lenovo T480S, Intel(R) Core(TM) i7-8650U Kaby Lake, that looking at x86's
      GenuineIntel-6-[4589]E,v24,skylake,core
      Using CPUID GenuineIntel-6-8E-A
    ASoC: Intel: Skylake: Await purge request ack on CNL
    Fixes: cb6a55284629 ("ASoC: Intel: cnl: Add sst library functions for cnl platform")
    ASoC: Intel: Allow for ROM init retry on CNL platforms
    Fixes: cb6a55284629 ("ASoC: Intel: cnl: Add sst library functions for cnl platform")
    ASoC: Intel: Skylake: Shield against no-NHLT configurations
    ASoC: Intel: Skylake: Enable codec wakeup during chip init
    ASoC: Intel: Skylake: Select hda configuration permissively
    ASoC: Intel: Skylake: Remove superfluous chip initialization
    docs: Move Intel Many Integrated Core documentation (mic) under misc-devices
       2) ASoC: Intel: use for_each_rtd_codecs/cpus_dai() macro
    ASoC: Intel: use for_each_rtd_codecs/cpus_dai() macro
    ASoC: Intel: skl_nau88l25_ssm4567: disable route checks
     DMAR: Intel(R) Virtualization Technology for Directed I/O
    newer Intel PCHs"). So more likely some commit that added PCI IDs of
    (Intel Sunrisepoint) compatible devices it adds another resource for the
    Fixes: 9424693035a5 ("i2c: i801: Create iTCO device on newer Intel PCHs")
      - Along the way, Apple acquired much of Intel's modem business.
      fixes for Intel, meson, tas2562, rt1015, as well as the usual HD-audio
      ASoC: Intel: Skylake: Fix available clock counter incrementation
    power: supply: axp288_fuel_gauge: Broaden vendor check for Intel Compute Sticks.
    The Intel Compute Stick `STK1A32SC` can have a system vendor of
    "Intel(R) Client Systems".
    Broaden the Intel Compute Stick DMI checks so that they match "Intel
    Corporation" as well as "Intel(R) Client Systems".
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Based-on-work-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Based-on-work-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Based-on-work-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Based-on-work-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    perhaps a'la Intel's current code.
    When fibre port supports auto-negotiation, the IMP(Intelligent
       - Fixes for newly added Intel idxd driver
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
    This patch replaces the macro with the one from the Intel i915 version
    This patch replaces the macro with the one from the Intel i915 version
    usb: typec: driver for Intel PMC mux control
    The Intel PMC microcontroller on the latest Intel platforms
    The Intel PMC mux control (aka. mux-agent) can be used for
    Fixes: 4b36daf9ada3 ("arm64: dts: agilex: Add initial support for Intel's Agilex SoCFPGA")
      ASoC: SOF: Intel: hda-loader: clear the IPC ack bit after FW_PURGE
    ASoC: SOF: Intel: hda: use snd_sof_dsp_set_power_state() op
    ASoC: SOF: Intel: hda-loader: clear the IPC ack bit after FW_PURGE done
    per long for the bottom one, on Coffee Lake Refresh, Intel Core i9-9880H.
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    In some circumstances on Intel LPSS controllers, toggling the LPSS
      - Fix endless record after being terminated on Intel PT and BTS and
    ASoC: Intel: mrfld: fix incorrect check on p->sink
    Fixes: 24c8d14192cc ("ASoC: Intel: mrfld: add DSP core controls")
    needed: Intel validation exposed a corner case where the Slave device
    ASoC: Intel: Skylake: Fix available clock counter incrementation
    Fixes: 6ee927f2f01466 ('ASoC: Intel: Skylake: Fix NULL ptr dereference when unloading clk dev')
    Use the preferred form for GPL2+, and add IBM and Intel as the authors.
    contributions from Jae at Intel.
    [1] The Intel suspend testing should now be fixed by commit 63fb9623427f
    This patchset has been verified on Dragonboard410c and Intel NUC with QCA6390
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    1GbE Intel Wired LAN Driver Updates 2020-02-19
    1) Testing on the Intel(R) Xeon(R) W-2135 CPU @ 3.70GHz, 12xCPUs
    100GbE Intel Wired LAN Driver Updates 2020-02-19
    ASoC: SOF: Intel: hda: allow operation without i915 gfx
Author: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Reviewed-by: John Harrison <John.C.Harrison@Intel.com>
    Cc: John Harrison <John.C.Harrison@Intel.com>
    Reviewed-by: John Harrison <John.C.Harrison@Intel.com>
    Cc: John Harrison <John.C.Harrison@Intel.com>
    Reviewed-by: John Harrison <John.C.Harrison@Intel.com>
    Cc: John Harrison <John.C.Harrison@Intel.com>
    Cc: John Harrison <John.C.Harrison@Intel.com>
    Cc: John Harrison <John.C.Harrison@Intel.com>
    Cc: John Harrison <John.C.Harrison@Intel.com>
    Added support for a device id that is a part of the Intel Tiger Lake
    available on the next Intel Client platform (Alder Lake)
    Intel Wired LAN Driver Updates 2020-02-19
    - Avoid mentioning Intel specific things
    upstreamed Intel NIC drivers. If a user space application signals that
     - Compile warning fix for the Intel IOMMU driver
     - Fix kdump boot with Intel IOMMU enabled and in passthrough mode
      warnings in ALSA sequencer and rawmidi), Intel SOF HD-audio fixes, AMD
      ASoC: SOF: Intel: hda: move i915 init earlier
      ASoC: SOF: Intel: hda: fix ordering bug in resume flow
    Intel Errata HSD131, HSM142, HSW131, and BDM48 report that "spurious
    Fixes: d14700a01f91 ("ASoC: Intel: Skylake: Debugfs facility to dump module config")
    Fixes: d14700a01f91 ("ASoC: Intel: Skylake: Debugfs facility to dump module config")
    ASoC: SOF: Intel: Add Probe compress CPU DAIs
    ASoC: SOF: Intel: Probe compress operations
    ASoC: SOF: Intel: Expose SDnFMT helpers
    ASoC: SOF: Intel: Account for compress streams when servicing IRQs
    100GbE Intel Wired LAN Driver Updates 2020-02-15
       - Add Intel Elkhart Lake support and extend Tremont support, these
    Intel Wired LAN Driver Updates 2020-02-12
    In the Intel QA multi-pipelines test case, there are two pipelines for
      Hardware name: Intel Corporation S2600CWR/S2600CWR, BIOS SE5C610.86B.01.01.0028.121720182203 12/17/2018
    perf/x86: Add Intel Tiger Lake uncore support
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    For Intel LBR, the LBR Top-of-Stack (TOS) information is the HW index of
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    For example, in Intel LBR call stack mode, the depth of reconstructed
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Tremont is Intel's successor to Goldmont Plus. SMI_COUNT MSR is also
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Tremont is Intel's successor to Goldmont Plus. From the perspective of
    Intel cstate residency counters, there is nothing changed compared with
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Elkhart Lake also uses Tremont CPU. From the perspective of Intel PMU,
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    ASoC: SOF: Intel: hda: Allow trace DMA in S0 when DSP is in D0I3 for debug
    ASoC: SOF: Intel: cnl: Implement feature to support DSP D0i3 in S0
    ASoC: SOF: Intel: hda: Amend the DSP state transition diagram
    implementation for the Intel HDA platforms is also modified.
    Fixes: 630db1549356f644 ("ASoC: Intel: bdw-rt5677: fix Kconfig dependencies")
    ASoC: Intel: mrfld: return error codes when an error occurs
    Fixes: f533a035e4da ("ASoC: Intel: mrfld - create separate module for pci part")
    ASoC: Intel: CHT: add support for pcm512x boards
    ASoC: Intel: BXT: switch pcm512x based boards to sof_pcm512x
    ASoC: Intel: sof_pcm512x: add support for SOF platforms with pcm512x
    RESCTRL feature is supported both on Intel and AMD now. Some features
    it was written to normalize --metric-only column output of common Intel
    machines at the time: modern Intel machines have ceased to support the
    The Lex 2I385SW board has two Intel I211 ethernet controllers. Without
    xhci: apply XHCI_PME_STUCK_QUIRK to Intel Comet Lake platforms
    Intel Comet Lake based platform require the XHCI_PME_STUCK_QUIRK
    xhci: fix runtime pm enabling for quirky Intel hosts
    Intel hosts that need the XHCI_PME_STUCK_QUIRK flag should enable
    ASoC: SOF: Intel: hda: move i915 init earlier
    ASoC: SOF: Intel: hda: fix ordering bug in resume flow
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Fixes: b7ab0cb00d08 ("dt-bindings: reset: Add YAML schemas for the Intel Reset controller")
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    different ways: for Intel codecs with audio component, the driver
    like Intel codecs did in the past but now for all devices.  For the
      i2c: i801: Add support for Intel Comet Lake PCH-V
       - Lots of SOF and Intel driver fixes
      ASoC: SOF: Intel: add PCI ID for JasperLake
     - Preparation patches for Intel VT-d nested mode support.
     - RMRR and identity domain handling fixes for the Intel VT-d driver.
     - Two fixes for Intel LGM SoC binding schemas
    from the Intel SDM.  The names have been adjusted recently in KVM but they
    the Intel SPEC_CTRL bit.  However, svm.c disallows this and will
    loosening the test and allowing the Intel CPUID bit, and in fact
    Tested by running kvm-unit-tests on an Intel Haswell machine. This
    Tested by running kvm-unit-tests on an Intel Haswell machine. This
    Intel SDM says that the when cpuid is used with EAX higher than the
    <4> [278.910289] Hardware name: Intel Corp. Geminilake/GLK RVP2 LP4SD (07), BIOS GELKRVPA.X64.0062.B30.1708222146 08/22/2017
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
       - Add support for Intel's Jasper Lake to LPSS PCI
      mfd: intel-lpss: Add Intel Jasper Lake PCI IDs
    ASoC: SOF: Intel: add PCI ID for JasperLake
    Sparse tool from Intel 0day kbuild system reports this incompatible
    Add HD Audio Device PCI ID and codec vendor_id for the Intel JasperLake
       - Whitelist Intel SkyLake-E (Armen Baloyan)
      Intel Gateway SoC host bridge driver:
       - Add driver for Intel Gateway SoC (Dilip Kota)
      Intel VMD host bridge driver:
    Scott hasn't worked for Intel for some time and has already given us his
      - Add intel-gw driver for PCIe host controller on Intel Gateway SoC
      - Add Intel SkyLake-E to the whitelist of host bridges that support
      PCI/P2PDMA: Add Intel SkyLake-E to the whitelist
    i2c: i801: Add support for Intel Comet Lake PCH-V
    Add support for Intel Comet Lake PCH-V which is based on Intel Kaby
    uses previous iTCO version 4 and latter use version 6 like Intel Cannon
      usb: dwc3: pci: add ID for the Intel Comet Lake -V variant
       - Fix all remaining Intel drivers to pass their IRQ chips along with
       - Intel Baytrail allocates its irqchip dynamically.
       - Intel Lynxpoint is thoroughly rewritten and modernized.
       - Fix up the Intel DT bindings to use the generic YAML DT bindings
       - Lots of updates and improvements on SOF / Intel drivers; now
      ASoC: Intel: skl_hda_dsp_common: Fix global-out-of-bounds bug
      perf/x86: Provide stubs of KVM helpers for non-Intel CPUs
      x86/cpu: Detect VMX features on Intel, Centaur and Zhaoxin CPUs
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    CPU Model   : Intel Atom x5-Z8350 (aka Cherry Trail, aka Airmont)
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    CPU Model   : Intel Xeon Phi CPU 7255 @ 1.10GHz (a.k.a. Knights Mill)
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    CPU Model   : Intel Xeon Platinum 8260L CPU @ 2.40GHz (a.k.a. Cascade Lake)
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    The present patch addresses Intel processors specifically and has positive
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
Author: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Suggested-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
         with Ice Lake Intel CPUs - and make the x86 assembly version of
      ASoC: Intel: Skylake: Explicitly include linux/io.h for virt_to_phys()
       - Add Intel Tiger Lake ACPI device IDs to the ACPI DPTF, ACPI fan,
       - Add support for TigerLake Mobile and JasperLake to the Intel RAPL
      spi: pxa2xx: Add support for Intel Comet Lake PCH-V
    and MSRs" in Intel SDM vol 3C, the following checks are performed on vmentry
      drivers for Intel data accelerators, TI K3 UDMA, PLX DMA engine and
       - Driver for Intel data accelerators
      dmaengine: idxd: Init and probe for Intel data accelerators
     - Intel Comet Lake, Tiger Lake and Elkhart Lake support in the PMC
     - Big clean-up to Intel PMC core, PMC IPC and SCU IPC drivers
    ASoC: Intel: consistent HDMI codec probing code
    Multiple Intel ASoC machine drivers repeat the same pattern in their
    ASoC: SOF: Intel: do not disable i915 power during probe
    by SOF Intel driver, and power is kept on until HDA codec driver
    ASoC: SOF: Intel: refactor i915_get/put functions
       - Support for Intel IMVP9 and AMD 6.25mV modes
      hwmon: (pmbus/core) Add support for Intel IMVP9 and AMD 6.25mV modes
      x86/cpu: Add Jasper Lake to Intel family
    100GbE Intel Wired LAN Driver Updates 2020-01-25
     "A single fix for the Intel Sunrisepoint pin controller that makes the
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
       - Fix NULL-ptr dereference bug in Intel IOMMU driver
    RMRRs from being placed into SI Domain"), the Intel IOMMU driver
    for Intel.
    mfd: intel-lpss: Add Intel Jasper Lake PCI IDs
    Intel Jasper Lake has the same LPSS than Intel Ice Lake.
    dmaengine: idxd: Init and probe for Intel data accelerators
    The idxd driver introduces the Intel Data Stream Accelerator [1] that will
    be available on future Intel Xeon CPUs. One of the kernel access
    Intel CPU instructions movdir64b and enqcmds. There will be additional
    Quoting from Intel SDM:
    hwmon: (pmbus/core) Add support for Intel IMVP9 and AMD 6.25mV modes
    Extend "vrm_version" with the type for Intel IMVP9 and AMD 6.25mV VID
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
    ASoC: Intel: skl_hda_dsp_common: Fix global-out-of-bounds bug
    Fixes: a78959f407e6 ("ASoC: Intel: skl_hda_dsp_common: use modern dai_link style")
    ("x86/mid: Remove Intel Moorestown"). Lincroft is the CPU side chip of
    the Intel SDM Vol2 but in AMD64 Architecture Programmer's Manual Vol.3,
    backlight controls as a workaround until Intel supports DPCD backlight
    usb: dwc3: pci: add ID for the Intel Comet Lake -V variant
    At least for the upstream platforms, Altera/Intel SOCFPGA and Socionext
    MMU, and per Intel's SDM:
    devices (e.g. some Chromebook models using Intel GLK).
    non-Intel platforms.
    Intel(R) Speed Select Technology
    Intel(R) Speed Select Technology
     "Tooling fixes, three Intel uncore driver fixes, plus an AUX events fix
    subsystem by Intel and a new Qualcomm controller driver
    Intel Wired LAN Driver Updates 2020-01-17
    [  305.675703] Hardware name: Intel Corporation Ice Lake Client Platform/IceLake U DDR4 SODIMM PD RVP TLC, BIOS ICLSFWR1.R00.3201.A00.1905140358 05/14/2019
    [  306.098167] Hardware name: Intel Corporation Ice Lake Client Platform/IceLake U DDR4 SODIMM PD RVP TLC, BIOS ICLSFWR1.R00.3201.A00.1905140358 05/14/2019
    some cleanups into Intel ice driver to remove a redundant loop to find
    some cleanups into Intel i40e driver to remove a redundant loop to find
      ASoC: SOF: Intel: fix HDA codec driver probe with multiple controllers
      ASoC: SOF: Intel: lower print level to dbg if we will reinit DSP
      ASoC: Intel: bytcht_es8316: Fix Irbis NB41 netbook quirk
    ASoC: Intel: cht_bsw_rt5645: Remove unnecessary string buffers and snprintf calls
    ASoC: Intel: bytcr_rt5651: Remove unnecessary string buffers and snprintf calls
    ASoC: Intel: bytcr_rt5640: Remove unnecessary string buffers and snprintf calls
    ASoC: Intel: bytcr_rt5640: Remove code duplication in byt_rt5640_codec_fixup
    spi: pxa2xx: Add support for Intel Comet Lake PCH-V
    Add support for Intel Comet Lake PCH-V which has the same LPSS than on
    Intel Kaby lake unlike other Intel Comet Lake PCH variants that are based
    on Intel Cannon Lake PCH LPSS.
    ASoC: SOF: Intel: hda: Fix SKL dai count
    Fixes: ac42b142cd76 ("ASoC: SOF: Intel: hda: Add iDisp4 DAI")
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Intel Xeon E3 V5 Family has Sky Lake CPU.
    Add the PCI ID of IMC for Intel Xeon E3 V5 Family.
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    * Fix Interrupt Status register offset for Intel Sunrisepoint PCH-H.
    *) Add PHY driver for eMMC PHY in Intel LGM SoC
    Fixes: c9ccf71fc807 ("pinctrl: intel: Add Intel Tiger Lake pin controller support")
    Intel Coffee Lake-S PCH has the same GPIO hardware than Sunrisepoint-H
    [1]: https://invisiblethingslab.com/resources/2011/Software%20Attacks%20on%20Intel%20VT-d.pdf
    Fix built-in early-load Intel microcode alignment
    Intel Software Developer's Manual, volume 3, chapter 9.11.6 says:
    When early-load Intel microcode is loaded from initramfs, userspace tool
    However, when early-load Intel microcode is loaded from built-in
     - Add IDs to PMC platform driver to support Intel Comet Lake
    Note as well that Intel already has a temporary workaround for this in
    hardware engines supporting MACsec operations, such as the Intel ixgbe
    ASoC: Intel: bytcr_rt5651: switch to using devm_fwnode_gpiod_get()
    ASoC: Intel: bytcr_rt5651: remove unused variable
    ASoC: Intel: bytcr_rt5640: remove unused variable
    ASoC: Intel: bytcht_es8316: removed unused variable
    ASoC: Intel: skl_rt286: rename shadowed variable
    ASoC: Intel: skl_nau88l25_ssm4567: rename shadowed variable
    ASoC: Intel: skl_nau88l25_max98357a: rename shadowed variable
    ASOC: Intel: kbl_rt5663_rt5514_max98927: remove useless initialization
    ASoC: Intel: kbl_rt5663_rt5514_max98927: rename shadowed variable
    ASoC: Intel: kbl_rt5663_max98927: rename shadowed variable
    ASoC: Intel: kbl_rt5660: rename shadowed variable
    ASoC: Intel: kbl_da7219_max98927: remove unnecessary initialization
    ASoC: Intel: kbl_da7219_max98927: rename shadowed variable
    ASoC: Intel: kbl_da7219_max98927: test return value on route add
    ASoC: Intel: kbl_da7219_max98357a: rename shadowed variable
    ASoC: Intel: glk_rt5682_max98357a: removed unused variables
    ASoC: Intel: glk_rt5682_max98357a: rename shadowed variable
    ASoC: Intel: bxt_rt298: rename shadowed variable
    ASoC: Intel: bxt_da7219_max98357a: rename shadowed variable
    ASoC: SOF: Intel: hda-dai: fix compilation warning in pcm_prepare
    Fixes: a3ebccb52efdf ("ASoC: SOF: Intel: hda: reset link DMA state in prepare")
    Performance numbers for Intel(R) Core(TM) i5-6300U CPU @ 2.40GHz
    Performance numbers for Intel(R) Core(TM) i5-6300U CPU @ 2.40GHz
    Somehow Intel folks were confused, the property is 2x what the mclk
    Add support for eMMC PHY on Intel's Lightning Mountain SoC.
    eMMC PHY on Intel's Lightning Mountain SoC.
    Merge tag 'Intel-CVE-2019-14615' from bundle by Akeem Abodunrin.
    Merge Intel Gen9 graphics fix from Akeem Abodunrin:
     "Insufficient control flow in certain data structures for some Intel
      Processors with Intel Processor Graphics may allow an unauthenticated
    * tag 'Intel-CVE-2019-14615' of emailed bundle from Akeem G Abodunrin <akeem.g.abodunrin@intel.com>:
    range is valid.  (See dmar_init_reserved_ranges() for the Intel
    Change the dependency for KVM_INTEL, i.e. KVM w/ VMX, from Intel CPUs to
    perf/x86: Provide stubs of KVM helpers for non-Intel CPUs
    building without support for Intel CPUs, i.e. CPU_SUP_INTEL=n.  Lack of
    x86/cpu: Detect VMX features on Intel, Centaur and Zhaoxin CPUs
    Intel-defined layouts for the major VMX execution controls so that their
    The majority of Intel's (and compatible CPU's) VMX capabilities are
    to match Intel's SDM, but a future patch will add a dedicated Kconfig,
    ASoC: SOF: Intel: fix HDA codec driver probe with multiple controllers
    ASoC: SOF: Intel: lower print level to dbg if we will reinit DSP
    ASoC: SOF: Intel: reference SoundWire machine lists
    ASoC: Intel: common: add match tables for TGL w/ SoundWire
    ASoC: Intel: common: add match tables for CNL/CFL/CML w/ SoundWire
    ASoC: Intel: common: add match tables for ICL w/ SoundWire
    ASoC: Intel: common: soc-acpi: declare new tables for SoundWire
    ASoC: Intel: bdw-rt5650: change cpu_dai and platform components for SOF
    ASoC: Intel: broadwell: change cpu_dai and platform components for SOF
    ASoC: Intel: bdw-rt5677: change cpu_dai and platform components for SOF
    ASoC: Intel: bdw-rt5677: fix Kconfig dependencies
    mtd: spi-nor: intel-spi: Add support for Intel Comet Lake-V SPI serial flash
    Intel Comet Lake-V has the same SPI serial flash controller as Kaby
     - Patch for the Intel VT-d driver to fix handling of non-PCI devices
      iommu/vt-d: Fix adding non-PCI devices to Intel IOMMU
    Fixes: 82d9d54a6c0e ("ALSA: hda: add Intel DSP configuration / probe code")
    This tag adds support for the Nuvoton NPCM, Intel Gatway SoC, and
      dt-bindings: reset: Add YAML schemas for the Intel Reset controller
      ASoC: Intel: boards: Fix compile-testing RT1011/RT5682
      ASoC: SOF: Intel: hda: hda-dai: fix oops on hda_link .hw_free
      Osipenko) and prevent the Intel RAPL power capping driver from
    Intel Wired LAN Driver Updates 2020-01-09
     - update eBPF accessors, too (Intel's kbuild test robot)
    Intel ID: PSIRT-TA-201910-001
    Intel GPU Hardware prior to Gen11 does not clear EU state
    Add support to PCIe RC controller on Intel Gateway SoCs.
    Intel PCIe driver requires Upconfigure support, Fast Training
    Also, mark Intel PCIe driver depends on MSI IRQ Domain
    Intel SDM. No functional changes.
    latest Intel SDM. No functional changes.
    [  215.579907] Hardware name: Intel Corporation Ice Lake Client Platform/IceLake U DDR4 SODIMM PD RVP TLC, BIOS ICLSFWR1.R00.3201.A00.1905140358 05/14/2019
    >From the Intel Optimization Reference Manual:
    Since ApolloLake, Intel platforms require signed firmware. On all
    Windows platforms the default is to require the Intel production key
    iommu/vt-d: Fix adding non-PCI devices to Intel IOMMU
    space devices. On Dell XPS 13 9343, which has an Intel LPSS platform
    group. Fix the issue by implementing an Intel-specific callback that
    Intel VT-d in scalable mode supports two types of page tables for
    This adds the Intel VT-d specific callback of setting
    If Intel IOMMU strict mode is enabled by users, it's unnecessary
    iommu/vt-d: Replace Intel specific PASID allocator with IOASID
    free, and lookup. Replace Intel specific code.
    Intel IOMMU scalable mode by default during kernel build.
    drm/framebuffer: Format modifier for Intel Gen-12 media compression
    1GbE Intel Wired LAN Driver Updates 2020-01-06
    ASoC: Intel: sof_rt5682: Ignore the speaker amp when there isn't one.
    ASoC: Intel: bytcht_es8316: Fix Irbis NB41 netbook quirk
    Fixes: aa2ba991c420 ("ASoC: Intel: bytcht_es8316: Add quirk for Irbis NB41 netbook")
    claimed by serdev sub-system. Add the peripheral ids for Intel HS UART
    1GbE Intel Wired LAN Driver Updates 2020-01-04
    100GbE Intel Wired LAN Driver Updates 2020-01-03
    Alex Duyck did for other Intel drivers. Refactored how the VF sets
    Based on the work done by Alex Duyck on other Intel drivers, add code to
      Hardware name: Intel Corporation S2600WFT/S2600WFT, BIOS SE5C620.86B.0X.02.0117.040420182310 04/04/2018
      ALSA: hda - Apply sync-write workaround to old Intel platforms, too
    Add driver for the reset controller present on Intel
    dt-bindings: reset: Add YAML schemas for the Intel Reset controller
    Add YAML schemas for the reset controller on Intel
    ASoC: Intel: boards: hda_dsp_common: use NULL pointer assignment, not 0
    ASoC: Intel: boards: Fix compile-testing RT1011/RT5682
    1GbE Intel Wired LAN Driver Updates 2019-12-31
    Cc: "Peter Zijlstra (Intel)" <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    ASoC: Intel: kbl_da7219_max98357a: remove unused variable 'constraints_16000' and 'ch_mono'
    ASoC: SOF: Intel: hda: Add iDisp4 DAI
    ALSA: hda - Apply sync-write workaround to old Intel platforms, too
    Actually a similar phenomenon was seen in the past for other Intel
    2756d9143aa5 "ALSA: hda - Fix intermittent CORB/RIRB stall on Intel
    workaround for all Intel chipsets.  The only reason I hesitated to
    old chip, we should think this would be necessary for all Intel chips.
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
    mtd: spi-nor: intel-spi: Add support for Intel Jasper Lake SPI serial flash
    Intel Jasper Lake has the same SPI serial flash controller as Ice Lake.
    part for Intel where the AMD part has already been merged. See the
    Cc: "Peter Zijlstra (Intel)" <peterz@infradead.org>
    drm/framebuffer: Format modifier for Intel Gen-12 render compression
     - sdhci-pci: Disable broken CMDQ on Intel GLK based Lenovo systems
      mmc: sdhci: Workaround broken command queuing on Intel GLK
      This contains a few really important Intel fixes and some odd fixes:
       - A host of fixes for the Intel baytrail and cherryview: properly
    platform/x86: intel_pmc_core: Add Intel Elkhart Lake support
    Add Intel Elkhart Lake to the list of the platforms that driver supports
    platform/x86: intel_pmc_core: Add Intel Tiger Lake support
    Add Intel Tiger Lake to the list of the platforms that driver supports
    cc: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    x86/cpu: Add Jasper Lake to Intel family
    need to be added to the Intel thermal driver to suport it.
    Tiger Lake has a new unique ACPI device ID for the Intel HID event
    1. Call synchronize_rcu in Intel drivers only if the XDP program is
    ASoC: SOF: Intel: add namespace for XTENSA
    Now that Xtensa stuff is only referenced in Intel stuff, define
    namespace and import it in Intel BYT/BDW/HDaudio modules
    ASoC: SOF: Intel: hda: add namespace for hda-codec functionality
    Follow example from Intel SSP.
    ASoC: Intel: boards: fix incorrect HDMI Kconfig dependency
    Fixes: e3d8f8ae5b1e ("ASoC: Intel: boards: make common HDMI driver the default for SOF")
    ASoC: SOF: Intel: drop HDA codec upon probe failure
    ASoC: Intel: Add machine driver for da7219_max98373
    ASoC: SOF: Intel: add namespace for HDA_COMMON
    ASoC: SOF: Intel: add namespace for BROADWELL
    ASoC: SOF: Intel: add namespaces for BAYTRAIL and MERRIFIELD
    ASoC: SOF: Intel: add module namespace for legacy IPC
    ASoC: Intel: cml_rt1011_rt5682: fix codec_conf by removing legacy style
    ASoC: SOF: Intel: hda: hda-dai: fix oops on hda_link .hw_free
         realtek, and max98090, AMD, Intel-SST
      ASoC: Intel: common: work-around incorrect ACPI HID for CML boards
      ASoC: SOF: Intel: split cht and byt debug window sizes
      ASoC: Intel: bytcr_rt5640: Update quirk for Teclast X89
      ASoC: Intel: sst: Add missing include <linux/io.h>
    Fixes: 0c54914d0c52a ("KVM: x86: use Intel speculation bugs and features as derived in generic x86 code")
    is only valid for second-level translation. Intel IOMMU supporting
    Command queuing has been reported broken on some systems based on Intel
    Fixes: 8ee82bda230f ("mmc: sdhci-pci: Add CQHCI support for Intel GLK")
    mmc: sdhci: Workaround broken command queuing on Intel GLK
    Intel GLK. This is likely a BIOS issue, so disable command queuing for
    Intel GLK if the BIOS vendor string is "LENOVO".
    Fixes: 8ee82bda230f ("mmc: sdhci-pci: Add CQHCI support for Intel GLK")
    Cc: John Harrison <John.C.Harrison@Intel.com>
    Cc: John Harrison <John.C.Harrison@Intel.com>
    Cc: John Harrison <John.C.Harrison@Intel.com>
    Cc: John Harrison <John.C.Harrison@Intel.com>
    Cc: John Harrison <John.C.Harrison@Intel.com>
      PCI IDs for Intel Jasper Lake devices.
      spi: pxa2xx: Add support for Intel Jasper Lake
     "Add HPET quirks for the Intel 'Coffee Lake H' and 'Ice Lake' platforms"
      x86/intel: Disable HPET on Intel Ice Lake platforms
      x86/intel: Disable HPET on Intel Coffee Lake H platforms
    This adds support for Intel Trace Hub in Elkhart Lake.
    This adds Intel(R) Trace Hub PCI ID for Comet Lake PCH-V.
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
      usb: dwc3: pci: add ID for the Intel Comet Lake -H variant
    drm/gma500: Pass GPIO for Intel MID using descriptors
    On Intel x86-64 this means that rdx will contain the bpf_func. To,
    >From Intel 64 and IA-32 Architectures Optimization Reference Manual,
    This commits aligns branch targets according to the Intel manual.
    In order to implement pin control for Intel Lynxpoint, we need
    The Intel Lynxpoint pinctrl driver implements irqchip callbacks which are
    Move Lynxpoint GPIO driver under Intel pin control umbrella
    There are few drivers for Intel SoC GPIO which may utilize
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    usb: dwc3: pci: add ID for the Intel Comet Lake -H variant
    Some of the Intel SoundWire SHIM registers contain fields for
    In MSI mode, the use of separate handlers and threads for the Intel
    The SoundWire DAIs for Intel platform are created in
    drivers/soundwire/intel.c, while the communication with the Intel DSP
    there are no users of the Intel Soundwire driver this has no
    Intel and Realtek, it became desirable to implement a predictable
      [    0.187807] Performance Events: PEBS fmt3+, Skylake events, 32-deep LBR, full-width counters, Intel PMU driver.
    PCI/P2PDMA: Add Intel SkyLake-E to the whitelist
    Intel SkyLake-E was successfully tested for p2pdma transactions spanning
    * Intel SKL + Realtek codec
    So, for Intel chips, the total time is same, while the total time is
    ASoC: SOF: Intel: byt: fixup topology filename for BYT-CR
    ASoC: SOF: Intel: add codec_mask module parameter
    ASoC: Intel: common: work-around incorrect ACPI HID for CML boards
    ASoC: SOF: Intel: split cht and byt debug window sizes
    ASoC: Intel: Skylake: Explicitly include linux/io.h for virt_to_phys()
    Cc: John Harrison <John.C.Harrison@Intel.com>
    Reviewed-by: John Harrison <John.C.Harrison@Intel.com>
    Cc: John Harrison <John.C.Harrison@Intel.com>
    Reviewed-by: John Harrison <John.C.Harrison@Intel.com>
    Cc: John Harrison <John.C.Harrison@Intel.com>
    Reviewed-by: John Harrison <John.C.Harrison@Intel.com>
    Cc: John Harrison <John.C.Harrison@Intel.com>
    for Intel platforms by defining optional ops for selecting the machine
    ASoC: Intel - do not describe I/O configuration in the long card name
    ASoC: Intel - use control components to describe card config
    ASoC: SOF: Intel: hda: solve MSI issues by merging ipc and stream irq handlers
    This reverts commit 019033c854a2 ("ASoC: Intel: hdac_hdmi:
    ASoC: Intel: boards: make common HDMI driver the default for SOF
    ASoC: SOF: Intel: make common HDMI driver default
    ASoC: Intel: common: Add mach table for tgl-max98357a-rt5682
    Add YAML schemas for PCIe RC controller on Intel Gateway SoCs
    <4> [430.222985] Hardware name: Intel Corporation Tiger Lake Client Platform/TigerLake U DDR4 SODIMM RVP, BIOS TGLSFWI1.R00.2321.A08.1909162051 09/16/2019
    "There is a hardware issue in Intel Baytrail where concurrent GPIO register
    The changes has been tested with Intel SSD 660p series device.
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Link: https://patchwork.freedesktop.org/patch/msgid/20191207010033.24667-1-John.C.Harrison@Intel.com
      ALSA: hda: hdmi - Keep old slot assignment behavior for Intel platforms
      ALSA: hda: hdmi - preserve non-MST PCM routing for Intel platforms
     - Convert the Intelligent Power Allocator (IPA) thermal governor to
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    ASoC: Intel: bytcr_rt5640: Update quirk for Teclast X89
       - Add a DMA alias quirk for the Intel VCA NTB (Slawomir Pawlowski)
       - Fix the UPDCR register address in the Intel ACS quirk (Steffen
      Intel VMD host bridge driver:
    ALSA: hda: hdmi - Keep old slot assignment behavior for Intel platforms
    routing for Intel platforms") tried to restore the old behavior wrt
    assignment of the PCM slot for Intel platforms, but this didn't do it
    right.  As found in the later discussion, a positive pipe id on Intel
    workaround instead.  Actually, for Intel platforms, we can handle as
    Fixes: 609f5485344b ("ALSA: hda: hdmi - preserve non-MST PCM routing for Intel platforms")
    ASoC: Intel: sst: Add missing include <linux/io.h>
      Using CPUID GenuineIntel-6-8E-A
     - decoder: Update the Intel opcode map
      x86/insn: Add some more Intel instructions to the opcode map
      i2c: i801: Correct Intel Jasper Lake SOC naming
     - Big refactoring of intel-speed-select tools allows to use it on Intel
      tools/power/x86/intel-speed-select: Support platform with limited Intel(R) Speed Select
         is also deployed in the Intel Merrifield driver.
       - Add support for Gemini Lake to Intel LPSS PCI
       - Add support for Cherry Trail Crystal Cover PMIC to Intel SoC PMIC
       - Add support for Comet Lake PCH-H to Intel LPSS PCI
      mfd: intel-lpss: Add Intel Comet Lake PCH-H PCI IDs
     "A oneliner fix adding the license to the new Intel pin controller,
    Intel server with Optance DC Persistent Memory, perf profiling shows
    ALSA: hda: hdmi - preserve non-MST PCM routing for Intel platforms
    assigned to PCMs on Intel platforms.
    to pin_eld_notify() is pipe number. On Intel platforms, this value
    This patch restores the original behaviour on Intel platforms while
    x86/intel: Disable HPET on Intel Ice Lake platforms
    x86/intel: Disable HPET on Intel Coffee Lake H platforms
      - Add some more Intel instructions to the opcode map and to the perf
      - Fix the UPDCR register address in the Intel ACS quirk (Steffen
      - Add a DMA alias quirk for the Intel VCA NTB (Slawomir Pawlowski)
      PCI: Add DMA alias quirk for Intel VCA NTB
      PCI: Fix Intel ACS quirk UPDCR register address
       - sdhci-of-arasan: Add support for Intel LGM SDXC.
       - sdhci-pci: Add support for Intel JSL.
      think is the pin controller for a new Intel chip called Lightning
      network processor and what is surprising about it is that Intel have
       - Intel Lightning Mountain SoC pin controller and GPIO support, a
         first Intel platform to use device tree rather than ACPI to
    ASoC: SOF: Intel: BYT: fix a copy/paste mistake in byt_dump()
    Fixes: 3a9e204d4e36 ("ASoC: SOF: Intel: Add context data to any IPC timeout")
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
       - New drivers for Analog Devices ADAU7118, Intel Cannonlake systems
       - Improved Intel DSP configuration / probe code for SOF
       - Plumbing the legacy HD-audio driver with Intel SOF HDMI
         Intel BayTrail SoCs (Hans de Goede)
       - Add new CPU IDs for CometLake Mobile and Desktop to the Intel RAPL
       - Various Intel-PT updates and optimizations (Alexander Shishkin)
         libtraceevent, event parsing, vendor events, Intel PT, callchains,
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
    For information about the instructions, refer Intel SDM May 2019
    (325462-070US) and Intel Architecture Instruction Set Extensions May
    x86/insn: Add some more Intel instructions to the opcode map
    For information about the instructions, refer Intel SDM May 2019
    (325462-070US) and Intel Architecture Instruction Set Extensions May
     - More enablement for the Intel-compatible CPUs Zhaoxin (Tony W
       - new Intel IXP4xx flash probing hook
          - add support for Intel Cannon Lake and Intel Comet Lake-H flashes
    i2c: i801: Correct Intel Jasper Lake SOC naming
    There is no suffix applied to Intel Jasper Lake SOC. Remove it
    Fixes: e0c61c04791a ("i2c: i801: Add support for Intel Jasper Lake")
    spi: pxa2xx: Add support for Intel Jasper Lake
    LPSS SPI on Intel Jasper Lake is compatible with Intel Ice Lake which
    follows Intel Cannon Lake. Add PCI IDs of Jasper Lake.
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
    auxtrace/Intel PT:
    Add an error message because Intel BTS does not support AUX area
    Intel PT, the psb_period needs to be small for sampling, so there is a
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    "On my Intel NVME drive (SSDPEKKW512G7), writing any minimum limit on the
    The Intel NVMe has the latest firmware version installed, so this isn't
    Version 1.1v6 of pin list has some changes in pin names for Intel Lewisburg.
    Fixes: e480b745386e ("pinctrl: intel: Add Intel Lewisburg GPIO support")
    Intel Lightning Mountain SoC.
    Intel Lightning Mountain SoC has a pinmux controller & GPIO controller IP which
    Intel's SoCs follow a naming convention which spells out the SoC name as
    According to Intel SDM section 28.3.3.3/28.3.3.4 Guidelines for Use
    Intel Ice Lake, for example where missing the mandatory delays causes
    CPU: Intel(R) Xeon(R) CPU E5-2603 v4 @ 1.70GHz
    CPU: Intel(R) Xeon(R) CPU E5-2603 v4 @ 1.70GHz
    CPU: Intel(R) Xeon(R) CPU E5-2603 v4 @ 1.70GHz
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    ASoC: Intel: bytcr_rt5640: Update quirk for Acer Switch 10 SW5-012 2-in-1
      - Add some more Intel instructions to the opcode map:
    Document change notification HDA040-A for the Intel High Definition
    described in the Intel Document Change Notification (DCN) number
    x86/insn: Add some Intel instructions to the opcode map
    For information about the instructions, refer Intel SDM May 2019
    (325462-070US) and Intel Architecture Instruction Set Extensions
    For information about the instructions, refer Intel SDM May 2019
    (325462-070US) and Intel Architecture Instruction Set Extensions
    Add the device tree nodes required to support the Intel
    This happens because at this point Intel's hw.enable(and all other
    [  580.804465] Hardware name: Intel Corporation Tiger Lake Client Platform/TigerLake U DDR4 SODIMM RVP, BIOS TGLSFWI1.D00.2321.A09.1909250226 09/25/2019
    [  580.817503] Hardware name: Intel Corporation Tiger Lake Client Platform/TigerLake U DDR4 SODIMM RVP, BIOS TGLSFWI1.D00.2321.A09.1909250226 09/25/2019
    ASoC: SOF: Intel: Fix CFL and CML FW nocodec binary names.
    ASoC: SOF: Intel: Fix build break
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
     - Fix for Intel IOMMU to correct invalidation commands when in SVA
     - Update MAINTAINERS entry for Intel IOMMU
            - add support for Intel Cannon Lake and Intel Comet Lake-H flashes.
     "Two fixes: disable unreliable HPET on Intel Coffe Lake platforms, and
      x86/quirks: Disable HPET on Intel Coffe Lake platforms
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    xhci-pci: Allow host runtime PM as default also for Intel Ice Lake xHCI
    Intel Ice Lake has two xHCI controllers one on PCH and the other as part
    - CPU : Intel i5-7600 @ 3.5GHz
    Cc: "Peter Zijlstra (Intel)" <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
       - Intel HD-audio platform fixes"
    CORB/RIRB stall on Intel chips"). This change applies to a larger
    Intel platforms.
    Intel Gen8/Gen9 graphics fixes from Jon Bloomfield.").
    IA32_PERF_GLOBAL_CTRL from vmcs12. Per Intel's SDM Vol 3 26.2.2:
    GUEST_IA32_PERF_GLOBAL_CTRL. Per Intel's SDM Vol 3 26.3.1.1:
    Per Intel's SDM, the reserved bits in IA32_PERF_GLOBAL_CTRL must be
    Intel SDM section 25.2 OTHER CAUSES OF VM EXITS specifies the following
    was applied, I interepted above Intel SDM statement such that
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Cc: John Harrison <John.C.Harrison@Intel.com>
    Reviewed-by: John Harrison <John.C.Harrison@Intel.com>
    ALSA: hda/hdmi - Clean up Intel platform-specific fixup checks
    Introduce a new flag in hdmi_spec to indicate the Intel platform-
    Update the Intel service layer and RSU drivers to be compatible with
    * Intel Tigerlake pin controller support has been added.
     -  Add Intel Tiger Lake pin controller support
    * Second attempt to fix Intel Merrifield GPIO driver to utilize irqchip.
    mmc: sdhci-pci: Add support for Intel JSL
    Add PCI Ids for Intel JSL.
    mmc: sdhci-of-arasan: Add Support for Intel LGM SDXC
    with the PHY on Intel's LGM(Lightning Mountain) SoC devices.
    Therefore, add a new compatible, to adapt the Intel's LGM
    dt-bindings: mmc: sdhci-of-arasan: Add new compatible for Intel LGM SDXC
    with the SDXC PHY to support on Intel's Lightning Mountain(LGM) SoC.
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
          internal buffers by using asynchronous aborts within an Intel TSX
          iTLB Multihit is an erratum where some Intel processors may incur
    Suggested-by: H. Peter Anvin (Intel) <hpa@zytor.com>
    Reviewed-by: H. Peter Anvin (Intel) <hpa@zytor.com>
    Suggested-by: H. Peter Anvin (Intel) <hpa@zytor.com>
    Reviewed-by: H. Peter Anvin (Intel) <hpa@zytor.com>
    Suggested-by: H. Peter Anvin (Intel) <hpa@zytor.com>
    Reviewed-by: H. Peter Anvin (Intel) <hpa@zytor.com>
    A test run on a laptop with Intel 8th Gen i5 core for two hours with a
    x86/quirks: Disable HPET on Intel Coffe Lake platforms
    ASoC: SOF: Intel: hda: use fallback for firmware name
    ASoC: Intel: acpi-match: split CNL tables in three
    ASoC: SOF: Intel: Fix CFL and CML FW nocodec binary names.
    Intel PT:
      - Intel PT uses an auxtrace_cache to store the results of code-walking, to avoid
    Intel:
      - Update all the Intel JSON metrics from TMAM 3.6.
    [ 1695.701246] Hardware name: Intel Corporation NUC7i5BNK/NUC7i5BNB, BIOS BNKBL357.86A.0052.2017.0918.1346 09/18/2017
    Merge Intel Gen8/Gen9 graphics fixes from Jon Bloomfield.
    This fixes two different classes of bugs in the Intel graphics hardware:
     "On Intels Gen8 and Gen9 Graphics hardware, a read of specific graphics
     "On Intels Gen9 Graphics hardware the Blitter Command Streamer (BCS)
    * Intel graphics fixes in emailed bundle from Jon Bloomfield <jon.bloomfield@intel.com>:
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    ASoC: Intel: kbl_rt5663_rt5514_max98927: Add dmic format constraint
    Intel Baytrail/Cherrytrail devices or if SND_SOC_ALL_CODECS is enabled.
    experience and have actively contributed to Intel VT-d
    [ 1695.701246] Hardware name: Intel Corporation NUC7i5BNK/NUC7i5BNB, BIOS BNKBL357.86A.0052.2017.0918.1346 09/18/2017
    Add HD Audio Device PCI ID for the Intel Cometlake-S platform
    mfd: intel-lpss: Add Intel Comet Lake PCH-H PCI IDs
    Intel Comet Lake PCH-H has the same LPSS than Intel Cannon Lake.
    It turned out Intel Gemini Lake doesn't use the same I2C timing
    Fixes: f80e78aa11ad ("mfd: intel-lpss: Add Intel Gemini Lake PCI IDs")
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Intel and SST chips did not set the locking ops, but unlocked the entire
     - Fix glitch risks in the Intel GPIO
     - Fix the Intel Cherryview valid irq mask calculation.
     - Allocate the Intel Cherryview irqchip dynamically.
    This round we have bunch of core and Intel driver updates spearheaded
     - Improvements to to Intel driver and cadence lib
    13) Infinite loop in Intel ice driver, from Colin Ian King.
    Intel Wired LAN Driver Fixes 2019-11-08
    - Asynchronous crypto, Intel AES-NI supported;
    crypto i.e. the Intel AES-NI CPU instructions, the throughput increases
    100GbE Intel Wired LAN Driver Updates 2019-11-08
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
       - Fixes in HD-audio: CA0132 work stall, Intel Tigerlake HDMI
      ASoC: SOF: Intel: hda-stream: fix the CONFIG_ prefix missing
    Dhyana and AMD Zen CPUs, while the same operations run ok on Intel i7
    reset value on Intel platform to 0x7.
    Test results on Intel i7, AMD EPYC(17h) and Hygon machine show that it
    ASoC: SOF: Intel: hda: set L1SEN on S0ix suspend
    about testing the values. Intel drivers were not also particularly
    Intel wired LAN drivers consistent, since they used a mixture of PCI
    Since the tool now adds support for another Intel SST implementation,
    tools/power/x86/intel-speed-select: Support platform with limited Intel(R) Speed Select
    There are some platforms, where there limited support of Intel(R) SST
     - New drivers for Analog Devices ADAU7118, Intel Cannonlake systems
      Using CPUID GenuineIntel-6-9E-9
    generic X86_UMIP and modify the text to cover both Intel and AMD.
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    100GbE Intel Wired LAN Driver Updates 2019-11-06
    perf vendor events intel: Update all the Intel JSON metrics from TMAM 3.6.
    Add auxtrace_cache__remove(). Intel PT uses an auxtrace_cache to store
    Ok, Intel system here... :-)
      Using CPUID GenuineIntel-6-8E-A
      Hardware name: Intel Corporation S2600WTT/S2600WTT, BIOS SE5C610.86B.01.01.0016.033120161139 03/31/2016
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    100GbE Intel Wired LAN Driver Updates 2019-11-04
    logic in other Intel LAN drivers.  Added build_skb support and make use
    10GbE Intel Wired LAN Driver Updates 2019-11-04
     "More GPIO fixes! We found a late regression in the Intel Merrifield
       - A series of reverts to bring the Intel Merrifield back to working.
    This change aligns the buffer and frame configuration with other Intel
    System does not support Intel's performance bias setting
    This adds support for Intel TH on Jasper Lake PCH.
    This adds support for Intel TH on Comet Lake PCH.
    ASoC: Intel: boards: sof_rt5682: use dependency on SOF_HDA_LINK
    ASoC: Intel: boards: Geminilake is only supported by SOF
    ASoC: Intel: boards: fix configs for bxt-da7219-max98057a
    ASoC: Intel: boards: remove select SND_HDA_DSP_LOADER
    ASoC: Intel: Skylake: mark HDAudio codec support as deprecated.
    ASoC: SOF: Intel: use def_tristate, avoid using select
    this led to blurring layers between core and Intel Kconfigs.
    Use def_tristate works just as well and removes Intel stuff from the code.
    ASoC: Intel: add mutual exclusion between SOF and legacy Baytrail driver
    ASoC: SOF: Intel: Broadwell: clarify mutual exclusion with legacy driver
    Fixes: f35bf70f61d3 ('ASoC: Intel: Make sure BDW based machine drivers build for SOF')
    ASoC: SOF: Intel: Baytrail: clarify mutual exclusion with Atom/SST driver
    ASoC: SOF: Intel: hda: Simplify the hda_dsp_wait_d0i3c_done() function
    ASoC: Intel: boards: Add CML m/c using RT1011 and RT5682
    ASoC: Intel: Add acpi match for rt1011 based m/c driver
    With some Intel processors, putting the same virtual address in the TLB
    The performance test is on Intel Xeon E5-2630 v4.
      arm64: dts: agilex: add QSPI support for Intel Agilex
    mtd: spi-nor: intel-spi: Add support for Intel Comet Lake-H SPI serial flash
    Intel Comet Lake-H PCH has the same SPI serial flash controller as Comet
    Intel Wired LAN Driver Updates 2019-11-01
    Fixes: d7064f4c192c ("Documentation/networking/: Update Intel wired LAN driver documentation")
     "Misc fixes: an ABI fix for a reserved field, AMD IBS fixes, an Intel
      -  new driver for the ADC found on Intel Merrifield platforms.
    Though the hip08 and the IMP(Intelligent Management Processor)
    Cc: John Harrison <John.C.Harrison@Intel.com>
    Cc: John Harrison <John.C.Harrison@Intel.com>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Setup details: 2x Intel(R) Xeon(R) CPU E5-2620 v3 @ 2.40GHz, 32GB memory
    1GbE Intel Wired LAN Driver Updates 2019-10-29
    Sasha adds support for Intel client platforms Comet Lake and Tiger Lake
    pinctrl: intel: Add Intel Tiger Lake pin controller support
    This driver adds pinctrl/GPIO support for Intel Tiger Lake SoC. The
    compatible with the one supported by the Intel core pinctrl/GPIO driver.
    Fixes: 6e08d6bbebeb ("pinctrl: Add Intel Cherryview/Braswell pin controller support")
    Fixes: 7981c0015af2 ("pinctrl: intel: Add Intel Sunrisepoint pin controller and GPIO support")
     - Fix for a panic at kdump in the Intel IOMMU driver.
    This is analogous to the functionality added to the Intel IRQ remapping
    A couple more fixes for Intel pinctrl drivers:
    available on the next Intel Client platform (Tiger Lake)
    available on the next Intel Client platform (Comet Lake)
    40GbE Intel Wired LAN Driver Updates 2019-10-25
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    ASoC: Intel: bxt_rt298: common hdmi codec support
    ASoC: Intel: glk_rt5682_max98357a: common hdmi codec support
    ASoC: Intel: bxt-da7219-max98357a: common hdmi codec support
    ASoC: SOF: Intel: add support for snd-hda-codec-hdmi
    ASoC: Intel: skl-hda-dsp-generic: fix include guard name
    ASoC: Intel: skl-hda-dsp-generic: use snd-hda-codec-hdmi
    mtd: physmap_of: add a hook for Intel IXP4xx flash probing
    mtd: add DT bindings for the Intel IXP4xx Flash
    This adds device tree bindings for the Intel IXP4xx
    spi: pxa2xx: Add support for Intel Comet Lake-H
    Add Intel Comet Lake-H LPSS SPI PCI IDs.
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    ALSA: hda: Allow non-Intel device probe gracefully
    spurious kernel warning when the driver is loaded for a non-Intel
    This patch fixes these issues for non-Intel devices.
    Fixes: 82d9d54a6c0e ("ALSA: hda: add Intel DSP configuration / probe code")
    ASoC: SOF: Intel: hda-dsp: implement suspend/resume for S0ix<->S0 transition
    ASoC: SOF: Intel: CNL: add support for sending compact IPC
    ASoC: SOF: Intel: HDA: add cAVS specific compact IPC header file
    ASoC: SOF: Intel: hda-ipc: Don't read mailbox for PM_GATE reply
    ASoC: SOF: Intel: HDA: use macro for register polling retry count
    ASoC: SOF: Intel: hda-dsp: align the comments for D0I3C update
    ASoC: SOF: Intel: APL: add set_power_state() ops
    ASoC: SOF: Intel: CNL: add set_power_state() ops
    ASoC: SOF: Intel: hda-dsp: Add helper for setting DSP D0ix substate
    ASoC: SOF: Intel: hda-stream: fix the CONFIG_ prefix missing
    Fixes: 43b2ab9009b13b ('ASoC: SOF: Intel: hda: Disable DMI L1 entry during capture')
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Install Intel specific PMU task context synchronization adapter and
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Fixes: 087bfbb03269 ("perf/x86: Add generic Intel uncore PMU support")
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    buffers in some Intel processors similar to Microachitectural Data
     - Add support for Intel FW download error recovery
    Intel_lrc.c is the only caller and so to avoid some header file ordering
    ASoC: SOF: Intel: only support INFO_BATCH for legacy platforms
    Fixes: 6e08d6bbebeb ("pinctrl: Add Intel Cherryview/Braswell pin controller support")
    For some model PMIC's used on Intel boards we do not know how to
    i2c: i801: Add support for Intel Comet Lake PCH-H
    Add support for another Intel Comet Lake variant.
    i2c: i801: Add support for Intel Jasper Lake
    Add support for SMBus controller on Intel Jasper Lake PCH-N.
      debugfs error handling. The major changes are rather for Intel SOF and
      ASoC: Intel: sof-rt5682: add a check for devm_clk_get
      ASoC: SOF: Intel: hda: Disable DMI L1 entry during capture
      ASoC: SOF: Intel: initialise and verify FW crash dump data.
      ASoC: SOF: Intel: hda: fix warnings during FW load
    ASoC: SOF: Intel: initial support to JasperLake.
    ASoC: Intel: common: add ACPI matching tables for JSL
    ASoC: SOF: Intel: hda: add dev_err() traces for snd_sof_dsp_read_poll_timeout()
    ASoC: SOF: Intel: hda-loader: improve error handling
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Enable Intel Stratix10 Remote System Update (RSU) driver
    The Intel Remote System Update (RSU) driver provides a way for customers
    to update the boot configuration of a Intel Stratix 10 SoC device with
    mtd: spi-nor: intel-spi: add support for Intel Cannon Lake SPI flash
    ALSA: hda: add Intel DSP configuration / probe code
    Intel's HDA hardware with DSP. Actually, we cover three drivers:
    * Intel SST
    * Intel Sound Open Firmware (SOF)
    This commit changes Intel's NHLT ACPI module to a common
    DSP probe module for the Intel's hardware. All above sound
    Add HD Audio Device PCI ID for the Intel Tigerlake and Jasperlake
    spi: dw-pci: Fix Chip Select amount on Intel Elkhart Lake PSE SPI
    Intel(R) Programmable Services Engine (Intel(R) PSE) SPI controllers in
    Intel Elkhart Lake have two Chip Select signals instead of one.
    AMD has no equivalent of Intel's "Enable XSAVES/XRSTORS" VM-execution
    KVM: VMX: Use wrmsr for switching between guest and host IA32_XSS on Intel
       - Handle multiple instances of Intel chips without complaining.
       - Restore the Intel Strago DMI workaround
    The Intel SoCFPGA Agilex platform shares the same reset controller that
    on Intel Agilex platform.
    arm64: dts: agilex: add QSPI support for Intel Agilex
    This patch adds QSPI flash interface in device tree for Intel Agilex
    1GbE Intel Wired LAN Driver Updates 2019-10-21
    Fixes: 7981c0015af2 ("pinctrl: intel: Add Intel Sunrisepoint pin controller and GPIO support")
    Intel test robot reported a ~7% regression on TCP_CRR tests
    Deprecated. The newer Intel event lists in the tree already have these
    Cc: "Peter Zijlstra (Intel)" <peterz@infradead.org>
    Fixes: b9a2562f4918 ("Bluetooth: btusb: Trigger Intel FW download error recovery")
    ASoC: Intel: sof-rt5682: add a check for devm_clk_get
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
     - Users of Intel P-Unit IPC driver might be surprised by harmless
     "The fixes pertain to a problem with initializing the Intel GPIO
    Bluetooth: btusb: Trigger Intel FW download error recovery
    from such failures send Intel hard Reset to re-trigger FW download in
    1. Intel Read version command error
    3. Failure in Intel Soft Reset for switching to operational FW
    PCI: Add DMA alias quirk for Intel VCA NTB
    Intel Visual Compute Accelerator (VCA) is a family of PCIe add-in devices
    PCI: Fix Intel ACS quirk UPDCR register address
    d99321b63b1f ("PCI: Enable quirks for PCIe ACS on Intel PCH root ports")
    Fixes: d99321b63b1f ("PCI: Enable quirks for PCIe ACS on Intel PCH root ports")
    Exposes the ADC device present on, at least, Intel Merrifield platform.
    future if they need the quirk. All prior Intel board ids "<
    ASoC: Intel: eve: Enable mclk and ssp sclk early
    Intel(R) Speed Select Technology
    Intel(R) Speed Select Technology
    Intel PT:
    ASoC: SOF: Intel: bdw: fix operator precedence warnings
    Fixes: 3a9e204d4e369 ("ASoC: SOF: Intel: Add context data to any IPC timeout.")
    ASoC: SOF: Intel: byt: fix operator precedence warnings
    Fixes: 3a9e204d4e369 ("ASoC: SOF: Intel: Add context data to any IPC timeout.")
    Fixes: f8d9ddbc2851 ("dmaengine: dw: platform: Enable iDMA 32-bit on Intel Elkhart Lake")
     "Mostly tooling fixes, but also a couple of updates for new Intel
      x86/cpu: Add Comet Lake to the Intel CPU models header
    Tiger Lake is the followon to Ice Lake. From the perspective of Intel
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Tiger Lake is the followon to Ice Lake. From the perspective of Intel
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Comet Lake is the new 10th Gen Intel processor. From the perspective of
    Intel cstate residency counters, there is nothing changed compared with
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Comet Lake is the new 10th Gen Intel processor. PPERF and SMI_COUNT MSRs
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Comet Lake is the new 10th Gen Intel processor. From the perspective
    of Intel PMU, there is nothing changed compared with Sky Lake.
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    This includes two fixes for Intel pinctrl drivers:
    sync_write flag for all supported Intel platforms in SOF. When set,
    system resume flow on Intel Coffee Lake systems, and most recently
    ("ALSA: hda - Fix intermittent CORB/RIRB stall on Intel chips").
    The "comment" Kconfig lines for the Intel MIC drivers are
    Cc: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Here is an easy repro of this issue. On Intel CPUs, where ref-cycles
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    x86/cpu: Add Comet Lake to the Intel CPU models header
    Comet Lake is the new 10th Gen Intel processor. Add two new CPU model
    numbers to the Intel family list.
    Only Intel skl-pcm has .get_time_info implementation, but ALSA SoC
    Intel guy need to support it in the future.
    Only Intel skl-pcm has .get_time_info implementation, but ALSA SoC
    Intel guy need to support it in the future.
    Fixes: 3cdb9446a117 ("thunderbolt: Add support for Intel Ice Lake")
    Cc: "Peter Zijlstra (Intel)" <peterz@infradead.org>
    <4>[  673.484305] Hardware name: Intel Corporation Ice Lake Client Platform/IceLake U DDR4 SODIMM PD RVP TLC, BIOS ICLSFWR1.R00.3183.A00.1905020411 05/02/2019
    <4> [876.736156] Hardware name: Intel Corporation Ice Lake Client Platform/IceLake U DDR4 SODIMM PD RVP TLC, BIOS ICLSFWR1.R00.3183.A00.1905020411 05/02/2019
    <4> [876.736435] Hardware name: Intel Corporation Ice Lake Client Platform/IceLake U DDR4 SODIMM PD RVP TLC, BIOS ICLSFWR1.R00.3183.A00.1905020411 05/02/2019
    on this edk2-derived Intel Purley platform it's little endian:
        DMI: Intel Corporation PURLEY/PURLEY, BIOS PLYDCRB1.86B.0119.R05.1701181843 01/18/2017
    Intel:
      - Fix period for Intel fixed counters.
    on Intel Bay Trail systems:
    on Intel platforms (Gemini Lake/Whiskey Lake/Comet Lake/Ice Lake). It
    doesn't affect platforms before Gemini Lake or any Intel device in
    Fixes: 6ed151f26484 ("xhci-ext-caps.c: Add property to disable Intel SW switch")
    contiguous MSR indices reserved by Intel for event selectors.
    Fixes: e2ada66ec418 ("kvm: x86: Add Intel PMU MSRs to msrs_to_save[]", 2019-08-21)
    only drivers that remain different are the Intel ones
    Current versions of Intel's SDM incorrectly state that "bits 31:15 of
    Nadav previously reported the bug[*], both to KVM and Intel, and fixed
    MSR indices reserved by Intel for event selectors.  Since some machines
    Fixes: e2ada66ec418 ("kvm: x86: Add Intel PMU MSRs to msrs_to_save[]", 2019-08-21)
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    ASoC: SOF: Intel: Add context data to any IPC timeout.
    ASoC: SOF: Intel: hda: fix reset of host_period_bytes
    ASoC: SOF: Intel: hda: Disable DMI L1 entry during capture
    There is a known issue on some Intel platforms which causes
    ASoC: SOF: Intel: initialise and verify FW crash dump data.
    ASoC: SOF: Intel: hda: fix warnings during FW load
    Fixes: ee1a6ca43dba ("pinctrl: intel: Add Intel Broxton pin controller support")
    contiguous MSR indices reserved by Intel for event selectors. Since
    ASoC: Intel: cht_bsw_rt5645: Add quirk for boards using pmc_plt_clk_0
    ("ASoC: Intel: boards: use devm_clk_get() unconditionally"), enabling
    commit 22af29114eb4 ("ASoC: Intel: cht-bsw-rt5645: add quirks for
    [41958.710568] Hardware name: Intel Corporation NUC7i5BNK/NUC7i5BNB, BIOS BNKBL357.86A.0052.2017.0918.1346 09/18/2017
    Newer Zhaoxin CPUs support LMCE compatible with Intel. Add support for
    All newer Zhaoxin CPUs support CMCI and are compatible with Intel's
    All newer Zhaoxin CPUs are compatible with Intel's Machine-Check
    Cc: "Peter Zijlstra (Intel)" <peterz@infradead.org>
    Intel Cherry Trail Whiskey Cove extcon driver connect USB data lines to
    perf jevents: Fix period for Intel fixed counters
    The Intel fixed counters use a special table to override the JSON
      The first one adds an Intel representative for the process, and the
      Documentation/process: Volunteer as the ambassador for Intel
    Call support for Intel Sunrisepoint, Lewisburg, Denverton and Kaby Lake.
     - Enable intel_pch_thermal and MMIO RAPL support for Intel Icelake
    bit 62 to bits 52..53 since Intel is allocating EPT page table
    [  515.228904] Hardware name: Intel TBG,ICH10/Ikaria_QC_1b, BIOS 1.22.0 06/04/2018
    Fixes: a87f2d3a6eadab ("KVM: x86: Add Intel CPUID.1F cpuid emulation support")
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
     - Plenty of fixes to Intel Speed-Select Technology tools
    Fixes: 4c6926a23b76 ("acpi/nfit, libnvdimm: Add unlock of nvdimm support for Intel DIMMs")
    According to the Intel SDM, volume 2, "CPUID," the index is
    Fixes: a87f2d3a6eadab ("KVM: x86: Add Intel CPUID.1F cpuid emulation support")
    As the latest Intel 64 and IA-32 Architectures Software Developer's
    latest Intel 64 and IA-32 Architectures Software Developer's Manual.
    According to section "Checks Related to Address-Space Size" in Intel SDM
        On processors that do not support Intel 64 architecture, checks are
      - Intel Xeon E3-1220:  36 bits
      - Intel Core i7-8650:  39 bits
    kvm: x86: Add Intel PMU MSRs to msrs_to_save[]
       - Add support for Intel Tiger Lake to Intel LPSS PCI
       - Add support for Intel Sky Lake to Intel LPSS PCI
      mfd: intel-lpss: Add Intel Skylake ACPI IDs
       - Whitelist some Intel host bridges for P2P DMA (Logan Gunthorpe)
      Intel VMD host bridge driver:
      - Whitelist some Intel host bridges for P2PDMA (Logan Gunthorpe)
      PCI/P2PDMA: Whitelist some Intel host bridges
     "This includes DT support thanks to Srini and more work done by Intel
       - More updates and improvements to Intel driver"
           - Add support for Intel Tiger Lake SPI serial flash
    This fixes an issue seen on some Intel Kaby Lake based
       - The Intel driver can now request locked pads.
    Intel(R) Speed Select Technology
    <4> [876.736156] Hardware name: Intel Corporation Ice Lake Client Platform/IceLake U DDR4 SODIMM PD RVP TLC, BIOS ICLSFWR1.R00.3183.A00.1905020411 05/02/2019
    <4> [876.736435] Hardware name: Intel Corporation Ice Lake Client Platform/IceLake U DDR4 SODIMM PD RVP TLC, BIOS ICLSFWR1.R00.3183.A00.1905020411 05/02/2019
      xhci-ext-caps.c: Add property to disable Intel SW switch
       - Fix the ACPI LPSS (Low-Power Subsystem) driver for Intel SoCs to
      dmaengine: dw: platform: Enable iDMA 32-bit on Intel Elkhart Lake
         Intel SST/SOF
       - Clean up HD-audio core and remove indirect access ops for Intel SOF
       - sdhci-of-arasan: Add Support for Intel LGM eMMC
       - sdhci-pci: Add another Id for Intel CML
     - Intel CherryTrail platforms had a regression with wake up. Now it's
     - Intel PMC driver got fixed in order to work nicely in Xen
     - Intel Speed Select driver provides bucket vs core count relationship.
     - Rework the Intel model names symbols/macros, which were decades of
     - Add new Intel CPU model IDs:
     - Remove Intel MPX user-visible APIs and the self-tests, because the
      x86/cpu: Add new Airmont variant to Intel family
      x86/cpu: Add Elkhart Lake to Intel family
      x86/cpu: Add Tiger Lake to Intel family
       - Intel PEBS support for PT hardware tracing
       - Other Intel PT improvements: high order pages memory footprint
       - Vendor event updates for Intel and PowerPC CPUs,
       - Updates to hardware tracing tooling for ARM and Intel CPUs,
      ST-Microelectronics, Intel/Altera, Rockchips, Allwinner, Broadcom and
      The Kendin/Micrel/Microchip KS8695, Winbond/Nuvoton W90x900 and Intel
     - bounce buffering DMA-API implementatation in the Intel VT-d driver
         We now have three consumers that can use this: Intel IXP4xx,
         struct instead of using set-up functions (the new way) for Intel
            - Add support for Intel Tiger Lake SPI serial flash
       Hardware name: Intel Corporation W2600CR/W2600CR, BIOS SE5C600.86B.02.04.0003.102320141138 10/23/2014
    100GbE Intel Wired LAN Driver Updates 2019-09-12
    Intel Wired LAN Driver Updates 2019-09-11
    Intel Wired LAN Driver Updates 2019-09-11
    (*) For both Intel and AMD, INIT signals should be latched while vCPU
    (*) For Intel, INIT should also be latched while vCPU is in VMX
    According to Intel SDM section 25.2 "Other Causes of VM Exits",
    (See Intel SDM Appendix C "VMX BASIC EXIT REASONS")
    64-bit and AFAIK not on Intel.
    mmc: sdhci-of-arasan: Add Support for Intel LGM eMMC
    with the PHY on Intel's LGM(Lightning Mountain) SoC devices.
    Therefore, add a new compatible, to adapt the Intel's LGM
    dt-bindings: mmc: sdhci-of-arasan: Add new compatible for Intel LGM eMMC
    with the eMMC PHY on Intel's Lightning Mountain SoC.
    mmc: sdhci-pci: Add another Id for Intel CML
    Add another PCI Id for Intel CML.
    Intel VT-d specification revision 3 added support for Scalable Mode
    The Intel VT-d hardware uses paging for DMA remapping.
    Intel IOMMU driver will use bounce pages for those
    This adds trace support for the Intel IOMMU driver. It
    Documentation/process: Volunteer as the ambassador for Intel
    <4> [538.151864] Hardware name: Intel corporation NUC6CAYS/NUC6CAYB, BIOS AYAPLCEL.86A.0056.2018.0926.1100 09/26/2018
       Intel rivers.
    Intel Wired LAN Driver Updates 2019-09-09
    This series contains a variety of cold and hot savoury changes to Intel
    Reviewed-by: H. Peter Anvin (Intel) <hpa@zytor.com>
    Documentation: iavf: Update the Intel LAN driver doc for iavf
    Intel(R) Speed Select Technology
    Fixes: 3fb4f7cd472c ("tools/power/x86: A tool to validate Intel Speed Select commands")
    100GbE Intel Wired LAN Driver Updates 2019-09-05
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
     - Revert an Intel VT-d patch that caused problems for some users.
     - Removal of a feature in the Intel VT-d driver that was never
    Cc: John Harrison <John.C.Harrison@Intel.com>
    x86/cpu: Add new Airmont variant to Intel family
    Add new Airmont variant CPU model to Intel family.
    x86/cpu: Add Elkhart Lake to Intel family
    Add the model number/CPUID of atom based Elkhart Lake to the Intel
    x86/cpu: Add Tiger Lake to Intel family
    Intel family.
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    MAINTAINERS: add maintainer for Intel Stratix10 FW drivers
    Add myself as maintainer for the newly created Intel Stratix10
    Describe Intel Stratix10 Remote System Update (RSU) device attributes
    firmware: add Intel Stratix10 remote system update driver
    The Intel Remote System Update (RSU) driver exposes interfaces access
    through the Intel Service Layer to user space via sysfs interface.
    on Intel Stratix 10 SoC.
    configuration of a Intel Stratix 10 SoC device with significantly reduced
    Extend Intel Stratix10 service layer driver to support new RSU notify and
    Intel Elkhart Lake may use High Speed UART from OSE IP block.
    Enable OSE HS UART on Intel Elkhart Lake by adding PCI IDs.
    Provide PCI device and function as instance ID for Intel Quark UART DMA.
    A collection of improvements and fixes for Intel pinctrl drivers
    100GbE Intel Wired LAN Driver Updates 2019-09-03
    This patchset adds support for the v2 revision of Intel (Altera)'s CVP
    The biggest change is the addition of Intel Ice Lake integrated
      thunderbolt: Add support for Intel Ice Lake
    thermistor, AMD SB-TSI or Intel PECI).
    Intel Cannon Lake PCH moved the NO_REBOOT bit to reside as part of the
    In Intel Cannon Lake PCH the NO_REBOOT bit was moved from the private
    Enable static DRD mode in Intel platforms which guarantees
    xhci-ext-caps.c: Add property to disable Intel SW switch
    adds a property to Intel USB Role Switch platform driver
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    mfd: intel-lpss: Add Intel Skylake ACPI IDs
    Add an MFD driver for Intel Merrifield Basin Cove PMIC.
    The driver is done in the same way as the rest of Intel PMIC MFD drivers
    Intel PT:
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
    This way we continue to be able to process perf.data files with Intel PT
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
            "BriefDescription": "Intel Optane DC persistent memory read latency (ns). Derived from unc_m_pmm_rpq_occupancy.all",
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    future. The logic in ahci_intel_pcs_quirk() looks for all Intel AHCI
      - Intel(R) Xeon(R) Gold 6140 CPU @ 2.30GHz
      - Intel Corporation Ethernet Controller XXV710 for 25GbE SFP28 (rev 02)
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    ASoC: SOF/Intel: fix selection of SND_INTEL_NHTL
    Fixes: 68b953aeb50d9 ('ASoC: SOF: Intel: hda: fixup HDaudio topology name with DMIC number')
    ASoC: Intel: broadwell: Simplify device probe
    ASoC: Intel: bdw-rt5677: Simplify device probe
    ASoC: Intel: haswell: Simplify device probe
    ASoC: Intel: Haswell: Adjust machine device private context
    Fixes: e87055d732e3 ("ASoC: Intel: haswell: platform name fixup support")
    Fixes: 7e40ddcf974a ("ASoC: Intel: bdw-rt5677: platform name fixup support")
    Fixes: 2d067b2807f9 ("ASoC: Intel: broadwell: platform name fixup support")
    Add support for Intel(R) Programmable Services Engine (Intel(R) PSE) I2C
    controller in Intel Elkhart Lake when interface is assigned to the host
    ASoC: Intel: Baytrail: Fix implicit fallthrough warning
    Fixes: b80d19c166c4 ("ASoC: Intel: Restore Baytrail ADSP streams only when ADSP was in reset")
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    100GbE Intel Wired LAN Driver Updates 2019-08-26
    Fixes: fa31b3cb2ae1 ("xhci: Add Intel extended cap / otg phy mux handling")
    The new values for the recent Intel and AMD chips are missing in the
    If PEBS declares ability to output its data to Intel PT stream, use the
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    For example, PEBS events can come out as records in the Intel PT stream
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    intel_mgbe_common_data struct which keeps all Intel common configuration.
    Second layer will be xxx_common_data which keeps all the different Intel
    ASoC: Intel: Skylake: Release topology when we are done with it
    ASoC: Intel: Skylake: Print module type instead of id
    ASoC: Intel: NHLT: Fix debug print format
    ASoC: Intel: Fix use of potentially uninitialized variable
    ASoC: Intel: Skylake: Use correct function to access iomem space
    [  245.526197] Hardware name: Intel Corporation Tiger Lake Client Platform/TigerLake U DDR4 SODIMM RVP, BIOS TGLSFWR1.D00.2081.A10.1904182155 04/18/2019
    David Cohen seems left Intel few years back. Remove the stale record in
    The driver for the Intel USB role mux now always supplies
    thunderbolt: Add support for Intel Ice Lake
       - Explain the Intel CPU model naming convention so that the repeating
      x86/cpu: Explain Intel model naming convention
    100GbE Intel Wired LAN Driver Updates 2019-08-23
    Newer Intel FPGAs have different Vendor Specific offsets than
      kernel. Intel hit me with a series of fixes for TID processing.
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    register restoring during resume") that Intel Lynxpoint and compatible
    over suspend/resume cycle turned out to be false on Intel Broadwell.
    For Intel platforms, the BIOS provides a menu to enable/disable the
    Intel-specific _DSD property. The same capability will be added to
    Add debugfs file to dump the Intel SoundWire registers
    40GbE Intel Wired LAN Driver Updates 2019-08-22
    KVM: x86: use Intel speculation bugs and features as derived in generic x86 code
    Similar to AMD bits, set the Intel bits from the vendor-independent
    However, we need to hide the bit on Intel processors, so move
    about the vendor and they should be set on Intel processors as well.
    Now that the prototype and Intel implementation are enabled, use this
    The BIOS provides an Intel-specific property, let's use it to avoid
    On all released Intel controllers (CNL/CML/ICL), PDI2 reports an
    dmaengine: dw: platform: Enable iDMA 32-bit on Intel Elkhart Lake
    Intel® PSE (Programmable Services Engine) provides few DMA controllers
    to the host on Intel Elkhart Lake. Enable them in the ACPI glue driver.
    100GbE Intel Wired LAN Driver Updates 2019-08-20
    Intel pstate driver exposes min_perf_pct and max_perf_pct sysfs files,
    [56997.639808] Hardware name: Intel Corporation Tiger Lake Client Platform/TigerLake U DDR4 SODIMM RVP, BIOS TGLSFWI1.R00.2252.A03.1906270154 06/27/2019
    mtd: spi-nor: intel-spi: Add support for Intel Tiger Lake SPI serial flash
    Intel Tiger Lake has the same SPI serial flash controller as Ice Lake.
    dmaengine: dw: Update Intel Elkhart Lake Service Engine acronym
    Intel Elkhart Lake Offload Service Engine (OSE) will be called as
    Intel(R) Programmable Services Engine (Intel(R) PSE) in documentation.
    frameworks, opt for one already in use by Intel's CI and so allow easy
    Refer to Intel SDM for details on the MSR: MSR_TEMPERATURE_TARGET.
       - Maintainers update so Tony gets involved when Intel models are
    - 24 cores of Intel Xeon E5-2620 v3 @ 2.40 GHz
    x86/cpu: Explain Intel model naming convention
    very helpful.  Instead just try to probe for Intel IOMMUs in mem_init
    Hardware name: Intel Corporation Broadwell Client platform/Basking Ridge, BIOS BDW-E2R1.86C.0118.R01.1503110618 03/11/2015
    PCI/P2PDMA: Whitelist some Intel host bridges
    Intel devices do not have good support for P2P requests that span different
    Add Intel devices that have been tested and are known to work. There are
    ASoC: SOF: topology: initial support for Intel ALH DAI type
    Enable the DesignWare watchdog driver that is present on the Intel
    ASoC: SOF: Intel: initial support for Elkhart Lake
    ASoC: Intel: common: add ACPI matching tables for EHL
    ASoC: SOF: Intel: initial support for Tiger Lake.
    ASoC: Intel: common: add ACPI matching tables for Tiger Lake
    ASoC: Intel: boards: Add Cometlake machine driver support
    Add a Intel event file for perf.
    ASoC: Intel: Skylake: Print constant literals from format specifier
    Intel PT:
      - Add PEBS via Intel PT support, the kernel bits went via PeterZ.
    Intel:
     - A couple more fixes for the Intel VT-d driver for bugs introduced
    ALSA: hda - Drop unsol event handler for Intel HDMI codecs
    We don't need to deal with the unsol events for Intel chips that are
    perf intel-pt: Add brief documentation for PEBS via Intel PT
    Document how to select PEBS via Intel PT and how to display synthesized
    synthesizing PEBs via Intel PT events.
    ARM: remove Intel iop33x and iop13xx support
    iop32x, the other families only ever supported the Intel reference
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    ASoC: Intel: hsw: remove i386 build warning w/ size_t argument
    Fixes: abf31feea26c0 ('ASoC: Intel: Update request-reply IPC model')
    Add a Intel event file for perf.
    ASoC: SOF: Intel: hda: fixup HDaudio topology name with DMIC number
    spi: dw-pci: Add support for Intel Elkhart Lake PSE SPI
    Add support for Intel(R) Programmable Services Engine (Intel(R) PSE) SPI
    controller in Intel Elkhart Lake when interface is assigned to the host
    ASoC: Intel: skl-hda-dsp-generic: add dmic dapm widget and route
    ASoC: Intel: skl-hda-dsp-generic: add dependency to dmic driver
    ASoC: Intel: boards: Match Product Family instead of product
    ASoC: Intel: sof-rt5682: add dmic dapm widget to support dmic PCM
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    mfd: intel-lpss: Add Intel Tiger Lake PCI IDs
    Intel Tiger Lake has the same LPSS than Intel Broxton.
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
      MAINTAINERS: Update Intel ASoC drivers maintainers
      ASoC: Intel: Fix some acpi vs apci typo in somme comments
      ASoC: SOF: Intel: hda: remove misleading error trace from IRQ thread
    ASoC: SOF: Intel: Add missing include file hdac_hda.h
    Fixes: d4ff1b3917a5 ("ASoC: SOF: Intel: Initialize hdaudio bus properly")
    [  106.418344] Hardware name: Intel Corporation NUC7i5BNK/NUC7i5BNB, BIOS BNKBL357.86A.0052.2017.0918.1346 09/18/2017
    ASoC: SOF: Intel: byt: Refactor fw ready / mem windows creation
    ASoC: SOF: Intel: hda: Use generic function for fw ready / mem windows creation
    ASoC: SOF: Intel: bdw: Use generic function for fw ready / mem windows creation
    ASoC: SOF: Intel: Add missing include file hdac_hda.h
    Fixes: d4ff1b3917a5 ('ASoC: SOF: Intel: Initialize hdaudio bus properly")
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    ASoC: Intel: Skylake: large_config_get overhaul
    ASoC: Intel: Skylake: Limit large_config_get to single frame
    ASoC: SOF: Intel: Initialize hdaudio bus properly
    A couple of places in ASoC Intel drivers have the access via io_ops
    Hardware name: Intel Corporation S5520HC/S5520HC, BIOS S5500.86B.01.10.0025.030220091519 03/02/2009
    Version 1.08 of pin list has some changes in pin names for Intel Denverton.
    According to Section 3.5 of the "Intel Low Power S0 Idle" document [1],
    Link: https://uefi.org/sites/default/files/resources/Intel_ACPI_Low_Power_S0_Idle.pdf # [1]
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    ASoC: Intel: Update request-reply IPC model
    ASoC: SOF: Intel: hda: fix MSI handling
    Fixes: 672ff5e3596ee ('ASoC: SOF: Intel: hda: add a parameter to disable MSI')
    ASoC: SOF: Intel: hda: Initialize HDA controller after i915 init
    Fixes: be1b577d01787c ("ASoC: SOF: Intel: hda: fix the hda init chip"
    40GbE Intel Wired LAN Driver Updates 2019-08-05
    100GbE Intel Wired LAN Driver Updates 2019-08-04
      execution. The entry from kernel mode issue affects only Intel CPUs
      kernel mode path for all affected CPUs and on the affected Intel CPUs
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
      spi: pxa2xx: Add support for Intel Tiger Lake
    100GbE Intel Wired LAN Driver Updates 2019-08-01
      Intel speak) is present and that subsystems can rely on that for
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    spi: pxa2xx: Add support for Intel Tiger Lake
    Intel Tiger Lake -LP LPSS SPI controller is otherwise similar than
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    CPU: Intel(R) Xeon(R) Gold 6154 CPU @ 3.00GHz
    CPU: Intel(R) Xeon(R) CPU E5-2680 v3 @ 2.50GHz
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    100GbE Intel Wired LAN Driver Updates 2019-07-31
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    ASoC: Intel: SoC: skylake: no need to check return value of debugfs_create functions
    <6> [416.512207] [drm] Please file a _new_ bug report on bugs.freedesktop.org against DRI -> DRM/Intel
    Fixes: ff2895592f0f ("Bluetooth: hci_intel: Add Intel baudrate configuration support")
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    ASoC: Intel: Skylake: use common NHLT module
    ASoC: Intel: Skylake: move NHLT header to common directory
    MAINTAINERS: Update Intel ASoC drivers maintainers
    Adding myself to Intel ASoC drivers maintainers list.
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    in header files related to Drivers for Intel(R) Trace Hub
       - Intel PMC core driver supports Intel Ice Lake NNPI processor.
    Using the Intel Gallium driver, I have seen intermittent failures in
    Intel provided the following information:
         PM resume seen on some Intel chips
      ALSA: hda - Fix intermittent CORB/RIRB stall on Intel chips
     - revert an Intel VT-d patch that caused boot problems on some machines
     - fix a potential crash when Intel VT-d domain allocation fails
     - fix crash in Intel VT-d driver when accessing a domain without a
     - formatting fix for new Intel VT-d debugfs code
     - fix for a NULL-pointer dereference in Intel VT-d driver when PCI
    ASoC: Intel: Skylake: Remove static table index when parsing topology
    ASoC: Intel: Fix some acpi vs apci typo in somme comments
    ICL-NNPI can re-use Ice Lake Mobile regmap to enable Intel PMC Core
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    The Intel SDM states that bit 13 of Icelake's MSR_OFFCORE_RSP_x
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Reported-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    - B. Intel 8080 type parallel bus
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    1GbE Intel Wired LAN Driver Updates 2019-07-24
    ALSA: hda - Fix intermittent CORB/RIRB stall on Intel chips
    It turned out that the recent Intel HD-audio controller chips show a
    the recent Intel chips, Skylake and onward, as a workaround.
    ASoC: Intel: Skylake: Cleanup skl_module_cfg declaration
    ASoC: Intel: Skylake: Make MCPS and CPS params obsolete
    ASoC: Intel: Skylake: Do not disable FW notifications
    ASoC: Intel: Skylake: Remove memory available check
    ASoC: Intel: Skylake: Remove MCPS available check
    ASoC: Intel: Skylake: Combine snd_soc_skl_ipc and snd_soc_skl
    ASoC: Intel: Skylake: Merge skl_sst and skl into skl_dev struct
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    ASoC: SOF: Intel: hda: fix stream id setting
    ASoC: SOF: Intel: hda: fix link DMA config
    ASoC: SOF: Intel: ssp: BCLK delay parameter
    ASoC: SOF: Intel: hda: reset link DMA state in prepare
    ASoC: SOF: Intel: hda: add a parameter to disable MSI
    ASoC: SOF: Intel: hda: remove duplicated clear WAKESTS
    ASoC: SOF: Intel: hda: use SOF defined init chip in resume
    ASoC: SOF: Intel: hda: set position buffer in init chip
    ASoC: SOF: Intel: hda: Enable jack detection
    ASoC: SOF: Intel: hda: reduce ifdef usage for hda
    ASoC: SOF: Intel: hda: correct ROM state mask
    Intel platforms, usually load all the section in a contiguous memory
    a change to existing Intel code.
    ASoC: SOF: Intel: hda: remove misleading error trace from IRQ thread
    [   48.477915] Hardware name: Intel Corporation NUC7i5BNK/NUC7i5BNB, BIOS BNKBL357.86A.0052.2017.0918.1346 09/18/2017
    Intel VT-d driver was reworked to use common deferred flushing
    ASoC: SOF: Intel: hda: Make hdac_device device-managed
    AMD and Intel both have serializing lfence (X86_FEATURE_LFENCE_RDTSC).
    bit (X86_FEATURE_MFENCE_RDTSC), since both AMD and Intel have
    the Intel Architecture Intsruction Set Extensions Programming Reference
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    vCPUs reside.  There is no hardware virtual timer on Intel for guest
    [51679.517971] Hardware name: Intel Corporation NUC7i5BNK/NUC7i5BNB, BIOS BNKBL357.86A.0052.2017.0918.1346 09/18/2017
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
       - A correction of Intel Icelake HDMI audio code
     "These modify the Intel RAPL driver to allow it to use an MMIO
      such an interface for it, add Intel Ice Lake CPU IDs to the RAPL
       - Add MMIO interface support to the Intel RAPL power capping driver
       - Add Intel Ice Lake CPU IDs to the RAPL driver (Zhang Rui, Rajneesh
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
      dmaengine: dw: Enable iDMA 32-bit on Intel Elkhart Lake
    To avoid semantic inconsistency, the fixed_counters in Intel vPMU
    type in virtio pmem driver. This is reported by Intel test
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Tested-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Intel HDMI/DP, where the jack detection is managed via the audio
    ASoC: Intel: bytcht_es8316: Add quirk for Irbis NB41 netbook
      i2c: i801: Add support for Intel Tiger Lake
       - Add support for Add Intel Elkhart Lake PCH to Intel LPSS
      mfd: intel-lpss: Add Intel Elkhart Lake PCH PCI IDs
       Documentation/Intel-IOMMU.txt -> Documentation/x86/intel-iommu.rst
    Intel adds AVX512 BFLOAT16 feature in CooperLake, which is CPUID.7.1.EAX[5].
       - Intel PMC core driver has been extended to be ACPI enumerated if
       - From now on the Intel Speed Select Technology is supported thru a
      various Intel drivers"
      MAINTAINERS: Update for Intel Speed Select Technology
      tools/power/x86: A tool to validate Intel Speed Select commands
      platform/x86: ISST: Add Intel Speed Select PUNIT MSR interface
      platform/x86: ISST: Add Intel Speed Select mailbox interface via MSRs
      platform/x86: ISST: Add Intel Speed Select mailbox interface via PCI
      platform/x86: ISST: Add Intel Speed Select mmio interface
       - intel-spi: Add support for Intel Elkhart Lake SPI serial flash
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Intel PT:
      drivers: base: cacheinfo: Ensure cpu hotplug work is done before Intel RDT
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Link: https://patchwork.freedesktop.org/patch/msgid/20190712070745.35239-4-John.C.Harrison@Intel.com
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Link: https://patchwork.freedesktop.org/patch/msgid/20190712070745.35239-3-John.C.Harrison@Intel.com
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Link: https://patchwork.freedesktop.org/patch/msgid/20190712070745.35239-2-John.C.Harrison@Intel.com
       - sdhci-pci: Add support for Intel EHL
      mmc: sdhci-pci: Add support for Intel EHL
    Tiger Lake is a Intel® Processor containing Intel® HD Graphics.
    Introduce MMIO RAPL support as Intel processor_thermal device exposes the
    Cc: John Harrison <John.C.Harrison@Intel.com>
    Cc: John Harrison <John.C.Harrison@Intel.com>
    Our past DDI-based Intel platforms have had a fixed DDI<->PHY mapping.
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    mmc: sdhci-pci: Add support for Intel EHL
    Add PCI Ids for Intel EHL.
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
       - CPU PMU and uncore driver updates to Intel Snow Ridge, IceLake,
       - vendor updates to Intel, cs-etm (ARM), ARM64, s390,
       - various enhancements to Intel PT tooling support:
       - Fix address space handler removal in the ACPI PMIC driver for Intel
       - Continued development of ASoC Intel SOF stuff
      ASoC: SOF: Intel: implement runtime idle for CNL/APL
      add support for Intel Icelake Xeon and then fix a few corner cases"
      EDAC, i10nm: Add Intel additional Ice-Lake support
      EDAC/ie31200: Add Intel Coffee Lake CPU support
     - Generic IOMMU domain support for the Intel VT-d driver. This driver
       Intel VT-d driver via debugfs.
      spi: pxa2xx: Add support for Intel Elkhart Lake
    Fixes: 5130c6e55531 ("perf scripts python: export-to-sqlite.py: Export Intel PT power and ptwrite events")
    Fixes: aba44287a224 ("perf scripts python: export-to-postgresql.py: Export Intel PT power and ptwrite events")
      Note that, on Intel, a similar attack exists in the above gadget when
     "Implement multi-die topology support on Intel CPUs and expose the die
       - Small fixes, cleanups, improvements and the usual new Intel CPU
    - intel-spi: Add support for Intel Elkhart Lake SPI serial flash
    ASoC: SOF: Intel: implement runtime idle for CNL/APL
    PM idle logic as the Intel AZX HDA driver. If any HDA codecs are
    i2c: i801: Add support for Intel Tiger Lake
    Add SMBUS PCI ID for Intel Tiger Lake -LP.
    commit 5cd1c56c42be ("i2c: i801: Add support for Intel Comet Lake")
    commit 9be1485accd4 ("i2c: i801: Add support for Intel Elkhart Lake")
    Registers" in Intel SDM vol 3C, the following checks are performed on
       - On processors that support Intel 64 architecture, the base-address
      soundwire: Intel: add log for number of PCM and PDM PDIs
    drivers: base: cacheinfo: Ensure cpu hotplug work is done before Intel RDT
    This adds Ice Lake NNPI support to the Intel(R) Trace Hub.
      - Fixes for SkylakeX and CascadeLakeX Intel vendor events.
    Intel PT:
    Refer to the Intel SDM Vol.4, the package C-state residency counters
    MAINTAINERS: Update for Intel Speed Select Technology
    tools/power/x86: A tool to validate Intel Speed Select commands
    The Intel(R) Speed select technologies contains four features.
    spi: pxa2xx: Add support for Intel Elkhart Lake
    Intel Elkhart Lake has the same LPSS than Intel Broxton. Add support for
    Cc: Yang Zhang <yang.z.zhang@Intel.com>
    platform/x86: ISST: Add Intel Speed Select PUNIT MSR interface
    platform/x86: ISST: Add Intel Speed Select mailbox interface via MSRs
    tools/x86/power to enumerate and control Intel Speed Select features.
    platform/x86: ISST: Add Intel Speed Select mailbox interface via PCI
    tools/x86/power to enumerate and control Intel Speed Select features.
    platform/x86: ISST: Add Intel Speed Select mmio interface
    Encapsulate common functions which all Intel Speed Select Technology
    platform/x86: ISST: Update ioctl-number.txt for Intel Speed Select interface
    Fixes: 4b45efe85263 ("mfd: Add support for Intel Sunrisepoint LPSS devices")
    mfd: intel-lpss: Add Intel Elkhart Lake PCH PCI IDs
    Intel Elkhart Lake has the same LPSS than Intel Broxton.
    - show that this is about Intel PMICs
    - Glimmer based devices [Intel SOC using LPC transport]
    This test *also* detects a bug in KVM when run on an Intel host.  KVM
    DWC3 also got support for Intel Elkhart Lake platforms.
      usb: dwc3: pci: Add Support for Intel Elkhart Lake Devices
    Intel Wired LAN Driver Updates 2019-06-28
    This series contains a smorgasbord of updates to many of the Intel
    Recent Intel chipsets including Skylake and ApolloLake have a special
    RR2DCDELAY exists on I210 and I211 Intel Gigabit Ethernet chips and it stands
    This aligns the iavf_debug() macro with the other Intel drivers.
    wbinvd(). As per the Section 11.11.8 of the Intel 64 and IA 32
     - power management fix in Intel-ISH driver, from Hyungwoo Yang
     - use-after-free fix in Intel-ISH driver, from Dan Carpenter
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    - 24 cores of Intel Xeon E5-2620 v3 @ 2.40 GHz
    - 24 cores of Intel Xeon E5-2620 v3 @ 2.40 GHz
    Intel Wired LAN Driver Updates 2019-06-26
    For example in Intel Ice Lake two root ports (RP0 and RP1), Thunderbolt
    As an example where this becomes an issue is Intel Ice Lake where the
    00:07.0 PCI bridge: Intel Corporation Device 8a1d (rev ff) (prog-if ff)
    performance modes. Performance data is from Intel Skylake and HGST SS300
    Currently default perf_mode is set to 'balanced' on Intel architecture
    scsi: ufshdc-pci: Add Intel PCI IDs for EHL
    Add more Intel PCI IDs.
    specific build-bots (like Intel's test robot) to compile the driver and
    ASoC: Intel: Skylake: Strip T and L from TLV IPCs
    ASoC: Intel: Skylake: Reset pipeline before its deletion
    ASoC: Intel: Common: Fix NULL dereference in tx_wait_done
    ASoC: Intel: Fix race condition in IPC rx list
    ASoC: Intel: Skylake: Read HIPCT extension before clearing DONE bit
    ASoC: Intel: hdac_hdmi: Set ops to NULL on remove
    ASoC: Intel: Skylake: Fix NULL ptr dereference when unloading clk dev
    ASoC: Intel: Skylake: Properly cleanup on component removal
    ASoC: Intel: Skylake: Add function to cleanup debugfs interface
    ASoC: Intel: Skylake: Don't return failure on machine driver reload
    ASoC: Intel: Skylake: Initialize lists before access so they are safe to use
    ASoC: Intel: Skylake: Use recommended SDxFMT programming sequence
    perf scripts python: export-to-postgresql.py: Export Intel PT power and ptwrite events
    For the formats for Intel PT power and ptwrite events, create tables and
    and mwait, pwre, exstop and pwrx, but all Intel PT implementations
    perf scripts python: export-to-sqlite.py: Export Intel PT power and ptwrite events
    For the formats for Intel PT power and ptwrite events, create tables and
    and mwait, pwre, exstop and pwrx, but all Intel PT implementations
    Using the Intel Gallium driver, I have seen intermittent failures in
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    dmaengine: dw: Enable iDMA 32-bit on Intel Elkhart Lake
    Intel Elkhart Lake OSE (Offload Service Engine) provides few DMA controllers
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Originally-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    ASoC: SOF: Intel: hda: remove duplicated include from hda.c
    can be found in the latest Intel Architecture Instruction Set Extensions
    and Future Features Programming Reference and Intel 64 and IA-32
    mtd: spi-nor: intel-spi: Add support for Intel Elkhart Lake SPI serial flash
    Intel Elkhart Lake has the same SPI serial flash controller as Ice Lake.
    Same as Intel, Zhaoxin MP CPUs support C3 share cache and on all
    flags correctly in the same way as Intel does.
    Intel PT:
          May 2019 version: Vol. 3B 18.5.5.2 PEBS output to Intel® Processor Trace
    i2c: i801: Add support for Intel Elkhart Lake
    Add PCI ID for Intel Elkhart Lake PCH.
    Update the documentation to say Intel CPUs have this requirement,
    EDAC, i10nm: Add Intel additional Ice-Lake support
    EDAC/ie31200: Add Intel Coffee Lake CPU support
    ASoC: Intel: Skylake: Switch to modern UUID API
    can be found in the latest Intel Architecture Instruction Set Extensions
    Cc: "Peter Zijlstra (Intel)" <peterz@infradead.org>
    usb: dwc3: pci: Add Support for Intel Elkhart Lake Devices
    ASoC: Intel: sof-rt5682: correct naming for dmic16k
    ASoC: Intel: sof-rt5682: add MCLK support for BYT platform
     - CPU vendor = Intel;
    permormance modes. Performance data is from Intel Skylake and HGST SS300
    ASoC: Intel: sof_rt5682: use GFP_KERNEL instead of GFP_ATOMIC
    ASoC: Intel: Skylake: Fix incorrect capture position reporting
    Intel Wired LAN Driver Updates 2019-06-17
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Link: https://patchwork.freedesktop.org/patch/msgid/20190618010108.27499-5-John.C.Harrison@Intel.com
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Link: https://patchwork.freedesktop.org/patch/msgid/20190618010108.27499-4-John.C.Harrison@Intel.com
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Link: https://patchwork.freedesktop.org/patch/msgid/20190618010108.27499-3-John.C.Harrison@Intel.com
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Link: https://patchwork.freedesktop.org/patch/msgid/20190618010108.27499-2-John.C.Harrison@Intel.com
    VMWRITEs to the major VMCS controls are deceptively expensive.  Intel
    Per Intel's SDM:
    Because some Intel CPUs, e.g. Haswell, drop the reserved bits of the
    Per Intel's SDM, a #MC during VM-Entry is handled in one of three ways,
    to use an Intel processor's CPUID setup.
    Intel SDM vol. 3, 5.3:
    KVM: x86: Add Intel CPUID.1F cpuid emulation support
    Add support to expose Intel V2 Extended Topology Enumeration Leaf for
    [10220.939246] Hardware name: Intel Corporation S2600WT2R/S2600WT2R, BIOS SE5C610.86B.01.01.0018.C4.072020161249 07/20/2016
    Here is an example from Intel Ice Lake system where two PCIe root ports
    In this particular Intel Coffee Lake platform these delays are not
    it is not present in the Intel Ice Lake, for example where missing the
    Like other synthesized events, if there is also an Intel PT branch
    Add memory information from PEBS data in the Intel PT trace to the
    Add LBR information from PEBS data in the Intel PT trace to the
    Add XMM register information from PEBS data in the Intel PT trace to the
    Add general purpose register information from PEBS data in the Intel PT
    report them as a new Intel PT sample type INTEL_PT_BLK_ITEMS.
    perf intel-pt: Add Intel PT packet decoder test
    Add Intel PT packet decoder test. This test feeds byte sequences to the
    Intel PT packet decoder and checks the results. Changes to the packet
      # perf test "Intel PT"
      65: Intel PT packet decoder                               : Ok
      # perf test -v "Intel PT"
      65: Intel PT packet decoder                               :
      Intel PT packet decoder: Ok
    Refer to the Intel SDM for more information about PEBS via PT:
      May 2019 version: Vol. 3B 18.5.5.2 PEBS output to Intel® Processor Trace
      - Read and store die ID information available in new Intel processors
    Intel PT:
        Intel PT does not update the cycle count on every branch or instruction,
      - Allow using time ranges with Intel PT, i.e. these features, already
        present but not optimially usable with Intel PT, should be now:
    ASoC: SOF: Intel: hda: make sure RUN bit setting to 0 during clear stream status
    ASoC: SOF: Intel: hda: make sure DMA is start/stop by read the RUN bit
    ASoC: SOF: Intel: hda: clear stream status and wakests properly
    ASoC: SOF: Intel: hda: use the defined stop chip in suspend
    ASoC: SOF: Intel: hda: add function for hda stop chip
    ASoC: SOF: Intel: hda: use the SOF defined ppcap functions
    ASoC: SOF: Intel: hda-stream: fix a deadlock with bus->reg_lock
    ASoC: SOF: Intel: hda: modify stream interrupt handler
    ASoC: SOF: Intel: hda: couple host and link DMA during FE hw_free
    ASoC: SOF: Intel: hda: release link DMA for paused streams during suspend
    ASoC: SOF: Intel: hda: reserve host DMA channel for hostless streams
    ASoC: SOF: Intel: hda: assign link DMA channel at run-time
    ASoC: SOF: Intel: hda: add new macro hstream_to_sof_hda_stream()
    ASoC: SOF: Intel: hda: save handle to sdev in sof_intel_hda_stream
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    CPU. The test machine is a two nodes/24 CPUs box with an Intel Xeon processor
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    40GbE Intel Wired LAN Driver Updates 2019-06-14
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Convert Intel Many Integrated Core architecture docs to ReST.
     - three fixes for Intel VT-d to fix a potential dead-lock, a formatting
      the relevant fixes for Intel platforms.
      ASoC: Intel: sst: fix kmalloc call with wrong flags
      ASoC: SOF: Intel: hda: use the defined ppcap functions
      ASoC: Intel: cht_bsw_rt5672: fix kernel oops with platform_name override
      ASoC: Intel: cht_bsw_nau8824: fix kernel oops with platform_name override
      ASoC: Intel: bytcht_es8316: fix kernel oops with platform_name override
      ASoC: Intel: cht_bsw_max98090: fix kernel oops with platform_name override
      ASoC: SOF: Intel: hda: Fix COMPILE_TEST build error
    Add the CPUID enumeration for Intel's de-feature bits to accommodate
    perf/x86: Add Intel Ice Lake NNPI uncore support
    Intel Ice Lake uncore support already included IMC PCI ID but ICL-NNPI
    Fixes: e39875d15ad6 ("perf/x86: add Intel Icelake uncore support")
    x86/cpu: Add Ice Lake NNPI to Intel family
    Learning Inference (ICL-NNPI) to the Intel family list. Ice Lake NNPI uses
    model number 0x9D and this will be documented in a future version of Intel
    ASoC: Intel: bxt-da7219-max98357a: add BE dailink for dmic16k
    Add HD Audio Device PCI ID for the Intel Elkhart Lake
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Cc: "Peter Zijlstra (Intel)" <peterz@infradead.org>
    Intel PT decoding is done in time order. In order to support efficient time
    ASoC: Intel: sst: fix kmalloc call with wrong flags
    Fixes: 972b0d456e64 ("ASoC: Intel: remove GFP_ATOMIC, use GFP_KERNEL")
    Rx/Tx side with Intel(R) Xeon(R) Silver 4108 CPU @ 1.80GHz and ConnectX-5.
    ASoC: Intel: sof_rt5682: use modern dai_link style
    ASoC: Intel: glk_rt5682_max98357a: use modern dai_link style
    ASoC: Intel: skl_hda_dsp_common: use modern dai_link style
    ASoC: Intel: skl-pcm: use modern dai_link style
    ASoC: Intel: skl_nau88l25_max98357a: use modern dai_link style
    ASoC: Intel: skl_rt286: use modern dai_link style
    ASoC: Intel: skl_nau88l25_ssm4567: use modern dai_link style
    ASoC: Intel: kbl_da7219_max98357a: use modern dai_link style
    ASoC: Intel: kbl_da7219_max98927: use modern dai_link style
    ASoC: Intel: kbl_rt5663_rt5514_max98927: use modern dai_link style
    ASoC: Intel: kbl_rt5663_max98927: use modern dai_link style
    ASoC: Intel: kbl_rt5660: use modern dai_link style
    ASoC: Intel: cht_bsw_nau8824: use modern dai_link style
    ASoC: Intel: cht_bsw_rt5672: use modern dai_link style
    ASoC: Intel: cht_bsw_max98090_ti: use modern dai_link style
    ASoC: Intel: cht_bsw_rt5645: use modern dai_link style
    ASoC: Intel: bytcr_rt5640: use modern dai_link style
    ASoC: Intel: bytcr_rt5651: use modern dai_link style
    ASoC: Intel: bytcht_cx2072x: use modern dai_link style
    ASoC: Intel: bytcht_da7213: use modern dai_link style
    ASoC: Intel: bytcht_nocodec: use modern dai_link style
    ASoC: Intel: bytcht_es8316: use modern dai_link style
    ASoC: Intel: byt-max98090: use modern dai_link style
    ASoC: Intel: byt-rt5640: use modern dai_link style
    ASoC: Intel: bxt_rt298: use modern dai_link style
    ASoC: Intel: bxt_da7219_max98357a: use modern dai_link style
    ASoC: Intel: broadwell: use modern dai_link style
    ASoC: Intel: haswell: use modern dai_link style
    ASoC: Intel: bdw-rt5677: use modern dai_link style
    ASoC: SOF: Intel: hda: use the defined ppcap functions
    Fixes: 8a300c8fb17 ("ASoC: SOF: Intel: Add HDA controller for Intel DSP")
    ASoC: Intel: cht_bsw_rt5672: fix kernel oops with platform_name override
    Fixes: f403906da05cd ("ASoC: Intel: cht_bsw_rt5672: platform name fixup support")
    ASoC: Intel: cht_bsw_nau8824: fix kernel oops with platform_name override
    Fixes: 4506db8043341 ("ASoC: Intel: cht_bsw_nau8824: platform name fixup support")
    ASoC: Intel: bytcht_es8316: fix kernel oops with platform_name override
    Fixes: e4bc6b1195f64 ("ASoC: Intel: bytcht_es8316: platform name fixup support")
    ASoC: Intel: cht_bsw_max98090: fix kernel oops with platform_name override
    Fixes: 7e7e24d7c7ff0 ("ASoC: Intel: cht_bsw_max98090_ti: platform name fixup support")
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    processors to the Intel family list.
    10GbE Intel Wired LAN Driver Updates 2019-06-05
    derived from Intel PT.
    Because Intel PT does not update the cycle count on every branch or
    Intel MKTME repurposes several high bits of physical address as 'keyID'
    guest, but not boot_cpu_data.x86_phys_bits. Because for Intel MKTME,
    ASoC: SOF: Intel: hda: Fix COMPILE_TEST build error
    ASoC: SOF: Intel: ipc: don't check for HIPCCTL register value
    ASoC: SOF: Intel: hda-ipc: re-enable IPC IRQ at end of handler
    ASoC: SOF: Intel: hda-ipc: read all IPC registers first
    ASoC: SOF: Intel: cnl-ipc: re-enable IPC IRQ at end of handler
    ASoC: SOF: Intel: cnl-ipc: move code around for clarity
    ASoC: SOF: Intel: cnl-ipc: read all IPC registers first
    ASoC: Intel: Baytrail: add quirk for Aegex 10 (RU2) tablet
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Suggested-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    represents the connector also on Intel CHT.
    [81261.407407] iwlwifi 0000:01:00.0: Detected Intel(R) Dual Band Wireless AX 22000, REV=0x340
    Intel Wired LAN Driver Updates 2019-05-31
      laptops as well as the workaround for the new Intel chipset. One
    100GbE Intel Wired LAN Driver Updates 2019-05-30
    a feature parity with previous Intel NIC drivers.
    ASoC: SOF: Intel: hda: use the defined ppcap functions
    Fixes: 8a300c8fb17 ("ASoC: SOF: Intel: Add HDA controller for Intel DSP")
    ASoC: Intel: boards: Add COMPILE_TEST for new machine drivers
    ASoC: Intel: boards: remove dependency on asm/platform_sst_audio.h
    ASoC: Intel: use common helpers to detect CPUs
    Intel PT:
    100GbE Intel Wired LAN Driver Updates 2019-05-29
    [  +0,008433] Hardware name: Intel Corporation Ice Lake Client Platform/IceLake U DDR4 SODIMM PD RVP, BIOS ICLSFWR1.R00.3175.A00.1904261428 04/26/2019
    ASoC: Intel: sof-rt5682: fix undefined references with Baytrail-only support
    Fixes: f70abd75b7c6 ("ASoC: Intel: add sof-rt5682 machine driver")
    <4>[    9.426385] Hardware name: Intel Corporation Ice Lake Client Platform/IceLake U DDR4 SODIMM PD RVP TLC, BIOS ICLSFWR1.R00.3183.A00.1905020411 05/02/2019
    1GbE Intel Wired LAN Driver Updates 2019-05-28
    Fixes: 90e457f7be08 ("perf tools: Add Intel PT support")
     "The commits that stand out are the Intel fixes that arrived during the
       - Interrupt clearing fix for the Intel pin controllers affecting
    ASoC: SOF: Intel: hda: fix the hda init chip
    Fixes: 8a300c8fb17 ("ASoC: SOF: Intel: Add HDA controller for Intel DSP")
    soundwire: Intel: add log for number of PCM and PDM PDIs
    Existing Intel DSDT tables use 'link' everywhere, and the MIPI spec
    Intel documentation states that bits 28..31 of the _ADR field
    contains similar information to CPUID leaf 0xb (Intel's Extended
    [  409.815658] Hardware name: Intel Corporation S2600BT/S2600BT, BIOS SE5C620.86B.01.00.0763.022420181017 02/24/2018
     "Some of Intel Cherrytrail based platforms depend on PMC clock to be
    ASoC: Intel: Skylake: Use struct_size() helper
    ASoC: Intel: boards: remove unnecessary inclusion of skl.h
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    100GbE Intel Wired LAN Driver Updates 2019-05-23
    Intel drivers.
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Update Linux parsing of the Intel CPUID "Extended Topology Leaf" to handle
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    ASoC: Intel: Add machine driver for CX2072X on BYT/CHT platforms
    CX2072X codec on Intel Baytrail and Cherrytrail platforms.  The
    the other Intel machine drivers.
     * Plumbing jack detection code for Intel ASoC
    ASoC: Intel: sof-rt5682: add newline for clarity
    ASoC: Intel: sof-rt5682: fix AMP quirk support
    ASoC: Intel: sof-rt5682: fix for codec button mapping
    According to Intel SDM, this could also be a Stack Segment Fault(#SS, 12),
    Intel Atom to trigger stack fault(SIGBUS), while we get page fault(SIGSEGV)
    ASoC: Intel: glk_rt5682_max98357a: Remap button control-function
    ASoC: Intel: soc-acpi: Fix machine selection order
    firmware running on the Intel Integrated Sensor Hub (ISH).
       - Add uncore_upi (Intel's "Ultra Path Interconnect" events) JSON
         support. UPI replaced the Intel QuickPath Interconnect (QPI) in
      Intel PT:
      - Add uncore_upi (Intel's "Ultra Path Interconnect" events) JSON support.
        UPI replaced the Intel QuickPath Interconnect (QPI) in Xeon Skylake-SP.
    Intel PT:
    Fixes: f4aa081949e7b ("perf tools: Add Intel PT decoder")
       - Intel Agilex (SoCFPGA)
    VMX supported.  Per Intel's SDM:
    MMU. However for some particular Intel CPUs the physical address bits
      model name    : Intel(R) Core(TM) i7-8650U CPU @ 1.90GHz
    Perf cannot parse UPI (Intel's "Ultra Path Interconnect" [1]) events.
    [1] https://en.wikipedia.org/wiki/Intel_Ultra_Path_Interconnect
    "The Intel Ultra Path Interconnect (UPI) is a point-to-point processor
    interconnect developed by Intel which replaced the Intel QuickPath
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    The cpu is an Intel I3-5010U. ~1300 cpu cycles/syscall is slower
    Cc: "Peter Zijlstra (Intel)" <peterz@infradead.org>
    1/ An Intel internal synthetic memory bandwidth measurement tool, saw a
       - LEDs support in Intel Cherry Trail Whiskey Cove PMIC
       - Comet Lake in Intel Low Power Subsystem
      mfd: intel-lpss: Add Intel Comet Lake PCI IDs
    mfd: intel-lpss: Add Intel Comet Lake PCI IDs
    Intel Comet Lake has the same LPSS than Intel Cannon Lake.
    Add MFD cell for LEDs driver to the Intel Cherry Trail Whiskey Cove PMIC
    (on my Intel DC P3700, it reports no side effects for namespace format)
     - AUX domain support in the IOMMU-API and the Intel VT-d driver. This
    ASoC: SOF: Intel: ICL add Icelake chip info struct
    ASoC: SOF: Intel: ICL: add Icelake SSP count
    ASoC: Intel: Skylake: Add Cometlake PCI IDs
    Add PCI IDs for Intel CometLake platforms, which from a software
    Add support for Intel Comet Lake platforms by adding a new Kconfig
          - Add support for Intel Comet Lake SPI serial flash"
       - New facility to debug S0ix failures on Intel Atom platforms. The
         Intel PMC and accompanying drivers are cleaned up.
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    On Intel Westmere, a cmdline as follows:
    Reported-by: Peter Zijlstra (Intel) <peterz@infradead.org>
      support from Intel for the common DSP framework along with its support
      for Intel platforms. It's a door opened to a real "free" firmware (in
       - Add SOF core support, as well as Intel SOF platform support
       - New drivers for Freescale audio mixers, several Intel machines,
    in cases where we know the APIC timer frequency. On Intel SoCs,
    native_calibrate_tsc() had a data mapping Intel CPU families
    Basin Cove PMIC, found on Intel Merrifield-based devices.
       - Incremental development on Intel pin controller and some particular
    Acked-by:  Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    attacks on internal buffers in Intel CPUs.
    floating point save registers on the newer Intel CPUs.
       - sdhci-pci: Add support for Intel CML
    This adds bridge offloading for the Intel / Lantiq GSWIP 2.1 switch.
    Fixes: 14fceff4771e ("net: dsa: Add Lantiq / Intel DSA driver for vrx200)"
      spi: pxa2xx: Add support for Intel Comet Lake
     "These fix the (Intel-specific) Performance and Energy Bias Hint (EPB)
       - Fix the handling of Performance and Energy Bias Hint (EPB) on Intel
         Intel SoCs introduced during the 4.20 development cycle (Hans de
     "A nice Intel microcode blob loading cleanup which gets rid of the ugly
      x86/microcode/intel: Refactor Intel microcode blob loading
     "Two main changes: preparatory changes for Intel multi-die topology
       - add support for Intel's "adaptive PEBS v4" - which embedds LBS data
       - add Intel CPU core and uncore support updates for Tremont, Icelake,
       - updated Intel and S/390 vendor events
      perf/x86/intel/uncore: Add Intel Icelake uncore support
         on Intel
      * Add support for Intel Comet Lake SPI serial flash
    ASoC: Intel: boards: kbl_da7219_max98927: add dai_trigger function
    changes from Intel, providing another DSP framework for use with the
     - New drivers for Freescale audio mixers, several Intel machines,
      ASoC: Intel: cht_bsw_rt5672: Convert to use acpi_dev_get_first_match_dev()
      ASoC: Intel: cht_bsw_rt5645: Convert to use acpi_dev_get_first_match_dev()
      ASoC: Intel: bytcr_rt5651: Convert to use acpi_dev_get_first_match_dev()
      ASoC: Intel: bytcr_rt5640: Convert to use acpi_dev_get_first_match_dev()
      ASoC: Intel: bytcht_es8316: Convert to use acpi_dev_get_first_match_dev()
      ASoC: Intel: bytcht_da7213: Convert to use acpi_dev_get_first_match_dev()
    spi-nor: intel-spi: Add support for Intel Comet Lake SPI serial flash
    Intel Comet Lake has the same SPI serial flash controller as Ice Lake.
    100GbE Intel Wired LAN Driver Updates 2019-05-04
    40GbE Intel Wired LAN Driver Updates 2019-05-04
        - race fix in the Intel PEBS code
           bool "Intel SCU Watchdog for Mobile Platforms"
    100GbE Intel Wired LAN Driver Updates 2019-05-02
    40GbE Intel Wired LAN Driver Updates 2019-05-03
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    the Intel TH.
    Since Intel TH is capable of MSI interrupt signalling, make use of it.
    versions of Intel TH use a different MSI vector for each interrupt
    In some versions of Intel TH, the Software Trace Hub (STH) has a second
    MMIO BAR dedicated to the input from Intel PT. This calls for a new
    Intel TH, which is a perfectly normal situation. This applies, for example,
    Add the SPDX header to the Intel TH documentation.
    DMA remapping for the Intel integrated graphic device. It
    The intel_iommu_gfx_mapped flag is exported by the Intel
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Non-critical fixes for Intel Baytrail and Intel Cedarfork.
    ASoC: Intel: kbl_da7219_max98357a: Map BTN_0 to KEY_PLAYPAUSE
        ("ASoC: Intel: kbl_rt5663_max98927: Map BTN_0 to KEY_PLAYPAUSE")
    ASoC: Intel: add sof-rt5682 machine driver
    ASoC: Intel: skl_hda_dsp_generic:refine code style
    ASoC: Intel: skl_hda_dsp_generic: add DMIC support
    ASoC: SOF: Intel: CNL: add ipc dump function
    ASoC: SOF: Intel: APL: add ipc dump function
    ASoC: SOF: Intel: hda-stream: handle real stream interrupts only
    ASoC: SOF: Intel: hda-stream: store stream capabilities
    ASoC: SOF: Intel: hda-ipc: simplify handling of IPC IRQ
    ASoC: SOF: Intel: use snd_sof_pcm_period_elapsed
    ASoC: SOF: Intel: hda-pcm: remove useless dependency on hdac_ext
    ASoC: SOF: Intel: hda: set bus->idx as 0
    ASoC: SOF: Intel: hda: set I2S slave before enabling DSP
    master mode who don't expect the Intel SOC/PCH to drive. Fix by
    ASoC: SOF: Intel: hda: add SSP info to the chip info struct
    ASoC: SOF: Intel: hda: add the SSP Host Device memory space
    ASoC: SOF: Intel: cnl: add pointer ops to use DPIB position
    ASoC: Intel: avoid Oops if DMA setup fails
     Hardware name: Intel Corporation S2600CWR/S2600CW, BIOS SE5C610.86B.01.01.0014.121820151719 12/18/2015
    On Intel machines, data TLB accesses ("dTLB-loads") are assigned
    is inconsistent with instruction TLB accesses, where Intel
    hits because the figures are similar (at least on Intel), and (b) not
    On Intel machines, 'iTLB-loads' measure iTLB misses that hit in the
    ASoC: SOF: Intel: fix spelling mistake "incompatble" -> "incompatible"
    ASoC: Intel: common: add Geminilake Realtek+Maxim machine driver entry
    ASoC: Intel: Make boards more available for compile test
    The Intel boards have very strict dependencies which make them less
    spi: pxa2xx: Add support for Intel Comet Lake
    Let guests clear the Intel PT ToPA PMI status (bit 55 of
    Inject a PMI for KVM guest when Intel PT working
    Enlightened VMCS is only supported on Intel CPUs but the test shouldn't
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    This is usually no big problem since most of Intel chips do register
    This round saw interest from Intel, Linaro and Cadence in
     - couple of header and kcalloc inversion fixes on Intel driver
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    - Add Intel Agilex platform under Dinh Nguyen
    - Enable the Intel Stratix10 Service layer driver, FPGA manager and
    - Adds the Intel Agilex platform to the arm64 defconfig
      arm64: dts: agilex: Add initial support for Intel's Agilex SoCFPGA
    pin which is controlled by Intel pinctrl. After system resumes,
    ASoC: Intel: select relevant machine drivers for SOF
    ASoC: Intel: Make sure BDW based machine drivers build for SOF
    ASoC: SOF: Add Build support for SOF core and Intel drivers
    Build SOF core and Intel-specific drivers.
    ASoC: Intel: Kconfig: expose common option between SST and SOF drivers
    ASoC: SOF: Intel: Add platform differentiation for APL and CNL
    Add platform differentiation operations for different Intel HDA DSP
    ASoC: SOF: Intel: add SKL+ platform DAIs
    ASoC: SOF: Intel: Add support for HDAudio codecs
    ASoC: SOF: Intel: Add Intel specific HDA trace operations
    Add trace operations for Intel based HDA DSPs
    ASoC: SOF: Intel: Add Intel specific HDA stream operations
    Add support or HDA DSP stream operations for Intel HDA DSPs.
    ASoC: SOF: Intel: Add hda-bus support and initialization
    ASoC: SOF: Intel: Add Intel specific HDA PCM operations
    Add PCM operations for Intel HDA based DSPs.
    ASoC: SOF: Intel: Add Intel specific HDA firmware loader
    Add support for loading DSP firmware on Intel HDA based platforms.
    ASoC: SOF: Intel: Add Intel specific HDA IPC mechanisms.
    Add HDA specific IPC mechanism for Intel DSP HW.
    ASoC: SOF: Intel: Add Intel specific HDA DSP HW operations
    ASoC: SOF: Intel: Add HDA controller for Intel DSP
    ASoC: SOF: Intel: Add APL/CNL HW DSP support
    Add SOF hardware DSP support for Intel Apollolake and Cannonlake based
    ASoC: SOF: Intel: Add legacy IPC support
    ASoC: SOF: Intel: Add BDW HW DSP support
    Add SOF support for Intel Broadwell based devices.
    ASoC: SOF: Intel: Add BYT, CHT and BSW DSP HW support.
    Add support for the audio DSP hardware found on Intel Baytrail,
    userspace tools such as sof-logger. For Intel platforms, two types of
    The current implementation is aligned with previous Intel solutions,
    On my "Intel(R) Xeon(R) W-2135 CPU @ 3.70GHz" system(12 CPUs) i get the
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    ASoC: Intel: bytcr_rt5651: align quirk override handling
    ASoC: Intel: bytcr_rt5640: align quirk override handling
    ASoC: Intel: bytcht_es8316: fix compilation warning
    Fixes: a8d218f4fe811 ('ASoC: Intel: bytcht_es8316: Add quirk for the Teclast X98+ II')
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    - On Intel Merrifield the Basin Cove PMIC provides a feature to detect
    This adds support for Intel TH on Comet Lake.
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    CPU: Intel(R) Xeon(R) CPU E5-2680 v3 @ 2.50GHz.
        CPU: Intel(R) Xeon(R) CPU E5-2680 v3 @ 2.50GHz
    CPU: Intel(R) Xeon(R) CPU E5-2680 v3 @ 2.50GHz
    CPU: Intel(R) Xeon(R) CPU E5-2680 v3 @ 2.50GHz.
    Bluetooth: hci_bcm: Fix empty regulator supplies for Intel Macs
    Unbreak Broadcom Bluetooth support on Intel Macs by checking if the
    Intel Edison modules. It also contains the sequence 43341B, the name
    when having multiple Intel Edison modules in each others range.
    This adds device tree bindings for the Intel IXP4xx AHB
    This adds DT bindings for the Intel IXP4xx Network Processing
    This adds device tree bindings for the Intel IXP4xx
    Intel IXP4xx clocksource, clockevent and delay timer.
    the Intel XScale IXP4xx systems.
    The IXP4xx (arch/arm/mach-ixp4xx) is an old Intel XScale
    on pretty much every Intel machine. The purpose of log messages with
    ASoC: Intel: Haswell: Remove set but not used variable 'stage_type'
    commit ba57f68235cf ("ASoC: Intel: create haswell folder and move haswell platform files in")
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    100GbE Intel Wired LAN Driver Updates 2019-04-18
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Cc: Intel Linux Wireless <linuxwifi@intel.com>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    benchmarks on Intel CPUs show that this is slightly faster due to being a
    then the Intel CPU memset rep stos will have a real performance gain.)
    40GbE Intel Wired LAN Driver Updates 2019-04-16
    Intel PT:
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Per Intel's SDM, volume 3, section Checking and Loading Guest State:
    According to section "Checking and Loading Guest State" in Intel SDM vol
    According to section "Checks on Host Control Registers and MSRs" in Intel
    Neither AMD nor Intel CPUs have an EFER field in the legacy SMRAM save
    Tested: Ran all kvm-unit-tests on an Intel Haswell machine. This patch
    Add perf core PMU support for Intel Tremont CPU.
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    perf/x86/intel/uncore: Add Intel Icelake uncore support
    Add Intel Icelake uncore support:
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org> # developer hat on
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org> # maintainer hat on
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Suggested-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    mmc: sdhci-pci: Add support for Intel CML
    Add PCI Ids for Intel CML.
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
       - A DMI quirk for Intel's Bay Trail SoC's driver to properly mark pmc
      ASoC: Intel: kbl: fix wrong number of channels
    By default, for performance consideration, Intel IOMMU
    Intel platforms where a mediated device is an assignable
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    PCI device. One example of such use model is the Intel
    Scalable IOV [1] [2]. The Intel vt-d 3.0 spec [3] introduces
        For the Intel Scalable IOV usage model, this will be
    x86/microcode/intel: Refactor Intel microcode blob loading
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    ASoC: Intel: kbl: fix wrong number of channels
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    smart TV boxes, Intel mini PCs and home cloud TV boxes with NAS.
    Fixes: 48c1917088ba ("platform:x86: Add Intel telemetry platform device")
    "GBDC" will cause Bluetooth on Intel wireless cards blocked.
    if specified Intel wireless card exist.
    Intel machines - two bigger NUMA boxes and one smaller UMA box. Kernel
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    ASoC: Intel: kbl_da7219_max98927: remove headset
    Recently, for Intel platforms the "ignore_module_refcount" field
    ASoC: Intel: bytcht_es8316: Add quirk for the Teclast X98+ II
    ASoC: Intel: bytcht_es8316: Add quirk for inverted jack detect
    Cc: "Peter Zijlstra (Intel)" <peterz@infradead.org>
    arm64: dts: agilex: Add initial support for Intel's Agilex SoCFPGA
    Add the initial device tree files for Intel's Agilex SoCFPGA platform.
    Intel vendor events (JSON files):
    On Intel Merrifield the Basin Cove PMIC provides a feature to detect
    We are going to use some definitions in the other Intel extcon drivers,
    Intel's drivers.
       - Make intel_pstate only load on Intel processors and prevent it from
          * Support for Intel Icelake and for systems with more than one die
      cpufreq/intel_pstate: Load only on Intel hardware
    This driver adds support for loading Intel Integrated Sensor Hub (ISH) firmware
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Intel Cedarfork.
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Intel test result was also failed.
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Cc: Intel Linux Wireless <linuxwifi@intel.com>
    Cc: Intel Linux Wireless <linuxwifi@intel.com>
    With precise events on Intel processors, the kernel uses PEBS.
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    ASoC: Intel: cht_bsw_max98090_ti: Enable codec clock once and keep it enabled
    Intel Wired LAN Driver Fixes 2019-04-01
    Cc: John Harrison <John.C.Harrison@Intel.com>
    cpufreq/intel_pstate: Load only on Intel hardware
    This driver is Intel-only so loading on anything which is not Intel is
    Update all the Intel JSON metrics from Ahmad Yasin's TMAM 3.5
    for Intel big core from Sandy Bridge to Cascade Lake.
    <4> [1601.870424] Hardware name: Intel Corporation Ice Lake Client Platform/IceLake U DDR4 SODIMM PD RVP TLC, BIOS ICLSFWR1.R00.2402.AD3.1810170014 10/17/2018
    time of BFQ drops to, e.g., 1.9 us on an Intel Core i7-2760QM@2.40GHz
    This limitation is mentioned in Intel documents:
    Intel(R) 9 Series Chipset Family Platform Controller Hub (PCH) Datasheet:
    Fixes: 8afda8b26d01 ("spi-nor: Add support for Intel SPI serial flash controller")
    ASoC: Intel: cht_bsw_rt5672: Convert to use acpi_dev_get_first_match_dev()
    ASoC: Intel: cht_bsw_rt5645: Convert to use acpi_dev_get_first_match_dev()
    ASoC: Intel: bytcr_rt5651: Convert to use acpi_dev_get_first_match_dev()
    ASoC: Intel: bytcr_rt5640: Convert to use acpi_dev_get_first_match_dev()
    ASoC: Intel: bytcht_es8316: Convert to use acpi_dev_get_first_match_dev()
    ASoC: Intel: bytcht_da7213: Convert to use acpi_dev_get_first_match_dev()
      Intel PT:
       driver does not support any of the default domain types (like Intel
    <4> [1601.870424] Hardware name: Intel Corporation Ice Lake Client Platform/IceLake U DDR4 SODIMM PD RVP TLC, BIOS ICLSFWR1.R00.2402.AD3.1810170014 10/17/2018
      i2c: i801: Add support for Intel Comet Lake
    Intel PT:
    DWC3 learned about another Intel product: Comment Lake PCH.
    According to Intel GFX PRM on 01.org, plane surface address can be updated
    According to Intel GFX PRM on 01.org, the MI_DISPLAY_FLIP command can
    Intel Wired LAN Driver Fixes 2019-03-26
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
    Fixes: 79b58424b821c ("perf tools: Add Intel PT support for decoding MTC packets")
    Tested: Ran all kvm-unit-tests on a Intel Haswell machine with and
    According to section "Checks on VMX Controls" in Intel SDM vol 3C, the
        On processors that support Intel 64 architecture, the IA32_SYSENTER_ESP
    Enable FPGA framework, Intel Stratix10 SoC FPGA manager, Stratix10
    Intel Stratix10 service layer driver was added with commit 7ca5ce896524
    ("firmware: add Intel Stratix10 service layer driver").
    Intel Stratix10 service layer provides kernel APIs for drivers to request
    MCE misdesign on Intel CPUs.
    100GbE Intel Wired LAN Driver Updates 2019-03-26
    According to the Intel SDM and AMD APM, the MCG_CAP[Count] value gives
    100GbE Intel Wired LAN Driver Updates 2019-03-25
    Cc: "Peter Zijlstra (Intel)" <peterz@infradead.org>
    ASoC: Intel: Skylake: enable S24_LE format support
    Fixes: d4dc89d069aa ("EDAC, i10nm: Add a driver for Intel 10nm server processors")
    If codec registration fails after the ASoC Intel SST driver has been probed,
    100GbE Intel Wired LAN Driver Updates 2019-03-22
    Fixes: d4dc89d069aa ("EDAC, i10nm: Add a driver for Intel 10nm server processors")
        to Intel's XED disassembler, producing lines such as:
      - Add python3 support for the remaining Intel PT related scripts, with
     - Two fixes for Intel VT-d to avoid writing to read-only registers and
    Tested on ConnectX-5, Intel(R) Xeon(R) CPU E5-2660 v2 @2.20GHz.
    Intel IOMMU, when enabled, tries to find the domain of the device,
    0xc0010299 (RAPL_PWR_UNIT), like Intel's RAPL_POWER_UNIT
    0xc001029a (CORE_ENERGY_STAT), kind of like Intel's PP0_ENERGY_STATUS
    0xc001029b (PKG_ENERGY_STAT), like Intel's PKG_ENERGY_STATUS
    A notable difference from the Intel implementation is that AMD reports
    100GbE Intel Wired LAN Driver Updates 2019-03-19
    1GbE Intel Wired LAN Driver Updates 2019-03-19
    i2c: i801: Add support for Intel Comet Lake
    Add PCI ID for Intel Comet Lake PCH.
    [   23.750605] Hardware name: Intel Corporation Merrifield/BODEGA BAY, BIOS 542 2015.01.21:18.19.48
    Comet Lake is a Intel Processor containing Gen9
    Intel HD Graphics. This patch adds the initial set of
      # cpudesc : Intel(R) Core(TM) i7-8650U CPU @ 1.90GHz
      # cpuid : GenuineIntel,6,142,10
    Fixes: d2061f9cc32d ("usb: typec: add driver for Intel Whiskey Cove PMIC USB Type-C PHY")
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    I am not working for Intel or Linaro, so udpate the email address.
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    ASoC: Intel: bytcr_rt5651: Add BYT_RT5651_JD_NOT_INV quirk
    Cc: "Peter Zijlstra (Intel)" <peterz@infradead.org>
    Tested: Ran all kvm-unit-tests on a Intel Haswell machine with and
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
     - Update to dw driver to support Intel iDMA controllers multi-block
      "ASoC: Intel: hdac_hdmi: add Icelake support"
     "This update provides kernel side handling for the TSX erratum of Intel
      On these CPUs Intel Transactional Synchronization Extensions (TSX)
     Hardware name: Intel Corporation Merrifield/BODEGA BAY, BIOS 542 2015.01.21:18.19.48
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
       - Improvements in handling Intel BT/PTS
     - Support for page request in Intel VT-d scalable mode
     - Intel VT-d dma_[un]map_resource() support
     - Updates to the ATS enabling code for PCI (acked by Bjorn) and Intel
     - Relaxed IRQ source checking in the Intel VT-d driver for some aliased
     - Work around Intel Denverton incorrect Trace Hub BAR size reporting
    Intel PT/BTS:
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    a task running under Intel PT on an Atom CPU shows 1.5%-2% less runtime
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
       - A slew of cleanups in the various Intel drivers"
    <4>[  683.373769] Hardware name: Intel Corporation Ice Lake Client Platform/IceLake Y LPDDR4x T4 RVP TLC, BIOS ICLSFWR1.R00.3087.A00.1902250334 02/25/2019
     - New i10nm EDAC driver for Intel 10nm CPUs (Qiuxu Zhuo and Tony Luck)
      EDAC, i10nm: Add a driver for Intel 10nm server processors
     - power management improvements to Intel-ISH driver, from Song Hongyan
    Matt's patches help in all cases for Arm (and no effect on Intel), as
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
       - Lots of fixes for probing on Intel systems to follow more standard
      ASoC: Intel: Boards: Add Maxim98373 support
      - Work around Intel Denverton incorrect Trace Hub BAR size reporting
      x86/PCI: Fixup RTIT_BAR of Intel Denverton Trace Hub
       - Add Ice Lake mobile and Jacobsville support to the Intel RAPL
    Intel CPUs.
    on internal buffers in Intel CPUs. The variants are:
    Hardware name: Intel Corporation S2600KP/S2600KP, BIOS SE5C610.86B.11.01.0076.C4.111920150602 11/19/2015
    Hardware name: Intel Corporation S2600KP/S2600KP, BIOS SE5C610.86B.11.01.0076.C4.111920150602 11/19/2015
       - Chameleon96, an Intel/Altera Cyclone5 based FPGA development system
          - Intel PT updates
Author: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
Author: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
Author: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
Author: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
    <4>[  683.373769] Hardware name: Intel Corporation Ice Lake Client Platform/IceLake Y LPDDR4x T4 RVP TLC, BIOS ICLSFWR1.R00.3087.A00.1902250334 02/25/2019
     "One important fix for a memory corruption issue in the Intel VT-d
    Intel IOMMU could be turned off with intel_iommu=off. If Intel
    RAM replacement.  Intel Optane DC persistent memory is one
    firmware.  On Intel platforms, the firmware has guarantees that
     - Fixes for the Intel drivers to make them more standard so less likely
    Intel PT:
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    ASoC: Intel: Boards: Add Maxim98373 support
    The Intel IOMMU driver will put devices into a static identity
    As per Intel vt-d specification, Rev 3.0 (section 7.5.1.1, title "Page
    Request Descriptor"), Intel IOMMU page request descriptor only uses
    bits[63:12] of the page address. Hence Intel IOMMU driver would only
    In Intel IOMMU, if the Page Request Queue (PRQ) is full, it will
    According to the Intel Virtualization Technology for Directed I/O
    Lantiq / Intel DSA driver for vrx200")
    100GbE Intel Wired LAN Driver Updates 2019-02-22
    Let's add Adrian Hunter (Intel), Ritesh Harjani and Asutosh Das as the
    For Intel Core SoCs Package C10 entry is a must for deeper sleep states
    Intel family list. Icelake U/Y series uses model number 0x7E.
    On most Intel Bay- and Cherry-Trail systems the PMIC is connected over I2C
    Intel Wired LAN Driver Fixes 2019-02-21
    Previously, 'commit f99e3daf94ff ("KVM: x86: Add Intel PT
    to support Intel PT virtualization. However, the patch has
    Fixes: 'commit f99e3daf94ff ("KVM: x86: Add Intel PT virtualization work mode")'
    physical address bits, since Intel introduced Multi-key Total Memory
    Cc: Intel Linux Wireless <linuxwifi@intel.com>
    Cc: Intel Linux Wireless <linuxwifi@intel.com>
    Cc: Intel Linux Wireless <linuxwifi@intel.com>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    ASoC: Intel: glk: Add DAI links for Multi-Playback
    ASoC: Intel: Add Geminilake Dialog Maxim machine driver
    ASoC: Intel: Headset button support in broxton machine driver
    We now using a common macro for PM operations in Intel LPSS driver,
    Small clean up for Intel PMIC GPIO drivers, includes:
       - Add a new Intel model name enumerator to an upstream header to help
      larger perf ring-buffer sizes, plus fix crashes in the Intel BTS code
    as documented in the Intel processor SDM but not in the VT-d specification.
    Intel family list. Icelake U/Y series uses model number 0x7E.
    by the bitmap writen to it, while Intel NTB gen3 has a registers
    ASoC: Intel: soc-acpi: cnl-match.c: remove asoc_plat_name field
    ASoC: Intel: soc-acpi: icl-match: remove asoc_plat_name field
    ASoC: Intel: soc-acpi: hsw-bdw-match: remove asoc_plat_name field
    ASoC: Intel: soc-acpi: glk-match: remove asoc_plat_name field
    ASoC: Intel: soc-acpi: cht-match: remove asoc_plat_name field
    ASoC: Intel: soc-acpi: byt-match: remove asoc_plat_name field
    ASoC: Intel: soc-acpi: bxt-match: remove asoc_plat_name field
    ASoC: Intel: icl-match: remove prefix for SOF files
    ASoC: Intel: hsw-bdw-match: remove prefix for SOF files
    ASoC: Intel: hda-match: remove prefix for SOF files
    ASoC: Intel: glk-match: remove prefix for SOF files
    ASoC: Intel: cnl-match: remove prefix for SOF files
    ASoC: Intel: cht-match: remove prefix for SOF files
    ASoC: Intel: byt-match.c: remove prefix for SOF files
    ASoC: Intel: bxt-match: remove prefix for SOF files
    some old cpus (namely "Intel(R) Core(TM)2 CPU 6600 @ 2.40GHz (family: 0x6,
      00:1c.4 PCI bridge: Intel Corporation 200 Series PCH PCI Express Root Port #5
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Intel also added a fix for this issue to microcode updates on
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
       - Fix the Intel uncore driver on certain hardware configurations
    Intel Omni-Path (OPA) TID RDMA support is a feature that accelerates
    RussianNeuroMancer reported that the Intel 7265 wifi on a Dell Venue 11 Pro
    Intel PT:
      - Intel: Fix Load_Miss_Real_Latency on CLX
     "Intel decided to leave the newly added Scalable Mode Feature
    ASoC: Intel: Skylake: set .ignore_module_refcount field in component
    Intel devices with the Skylake and SOF drivers which cannot be removed
    To avoid breaking existing platforms and allowing Intel platforms to
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
     - Lots of fixes for probing on Intel systems, trying to rationalize
    and our team at Intel (mostly Sara).
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Cc: John Harrison <John.C.Harrison@Intel.com>
    x86/PCI: Fixup RTIT_BAR of Intel Denverton Trace Hub
    On Denverton's integration of the Intel(R) Trace Hub (for a reference and
                   Accesses to Intel® Trace Hub
      Problem:     The Intel® Trace Hub RTIT_BAR (B0:D31:F7 offset 20h) is
                   RTIT_BAR to RTIT_BAR + 4MB -1 to Intel® Trace Hub.
     - Intel Cherryview Strago DMI workaround
    the OPP. The Intelligent Power Allocator (IPA) thermal governor already
    Intel Wired LAN Driver Updates 2019-02-05
    docs/networking: fix formatting of Intel drivers documentation
    The documentation of Intel drivers is missing the heading adornment for
    * Linux* Base Driver for Intel(R) Ethernet Network Connection
    This adds a device tree binding for Intel XScale I2C
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Co-developed-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org> # With developer hat on
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org> # With maintainer hat on
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Fixes: 7c94ee2e0917 ("perf/x86: Add Intel Nehalem and Sandy Bridge-EP uncore support")
    EDAC, i10nm: Add a driver for Intel 10nm server processors
    This driver supports the Intel 10nm series server integrated memory
    Parts of skx_edac can be shared with the Intel 10nm server EDAC driver.
    i10nm_edac driver for 10nm Intel Atoms.
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    In particular, the default memcpy() for a modern Intel CPU will
    The Intel ISH HID can now have other devices attached to it, not just
    Add a Kconfig dependency to ensure Intel Stratix10 service layer driver
    While cross checking PCI IDs from Intel Media SDK
       - Memory leak fix for the Intel IOMMU driver.
     - New machine: Inspur ON5263M5, an Intel Xeon OCP compute node
    other notifier invalidate_range() should be enough for Intel IOMMU
    call-back", 2014-07-30) but the Intel IOMMU driver still have it.
    Currently the Intel IOMMU uses the default dma_[un]map_resource()
    This adds support for device tree probing for the Intel
    the Intel IXP4xx platforms.
    3/ populate_shutdown_status() is skipped on Intel NVDIMMs due to the early
    ASoC: Intel: cht_bsw_rt5672: remove useless test
    Add the Atom Tremont model number to the Intel family list.
    not already owned by Intel, notably from
     - I myself was working for Intel and for any possibly code
     - Wizery employees were working for Intel
    Cc: John Harrison <John.C.Harrison@Intel.com>
    Reviewed-by: John Harrison <John.C.Harrison@Intel.com>
    ASoC: Intel: glk_rt5682_max98357a: platform name fixup support
    ASoC: Intel: bxt_rt298: platform name fixup support
    ASoC: Intel: bxt_da7219_max98357a: platform name fixup support
    ASoC: Intel: cht_bsw_rt5672: platform name fixup support
    ASoC: Intel: cht_bsw_rt5645: platform name fixup support
    ASoC: Intel: cht_bsw_nau8824: platform name fixup support
    ASoC: Intel: cht_bsw_max98090_ti: platform name fixup support
    ASoC: Intel: bytcht_es8316: platform name fixup support
    ASoC: Intel: bytcht_da7213: platform name fixup support
    ASoC: Intel: bytcr_rt5651: platform name fixup support
    ASoC: Intel: bytcr_rt5640: platform name fixup support
    ASoC: Intel: bdw-rt5677: platform name fixup support
    ASoC: Intel: broadwell: platform name fixup support
    ASoC: Intel: haswell: platform name fixup support
       - Enforce PCI dependency for the Intel Low Power Subsystem
     "A fix for namespace label support for non-Intel NVDIMMs that implement
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
            Ran all resulting test binaries on an Intel Haswell test machine
    Reviewed-by: John Harrison <John.C.Harrison@Intel.com>
    Reviewed-by: John Harrison <John.C.Harrison@Intel.com>
    Bluetooth: btusb: Use the cmd_timeout method to reset the Intel BT chip
    If the platform provides it, use the reset gpio to reset the Intel BT
    Intel bluetooth controllers where the firmware gets stuck and the only
    handling in case of timeouts. This is to be used by Intel driver to
    ASoC: Intel: make const arrays static, reduces object code size
       - Various fixes for ASoC Intel drivers: a regression in HD-A HDMI,
      ASoC: Intel: Boards: move the codec PLL configuration to _init
      ASoC: Intel: atom: Make PCI dependency explicit
    40GbE Intel Wired LAN Driver Updates 2019-01-22
    Acked-by: Peter Zijlstra (Intel) <peterz@infradeaed.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Fixes: 3c13e2ac747a ("...Add test support for Intel nvdimm security DSMs")
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    The Inspur on5263m5 is an Intel Xeon OCP server that uses the ASPEED
      libnvdimm/dimm: Fix security capability detection for non-Intel NVDIMMs
    Fixes: 14fceff4771e ("net: dsa: Add Lantiq / Intel DSA driver for vrx200")
    Fixes: 14fceff4771e ("net: dsa: Add Lantiq / Intel DSA driver for vrx200")
    x86_64 based system (Intel Core i5-3470). This platform has hardware
    Cc: "Peter Zijlstra (Intel)" <peterz@infradead.org>
    A microbenchmark on Intel shows that the change is on-par.
    100GbE Intel Wired LAN Driver Updates 2019-01-15
    Fixes: 89fa9d8ea7bdf ("...add Intel DSM 1.8 master passphrase support")
    Reviewed-by: John Harrison <John.C.Harrison@Intel.com>
    Reviewed-by: John Harrison <John.C.Harrison@Intel.com>
      usb: cdc-acm: send ZLP for Telit 3G Intel based modems
    because there's at least one driver (sdhci-pci-core for Intel BayTrail
    Drivers such as the Intel IPU3 ImgU driver use the IOVA library to manage
    ASoC: Intel: bytcht_es8316: use correct drvdata in snd_byt_cht_es8316_mc_remove()
    Fixes: 0d3e91da0750 ("ASoC: Intel: bytcht_es8316: Add external speaker mux support")
    ASoC: Intel: Boards: move the codec PLL configuration to _init
    Unfortunately some firmware revisions for Intel 760p/Pro 7600p devices did
    * SoC - Intel Cyclone V SoC FPGA
    * GPU - Graphics based on Intel Video Suite for FPGA
    device for Intel PMICs for the ACPI PMIC OpRegion handler to bind to,
    libnvdimm/dimm: Fix security capability detection for non-Intel NVDIMMs
    Fixes: 4c6926a23b76 ("acpi/nfit, libnvdimm: Add unlock of nvdimm support for Intel DIMMs")
    Cc: Intel SCU Linux support <intel-linux-scu@intel.com>
    ASoC: Intel: bytcr_rt5651: Add quirk for PoV TAB-P1006W-232 (v1.0) tablet
    ASoC: Intel: bytcr_rt5651: Add support for jack-detect using an external GPIO
    ASoC: Intel: bytcr_rt5651: Add quirks module parameter
    ASoC: Intel: bytcr_rt5651: Revert "Fix DMIC map headsetmic mapping"
    Commit 37c7401e8c1f ("ASoC: Intel: bytcr_rt5651: Fix DMIC map
    Fixes: 37c7401e8c1f ("ASoC: Intel: bytcr_rt5651: Fix DMIC map ... mapping")
    ASoC: Intel: common: Add quirk for PoV P1006W tablet
    usb: cdc-acm: send ZLP for Telit 3G Intel based modems
    Telit 3G Intel based modems require zero packet to be sent if
    Intel iDMA 32-bit doesn't have a concept of bus masters and thus
    maximum of 1/2 FIFO, which is 64 bytes on Intel Merrifield.
    For Intel iDMA 32-bit the channel can be drained on a suspend.
    in the first place, when Intel iDMA 32-bit support appeared.
    Intel iDMA 32-bit controllers.
    The rest two cases, i.e. Intel Quark and PPC460ex, instantiate DMA driver and
    Intel integrated DMA 32-bit support multi-block transfers.
      i2c: ismt: Add support for Intel Cedar Fork
    The ACPI0011 _DSD button descriptor on a CHT based Intel Compute Sticks
    ASoC: Intel: bytcr_rt5640: Add quirks for ASUS MeMO Pad 7 (ME176C)
    Intel(R) Audio Machine Driver - AMCR0F28 device).
    ASoC: Intel: sst: Fallback to BYT-CR if IRQ 5 is missing
    ASoC: Intel: sst: Simplify is_byt_cr()
    ASoC: Intel: Add ACPI match table entry for ES8316 codec on BYTCR platform
    ASoC: Intel: bytcht_es8316: Set card long_name based on quirks
    ASoC: Intel: bytcht_es8316: Add input-map support
    ASoC: Intel: bytcht_es8316: Add external speaker mux support
    ASoC: Intel: bytcht_es8316: Add jack-detect support
    ASoC: Intel: bytcht_es8316: Add support for SSP0 (BYTCR)
    ASoC: Intel: bytcht_es8316: Minor refactoring
    ASoC: Intel: bytcht_es8316: Sort includes alphabetically
    i2c: ismt: Add support for Intel Cedar Fork
    Add PCI ID for the Intel Cedar Fork iSMT SMBus controller.
    ASoC: Intel: boards: use snd_mask_set_format in all machine drivers
    ASoC: Intel: Atom: simplify boolean tests
    ASoC: Intel: Baytrail: simplify boolean test
    ASoC: Intel: Baytrail: remove unneeded variable
    ASoC: Intel: Haswell: assign booleans to true/false
    ASoC: Intel: Haswell: remove unneeded semicolon
    ASoC: Intel: Skylake: simplify boolean tests
    ASoC: Intel: Skylake: remove useless cast
    ASoC: Intel: atom: Make PCI dependency explicit
    ASoC: Intel: Haswell/Broadwell: fix setting for .dynamic field
     - Scalable mode support for the Intel VT-d driver
      I have some subtree maintainers for Renesas and Intel helping out to
       - Major modernization of the Intel pin control drivers.
       - Intel drivers are now maintained in a separate tree and start with
       - sdhci-acpi/pci: Disable LED control for Intel BYT-based controllers
      mmc: sdhci-acpi: Disable LED control for Intel BYT-based controllers
      mmc: sdhci-pci: Disable LED control for Intel BYT-based controllers
      tools/testing/nvdimm: add Intel DSM 1.8 support for nfit_test
      tools/testing/nvdimm: Add test support for Intel nvdimm security DSMs
      acpi/nfit, libnvdimm/security: add Intel DSM 1.8 master passphrase support
      acpi/nfit, libnvdimm: Add support for issue secure erase DSM to Intel nvdimm
      acpi/nfit, libnvdimm: Add enable/update passphrase support for Intel nvdimms
      acpi/nfit, libnvdimm: Add disable passphrase support to Intel nvdimm.
      acpi/nfit, libnvdimm: Add unlock of nvdimm support for Intel DIMMs
      acpi/nfit, libnvdimm: Add freeze security support to Intel nvdimm
    Intel(R) Xeon(R) CPU E5-2420 v2 @ 2.20GHz
       - Intel hw tracing enhancements (Adrian Hunter)
      KVM: x86: Disable Intel PT when VMXON in L1 guest
      KVM: x86: Set intercept for Intel PT MSRs read/write
      KVM: x86: Implement Intel PT MSRs read/write emulation
      Intel SoCs, fix the SPCR table handling and do some assorted fixes and
       - Fix the PM handling during device init in the ACPI driver for Intel
       - Small fixes for tablets & co with Intel BYT/CHT chips
       - Support for Asahi Kaesi AKM4118, AMD ACP3x, Intel platforms with
       - Lots of updates for Intel ASoC HD-audio, including the improved DSP
     "The Intel IPU3 camera driver"
      media: v4l: Add Intel IPU3 meta buffer formats
      media: doc-rst: Add Intel IPU3 documentation
      media: staging/intel-ipu3: Add Intel IPU3 meta data uAPI
       support Intel Baytrail SoCs where same quirk is needed for S0ix to
     - Few cleanups related to debugfs have been made in Intel IPS and Intel
       PMC drivers. Besides that Intel PMC has been extended to show more
    tools/testing/nvdimm: add Intel DSM 1.8 support for nfit_test
    Adding test support for new Intel DSM from v1.8. The ability of simulating
    With the implementation of Intel NVDIMM DSM overwrite, we are adding unit
    tools/testing/nvdimm: Add test support for Intel nvdimm security DSMs
    acpi/nfit, libnvdimm/security: add Intel DSM 1.8 master passphrase support
    With Intel DSM 1.8 [1] two new security DSMs are introduced. Enable/update
    described by the Intel DSM spec v1.7. This will allow triggering of
    overwrite on Intel NVDIMMs. The overwrite operation can take tens of
    acpi/nfit, libnvdimm: Add support for issue secure erase DSM to Intel nvdimm
    Add support to issue a secure erase DSM to the Intel nvdimm. The
    acpi/nfit, libnvdimm: Add enable/update passphrase support for Intel nvdimms
    Add support for enabling and updating passphrase on the Intel nvdimms.
    acpi/nfit, libnvdimm: Add disable passphrase support to Intel nvdimm.
    Add support to disable passphrase (security) for the Intel nvdimm. The
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    CPU: Intel(R) Xeon(R) CPU E5-2680 v3 @ 2.50GHz
    KVM: x86: Disable Intel PT when VMXON in L1 guest
    Currently, Intel Processor Trace do not support tracing in L1 guest
    KVM: x86: Set intercept for Intel PT MSRs read/write
    To save performance overhead, disable intercept Intel PT MSRs
    read/write when Intel PT is enabled in guest.
    KVM: x86: Implement Intel PT MSRs read/write emulation
    This patch implement Intel Processor Trace MSRs read/write
    Intel PT MSRs read/write need to be emulated when Intel PT
    Initialize the Intel PT configuration when cpuid update.
    KVM: x86: Add Intel PT context switch for each vcpu
    Load/Store Intel Processor Trace register in context switch.
    KVM: x86: Add Intel Processor Trace cpuid emulation
    Expose Intel Processor Trace to guest only when
    KVM: x86: Add Intel PT virtualization work mode
    Intel Processor Trace virtualization can be work in one
       When the host configures Intel PT to collect trace packets
       Intel PT will be exposed to KVM guest in this mode, and
    perf/x86/intel/pt: add new capability for Intel PT
    capability of Intel PT. It means that PT can output its
    Add bit definitions for Intel PT MSRs to support trace output
    perf/x86/intel/pt: Move Intel PT MSRs bit defines to global header
    The Intel Processor Trace (PT) MSR bit defines are in a private
    CPU: Intel(R) Xeon(R) CPU E5-2680 v3 @ 2.50GHz
    Intel Wired LAN Driver Updates 2018-12-20
    ID being registered by both legacy HDAuudio and SOF drivers for Intel
     - New USB ID for an Intel controller
    Bluetooth: btusb: Add support for Intel bluetooth device 8087:0029
    Include the new USB product ID for Intel Bluetooth device 22260
     - Support for Asahi Kaesi AKM4118, AMD ACP3x, Intel platforms with
    media: v4l: Add Intel IPU3 meta buffer formats
    media: doc-rst: Add Intel IPU3 documentation
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
      gcc (Clear Linux OS for Intel Architecture) 8.2.1 20180502
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    We do a simple snapshot speed test on a Intel D-1531 box:
    This will fix an issue that we have with the Intel USB role
    Intel USB role switch driver depends on the USB role switch
    role switch class which makes the Intel USB role switch
    So in practice Intel USB role switch driver was depending on
    Fixes: f6fb9ec02be1 ("usb: roles: Add Intel xHCI USB role switch driver")
    mmc: sdhci-acpi: Disable LED control for Intel BYT-based controllers
    Intel BYT-based controllers do not have a LED signal line. Nevertheless
    disable LED control for Intel BYT-based controllers.
    mmc: sdhci-pci: Disable LED control for Intel BYT-based controllers
    Intel BYT-based controllers do not have a LED signal line. Nevertheless
    disable LED control for Intel BYT-based controllers.
    mmc: sdhci-pci: Add max-frequency device property for Intel controllers
    Add support for the mmc max-frequency device property for Intel BYT-based
    with some Intel host controllers. Specifically, the assumption that the host
    the layout of the checks in chapter "VM Entries" in Intel SDM vol 3C.
    the layout of the checks in chapter "VM Entries" in Intel SDM vol 3C.
    the layout of the checks in chapter "VM Entries" in Intel SDM vol 3C.
    the layout of the checks in chapter "VM Entries" in Intel SDM vol 3C.
    the layout of the checks in chapter "VM Entries" in Intel SDM vol 3C.
    in Intel SDM vol 3C,
    This patch adds Intel "Xeon CPU E3-1220 V2", with CPUID.01H.EAX=0x000306A8,
    SYSCALL raises #UD in compatibility mode on Intel CPUs, so it's
    IA32_CSTAR still provides 48 bits of storage on Intel CPUs that have
    - c3bc3ff9e8019fba74ce62bfb501d710c2fca9d3 MAINTAINERS: Do maintain Intel GPIO drivers via separate tree
     -  Do maintain Intel GPIO drivers via separate tree
    ASoC: Intel: Skylake: Add more platform granularity
    media: staging/intel-ipu3: Add Intel IPU3 meta data uAPI
    These meta formats are used on Intel IPU3 ImgU video queues
    This patch adds support for the Intel IPU v3 as found
    acpi/nfit, libnvdimm: Add unlock of nvdimm support for Intel DIMMs
    acpi/nfit, libnvdimm: Add freeze security support to Intel nvdimm
    Add support for freeze security on Intel nvdimm. This locks out any
    ASoC: Intel: Skylake: add error logs on probe, remove dependency on NHLT
    ASoC: Intel: Skylake: remove useless tests on HDaudio capabilities
    ASoC: Intel: Skylake: stop probe if HDaudio capabilities don't exist
    ASoC: Intel: Skylake: Harden DSP detection with PCI class/subclass info
    ASoC: Intel: Skylake: Add CFL-S support
    ASoC: Intel: kbl_rt5660: Add a new machine driver for kbl with rt5660
     - Intel kabylake platform
    Special case is the driver for Intel Cherryview SoC, where GPIO enabling bit
    - ad774315c3765ffb27abb6db987a2121d871a942 MAINTAINERS: Add tree link for Intel pin control driver
     -  Add tree link for Intel pin control driver
    Intel Wired LAN Driver Fixes 2018-12-12
    Even though I don't work for Intel/LSI who is the manufacturer of this
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Intel vt-d spec rev3.0 requires software to use 256-bit
    The Intel vt-d spec rev3.0 introduces a new translation
    ALSA: hda/hdmi: Always set display_power_control for Intel HSW+ codecs
    We've excluded the display_power_control flag for Intel HSW and BDW
    Intel DRM CI has been intermittently reporting.  This patch is a big
    (Intel).
    ASoC: Intel: kbl_da7219_max98927: fix the audio jack button remapping
    ASoC: Intel: bytcr_rt5640: Add quirk for the Point of View Mobii TAB-P1005W-232
    ASoC: Intel: bytcr_rt5640: Add quirk for the Prowise PT301 tablet
       - Fix FIFO size for dw controller in Intel Merrifield"
      dmaengine: dw: Fix FIFO size for Intel Merrifield
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    for Intel Baytrail devices.
    According to Intel (R) Axxia TM Lionfish Communication Processor
    dmaengine: dw: Fix FIFO size for Intel Merrifield
    Intel Merrifield has a reduced size of FIFO used in iDMA 32-bit controller,
    Fixes: 7ca5ce896524 ("firmware: add Intel Stratix10 service layer driver")
    HDCP1.4 key load process varies between Intel platform to platform.
    pinctrl-cherryview.c is the only Intel pinctrl driver doing something
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    To mitigate this modify the Intel IOMMU code so that it does not enable
    Intel VT-d spec added a new DMA_CTRL_PLATFORM_OPT_IN_FLAG flag in DMAR
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    instruction set architecture and not specific to Intel.  Make the message
    acpi/nfit: Add support for Intel DSM 1.8 commands
    Add command definition for security commands defined in Intel DSM
    erase", . Since this adds several Intel definitions, move the relevant
    author of these files with Intel holding the copyright.
    Intel's legal team have given permission to change the license according
    v2: expand commit message and note permission from Intel legal
    <4>[  354.473393] Hardware name: Intel Corporation NUC7CJYH/NUC7JYB, BIOS JYGLKCPX.86A.0027.2018.0125.1347 01/25/2018
    [   62.575087] Hardware name: Intel Corporation S2600KPR/S2600KPR, BIOS
    Register the GUID used by Intel RealSense cameras with fourcc CNF4,
    information provided by Intel RealSense cameras. Every two consecutive
    ASoC: Intel: common: add ACPI matching tables for ICL
       - Intel PMU unusual event combination fix
      perf/x86/intel: Move branch tracing setup to the Intel-specific source file
       - ASoC Intel SST Skylake kconfig fix; a new Kconfig will appear as a
       - Assort of ASoC driver fixes (pcm186x, Intel cht, rockchip, pcm3060,
      ASoC: Intel: Skylake: fix Kconfigs, make HDaudio codec optional
    initialized based on a vendor check. So it is either an Intel or an AMD
    Intel Wired LAN Driver Fixes 2018-11-28
    ASoC: Intel: Skylake: Add FW reply for MCLK/SCLK IPC
    ASoC: Intel: Skylake: Make DSP replies more human readable
    The Intel mitigation guide documents how STIPB works:
    direction. The kernel still issues IBPB even when STIBP is used until Intel
Author: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    According to section "Checks on VMX Controls" in Intel SDM vol 3C, the
    As specified in Intel's SDM, do not allow the L1 hypervisor to launch
    Extend Intel Stratix10 service layer to support the second service layer
    Add Intel Stratix10 service layer driver document
    Add driver for reconfiguring Intel Stratix10 SoC FPGA devices.
    This driver communicates through the Intel service layer driver
    Add a Device Tree binding for the Intel Stratix10 SoC FPGA manager.
    firmware: add Intel Stratix10 service layer driver
    Some features of the Intel Stratix10 SoC require a level of privilege
    The Intel Stratix10 SoC service layer provides an in kernel API for
    Add Intel Stratix10 service layer to the device tree
    dt-bindings, firmware: add Intel Stratix10 service layer binding
    Add a device tree binding for the Intel Stratix10 service layer driver
    This is needed, for example, in case of Intel Merrifield platform,
    where the Intel Basin Cove PMIC provides an extcon device to communicate
    Intel Wired LAN Driver Updates 2018-11-21
    This series contains updates to all of the Intel LAN drivers and
    all of the Intel drivers to implement the recommendations of Eric
     - Two fixes for the Intel VT-d driver to fix a NULL-ptr dereference and
         co-maintainer, and Andy established an Intel git tree"
      MAINTAINERS: Do maintain Intel GPIO drivers via separate tree
    This feature is supported by both Intel and AMD. But they are detected
    The resource control feature is supported by both Intel and AMD. So,
    Now CONFIG_RESCTRL will be used for both Intel and AMD to enable
    MBA software controller support is available only on Intel.
    the Intel-specific functions.
    for Intel and AMD.
    Add _intel suffix to Intel-specific functions.
    For example, the MBA feature varies significantly between Intel and AMD.
    The Intel IOMMU driver opportunistically skips a few top level page
    perf/x86/intel: Move branch tracing setup to the Intel-specific source file
    Moving branch tracing setup to Intel core object into separate
    intel_pmu_bts_config function, because it's Intel specific.
    the Intel drivers was already fixed (ixgbe).
    Upon looking at the Intel drivers as a whole, we are handling our
    100GbE Intel Wired LAN Driver Updates 2018-11-20
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    ASoC: Intel: use platform_data for machine drivers
    ASoC: Intel: fix interface for Chromebook machine drivers
    Fixes: 842bb5135f10 ('ASoC: Intel: use standard interface for Hdaudio machine driver')
    ASoC: Intel: Skylake: fix Kconfigs, make HDaudio codec optional
    follows Intel's existing driver conventions.
    Fixes: fe1a56420cf2 ("net: lantiq: Add Lantiq / Intel VRX200 Ethernet driver")
    MAINTAINERS: Do maintain Intel GPIO drivers via separate tree
    We would like to consolidate Intel pure GPIO drivers, including PMICs and
    some old x86 platforms, in one tree which is maintained by Intel.
    [   49.902068] Hardware name: Intel Corporation NUC7i5BNK/NUC7i5BNB, BIOS BNKBL357.86A.0052.2017.0918.1346 09/18/2017
    40GbE Intel Wired LAN Driver Updates 2018-11-14
    follows Intel's existing driver conventions.
    100GbE Intel Wired LAN Driver Updates 2018-11-13
     - Establish a git repo for Intel pin control in MAINTAINERS
      MAINTAINERS: Add tree link for Intel pin control driver
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
    ASoC: Intel: Power down links before turning off display audio power
    with the Intel DSP.
    ASoC: Intel: hdac_hdmi: add Icelake support
    Commit e61d98d8dad00 ("x64, x2apic/intr-remap: Intel vt-d, IOMMU
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    dual socket 40 CPUs Intel(R) Xeon(R) CPU E5-2690 v2 @ 3.00GHz machine,
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
       - Make the Intel PT SQL viewer more robust
       - Make the Intel PT debug log more useful
    The Intel EG20T Platform Controller Hub used on the MIPS Boston
    7. IMP reset: triggered by IMU(Intelligent Management Unit) when
    MAINTAINERS: Do maintain Intel GPIO drivers via separate tree
    We would like to consolidate Intel pure GPIO drivers, including PMICs and
    some old x86 platforms, in one tree which is maintained by Intel.
    MAINTAINERS: Add tree link for Intel pin control driver
    Intel pin control driver gets its own tree. Update MAINTAINERS accordingly.
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    a generic Intel pin control probe function. Thus,
    a generic Intel pin control probe function. Thus,
    a generic Intel pin control probe function. Thus,
    a generic Intel pin control probe function. Thus,
    a generic Intel pin control probe function. Thus,
    a generic Intel pin control probe function. Thus,
    a generic Intel pin control probe function. Thus,
    MAINTAINERS: Add tree link for Intel pin control driver
    Intel pin control driver gets its own tree. Update MAINTAINERS accordingly.
Author: H. Peter Anvin (Intel) <hpa@zytor.com>
    Signed-off-by: H. Peter Anvin (Intel) <hpa@zytor.com>
    Signed-off-by: H. Peter Anvin (Intel) <hpa@zytor.com>
    Intel Wired LAN Driver Updates 2018-11-07
    This series contains updates to almost all of the Intel wired LAN
    Intel Wired LAN Driver Updates 2018-11-07
    Both AMD and Intel support this instruction.
    days of Intel GPUs was never entirely solved, only mostly. Within the
    d89f88419f99 ("igc: Add skeletal frame for Intel(R) 2.5G Ethernet Controller support")
    Many of the Intel Ethernet drivers call skb_tx_timestamp() earlier than
    Intel PT SQL viewer: (Adrian Hunter)
    Intel PT debug log (Adrian Hunter)
    ASoC: Intel: common: add quirk for APL RVP boards
    ASoC: Intel: common: add SOF information for APL RVP
    ASoC: Intel: remove GFP_ATOMIC, use GFP_KERNEL
    GFP_ATOMIC is not required on any Intel drivers, use GFP_KERNEL
    ASoC: Intel: boards: fix Skylake typo
    ASoC: Intel: use standard interface for Atom machine drivers
    ASoC: Intel: use standard interface for Hdaudio machine driver
    Intel LPSS private register restoring in spi-pxa2xx.c: pxa2xx_spi_resume()
    save/restore for the Intel Lynxpoint in the Linux kernel code.
    Which happens for instance on Intel Braswell. I'm speculating but I guess
    ASoC: Intel: mrfld: fix uninitialized variable access
    Fixes: 9012c9544eea ("ASoC: Intel: mrfld - Add DSP load and management")
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
      Hardware name: Intel Corporation S2600WFD/S2600WFD, BIOS SE5C620.86B.01.00.0833.051120182255 05/11/2018
      platform/x86: Add Intel AtomISP2 dummy / power-management driver
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Reported-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Tested-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Intel Wired LAN Driver Updates 2018-10-31
    This was needed on Intel Broadwell DE platforms with intel_iommu=off
    [ 2832.857106] Hardware name: Intel Corporation Ice Lake Client Platform/IceLake U DDR4 SODIMM PD RVP TLC, BIOS ICLSFWR1.R00.2352.A01.1808281852 08/28/2018
      - Similar fixes for the cs-etm ARM HW trace code, that used the Intel PT
     "Rework the handling of the P-unit semaphore on Intel Baytrail and
    configuration required by Intel SST driver). Git bisect points to this
    drm/i915: Define Intel HDCP2.2 registers
    Intel HDCP2.2 registers are defined with addr offsets and bit details.
    platform/x86: Add Intel AtomISP2 dummy / power-management driver
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
     - Debugfs support for the Intel VT-d driver.
    - Improve Intel PT call graph from SQL database and GUI python scripts,
      tables, also uses, when available, the Intel XED disassembler libraries
      to present the Intel PT data as x86 asm mnemonics. This last feature
      hardware trace data such as Intel PT (Andi Kleen)
    - Better integration with the Intel XED disassembler, when available, in
      - Plumbing legacy HD-audio codecs as ASoC BE on Intel SST; this will
      - Support for Allwinner A64 CODEC analog, Intel boards with DA7219 and
      ASoC: Intel: kbl_da7219_max98927: minor white space clean up
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
     - Add Intel GPU device IDs to spurious interrupt quirk (Bin Meng)
      MAINTAINERS: Add myself as designated reviewer of Intel MFD PMIC
      mfd: Convert Intel PMIC drivers to use SPDX identifier 1;5201;0c Reduce size of duplicated comments by switching to use SPDX identifier.
      mfd: Sort headers alphabetically for Intel PMIC drivers
    Please check the latest Intel Architecture Instruction Set Extensions
    Please check the latest Intel Architecture Instruction Set Extensions
    Intel Wired LAN Driver Fixes 2018-10-24
      Copyright (C) 2017, Intel Corporation. All rights reserved.
    26) New igc Intel driver for 2.5G parts, from Sasha Neftin et al.
    the only supported disassembler is Intel XED, and additionally the object
    To use Intel XED, libxed.so must be present. To build and install
       - Intel Goldmont PMU updates (Kan Liang)
      system-wide suspend/resume related to the ACPI driver for Intel SoCs
      Whiskey Cove Intel PMICs, prevent ACPICA from calling ktime_get() in
       - Fix some issues with system-wide suspend/resume on Intel BYT/CHT
         for Intel SoCs (Hans de Goede).
         Intel PMICs (Hans de Goede).
       - Get rid of custom CPU features macros for Intel CPUs from the
    MAINTAINERS: Add myself as designated reviewer of Intel MFD PMIC
    There are few Intel MFD PMIC device drivers which I would like
    Note, Intel MSIC is old system controller that based mostly on PMIC
    mfd: Convert Intel PMIC drivers to use SPDX identifier
    mfd: Sort headers alphabetically for Intel PMIC drivers
       - Major cleanups and consolidation work in all Intel drivers.
      mtd: spi-nor: intel-spi: Add support for Intel Ice Lake SPI serial flash
     - Support for Allwinner A64 CODEC analog, Intel boards with DA7219 and
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
      - Add Intel GPU device IDs to spurious interrupt quirk (Bin Meng)
      PCI: Add Device IDs for Intel GPU "spurious interrupt" quirk
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
      usb: xhci: pci: Enable Intel USB role mux on Apollo Lake platforms
    ASoC: Intel: kbl_da7219_max98927: minor white space clean up
    These bugs managed to get past Intel's CI partially due to the fact it
    Intel Wired LAN Doc Updates 2018-10-18
    This series contains documentation fixes and updates for Intel wired
    This converts all of the Intel wired LAN driver documentation to *.rst.
    Add the SPDX-Lincense-Identifier to the Intel wired Ethernet *.rst
    1GbE Intel Wired LAN Driver Updates 2018-10-17
    The igc driver is the new client driver supporting the Intel I225
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    - Fix wrong filter_band* values for uncore Intel vendor events (Jiri Olsa)
    igc: Add skeletal frame for Intel(R) 2.5G Ethernet Controller support
    the igc driver which supports the Intel(R) I225-LM/I225-V 2.5G
      Hardware name: Intel Corporation Kabylake Client platform/KBL S
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    laptops and Intel DZ77BH boards, add these to the power_save blacklist.
    Some new Intel servers provide an interface so that the OS can ask the
    a generic Intel pin control probe function. Thus,
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Intel LSPCON chip is provided by 2 vendors:
    ASoC: Intel: common: Add Kabylake Dialog+Maxim machine driver entry
    ASoC: Intel: Boards: Add KBL Dialog Maxim I2S machine driver
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    mtd: spi-nor: intel-spi: Add support for Intel Ice Lake SPI serial flash
    Intel Ice Lake exposes the SPI serial flash controller as a PCI device
    in the same way than Intel Denverton. Add Ice Lake SPI serial flash PCI
    PCI: Add Device IDs for Intel GPU "spurious interrupt" quirk
    Add Device IDs to the Intel GPU "spurious interrupt" quirk table.
    See f67fd55fa96f ("PCI: Add quirk for still enabled interrupts on Intel
    Sandy Bridge GPUs") and 7c82126a94e6 ("PCI: Add new ID for Intel GPU
    generically instead of adding device IDs for every new Intel GPU.  I hope
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    These bugs managed to get past Intel's CI partially due to the fact it
    Hardware name: Intel Corporation S2600WFD/S2600WFD, BIOS SE5C620.86B.01.00.0833.051120182255 05/11/2018
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    usb: xhci: pci: Enable Intel USB role mux on Apollo Lake platforms
    Intel Apollo Lake has the same internal USB role mux as
    Intel Cherry Trail.
      Using CPUID GenuineIntel-6-2D
    They have also an internal Intel 8051 microcontroller whose firmware needs
    The VSC8574 has also an internal Intel 8051 microcontroller whose
    The VSC8584 has also an internal Intel 8051 microcontroller whose
      xhci: Add missing CAS workaround for Intel Sunrise Point xHCI
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
        - fix a CPU#0 hot unplug bug and a PCI enumeration bug in the x86 Intel uncore PMU driver
    compiler checks, add the "fall through" annotation in Intel SST
    with the above mentioned commit applied on an x86_64 system w/ Intel IOMMU.
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Fixes: 6277e83292a2 ("ASoC: Intel: Skylake: Parse vendor tokens to build module data")
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    10GbE Intel Wired LAN Driver Updates 2018-10-03
    100GbE Intel Wired LAN Driver Updates 2018-10-03
    virtchnl is a protocol/interface specification that allows the Intel
    <4> [498.827686] Hardware name: Intel Corporation NUC7CJYH/NUC7JYB, BIOS JYGLKCPX.86A.0027.2018.0125.1347 01/25/2018
    Fixes: 14fceff4771e ("net: dsa: Add Lantiq / Intel DSA driver for vrx200")
    thunderbolt: Add Intel as copyright holder
    Intel has done pretty major changes to the driver and we continue to do
    so in the future as well. Add Intel as copyright holder of the files we
    100GbE Intel Wired LAN Driver Updates 2018-10-02
    Intel south bridge is not used, and the watchdog feature of some
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
      https://en.wikipedia.org/wiki/List_of_Intel_Atom_microprocessors
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
          88 threads Intel(R) Xeon(R) CPU E5-2699 v4 @ 2.20GHz 64G
          192 threads Intel(R) Xeon(R) Platinum 8160 768G
          88 threads Intel(R) Xeon(R) CPU E5-2699 v4 @ 2.20GHz 128G
          8 threads Intel(R) Atom(TM) CPU C2750 @ 2.40GHz 16G
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    xhci: Add missing CAS workaround for Intel Sunrise Point xHCI
    The workaround for missing CAS bit is also needed for xHC on Intel
    Intel 100/c230 series PCH specification update Doc #332692-006 Errata #8
    1. Add SPDX license identifiers for Maxim and Intel extcon drivers
    That is no longer true on modern laptops based on Intel WhiskeyLake,
    100GbE Intel Wired LAN Driver Updates 2018-10-01
    the MSM and Intel pin control drivers. I know how to resolve
       - Faulty Intel cannonlake register offset
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    100GbE Intel Wired LAN Driver Updates 2018-09-27
    xhci-pci: allow host runtime PM as default for Intel Alpine and Titan Ridge
     INFO kernel: [   34.173250] iwlwifi 0000:01:00.0: Detected Intel(R) Dual Band Wireless AC 7265, REV=0xFFFFFFFF
    on some systems with Intel CPUs:
    [   44.545858] Hardware name: Intel Corporation PURLEY/PURLEY, BIOS BKVDTRL1.86B.0005.D08.1712070559 12/07/2017
    On 38+ Intel-based ASUS products, the NVIDIA GPU becomes unusable after S3
    NVIDIA GPUs and Intel SoCs.  After resume, nouveau logs many errors such
    PCI bridge (on the Intel SoC), not the GPU.
    We found a workaround: on resume, rewrite the Intel PCI bridge
    Intel appear to have previously acknowledged this behaviour and the
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Intel "new" controllers can do both LE scan and BR/EDR inquiry at once.
    STIBP is a feature provided by certain Intel ucodes / CPUs. This feature
            - Fix for Intel VT-d because recent changes caused boot failures
    Fixes: 14fceff4771e ("net: dsa: Add Lantiq / Intel DSA driver for vrx200")
    40GbE Intel Wired LAN Driver Updates 2018-09-25
    Export Intel IOMMU DMA remapping internal states, such as root and
    Debugfs extension for Intel IOMMU to dump Interrupt remapping table
    Add Intel IOMMU debugfs extension to dump all the register contents for
    iommu/vt-d: Enable base Intel IOMMU debugfs support
    enabling for Intel IOMMU debugfs.
    Fixes: a663ccf0fea1 ("pinctrl: intel: Add Intel Cannon Lake PCH-H pin controller support")
         recent extensions to the Intel Recource Director Technology code.
       - Two fixes for the Intel pin controllers than cause
       through an MSR; a very bad idea that Intel seems to like more and
    Hardware name: Intel Corporation S2600KPR/S2600KPR, BIOS
    Have the Intel PT decoder implement the new Intel PT decoder flags for
    with a call. To prepare for remedying that, add Intel PT decoder flags
    Previously, the Intel PT decoder would indicate begin / end by a branch
    Previously, the Intel PT decoder would indicate begin / end by a branch
    Previously, the Intel PT decoder would indicate begin / end by a branch
    Previously, the Intel PT decoder would indicate begin / end by a branch
       individual fixes like ASoC Intel Skylake race condition, minor
      Revert "ASoC: Intel: Skylake: Acquire irq after RIRB allocation"
    According to section "Checks on VMX Controls" in Intel SDM vol 3C, the
    According to section "Checks on VMX Controls" in Intel SDM vol 3C,
    According to Intel SDM 26.6.5 Interrupt-Window Exiting and
    by checking RVI[7:4] > VPPR[7:4] as specified in Intel SDM 29.2.1
    40GbE Intel Wired LAN Driver Updates 2018-09-18
    We now using a common macro for PM operations in pin control drivers for Intel
    Rename the Intel Ethernet Adaptive Virtual Function driver
    This adds Intel(R) Trace Hub PCI ID for Ice Lake PCH.
    The Intel SoC was prevented from entering lower idle state because
    Now the Intel SoC can enter lower idle state, power consumption and
    Intel MID portions tested by Andy.
    Fixes: 7969119293f5 ("net: dsa: Add Lantiq / Intel GSWIP tag support")
    Fixes: fe1a56420cf2 ("net: lantiq: Add Lantiq / Intel VRX200 Ethernet driver")
    Fixes: fe1a56420cf2 ("net: lantiq: Add Lantiq / Intel VRX200 Ethernet driver")
    Fixes: 14fceff4771e ("net: dsa: Add Lantiq / Intel DSA driver for vrx200")
    Fixes: 14fceff4771e ("net: dsa: Add Lantiq / Intel DSA driver for vrx200")
    Hardware name: Intel Corporation S5520UR/S5520UR, BIOS S5500.86B.01.00.0050.050620101605 05/06/2010
    Merge branch 'Lantiq-Intel-vrx200-support'
    Add support for Lantiq / Intel vrx200 network
    net: dsa: Add Lantiq / Intel DSA driver for vrx200
    xrx200 / VR9 Lantiq / Intel SoC.
    net: lantiq: Add Lantiq / Intel VRX200 Ethernet driver
    switch found on the xrx200 / VR9 Lantiq / Intel SoC.
    net: dsa: Add Lantiq / Intel GSWIP tag support
     - Revert an unnecessary Intel 300 ACS quirk (Mika Westerberg)
      Revert "PCI: Add ACS quirk for Intel 300 series"
    Fixes: 60767abcea3d ("ASoC: Intel: Skylake: Reset the controller in probe")
    Revert "ASoC: Intel: Skylake: Acquire irq after RIRB allocation"
    Fixes: 2eeeb4f4733b ("ASoC: Intel: Skylake: Acquire irq after RIRB allocation")
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Revert "PCI: Add ACS quirk for Intel 300 series"
    This reverts f154a718e6cc ("PCI: Add ACS quirk for Intel 300 series").
    Fixes: f154a718e6cc ("PCI: Add ACS quirk for Intel 300 series")
    D4M is a mobile model from the D4XX family of Intel RealSense cameras.
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
      Intel SoCs (LPSS) and prevent dmi_check_system() from being called on
       - Fix a power management regression in the ACPI driver for Intel SoCs
    ASoC: Intel: hdac_hdmi: Limit sampling rates at dai creation
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infraded.org>
    Tested on Intel(R) Xeon(R) CPU E5-2660 v2 @ 2.20GHz.
    Hardware: Intel Core i7-4770, 16 GB RAM
    Fixes: 84d7f2ebd70d ("i2c: i801: Add support for Intel DNV")
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    40GbE Intel Wired LAN Driver Updates 2018-08-30
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    MAINTAINERS: Add myself as designated reviewer of Intel PMIC GPIO
    There are few Intel PMIC GPIO device drivers which I would like
    Note, Intel MSIC is old system controller that based mostly on PMIC
    for Intel SoCs.
    to include from e.g. the Intel Skylake driver in follow-up patches
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    100 ms is not enough time for the LSPCON adapter on Intel NUC devices to
    This patch set introduces zero-copy AF_XDP support for Intel's i40e
    if taking it via the Intel driver tree is easier, let us know.
    NIC is Intel I40E 40Gbit/s using the i40e driver.
    The change tested on Intel Broxton with Whiskey Cove PMIC GPIO controller.
    100GbE Intel Wired LAN Driver Updates 2018-08-28
    10GbE Intel Wired LAN Driver Updates 2018-08-28
    Intel's 10GbE x540 family of Ethernet devices.
    ASoC: Intel: cht-bsw-rt5672: Add key-mappings for the headset buttons
    we do in other Intel machine drivers.
    ASoC: Intel: common: Add quirk for Thinkpad 8 tablet
    ASoC: Intel: Skylake: use hda_bus instead of hdac_bus
    ASoC: Intel: Skylake: add HDA BE DAIs
    ASoC: Intel: Skylake: use HDAudio if ACPI enumeration fails
    ASoC: Intel: Boards: Machine driver for SKL+ w/ HDAudio codecs
    Add machine driver for Intel platforms (SKL/KBL/BXT/APL) with
    This should work for other Intel platforms as well e.g. GLK,CNL
    ASoC: Intel: common: add table for HDA-based platforms
    platforms handled by ASoC on Intel hardware.
    to include from e.g. the Intel Skylake driver in follow-up patches
    Intel's firmware would fail to transmit because the peer is
     1) ICE, E1000, IGB, IXGBE, and I40E bug fixes from the Intel folks.
    https://software.intel.com/sites/default/files/managed/ad/dc/Intel-Xeon-Scalable-Processor-throughput-latency.pdf
    To support multi link on Intel platforms, we need to update
    So, add pre/post bank switch ops for the same in Intel driver.
    Intel Wired LAN Driver Updates 2018-08-24
     - PASID table handling updates for the Intel VT-d driver. It implements
      Thermal: Intel SoC DTS: Translate IO-APIC GSI number to linux irq number
    Intel Wired LAN Driver Fixes 2018-08-23
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
       that feature in hardware having hardware tracing such as Intel PT.
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
       also been fixed. In order to support dock mode on some laptops, Intel
       fix to Intel HID driver due to changes in Dell systems that prevented
    Cc: "Peter Zijlstra (Intel)" <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Virtualization of Intel SGX depends on Enclave Page Cache (EPC)
       - Add support for Intel Ice Lake to Intel-PLSS-PCI
       - Add support for HDMI CEC to Intel HDMI
    Hardware name: Intel Corporation S2600KP/S2600KP, BIOS
    For example, Intel chips based on the Broadwell micro-archticture have
    the Intel PT PMU, but do not support address filtering.
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    100 ms is not enough time for the LSPCON adapter on Intel NUC devices to
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
       - sdhci-pci: Add support for Intel ICP
      usb: dwc3: pci: Intel Merrifield can be host
     - Add Function-Level Reset quirks for Intel and Samsung NVMe devices to
      PCI: Add ACS Redirect disable quirk for Intel Sunrise Point
      PCI: Delay after FLR of Intel DC P3700 NVMe
      These Aspeed's are ARM processors that exist inside (I guess) Intel
      - Add Function-Level Reset quirks for Intel and Samsung NVMe devices to
      PCI: Delay after FLR of Intel DC P3700 NVMe
      PCI: Add ACS Redirect disable quirk for Intel Sunrise Point
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
       - Support for AM Logic Meson, Everest ES7154, Intel systems with
       - Intel Ice Lake PCH (platform controller hub) support
      MAINTAINERS: Replace Heikki as maintainer of Intel pinctrl
    ASoC: Intel: Skylake: Acquire irq after RIRB allocation
    ASoC: Intel: bytcr_rt5640: Add quirks for 2 more devices
     - Support for AM Logic Meson, Everest ES7154, Intel systems with
      * Node: CPU (8 cores): Intel(R) Xeon(R) CPU E31230 @ 3.20GHz
       * Node: CPU (8 cores): Intel(R) Xeon(R) CPU E31230 @ 3.20GHz
    PCI: Add ACS Redirect disable quirk for Intel Sunrise Point
    Intel Sunrise Point PCH hardware has an implementation of the ACS bits that
    Intel Sunrise Point (SPT) PCH hardware has an implementation of the ACS
    scope" structure in the Intel VT-d spec, Section 8.3.1.
    PCI: Delay after FLR of Intel DC P3700 NVMe
    Add a device-specific reset for Intel DC P3700 NVMe device which exhibits a
    40GbE Intel Wired LAN Driver Updates 2018-08-07
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    mode. Intel guest can enter x2apic cluster mode when interrupt remmaping
    Intel SDM considers these checks to be part of
    Bluetooth: btusb: Use bt_dev_err for Intel firmware loading errors
    Future Intel processors will support "Enhanced IBRS" which is an "always
    preferred spectre v2 mitigation mechanism instead of Retpoline. Intel's
      variant 2) mitigation on Intel processors belonging to family 6
    Some Intel processors have an EPT feature whereby the accessed & dirty bits
    ASoC: Intel: bxt: Use refcap device for mono recording
    Issue description: Intel 7265 shares the same RF with Wifi and BT.
    MAINTAINERS: Replace Heikki as maintainer of Intel pinctrl
    Heikki has another priorities and no time to maintain Intel pinctrl
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Intel Broxton platform.
      the ACPI driver for Intel SoCs (LPSS) that was missed by a previous
         for Intel SoCs (LPSS) that caused the platform firmware to be
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
      running test 0 'syscalls:sys_enter_openat'Using CPUID GenuineIntel-6-9E
    Merge a fix for hibernation regression in the ACPI driver for Intel
       - an Intel PEBS entry unwind error fix
    driver. We also have the beginnings of dual-role support for Intel
    usb: dwc3: pci: Intel Merrifield can be host
    On Intel Edison board the OTG function is enabled, thus,
    Allow that by changing dr_mode property to "otg" for Intel Merrifield.
    Fixes: a663ccf0fea1 ("pinctrl: intel: Add Intel Cannon Lake PCH-H pin controller support")
    to pin translation which is necessary for Intel hardware, such as Intel
    resume from S3) modified the ACPI driver for Intel SoCs (LPSS) to
    Intel Ice Lake has the same LPSS than Intel Cannon Lake. Add the new IDs
    CPU: Intel(R) Xeon(R) CPU E5-2680 v3 @ 2.50GHz
    CPU: Intel(R) Xeon(R) CPU E5-2680 v3 @ 2.50GHz
    CPU: Intel(R) Xeon(R) CPU E5-2680 v3 @ 2.50GHz
    10GbE Intel Wired LAN Driver Updates 2018-07-26
    it should be on a typical Intel system. For example, on a 6 core Xeon system
    And interestingly, on a 68-core Knights Landing Intel system 'topo.num_cores'
    couple of Intel Xeons (6 and 52 cores).
    found in Intel SST driver codes.
        igb: Intel(R) Gigabit Ethernet Network Driver - version 5.4.0-k
        igb: Copyright (c) 2007-2014 Intel Corporation.
    Thermal: Intel SoC DTS: Translate IO-APIC GSI number to linux irq number
    The Intel SoC DTS uses a hardcoded GSI number, before this commit
    ASoC: Intel: Skylake: fix widget handling
    ASoC: Intel: Atom: fix inversion between __iowrite32 and __ioread32
    ASoC: Intel: Atom: simplify iomem address and casts
    ASoC: Intel: common: make sst_dma functions static
    ASoC: Intel: Skylake: BDL definitions should be __le32
    ASoC: Intel: Haswell: fix endianness handling
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    needed on Intel Titan Ridge so we can skip it.
       running test 0 'syscalls:sys_enter_openat'Using CPUID GenuineIntel-6-3D
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
     "Only one revert, for an an Intel VT-d patch that caused issues with
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    [    3.647165] Hardware name: Intel Corporation CoffeeLake Client Platform/WhiskeyLake U DDR4 ERB, BIOS CNLSFWR1.R00.X140.B00.1804040304 04/04/2018
    ASoC: Intel: bytcr_rt5640: Add quirk for the "Connect Tablet 9" tablet
    ASoC: Intel: bytcr_rt5651: Add quirk table entries for various devices
    ASoC: Intel: bytcr_rt5651: Add mono speaker quirk
    ASoC: Intel: bytcr_rt5651: Add IN2 input mapping
    ASoC: Intel: bytcr_rt5651: Set OVCD limit for VIOS LTH17 to 2000uA
    ASoC: Intel: bytcr_rt5651: Fix using the wrong GPIO for the ext-amp on some boards
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    RDRAND, then they probably have enough details about the Intel
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    ASoC: Intel: Boards: Add GLK Realtek Maxim I2S machine driver
    mmc: sdhci-pci: Add support for Intel ICP
    Add PCI Ids for Intel ICP.
    iperf with two Intel(R) Xeon(R) CPU E5-2620 v3 @ 2.40GHz machines connected
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    however, not always equal to zero. Intel's manual says (3.4.4 Segment
    This driver is verified on Intel(R) PCIe-based FPGA DFL devices, including
    both integrated (e.g. Intel Server Platform with In-package FPGA) and
    discrete (e.g. Intel FPGA PCIe Acceleration Cards) solutions.
    Intel SDM Vol 3B 17.4.9 says "This address must point to an offset from
    [   57.410644] Hardware name: Intel Corporation Ice Lake Client Platform/IceLake U DDR4 SODIMM PD RVP, BIOS ICLSFWR1.R00.2222.A01.1805300339 05/30/2018
       kernel: Hardware name: Intel Corporation S2600CO/S2600CO, BIOS SE5C600.86B.02.05.0004.051120151007 05/11/2015
    Intel Wired LAN Driver Updates 2018-07-12
    L2 Fwd Offload & 10GbE Intel Driver Updates 2018-07-09
      ahci: Add Intel Ice Lake LP PCI ID
    * Intel NOR flash, 16 MiB.
    ASoC: Intel: bytcr_rt5651: Reporting button presses
    ASoC: Intel: bytcr_rt5651: Disable jack-detect over suspend/resume
    ASoC: Intel: bytcr_rt5651: Add support for externar amplifier enable GPIO
    ASoC: Intel: bytcr_rt5651: Move getting of codec_dev into probe()
    ASoC: Intel: bytcr_rt5651: Remove is_valleyview helper
    ASoC: Intel: bytcr_rt5640: Add quirk for the Lenovo Miix2 8 tablet
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    The enum is currently defined in Intel-specific DMAR header file,
    Add a software flush loop which is based on code from Intel.
    i2c: i801: Add support for Intel Ice Lake
    Intel Ice Lake has the same SMBus host controller than Intel Cannon
    custom platform code for each of Intel MID.
      7da7c1561366 ("x86, tsc: Add static (MSR) TSC calibration on Intel Atom SoCs")
    introduced a common way for all Intel MID chips to get their TSC frequency
    via MSRs, there is no need to keep a duplication in each of Intel MID
    x86/tsc: Use SPDX identifier and update Intel copyright
    Use SPDX identifier and update year in Intel copyright line.
    Some Intel CPUs don't recognize 64-bit XORs as zeroing idioms. Zeroing
    chosen out of 100000. Four core Intel x86_64:
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    ahci: Add Intel Ice Lake LP PCI ID
    Intel HID Event Filter Driver _DSM UUID:
    Intel HT enabled systems into a MCE lottery. MCE is enabled on the boot CPU
    Model name:            Intel(R) Xeon(R) CPU E5-2699 v3 @ 2.30GHz
    This adds pinctrl/GPIO support for Intel Ice Lake PCH. The Ice Lake PCH
    GPIO is based on the same version of the Intel GPIO hardware than Intel
    mlx5 (ConnectX-5 Ex) and an Intel(R) Xeon(R) CPU E5-1650 v4.
    We measure performance between two Intel(R) Xeon(R) CPU E5-2643 v2 @3.50GHz
    media: MAINTAINERS: Update entry for Intel IPU3 cio2 driver
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    spi: pxa2xx: Add support for Intel Ice Lake
    Intel Ice Lake SPI host controller follows the Intel Cannon Lake but the
    ASoC: Intel: bytcr_rt5651: Sort DMI table entries alphabetically
    ASoC: Intel: bytcr_rt5651: Add BYT_RT5651_HP_LR_SWAPPED quirk
    ASoC: Intel: bytcr_rt5651: Simplify card long-name
    ASoC: Intel: bytcr_rt5651: Fix DMIC map headsetmic mapping
    ASoC: Intel: bytcr_rt5651: Fix IN1 map headsetmic mapping
    ASoC: Intel: bytcr_rt5651: Remove IN2 input mappings
    BYT_RT5651_IN2_HS_IN3_MAP was added in commit f026e0631780 ("ASoC: Intel:
    ASoC: Intel: bytcr_rt5651: Fix IN1_IN2_MAP quirk not being logged
    ASoC: Intel: bytcr_rt5651: Change default input map from in2 to in1
    ASoC: Intel: bytcr_rt5651: Add BYT_RT5651_DEFAULT_QUIRKS define
    IRET behavior was different from Intel's busted IRET behavior:
    Genius, Thinkmouse and Intellimouse Explorer. We need to actually inspect
    Intel'l Icelake devices on dwc3-pci.c.
    command is not supported by a driver. Fix it in couple of Intel drivers.
    Intel Goldmont processors supports non-architectural precise events that
    Fixes commit (85d63445f411 Documentation: e100: Update the Intel 10/100 driver doc)
    Fixes commit (85d63445f411 Documentation: e100: Update the Intel 10/100 driver doc)
    described in the Intel SDM, volume 3.
    ASoC: Intel: common: fix missing rename from 'reef' to 'sof'
    Fixes: 4f722a6a736 ("ASoC: Intel: common: rename 'reef' to 'sof' in ACPI matching table")
    On Intel platforms (Skylake and newer), ASPM support in r8169 is the
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
     cpu: Intel(R) Core(TM) i5 CPU         650  @ 3.20GHz
     "These fix a suspend/resume regression in the ACPI driver for Intel
       - Fix a suspend/resume regression in the ACPI driver for Intel SoCs
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    This accommodates changes in the Intel BIOS, and therefore UV BIOS,
    persistent memory modules (PMEM), along with the Intel BIOS changes to
    to a lower limit.  Intel only guarantees that this minimum boundary at
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Linus analysis of the Intel manual:
        "In Intel microarchitecture code name Sandy Bridge, the micro-op queue
         multiple threads. If one logical processor is not active in Intel
    to be consistent. Intel gave a tentative confirmation as well.
    Intel SoCs (LPSS) and an inline stub fix for the ACPI processor driver.
    ASoC: Intel: common: rename 'reef' to 'sof' in ACPI matching table
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
     - fix for hibernation in Intel ISH driver, from Even Xu
    ASoC: Intel: common: fix copy/paste issue with SOF/broadwell topology file
    ASoC: Intel: common: add entries for SOF-based machine drivers
    ASoC: Intel: common: add firmware/topology information for SOF
    ASoC: Intel: common: Add Geminilake Dialog+Maxim machine driver entry
    ASoC: Intel: move SKL+ codec ACPI tables to common directory
    ASoC: Intel: Skylake: cleanup before moving ACPI tables
    ASoC: Intel: broxton: reduce machine name for bxt_da7219_max98357a
    ASoC: Intel: kbl_da7219_max98357a: add fe_ops for kbl Audio Capture Port
    of Intel IGD (GVT-d) to be compiled out of the kernel if desired.  The
    ASoC: Intel: bytcr_rt5640: Fix Acer Iconia 8 over-current detect threshold
    ASoC: Intel: bytcr_rt5640: Add quirk for the Nuvison/TMax TM800W560 tablet
    ASoC: Intel: bytcr_rt5640: Add quirk for the Chuwi Vi10 tablet
    [  382.230416] Hardware name: Intel Corporation Merrifield/BODEGA BAY, BIOS 542 2015.01.21:18.19.48
    usb: dwc3: pci: add support for Intel IceLake
    PCI IDs for Intel IceLake.
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
     - reorg and clean-up of the Intel NTB driver
    Intel Wired LAN Driver Updates 2018-06-11
    Move the Intel hw gen3 code to its own source file. The ntb_hw_intel.c was
      mfd: intel-lpss: Fix Intel Cannon Lake LPSS I2C input clock
       the upcoming Intel memory encryption support as well.
      Intel PT: (Adrian Hunter)
       - Improvement in Intel VT-d fault printing to prevent soft-lockups
    since Imre is working at Intel these days.
       - Fix Strago DMI fixes on the Intel Cherryview"
      - add ACS quirk for Intel 7th & 8th Gen mobile (Alex Williamson)
      - add ACS quirk for Intel 300 series (Mika Westerberg)
    Intel PT: (Adrian Hunter)
      PCI: Add Intel VMD devices to pci ids
      - add ACS quirk for Intel 7th & 8th Gen mobile (Alex Williamson)
      - add ACS quirk for Intel 300 series (Mika Westerberg)
      PCI: Add ACS quirk for Intel 300 series
      PCI: Add ACS quirk for Intel 7th & 8th Gen mobile
       - Lots of cleanups / quirks for Intel platforms based on Realtek
      ASoC: Intel: kbl: Move codec sysclk config to codec_init function
      ASoC: Intel: bytcr_rt5651: Set card long_name based on quirks
      single package chip), along with some initial Intel icelake enabling.
    Both AMD and Intel can have SPEC_CTRL_MSR for SSBD.
    For instance for upcoming Intel Multi-Key Total Memory Encryption.
    x86-64: Intel E5-2630 v3@2.40GHz, 16-core, hyperthreading
    x86-64 Intel(R) Xeon(R) CPU E5-2630 v3 @ 2.40GHz:
    Configuration: 2 sockets * 8-core Intel(R) Xeon(R) CPU E5-2630 v3 @
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Fixes: e1c748179754 ("ACPI / LPSS: Add Intel BayTrail ACPI mode PWM")
    Fixes: 1bfbd8eb8a7f ("ACPI / LPSS: Add ACPI IDs for Intel Braswell")
       - sdhci-pci: Fix 3.3V voltage switch for some BYT-based Intel controllers
       - Update the ACPI SoC drivers for Intel (LPSS) and AMD (APD)
Author: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
     - Lots of cleanup for Intel platforms based on Realtek CODECs from Hans
    NIC is Intel I40E 40Gbit/s using the i40e driver.
     "An update for the Intel Resource Director Technolgy (RDT) which adds a
       - x86 Intel uncore driver cleanups and enhancements (Kan Liang)
    Intel Wired LAN Driver Updates 2018-06-04
    Documentation: e100: Update the Intel 10/100 driver doc
    mfd: intel-lpss: Fix Intel Cannon Lake LPSS I2C input clock
    Intel Cannon Lake PCH has much higher 216 MHz input clock to LPSS I2C
    Fixes: b418bbff36dd ("mfd: intel-lpss: Add Intel Cannonlake PCI IDs")
    As Google/Intel will fix the BIOS/Coreboot issues with hardcoding
    - Update insn.h in Intel-PT instruction decoder with its original from from the
      test.o: ELF 32-bit LSB relocatable, Intel 80386, version 1 (SYSV), not stripped
      test.o: ELF 32-bit LSB relocatable, Intel 80386, version 1 (SYSV), not stripped
    the case for AMD systems and Intel systems with COD.  AMD systems also
    Intel systems which have a shared L1 instruction and data cache.  This
    According to the Intel Software Developers' Manual, Vol. 4, Order No.
    According to the Intel Software Developers' Manual, Vol. 4, Order No.
    CPU: Intel(R) Xeon(R) CPU E5-2680 v3 @ 2.50GHz
      Warning: Intel PT: x86 instruction decoder header at 'tools/perf/util/intel-pt-decoder/insn.h' differs from latest version at 'arch/x86/include/asm/insn.h'
    Here we fix that typo, according to Intel SDM, vol 4, Table 2-41 -
    "MSRs Supported by Intel® Xeon® Processor Scalable Family with DisplayFamily_DisplayModel 06_55H".
    ASoC: Intel: kbl: Move codec sysclk config to codec_init function
    ("ASoC: Intel: bxt: Move codec sysclk config to codec_init function")
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-9417
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-7473
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-10792
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-9183
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-10541
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-10926
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6142
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Suggested-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    ASoC: Intel: bytcr_rt5651: Set card long_name based on quirks
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    on both Intel and AMD processors with both gcc 8.1.0 and gcc 4.9.4, the
    A fio test on a Intel D-1531, 16GB RAM, SSD RAID-5 machine as follows:
    ASoC: Intel: bytcr_rt5640: Add quirk for the ARCHOS 80 Cesium 8" windows tablet
    Fixes: 4b45efe85263 ("mfd: Add support for Intel Sunrisepoint LPSS devices")
    ALSA: hda: Add Intel NUC5i7RY to the power_save blacklist
    Power-saving is causing a humming sound when active on the Intel
     Intel S2600WF, an Intel platform family with an ASPEED AST2500 BMC.
    ConnectX-5 100Gbps, CPU: Intel(R) Xeon(R) CPU E5-2680 v3 @ 2.50GHz
    ConnectX-5 100Gbps, CPU: Intel(R) Xeon(R) CPU E5-2680 v3 @ 2.50GHz
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    S2600WF is a Intel platform family with an ASPEED AST2500 BMC.
    PCI: Add Intel VMD devices to pci ids
    Add the Intel VMD device ids to the pci id database and update the VMD
    For more information on RSBA, see Intel's white paper, "Retpoline: A
    The USB Type-C PHY in Intel WhiskeyCove PMIC has build-in
    Fixes: f6fb9ec02be1 ("usb: roles: Add Intel xHCI USB role switch driver")
    enabled on an Intel Xeon X3440 processors with 4 cores and 8 threads
    ALSA: hda: Add Intel NUC7i3BNB to the power_save blacklist
    Power-saving is causing a humming sound when active on the Intel
    ASoC: Intel: cht_bsw_nau8824: Fix jack_type to include SND_JACK_MICROPHONE
    40GbE Intel Wired LAN Driver Updates 2018-05-22
    annotation.  It also causes Intel PT to have decoding errors at the
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    [  560.175990] Hardware name: Intel Corporation S2600STB/S2600STB, BIOS SE5C620.86B.00.01.0010.010920180151 01/09/2018
    There are a few Intel based platforms making use of the mv88exxx.
    This patch fixes the error reported by Intel's kbuild and fixes a
    The Meegopad T08 hdmi-stick (think Intel computestick) has a brcm43430
    10GbE Intel Wired LAN Driver Updates 2018-05-17
    On Intel the SSBD control is per core as well, but the synchronization
    between Intel and AMD though the mechanisms are different.
    Change the Intel bit to X86_FEATURE_SPEC_CTRL_SSBD to denote that SSBD is
    Intel and implied by IBRS or STIBP support on AMD. That's just confusing
    availability on both Intel and AMD.
    Intel and AMD have different CPUID bits hence for those use synthetic bits
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    ASoC: Intel: bytcr_rt5640: Set card long_name based on quirks
    ASoC: Intel: bytcr_rt5640: Add quirks for various devices
    ASoC: Intel: bytcr_rt5640: Use dmi_first_match() for DMI quirk handling
    ASoC: Intel: bytcr_rt5640: Sort DMI quirk list alphabetically
    ASoC: Intel: bytcr_rt5640: Add default jack-detect settings
    ASoC: Intel: bytcr_rt5640: Unify BYTCR input defaults
    ASoC: Intel: bytcr_rt5640: Change BYTCR default input to IN3
    ASoC: Intel: bytcr_rt5640: Enable jack detection
    ASoC: Intel: bytcr_rt5640: Fix Dell Venue 8 5830 Pro quirk
    ASoC: Intel: bytcr_rt5640: Use device properties for setting up dmic
    The information for Intel SoC drivers was not updated for several
    I'll also monitor alsa-devel and ack Intel patches as necessary.
    Tested on ZII RDU2 platform and on Intel x86_64 PC.
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-9049
    40GbE Intel Wired LAN Driver Updates 2018-05-14
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-9886
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
       - Revert "perf pmu: Fix pmu events parsing rule", as it broke Intel
       - Remove duplicated entry for westmereep-dp in Intel's mapfile.csv
    Centaur CPUs enumerate the cache topology in the same way as Intel CPUs,
     - Cadence and Intel driver updates for streaming
    ASoC: Intel: bytcr_rt5640: Fix compile error
    Fix the compile error introduced by: "ASoC: Intel: bytcr_rt5640:
    must be treated as fatal and will cause a panic. Older Altera/Intel
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Intel Wired LAN Driver Updates 2018-05-11
    Add DAI registration and DAI ops for the Intel driver along with
    Add Intel stream init routines which initialize the Physical
    ASoC: Intel: bytcr_rt5640: Use device-property for differential mics
    ASoC: Intel: bytcr_rt5640: Configure PLL1 before using it
    100GbE Intel Wired LAN Driver Updates 2018-05-09
    . Revert "perf pmu: Fix pmu events parsing rule", as it broke Intel PT
    - Remove duplicated entry for westmereep-dp in Intel's mapfile.csv (William Cohen)
    [66866.393317] Hardware name: Intel Corporation S2600WT2/S2600WT2, BIOS SE5C610.86B.01.01.0018.C4.072020161249 07/20/2016
    Patches already submitted by Intel for the hfi1 driver will fail to
    Intel collateral will reference the SSB mitigation bit in IA32_SPEC_CTL[2]
      The Intel fixes are the most serious and important things I had queued
       - Two major fixes for the Intel Cherryview and Sunrisepoint pin
    on its screen during Intel i915 DRM initialization. This currently
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-8943
    Only used by the AMD GART and Intel VT-D drivers, which must be built in.
    CPU: Intel Xeon E312xx (Sandy Bridge)
    Here's the text of the Intel erratum CF118.  We assume this applies to all
    Intel parts:
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-8346
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-8918
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6800
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-10015
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-9472
    Cc: "Peter Zijlstra (Intel)" <peterz@infradead.org>
      For instance, the 6 patch series from Intel for the hfi1 driver had
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    on its screen during Intel i915 DRM initialization. This currently
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    NIC is Intel I40E 40Gbit/s using the i40e driver.
    Tested on PC (Intel(R) Core(TM) i5-5200U CPU).
    the default mitigation for Intel and AMD.
    Intel and AMD SPEC_CTRL (0x48) MSR semantics may differ in the
    Intel CPUs expose methods to:
    older value. Intel refers to this feature as "Memory Disambiguation" which
    Intel cores prior to family 6 are known not to be vulnerable, and so are
    the other bits as reserved. The Intel SDM glossary defines reserved as
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    ASoC: Intel: bytcr_rt565: fix missing assignment to ret_val
    Fixes: 02c0a3b3047f ("ASoC: Intel: bytcr_rt5651: add MCLK, quirks and cleanups")
    CPUID_8000_0008_EBX is used by AMD to enumerate IBRB, IBRS, STIBP. On Intel
    running on Intel depending on the Intel specific speculation control
    this nasty scheme due to ordering. So that on Intel the store to
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    mmc: sdhci-pci: Fix 3.3V voltage switch for some BYT-based Intel controllers
    Fix 3.3V voltage switch for some BYT-based Intel controllers by making use
    already for Intel Cannon Lake.
    Intel_Strago based Chromebooks where i8042 keyboard controller IRQ
    ASoC: Intel: cht-bsw-rt5672: allow for topology-defined codec-dai setup
    40GbE Intel Wired LAN Driver Updates 2018-04-30
    latency of firmware calls on newer Intel processors.
    PCI: Add ACS quirk for Intel 300 series
    Intel 300 series chipset still has the same ACS issue as the previous
    PCI: Add ACS quirk for Intel 7th & 8th Gen mobile
          * ASoC rsnd, FSL, Intel SST, DMIC, AMD, ADAU17x1, Realtek codec
       - a fix for a boot problem on Intel/Altera SocFPGA
    specified in the Intel SDM Section 29.4.5.
    Please refer to chapter 21 of 6th Generation Intel® Core™ Processor
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Make kernel print the correct number of TLB entries on Intel Xeon Phi 7210
    The entries do exist in the official Intel SMD but the type column there is
    Intel Architecture Instruction Set Extensions and Future Features
    1GbE Intel Wired LAN Driver Updates 2018-04-25
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    10GbE Intel Wired LAN Driver Updates 2018-04-25
    Similarly, Intel HDMI/DP codec builds the ELD notification from i915
    Intel Wired LAN Driver Updates 2018-04-24
    starting from Intel Sunrisepoint PCH the DMA address of the device FIFO
    Fixes: 34cadd9c1bcb ("spi: pxa2xx: Add support for Intel Sunrisepoint")
    on the Intel Arria10 SoCFPGA DevKit.
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-10787
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-10785
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-9183
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-9183
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-9183
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-9183
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-9183
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-9183
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-9183
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-9484
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-9484
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-9484
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-8998
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-8998
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-9562
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-10132
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-7433
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-7433
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-7433
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-100086
    Soon I'll not be available by my Intel email address, so switching to my
         The Intel specific version of these commands communicated the
    ASoC: Intel: kbl_rt5663_rt5514_max98927: Replace GFP_ATOMIC with GFP_KERNEL
    ASoC: Intel: kbl_rt5663_max98927: Replace GFP_ATOMIC with GFP_KERNEL
    ASoC: Intel: kbl_da7219_max98357a: Replace GFP_ATOMIC with GFP_KERNEL
    ASoC: Intel: cht_bsw_nau8824: Replace GFP_ATOMIC with GFP_KERNEL
    ASoC: Intel: bytcr_rt5651: Replace GFP_ATOMIC with GFP_KERNEL
    ASoC: Intel: bytcht_es8316: Replace GFP_ATOMIC with GFP_KERNEL
    ASoC: Intel: byt-max98090: Replace GFP_ATOMIC with GFP_KERNEL
    Centaur CPUs have some Intel compatible capabilities,including Permformance
    starting from Intel Sunrisepoint PCH the DMA address of the device FIFO
    Fixes: 34cadd9c1bcb ("spi: pxa2xx: Add support for Intel Sunrisepoint")
    Use ACPI for RTC Alarm only for Intel platforms
    Low Power S0 on some new Intel platforms.
    ASoC: Intel: Disable SND_SOC_INTEL_BAYTRAIL when SND_SST_ATOM_HIFI2_PLATFORM is enabled
    Intel's Skylake Server CPUs have a different LLC topology than previous
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
    ASoC: Intel: Skylake: Reset stream to link mapping
    ASoC: Intel: Skylake: Reset DSP Pipelines in prepare
    ASoC: Intel: Skylake: Unify the fw ops for SKL and KBL
    ASoC: Intel: Skylake: Reset DSP pipe in skl_pcm_hw_free
    0xffffffff, which is an invalid id in all APIC types. See "Intel® 64
    infrastructure for Intel nested virtualization.
    This is not specific to Intel/AMD anymore.  The TSC offset is available
       - Intel's Stratix10 SoC
    section titled 'Basic VM-Entry Checks' in Intel SDM vol. 3C, the following
    ASoC: Intel: atom: fix ACPI/PCI Kconfig
    Fixes: 4772c16ede52 ("ASoC: Intel: Kconfig: Simplify-clarify ACPI/PCI
    The "CPU" (or Intel 8080) interface uses a different interrupt called
      The biggest part of this series is a set of 18 patches for the Intel
    introduced. According to Intel SDM 25.5.1:
    Some features (Intel MKTME, AMD SME) reduce the number of effectively
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    two machines with Intel(R) Xeon(R) Gold 6133 CPU @ 2.50GHz, and vq size was
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    99.97% success reported for Intel CPUs.)  Report EV6 and later
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
      fix, and I see that Intel has a number of rc looking patches for HFI1
    Intel Wired LAN Driver Updates 2018-04-06
    Add a narration to i915.rst about Intel GEN GPU's: engines,
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
       - Lots of fixes for Intel Baytrail / Cherrytrail devices with Realtek
          * Intel Kabylake machine drivers
      ASoC: Intel: bytcr_rt5651: don't use codec anymore
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    17) Add new Intel E800 series "ice" ethernet driver, from Anirudh
       - Add Intel Cannon Lake chips support to the RAPL power capping
      Intel Goldmont+ drivers, and remove the obsolete rdtscll() API"
     - Preparatory commits for hardware-encrypted RAM support on Intel CPUs.
     - Improved Intel-MID support (Andy Shevchenko)
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
       - Intel Cannon Lake CPU support (Harry Pan)
       - Intel PT cleanups (Alexander Shishkin)
       - Various Intel PEBS handling fixes and improvements, and other Intel
       - Intel PT tooling improvements (Adrian Hunter)
       several Intel based machines, Maxim MAX9759, Motorola CPCAP,
      1da961d72ab0 ("x86/cpufeatures: Add Intel Total Memory Encryption cpufeature")
      7958b2246fad ("x86/cpufeatures: Add Intel PCONFIG cpufeature")
        ConnectX-5, Intel(R) Xeon(R) CPU E5-2680 v3 @ 2.50GHz.
    ( The MSR information is based on Intel Software Developers' Manual,
    ( ESU and power domains refer to Intel Software Developers' Manual,
    ConnectX-5, Intel(R) Xeon(R) CPU E5-2680 v3 @ 2.50GHz.
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    ASoC: Intel: bytcr_rt5651: don't use codec anymore
    commit aeec6cc08215 ("ASoC: Intel: bytcr_rt5651: Configure PLL1 before
    Fixes: aeec6cc08215 ("ASoC: Intel: bytcr_rt5651: Configure PLL1 before using it")
    40GbE Intel Wired LAN Driver Updates 2018-03-26
    100GbE Intel Wired LAN Driver Updates 2018-03-26
    This patch series adds the ice driver, which will support the Intel(R)
    ice: Add basic driver framework for Intel(R) E800 Series
    This patch adds a basic driver framework for the Intel(R) E800 Ethernet
    Fixes: f6fb9ec02be1 ("usb: roles: Add Intel xHCI USB role switch driver")
    10GbE Intel Wired LAN Driver Updates 2018-03-23
       - Intel PMU truncated-parameter fix
    properly in his Dell Alienware system.  This system has an Intel Alpine
    intel: add SPDX identifiers to all the Intel drivers
    Add the SPDX identifiers to all the Intel wired LAN driver files, as
    usb: roles: Add Intel xHCI USB role switch driver
    Various Intel SoCs (Cherry Trail, Broxton and others) have an internal USB
    xhci: Add Intel extended cap / otg phy mux handling
    The xHCI controller on various Intel SoCs has an extended cap mmio-range
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Right now the 'icebp' instruction isn't technically documented by Intel,
    exception" information _is_ actually mentioned in the Intel SDM, even
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
      - Intel Titan Ridge Thunderbolt 3 controller support
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Adding a filter constraint for Intel Skylake CHA event
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    40GbE Intel Wired LAN Driver Updates 2018-03-19
         latest Intel documentation
      x86/cpufeatures: Add Intel PCONFIG cpufeature
      x86/cpufeatures: Add Intel Total Memory Encryption cpufeature
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Intel platforms, get_device_system_crosststamp() requires a TSC value
    Starting with Intel Goldmont platforms, the PCIe root complex supports the
    nanoseconds. The Intel root complex hardware propagates system time derived
    In accordance with Intel's microcode revision guidance from March 6 MCU
    40GbE Intel Wired LAN Driver Updates 2018-03-14
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    ASoC: Intel: Skylake: Disable clock and power gating during FW/LIB download
    Icelake is a next generation Intel platform. Add PCI ID for
    10GbE Intel Wired LAN Driver Updates 2018-03-12
    Intel Wired LAN Driver Updates 2018-03-12
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Intel PCONFIG targets are enumerated via new CPUID leaf 0x1b. This patch
    x86/cpufeatures: Add Intel PCONFIG cpufeature
    CPUID.0x7.0x0:EDX[18] indicates whether Intel CPU support PCONFIG instruction.
    x86/cpufeatures: Add Intel Total Memory Encryption cpufeature
    CPUID.0x7.0x0:ECX[13] indicates whether CPU supports Intel Total Memory
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    thunderbolt: Add support for Intel Titan Ridge
    Intel Titan Ridge is the next Thunderbolt 3 controller. The ICM firmware
    This patch add support for Intel Titan Ridge and the new ICM firmware
    Intel Titan Ridge uses slightly different format for ICM driver ready
      where this info can be obtained, like Intel's >= Skylake (Jin Yao)
    - Intel PT fixes and refactorings paving the way for implementing
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Based-on-code-from: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    The following shows this issue on an Intel CPU (where ref-cycles can
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Suggested-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    According to Intel SDM 26.2.1.1, the following rules should be enforced
    Intel PT code already has some preparation for AUX area sampling mode.
    access profiling and tracing tools. For example on Intel CPUs, the recorded
    1GbE Intel Wired LAN Driver Updates 2018-03-05
    Intel Wired LAN Driver Updates 2018-03-05
    ASoC: Intel: bytcr_rt5651: Select RCCLK on init()
    ASoC: Intel: bytcr_rt5651: Change defaults to enable jack-detect, analog mics
    like a poor default as I'm not aware of any Intel SST + rt5651 using
    ASoC: Intel: bytcr_rt5651: Add quirk for the VIOS LTH17 laptop
    ASoC: Intel: bytcr_rt5651: Add support for Bay Trail CR / SSP0 using boards
    ASoC: Intel: bytcr_rt5651: Add new IN2_HS_IN3 input map and a quirk using it
    ASoC: Intel: bytcr_rt5651: Rename IN3_MAP to IN1_HS_IN3_MAP
    ASoC: Intel: bytcr_rt5651: Drop snd_soc_dai_set_bclk_ratio() call
    ASoC: Intel: bytcr_rt5651: Configure PLL1 before using it
    ASoC: Intel: bytcr_rt5651: Add quirk micbias OVCD configuration
    ASoC: Intel: bytcr_rt5651: Only create jack if we have a jack-detect source
    ASoC: Intel: bytcr_rt5651: Actually honor the DMIC_EN quirk if specified
    ASoC: Intel: bytcr_rt5651: Pass jack-src info via device-properties
    ASoC: Intel: bytcr_rt5651: Not being able to find the codec ACPI-dev is an error
    ASoC: Intel: Skylake: Fix typo
       - Make the reboot on Intel Edison platforms work
      x86/platform/intel-mid: Handle Intel Edison reboot correctly
       - sdhci-pci: Fix S0i3 for Intel BYT-based controllers"
      mmc: sdhci-pci: Fix S0i3 for Intel BYT-based controllers
    ASoC: Intel: fix argument error in nau8824 machine
    ASoC: Intel: Skylake: Find module id from UUID for bind params
    ASoC: Intel: board: Add BE DAI link for WoV and update DAPM machine map.
    ASoC: Intel: Skylake: Add BE DAI for WoV usecase
    ASoC: Intel: Skylake: Refine skl widget type check
    ASoC: Intel: add nau8824 sound card
    Create sound card with NAU88L24 codec in Intel Cherryview-based platforms,
    ASoC: Intel: kbl: Enable mclk and ssp sclk early for rt5663
    ASoC: Intel: sst: Free streams on suspend, re-alloc on resume
    ASoC: Intel: sst: Add sst_realloc_stream() function
    ASoC: Intel: sst: Remove unused STREAM_DECODE and STREAM_RESET states
    ASoC: Intel: sst: Remove unnecessary sst_init_stream() function
    ASoC: Intel: sst: Remove 2 unused members from stream_info struct
    ASoC: Intel: sst: Fix error-code check in sst_pause_stream()
    100GbE Intel Wired LAN Driver Updates 2018-02-28
    x86/platform/intel-mid: Handle Intel Edison reboot correctly
    When the Intel Edison module is powered with 3.3V, the reboot command makes
    The official Intel Edison BSP sends the IPCMSG_COLD_RESET message to the
    40GbE Intel Wired LAN Driver Updates 2018-02-26
    In recent Intel hardware the IRQs become non-configurable after BIOS
    mmc: sdhci-pci: Fix S0i3 for Intel BYT-based controllers
    10GbE Intel Wired LAN Driver Updates 2018-02-26
       - fixes for Intel nested VMX, emulated UMIP and a dump_stack() on VM startup
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
     Hardware name: Intel Corporation S2600CW/S2600CW, BIOS SE5C610.86B.01.01.0003.090520141303 09/05/2014
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    the Intel QAT driver will assume that values are provided for the
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infraded.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Commits adding PCI IDs for Intel Braswell and Kaby Lake PCH-H lacked the
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    This patch fixes issue of X-power extcon-axp288 and Intel extcon-int3496 driver.
         systems such as Knights Landing/Mill Intel systems (Kan Liang)
      i.e. Intel's >= Skylake (Jin Yao)
    [*] According to Intel 64 and IA-32 Architecture Software Developer's
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    ASoC: Intel: Add Kabylake Dialog+Maxim machine driver entry
    ASoC: Intel: Add Kabylake-y Dialog Maxim machine driver
      such as Knights Landing/Mill Intel systems (Kan Liang)
            * Intel DDX never ended using it, and implementation was wonky
     - Support for new Intel Bluetooth controller
    ASoC: Intel: Fix build
    On Intel test case trace+probe_libc_inet_pton.sh succeeds and the
    and result checking for s390x and Intel.
    for Intel and s390x. On s390x specify this command line to
    On Intel the test case runs unchanged and succeeds.
      Using CPUID GenuineIntel-6-9E
    Unlike the Intel processors there isn't a script that automatically
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Since the Intel SDM added an ModR/M byte to UD0 and binutils followed
    This now means Intel and AMD disagree on the encoding of UD0. And instead
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    40GbE Intel Wired LAN Driver Updates 2018-02-14
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    40GbE Intel Wired LAN Driver Updates 2018-02-13
    Fixes: 2f556bdb9f2e ("extcon: int3496: Add Intel INT3496 ACPI ... driver")
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Fixes: 041e74b71491 ("ASoC: rt5659: Add the support of Intel HDA Header")
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Arjan points out that the Intel document only clears the 0xc2 microcode
    featured in one of the early revisions of the Intel document was never
    40GbE Intel Wired LAN Driver Updates 2018-02-12
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Because Intel/Mediatek platforms are using rt5645/rt5677,
    ASoC: Intel: Skylake: make function skl_clk_round_rate static
    ASoC: rt5659: Add the support of Intel HDA Header
    The patch adds the support of Intel HDA Header.
    Intel have retroactively blessed the 0xc2 microcode on Skylake mobile
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
       - 5-level page-table support for the Intel IOMMU.
      Otherwise this contains regular Intel and AMDGPU fixes"
      ASoC: Intel: kbl: Enable mclk and ssp sclk early
      ASoC: Intel: Skylake: Add extended I2S config blob support in Clock driver
      ASoC: Intel: Skylake: Add ssp clock driver
    Bluetooth: btusb: Add support for Intel Bluetooth device 22560 [8087:0026]
    The Intel Bluetooth device 22560 family (HarrisonPeak, QnJ, and IcyPeak)
      tablet mode, rotate, and front button support. Intel CPU support added
      Significant Intel PMC update with CannonLake support, Coffeelake
      x86/cpu: Add Cannonlake to Intel family
     - new V4L2 driver: IPU3 CIO2 CSI-2 receiver unit, found on some Intel
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
      x86/cpuid: Fix up "virtual" IBRS/IBPB/STIBP feature bits on Intel
    Intel CoffeeLake SoC uses CPU ID of KabyLake but has Cannonlake PCH, so in
    x86/cpu: Add Cannonlake to Intel family
    Add CPUID of Cannonlake (CNL) processors to Intel family list.
    Intel processors use MSR_IA32_ARCH_CAPABILITIES MSR to indicate RDCL_NO
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
      fc67dd70adb7 ("x86/cpufeatures: Add Intel feature bits for Speculation Control")
    the Intel DSM v1.6 Function Index 10: Enable Latch System Shutdown Status.
       - Q71L: Intel Xeon server manufactured by Qanta that uses the ASPEED ast2400
    [ 9198.961032] Hardware name: Intel Corporation S7200AP/S7200AP, BIOS S72C610.86B.01.02.0118.080620171935 08/06/2017
    implemented in Intel ACPI, the events to enter and exit the tablet mode
     - Add a new DM "unstriped" target that enables Intel to workaround
    the same Intel Ivy Bridge + Nvidia GeForce GT 650M architecture, to no
    Intel's manual doesn't mandate VM_EXIT_INSTRUCTION_LEN to be set when
    Pull assorted device driver fixes (ASUS, Elecom, Intel-ISH, Multitouch, PixArt, RMI,
      ahci: Add Intel Cannon Lake PCH-H PCI ID
      ahci: Add PCI ids for Intel Bay Trail, Cherry Trail and Apollo Lake AHCI
      ahci: Annotate PCI ids for mobile Intel chipsets as such
    x86/cpuid: Fix up "virtual" IBRS/IBPB/STIBP feature bits on Intel
     - extend Intel CMCI error reporting to more cases (Xie XiuQi)
       - Intel-PT/BTS improvements (Adrian Hunter)
       - Intel vendor event JSON updates (Andi Kleen)
      x86/cpufeatures: Add Intel feature bits for Speculation Control
       - A fix for the PCI initialization on Intel MID platforms"
      x86/platform/UV: Fix UV4A support on new Intel Processors
      Intel RDT facility"
      Special thanks to Adrian Hunter (Intel) and to Linus Walleij (Linaro),
      So far the sdhci-pci driver for the Intel GLKs and the sdhci-of-arasan
      Codeaurora, Rockchip, Intel and Linaro have been involved. However,
      the work has been driven by Adrian Hunter (Intel).
       - sdhci-acpi: Avoid broken UHS transfer modes on Intel CHT
    When compared to ixgbe and other previous Intel drivers the i40e and i40evf
       - Maintenance for Freescale, Intel and Metiatek drivers.
       - Add support for Intel Merrifield to the ACPI GPIO code (Andy
         (Intel SoCs) driver and make it avoid creating platform device
       - Continued work on Intel ASoC stuff for new quirks, ACPI GPIO
      ASoC: Intel: remove select on non-existing SND_SOC_INTEL_COMMON
      ASoC: Intel: remove second duplicated assignment to pointer 'res'
      * Maintenance for Freescale, Intel and Metiatek drivers.
    previous Intel/AMD and new IDT-like devices.
    only if both sides local and peer set it up. Intel/AMD hardware
    ntb: remove Intel Atom NTB driver support
    40GbE Intel Wired LAN Driver Updates 2018-01-26
    - Intel-PT/BTS sample synthesizing fixes (Adrian Hunter)
    - Intel vendor event JSON updates for the Broadwell, BroadwellDE,
      perf core code and the Intel debug store"
    10GbE Intel Wired LAN Driver Updates 2018-01-26
    When the Intel SPEC_CTRL bit is set which indicates both IBRS and IBPB
    capability, set those (AMD) bits accordingly. Likewise if the Intel STIBP
    will need to work on both internally at Intel and elsewhere in the near
    Client with Intel adapters (X710, XL710) and Distributed Virtual Switch.
    been exposing those bits even on Intel chips, for fine-grained control
    See Intel's 336996-Speculative-Execution-Side-Channel-Mitigations.pdf
    AMD exposes the PRED_CMD/SPEC_CTRL MSRs slightly differently to Intel.
    x86/cpufeatures: Add Intel feature bits for Speculation Control
    Add three feature bits exposed by new microcode on Intel CPUs for
    ASoC: Intel: kbl: Enable mclk and ssp sclk early
    ASoC: Intel: Skylake: Add extended I2S config blob support in Clock driver
    ASoC: Intel: Skylake: Add ssp clock driver
     - Improved support for Intel controllers
      Intel Core i7 @ 2.0 GHz (2.9 turbo)        100.6    35.7     2.8x
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    100GbE Intel Wired LAN Driver Updates 2018-01-24
    1GbE Intel Wired LAN Driver Updates 2018-01-24
    of the Intel® 82579 Gigabit Ethernet PHY Datasheet v2.1:
    Bluetooth: btintel: Create common Intel Read Boot Params function
    The Intel_Read_Boot_Params command is used to read boot parameters
    from the bootloader and this is Intel generic command used in USB
    HCI_Intel_Reset command after downloading the firmware.
    Bluetooth: btintel: Create common function for Intel Reset
    The Intel_Reset command is used to reset the device after downloading
    the firmware and this is Intel generic command used in both USB and
    Bluetooth: hci_intel: Update firmware filename for Intel 9x60 and later
    The format of Intel Bluetooth firmware for bootloader product is
    For more details, see erratum BDF90 in document #334165 (Intel Xeon
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    40GbE Intel Wired LAN Driver Updates 2018-01-23
    10GbE Intel Wired LAN Driver Updates 2018-01-23
    -[0000:00]---00.0-[01]----00.0  Intel Corporation I210 Gigabit Network Connection
    01:00.0 Ethernet controller [0200]: Intel Corporation I210 Gigabit Network Connection [8086:1533] (rev 03)
    -[0000:00]---00.0-[01]----00.0  Intel Corporation I210 Gigabit Network Connection
    01:00.0 Ethernet controller [0200]: Intel Corporation I210 Gigabit Network Connection [8086:1533] (rev 03)
    -[0000:00]---00.0-[01]----00.0-[02-05]--+-01.0-[03]----00.0  Intel Corporation I210 Gigabit Network Connection
                                            +-02.0-[04]----00.0  Intel Corporation I210 Gigabit Network Connection
    03:00.0 Ethernet controller [0200]: Intel Corporation I210 Gigabit Network Connection [8086:1533] (rev 03)
    04:00.0 Ethernet controller [0200]: Intel Corporation I210 Gigabit Network Connection [8086:1533] (rev 03)
    Icelake is an Intel® Processor containing an Intel® Graphics
    improvements to the ACPI GPIO handling for Intel and a bunch of fixes.
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    ASoC: Intel: remove select on non-existing SND_SOC_INTEL_COMMON
    Fixes: c6059879be29 ("ASoC: Intel: Fix Kconfig with top-level selector")
       - An Intel RDT driver use-after-free fix
     "An Intel RAPL events fix"
       - Make the retpoline/RSB functionality work reliably for both Intel
    This unstriped target is most useful for Intel NVMe drives that have
    ASoC: Intel: remove second duplicated assignment to pointer 'res'
    [Resolved rebase conflict after removing Intel PT. - Radim]
    [Resolved rebase conflict after removing Intel PT. - Radim]
    UC memory type in the EPT page tables (on Intel processors, EPT
    On new Intel platforms like ApolloLake, legacy interrupt mechanism
    Fixes to accommodate Intel Processor changes for UV4A broadcast assist unit
    Intel processor changes necessitated UV4 HUB Global Address Memory
    x86/platform/UV: Fix UV4A support on new Intel Processors
    Upcoming Intel CascadeLake and IceLake processors have some architecture
    Cc: "Peter Zijlstra (Intel)" <peterz@infradead.org>
    Cc: "Peter Zijlstra (Intel)" <peterz@infradead.org>
    applicable to AMD.  Keep the current usage of PAUSE for Intel, but add an
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    10GbE Intel Wired LAN Driver Updates 2018-01-12
    Fixes: 6baf3d61821f ("x86/tsc: Add additional Intel CPU models to the crystal quirk list")
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    While the Intel SDM claims that the reserved bits are ignored when PCID is
    developed and reviewed and test systems with Intel CPUs never failed to
    ASoC: Intel - Convert to use acpi_dev_get_first_match_name()
    ASoC: Intel: bytcht_es8316: fix HID handling
       - an Intel-MID crash fix
       - and an Intel microcode loader blacklist quirk to avoid a
    Since 'commit 7f2236d0bf9a ("perf/x86/rapl: Use Intel family macros for
    In accordance with the Intel and AMD documentation, we need to overwrite
    Tested-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    ahci: Add Intel Cannon Lake PCH-H PCI ID
    Add Intel Cannon Lake PCH-H PCI ID to the list of supported controllers.
    40GbE Intel Wired LAN Driver Updates 2018-01-10
    On Intel Edison the Broadcom Wi-Fi card, which is connected to SDIO,
    requires 2.0v, while the host, according to Intel Merrifield TRM,
    Introduce a custom OCR mask for SDIO host controller on Intel Merrifield
    Test were done between two machines with 2.40GHz Intel(R) Xeon(R) CPU
    10GbE Intel Wired LAN Driver Updates 2018-01-09
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    ASoC: Intel: remove mfld_machine
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Intel x86 machine:
    This test is running on 2 socket, 20 core and 40 threads Intel x86
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    based on ACPI HID for Intel Merrifield FLIS (pin control device).
    For example, GPIO driver for Intel Merrifield needs to know the device
      Additionally, at least on the Intel machine on which this was
    The Intel Compute Stick (Cherry Trail version) and the Meegopad T08 HDMI
    Tests were done on two Intel E5-2630 2.40GHz machines connected back
    Fixes: 71bb8a1b059e ("soundwire: intel: Add Intel Master driver")
    ASoC: Intel: kconfig: drop boiler plate text from config items
    Drop "Intel ASoC SST driver for " platforms and "SOC Machine Audio driver
    for Intel" for machines..
    ASoC: Intel: kconfig: add some comments for if symbols
    ASoC: Intel: boards: align/fix SKL/BXT/KBL Kconfigs
    ASoC: Intel: boards: align Kconfig configurations for HiFi2
    ASoC: Intel: boards: align Kconfig dependencies for Haswell/Broadwell
    ASoC: Intel: Fix nested/unnecessary Kconfig dependencies
    additional issues and no functionality loss was observed in Intel tests on
    ASoC: Intel: document what Kconfig options do
    ASoC: Intel: Kconfig: Simplify-clarify ACPI/PCI dependencies
    ASoC: Intel: Fix Kconfig with top-level selector
    Follow network example suggested by Linus, move Intel definitions
    Fixes: f6a118a800e3 ("ASoC: Intel: clarify Kconfig dependencies")
    ASoC: Intel: bytcr-rt5651: add support for Line In
    ASoC: Intel: bytcr-rt5651: enable MinnowBoard Turbot quirks
    ASoC: Intel: bytcr-rt5651: add quirk for IN3P which may also be used
    ASoC: Intel: bytcr_rt5651: fix Kiano DMI quirk
    ASoC: Intel: sst: Fix some style
    ASoC: Intel: sst: Fix the return value of 'sst_send_byte_stream_mrfld()'
    Fixes: 3d9ff34622ba ("ASoC: Intel: sst: add stream operations")
    Fixes: 7feb2f786a46 ("ASoC: move ACPI common code out of Intel/sst tree")
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    For more details, see erratum BDF90 in document #334165 (Intel Xeon
    IA32_THERM_STATUS MSR (0x19C) on Intel X86 processors. The readout
     Q71L: Intel Xeon server manufactured by Qanta that uses the ASPEED ast2400
    Intel Wired LAN Driver Updates 2018-01-03
    Intel Wired LAN Driver Updates 2018-01-02
    ASoC: Intel: Skylake: Disable clock gating during firmware and library download
    ASoC: Intel: cht_bsw_rt5645: Analog Mic support
    media: v4l: Fix references in Intel IPU3 Bayer documentation
    The references in Intel IPU3 Bayer format documentation were wrong. Fix
    Intel's IPU3 camera sub-system support.
                    Manufacturer: Intel Corp.
     - Intel Compute Stick STK1AW32SC
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
      ASoC: Intel: Change kern log level to avoid unwanted messages
      ASoC: Intel: Skylake: Do not check dev_type for dmic link type
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Note: PCID is generally available on Intel Sandybridge and later CPUs.
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    The Intel PEBS/BTS debug store is a design trainwreck as it expects virtual
    rdma: Update maintainer contact for Intel RDMA drivers
    Ensure both Mike and I are listed as maintainer contacts for Intel's qib,
     "A single pin control fix for Intel machines, affecting a bunch of
      pinctrl: cherryview: Mask all interrupts on Intel_Strago based systems
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
      ec400ddeff20 ("x86/microcode_intel_early.c: Early update ucode on Intel's CPU")
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    - x86/early-quirks improvements for Intel graphics stolen memory. (Joonas, Matthew)
    ASoC: Intel: Skylake: Ensure dai and dailink registration happens in sequence.
    ASoC: Intel: Skylake: Request IRQ late only after all context are initialized
    CPU: Intel(R) Xeon(R) CPU E5-2660 v2 @ 2.20GHz
    soundwire: intel: Add Intel init module
    Intel platforms. Add a init module which creates SoundWire Master
    soundwire: intel: Add Intel Master driver
    Some Intel platforms have SoundWire Master, so add Intel SoundWire
    initialization routines for Intel Master driver.
    - x86/early-quirks improvements for Intel graphics stolen memory. (Joonas, Matthew)
            it's probably safe to assume that it's a non issue, though Intel
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Intel processors that, when set, prevents the execution of a subset of
    Update x86-opcode-map.txt based on the October 2017 Intel SDM publication.
        Hardware name: Intel Corporation S1200SP/S1200SP, BIOS S1200SP.86B.01.03.0006.040720161253 04/07/2016
    Since KVM removes the only I/O port 0x80 bypass on Intel hosts,
    Intel IceLake cpu has added new cpu features,AVX512_VBMI2/GFNI/
    If Intel/AMD implements MWAIT, we expect that it works well and only
    UMIP can be emulated almost perfectly on Intel processor by enabling
    The User-Mode Instruction Prevention feature present in recent Intel
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    x86/early-quirks: Extend Intel graphics stolen memory placement to 64bit
    To give upcoming SKU BIOSes more flexibility in placing the Intel
    pinctrl: cherryview: Mask all interrupts on Intel_Strago based systems
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    ahci: Add PCI ids for Intel Bay Trail, Cherry Trail and Apollo Lake AHCI
    Add PCI ids for Intel Bay Trail, Cherry Trail and Apollo Lake AHCI
    ahci: Annotate PCI ids for mobile Intel chipsets as such
    Intel uses different SATA PCI ids for the Desktop and Mobile SKUs of their
    The information this commit adds comes from Intel's chipset datasheets.
    mmc: sdhci-acpi: Avoid broken UHS transfer modes on Intel CHT
    Intel DSM function 8 has been used to identify transfer modes that are not
    mmc: sdhci-pci: Add CQHCI support for Intel GLK
    Add CQHCI initialization and implement CQHCI operations for Intel GLK.
    ASoC: Intel: Skylake: Re-order some code to silence a warning
    [   81.385545] Hardware name: Intel Corporation Merrifield/BODEGA BAY, BIOS 542 2015.01.21:18.19.48
    when sending it upstream from Intel's internal tree, we get
      KVM: VMX: remove I/O port 0x80 bypass on Intel hosts
    for Intel + Tonga.
    ASoC: Intel: Change kern log level to avoid unwanted messages
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    ASoC: Intel: Skylake: Do not check dev_type for dmic link type
    ASoC: Intel: Skylake: Configure DSP clock source
    ASoC: Intel: Skylake: Parse vendor tokens to build A-State table
    ASoC: Intel: Skylake: Remove second shim read in register_poll
    - Improve build messages for files needed by Intel-PT, originally copied
    - Fix objdump comment parsing for Intel mov dissassembly (Thomas Richter)
    KVM: VMX: remove I/O port 0x80 bypass on Intel hosts
    KVM allows guests to directly access I/O port 0x80 on Intel hosts.  If
    guest writes to port 0x80 on Intel will behave the same as they
    for AMD chipsets and this patch is for Intel.
       - fix the UART2 RTS pin mode on Intel Denverton
    perf annotate: Fix objdump comment parsing for Intel mov dissassembly
    ASoC: don't use rtd->codec on Intel/haswell
    This behavior has been seen on a Intel Lewisburg SATA controller
    see the downgrade when testing on Intel C600/X79, but retested patched
    According to the Intel SDM Volume 3B (253669-063US, July 2017), action
    ASoC: Intel: Skylake: Fix descriptions for exported function args
    ASoC: Intel: Skylake: Make local functions static
    Fixes: 7981c0015af2 ("pinctrl: intel: Add Intel Sunrisepoint pin controller and GPIO support")
      Warning: Intel PT: x86 instruction decoder differs from kernel
      Warning: Intel PT: x86 instruction decoder header at 'tools/perf/util/intel-pt-decoder/inat.h' differs from latest version at 'arch/x86/include/asm/inat.h'
    ASoC: Intel: Skylake: Parse nhlt and register clock device
    and update the core Intel pinctrl driver to handle this accordingly.
    On Intel Merrifield the pin control device is a separate IP block
    - Bring instruction decoder files used by Intel PT into line with the kernel,
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    The Intel PMU event aliases have a implicit period= specifier to set the
    Intel Wired LAN Driver Updates 2017-11-27
    <4>[ 3069.977497] Hardware name: Intel Corp. Geminilake/GLK RVP1 DDR4 (05), BIOS GELKRVPA.X64.0062.B30.1708222146 08/22/2017
    on Intel/Altera Cyclone V SOC Hardware with Altera GPIO's for the
    ASoC: Intel: kbl_rt5663_max98927: Map BTN_0 to KEY_PLAYPAUSE
    ASoC: Intel: kbl_rt5663_rt5514_max98927: Map BTN_0 to KEY_PLAYPAUSE
    The patch is based on the original work by Intel, found at:
    [  100.868085] Hardware name: Intel Corporation Merrifield/BODEGA BAY, BIOS 542 2015.01.21:18.19.48
    <4>[ 3069.977497] Hardware name: Intel Corp. Geminilake/GLK RVP1 DDR4 (05), BIOS GELKRVPA.X64.0062.B30.1708222146 08/22/2017
    This sequence seems to be a new instruction not in the opcode map in the Intel SDM.
    Intel SDM vol2 A.4 Table A-6 said the table index in the group is "Encoding of Bits 5,4,3 of
       - Missing help text for the recent Intel SST kconfig change"
      ALSA: hda/realtek: Add headset mic support for Intel NUC Skull Canyon
      ASoC: Intel: Add help text for SND_SOC_INTEL_SST_TOPLEVEL
    This fixes a crash visible on Intel x86 32 bit using the libkcapi test
    Intel Wired LAN Driver Fixes 2017-11-21
       -  Maintainance for Cadence, Intel, Mediatek and STM32 drivers"
      mtd: intel-spi: Add Intel Lewisburg PCH SPI super SKU PCI ID
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    [62530.869558] Hardware name: Intel Corporation CoffeeLake Client Platform/CoffeeLake H DDR4 RVP, BIOS CNLSFWR1.R00.X098.A00.1707301945 07/30/2017
    methods too, like AER in Intel. Also, the powerpc primitives perform
    ALSA: hda/realtek: Add headset mic support for Intel NUC Skull Canyon
    Users have been using knob "model=dell-headset-multi" on Intel Skull
      ntb: update maintainer list for Intel NTB driver
    ntb: update maintainer list for Intel NTB driver
    Removing Jon since he no longer works at Intel.
      Sang in order to apply a dependent fix to the Intel CherryTrail
      Other Intel drivers got a lot of cleanups. The Turbo Boost Max 3.0
      support is added for Intel Skylake.
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    upper bound on the variable (5e6ns on recent Intel chips).
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
    Intel or bare metal.
    [62530.869558] Hardware name: Intel Corporation CoffeeLake Client Platform/CoffeeLake H DDR4 RVP, BIOS CNLSFWR1.R00.X098.A00.1707301945 07/30/2017
          (a) Intel have started to deploy and depend on pin controllers in
      pinctrl: intel: Add Intel Cedar Fork PCH pin controller support
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    The Intel PMU event aliases have a implicit period= specifier to set the
      ACPI / PMIC: Add opregion driver for Intel Dollar Cove TI PMIC
    ASoC: Intel: kbl: Modify map for Headset Playback to fix pop-noise
    Patch fixes wrong path in commit 0b06122fc8d0 ("ASoC: Intel: kbl: Add
    Fixes: 0b06122fc8d0 ("ASoC: Intel: kbl: Add map for new DAIs for
    On a 2-sockets Intel-Skylake machine:
    On a 4-sockets Intel-Skylake machine:
    Intel's Linux Kernel Performance(LKP) infrastructure and they are the
    This single thread performance collected on: Intel(R) Xeon(R) CPU E7-8895
    Intel(R) Xeon(R) CPU E7-8895 v3 @ 2.60GHz and 1T of memory:
    laptop with an Intel i5-6200U CPU.
      Intel and Mellanox showed up on the list on Tuesday. I've excluded
    ASoC: Fix for Intel Kconfig
    Fix the Intel Kconfig issue reported by Linus.
    ASoC: Intel: Add help text for SND_SOC_INTEL_SST_TOPLEVEL
    CONFIG_DEBUG_BLK_CGROUP is not set, then, on an Intel i7-4850HQ, and
    throughput grows, e.g., from 250 to 310 KIOPS (+25%) on an Intel
       - Lots of cleanups for ASoC Intel platform code, including support
         counter based on the LPIT ACPI table on Intel platforms (Srinivas
       - Add support for the Intel UMIP (User Mode Instruction Prevention)
       - Extend x86 Intel free-running PEBS support and support x86
       - Update vendor events JSON metrics for Intel's Broadwell, Broadwell
         improving the user experience in systems such as Intel's Knights
       - sdhci-pci: Add support for Intel CDF
       - sdhci-acpi: Fix voltage switch for some Intel host controllers
      mmc: sdhci-acpi: Fix voltage switch for some Intel host controllers
      pmbus: Add driver for Maxim MAX31785 Intelligent Fan Controller
    Intel drivers which continue to need lots of cleanups and fixes, this
     - Lots of cleanups for the Intel platform code, including support for
    <4>[   89.287247] Hardware name: Intel Corp. Geminilake/GLK RVP2 LP4SD (07), BIOS GELKRVPA.X64.0062.B30.1708222146 08/22/2017
    on a 40 cores Intel(R) Xeon(R) CPU E5-2690 v2 @ 3.00GHz using the
    CPU: Intel(R) Xeon(R) CPU E5-2660 v2 @ 2.20GHz
    annotation" I was able to kill the machine (Intel Braswell)
    I have seen this case on Intel GVTg vGPU, which has no VBIOS. It will not
    ASoC: Intel: Skylake: Add dynamic module id support
    ASoC: Intel: Skylake: Optimize UUID handling to fill pin info
    ASoC: Intel: Skylake: Check for NHLT ACPI header signature
    ASoC: Intel: Skylake: Fix uuid_module memory leak in failure case
    ASoC: Intel: Skylake: Fix potential NULL pointer dereference
    ASoC: Intel: Skylake: Add channel map in updown mixer module IPC
    ASoC: Intel: Skylake: Fix updown mixer module format
    ASoC: Intel: improve SND_SOC_INTEL_MACH dependencies
    ASoC: Intel: improve DMADEVICES dependency
    Fixes: f7a88db6fffd ("ASoC: Intel: fix Kconfig dependencies")
    protected by the Intel User-Mode Instruction Prevention (UMIP) security
    security feature present in new Intel processors: SGDT, SIDT and SMSW. In
    The feature User-Mode Instruction Prevention present in recent Intel
    Intel processors that, when set, prevents the execution of a subset of
    described in the Intel 64 and IA-32 Architecture Software Developer's
    <4>[   89.287247] Hardware name: Intel Corp. Geminilake/GLK RVP2 LP4SD (07), BIOS GELKRVPA.X64.0062.B30.1708222146 08/22/2017
    pmbus: Add driver for Maxim MAX31785 Intelligent Fan Controller
    Cc: Intel Linux Wireless <linuxwifi@intel.com>
    * Maintainance for Cadence, Intel, Mediatek and STM32 drivers.
    mmc: sdhci-acpi: Fix voltage switch for some Intel host controllers
    Some Intel host controllers use an ACPI device-specific method to ensure
     MODULE_DESCRIPTION("Intel SST Firmware Loader");
    ASoC: Intel: fix Kconfig dependencies
    recently changed Kconfig logic for Intel ASoC drivers:
    section 3.7.5.1 Vol 1 of the Intel 64 and IA-32 Architectures Software
    Section 2.2.1.3 of the Intel 64 and IA-32 Architectures Software
    used for instructions protected by the Intel User-Mode Instruction
    Section 2.2.1.2 of the Intel 64 and IA-32 Architectures Software
    Section 2.2.1.2 of the Intel 64 and IA-32 Architectures Software
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    40GbE Intel Wired LAN Driver Updates 2017-10-31
    ASoC: Intel: kbl: fix jack name
    Commit d1c4cb447a7e ("ASoC: Intel: Skylake: Fix jack name format
    Fixes: d1c4cb447a7e ("ASoC: Intel: Skylake: Fix jack name format substitution")
    ASoC: Intel: Fix setting of SSP parameters in Kabylake machine driver
    ASoC: Intel: Enable tdm slots for max98927
    in the Intel Architecture Instruction Set Extensions and Future Features
    pinctrl: intel: Add Intel Cedar Fork PCH pin controller support
    Intel Cedar Fork PCH is the successor of Intel Denverton PCH but it is
        Hardware name: Intel Corp. Geminilake/GLK RVP1 DDR4 (05), BIOS GELKRVPA.X64.0062.B30.1708222146 08/22/2017
        Hardware name: Intel Corp. Geminilake/GLK RVP1 DDR4 (05), BIOS GELKRVPA.X64.0062.B30.1708222146 08/22/2017
     Hardware name: Intel Corporation CoffeeLake Client Platform/CoffeeLake S UDIMM RVP, BIOS CNLSFWX1.R00.X104.A03.1709140524 09/14/2017
     Hardware name: Intel Corporation CoffeeLake Client Platform/CoffeeLake S UDIMM RVP, BIOS CNLSFWX1.R00.X104.A03.1709140524 09/14/2017
    mtd: intel-spi: Add Intel Lewisburg PCH SPI super SKU PCI ID
    This patch adds Intel Lewisburg PCH SPI serial flash controller super
    mmc: sdhci-acpi: Tidy Intel slot probe functions into one
    Tidy Intel slot probe functions into one. A single function can be used
    identifies it as specific to Intel controllers.
    mmc: sdhci-pci: Add support for Intel CDF
    Add PCI Id for Intel CDF.
    Fixes: 51ced59cc02e0d ("mmc: sdhci-pci: Use ACPI DSM to get driver strength for some Intel devices")
    Bluetooth: btusb: Update firmware filename for Intel 9x60 and later
    The format of Intel Bluetooth firmware for bootloader product is
    similar to the code used in the coretemp driver for Intel CPUs. This is
    The implementers of irq_set_affinity are the Intel and AMD IOMMUs, and
    the ARM GIC irqchip.  The Intel and AMD callers do not appear to use
    1GbE Intel Wired LAN Driver Updates 2017-10-27
    The initial target of this work is the Intel i210 NIC, but other
    the latency. For workloads when low-latency is required with e.g. Intel,
      disabled (on Intel CPUs) permanently until the next reboot"
    from Intel i210 Ethernet Controller. FQTSS is the former 802.1Qav
    Intel Wired LAN Driver Updates 2017-10-26
        Hardware name: Intel Corp. Geminilake/GLK RVP1 DDR4 (05), BIOS GELKRVPA.X64.0062.B30.1708222146 08/22/2017
        Hardware name: Intel Corp. Geminilake/GLK RVP1 DDR4 (05), BIOS GELKRVPA.X64.0062.B30.1708222146 08/22/2017
    Cc: Intel SCU Linux support <intel-linux-scu@intel.com>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
     Hardware name: Intel Corporation CoffeeLake Client Platform/CoffeeLake S UDIMM RVP, BIOS CNLSFWX1.R00.X104.A03.1709140524 09/14/2017
     Hardware name: Intel Corporation CoffeeLake Client Platform/CoffeeLake S UDIMM RVP, BIOS CNLSFWX1.R00.X104.A03.1709140524 09/14/2017
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    [ 4556.069667] Hardware name: Intel Corporation S2600WT2/S2600WT2, BIOS
    ASoC: Intel: Skylake: Decrease loglevel for topology loading
     - Update vendor events JSON metrics for Intel's Broadwell, Broadwell
     - Add vendor event file for Intel's Goldmont Plus V1 (Kan Liang)
    Add a Intel event file for perf.
    perf vendor events: Fix incorrect cmask syntax for some Intel metrics
    Intel Telemetry driver depends on IPC1 interface. If IPC1 interface is
    ASoC: Intel: Add depends on X86
    Make all Intel audio drivers dependent on X86 to avoid compilation
    ASoC: Intel: clarify Kconfig dependencies
    ASoC: Intel: reorder boards Kconfig by chronological order
    ASoC: Intel: move machine drivers to dedicated KConfig
    ASoC: Intel: add SOF firmare/topology file information
    ASoC: Intel: move all ACPI match tables to common module
    ASoC: Intel: common: use c99 syntax for ACPI/machine tables
    ASoC: move ACPI common code out of Intel/sst tree
    ACPI support is not specific to the Intel/SST driver. Move the enumeration
    ASoC: Intel: sst: remove redundant variable dma_dev_name
    Both Intel SDM and AMD APM mentioned that MCi_STATUS, when the register is
     "sdhci-pci: Fix default d3_retune for Intel host controllers"
      mmc: sdhci-pci: Fix default d3_retune for Intel host controllers
    40GbE Intel Wired LAN Driver Updates 2017-10-17
    ALSA: hda - Add model string for Intel reference board quirk
    hda/realtek - Enable jack detection function for Intel ALC700")
    ASoC: Intel: boards: remove hard-coded compressed dailinks
    ASoC: Intel: boards: fix off-by-one dailink id
    ASoC: Intel: boards: use helper to get codec_dai
    Remove duplicate code with a common helper in all Intel machine drivers.
    ASoC: Intel: bytcht_es8316: remove useless code
    ASoC: Intel: bytcht_da7213: cosmetic fixes
    ASoC: Intel: cht_bsw_rt5645: cosmetic fixes
    ASoC: Intel: bytcr_rt5640: cosmetic fixes
    ASoC: Intel: bytcr_rt5651: add MCLK, quirks and cleanups
    This happened on a new Intel machine, and we need to check the value
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    40GbE Intel Wired LAN Driver Updates 2017-10-13
    ASoC: Intel: Skylake: Fix missing sentinel in sst_acpi_mach
    ASoC: Intel: Skylake: Add dai load ops for dais from topology
    ASoC: Intel: Skylake: Add flag to check to register FE dais from topology
    ACPI / PMIC: Add opregion driver for Intel Dollar Cove TI PMIC
    This patch adds the opregion driver for Dollar Cove TI PMIC on Intel
    Intel, found at:
    ACPI INT33F5 that is found on some Intel Cherry Trail devices.
    The driver is based on the original work by Intel, found at:
    work well with Intel's I217-LM and I218-LM:
    http://ark.intel.com/products/60019/Intel-Ethernet-Connection-I217-LM
    http://ark.intel.com/products/71307/Intel-Ethernet-Connection-I218-LM
    Intel SDM actually prescribes the logical processor to "leave VMX operation" upon
    Intel SDM actually prescribes the logical processor to "leave VMX operation" upon
    Intel SDM 27.5.2 Loading Host Segment and Descriptor-Table Registers:
    The description in the Intel SDM of how the divide configuration
    If we take TSC-deadline mode timer out of the picture, the Intel SDM
    written in the Intel SDM.
    Tested on ConnectX3Pro, Intel(R) Xeon(R) CPU E5-2680 v3 @ 2.50GHz
     "Two small things and a slightly larger thing in the Intel Cherryview.
       - Fix a regression on the Intel Cherryview interrupt path"
    is mapped to SLP_S0 residency on modern Intel systems. This residency
    Link: http://www.uefi.org/sites/default/files/resources/Intel_ACPI_Low_Power_S0_Idle.pdf
    registers untouched. Intel FSP for Baytrail exactly does like this.
    When we are booting from any Intel FSP based bootloaders like U-Boot,
    Intel SPI controller only has a 64 bytes FIFO. This adds a sanity
    1GbE Intel Wired LAN Driver Updates 2017-10-10
    Intel Wired LAN Driver Updates 2017-10-10
    mtd: spi-nor: intel-spi: Add support for Intel Cedar Fork SPI serial flash
    Intel Cedar Fork has the same SPI serial flash controller than Intel
    Denverton. Add the Intel Cedar Fork PCI ID to the driver list of
    mtd: spi-nor: intel-spi: Add support for Intel Lewisburg SPI serial flash
    Intel Lewisburg chipset exposes the SPI serial flash controller as a PCI
    device in the same way than Intel Denverton. Add Intel Lewisburg SPI
    Intel® 100/200 Series Chipset platforms reduced the round-trip
    Fixes: 087bfbb03269 ("perf/x86: Add generic Intel uncore PMU support")
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    mmc: sdhci-pci: Fix default d3_retune for Intel host controllers
    Fixes: c959a6b00ff5 ("mmc: sdhci-pci: Don't re-tune with runtime pm for some Intel devices")
    40GbE Intel Wired LAN Driver Updates 2017-10-09
    10GbE Intel Wired LAN Driver Updates 2017-10-09
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Intel Wired LAN Driver Updates 2017-10-09
    ASoC: Intel: Skylake: Modify skl_dsp_set_dma_control API arguments
    ASoC: Intel: cht_bsw_max98090: remove useless code, align with ChromeOS driver
    Fixes: 3bbda5a38601 ('ASoC: Intel: cht_bsw_max98090_ti: Fix jack initialization')
    Intel vendor ID is defined globally, thus we may use PCI_VDEVICE().
    This causes issues on some Intel platforms [1][2] with broken BIOS which
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
      i2c: i801: Add support for Intel Cedar Fork
    40GbE Intel Wired LAN Driver Updates 2017-10-06
      e100: Intel(R) PRO/100 Network Driver, 3.5.24-k2-NAPI
      e100: Copyright(c) 1999-2006 Intel Corporation
     - Fix for HBR support on Intel DP audio, on some recent chips
    i2c: i801: Add support for Intel Cedar Fork
    Add PCI ID for Intel Cedar Fork PCH.
    [75920.255907] Hardware name: Intel Corporation S2600WT2/S2600WT2, BIOS SE5C610.86B.01.01.0008.021120151325 02/11/2015
    [75667.417310] Hardware name: Intel Corporation S2600WT2/S2600WT2, BIOS SE5C610.86B.01.01.0008.021120151325 02/11/2015
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Move the Intel MIC drivers into their own menu.
    serial: 8250_mid: Enable HSU on Intel Cedar Fork PCH
    Intel Cedar Fork PCH has similar HSU as has been used on Intel Denverton.
    used not only on Intel Denverton from now on.
    100GbE Intel Wired LAN Driver Updates 2017-10-03
      user experience in systems such as Intel's Knights Mill (Kan Liang)
    40GbE Intel Wired LAN Driver Updates 2017-10-02
    100GbE Intel Wired LAN Driver Updates 2017-10-02
       - Add missing CPU IDs to various Intel specific drivers to enable the
    40GbE Intel Wired LAN Driver Updates 2017-09-29
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
      Both Mellanox and Intel had a series of -rc fixes that landed this
      in their driver, where as the Intel bunch was mostly in the hfi1
    ASoC: Intel: Skylake: Fix jack name format substitution
    commit 3a13347f05fd ("ASoC: Intel: kbl: Add jack port initialize
    ASoC: Intel: Kbl: Add Playback DAI for fixup
         0852b374173b: x86/fpu: Add FPU state copying quirk to handle XRSTOR failure on Intel Skylake CPUs
    [1] http://ark.intel.com/products/83349/Intel-Xeon-Processor-E5-2603-v3-15M-Cache-1_60-GHz
      - sdhci-pci: Fix voltage switch for some Intel host controllers
      mmc: sdhci-pci: Fix voltage switch for some Intel host controllers
    now let's follow Intel's approach and extend the drm_atomic_state.
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
          ISR. This means that for the Pentium 4 and Intel Xeon processors, the
    There is no affirmative answer from Intel on that, but it's a sane approach
    ASoC: Intel: cht_bsw_rt5672: fix card name
    ASoC: Intel: cht_bsw_rt5672: use actual HID in suspend/resume
    ASoC: Intel: Skylake: fix swapped order of function arguments dir and pin_index
    Fixes: f6fa56e22559 ("ASoC: Intel: Skylake: Parse and update module config structure")
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
          I915_PARAM_HAS_EXEC_FENCE_ARRAY ABI for the Intel driver.
    (e.g. Sandy Bridge through Broadwell for Intel), within a second or two
    x86/fpu: Add FPU state copying quirk to handle XRSTOR failure on Intel Skylake CPUs
    Fixes: a49d25364dfb ("staging/atomisp: Add support for the Intel IPU v2")
    Fixes: a49d25364dfb ("staging/atomisp: Add support for the Intel IPU v2")
    tables, but notififies are still sent to the Intel HID device object
     - a section mismatch fix for Intel VT-d
    - Add Intel processors vendor event metrics JSON files (Andi Kleen)
      'perf top' bearable on high core count systems such as Intel's Knights
    - Remove Intel CQM perf test, that infrastructure was nuked (Xiaochen Shen)
    [11384.486402] Hardware name: Intel Corporation S2600WT2R/S2600WT2R,
    mmc: sdhci-pci: Fix voltage switch for some Intel host controllers
    Some Intel host controllers (e.g. CNP) use an ACPI device-specific method
    This adds Intel(R) Trace Hub PCI ID for Lewisburg PCH.
    This adds Intel(R) Trace Hub PCI ID for Cedar Fork PCH.
    perf tests: Remove Intel CQM perf test
    Intel CQM perf test is obsolete for perf PMU code has been removed in
    Current implementations of Intel Thunderbolt controllers will go
    This mechanism is provided by Intel to OEMs to include in BIOS.
    On recent Intel platforms (Haswell, Broadwell, Skylake, ApolloLake,
    ASoC: Intel: Atom: Remove unneeded linux/miscdevice.h include
    ASoC: Intel: cht_bsw_max98090: add gpio-based jack detection
    ASoC: Intel: cht_bsw_max98090_ti: Fix jack initialization
    ASoC: Intel: atom: use cht_bsw_max98090 for Baytrail Chromebooks
    ASoC: Intel: cht_bsw_max98090: add support for Baytrail
    ASoC: Intel: cht_bsw_max98090: Fix I2S config + unused code
    ASoC: Intel: bytcr_rt5640: simplify MCLK quirk tests
    ASoC: Intel: bytcr-rt5651: fix capture routes
    ASoC: Intel: boards: use devm_clk_get() unconditionally
    ASoC: Intel: atom: make sst_platform_compr_ops const
    ASoC: Intel: Headset button support in kabylake machine driver
    Intel CPUs starting with the Haswell generation need SATA links to power
    Intel's IRST Windows driver with which most laptops ship:
    00:10.0 VGA compatible controller: Intel Corporation Sky Lake Integrated Graphics (rev 06) (prog-if 00 [VGA controller])
      iwlwifi 0000:04:00.0: Detected Intel(R) Dual Band Wireless AC 8260, REV=0x208
          of RAM. The VM is running on a MacBook Pro with a 3.1 GHz Intel
    HT bug on Intel machines. It's safe to use it this way as nothing can
      model name    : Intel(R) Core(TM) i5-2400 CPU @ 3.10GHz
      Using CPUID GenuineIntel-6-2A
      model name    : Intel(R) Core(TM) i5-7500 CPU @ 3.40GHz
      Using CPUID GenuineIntel-6-9E
      model name    : Intel(R) Core(TM) i7-5600U CPU @ 2.60GHz
      Using CPUID GenuineIntel-6-3D
      Using CPUID GenuineIntel-6-3E
      Using CPUID GenuineIntel-6-3E
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
         still optional, but AMD and Intel IOMMU drivers had their own
       - add support to the Intel Denverton SPI flash controller.
     - new drivers for Spreadtrum I2C, Intel Cherry Trail Whiskey Cove SMBUS
    The VM is running on a MacBook Pro with a 3.1 GHz Intel Core i7 processor,
    56 threads Intel(R) Xeon(R) CPU E5-2695 v3 @ 2.30GHz with 256G memory [1]
    Cc: "Peter Zijlstra (Intel)" <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
       In x86_64, a Intel two-socket E5-2640v3 box,
     - prevent assignment of Intel VMD children to guests (which may be
     - fix Intel VMD suspend/resume by releasing IRQs on suspend (Scott
     - fix a Function-Level Reset issue with Intel 750 NVMe by waiting
     - fix an issue with Intel NVMe P3700 after an iProc reset by adding a
     - improve Intel VMD performance allowing allocation of more IRQ vectors
    a PCI Express bus (when Qemu emulates a Intel Q35 chipset which has
    00:10.0 VGA compatible controller: Intel Corporation Sky Lake Integrated Graphics (rev 06) (prog-if 00 [VGA controller])
       - New driver for Altera / Intel mSGDMA IP core
       - Add support for Intel Sunrise Point LPSS to intel-lpss-pci
      mfd: intel-lpss: Add missing PCI ID for Intel Sunrise Point LPSS devices
       - Support for Allwinner H3, Cirrus Logic CS43130, Intel Kabylake
      ALSA: hda/realtek - Enable jack detection function for Intel ALC700
      ASoC: Intel: Skylake: Add IPC to configure the copier secondary pins
      Intel-MID cleanups"
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
      ahci: don't use MSI for devices with the silly Intel NVMe remapping scheme
    ahci: don't use MSI for devices with the silly Intel NVMe remapping scheme
    Intel AHCI controllers that also hide NVMe devices in their bar
    Intel Wired LAN Driver Updates 2017-09-05
    sec on my laptop (Intel(R) Core(TM) i7-5600U CPU @ 2.60GHz).
       - Intel Denverton subdriver.
       - Intel Cannon Lake subdriver.
       - Intel Lewisburg subdriver.
       - Intel GPIO IRQs are disabled during suspend.
      pinctrl: intel: Add Intel Lewisburg GPIO support
      pinctrl: intel: Add Intel Cannon Lake PCH-H pin controller support
    However, we have observed that with the iProc Stingray, some Intel NVMe
    mfd: intel-lpss: Add missing PCI ID for Intel Sunrise Point LPSS devices
    This patch adds a missing PCI ID of the Intel Sunrise Point chipset to the Intel LPSS driver.
         upcoming Intel CPUs allowing up to 128 PB of virtual address space
       - Enable PCID optimized TLB flushing on newer Intel CPUs: PCID is a
       - Support exporting Intel PT data to sqlite3 with python perf
      perf/x86: Fix caps/ for !Intel
    their drivers.  Intel and Realtek have been especially active here.
     - Support for Allwinner H3, Cirrus Logic CS43130, Intel Kabylake
    ALSA: hda/realtek - Enable jack detection function for Intel ALC700
    Intel ALC 700 needs this patch for jack detection function.
       - Intel VID protocol VR13 (PMBus drivers)
      hwmon: (pmbus) Add support for Intel VID protocol VR13
    - add support to the Intel Denverton SPI flash controller.
    ASoC: Intel: Skylake: Add IPC to configure the copier secondary pins
    The Intel Whiskey Cove PMIC with which the fusb302 is combined on some
        System: Intel(R) Xeon(R) CPU E5-2680 v3 @ 2.50GHz
    System: Intel(R) Xeon(R) CPU E5-2680 v3 @ 2.50GHz
    VMD currently only exists for Intel x86 products, so move the VMD quirk to
    Add ACPI id for Intel platform.
    hwmon: (pmbus) Add support for Intel VID protocol VR13
    Do it only for Intel Merrifield for now.
    According to Table 15-14 of the C2000 EDS (Intel doc #510524) the
    Sporadic reset issues have been observed with an Intel 750 NVMe drive while
    ASoC: Intel: kbl: Add map for Maxim IV Feedback
    ASoC: Intel: kbl: Add jack port initialize in kbl machine drivers
    ASoC: Intel: kbl: Add MST route change to kbl machine drivers
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    perf/x86: Fix caps/ for !Intel
    belongs. This fixes a sysfs splat on !Intel systems where we fail to set
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    40GbE Intel Wired LAN Driver Updates 2017-08-27
            1bd187de5364 ("x86, intel-mid: remove Intel MID specific serial support")
    Fixes: 1bd187de5364 ("x86, intel-mid: remove Intel MID specific serial support")
    Intel TH:
    Fixes: a49d25364dfb ("staging/atomisp: Add support for the Intel IPU v2")
    40GbE Intel Wired LAN Driver Updates 2017-08-25
      Intel CI has been responsible for some of these fixes being required"
    This adds Intel(R) Trace Hub PCI ID for Cannon Lake PCH-LP.
    This adds Intel(R) Trace Hub PCI ID for Cannon Lake PCH-H.
    ASoC: Intel: Skylake: Update module id in pin connections
    ASoC: Intel: Skylake: Parse and update module config structure
    ASoC: Intel: Skylake: Populate module data from topology manifest
    ASoC: Intel: Skylake: Add driver structures to be filled from topology manifest
    ASoC: Intel: Skylake: Commonize parsing of format tokens
    ASoC: Intel: uapi: Add new tokens for module common data
    ASoC: Intel: Skylake: Parse multiple manifest data blocks
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Only show the Intel format attributes in sysfs when the feature is actually
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    ASoC: Intel: Skylake: Fix uninitialized return
    Fixes: f77d443c4c29 ("ASoC: Intel: Skylake: Fix to free resources for dsp_init failure"
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    ASoC: Intel: Skylake: Fix DSP core ref count for init failure
    ASoC: Intel: Skylake: Fix to free correct dev id in free_irq
    ASoC: Intel: Skylake: Fix to free resources for dsp_init failure
    ASoC: Intel: Skylake: Fix to free dsp resource on ipc_init failure
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6245
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6401
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6401
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6245
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6245
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6245
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6245
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6245
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6245
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6245
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6245
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6245
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6401
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6401
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6245
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6401
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6401
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6401
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6401
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6401
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6401
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6401
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6401
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6401
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6401
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6401
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6401
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6401
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6401
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6401
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6401
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6401
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6401
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6401
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6401
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6401
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6401
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6401
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6401
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6401
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6401
    Processor    Intel® Processor code named Coffee Lake S, (6+2), 6 cores 12 threads, GT2, A0 (Internal) (QNJ4)
    [ 3.222706] Hardware name: Intel Corporation Kabylake Client platform/KBL S DDR4 UDIMM EV CRB, BIOS KBLSE2R1.R00.X089.P00.1705051000 05/05/2017
    pinctrl: intel: Add Intel Lewisburg GPIO support
    Intel Lewisburg has the same GPIO hardware than Intel Sunrisepoint-H
    pinctrl: intel: Add Intel Cannon Lake PCH-H pin controller support
    This is desktop version Intel Cannon Lake PCH. The GPIO hardware is the
    RT5670 codec driver and its machine driver for Intel CHT assume the
    On some Intel Kabylake platforms, it is observed that GPIO pin interrupts
    ASoC: Intel: Headset button support in kabylake machine driver
      9424693035a5 ("i2c: i801: Create iTCO device on newer Intel PCHs")
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Link: http://www.uefi.org/sites/default/files/resources/Intel_ACPI_Low_Power_S0_Idle.pdf
    ASoC: Intel: kbl: Enabling ASRC for RT5663 codec on kabylake platform
    ASoC: Intel: Skylake: make snd_pcm_hardware const
    ASoC: Intel: Atom: make snd_pcm_hardware const
Author: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    ASoC: Intel: kbl_rt5663_rt5514_max98927: Add rt5514 spi dailink
    - Support exporting Intel PT data to sqlite3 with python perf scripts,
    ASoC: Intel: constify snd_compr_codec_caps structures
    ASoC: Intel: Skylake: make skl_dsp_fw_ops const
    ASoC: Intel: kbl: make snd_pcm_hw_constraint_list const
      PCI: Disable Relaxed Ordering for some Intel processors
    [    4.271002] Hardware name: Intel RML,PCH/Iota_QC_19, BIOS 2.40.0 06/22/2016
    Remove the deferred flushing implementation in the Intel
    The VM is running on a MacBook Pro with a 3.1 GHz Intel Core i7 processor,
    The VM is running on a MacBook Pro with a 3.1 GHz Intel Core i7 processor,
    The VM is running on a MacBook Pro with a 3.1 GHz Intel Core i7 processor,
    iommu sysfs code as well as the Intel VT-d and AMD IOMMU
        This version didn't plan to drop the defines for Intel Drivers to use the
        from Intel to the patch.
         now the Intel and AMD erratum soc has been divided to the different patches,
    v11: We shouldn't let the Intel engineer to acked the AMD's erratum patch, fix the
    PCI: Disable Relaxed Ordering for some Intel processors
    According to the Intel spec section 3.9.1 said:
        Table 3-6. Intel Processor CPU RP Device IDs for Processors Optimizing
        Intel Xeon processors based on       6F01H-6F0EH
        Intel Xeon processors based on       2F01H-2F0EH
    It means some Intel processors has performance issue when use the Relaxed
    matter, based on the logic from the Intel IRQ remapping code.
    ASoC: Intel: make snd_soc_platform_driver const
    pinctrl: intel: Add Intel Denverton pin controller support
    This driver adds pinctrl/GPIO support for Intel Denverton SoC. The GPIO
    Intel Sunrisepoint so we leverage the core driver here.
    pinctrl: intel: wrap Intel pin control drivers in an architecture check
    The Intel pin control drivers are architecture specific so add an if arch
    i2c-cht-wc: Add Intel Cherry Trail Whiskey Cove SMBUS controller driver
    The Intel Cherry Trail Whiskey Cove PMIC does not contain a builtin
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    According to Intel 64 and IA-32 Architectures SDM, Volume 3,
    For device drivers with optional firmware schemes (ie, Intel iwlwifi, or
    Its reported that at least with the Intel WiFi cards on one system this
    Without this fix it has been reported plugging in two Intel 6260 Wifi cards
    [    9.325395] Hardware name: Intel Corp. Geminilake/GLK RVP2 LP4SD (07), BIOS GELKRVPA.X64.0045.B51.1704281422 04/28/2017
    drm/i915: Add format modifiers for Intel
      - Only allow Intel modifiers and LINEAR (Ben)
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    additional SVM NPF error codes", 2016-11-23), but for Intel processors.
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    kernel: Hardware name: Intel Corporation S5500BC/S5500BC, BIOS S5500.86B.01.00.0064.050520141428 05/05/2014
    Intel graphics doesn't support RO, so we can apply above rules. In
    1GbE Intel Wired LAN Driver Updates 2017-08-08
    will be available in the next Intel client platform IceLake.
      nice. The Intel fixes seem kind of important.
       - Correct the UART pin list on the Intel Merrifield
       - Cover the Setzer models in the Chromebook DMI quirk in the Intel
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    [    3.439125] igb: Copyright (c) 2007-2014 Intel Corporation.
    on the next Intel Client platform (IceLake).
    This optional feature adds ~.3 seconds of CPU on an Intel
    Fixes: 3a2419f865a6 ("Thermal: Intel SoC: DTS thermal use common APIs")
    for PCI, which is meant for Intel x86 SoCs that use the same SPI
    Fixes: 4e80c8f50574 ("pinctrl: intel: Add Intel Merrifield pin controller support")
    Cannonlake is next generation Intel platform. This commit adds PCI ID for
       - Also, the Intel Atom PMC clk driver needs to mark a clk critical if
      ASoC: Intel: Use MCLK instead of BLCK as the sysclock for RT5514 codec on kabylake platform
      ASoC: Intel: Enabling ASRC for RT5663 codec on kabylake platform
      ASoC: Intel: Skylake: Fix missing sentinels in sst_acpi_mach
      ASoC: Intel: Skylake: Fix default dma_buffer_size
    ASoC: Intel: constify pci_device_id.
            * Intel kbuild errors
    they switched from DeviceTree-based PowerPC to Intel in 2005, verified
     "These fix two issues in the ACPI SoC drivers (Intel LPSS and AMD APD),
         LPSS (Intel SoC) driver (Hans de Goede).
    ASoC: Intel: cnl: add pci id for cnl
    ASoC: Intel: cnl: add dsp ops for cannonlake
    ASoC: Intel: cnl: Add sst library functions for cnl platform
    ASoC: Intel: cnl: Unstatify common ipc functions
    ASoC: Intel: Skylake: Move platform specific init to platform dsp_init()
    ASoC: Intel: cnl: Add cnl dsp functions and registers
    ASoC: Intel: Skylake: Add dsp cores management
    ASoC: Intel: Skylake: Use num_core to allocate instead of macro
    ASoC: Intel: Skylake: Add num of cores in dsp ops
    ASoC: Intel: kbl: Add map for new DAIs for Multi-Playback & Echo Ref
    ASoC: Intel: kbl: Add DAI links for Multi-Playback & Echo-reference
    ASoC: Intel: kbl: Add new FEs for Multi-Playback & Echo-Reference
    ASoC: Intel: Skylake: Use correct nuvoton codec ID
    Fixes: 2a8209fa6823 ("pinctrl: cherryview: Extend the Chromebook DMI quirk to Intel_Strago systems")
    According to the Intel SDM, software cannot rely on the current VMCS to be
    ACPI tables, but still notifies are sent to the Intel HID device
    The sched_in code will stay as no-op unless we are running on Intel SKU
    mtd: spi-nor: intel-spi: Add support for Intel Denverton SPI serial flash controller
    Intel Denverton exposes the SPI serial flash controller as a PCI device
    ASoC: Intel: Skylake: Fix potential null pointer dereference
    ASoC: Intel: Skylake: Remove return check for skl_codec_create()
    ASoC: Intel: bxtn: Remove code loader reference in cleanup
    ASoC: Intel: Skylake: Reset the controller in probe
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    [242446.446365] Hardware name: Intel Corporation S2600WT2/S2600WT2, BIOS SE5C610.86B.01.01.0018.C4.072020161249 07/20/201
    Intel(R) Xeon(R) CPU E5-2609 v3 @ 1.90GHz (6 core)
       - New PCID CPU feature on Intel CPUs - does not affect tooling.
     tools/perf/util/intel-pt-decoder/Build: || echo "Warning: Intel PT: x86 instruction decoder differs from kernel" >&2 )) || true
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-9723
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-9183
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-7244
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-9183
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5935
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-7733
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4423
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4423
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-8569
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-8843
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6808
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-8270
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-7890
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-7669
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5814
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4048
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6304
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-9109
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-8680
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-8773
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-8773
    ASoC: Intel: Enabling 4 slot IV feedback for max98927 on Kabylake platform
    ASoC: Intel: Use MCLK instead of BLCK as the sysclock for RT5514 codec on kabylake platform
    ASoC: Intel: Enabling ASRC for RT5663 codec on kabylake platform
    enabled to  support special i2s clock format like Intel's 100fs.
    ASoC: Intel: Add Kabylake RT5663 machine driver entry
    ASoC: Intel: Add Kabylake machine driver for RT5663
    Current Intel platforms have only one pipe CSC unit, so
    40GbE Intel Wired LAN Driver Updates 2017-07-25
    10GbE Intel Wired LAN Driver Updates 2017-07-25
    - Set no_aux_samples for the tracking event in Intel PT (Kan Liang)
    - Always set no branch for Intel PT dummy event (Kan Liang)
    The VM is running in 32-bit PAE mode, and Table 4-7 of the Intel manual
                    the Intel-64 architecture)
    Fixes: a49d25364dfb ("staging/atomisp: Add support for the Intel IPU v2")
    Fixes: a49d25364dfb ("staging/atomisp: Add support for the Intel IPU v2")
    Fixes: a49d25364dfb ("staging/atomisp: Add support for the Intel IPU v2")
    ASoC: Intel: board: Fix missing sentinel for bxt_board_id
    Fixes: 152771fbc3 ("ASoC: Intel: board: Add Geminilake platform support")
    ASoC: Intel: Skylake: Fix missing sentinels in sst_acpi_mach
      Using CPUID GenuineIntel-6-3D
    This patch fixes the event_mask and event_ext_mask for the Intel Skylake
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Adds a fourth Intel controller which has the "stripe" quirk.
    However, users still cannot use Intel PT and LBRs simultaneously.  $
    Always setting no branch for dummy event in Intel PT.
    ASoC: Intel: board: Add Geminilake platform support
    ASoC: Intel: board: Remove .owner initialization in bxt_rt298 driver
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
      # cpudesc : Intel(R) Xeon(R) CPU E5-2696 v3 @ 2.30GHz
      # cpuid : GenuineIntel,6,63,2
      # cpudesc : Intel(R) Xeon(R) CPU E5-2696 v3 @ 2.30GHz
      # cpuid : GenuineIntel,6,63,2
    Macro fusion merges two instructions to a single micro-op. Intel core
    v3: Add checking for Nehalem (CMP, TEST). For other newer Intel CPUs
    dmaengine: Add driver for Altera / Intel mSGDMA IP core
    This driver adds support for the Altera / Intel modular Scatter-Gather
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Add perf core PMU support for Intel Goldmont Plus CPU cores:
    The MSR information is based on Intel Software Developers' Manual,
    This probably isn't an issue with the Intel and AMD drivers but
    ASoC: Intel: Atom: constify snd_soc_dai_ops structures
    ASoC: Intel: Skylake: constify snd_soc_dai_ops structures
    ASoC: Intel: Skylake: fix type in debug message
    Intel-IOMMU.txt: standardize document format
     - Include Intel XXV710 in INTx workaround (Alex Williamson)
      vfio/pci: Add Intel XXV710 to hidden INTx devices
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
       - Preempt-disable optimizations in the Intel VT-d and common IOVA
    One is madvise(MADV_HWPOISON) failure reported by Intel's lkp robot (see
    ASoC: Intel: Skylake: Fix default dma_buffer_size
    Fixes: f6e6ab1d16ec ("ASoC: Intel: Skylake: Fix dma buffer size calculation")
     - misc fixes to Intel-ISH driver from Arnd Bergmann
      - mark Intel XXV710 NIC INTx masking as broken (Alex Williamson)
       - Intel Cherry Trail Whiskey Cove PMIC
    To overcome a hardware limitation on Intel Braswell systems,
    CPU: Intel Xeon E5-2630, Memory: 2.2T:
      Hardware name: Intel corporation NUC6CAYS/NUC6CAYB, BIOS AYAPLCEL.86A.0027.2016.1108.1529 11/08/2016
      to resolve the issue, but the final patch has been vetted by Intel and
       - Intel Cannon Lake PCH.
       - More Intel SKL and KBL works
       - More device support for Intel SST Atom (mostly for cheap tablets
      ASoC: Intel: Skylake: Remove driver debugfs exit
      ASoC: Intel: Skylake: explicitly add the headers sst-dsp.h
      ASoC: Intel: Skylake: Add support to read firmware registers
      ASoC: Intel: Skylake: Add sram address to sst_addr structure
      ASoC: Intel: Skylake: Debugfs facility to dump module config
      ASoC: Intel: Skylake: Add debugfs support
    Scratchpad API accepting a peer port index as well. Intel/AMD drivers utilize
    devices. Since port-index API introduced, Intel/AMD NTB hardware drivers can
    Add mfd driver for Intel CHT Whiskey Cove PMIC, based on various non
    Intel Crystal Cove PMIC and documents why this is a bool.
    mfd: intel-lpss: Add Intel Cannonlake PCI IDs
    Intel Cannonlake PCH has the same LPSS than Intel Kabylake. Add the new IDs
      19) Add XDP support to Intel i40e driver, from Björn Töpel
     [ 97.566950] Hardware name: Intel Corp. Joule DVT3/SDS, BIOS GTPP181A.X64.0143.B30.1701132137 01/13/2017
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
       - sdhci-pci: Enable card detect wake for Intel BYT-related SD controllers
       - sdhci-pci: Add support for Intel CNP
      mmc: sdhci-pci: Enable card detect wake for Intel BYT-related SD controllers
         Intel CPUs. In particular we switch the x86 GUP code to the generic
     "A single commit micro-optimizing short user copies on certain Intel
       - Improve Intel-PT hardware tracing support, both on the kernel and
      perf intel-pt: Tidy Intel PT evsel lookup into separate function
      perf script: Add synthesized Intel PT power and ptwrite events
      EDAC, ie31200: Add Intel Kaby Lake CPU support
    ASoC: Intel: Skylake: Remove driver debugfs exit
    Fixes: 5cdf6c09ca9d ASoC: ("Intel: Skylake: Add debugfs support")
    ASoC: Intel: Skylake: explicitly add the headers sst-dsp.h
    Commit bdd0384a5ada ("ASoC: Intel: Skylake: Add support to read firmware
    Fixes: bdd0384a5ada ("ASoC: Intel: Skylake: Add support to read firmware registers")
      PCI: Mark Intel XXV710 NIC INTx masking as broken
      tools/power turbostat: decode MSR_IA32_MISC_ENABLE only on Intel
    Intel, this lets us pack even more information into the
    Intel PT enhancements:
       the Intel PT trace (Adrian Hunter)
     - Support power events in Intel PT to report changes to C-state (Adrian
     - Synthesize Intel PT events as PERF_RECORD_SAMPLE records with a
         Intel VT-d disabled"
      iommu/vt-d: Correctly disable Intel IOMMU force on
    the Intel SDM.
    perf intel-pt: Tidy Intel PT evsel lookup into separate function
    Tidy the lookup of the Intel PT selected event (perf_evsel) into a separate
    perf script: Add synthesized Intel PT power and ptwrite events
    Add definitions for synthesized Intel PT events for power and ptwrite.
    ASoC: Intel: Skylake: Add support to read firmware registers
    ASoC: Intel: Skylake: Add sram address to sst_addr structure
    ASoC: Intel: Skylake: Debugfs facility to dump module config
    ASoC: Intel: Skylake: Add debugfs support
    According to the Intel datasheet, the REP MOVSB instruction
     - in the [55%-4%] range on Intel Xeon(R) CPU E5-2690 v4
     - in the [72%-9%] range on Intel Core i7-4810MQ
    Other tested CPUs - namely Intel Atom S1260 and AMD Opteron
    The bug was spotted by Intel CI tests.
    Intel-based x86 systems, so update the documentation to reflect
    We measure single stream of TCP on Intel(R) Xeon(R) CPU E5-2643 v2 @3.50GHz
    is the Intel Uncore performance counter unit.
    John reported that an Intel QuickAssist crypto accelerator didn't work in a
      85:00.0 Co-processor [0b40]: Intel Corporation DH895XCC Series QAT [8086:0435]
    ASoC: Intel: cht_bsw_rt5672: 19.2MHz clock for Baytrail platforms
    ALSA: hda - Minor code refactoring for Intel HDMI codec parsers
    Instruction trace decoders such as Intel PT may have additional information
    recorded in the trace. For example, Intel PT has power information and a
    For information about ptwrite, refer the Intel SDM.
    for ACPI C1 in the same way as on Intel systems.
      tools/power turbostat: decode MSR_IA32_MISC_ENABLE only on Intel
    [ 5102.277991] Hardware name: Intel Corporation S1200RP/S1200RP, BIOS S1200RP.86B.03.01.APER.061220151418 06/12/2015
    from Broadcom, Intel, Qualcomm, Realtek and Redpine Signals, and I
    tools/power turbostat: decode MSR_IA32_MISC_ENABLE only on Intel
    Link: http://www.uefi.org/sites/default/files/resources/Intel_ACPI_Low_Power_S0_Idle.pdf
    KVM emulates syscall so that it can trap 32-bit syscall on Intel processors.
    Add support for Intel and AMD flash devices by default for mmu
     - Intel PT fixes: (Adrian Hunter)
     - Intel PT cleanups/refactorings (Adrian Hunter)
    40GbE Intel Wired LAN Driver Updates 2017-06-20
    Intel PT uses IP compression based on the last IP. For decoding purposes,
    Intel PT uses IP compression based on the last IP. For decoding
      as the upcoming instruction micro-op fusion on Intel Core (Jin Yao)
    mmc: sdhci-pci: Enable card detect wake for Intel BYT-related SD controllers
    mmc: sdhci-pci: Add support for Intel CNP
    Add PCI ids and enhanced strobe support for Intel CNP. This is combined
      for Intel platforms.  The interrupt mask should be determined at
    Besides, this driver hard-codes Intel specific parameters such as
    The issue was spotted originally by Intel CI, but it couldn't be
    We checked the quirks specific to the recent Intel chips by checking
    name for this is still "HDA Intel PCH", so that it doesn't break the
    ASoC: Intel: bxt: Move codec sysclk config to codec_init function
    ASoC: Intel: Skylake: Fix dma buffer size calculation
    ASoC: Intel: Skylake: Add deep buffer support
    i2c: i801: Add support for Intel Cannon Lake
    ASoC: Intel: bdw-rt5677: Switch to devm_acpi_dev_add_driver_gpios()
    Intel SST driver allocates lots of pages at suspend for saving the
    Tested on ConnectX3Pro, Intel(R) Xeon(R) CPU E5-2680 v3 @ 2.50GHz
    Tested on ConnectX3Pro, Intel(R) Xeon(R) CPU E5-2680 v3 @ 2.50GHz
    Tested on ConnectX3Pro, Intel(R) Xeon(R) CPU E5-2680 v3 @ 2.50GHz
    Tested on ConnectX3Pro, Intel(R) Xeon(R) CPU E5-2680 v3 @ 2.50GHz
    Tested on ConnectX3Pro, Intel(R) Xeon(R) CPU E5-2680 v3 @ 2.50GHz
    Tested on ConnectX3Pro, Intel(R) Xeon(R) CPU E5-2680 v3 @ 2.50GHz
    Tested on ConnectX3Pro, Intel(R) Xeon(R) CPU E5-2680 v3 @ 2.50GHz
    Tested on ConnectX3Pro, Intel(R) Xeon(R) CPU E5-2680 v3 @ 2.50GHz
    environments the Intel proposed NVDIMM Namespace Specification [1], has been
    iommu/vt-d: Correctly disable Intel IOMMU force on
    Fixes: bfd20f1cc850 ('x86, iommu/vt-d: Add an option to disable Intel IOMMU force on')
    Hardware name: Intel Corp. Harcuvar/Server, BIOS HAVLCRB0.X64.0013.D39.1608311820 08/31/2016
    Fixes: 13f35ac14cd0 ("i2c: Adding support for Intel iSMT SMBus 2.0 host controller")
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    10GbE Intel Wired LAN Driver Updates 2017-06-13
    ASoC: Intel: Add Kabylake RT5663+RT5514+MAX98927 machine driver entry
    ASoC: Intel: Convert all sst_codecs data definition to c99 style
    ASoC: Intel: Add Kabylake machine driver for RT5514, RT5663 and MAX98927
    always static and non-NULL.  But, as the recent addition of Intel LPE
    Coffelake is another Intel part, so need to add PCI ID for it.
    ASoC: Intel: byt-max98090: Add GPIO ACPI mapping table
    ASoC: Intel: add machine driver for BYT/CHT + ES8316
    and things that can be tested on the Weibu F3C (Intel Cherry Trail).
     [ 97.566950] Hardware name: Intel Corp. Joule DVT3/SDS, BIOS GTPP181A.X64.0143.B30.1701132137 01/13/2017
    vfio/pci: Add Intel XXV710 to hidden INTx devices
    scsi: ufshcd-pci: Add Intel CNL support
    Add PCI id and variant ops for Intel CNL UFS host controller.
    PCI: Mark Intel XXV710 NIC INTx masking as broken
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    [  219.968575] Hardware name: Intel Corp. Broxton P/NOTEBOOK, BIOS
    support as Intel compiler is similar as GCC. Reported by Dana Myers, fixed
       - Fix the "virtual gpio" things on the Intel Crystal Cove.
    This driver was originally written for the Intel MRST platform with
       - The rewrite of probe code in ASoC Intel Skylake for i915 component
      ASoC: Intel: Skylake: Fix to parse consecutive string tkns in manifest
      ASoC: Intel: Skylake: Fix IPC rx_list corruption
      ASoC: Intel: Skylake: Move i915 registration to worker thread
     "Intel, nouveau, rockchip, vmwgfx, imx, meson, mediatek and core fixes.
    pinctrl: intel: Add Intel Cannon Lake PCH pin controller support
    This adds pinctrl/GPIO support for Intel Cannon Lake PCH. The Cannon
    Lake PCH GPIO is based on newer version of the Intel GPIO hardware.
    The Intel GPIO hardware has a concept of pad groups, which means 1 to 32
    Starting from Intel Falcon Ridge the NVM firmware can be upgraded by
    host or device (device support starts from Intel Alpine Ridge) has the
    Starting from Intel Falcon Ridge the internal connection manager running
    controller (and devices starting from Intel Alpine Ridge). The NVM
    Add Intel Win Ridge (Thunderbolt 2) and Alpine Ridge (Thunderbolt 3)
    Intel Thunderbolt controllers support up to 16 MSI-X vectors. Using
    1GbE Intel Wired LAN Driver Updates 2017-06-07
    Coffee Lake is a Intel® Processor containing Intel® HD Graphics
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Fixes: da8999d31818fdc8 ("KVM: x86: Intel MPX vmx and msr handle")
    Cannonlake is a Intel® Processor containing Intel® HD Graphics
    spi: pxa2xx: Add support for Intel Cannonlake
    Intel Cannonlake LPSS SPI has up to four chip selects per port like in
    ASoC: Intel: Boards: Add 4-channel DMIC fixup.
    ASoC: Intel: Skylake: Add enum control for mic selection
    ASoC: Intel: Skylake: Add mic-select module type
    ASoC: Intel: sst: Delete sst_shim_regs64; saved regs are never used
    In commit 9a075265c6dc ("ASoC: Intel: sst: Remove unused function
    since commit 336cfbb05edf ("ASoC: Intel: mrfld- add ACPI module").
    Intel Wired LAN Driver Updates 2017-06-06
    1GbE Intel Wired LAN Driver Updates 2017-06-06
        igb: Intel(R) Gigabit Ethernet Network Driver - version 5.4.0-k
        igb: Copyright (c) 2007-2014 Intel Corporation.
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Linux system. It also conflicts with Intel-HID and its interactions with
    Intel kabylake reduced by 70%, (28ms) from
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3221
    40GbE Intel Wired LAN Driver Updates 2017-06-01
    This is the introduction of the Intel(R) Ethernet Adaptive Virtual
    should in the future be able to run on top of other Intel PF
    The directory name AVF is an acronym for the Intel(R) Adaptive
    10GbE Intel Wired LAN Driver Updates 2017-05-31
    40GbE Intel Wired LAN Driver Updates 2017-05-31
    Hardware name: Intel Corporation S2600WTT/S2600WTT,
      prominent feature is to make Intel Chromebooks (and I suspect any
      other Cherryview-based Intel thing) happy again, which we really want
      Intel platform drivers.
       - Make a few Intel Chromebooks with Cherryview DMI firmware work
      pinctrl: cherryview: Extend the Chromebook DMI quirk to Intel_Strago systems
    the interrupt resource. On Intel Braswell project GpioInt is used
    EDAC, ie31200: Add Intel Kaby Lake CPU support
      nvme: Quirk APST on Intel 600P/P3100 devices
    Intel SDM says, that at most one LAPIC should be configured with ExtINT
    nvme: Quirk APST on Intel 600P/P3100 devices
    once fixed firmware is available, someone from Intel (Hi, Keith!)
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
     - Support for new Intel Bluetooth adapter [[8087:0aaa]
    ASoC: Intel: Add Kabylake RT5663+MAX98927 machine driver entry
    ASoC: Intel: Add Kabylake Realtek Maxim machine driver
    ASoC: Intel: Create a helper to search for matching machine
    ASoC: Intel: Convert skl machine data to C99 style
    ASoC: Intel: Convert atom machine data to C99 style
    ASoC: Intel: Skylake: Support for multiple data blocks
    ASoC: Intel: Skylake: Fix to parse consecutive string tkns in manifest
    ASoC: Intel: Skylake: Fix IPC rx_list corruption
    ASoC: Intel: sst: Remove unused function sst_restore_shim64()
    b0d94acd634a ("ASoC: Intel: mrfld - add shim save restore"). Removing it
    17119a465706 ("ASoC: Intel: Add Cherrytrail & Braswell machine driver
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    The iBT 3.5 controllers (Intel 8265, Windstorm Peak) need
    pinctrl: cherryview: Extend the Chromebook DMI quirk to Intel_Strago systems
    Intel_Strago reference and report their DMI_PRODUCT_FAMILY as
    "Intel_Strago" (Samsung Chromebook 3 and Cyan Chromebooks are exceptions
    DMI_PRODUCT_FAMILY of "Intel_Strago" that hopefully covers most of the
    products, like in case of bunch of Chromebooks based on Intel_Strago to
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
       quite high on modern Intel CPU's.
    ADC128S102. The former can be found on the Intel Galileo Gen2 and the
    Ported from Intel Galileo Gen2 BSP to Intel Yocto kernel:
     - add a missing IO/TLB flush to the Intel VT-d kdump code path
    Fixes: a49d25364dfb ("staging/atomisp: Add support for the Intel IPU v2")
    Fixes: a49d25364dfb ("staging/atomisp: Add support for the Intel IPU v2")
    behind Intel Volume Management Device (VMD), since VMD
    Tests were done by pktgen on tap with XDP1 in guest. Host is Intel(R)
    Intel Denverton microserver is Atom based and need the PME and CAS quirks
    Bluetooth: Add support for Intel Bluetooth device 9460/9560 [8087:0aaa]
    This patch adds support for Intel Bluetooth device 9460/9560 also known
    < HCI Command: Intel Read Version (0x3f|0x0005) plen 0
          Intel Read Version (0x3f|0x0005) ncmd 32
    - New device ID for Intel Canonlake CPUs
    usb: dwc3: pci: add Intel Cannonlake PCI IDs
    Intel Cannonlake PCH has the same DWC3 than Intel
    Add the "itead" vendor prefix for ITEAD Intelligent Systems Co.Ltd.
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    ASoC: Intel: sst: fix spelling mistake: "allocationf" -> "allocation"
    A driver for Intel SST driver for old atom platform includes a variable
    ASoC: Intel: Skylake: Fix typo for token d0i3 caps
    ASoC: Intel: Skylake: Move i915 registration to worker thread
      Thermal: Intel SoC DTS: Change interrupt request behavior
         drivers for Intel (LPSS) and AMD (APD) SoCs (Hanjun Guo, Hans de
       - Add Intel Gemini Lake CPU IDs to the intel_idle and intel_rapl
     - code optimizations for the Intel VT-d driver
     - ability to switch off a previously enabled Intel IOMMU
     - another command line option to allow the Intel IOMMU switched off in
      x86, iommu/vt-d: Add an option to disable Intel IOMMU force on
      The second tag contains the patch series from Intel plus three other
     - avoid FLR for Intel 82579 NICs (Sasha Neftin)
    Merge branch 'stmmac-pci-fix-crash-on-Intel-Galileo-Gen2'
    stmmac: pci: Fix crash on Intel Galileo Gen2
    Due to misconfiguration of PCI driver for Intel Quark the user will get
    missed Intel Quark configuration. Append it here.
    missed Intel Quark configuration. Append it here.
    missed Intel Quark configuration. Append it here.
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
      in a big dump of media drivers from Intel. But there's other new
       - added support for Intel SR300 Depth camera
    Thermal: Intel SoC DTS: Change interrupt request behavior
    The interrupt request call in Intel SoC DTS driver may fail if
       - Add Intel Cherry Trail ACPI INT33FE device driver
     [] Hardware name: Intel Corporation S2600GZ/S2600GZ, BIOS SE5C600.86B.02.02.0002.122320131210 12/23/2013
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
         Intel yesterday. It is not included in this pull request, but I may
         submit it by the end of the week. I'll talk to Intel about
       - Addition of the VNIC driver from Intel.
       - Intel VNIC driver addition
       - an immutable cross-subsystem branch fixing PMIC access on Intel
       - Add support for Intel Cougar Mountain to lpc_ich
       - Add support for Intel Gemini Lake to lpc_ich
      mfd: lpc_ich: Add support for Intel Gemini Lake SoC
       - Lots of Intel driver fixes: Atom, Broxton, Skylake and newer chips
      ASoC: Intel: Skylake: Return negative error code
      ASoC: Intel: Skylake: Fix unused variable warning
      ASoC: Intel: Skylake: fix uninitialized pointer use
      ASoC: Intel: Skylake: Add loadable module support on KBL platform
      ASoC: Intel: Skylake: Modify load_lib_ipc arguments for a nowait version
      ASoC: Intel: Skylake: Register dsp_fw_ops for kabylake
      ASoC: Intel: Skylake: Modify arguments to reuse module transfer function
      ASoC: Intel: Skylake: Commonize library load
      ASoC: Intel: Skylake: Move sst common initialization to a helper function
     - Add Partial Parity Log (ppl) feature found in Intel IMSM raid array
    I tested on an Intel 2tib NVME drive.  The cache-pressure.sh script
       - support GMMR GPIO regions on the Intel Cherryview. This fixes a
       - sdhci-pci: Avoid re-tuning at runtime PM for some Intel devices
       - sdhci-pci|acpi: Use aggressive PM for some Intel BYT controllers
      mmc: sdhci-pci: Allow for 3 bytes from Intel DSM
    The IOT2000 is industrial controller platform, derived from the Intel
       - continued Intel 5-level paging enablement: in particular the
      plus there's also new Bluetooth support for the Intel Edison platform"
      x86/platform/intel-mid: Enable Bluetooth support on Intel Edison
     "The biggest changes are an extension of the Intel RDT code to extend
      it with Intel Memory Bandwidth Allocation CPU support: MBA allows
      Documentation, x86: Intel Memory bandwidth allocation
      x86/mce: Check MCi_STATUS[MISCV] for usable addr on Intel only
       - extend hw events on Intel Goldmont CPUs
         instruction decoder used in the Intel PT code to study hot paths to
      Trapping CPUID is possible on IvyBridge and later Intel CPUs - expose
      handled by them, new operation region driver for the Intel CHT Whiskey
       - Add an ACPI operation region driver for the Intel CHT Whiskey Cove
      ACPI / PMIC: Add opregion driver for Intel CHT Whiskey Cove PMIC
    driver was probably not working reliably for them: but nvdimm is an Intel
    I run quick tests on an Intel(R) Xeon(R) CPU E5-2630 v4 @ 2.20GHz.
    40GbE Intel Wired LAN Driver Updates 2017-04-30
    1GbE Intel Wired LAN Driver Updates 2017-04-30
       Intel drivers.
    ASoC: Intel: Skylake: Return negative error code
    ASoC: Intel: Skylake: Fix unused variable warning
    ASoC: Intel: Skylake: fix uninitialized pointer use
    Fixes: 9fe9c7119283 ("ASoC: Intel: Skylake: Move sst common initialization to a helper function")
    available on the nextIntel Client platform (CannonLake)
    I've got reports that the Intel I-218V NIC in Intel NUC5i5RYH systems used
    10GbE Intel Wired LAN Driver Updates 2017-04-29
      ACPI / PMIC: Add opregion driver for Intel CHT Whiskey Cove PMIC
      PCI: Avoid FLR for Intel 82579 NICs
    Fixes: a49d25364dfb ("staging/atomisp: Add support for the Intel IPU v2")
            usb: typec: add driver for Intel Whiskey Cove PMIC USB Type-C PHY
    According to the Intel SDM, "Certain exceptions have priority over VM
    mfd: lpc_ich: Add support for Intel Gemini Lake SoC
    Like Intel Apollo Lake, Gemini Lake exposes the serial SPI flash device BAR
    installed on Intel Atom SoC based platforms.
    mfd: lpc_ich: Add PCI ID for Intel Cougar Mountain SoC
    x86, iommu/vt-d: Add an option to disable Intel IOMMU force on
      ALSA sequencer core, ASoC topology, ASoC Intel bytcr and Firewire
    ASoC: Intel: Skylake: Add loadable module support on KBL platform
    ASoC: Intel: Skylake: Modify load_lib_ipc arguments for a nowait version
    ASoC: Intel: Skylake: Register dsp_fw_ops for kabylake
    ASoC: Intel: Skylake: Modify arguments to reuse module transfer function
    ASoC: Intel: Skylake: Commonize library load
    ASoC: Intel: Skylake: Move sst common initialization to a helper function
       Intel drivers.
    The FE setups of Intel SST bytcr_rt5640 and bytcr_rt5651 drivers carry
    Some old versions of the Denali IP (perhaps used only for Intel?)
    carries an Intel 6702PXH.  On this board the boot interrupt quirks cause
    mmc: sdhci-pci: Allow for 3 bytes from Intel DSM
    The DSM used by some Intel controllers can return a 3 byte package. Allow
    mmc: sdhci-pci: Set MMC_CAP_AGGRESSIVE_PM for BYT-related Intel controllers
    Set MMC_CAP_AGGRESSIVE_PM for BYT-related Intel SD card
    mmc: sdhci-acpi: Set MMC_CAP_AGGRESSIVE_PM for BYT-related Intel controllers
    Set MMC_CAP_AGGRESSIVE_PM for BYT-related Intel SD card
    mmc: sdhci-pci: Use ACPI DSM to get driver strength for some Intel devices
    Make use  of an Intel ACPI _DSM that provides eMMC driver strength.
    mmc: sdhci-pci: Don't re-tune with runtime pm for some Intel devices
    Make use  of an Intel ACPI _DSM that indicates if re-tuning is needed after
    1GbE Intel Wired LAN Driver Updates 2017-04-20
    Fixes: 1cd706df8a9c ("platform/x86: Add Intel Cherry Trail ACPI INT33FE device driver")
    40GbE Intel Wired LAN Driver Updates 2017-04-19
    ASoC: Intel: Skylake: Fix a couple user after free bugs
    Fixes: b8c722ddd548 ("ASoC: Intel: Skylake: Add support for deferred DSP module bind")
    ASoC: Intel: Skylake: Uninitialized variable in probe_codec()
    Fixes: d8c2dab8381d ("ASoC: Intel: Add Skylake HDA audio driver")
    was tested on "Intel CPU ES-2660 v2 @ 2.20Ghz" CPU.
    frequency to 25MHz, where before the upgrade it was set to 96MHz. Intel
    10GbE Intel Wired LAN Driver Updates 2017-04-18
    ACPI / PMIC: Add opregion driver for Intel CHT Whiskey Cove PMIC
    Add opregion driver for Intel CHT Whiskey Cove PMIC, based on various
    clock to avoid Intel-specific tests in those codec drivers and
    x86/mce: Check MCi_STATUS[MISCV] for usable addr on Intel only
    On Intel the MISCV bit is needed to perform additional checks to determine
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Cc: "Peter Zijlstra (Intel)" <peterz@infradead.org>
    The Thinkpad Tablet tablet has a similar audio setup as the Intel Braswell
    ASoC: Intel: Atom: update Thinkpad 10 quirk
    atomisp/Kconfig:        bool "Enable support to Intel MIPI camera drivers"
    platform/x86: Add Intel Cherry Trail ACPI INT33FE device driver
     - Support for new Intel Bluetooth device
    creation API [1] suggested and introduced by Intel's HFI OPA VNIC
    Documentation, x86: Intel Memory bandwidth allocation
    On some systems (e.g. Intel Bay Trail systems) the legacy PIC is not
    Intel Xeon Phi processors (KNL and KNM) support PPIN as well, so add their
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    BT. This mirrors other drivers like BCM and Intel, but uses the new
       - Make the Acer Chromebook keyboard work again with the Intel
    (This is a patch has been sitting in the Intel CQM/CMT driver series for
    Fixes: 8fb2e440b223 (cpupower: Show Intel turbo ratio support via ...)
      Another fix to the Intel LPSS driver that adds an update bit quirk
    Intel Edison SoM has Broadcom Wi-Fi + BT chip and neither ACPI nor DT
    Enable pure platform driver in order to support Intel Edison SoM.
    Bluetooth: hci_intel: Add support Intel Bluetooth device 9160/9260 for UART
    This patch adds support for Intel Bluetooth device 9160/9260 also
    The format of Intel Bluetooth firmware for bootloader product is
    Bluetooth: btusb: Add support for Intel Bluetooth devices 9160/9260 [8087:0025]
    devices from Intel use the same firmware loading mechanism as previous
            Manufacturer: Intel Corp. (2)
    Bluetooth: Use switch statement for Intel hardware variants
    ASoC: Intel: Skylake: Add support for deferred DSP module bind
    Since Intel static predictor will predict the branch to fall through
    - Intel Cherrytrail Whiskey Cove PMIC extcon driver supports
    [media] uvcvideo: Add support for Intel SR300 depth camera
    Add support for Intel SR300 depth camera in uvc driver.
    [media] Documentation: Intel SR300 Depth camera INZI format
    format utilized by Intel SR300 Depth camera.
    40GbE Intel Wired LAN Driver Updates 2017-04-08
    such as on Atom systems (Intel Computestick and various other
    of the 8250_dw driver on Intel platforms after commit acbdad8dd1ab ("serial:
    exit_qualification field of vmcs12 (Intel SDM vol 3, section 27.1).
    (Intel SDM vol 3, section 27.1).
    true of 2MB EPT pages, though all Intel processors with EPT in practice
    wrong. That bit is MCG_SER_P and is present only on Intel. Thus, clean
    According to the Intel SDM, volume 3, section 28.3.2: Creating and
    40GbE Intel Wired LAN Driver Updates 2017-04-06
    On some Intel platforms, the audio clock may not be set correctly
    100GbE Intel Wired LAN Driver Updates 2017-04-05
    Fixes: b89b4b7a3d0a ("pwm: lpss: pci: Enable PWM module on Intel Edison")
    extcon: intel-cht-wc: Add Intel Cherry Trail Whiskey Cove PMIC extcon driver
    Add a driver for charger detection / control on the Intel Cherrytrail
    benchmark -c aes-xts-plain64' on an Intel system with CRYPTO_AES_X86_64
    - Add uncore_arb Intel vendor events in JSON format (Andi Kleen)
    - Add uncore vendor events for Intel's Sandy Bridge, Ivy Bridge,
    - Add missing UNC_M_DCLOCKTICKS Intel Broadwell DE uncore vendor event (Andi Kleen)
    This pull requests contains updates to the Intel PMU events JSON files,
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    PCI: Avoid FLR for Intel 82579 NICs
    Per Intel Specification Update 335553-002 (see link below), some 82579
    will work properly with Intel TXT that uses locality 2. There's no
    Intel SKL driver uses.  It reads the position from DPIB for a playback
      supporting 'cycles', such as Intel's Broadwell (Jin Yao)
    x86/platform/intel-mid: Enable Bluetooth support on Intel Edison
    Intel Edison has Wi-Fi + BT module attached and, since it's an SFI-enumerated
    Intel uses a Vendor-Specific Extended Capability (VSEC) with ID 0x1234
    ASoC: Intel: bxtn: fix spelling mistake: "Timout" -> "Timeout"
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Now that Intel PT supports more types of trace content than just branch
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    40GbE Intel Wired LAN Driver Updates 2017-03-29
    ASoC: Intel: Skylake: Fix module state after unbind and delete
    ASoC: Intel: Skylake: Fix DMA position reporting for capture stream
    ASoC: Intel: Skylake: Rearrangement of code to cleanup SKL SST library
    ASoC: Intel: Skylake: remove hard coded ACPI path
    ASoC: Intel: Skylake: Remove redundant vmixer handler
    ASoC: Intel: Skylake: Don't unload module when in use
    ASoC: Intel: Skylake: Add 16-bit constraint to FE bxt_rt298 machine
    ASoC: Intel: Skylake: Use the sig_bits to define dai bps capability
    40GbE Intel Wired LAN Driver Updates 2017-03-27
    other Intel drivers.  Removed FCoE code, since it is not supported in any
      the Intel Apollo Lake platform and the Denverton microserver.
      EDAC, pnd2_edac: Add new EDAC driver for Intel SoC platforms
    Intel SST driver spews an info message "FW Versoin xxxx" at each time
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
      extcon: int3496: Add dependency on X86 as it's Intel specific
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
      System: Intel(R) Xeon(R) CPU E5-2620 v3 @ 2.40GHz
    System: Intel(R) Xeon(R) CPU E5-2620 v3 @ 2.40GHz
    System: Intel(R) Xeon(R) CPU E5-2620 v3 @ 2.40GHz
    System: Intel(R) Xeon(R) CPU E5-2620 v3 @ 2.40GHz
    System: Intel(R) Xeon(R) CPU E5-2620 v3 @ 2.40GHz
    40GbE Intel Wired LAN Driver Updates 2017-03-23
     - Update Intel JSON vendor event files (Andi Kleen)
    example, the Intel version is equipped with 32bit DMA, whereas the
    This driver was originally written for some Intel platforms with
    Intel specific things hard-coded.  What is worse, the revision
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Quoting from the Intel SDM, volume 3, section 28.3.3.4: Guidelines for
    perf vendor events intel: Update Intel uncore JSON event files
    See Intel Atom Z8000 Processor Series Specification Update (Rev. 005),
    usb: typec: add driver for Intel Whiskey Cove PMIC USB Type-C PHY
    This adds driver for the USB Type-C PHY on Intel WhiskeyCove
    PMIC which is available on some of the Intel Broxton SoC
    devices. That can happen when Intel host controllers wait for the present
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
      8 threads Intel(R) Core(TM)i7-4770 CPU @ 3.40GHz with 8G memory
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    a Sandy Bridge Intel processor, running turbostat in parallel with
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Intel Wired LAN Driver Updates 2017-03-21
    This finishes up the work Philippe Reynes did to update the Intel drivers
    This patch fixes issues for Intel INT3496 ACPI device as following:
    The function device_to_iommu() in the Intel VT-d driver
    extcon: int3496: Add dependency on X86 as it's Intel specific
    40GbE Intel Wired LAN Driver Updates 2017-03-20
    1GbE Intel Wired LAN Driver Updates 2017-03-17
    ASoC: Intel: Update bxt_da7219_max98357a to add a new
    Fixes: 287599cf2d77 ("ALSA: add Intel HDMI LPE audio driver for BYT/CHT-T")
    Fixes: a49d25364dfb ("staging/atomisp: Add support for the Intel IPU v2")
    Fixes: a49d25364dfb ("staging/atomisp: Add support for the Intel IPU v2")
    Fixes: a49d25364dfb ("staging/atomisp: Add support for the Intel IPU v2")
    Fixes: a49d25364dfb ("staging/atomisp: Add support for the Intel IPU v2")
    Fixes: a49d25364dfb ("staging/atomisp: Add support for the Intel IPU v2")
    Fixes: a49d25364dfb ("staging/atomisp: Add support for the Intel IPU v2")
    Fixes: a49d25364dfb ("staging/atomisp: Add support for the Intel IPU v2")
    Intel supports faulting on the CPUID instruction beginning with Ivy Bridge.
    Intel supports faulting on the CPUID instruction beginning with Ivy Bridge.
    This matches the only public Intel documentation of this MSR, in the
       - a set of updates for the Intel MID platform which got delayed due
    The Intel Compute Stick STCK1A8LFC and Weibu F3C platforms both
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
       decoder used in the Intel PT code to study hot paths to samples (Andi Kleen)
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    EDAC, pnd2_edac: Add new EDAC driver for Intel SoC platforms
    Initial target for this driver is the Intel Apollo Lake platform and
    Intel memory controllers. For Apollo Lake platform they are accessed via
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    The Intel PT driver needs to be able to communicate partial AUX transactions,
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    perf/x86: Add Top Down events to Intel Goldmont
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Fixes: a49d25364dfb ("staging/atomisp: Add support for the Intel IPU v2")
    Fixes: a49d25364dfb ("staging/atomisp: Add support for the Intel IPU v2")
    Fixes: a49d25364dfb ("staging/atomisp: Add support for the Intel IPU v2")
    40GbE Intel Wired LAN Driver Updates 2017-03-15
    ASoC: Intel: Skylake: Fix parameter overwrite for KPB Module
    ASoC: Intel: Skylake: Fix module load when module size > DMA buffer size
    ASoC: Intel: Skylake: Remove get dsp_ops in cleanup routine
    ASoC: Intel: Skylake: Disable notifications at boot after DSP FW init
    ASoC: Intel: Skylake: Remove BE prepare ops
    ASoC: Intel: bxtn: Reload the firmware in case of D3 failure
    ASoC: Intel: bxtn: Update DSP core state in D0
    ASoC: Intel: bxtn: Disable interrupt when DSP is in D3
    ASoC: Intel: Skylake: Fix not to stop src pipe in pre pmd event handler
    ASoC: Intel: Skylake: Fix to delete DSP pipe after stopping pipe
    This adds Intel(R) Trace Hub PCI ID for Gemini Lake SOC.
    This adds Intel(R) Trace Hub PCI ID for Denverton SOC.
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Fixes: a49d25364dfb ("staging/atomisp: Add support for the Intel IPU v2")
    Intel Merrifield platform has a Basin Cove PMIC to handle in particular
    Intel Medfield may use common for Intel MID devices power sequence.
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    ASoC: Intel: Enable bytcht_nocodec machine driver
    ASoC: Intel: boards: add card for MinnowBoardMax/Up I2S access
    ASoC: Intel: Atom: enable BYT/CHT+DA7213 machine driver
    ASoC: Intel: add machine driver for BYT/CHT + DA7213
    ASoC: Intel: Skylake: code cleanup for pin fixup limitation
    As a commit 4cd9899f0d16 ("ASoC: Intel: Skylake: Add multiple pin
    Fixes: 4cd9899f0d16 ("ASoC: Intel: Skylake: Add multiple pin formats")
    Intel Edison BSP code.
     "Intel, amd and mxsfb fixes.
    On some systems (Intel tablets with axp288 pmic) the powerbutton is
    Same technique than some Intel drivers, for arches where PAGE_SIZE = 4096
    there is no memory mapped at the valid address, but Intel CPUs treat the
    Tested-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Tested-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Tested-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Tested-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    ASoC: Intel: Skylake: use a helper macro to rounding-up calculation
    Comparing the code with the Intel CRC32c implementation on which
    ASoC: Intel: Skylake: fix invalid memory access due to wrong reference of pointer
    Fixes: abb740033b56 ("ASoC: Intel: Skylake: Add support to configure module params")
    ASoC: Intel: bxtn: optimize ROM init retries
    ASoC: Intel: bxtn: Store the FW/Library context at boot
    ASoC: Intel: bdw-rt5677: Use devm_gpiod_get()
    ASoC: Intel: Skylake: fix spelling mistake: "allocationf" -> "allocation"
    Intel
    - Add mapping for Intel's KnightsMill PMU events (Karol Wachowski)
    staging/atomisp: Add support for the Intel IPU v2
    This patch adds support for the Intel IPU v2 as found on Android and IoT
    The IPU driver represents the work of a lot of people within Intel over many
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6142
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-8836
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-7330
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3031
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3031
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6627
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-7085
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6271
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6271
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6271
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6271
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6813
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6817
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-9026
    Intel Wired LAN Driver Updates 2017-03-02
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
       - additional PCI / codec IDs for Intel Geminilake
      pwm: lpss: Add Intel Gemini Lake PCI ID
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
    documented to be present on: Core, P4, Intel-Xeon
    which is the string used by Intel Documentation.
     "Fix an issue introduced this merge window into the AMD and Intel IOMMU
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
        Intel(R) Iris(TM) Graphics P555
    Hardware name: Intel Corp. Geminilake/GLK RVP1 DDR4 (05), BIOS GELKRVPA.X64.0023.B40.1611302145 11/30/2016
         information to the scheduler. Intel PMC APL support, s0ix read API,
      Rockchip SoCs, but there's also an Intel Atom driver in here too.
       - Intel Atom PMC
      i2c: i801: Add support for Intel Gemini Lake
    drivers/platform/x86/Kconfig:   bool "Intel Turbo Boost Max Technology 3.0 enumeration driver"
    This patch adds the PCI Device id for Power Management Controller on Intel
    Intel PMC IPC Driver loads as a platform driver on Apollo Lake platforms
    since Intel BIOS hides the PCI Configuration space for 0:13:1 and
    On older Intel MID platforms is using SCU IPC library beneath MSIC
    The IRQ on Intel Merrifield can be acknowledged in the similar way it's
    Geminilake is another Intel part, so need to add PCI ID for it.
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Tested-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
      Intel grew displayport MST audio support which is hopefully useful to
     - add ACS quirks for Intel Union Point, Qualcomm QDF2400 and QDF2432
       - Intel HDMI LPE audio support for Baytrail / Cherrytrail; this
       - Lots of updates in Intel drivers, mostly for DisplayPort and HDMI
      ASoC: Intel: bxt: Add jack port initialize in bxt_rt298 machine
      ASoC: Intel: Skylake: Add Geminlake IDs
      ASoC: Intel: Skylake: Check device type to get endpoint configuration
      ASoC: Intel: bxt: Add jack port initialize in da7219_max98357a machine
      ASoC: Intel: Skylake: Add jack port initialize in nau88l25_ssm4567 machine
      ASoC: Intel: Skylake: Add jack port initialize in nau88l25_max98357a machine
       - Intel Apollo Lake SPI NOR
       - Add support for Intel Gemini Lake to intel-lpss-pci
      mfd: lpc_ich: Enable watchdog on Intel Apollo Lake PCH
      mfd: intel-lpss: Add Intel Gemini Lake PCI IDs
    Hardware name: Intel Corp. Geminilake/GLK RVP1 DDR4 (05), BIOS GELKRVPA.X64.0035.B33.1702150552 02/15/2017
       - faster PageLRU tracking for Intel CPUs without EPT A/D bits
    Intel IOMMU driver based on above doesn't set intel_iommu_enabled
       - Support for Intel iDMA 32-bit hardware
       - Intel: add support for hardware debouncing and 1K pull-down. New
      pinctrl: intel: Add Intel Gemini Lake pin controller support
      x86/xen: Fix APIC id mismatch warning on Intel
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Intel's VMX is daft and resets the hidden TSS limit register to 0x67
      ACPICA: Linuxize: Restore and fix Intel compiler build
      spi: pxa2xx: Add support for Intel Gemini Lake
      x86/platform/intel-mid: Enable RTC on Intel Merrifield
      code between the AMD and Intel microcode loaders, plus other
     - A huge batch of updates to the Intel drivers, mainly around
       - Add Intel Kaby Lake CPU support (Srinivas Pandruvada)
       - Intel/PT updates and core events optimizations and cleanups
       - Add support for parsing Intel uncore vendor event files and add
         uncore vendor events for the Intel server processors (Haswell,
       - add support to the Intel SPI controller
      dependency for a new Intel SPI NOR driver"
    40GbE Intel Wired LAN Driver Updates 2017-02-18
      ACPICA: Linuxize: Restore and fix Intel compiler build
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    ASoC: Intel: bxt: Add jack port initialize in bxt_rt298 machine
    10GbE Intel Wired LAN Driver Updates 2017-02-16
    Geminilake is new Intel SoC, so add codec entry for HDMI
    ASoC: Intel: Skylake: Add Geminlake IDs
    ASoC: Intel: Skylake: Check device type to get endpoint configuration
    ASoC: Intel: bxt: Add jack port initialize in da7219_max98357a machine
    ASoC: Intel: Skylake: Add jack port initialize in nau88l25_ssm4567 machine
    ASoC: Intel: Skylake: Add jack port initialize in nau88l25_max98357a machine
    ASoC: Intel: Skylake: Add jack port initialize in rt286 machine
    ASoC: Intel: bxt: Create ASoC jack for hdmi in bxt_da7219_max98357 machine
    ASoC: Intel: bxt: Create ASoC jack for hdmi in bxt_rt298 machine
    ASoC: Intel: Skylake: Create ASoC jack for hdmi in nau88l25_ssm4567 machine
    ASoC: Intel: Skylake: Create ASoC jack for hdmi in skl_nau88l25_max98357a machine
    ASoC: Intel: Skylake: Create ASoC jack for hdmi in rt286 machine
    Sort the list of Intel devices that have no PCI D3 delay by ID.  Add a
    It seems that newer Intel chipsets have more than 15 I/O streams (total).
    Fixes: 5cf92c8b3dc5 ("ALSA: hda - Add Intel Lewisburg device IDs Audio")
      PCI: Add ACS quirk for Intel Union Point
    SOBs from Intel developers for 50 lines of code. And none of them figured
    used by Intel's coreboot:
    mode. This controller is found on Intel (former Lantiq) SoCs like
    40GbE Intel Wired LAN Driver Updates 2017-02-11
    more consistent with other Intel drivers with respect to packets that
    The status register on Intel Merrifield can be read in the similar way
    mfd: lpc_ich: Enable watchdog on Intel Apollo Lake PCH
    Intel Apollo Lake PCH.
    mfd: intel-lpss: Add Intel Gemini Lake PCI IDs
    Intel Gemini Lake is essentially Broxton with different PCI IDs. Add these
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-8807
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-7577
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-7396
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    - add support to the Intel SPI controller.
    Also convert the AMD and Intel IOMMU driver to make use of
    making use of it in the Intel and AMD IOMMU drivers.
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
     - Add support for parsing Intel uncore vendor event files and add uncore
       vendor events for the Intel server processors (Haswell, Broadwell,
    i2c: i801: Add support for Intel Gemini Lake
    Intel Gemini Lake has the same SMBus host controller than Intel Broxton.
    ACPICA: Linuxize: Restore and fix Intel compiler build
     Buidling Linux kernel with Intel compiler originally depends on acgcc.h
    So after making Intel compiler build working in ACPICA upstream by
    Intel compiler as there is no acintel.h in the kernel source tree.
    ASoC: Intel: Skylake: Add route change to nau88l25_ssm4567 machine
    ASoC: Intel: Skylake: Add route change to nau88l25_max98357a machine
    ASoC: Intel: bxt: Add route change to rt298 machine
    This is according to Mobile Intel® 945 Express Chipset
      Intel Kaby Lake processors, fix up the recently added brcmstb-avs
         that leads to frequency scaling issues on desktop Intel Kaby Lake
    CPU: Intel(R) Xeon(R) CPU E5-2680 v3 @ 2.50GHz
    CPU: Intel(R) Xeon(R) CPU E5-2680 v3 @ 2.50GHz
    Enable ring 3 MONITOR/MWAIT for Intel Xeon Phi codenamed Knights Mill. We
    40GbE Intel Wired LAN Driver Updates 2017-02-03
    ASoC: Intel: Skylake: Report Platform ID info from NHLT
    ASoC: Intel: bxt: add channel map support in bxt_da7219_max98357a machine
    ASoC: Intel: bxt: Add route change to da7219_max98357a machine
    ASoC: Intel: Skylake: Add route change to rt286 machine
    ASoC: Intel: bxt: add channel map support in rt298 machine
    It was observed that on an Intel x86 system without the ARAT (Always
    Cc: "Peter Zijlstra (Intel)" <peterz@infradead.org>
    Enable ring 3 MONITOR/MWAIT for Intel Xeon Phi x200 codenamed Knights
    installed on Intel Merrifield platform.
    Move Intel Medfield specific code to another callback, which will be
    Intel MID platform.
    for Intel MID platforms.
    On platforms supporting Intel Turbo Boost Max Technology 3.0, the
    On Intel® Broadwell Xeon systems, it is optional to turn on HWP
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Lots of cleanups and refactoring of Intel LPE audio driver.
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-8945
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-8835
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6984
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-8969
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-8378
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6210
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-8765
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-8890
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-8887
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6142
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-8867
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-8811
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-8842
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6210
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-8703
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-8403
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-8351
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-8189
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-7903
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6245
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-1882
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-8413
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6401
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-8018
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5050
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5050
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-8135
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-8632
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-7310
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6284
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-1482
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-8349
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-8408
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-8371
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-8454
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-8058
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-7674
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-8003
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-7759
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-7702
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-7896
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2766
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-8171
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6523
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-7997
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-8100
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-7185
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-8193
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-7990
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6627
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6842
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6578
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5823
    i40e: Intel(R) Ethernet Connection XL710 Network Driver - version
    i40e: Copyright (c) 2013 - 2014 Intel Corporation.
    Merged more patches for Intel LPE audio driver, now to support DP audio.
      The majority of the patches are for Intel, I vaguely think it mostly
      this Intel Atom family chips.
       - the remaining four patches are to Intel embedded SoCs: baytrail
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    ASoC: Intel: cht-bsw-rt5645: fix DAI formats
    ASoC: Intel: add support for ALC3270 codec
    ASoC: Intel: cht-bsw-rt5645: select ASRC source based on routing quirk
    ASoC: Intel: cht-bsw-rt5645: add quirks for SSP0/AIF1/AIF2 routing
    ASoC: Intel: Baytrail: add quirk for Lenovo Thinkpad 10
    ASoC: Intel: cht_bsw_rt5645: harden ACPI device detection
    ASoC: Intel: Atom: add machine driver for baytrail-rt5645 hardware
    ASoC: Intel: add support for Realtek 5651 on Cherrytrail
    ASoC: Intel: Atom: Add HP Pavilion x2 10-p000 machine entry
    ASoC: Intel: cht_bsw_rt5645: add Baytrail MCLK support
    ASoC: Intel: atom: fix frame polarity
    ASoC: Intel: boards: remove .pm_ops in all Atom/DPCM machine drivers
    ("ASoC: Intel: Remove soc pm handling to allow platform driver handle it").
    ASoC: Intel: Atom: Configure media_loop1 and sprot_loop in stereo
    Reported-by: Intel's 0-DAY
    According to VLI64 Intel Atom E3800 Specification Update (#329901)
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    pinctrl: intel: Add Intel Gemini Lake pin controller support
    This driver adds pinctrl/GPIO support for Intel Gemini Lake SoC. The
    compatible with the one supported by the Intel core pinctrl/GPIO driver.
    The next generation Intel GPIO hardware supports additional 1k pull-down
    per-pad. Add support for this to the Intel core pinctrl driver.
    The next generation Intel GPIO hardware has two additional registers
    This patch adds support for that in the Intel pinctrl core driver. Since
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Fixes: 4e80c8f50574 ("pinctrl: intel: Add Intel Merrifield pin controller support")
    pwm: lpss: Add Intel Gemini Lake PCI ID
    Intel Gemini Lake PWM is pretty much same as used in Intel Broxton. Add
    The change has been tested on Intel platforms such as Broxton, BayTrail, and
    x86/xen: Fix APIC id mismatch warning on Intel
    kernel as Dom0 with Xen on Intel machines.
    as opposed to using apicid from cpuid as is done on Intel machines.
    PCI: Add ACS quirk for Intel Union Point
    Intel 200-series chipsets have the same errata as 100-series: the ACS
       - A bunch of fixes to the Intel drivers: broxton, baytrail. Bugs
    pattern as the rest of Intel SoCs, i.e. use full SoC name in
    ALSA: add Intel HDMI LPE audio driver for BYT/CHT-T
    with only Intel integrated gfx, these may not need this quirk, but it
    - Intel INT3496 ACPI USB id detection driver detects whether
    Intel Merrifield platform contains Intel integrated DMA (iDMA 32-bit) which has
    documentation for Intel Braswell and BayTrail SoCs as LPE Audio DMA.
    iDMA 32-bit is Intel designed DMA controller that behaves like Synopsys
    Designware DMA. This patch adds a support of the new Intel hardware.
    The integrated DMA (iDMA 32-bit) is Intel designed DMA controller which
    ASoC: Intel: Skylake: Use set_tdm_slot to set the dma channel
      from AMD and Intel.
    On my Intel Haswell i7-6400U, a single gettid() syscall with an empty
      Hardware name: Intel Corp. Broxton P/NOTEBOOK, BIOS APLIRVPA.X64.0138.B35.1608091058 08/09/2016
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6142
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6142
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6142
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6142
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6142
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6142
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6142
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6142
    Imagine a single hyperthreaded CPU (Intel(R) Atom(TM) CPU N270, for
    Intel MID platforms the legacy PIC is absent and in order to make RTC
    Fixes: de1c2540aa4f ("x86/platform/intel-mid: Enable RTC on Intel Merrifield")
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    ASoC: Intel: boards: Remove ignore_suspend for WoV streams
    ASoC: Intel: Skylake: set the resume point to LPIB
    ASoC: Intel: Skylake: Don't reset pass-through pipe in BE prepare
    spi: pxa2xx: Add support for Intel Gemini Lake
     Hardware name: Intel Corporation Merrifield/BODEGA BAY, BIOS 542 2015.01.21:18.19.48
    might sit on I2C GPIO expanders, for example, on Intel Edison/Arduino, and thus
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6142
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6142
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6142
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6142
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6142
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6142
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6142
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6142
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6142
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6142
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6142
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6142
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6142
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6142
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6142
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6142
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6142
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6142
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6142
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6142
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6142
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6142
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6142
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6142
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6142
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6142
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6142
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6142
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6142
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6142
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6142
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6142
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6142
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6142
    The IRET opcode is 0xcf according to the Intel manual and also to objdump of my
    GPIO. Furthermore in Intel Galileo it is actually used as GPIO output for
     "An Intel PMU driver hotplug fix and three 'perf probe' tooling fixes"
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
       0002:01:00.0 Ethernet controller: Intel Corporation \
       0002:01:00.1 Ethernet controller: Intel Corporation \
       0002:01:00.2 Ethernet controller: Intel Corporation \
       0002:01:00.3 Ethernet controller: Intel Corporation \
    ASoC: Intel: Use DMI name for sound card long name in Broadwell machine driver
    Intel Broadwell machine driver will call API snd_soc_set_dmi_name() to
    Intel WilsonBeach: Intel Corp.-BroadwellClientplatform-0.1-WilsonBeachSDS
    Intel DSP platform drivers are used by many different devices but are
    ASoC: Intel: remove ignored dependencies
    ASoC: Intel: select DW_DMAC_CORE since it's mandatory
    ASoC: Intel: rename SND_SST_MFLD_PLATFORM to SND_SST_ATOM_HIFI2_PLATFORM
    The new name is derived from Intel Atom and HiFi2. HiFi2 is the DSP version,
    it's public information for Intel *Field/*Trail parts, see
    Intel Medfield through Intel Cherrytrail.
    ASoC: Intel: remove redundant select SND_SOC_INTEL_SST
    kvm: x86: Expose Intel VPOPCNTDQ feature to guest
    used in future Intel Xeon & Xeon Phi processors. The bit 14 of
    The spec can be found in the Intel Software Developer Manual (SDM)
    available in future Intel Xeon & Xeon Phi processors. Bit 14 of
    The specification can be found in the Intel Software Developer Manual (SDM)
      x86/tsc: Add the Intel Denverton Processor to native_calibrate_tsc()
      perf/x86: Set pmu->module in Intel PMU modules
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Reported-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    x86/tsc: Add the Intel Denverton Processor to native_calibrate_tsc()
    The Intel Denverton microserver uses a 25 MHz TSC crystal,
    x86/platform/intel-mid: Enable RTC on Intel Merrifield
    Intel Merrifield has legacy RTC in contrast to the rest on Intel MID
      1a8359e411eb ("x86/mid: Remove Intel Moorestown")
     - fix emulation of "mov ss" - somewhat serious on AMD, less so on Intel
      ASoC: Intel: Skylake: Release FW ctx in cleanup
      ASoC: Intel: bytcr-rt5640: fix settings in internal clock mode
      ASoC: Intel: Skylake: Fix to fail safely if module not available in path
      ASoC: Intel: bytcr_rt5640: fallback mechanism if MCLK is not enabled
    This is CVE-2017-2583.  On Intel this causes a failed vmentry because
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
      00:1e.0 Intel 82801 PCI Bridge to [bus 01-0a]
    That's also why I didn't include LPE Audio ID for Intel Merrifield previously.
    Since on Intel we're required to do CPUID(1) first, before reading
    Intel supplies the microcode revision value in MSR 0x8b
    in Intel's SDM.
    kvm: x86: mmu: Lockless access tracking for Intel CPUs without EPT A bits.
    This change implements lockless access tracking for Intel CPUs without EPT
    PTEs. However, bit 63 is used as the SVE bit in Intel EPT PTEs. The SVE bit
    extcon: int3496: Add Intel INT3496 ACPI device extcon driver
    Add an extcon driver for USB OTG ports controlled by an Intel INT3496
    100GbE Intel Wired LAN Driver Updates 2017-01-08
    1GbE Intel Wired LAN Driver Updates 2017-01-06
       - add an additional context entry flush to the Intel VT-d driver to
       - correct the encoding of the PASID table size in the Intel VT-d
    Intel Moorestown").
    ASoC: Intel: Skylake: Release FW ctx in cleanup
    ASoC: Intel: bxtn: Use DSP poll API to poll FW status
    ASoC: Intel: Common: Update dsp register poll implementation
    ASoC: Intel: Skylake: Clean up manifest info
        igb: Intel(R) Gigabit Ethernet Network Driver - version 5.4.0-k
        igb: Copyright (c) 2007-2014 Intel Corporation.
        Intel(R) Boot Agent GE v1.5.78
        Copyright (C) 1997-2014, Intel Corporation
      a8359e411eb ("x86/mid: Remove Intel Moorestown").
    power: supply: remove Intel Moorestown battery support
    Intel Moorestown").
    ASoC: Intel: bytcr_rt5640: quirks for Insyde devices
    ASoC: Intel: bytcr-rt5640: fix settings in internal clock mode
    SYSRET to a noncanonical address will blow up on Intel CPUs.  Linux
    perf/x86: Set pmu->module in Intel PMU modules
    The conversion of Intel PMU drivers into modules did not include reference
    Set THIS_MODULE to pmu->module in Intel module PMUs so that generic code
    The current implementation supports only Intel Merrifield platforms. Don't mess
    with the rest of the Intel MID family by not registering device with wrong
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
    spi: pxa2xx-pci: Enable DMA for Intel Merrifield
    SPI controller on Intel Merrifield is backed by DMA engine. Add necessary bits
    10GbE Intel Wired LAN Driver Updates 2017-01-03
    mfd: lpc_ich: Add support for Intel Apollo Lake SoC
    Intel Apollo Lake SoC exposes serial SPI flash through the LPC device. The
    Many Intel CPUs including Haswell, Broadwell and Baytrail have SPI serial
    spi-nor: Add support for Intel SPI serial flash controller
    Add support for the SPI serial flash host controller found on many Intel
    usb: xhci: apply XHCI_PME_STUCK_QUIRK to Intel Apollo Lake
    Intel Apollo Lake also requires XHCI_PME_STUCK_QUIRK.
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6401
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6401
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6271
    usb: dwc3: pci: add Intel Gemini Lake PCI ID
    Intel Gemini Lake SoC has the same DWC3 than Broxton. Add
    ASoC: Intel: Skylake: Fix to fail safely if module not available in path
    Intel's copyright statement and tweak some formatting.
    Fixes: 77c34ef1c319 ("perf/x86/intel/cstate: Convert Intel CSTATE to hotplug state machine")
     - add Intel SKX support
     "This provides support for Intel's Cache Allocation Technology, a cache
    [ Intel RDT is "Resource Director Technology". The interface really is
      MAINTAINERS: Add maintainer for Intel RDT resource allocation
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    The Intel Mid goes in and creates a I2C device for the
    It means different things on Intel and AMD so write it down so that
      KVM: x86: Expose Intel AVX512IFMA/AVX512VBMI/SHA features to guest.
    ASoC: Intel: bytcr_rt5640: fallback mechanism if MCLK is not enabled
    Commit df1a2776a795 ("ASoC: Intel: bytcr_rt5640: add MCLK support")
    The Intel microcode driver is using sync_core() to mean "do CPUID
    with EAX=1".  I want to rework sync_core(), but first the Intel
    The patch wasn't quite correct -- there are non-Intel (and hence
    We support various non-Intel CPUs that don't have the CPUID
    This adds TMU (Time Management Unit) support for Intel BXT platform.
         issue with a sign extension problem. Intel has been silent so far
      x86/tsc: Set TSC_KNOWN_FREQ and TSC_RELIABLE flags on Intel Atom SoCs
      x86/tsc: Mark Intel ATOM_GOLDMONT TSC reliable
    We have not yet any information about this from Intel, but experimentation
    when Intel comes forth with proper information.
      edac.txt: update information about newer Intel CPUs
       - Intel PXA25x can now be booted using devicetree"
       - enable runtime suspend for Intel UHCI that uses platform-specific
      MAINTAINERS: Update Intel RDMA RNIC driver maintainers
    KVM: x86: Expose Intel AVX512IFMA/AVX512VBMI/SHA features to guest.
    ASoC: Intel: Skylake: Removed unused skl_get_format()
    ASoC: Intel: Skylake: Add helper function to setup host/link dma
    ASoC: Intel: Skylake: Configure DMA in PRE_PMD handler of Mixer
    ASoC: Intel: Skylake: Update link_index and format in pipe params
    ASoC: Intel: sst: remove unused ‘ret_val’
    ASoC: Intel: sst: remove unused 'msg_high'
    ASoC: Intel: sst: remove unused 'ops'
    ASoC: Intel: Skylake: remove unused 'ret'
    edac.txt: update information about newer Intel CPUs
    Nehalem driver (i7core_edac), but by all newer Intel CPU
    wreckage them are considered a feature. Well done Intel - NOT!
    Cc: Intel Linux Wireless <linuxwifi@intel.com>
    runs of the performance tests (included with OFED), Intel MPI PingPong
    MAINTAINERS: Update Intel RDMA RNIC driver maintainers
     - new driver for Intel PIIX4
      power: reset: Add Intel PIIX4 poweroff driver
         Intel skylake, atom-sst
      ASoC: Intel: update bxt_da7219_max98357a to support quad ch dmic capture
       - infrastructure support for virtual Intel GPUs.
    This caused an error on an Intel HBA so the code is now updated to
      implement it as a virtual PCIe root bridge, similar to Intels other
      But Intel management has apparently decided that they don't want to
      doesn't force this broken mode anymore, and no one outside of Intel
      So for now I guess this warning is it, until Intel reconsideres and
      framework is improved a bit, the Intel RAPL power capping driver is
       - New Knights Mill CPU ID for the Intel RAPL power capping driver
       - Intel RAPL power capping driver fixes, cleanups and switch over to
     00:14.0 USB controller [0c03]: Intel Corporation 8 Series USB xHCI HC [8086:9c31] (rev 04)
    By referencing Intel Platform Controller Hub(PCH) datasheet,
    Further documentation can be found in Intel 7th Gen Core family mobile u/y
       using the existing VFIO user API. This enables both Intel KVM-GT
       - sdhci-pci: Add support for Intel GLK
       - sdhci-pci: Add support for Intel NI byt sdio
      mmc: sdhci-pci: Use ACPI to get max frequency for Intel NI byt sdio
      mmc: sdhci-pci: Add PCI ID for Intel NI byt sdio
    drm/i915: Intel panel downclock cleanup
    drm/i915: Intel panel detection cleanup
    Eventually, only the Intel-specific code will remain in this new file.
      Intel microcode loader and its interactions with the core code.
       - vDSO getcpu() performance improvement for future Intel CPUs with
       - add two new Intel AVX512 features and the CPUID support
       - support Intel Turbo Boost Max Technology 3.0 (TBM3) by introducig a
      x86: Enable Intel Turbo Boost Max Technology 3.0
      for Intel and Power8 CPUs. This was a popular feature request from
      decade of Intel CPUs. Future changes for a CPU vendor alrady support
      regression, related to Intel BTS, LBR and PT feature interaction.
         provided by Intel CPUs.
         Add JSON files with vendor event naming for Intel and Power8
      USB: UHCI: report non-PME wakeup signalling for Intel hardware
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    40GbE Intel Wired LAN Driver Updates 2016-12-07
    Implement gpio_get_direction() callback for Intel Merrifield GPIO.
    This patch adds support for that in the Intel Merrifield GPIO driver.
    This is a combination of the the Intel algorithm implemented using SSE
    This is a combination of the the Intel algorithm implemented using SSE
    This is a transliteration of the Intel algorithm implemented
    This is a transliteration of the Intel algorithm implemented
    ASoC: Intel: update bxt_da7219_max98357a to support quad ch dmic capture
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-8418
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-8378
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-8005
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-7558
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-7198
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-1118
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-7990
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-7828
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-7689
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6391
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5505
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-7038
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6512
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-7084
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-7727
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-7039
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6475
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-7029
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6377
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5108
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5108
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5108
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6401
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6401
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
Author: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Some Intel ahci implementations have a completely broken remapping mode
    Intel refuses to let the OS reprogram the BIOS to switch out of this
    ASoC: Intel: Add ASoC Intel SST Atom sysfs description
    For ASoC Intel SST Atom based devices a sysfs entry is created
    check the different Version of LPE DSP FW across Intel SoCs.
    ASoC: Intel: atom: save FW version
    ASoC: Intel: atom: Add sysfs entry in order to store FW version
        Name (_HID, "80860F14" /* Intel Baytrail SDIO/MMC Host Controller */)
        Name (_DDN, "Intel(R) SDIO Controller - 80862295")
    mmc: sdhci-pci: Use ACPI to get max frequency for Intel NI byt sdio
    mmc: sdhci-pci: Add PCI ID for Intel NI byt sdio
    Add PCI ID for Intel byt sdio host controller sub-vended by NI.
    40GbE Intel Wired LAN Driver Updates 2016-12-02
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
      # cpudesc : Intel(R) Core(TM) i7-5600U CPU @ 2.60GHz
      # cpuid : GenuineIntel,6,61,4
    Geminilake is an Intel® Processor containing Intel® HD Graphics
    When ASoC Intel SST Medfield driver is probed but without codec / card
    The usage pattern of kthread worker in Intel SST drivers can be
    ASoC: Intel: Add missing 10EC5672 ACPI ID matching for Cherry Trail
    [   77.832550] Hardware name: Intel Corp. Aspen Cove/Server, BIOS HAVLCRB1.X64.0012.D58.1604140405 04/14/2016
    Rename CONFIG_SCHED_ITMT for Intel Turbo Boost Max Technology 3.0
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    with only Intel integrated gfx, these may not need this quirk, but it
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-7543
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-7543
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-7543
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-7543
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6142
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6142
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6142
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6142
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6142
      55: Intel cqm nmi context read                 : Skip
    Idle injection drivers such as Intel powerclamp and ACPI PAD drivers use
    ASoC: Intel: atom: Make some messages to debug level
    Intel sst driver spews lots of kernel messages in INFO level;
    mmc: sdhci-pci: Add support for Intel GLK
    Add support for eMMC/SD/SDIO Intel GLK host controllers.
    tmp/tpm_crb: fix Intel PTT hw bug during idle state
    There is a HW bug in Skylake, and Broxton PCH Intel PTT device, where
    ASoC: Intel: Skylake: Removed the unused I2S blob structure
    ASoC: Intel: Skylake: Don't use dma I2S config structure in kernel
    This is required to enable the BIOS support of the Intel Turbo Boost Max
    performance of each CPU to check and enable Intel Turbo Boost Max
    Some Intel cores in a package can be boosted to a higher turbo frequency
    Co-developed-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Intel Turbo Boost Max Technology 3.0 (ITMT) feature
    Co-developed-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    x86: Enable Intel Turbo Boost Max Technology 3.0
    On platforms supporting Intel Turbo Boost Max Technology 3.0, the maximum
    Co-developed-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Co-developed-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    > Applied and tested against 4.9-rc6 on an Intel u7 (4 cores).
    Intel Xeons from Ivy Bridge onwards support a processor identification
    identify a particular CPU. Intel can decode this to the fab/production
    Suggested-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
       - two fixes to make (very) old Intel CPUs boot reliably
    From the Intel SDM, volume 3, section 10.4.3, "Enabling or Disabling the
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Suggested-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Suggested-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    on Intel platforms instead of the intel_pstate driver's internal
    mfd: lpc_ich: Use gpio-ich driver for 8-series and 9-series Intel PCH devices
    The Intel 8-series and 9-series PCH devices, described by the descriptors
    The devices described by "Mobile 4th Generation Intel Core Processor
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-8774
    on Intel Merrifield platforms.
    Watchdog device in Intel Tangier relies on SCU to be present. It uses the SCU
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6714
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6163
    specific to Intel Moorestown Platform.
    The comment block implies this function is only for Intel platforms.
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    x86/tsc: Set TSC_KNOWN_FREQ and TSC_RELIABLE flags on Intel Atom SoCs
    TSC on Intel Atom SoCs capable of determining TSC frequency by MSR is
    x86/tsc: Mark Intel ATOM_GOLDMONT TSC reliable
    On Intel GOLDMONT Atom SoC TSC is the only available clocksource, so there
    So far Thunderbolt is (unfortunately) an Intel proprietary technology
      by Intel's firmware in System Management Mode and the firmware is known
       - Misc Intel hfi1 fixes
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-8645
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5951
    Below is the high Level block diagram, with Nvidia, Intel and IBM devices
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Old Intels don't have unrestricted_guest, so we have to emulate them.
    AMD and Intel differ in saving and restoring other fields in first 32
      Intel (Nehalem):
      Intel (Haswell -- deprecated FPU CS and FPU DS):
    fxsave/fxrstor will only be emulated on early Intels, so KVM can't do
      mfd: lpss: Fix Intel Kaby Lake PCH-H properties
    mfd: lpss: Fix Intel Kaby Lake PCH-H properties
    There are a few issues on Intel Kaby Lake PCH-H properties added by
    commit a6a576b78e09 ("mfd: lpss: Add Intel Kaby Lake PCH-H PCI IDs"):
    - Input clock of I2C controller on Intel Kaby Lake PCH-H is 120 MHz not
      133 MHz. This was probably copy-paste error from Intel Broxton I2C
      that Kaby Lake PCH-H can use the same configuration than Intel
    Fixes: a6a576b78e09 ("mfd: lpss: Add Intel Kaby Lake PCH-H PCI IDs")
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
      CPUs (including Intel where it was not disabled during shutdown). To keep this
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5319
     - Update Intel PT documentation about context switch events (Arnaldo Carvalho de Melo)
       - fix an Intel/MID boot crash/hang bug
     "This fixes a genirq regression that resulted in the Intel/Broxton
     "An uncore PMU driver hardware enablement change for Intel SkyLake
      perf/x86/intel/uncore: Add more Intel uncore IMC PCI IDs for SkyLake
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4840
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5718
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6713
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3534
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5814
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6943
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6214
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6831
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-7078
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3281
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-7034
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6746
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-1606
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-7148
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5017
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5344
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5554
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-7096
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-7164
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-7230
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6906
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-7296
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6802
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6732
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-1095
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6866
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6950
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6666
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-7232
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-7218
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6744
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6872
    patchset, so we got +2.5Mpps more. I have used my old laptop Intel(R)
    ASoC: Intel: bytct_rt5640: change default capture settings
    ASoC: Intel: detect audio routing with CHAN package
    ASoC: Intel: common: add ACPI package extraction utility
     - Update MAINTAINERS for Intel VMD driver filename
       - Fix a host of runtime problems with the Intel Cherryview driver:
    USB: UHCI: report non-PME wakeup signalling for Intel hardware
    The UHCI controllers in Intel chipsets rely on a platform-specific non-PME
    Prime export tested on Intel iGPU + AMD Tonga dGPU as
    perf/x86/intel/uncore: Add more Intel uncore IMC PCI IDs for SkyLake
    Several uncore IMC PCI IDs are missed for Intel SkyLake.
    improvement.  This test needs two Intel i210 PCIe cards installed in
      Intel, tas571x, etc) in addition to the patches to harden the ALSA
      ASoC: Intel: Skylake: Fix to turn off hdmi power on probe failure
      ASoC: Intel: Skylake: Always acquire runtime pm ref on unload
      ASoC: Intel: Atom: add terminate entry for dmi_system_id tables
      ASoC: Intel: haswell depends on sst-firmware
    ASoC: Intel: Skylake: Flush pending D0i3 request on suspend
    ASoC: Intel: Skylake: remove pci device enabling calls on suspend
    However v4.8 introduced another pci_platform_pm_ops for Intel Mobile
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-8633
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-8683
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-8492
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-8682
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-8658
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-8209
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-8509
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4257
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-8446
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-8175
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-8500
    10GbE Intel Wired LAN Driver Updates 2016-11-04
    ASoC: Intel: Skylake: Add D0i3 mode ref counting
    ASoC: Intel: Skylake: Add support for specifying D0i3 configuration
    ASoC: Intel: Skylake: Add support for LPMode
    ASoC: Intel: Skylake: Add D0iX callbacks
    ASoC: Intel: Skylake: Add support for programming D0i3C
    ASoC: Intel: Skylake: Add D0iX IPCs
    ASoC: Intel: Add sst_ipc_tx_message_nopm
    Intel's BXT devices need to execute a _DSM method
    It thus returned bogus values on Intel CPUs.
    40GbE Intel Wired LAN Driver Updates 2016-10-31
    Intel P-State offers two interface to set performance limits:
    - Intel P-State sysfs
    policy interface also presented in the Intel P-State sysfs via modified
    MAINTAINERS: Add maintainer for Intel RDT resource allocation
    We create five new files for Intel RDT resource allocation:
    Documentation, x86: Documentation for Intel resource allocation user interface
    in Intel RDT.
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-7050
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-7079
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6401
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6536
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5683
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6673
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6356
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6600
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6802
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6529
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6929
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6455
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6924
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6586
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6765
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6780
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6602
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5560
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5319
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6661
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4389
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5814
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5835
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3537
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6602
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6389
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-8697
    affects the Intel branch as well:
    Intel-bug-id: LU-8697 https://jira.hpdd.intel.com/browse/LU-6303
    Intel Wired LAN Driver Updates 2016-10-27
    40GbE Intel Wired LAN Driver Updates 2016-10-28
      ARM: multi_v7_defconfig: Enable Intel e1000e driver
      xhci: add restart quirk for Intel Wildcatpoint PCH
    ASoC: Intel: Add check_dsp_lp_on callback on IPC
    ASoC: Intel: atom: Add debug information related to FW version
    ASoC: Intel: Skylake: Use DPIB to update position for Playback stream
    completed at the Intel HD Audio subsystem boundary. The periodic DMA
    ASoC: Intel: Skylake: Fix to turn off hdmi power on probe failure
    [  350.412457] Hardware name: Intel Corporation CHERRYVIEW C0 PLATFORM/Braswell CRB, BIOS BRAS.X64.X088.R00.1510270350 10/27/2015
    Bugzilla: https://www.phoronix.com/scan.php?page=news_item&px=Intel-Skylake-Multi-Screen-Woes
    leaf 0xa. It always assumes that Intel CPUs have at least 3 fixed counters.
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Though on Intel Quark DMA is a part of UART IP and thus shares same device in
    Fixes: 60a9244a5d14 ("serial: 8250_lpss: enable MSI for Intel Quark")
    Parameters" in "Intel 64 Architecture Processor Topology Enumeration".
    Also the documentation of the CPUID instruction in the "Intel 64 and
    ASoC: Intel: Skylake: Fix a shift wrapping bug
    Fixes: 700a9a63f9c1 ("ASoC: Intel: Skylake: Add module instance id generation APIs")
    and now the Intel side does it too. So no more pointer copying and
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    - Show instruction bytes and lenght in 'perf script' for Intel PT and BTS (Andi Kleen, Adrian Hunter)
    commit 43c02ede76a60de ("ASoC: Intel: Add DMIC channel constraint for
    ASoC: Intel: Skylake: Always acquire runtime pm ref on unload
    Fixes: d8c2dab8381d ("ASoC: Intel: Add Skylake HDA audio driver")
    ASoC: Intel: Atom: add terminate entry for dmi_system_id tables
    When looking at Intel PT traces with perf script it is useful to have
    Change Intel PT and BTS to pass up the length and the instruction
      Intel CPUs.
    ASoC: Intel: report JACK_LINEOUT event
      mmc: sdhci-pci: Fix bus power failing to enable for some Intel controllers
    on Intel Braswell and Apollolake, but is in no way limited to
    some  Intel xHC hosts will overwrite the CAS (Cold attach status) flag
    Intel 100/c230 series PCH specification update Doc #332692-006 Errata #8
    xhci: add restart quirk for Intel Wildcatpoint PCH
    Documentation/gpu: Add section for Intel GVT-g host support
    Add new section for Intel GVT-g host support.
    MAINTAINERS: Add new Intel GVT-g driver maintainer
    This adds new item for Intel GVT-g driver maintainer info.
     - fix a lockdep bug on the Intel BayTrail.
     - fix a few special laptop issues on the Intel pin controller solving
    These new instructions are to be used in future Intel Xeon & Xeon Phi
    The spec can be found in the Intel Software Developer Manual (SDM) or in
    - Add JSON files with vendor event naming for Intel and Power8 processors,
    EDAC, {sb,skx}_edac: Use Intel model macros instead of open-coding them
    We now have symbolic names for a bunch of Intel CPU models via
      x86/cpu/intel: Add Knights Mill to Intel family
    provided by Intel, on top of net-next as of October 17.
    Hardware name: Intel Corp. VALLEYVIEW C0 PLATFORM/BYT-T FFD8, BIOS BLAKFF81.X64.0088.R10.1403240443 FFD8_X64_R_2014_13_1_00 03/24/2014
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    power: reset: Add Intel PIIX4 poweroff driver
    Add a driver which allows powering off the system via an Intel PIIX4
    ARM: multi_v7_defconfig: Enable Intel e1000e driver
    Enable support for the Intel e1000e driver
    Add a Intel event file for perf.
    Add a Intel event file for perf.
    Add a Intel event file for perf.
    Add a Intel event file for perf.
    Add a Intel event file for perf.
    Add a Intel event file for perf.
    Add a Intel event file for perf.
    Add a Intel event file for perf.
    Add a Intel event file for perf.
    Add a Intel event file for perf.
    Add a Intel event file for perf.
    Add a Intel event file for perf.
    Add a Intel event file for perf.
    Add a Intel event file for perf.
    Add a Intel event file for perf.
    Add a Intel event file for perf.
    Add a Intel event file for perf.
    Add a Intel event file for perf.
    Add a Intel event file for perf.
     and then an error. This can happen for some Intel vendor events, which cannot
    x86/cpu/intel: Add Knights Mill to Intel family
    Add CPUID of Knights Mill (KNM) processor to Intel family list.
    resources. This tries to add feature of Intel GVT-g technology
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5278
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5814
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3105
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5319
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6302
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5739
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6529
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5814
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6017
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5975
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2667
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5939
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5814
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5814
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5814
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5823
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6356
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5420
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5814
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4189
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6047
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6356
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5683
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6349
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6368
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6421
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5319
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5823
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5823
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5319
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6325
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6373
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6356
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5823
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6201
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5829
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3259
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6047
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6047
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6049
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5264
    GVT-g supports Intel Skylake platform. Enable it.
    A vGPU represents a virtual Intel GEN hardware, which consists following
     - Introduce a new thermal driver for Intel platforms using WhiskeyCove
    [  350.412457] Hardware name: Intel Corporation CHERRYVIEW C0 PLATFORM/Braswell CRB, BIOS BRAS.X64.X088.R00.1510270350 10/27/2015
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
      iommu/arm-smmu: Intelligent SMR allocation
    Bugzilla: https://www.phoronix.com/scan.php?page=news_item&px=Intel-Skylake-Multi-Screen-Woes
    ASoC: Intel: haswell depends on sst-firmware
    The Intel Haswell audio support fails to link if
    Fixes: 2d995e5dc283 ("ASoC: Intel: boards: Add bdw-rt5677 machine driver")
     - fix Intel PT timestamp handling
      perf jevents: Fix Intel JSON fixed counter conversions
      perf pmu-events: Fix fixed counters on Intel
    mmc: sdhci-pci: Fix bus power failing to enable for some Intel controllers
    Some Intel controllers (e.g. BXT) might fail to set bus power after a
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Tested-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
      Intel VMD host bridge driver:
    - Intel PT timestamp fixes (Adrian Hunter)
    - Fix Intel JSON fixed counter conversions (Andi Kleen)
    drm/i915: Add spurious CRT DMI match for Intel DZ77BH-55K
    Intel DZ77BH-55K board doest't have a physical VGA connector,
    ASoC: Intel: report JACK_LINEOUT event
    ASoC: Intel: Skylake: Use DPIB to update position for Playback stream
    completed at the Intel HD Audio subsystem boundary. The periodic DMA
    Intel's RAPL uses logical_pkg_id (as topology_logical_package_id())
    perf jevents: Fix Intel JSON fixed counter conversions
    Intel fixed counters are special cases in the JSON conversion process
       - Again quite a few Intel SKL driver updates
      ASoC: Intel: Skylake: fix memory leak of module on error exit path
      ASoC: Intel: Add DMIC channel constraint for bxt machine
       - new driver for the Intel WhiskeyCove PMIC GPIO.
       - do not map unusable IRQs (taken by BIOS) on the Intel Cherryview.
       - add GPIO IRQ wakeup support to the Intel driver so we can wake up
      mmc: sdhci-acpi: Set MMC_CAP_CMD_DURING_TFR for Intel eMMC controllers
      mmc: sdhci-pci: Set MMC_CAP_CMD_DURING_TFR for Intel eMMC controllers
      Revert "tmp/tpm_crb: fix Intel PTT hw bug during idle state"
      tmp/tpm_crb: fix Intel PTT hw bug during idle state
    Default I2C device properties for Intel Broxton, especially SDA hold time
    may not be enough on Intel Apollo Lake. These properties are used in case
    drivers/mfd/Kconfig:    bool "Intel MSIC
    The Intel Whiskey Cove PMIC includes several function units, e.g.
    mfd: lpss: Add Intel Kaby Lake PCH-H PCI IDs
    Intel Kaby Lake PCH-H has the same LPSS than Intel Sunrisepoint. Add the new
    powerpc/configs: Enable Intel i40e on 64 bit configs
    100GbE Intel Wired LAN Driver Updates 2016-10-02
    40GbE Intel Wired LAN Driver Updates 2016-10-03
    perf pmu-events: Fix fixed counters on Intel
      frequencies for newer Intel CPUs"
      x86/tsc: Add additional Intel CPU models to the crystal quirk list
       - Intel MID updates (Andy Shevchenko)
      x86/platform/intel-mid: Add Intel Penwell to ID table
      x86/platform/intel-mid: Enable WiFi on Intel Edison
            GenuineIntel-6-4D,V13,Silvermont_core,core
            GenuineIntel-6-4C,V13,Silvermont_core,core
    The parser for JSON files allows parsing Intel style JSON event files. This
    allows to use an Intel event list directly with perf. The Intel event lists
    (very little) Intel specific information, and can be easily extended to
       - Various MCE handling improvements on modern Intel Xeons. (Tony
       - x86 Intel: Add support for Skylake server uncore PMUs (Kan Liang)
       - x86 Intel: LBR cleanups and enhancements, for better branch
       - x86 Intel: Add support for PTWRITE and power event tracing
       - Add support for using symbols in address filters with Intel PT and
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    ASoC: Intel: Skylake: fix memory leak of module on error exit path
    - Add support for using symbols in address filters with Intel PT and ARM
    - Assorted Intel PT fixes (Adrian Hunter)
    Due to errata SKL014 "Intel PT TIP.PGD May Not Have Target IP Payload",
    the Intel PT decoder needs to match address filters against TIP.PGD
    IP given in the packet. However, due to errata SKL014 "Intel PT TIP.PGD
    Intel PT.  However more recent kernels also now export the value, so use
    CoreSight and Intel PT can be communicated to the kernel drivers.
    Intel PT and CoreSight) than tracepoints.
    1GbE Intel Wired LAN Driver Updates 2016-09-27
    Fixes: 76016322ec56 (ASoC: Intel: Add Broxton-P machine driver)
    Fixes: 723bad3fef8b (ASoC: Intel: Add Broxton-P Dialog Maxim machine driver)
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3531
    Revert "tmp/tpm_crb: fix Intel PTT hw bug during idle state"
    ASoC: Intel: Add DMIC channel constraint for bxt machine
    mmc: sdhci-acpi: Set MMC_CAP_CMD_DURING_TFR for Intel eMMC controllers
    Set MMC_CAP_CMD_DURING_TFR for Intel BYT and related eMMC host controllers.
    mmc: sdhci-pci: Set MMC_CAP_CMD_DURING_TFR for Intel eMMC controllers
    Set MMC_CAP_CMD_DURING_TFR for Intel BYT and related eMMC host controllers.
    Intel Merrifield provides an interface to an external SD card.
    sdhci-pci: enable SDIO interface on Intel Merrifield
    Intel Merrifield is known to have an SDIO interface and on Intel Edison board a
    40GbE Intel Wired LAN Driver Updates 2016-09-24
    ASoC: Intel: boards: Add bdw-rt5677 machine driver
    ASoC: Intel: remove status, it is shadowing status of a higher scope
    ASoC: Intel: atom: add missing \n to end of dev_err/dev_dbg messages
    ASoC: Intel: Skylake: add missing \n to end of dev_* messages
    ASoC: Intel: Skylake: Add table for module id for quick ref
    ASoC: Intel: Skylake: Update to use instance ids generated
    ASoC: Intel: Skylake: Use private instance id of modules in IPC
    ASoC: Intel: Skylake: Add module instance id generation APIs
    10GbE Intel Wired LAN Driver Updates 2016-09-23
    40GbE Intel Wired LAN Driver Updates 2016-09-22
    Intel Kaby Lake PCH-H has the same legacy SMBus host controller than Intel
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Starting from Intel Skylake the iTCO watchdog timer registers were moved to
    On some Intel BXT platform, wake-up from suspend-to-idle on pressing
    second level IRQ/power-button as wake capable but Intel pintctrl
    Intel pintctrl/GPIO driver need to mark GPIO chip/controller IRQ (first
    vIOMMU is added to qemu and the developers from Intel test windows 8 can
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    though, like Intel PT and BTS. It should be allowed to have one event
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    CPU: Intel(R) Xeon(R) CPU E5-2680 v3 @ 2.50GHz
    CPU: Intel(R) Xeon(R) CPU E5-2680 v3 @ 2.50GHz
    The case we've seen is Intel Rapid Start, which is a firmware-mediated
    1) User configures Intel Rapid Start to transition after (say) 15
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6486
    The Intel PT facility grew some new functionality:
        that can be used to instrument Intel PT traces with user-supplied
    x86/tsc: Add additional Intel CPU models to the crystal quirk list
    Cc: "Peter Zijlstra (Intel)" <peterz@infradead.org>
    Cc: "Peter Zijlstra (Intel)" <peterz@infradead.org>
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-7650
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-8507
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-8501
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-7845
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-8249
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6263
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5549
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5549
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5523
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6341
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6084
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6063
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5829
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4712
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5829
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5829
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5521
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6088
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6071
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-1154
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-1154
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5423
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2675
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5751
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5577
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6059
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5946
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5577
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6042
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5950
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5528
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5814
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6028
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5577
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5823
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5577
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5577
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4536
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3353
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5858
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5577
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5933
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5581
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5889
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5577
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5586
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5635
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3456
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5727
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5507
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5862
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5814
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5418
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2785
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3270
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6222
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5551
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5814
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5577
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5814
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5577
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5577
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5577
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5443
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2675
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5577
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5380
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3270
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2272
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3270
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4665
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3613
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5837
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5519
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5584
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4942
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5519
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-1996
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5054
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5700
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-991
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4856
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5577
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5577
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5468
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2675
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2675
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5531
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2675
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2675
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2675
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2675
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2675
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2675
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-1669
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-1669
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6227
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5520
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5496
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3270
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5200
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2675
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5538
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5405
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4217
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5452
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5455
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5417
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5459
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5417
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4503
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5431
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5463
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5342
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5263
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5013
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5331
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5061
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5061
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5371
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5397
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4691
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5305
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4755
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5274
          Store (LoadTable ("OEM1", "Intel", "Test"), OEMH)
    While the Intel PMU monitors the LLC when perf enables the
    Intel and AMD machines, since parameters like,
    tmp/tpm_crb: fix Intel PTT hw bug during idle state
    There is a HW bug in Skylake, and Broxton PCH Intel PTT device, where
    branch addresses, but Intel PT also uses it to validate the address
    iommu/arm-smmu: Intelligent SMR allocation
    ASoC: Intel: Skylake: Add 32bit support
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    particularly Intel Medfield and Merrifield have bigger FIFO, than it's defined
    Split CE4100 in the similar way how it was done for Intel Quark, i.e. prefix
    Fixes: 4e80c8f505741cbd ("pinctrl: intel: Add Intel Merrifield pin controller support")
    Add device ids for Intel Kabypoint PCH (Kabylake)
    [    0.503229] Hardware name: Intel DBPXA250 Development Platform (aka Lubbock)
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    support for Intel Apollo Lake (Goldmont) processors (Model 92):
    ESU and power domains refer to Intel Software Developers' Manual,
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Intel SKL processors. Before this change the native tsc set
    which is now an Intel specific calibration function, and
    Cc: "Peter Zijlstra (Intel)" <peterz@infradead.org>
    x86/platform/intel-mid: Add Intel Penwell to ID table
    ... enabled the PWRMU driver on platforms based on Intel Penwell, but
    Add Intel Penwell ID to pci-mid.c driver as well. To avoid confusion in the
    According to Intel SDM A.1, if CPU supports the feature,
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
       - Fix an interrupt problem in the Cherryview (Intel)"
    Fixes: 33c3cc7acfd9 ("perf/x86/mbm: Add Intel Memory B/W Monitoring enumeration and init")
    thermal: add Intel BXT WhiskeyCove PMIC thermal driver
    This change adds support for Intel BXT Whiskey Cove PMIC thermal
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    CPUs, as measured on an Intel Core2 Duo.
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    ASoC: Intel: Atom: fix IOSF_MBI dependency
    ("ASoC: Intel: Atom: auto-detection of Baytrail-CR")
    ASoC: Intel: sst: fix to spelling mistake: "susupend" -> "suspend"
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    ASoC: Intel: Skylake: Unload all the loadable modules
    ASoC: Intel: Skylake: Fix DMA control config size
    ASoC: Intel: Skylake: Fix the inverted logic check
    ASoC: Intel: Skylake: check manifest size
    ASoC: Intel: Atom: add a missing star in a memcpy call
    Fixes: 60dc8dbacb00 ("ASoC: Intel: sst: Add some helper functions")
    ASoC: Intel: Atom: Fix message handling during drop stream
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-7650
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-8297
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-7613
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-8372
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-8360
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-7925
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5282
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-7403
    Apparently there's no hw left at Intel for testing patches and Jason is
    Intel Merrifield platform provides SD card interface. The interface allows user
    x86/platform/intel-mid: Enable WiFi on Intel Edison
    Intel Edison board provides built-in WiFi dongle based on Broadcom BCM43340.
    Append the essential data to enable WiFi on Intel Edison.
    On an Intel i7-3630QM for example rq->cpu_capacity_orig is 589 but
    serial: 8250_lpss: enable DMA on Intel Quark UART
    DMA on Intel Quark SoC is a part of UART IP block. Enable it.
    serial: 8250_lpss: enable MSI for Intel Quark
    Intel Quark SoC supports MSI for LPSS, in particular for UART. Enable MSI for
    Intel Quark.
    Intel Quark has DesignWare UART. Move the code from 8250_pci to 8250_lpss.
    The SoCs, such as Intel Braswell, have DesignWare UART IP. Split out the
    support of such chips to a separate module which also will be used for Intel
    UART DMA on Intel Quark.
    The Intel Quark UART DMA support is based on bits taking from BSP code
    published by Intel earlier.
    Intel Quark has 16550A compatible UART with autoflow feature enabled. It has
    Some UARTs, e.g. one is used in Intel Quark, have a different address base for
    Intel Quark UART uses DesignWare DMA IP. Though the DMA IP is connected in such
    support Intel Quart UART. It becomes a burden to manage all members of struct
    formula for Intel MID"), the 8250 driver crashes in the byt_set_termios()
    Fixes: c1a67b48f6a5 ("serial: 8250_pci: replace switch-case by formula for Intel MID")
    100GbE Intel Wired LAN Driver Updates 2016-08-29
    drivers/platform/x86/Kconfig:   bool "Intel PMIC GPIO support"
    Tested on the Intel Assabet/Neponset platform, which supports only 8-bit
      fixes and Intel SKL fixes"
      ASoC: Intel: Skylake: Fix error return code in skl_probe()
      ASoC: Intel: Skylake: Check list empty while getting module info
      Intel VMD host bridge driver:
    Tested with USB3380 and measured TCP throughput with two Intel PCs:
    ASoC: Intel: Skylake: Parse manifest data
    drivers/gpio/Kconfig:   bool "Intel MSIC mixed signal gpio support"
    Hardware name: Intel-Assabet
     [ 3006.469915] Hardware name: Intel Corporation W2600CR ........../W2600CR, BIOS SE5C600.86B.01.08.0003.022620131521 02/26/2013
    ASoC: Intel: Skylake: Remove dfw config and associated structures
    ASoC: Intel: Skylake: Parse vendor tokens to build module data
    ASoC: uapi: Intel: Skylake: Define vendor specific tokens
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2675
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2675
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4843
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4669
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3531
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4906
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-7646
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-7099
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-8303
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-8022
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-8106
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3531
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4906
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3775
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3233
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4933
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5223
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5259
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4921
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5218
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4367
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3544
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5164
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4629
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4524
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5153
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4973
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4841
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4793
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2675
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5100
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4345
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4929
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4098
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4675
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4925
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4603
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5065
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5034
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4977
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4987
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-1778
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4992
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4690
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4578
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4930
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4961
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2177
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-7626
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4941
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4687
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4826
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4826
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4860
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4873
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4826
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4805
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4738
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2675
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2675
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2675
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2675
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4320
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4682
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3274
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3951
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4129
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4629
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2430
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4604
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4460
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3531
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3531
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3529
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3531
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3531
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3531
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3531
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3531
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4906
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3531
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3531
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3531
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3531
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3531
    10GbE Intel Wired LAN Driver Updates 2016-08-20
    40GbE Intel Wired LAN Driver Updates 2016-08-19
    as is style with other Intel drivers. This provides more control over
    10GbE Intel Wired LAN Driver Updates 2016-08-18
    KVM: x86: Expose more Intel AVX512 feature to guest
    1GbE Intel Wired LAN Driver Updates 2016-08-18
    40GbE Intel Wired LAN Driver Updates 2016-08-18
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    either PCI config BAR or ACPI "_CRS", not both. But Intel platforms
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    ASoC: Intel: sst: fix ix spelling mistake: "capablities" -> "capabilites"
    Add flag to Intel's uncore and RAPL.
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Intel Wired LAN Driver Updates 2016-08-16
    Alex provides 2 patches for ixgbe now that he is back at Intel.  First
    ASoC: Intel: bytcr_rt5640: quirk for Acer Aspire SWS-012
    ASoC: Intel: atom: fix 0-day warnings
    MAINTAINERS: Add Intel ISH
    Add maintainer entry for Intel Integrated Sensor Hub
    Documentation: HID: Intel ISH HID document
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
       - Add the missing <linux/io.h> header to the Intel Merrifield driver
      Intel PT (Adrian Hunter)
    - Fix ip compression in Intel PT for some specific packet types not
    I've got reports that the Intel I-218V NIC in Intel NUC5i5RYH systems used
    In order to successfully decode Intel PT traces, context switch events
    expected to be supported by the Intel Apollo Lake platform.
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4906
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4906
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3531
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3531
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3531
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4906
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4906
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4906
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4906
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4906
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3531
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3531
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3531
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3531
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3531
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3531
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3531
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3531
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-8058
    ASoC: Intel: bytcr_rt5640: log quirks
    ASoC: Intel: bytcr_rt5640: Add quirk for Teclast X98 Air 3G tablet
    AsoC: Intel: Add quirks for MinnowBoard MAX
    ASoC: Intel: bytcr_rt5640: add MCLK support
    ASoC: Intel: bytcr_rt5640: add IN3 map
    ASoC: Intel: bytcr_rt5640: default routing and quirks on Baytrail-CR
    ASoC: Intel: bytcr_rt5640: fix dai/clock setup for SSP0 routing
    ASoC: Intel: bytcr_rt56040: additional routing quirks
    ASoC: Intel: bytcr_rt5640: add SSP2_AIF2 routing
    ASoC: Intel: atom: enable configuration of SSP0
    ASoC: Intel: Atom: add definitions for modem/SSP0 interface
    ASoC: Intel: Atom: auto-detection of Baytrail-CR
    ASoC: Intel: bytcr_rt5640: enable differential mic quirk
    ASoC: Intel: bytcr_rt5640: quirk for mono speaker
    ASoC: Intel: bytcr-rt5640: add Asus T100TAF quirks
     - fix Cocinelle warnings on bool vs integers (by Fenguang Wu/Intels
       efforts external to Intel use the unit tests for qualifying
    The June 2015 Intel SDM introduced IP Compression types 4 and 6. Refer
    Existing Intel PT packet decoder did not support type 4, and got type 6
    being the type code.  That allows the Intel PT decoder to correctly
    ASoC: Intel: Skylake: Fix error return code in skl_probe()
    Fixes: 87b2bdf02278 ("ASoC: Intel: Skylake: Initialize NHLT table")
    a new Device ID for Intel's Kabylake silicon.
    Fixes: a4dff76924fe ("x86/gpu: Add Intel graphics stolen memory quirk for gen2 platforms")
    gpio: Add Intel WhiskeyCove PMIC GPIO driver
    This patch introduces a separate GPIO driver for Intel WhiskeyCove PMIC.
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
    and VT - d (Intel® Virtualization Technology for Directed I/O) are enabled
    ASoC: Intel: Skylake: remove module id query at runtime
    ASoC: Intel: Skylake: Populate modules after loading
    ASoC: Intel: Skylake: modify snd_skl_get_module_info args
    Fixes: 4e80c8f50574 ("pinctrl: intel: Add Intel Merrifield pin controller support")
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    For SKL and later Intel chips, we control the power well per codec
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Suggested-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    usb: dwc3: pci: add Intel Kabylake PCI ID
    Intel Kabylake PCH has the same DWC3 than Intel
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    I noticed the following bug/misbehavior on certain Intel systems: with a
    single task running on a NOHZ CPU on an Intel Haswell, I recognized
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    ASoC: Intel: Skylake: Add module processing domain support
    ASoC: Intel: Skylake: Fix a comment style
    ASoC: Intel: Skylake: Add library loading support
    ASoC: Intel: Skylake: fix noderef.cocci warnings
    ASoC: Intel: Skylake: Add library loading IPCs
    ASoC: Intel: Bxt: Parse UUIDs once
    ASoC: Intel: Skylake: Parse UUIDs once
    ASoC: Intel: Skylake: add additional args to module parsing
    ASoC: Intel: Skylake: add support for tplg manifest load
    ASoC: Intel: Skylake: split fw and dsp initialization
    ASoC: Intel: Skylake: modify skl_get_dsp_ops()
    ASoC: Intel: Skylake: Move modules query to runtime
    Hardware name: Intel Corp. Broxton P/NOTEBOOK, BIOS APLKRVPA.X64.0138.B33.1606250842 06/25/2016
    On Intel Xeon Phi Knights Landing processor family the channels of the
    [  986.093781] Hardware name: Intel Corporation S2600CP/S2600CP, BIOS RMLSDP.86I.R3.27.D685.1305151734 05/15/2013
       - fixes/features for the Intel hfi1 driver (everything else)
      Intel, and they have a lot of people working on it, so that amounts to
    and VT - d (Intel® Virtualization Technology for Directed I/O) are enabled
    bog-standard all-Intel laptop (Sony Vaio Pro 11), and reverting fixes
      Intel VMD host bridge driver:
       vmexit latency for TSC deadline timer (by about 30%) on Intel
    Hardware name: Intel Corporation S2600WT2R/S2600WT2R,
    ASoC: Intel: Skylake: Check list empty while getting module info
       - HD-audio: a usual Dell headset fixup, an Intel HDMI/DP fix, and the
       - Lots of updates for ASoC Intel drivers, mostly board support and
      ASoC: Intel: Skylake: Delete an unnecessary check before the function call "release_firmware"
      ASoC: Intel: Skylake: Fix NULL Pointer exception in dynamic_debug.
    Fixes: c61f4d5ebaf0 ("perf tools: Add AVX-512 support to the instruction decoder used by Intel PT")
       - New driver for the Intel Merrifield pin controller.
    Intel P-State driver should exit as OS can't control P-States.
       - New driver for the Intel Merrifield.
       - Enabled PCA953x for the Intel Edison.
      and Thermal Framework) power participant device and for the Intel
       - New driver for the Intel Broxton WhiskeyCove PMIC operation region
       - Add Intel Broxton support to the intel_pstate driver (Srinivas
       - Add support for Intel Denverton to intel_idle, clean up Broxton
       - Add support for Denverton and Ivy Bridge server to the Intel RAPL
       - new driver for Intel Virtual Button
      intel-vbtn: new driver for Intel Virtual Button
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
      perf tools: Add AVX-512 support to the instruction decoder used by Intel PT
     - Lots of updates for the Intel drivers, mostly board support and bug
       - a new interrupt flow handler to support the new fangled Intel VMD
      x86/tsc_msr: Identify Intel-specific code
       - Intel-SoC enhancements (Andy Shevchenko)
       - Intel CPU symbolic model definition rework (Dave Hansen)
      x86/platform/intel-mid: Enable spidev on Intel Edison boards
      x86/platform/intel-mid: Add pinctrl for Intel Merrifield
      x86, mmc: Use Intel family name macros for mmc driver
      x86/intel_telemetry: Use Intel family name macros for telemetry driver
      x86/acpi/lss: Use Intel family name macros for the acpi_lpss driver
      x86/cpufreq: Use Intel family name macros for the intel_pstate cpufreq driver
      x86/platform: Use new Intel model number macros
      x86/intel_idle: Use Intel family macros for intel_idle
         XSAVES instruction on Intel CPUs - which is the most advanced
       - Rework Intel family name macro usage (this is partially x86 arch
       - Refine and fix Intel LBR support (David Carrillo-Cisneros)
       - Add support for Intel 'TopDown' events (Andi Kleen)
       - Intel uncore PMU driver fixes and enhancements (Kan Liang)
       - Add 'callindent' option to 'perf script -F', to indent the Intel PT
       - Tooling support for Intel TopDown counters, recently added to the
    10GbE Intel Wired LAN Driver Updates 2016-07-22
    - Add AVX-512 support to the instruction decoder, used by Intel PT,
    40GbE Intel Wired LAN Driver Updates 2016-07-22
      ACPI / PMIC: Add opregion driver for Intel BXT WhiskeyCove PMIC
    Everywhere else in the code MRFLD abbreviation is used for Intel Merrifield. Do
    ASoC: Intel: Skylake: Delete an unnecessary check before the function call "release_firmware"
    ASoC: Intel: Skylake: Fix NULL Pointer exception in dynamic_debug.
     "As mentioned Intel has gathered all the Kabylake fixes from -next,
      Intel have submitted some Kabylake fixes I'll send separately, since
    intel-vbtn: new driver for Intel Virtual Button
    This driver supports power button event in Intel Virtual Button currently.
    Intel Merrifield platform has a special GPIO controller to
    Intel Merrifield GPIO IP is slightly different here and there
    in comparison to the older Intel MID platforms. These differences
    This GPIO controller is a part of Intel MID platforms which are somehow
    While here, update Intel Copyright.
    The commit d56d6b3d7d69 ("gpio: langwell: add Intel Merrifield support")
    doesn't look at all as a proper support for Intel Merrifield and I dare to say
    The register map is different on Intel Merrifield, i.e. only 6 out of 8
    Besides the above GPIO and pinctrl on Intel Merrifield have been located in
    Fixes: d56d6b3d7d69 ("gpio: langwell: add Intel Merrifield support")
    Previous patches added support for Intel's AVX-512 instructions to the
    AVX-512 instructions are documented in Intel Architecture Instruction
    perf tools: Add AVX-512 support to the instruction decoder used by Intel PT
    Add support for Intel's AVX-512 instructions to perf tools instruction
    decoder used by Intel PT.  The kernel's instruction decoder was updated in
    AVX-512 instructions are documented in Intel Architecture Instruction Set
    Add support for Intel's AVX-512 instructions to the instruction decoder.
    AVX-512 instructions are documented in Intel Architecture Instruction
    When I was working with the Intel P state driver I came across a
    100GbE Intel Wired LAN Driver Updates 2016-07-20
     receiver - Intel E5-1630 v3 @ 3.70GHz
     sender - Intel E5645 @ 2.40GHz
    we found on an Intel NUC, where doing the following sequence of
    Currently enabling Intel GMA DRM support automatically pulls
    event delivery. According to Intel SDM 27.2.3, PML full VMEXIT can occur when
    Intel Wired LAN Driver Updates 2016-07-14
    On Intel hardware, native_play_dead() uses mwait_play_dead() by
    we found on an Intel NUC, where doing the following sequence of
    violation of Intel's specification. Moreover, since the vcpu's vmcs01 is
    ASoC: Intel: Fix conflicting pcm dev drvdata on haswell
    used. commit 7ff9d6714a5c ("ASoC: Intel: Split hsw_pcm_data for
    ASoC: Intel: board: add kabylake nau88l25_ssm4567 machine id
    ASoC: Intel: board: add kabylake nau88l25_max98357a machine id
    ASoC: Intel: Kbl: add kabylake additional machine entries
    ASoC: Intel: Skylake: reduce machine name for skl_nau88l25_max98357a
    ASoC: Intel: Skylake: reduce machine name for skl_nau88l25_ssm4567
    ASoC: Intel: Skylake: Fix fw reload failure
    Hardware name: Intel Corporation Skylake Client platform/Skylake Halo DDR4 RVP11, BIOS SKLSE2R1.R00.X106.B00.1601180206 01/18/2016
    This adds Intel(R) Trace Hub PCI ID for Kaby Lake PCH-H.
    perf/x86/intel/cstate: Convert Intel CSTATE to hotplug state machine
    perf/x86/intel/cqm: Convert Intel CQM to hotplug state machine
     - New USB IDs for Atheros, Qualcomm and Intel Bluetooth controllers
    Intel VT-d driver. This patch sets up the data structures
    The Intel(R) Xeon Phi(TM) Processor x200 Family (codename: Knights
    Everywhere in the kernel the MRFLD is used as abbreviation of Intel Merrifield.
    ASoC: Intel: board: add kabylake machine id
    ASoC: Intel: add kablake device IDs
    Kabylake is next generation Intel platform which has similar
    ASoC: Intel: atom: fix missing breaks that would cause the wrong operation to execute
    ASoC: Intel: Skylake: Initialize module list for Broxton
    The recent commit [a92ea59b74e2: ASoC: Intel: sst: only select
    Fixes: a92ea59b74e2 ('ASoC: Intel: sst: only select sst-firmware when DW DMAC is built-in')
    pwm: lpss: pci: Enable PWM module on Intel Edison
    Intel Edison has 4 PWM channels on the die with the same IP as in
    per the Intel 64 and IA-32 Architecture Software Developer's Manual...
    Add the reference clock for Intel Atom Processors
    x86/tsc_msr: Identify Intel-specific code
    try_msr_calibrate_tsc() is currently Intel-specific,
    Intel MID platforms are using explicitly defined regulators.
    [   71.556586] Hardware name: Intel Grantley,Wellsburg/Ixion_IT_15, BIOS 2.58.0 05/03/2016
       - Intel VT-d fix for a suspend/resume issue, introduced with the
      "Getting Physical: Extreme Abuse of Intel Based Paged Systems":
      https://github.com/n3k/CansecWest2016_Getting_Physical_Extreme_Abuse_of_Intel_Based_Paging_Systems/blob/master/Presentation/CanSec2016_Presentation.pdf
      https://github.com/n3k/CansecWest2016_Getting_Physical_Extreme_Abuse_of_Intel_Based_Paging_Systems/tree/master/Demos/Linux/exploits
    ASoC: Intel: atom: statify cht_quirk
    ASoC: Intel: cht: fix uninit variable warning
    both Intel and AMD systems. Doing any kind of hardware capability
    ASoC: Intel: Skylake: Fix to use the actual size for TLV control
    ASoC: Intel: Add surface3 entry in CHT-RT5645 machine
    ASoC: Intel: Atom: Add quirk for Surface 3
    Bluetooth: Replace constant hw_variant from Intel Bluetooth firmware filename
    The format of Intel Bluetooth firmware filename for bootloader product
    Bluetooth: Add support for Intel Bluetooth device 3168 [8087:0aa7]
    This patch adds support for Intel Bluetooth device 3168 also known
    x86/platform/intel-mid: Enable spidev on Intel Edison boards
    Intel Edison board provides one of the SPI bus for user's connected devices.
    Intel Penwell is one of the first SoCs in Intel MID series. It has slightly
    older version of PWRMU IP, though it is compatible with one found on Intel
    safely re-use what it's done for Intel Tangier for now.
    Extend PWRMU driver to support Intel Penwell by adding PCI ID and re-using
    Intel MID platforms (Moorestown, Medfield, Clovertrail, Merrifield) are
    Remove duplicate power off certain devices on Intel Moorestown and rename
    the affected functions to show that they are applied to any of Intel MID
    Intel Braswell") introduces a support of chipselects for Intel Braswell SPI
    Do conversion here which enables both chipselects on Intel Braswell when
    spi: pxa2xx: Clear all RFT bits in reset_sccr1() on Intel Quark
    It seems the commit e5262d0568dc ("spi: spi-pxa2xx: SPI support for Intel Quark
    X1000") misses one place to be adapted for Intel Quark, i.e. in reset_sccr1().
    Clear all RFT bits when call reset_sccr1() on Intel Quark.
    Fixes: e5262d0568dc ("spi: spi-pxa2xx: SPI support for Intel Quark X1000")
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    perf/x86/intel/uncore: Add support for the Intel Skylake client uncore PMU
    This patch adds full support for Intel SKL client uncore PMU:
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
      ASoC: Intel: atom: fix missing breaks that would cause the wrong operation to execute
      ASoC: Intel: Skylake: Initialize module list for Broxton
    Jiang is not longer working for Intel and we have no new mail address. Avoid
    Fixes: 4b6e2571bf00 ("x86/perf/intel/rapl: Make the Intel RAPL PMU driver modular")
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    While here, sort devices by PCI ID and add a copyright line for Intel.
    spi: pxa2xx-pci: Enable SPI on Intel Merrifield
    The SPI controllers used on Intel Merrifield are PXA2XX compatible. This patch
    future, e.g. for Intel Merrifield.
    spi: pxa2xx: Add support for Intel Kaby Lake PCH-H
    Fixes: a06347c04c13e380 ("NFC: Add Intel Fields Peak NFC solution driver")
    Intel Broadwell and Skylake processors. When HT is off, each
     "Just some AMD and Intel fixes, the AMD ones are further production
      Polaris fixes, and the Intel ones fix some early timeouts, some PCI ID
    This gains a few clock cycles per vmexit.  On Intel there is no need
    x86/platform/intel-mid: Add pinctrl for Intel Merrifield
    Intel Merrifield uses a special address space reserved for Family-Level
    marketed as "Intel Core i7 and i5 Processors" (according to the
    Currently, an Intel TH (pci) device will be always active, because the
    it should load or not, gets loaded on systems like Intel Xeons where it
Author: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Intel Wired LAN Driver Updates 2016-06-29
    Intel Wired LAN Driver Updates 2016-06-29
Author: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    40GbE Intel Wired LAN Driver Updates 2016-06-27
    pinctrl: intel: Add Intel Merrifield pin controller support
    This driver adds pinctrl support for Intel Merrifield. The IP block which is
    ASoC: Intel: Skylake: Increase loglevel of debug messages.
    ASoC: Intel: common: increase the loglevel of "FW Poll Status".
    Cross-checking the KVM/VMX VMREAD emulation code with the Intel Software
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Intel's SDM states that bits 61:62 in MSR_LAST_BRANCH_FROM_x are the
    This bug was masked by the work-around to the Intel's CPU bug:
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    ASoC: Intel: atom: fix missing breaks that would cause the wrong operation to execute
    - Add 'callindent' option to 'perf script -F', to indent the Intel PT
    Tested against processor: Intel(R) Xeon(R) CPU E5-2697 v2 @2.70GHz
    ACPI / PMIC: Add opregion driver for Intel BXT WhiskeyCove PMIC
    This patch adds operation region driver for Intel BXT WhiskeyCove
    ASoC: Intel: atom: fix missing breaks that would cause the wrong operation to execute
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    [  601.491417] Hardware name: Intel Corporation Skylake Client
    option to Intel PT and Intel BTS.
    On Intel platforms, this patch adds LMCE to KVM MCE supported
               Only enable LMCE on Intel platform
    at hand, use it in the Intel ethernet drivers.
    Denverton is an Intel Atom based micro server which shares the same
            bool "Cpuidle Driver for Intel Processors"
    ASoC: Intel: Skylake: Support multi-core in Broxton
    ASoC: Intel: Skylake: Support multi-core in Skylake
    ASoC: Intel: Skylake: Add DSP muti-core infrastructure
    ASoC: Intel: Skylake: Update comment style
    ASoC: Intel: Skylake: Add pm ops for broxton-rt298 machine
    ASoC: Intel: Skylake: Disable async suspend
    ASoC: Intel: Revert "ASoC: Intel: Add support for PM ops in bxt-rt298"
    This reverts commit 3513798ca4bc ("ASoC: Intel: Add support for
    ASoC: Intel: Kconfig: formatting update
    ASoC: Intel: Kconfig: fix build when ACPI is not enabled
    usb: dwc3: pci: add dr-mode for Intel dwc3
    It's know that Intel's SoCs' dwc3 integration is
    peripheral-only since Intel implements its own
    let's just set dr-mode to peripheral-only on Intel
    Intel Baytrail devices.
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-7829
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-7258
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5954
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-8019
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-7422
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-8041
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-8027
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-7403
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-7403
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-7403
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-8094
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-7521
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-7981
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-7269
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-7434
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5696
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-181
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5781
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-7973
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-7402
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6173
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6971
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Intel.
    This patch enables I2C controllers found on Intel Edison board.
    On some platforms, such as Intel Medfield, the I2C slave devices are enumerated
    Intel SoC IOSF Sideband support must be always built-in in order to be
    able to compile support for Intel Baytrail I2C bus sharing HW semaphore.
    controllers found on Intel CPUs. In -rt all such interrupts are forced to
    The registers for supporting the I2O (Intelligent Input/Output) feature
       - A regression fix for the Intel VT-d driver.  The regression only
    notify the host of an interrupt. On Intel chipsets, the functionality
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    On a system with an Intel PCIe port configured as an NTB device, iommu
        80:03.0 Bridge [0680]: Intel Corporation Device [8086:2f0d] (rev 02)
    Intel Edison board provides GPIO expanders connected to I2C bus. Add necessary
    devices on Intel Tangier. In the future it might be expanded to cover North
    gpio: pca953x: enable driver on Intel Edison
    Intel Edison board has 4 GPIO expanders PCA9555a connected to I2C bus. Add an
    See Intel Atom Z8000 Processor Series Specification Update
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    ASoC: Intel: Skylake: Check for module list being NULL
    ASoC: Intel: Skylake: Initialize module list for Broxton
    ASoC: Intel: Add support for PM ops in bxt-rt298
    ASoC: Intel: Skylake: Update DSP stall bits
    ASoC: Intel: Skylake: Update FW purge for Broxton
    ASoC: Intel: Skylake: Enable firmware reload in suspend
    ASoC: Intel: Update ignore suspend for bxt-rt298
    ASoC: Intel: Add FE rate & channel constraints for bxt-rt298
    ASoC: Intel: Add DMIC 4 channel support for bxt machine
    Intel Merrifield platform has Punit generation that somehow compatible to what
    On Intel Merrifield platform several PCI devices have a bogus configuration,
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    on Intel systems.  This is actually more accurate than cycles,
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
            bool "Intel Baytrail GPIO pin control"
    NET: PHY: adds driver for Intel XWAY PHY
    This adds support for the Intel (former Lantiq) XWAY 11G and 22E PHYs.
      new header of Intel model name symbols (unused) that will make the
      x86/cpu/intel: Introduce macros for Intel family numbers
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-8022
    Many Intel systems the BIOS declares a SystemIO OpRegion below the SMBus
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Suggested-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    x86, mmc: Use Intel family name macros for mmc driver
    x86/intel_telemetry: Use Intel family name macros for telemetry driver
    x86/acpi/lss: Use Intel family name macros for the acpi_lpss driver
    x86/cpufreq: Use Intel family name macros for the intel_pstate cpufreq driver
    x86/platform: Use new Intel model number macros
    x86/intel_idle: Use Intel family macros for intel_idle
    out as "Intel Core i7 and i5 Processors" in the SDM or as "Intel
    x86, powercap, rapl: Use Intel model macros intead of open-coding
    x86/pmc_core: Use Intel family name macros for pmc_core driver
    perf/x86/uncore: Use Intel family name macros for uncore
    perf/x86/cstate: Use Intel Model name macros
    perf/x86/msr: Add missing Intel models
    perf/x86/msr: Use Intel family macros for MSR events code
    perf/x86/rapl: Use Intel family macros for RAPL
    perf/x86/intel: Use Intel family macros for core perf events
    We are going to clean up perf's use of magic Intel model numbers,
    x86/cpu/intel: Introduce macros for Intel family numbers
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5108
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5260
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6482
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4423
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6215
    ASoC: Intel: Skylake: Report position in pointer query
    ASoC: Intel: Skylake: Copy the pipe parameter by pipe type
    ASoC: Intel: Skylake: Set the DSP pipe type
    ASoC: Intel: Skylake: Create Pipe to widget list in soc probe
    ASoC: Intel: Skylake: Clean up of driver resources in suspend
    ASoC: Intel: Skylake: Avoid freeing up of unallocated memory/mcps
    ASoC: Intel: Skylake: Disable SRAM Retention before D3
    ASoC: Intel: Skylake: Don't pause stopped pipeline while deleting
    ASoC: Intel: Skylake: Set the pipe state to paused when paused
    ASoC: Intel: Skylake: Reset DSP pipe when host/link DMA is reset
    The current version works on Intel Core CPUs starting with Sandy Bridge,
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    perf/x86/intel: Add topdown events to Intel Atom
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    perf/x86/intel: Add topdown events to Intel Core
    Intel big core CPUs starting with Sandy Bridge. We need
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Suggested-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Intel CPUs having Turbo Boost feature implement an MSR to provide a
    ASoC: Intel: Add Broxton-P Dialog+Maxim machine driver entry
    ASoC: Intel: Add Broxton-P Dialog Maxim machine driver
    ACPI interface. This is needed for Intel Bay Trail devices, where a
    Cc: John Harrison <John.C.Harrison@Intel.com>
    accept anything other than an error.  Intel X710 NICs exercise this.
    ASoC: Intel: boards: configure DMIC for machine sklnau8825max
    ASoC: Intel: boards: configure DMIC for machine sklnau8825adi
    ASoC: Intel: Skylake: Find uuids for Broxton
    ASoC: Intel: Skylake: Find uuids for Skylake
    ASoC: Intel: Skylake: Add DSP firmware manifest parsing
    ASoC: Intel: Skylake: Strip manifest for Broxton platform
    ASoC: Intel: Skylake: Strip manifest for Skylake platform
    ASoC: Intel: Skylake: Don't use local pointer for firmware
    ASoC: Intel: Skylake: Add strip extended manifest utility
    ASoC: Intel: Skylake: Add api to retrieve dmic array info from nhlt
    ASoC: Intel: Skylake: Use refcap device for mono recording
    ASoC: Intel: Skylake: Add channel constraints for refcap
      With that change, Intel has addressed all of the items originally on
      controller driver for Intel Core SoCs.
       - Add PMC Driver for Intel Core SoC
      platform/x86: Add PMC Driver for Intel Core SoC
     "This patchset improves the scalability of the Intel IOMMU code by
    platform/x86: Add PMC Driver for Intel Core SoC
    for Intel Core SoC architecture.
    Intel Platform Controller Hub (PCH) asserts SLP_S0 signal when it
       - sdhci-pci|acpi: Remove unreliable MMC_CAP_BUS_WIDTH_TEST for Intel HWs
      mmc: sdhci-acpi: Remove MMC_CAP_BUS_WIDTH_TEST for Intel controllers
      mmc: sdhci-pci: Remove MMC_CAP_BUS_WIDTH_TEST for Intel controllers
       Intel and rcar drivers.
    Cc: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    mmc: sdhci-acpi: Remove MMC_CAP_BUS_WIDTH_TEST for Intel controllers
    mmc: sdhci-pci: Remove MMC_CAP_BUS_WIDTH_TEST for Intel controllers
    008GE0 Toshiba mmc in some Intel Baytrail tablets responds to
    [   56.951501] Hardware name: Intel Corp. Broxton M/RVP, BIOS
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    While here, update Intel Copyright years.
      Hardware name: Intel Corporation S5520HC/S5520HC, BIOS S5500.86B.01.10.0025.030220091519 03/02/2009
      Hardware name: Intel Corporation S5520HC/S5520HC, BIOS S5500.86B.01.10.0025.030220091519 03/02/2009
    The second patch goes through and enables IPv6 tunnel offloads for the Intel
       - Updates to the new Intel X722 iWARP driver
      Depending on the current Intel MPX (Memory Protection
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
         fsl-ssi, Intel and rcar drivers.
      ASoC: Intel: Skylake: add link management
       - Mark Intel i40e NIC INTx masking as broken (Alex Williamson)
       - Work around Intel Sunrise Point PCH incorrect ACS capability (Alex Williamson)
       - Add Intel Thunderbolt device IDs (Lukas Wunner)
       - the Intel Baytrail driver now properly supports pin control
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Adds two Intel controllers that have the "stripe" quirk.
    10GbE Intel Wired LAN Driver Updates 2016-05-16
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
      The rest is support for new hardware (Intel Broxton support in
       - Intel Broxton support for the intel_idle driver (Len Brown)
       - Intel Kabylake support for the RAPL power capping driver (Jacob
       - x86 Intel cstate code cleanups and reorgnization (Thomas Gleixner)
       - x86 Intel uncore and CPU PMU driver updates (Kan Liang, Peter
       - x86 AUX (Intel PT) related enhancements and updates (Alexander
      Implication:  The operating system may issue a warning.  Intel has not
       Intel and rcar drivers.
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    40GbE Intel Wired LAN Driver Updates 2016-05-14
    1GbE Intel Wired LAN Driver Updates 2016-05-13
    accuracy, adjust the timestamps by the amounts Intel gives based on
       - two Intel PT fixes
       - an Intel PMU driver fix"
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
    ASoC: Intel: Skylake: add link management
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Intel Cherrytrail is based on Airmont core so MSR_FSB_FREQ[2:0] = 4
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
      spi: pxa2xx: Do not detect number of enabled chip selects on Intel SPT
    ASoC: Intel: fix up for DAI link's be_id change
    ASoC: Intel: Fix printk formatting
    drivers/gpio/Kconfig:   bool "Intel Sodaville GPIO support"
    ASoC: Intel: Add Broxton-P machine driver
    This patch adds the Broxton-P machine driver for Intel Broxton-P
    ASoC: Intel: Skylake: Add more SSP DAIs
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-7101
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-7101
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-7101
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-7101
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-7101
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-7101
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-7101
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-7101
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-7101
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-7101
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5783
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5783
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5783
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5783
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5783
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5783
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5783
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5783
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2675
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3529
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3772
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-1095
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3569
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4222
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2675
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3889
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3952
    Fixes: 4b45efe85263 (mfd: Add support for Intel Sunrisepoint LPSS devices)
     - New Intel Bluetooth controller id in btusb driver
    40GbE Intel Wired LAN Driver Updates 2016-05-05
    Bluetooth: Add support for Intel Bluetooth device 8265 [8087:0a2b]
    This patch adds support for Intel Bluetooth device 8265 also known
     "This tree contains two fixes: new Intel CPU model numbers and an
    Intel(R) Xeon(R) CPU E3-1260L v5 @ 2.90GHz.
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
Author: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Fixes: 7da7c1561366 "x86, tsc: Add static (MSR) TSC calibration on Intel Atom SoCs"
    ASoC: Intel: Skylake: Fix memory leak in nhlt init
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Intel PT decoders need access to various bits of timing related
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Not all cores prevent using Intel PT and LBRs simultaneously, although
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Newer versions of Intel PT support address ranges, which can be used to
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    New versions of Intel PT support address range-based filtering. Add
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Nothing outside of the Intel PT driver should ever care about its MSR
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    MAINTAINERS: Cleanup Intel Wired LAN maintainers list
    10GbE Intel Wired LAN Driver Updates 2016-05-04
    Intel SR-IOV cards present different ID when running on Hyper-V.
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
    Check the MCG_STATUS_LMCES bit on Intel to verify that current MCE is
    ASoC: Intel: Boards: remove ignore_suspend for WoV streams
    ASoC: Intel: Skylake: Suspend PCMs when marked as active suspend
    ASoC: Intel: Skylake: Prevent sending Set DMA Control IPC if the widget is "On"
    ASoC: Intel: Skylake: Fix memory leak during init instance
    ASoC: Intel: Skylake: Fix the NULL pointer exception in dsp_clean up
    specific ones, especially to the new Intel drivers which have had a lot
    40GbE Intel Wired LAN Driver Updates 2016-05-01
    On Intel Penwell and Tangier the HSU block (3 HSU ports) has a global register
    Unlike Intel Medfield and Tangier platforms DNV uses PCI BAR0 for IO compatible
    Hardware name: Intel Corp. VALLEYVIEW C0 PLATFORM/BYT-T FFD8, BIOS BLAKFF81.X64.0088.R10.1403240443 FFD8
    UCSI is used on several Intel Broxton SoC based platforms.
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-1095
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3386
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4221
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4379
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4076
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-1757
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2675
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-1408
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4069
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3467
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3286
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4082
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-1993
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3992
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3544
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3810
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3885
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3467
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2149
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2149
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2528
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2139
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2139
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2139
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4055
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3843
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3491
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2906
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2906
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2906
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2906
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4098
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3806
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4050
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3416
      At this time, most of fixes are about Intel Skylake ASoC driver, which
      ASoC: Intel: Skylake: Fix ibs/obs calc for non-integral sampling rates
      ASoC: Intel: sst: fix a loop timeout in sst_hsw_stream_reset()
      ASoC: Intel: Skylake: Fix to turn OFF codec power when entering S3
      ASoC: Intel: Skylake: Fix DSP resource de-allocation
      ASoC: Intel: Skylake: Fix for unloading module only when it is loaded
      ASoC: Intel: Skylake: Fix kbuild dependency
      ASoC: Intel: Skylake: remove call to pci_dev_put
      ASoC: Intel: Skylake: Call i915 exit last
      ASoC: Intel: Skylake: Unmap the address last
      ASoC: Intel: Skylake: Freeup properly on skl_dsp_free
    ASoC: Intel: Skylake: Update channel map based on runtime params
    ASoC: Intel: Skylake: Add multichannel support for HDMI
    ASoC: Intel: boards: Update skl_nau88l25_ssm4567 driver to support chmap
    ASoC: Intel: boards: Update skl_nau88l25_max98357a driver to support chmap
    Intel i40e (XL710/X710) 10/20/40GbE NICs have been identified as being
    [   56.951501] Hardware name: Intel Corp. Broxton M/RVP, BIOS
    Cc: "Peter Zijlstra (Intel)" <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    power capping Intel RAPL driver.
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Some versions of Intel PT do not support tracing across VMXON, more
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    40GbE Intel Wired LAN Driver Updates 2016-04-27
    - Showing reduced max percentage in Intel P-State sysfs
      i2c: ismt: Add Intel DNV PCI ID
    specific ones, especially to the new Intel drivers which have had a lot
     * Intel TH/MSU: improved resource handling and releasing
     * Intel TH/MSU: rehashed locking around buffer accesses
     * Intel TH/outputs: better sysfs group handling
     * Intel TH, STM: various bugfixes and smaller improvements
     * Intel TH: added a PCI ID for Broxton-M SOC
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3866
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3866
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4010
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3864
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3496
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2779
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3817
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3808
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3829
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3676
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3473
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3473
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3701
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-1126
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3521
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2744
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4717
    spi: pxa2xx: Do not detect number of enabled chip selects on Intel SPT
    Certain Intel Sunrisepoint PCH variants report zero chip selects in SPI
    Fixes: 8b136baa5892 ("spi: pxa2xx: Detect number of enabled Intel LPSS SPI chip select signals")
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
      PCI: Add Intel Thunderbolt device IDs
      PCI: Work around Intel Sunrise Point PCH incorrect ACS capability
      PCI: Mark Intel i40e NIC INTx masking as broken
    10GbE Intel Wired LAN Driver Updates 2016-04-25
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
      CPU    : Intel(R) Core(TM) i7-4790 CPU @ 3.60GHz
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Add perf core PMU support for Intel Goldmont CPU cores:
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
      ALSA: hda - add PCI ID for Intel Broxton-T
    developers from Intel, also had the correspondence of one of the
    hardware engineers for Intel:
    ASoC: Intel: Atom: fix boot warning
    As per hpa Intel MID platforms can also disable pnpbios:
      * Intel MID
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    ASoC: Intel: Skylake: Use UUID in binary format
    100GbE Intel Wired LAN Driver Updates 2016-04-20
      broader support of ACPI resources for the Intel P-unit, and a few
    fm10k: consistently use Intel(R) for driver names
    Intel(R) instead of just Intel. Also update copyright year of files
      Hardware name: Intel Corporation Skylake Client platform/Skylake AIO
    ALSA: hda - add PCI ID for Intel Broxton-T
    Add HD Audio Device PCI ID for the Intel Broxton-T platform.
    It is an HDA Intel PCH controller.
    PCI: Work around Intel Sunrise Point PCH incorrect ACS capability
    Intel Sunrise Point root ports implement ACS but use dwords for the
    PCI: Mark Intel i40e NIC INTx masking as broken
    This adds Intel(R) Trace Hub PCI ID for Broxton-M SOC.
    Hardware name: Intel Corporation CHERRYVIEW C0 PLATFORM/Braswell CRB, BIOS BRAS.X64.X088.R00.1510270350 10/27/2015
    The Intel NAS SS4200 was also sold by Fujitsu Siemens (FSC) under
    - Fix segfault tracing transactions in Intel PT (Adrian Hunter)
      1144 pr_err("Intel Processor Trace: failed to deliver transaction event
    Try to enable MSI in case hardware supports it. At least Intel Quark is
      usb: xhci: applying XHCI_PME_STUCK_QUIRK to Intel BXT B0 host
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
      ALSA: hda - Bind with i915 only when Intel graphics is present
    Intel Wired LAN Driver Updates 2016-04-13
    usb: xhci: applying XHCI_PME_STUCK_QUIRK to Intel BXT B0 host
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    AMD and Intel do different things when writing zero to a segment
    i2c: ismt: Add Intel DNV PCI ID
    Intel DNV has the same iSMT SMBus host controller than Intel Avoton. Add
    ASoC: Intel: Skylake: Fix ibs/obs calc for non-integral sampling rates
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3907
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3647
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3647
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3042
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3718
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3443
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2941
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3162
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3685
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3709
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3647
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3647
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3647
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3647
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3744
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3097
    Fixes: 60ae5b9f5cdd (mfd: intel_quark_i2c_gpio: Add Intel Quark X1000 I2C-GPIO MFD Driver)
      usb: dwc3: pci: add ID for one more Intel Broxton platform
      support for some new CPU models (intel_idle, Intel RAPL driver,
         the Intel RAPL power capping driver (Srinivas Pandruvada).
    Since some future Intel platforms are HW-full mode where the DSDT
    The Intel Volume Management Device (VMD) is one such bridge with no ACPI
    10GbE Intel Wired LAN Driver Updates 2016-04-07
    PCI: Add Intel Thunderbolt device IDs
    Intel Gen 1 and 2 chips use the same ID for NHI, bridges and switch.  Gen 3
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    1GbE Intel Wired LAN Driver Updates 2016-04-06
    Jiri Benc cleans up some old links in the Kconfig for Intel drivers where
    We have a new PCI ID for Intel's Broxton
    40GbE Intel Wired LAN Driver Updates 2016-04-06
    The Kconfig for Intel NICs references two different URLs for the "Adapter
    Furthermore, remove a link to "the latest Intel PRO/100 network driver for
    40GbE Intel Wired LAN Driver Updates 2016-04-05
    > Your mail to 'Intel-wired-lan' with the subject
    The Intel i211 LOM PCIe Ethernet controllers' iNVM operates as an OTP
    ASoC: Intel: sst: fix a loop timeout in sst_hsw_stream_reset()
    - Fix Intel SDM URL
    usb: dwc3: pci: add ID for one more Intel Broxton platform
    BXT-M is a Intel Broxton SoC based platform with unique PCI ID.
    Intel Wired LAN Driver Updates 2016-04-05
    40GbE Intel Wired LAN Driver Updates 2016-04-05
    100GbE Intel Wired LAN Driver Updates 2016-04-05
    [  555.325725] Hardware name: Intel Corporation S2600CO/S2600CO, BIOS SE5C600.86B.02.03.8x23.060520140825 06/05/2014
       - Intel: fix so the high level interrupts start working, and fix a
    detect race for Intel BXT/APL") but that is already in stable
    we cannot use 16K as is typically used on the other Intel drivers.  However
    10GbE Intel Wired LAN Driver Updates 2016-04-04
     Hardware name: Intel Corporation Broadwell Client platform/WhiteTip Mountain 1
    ALSA: hda - Bind with i915 only when Intel graphics is present
    from the audio driver side.  But, there are systems that have no Intel
    A simple way to avoid it is just to look for the Intel graphics PCI
         unearthed AMD/Intel inconsistencies
    ASoC: Intel: Skylake: Fix to turn OFF codec power when entering S3
     "Just one fix for a nasty boot failure on some systems based on Intel
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    For Intel PT / BTS, define the environment variable that selects TSC
    Intel PT uses TSC as a timestamp, so add support for using TSC instead
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6245
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6245
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6245
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6245
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6245
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6245
    Intel Wired LAN Driver Updates 2016-03-29
    Intel PT uses the time members from the perf_event_mmap_page to convert
    Due to a lack of foresight when Intel PT was implemented, those time
    Intel PT decoder.  However now the conversion between TSC and perf time
    is needed when processing a jitdump file when Intel PT has been used for
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
     CPU    : Intel(R) Core(TM) i7-4790 CPU @ 3.60GHz
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    x86/perf/intel/rapl: Make the Intel RAPL PMU driver modular
    x86/perf/intel/uncore: Make the Intel uncore PMU driver modular
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
        processor trace (Intel PT, BTS) to right after initialization code at the start
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-7446
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5781
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6390
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5727
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4300
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5971
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5971
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5971
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5971
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5971
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5971
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5971
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5971
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5971
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5971
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5971
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5971
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5971
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5971
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5971
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5552
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4540
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4201
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6046
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3259
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4198
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2675
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2675
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2675
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3321
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3321
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3321
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3321
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3321
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3321
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3321
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3321
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3321
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-7689
    ASoC: Intel: Bxtn: Add Broxton DSP support
    Same panic happened with Intel ixgbe driver also.
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6245
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5409
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5443
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6432
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6245
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6245
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6245
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6245
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6245
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5279
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5053
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5053
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5053
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5053
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5053
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5053
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5053
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5053
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5053
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5053
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5053
    Intel ILK and VLV] introduced a WARN_ON() to check the pointer for
    sequence of operations defined in the Intel SDM.  This requires MTRRs
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6245
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6245
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6245
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6245
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6245
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6245
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6245
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6245
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5844
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5844
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5844
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5844
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5844
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6245
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6245
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6245
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5435
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5435
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5435
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5435
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5435
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5435
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5435
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5435
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5435
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5435
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5435
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5435
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5435
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4629
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4871
    ASoC: Intel: Skylake: Fix DSP resource de-allocation
    ASoC: Intel: Skylake: Fix for unloading module only when it is loaded
    ALSA: hda - Enable i915 ELD notifier for Intel IronLake and Baytrail
    Since we have the fixed pin-port mapping for Intel IronLake (IbexPeak)
    ALSA: hda - Add the pin / port mapping on Intel ILK and VLV
    Intel IronLake and ValleyView platforms have different HDMI widget pin
    ALSA: hda - Use eld notifier for Intel SandyBridge and IvyBridge HDMI/DP
    Intel SandyBridge and IvyBridge (CougarPoint and PantherPoint
    codecs, set this ops so that the driver can call the Intel-specific
    ALSA: hda - Override HDMI setup_stream ops for Intel HSW+
    setup isn't always specific to Intel chips.  It's safer to set it
    ALSA: hda - Split out Intel-specific codes from patch_generic_hdmi()
    We have too many Intel-specific codes in patch_hdmi_generic() despite
    the Intel-specific codes are moved out of patch_generic_hdmi() into
    depending on the chipset.  The other old Intel chipsets keep using
    patch_generic_hdmi() without Intel hacks.  The existing
    can be called from the Intel codec parsers.
    feature on Skylake-based systems by the Intel P-states driver. The root
       - Intel Xeon Phi Processor x200 support for intel_idle
      intel_idle: Support for Intel Xeon Phi Processor x200 Product Family
      cpufreq: acpi-cpufreq: make Intel/AMD MSR access, io port access static
      cpufreq: acpi-cpufreq: make Intel/AMD MSR access, io port access static
      intel_idle: Support for Intel Xeon Phi Processor x200 Product Family
       - Intel Memory Bandwidth Monitoring events and handling
      x86/topology: Fix Intel HT disable
      intel_idle: Support for Intel Xeon Phi Processor x200 Product Family
    intel_idle: Support for Intel Xeon Phi Processor x200 Product Family
    Enables "Intel(R) Xeon Phi(TM) Processor x200 Product Family" support,
    formerly code-named KNL. It is based on modified Intel Atom Silvermont
    "Freezes with Intel i7 6700HQ (Skylake), unless intel_idle.max_cstate=7"
    drivers/platform/x86/Kconfig:   bool "Intel SCU IPC Support"
      like.  Intel has agreed to do the work, but in the meantime, this
      Finally, this series includes Intel's new iWARP driver for their x722
       - The new Intel X722 iWARP driver
       - A huge set of updates to the Intel hfi1 driver.  Of particular
         still has an API that people object to.  Intel is working on a fix,
         and Intel's trees were over 300 patches apart"
    cpufreq: acpi-cpufreq: make Intel/AMD MSR access, io port access static
    given processor (Intel/AMD MSR access or I/O port access) are only used
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
     "The previous pull request introduced a few WARN_ON() for Intel
      inconsistencies on (mostly) old Intel chipsets.
    Correctly document what is implemented for :ppp on Intel CPUs in recent
         (Intel) has volunteered to step in as the maintainer for SDHCI.
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    perf/x86/mbm: Add Intel Memory B/W Monitoring enumeration and init
    The MBM init patch enumerates the Intel MBM (Memory b/w monitoring)
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
      that is available in upcoming Intel CPUs: 'protection keys' (pkeys).
    according to Intel CI tests.  Typically, it gets a kernel WARNING
    x86/topology: Fix Intel HT disable
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
      AHCI: Remove obsolete Intel Lewisburg SATA RAID device IDs
       - Supply device PCI IDs for Intel Broxton
       - Regression fixes for Intel HDMI/DP
       - Lots of commits for Intel Skylake support including HDMI support
       - A few Intel Atom driver updates for recent devices
      ASoC: Intel: Bxtn: Add Broxton PCI ID
      ASoC: Intel: Skylake: Move Skylake dsp ops & loader ops
      ASoC: Intel: add dmabuffer to common sst_dsp
      ASoC: Intel: Skylake: Unstatify skl_dsp_enable_core
      ASoC: Intel: Skylake: Fix whitepsace issues
      ASoC: Intel: Skylake: Move module id defines
    ASoC: Intel: Skylake: Fix kbuild dependency
    recent Intel models and switch to the old method on pre-Haswell
    against DRM/Intel providing the dmesg log by booting with drm.debug=0xf
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
     "Various enablers for assignment of Intel graphics devices and future
      vfio/pci: Intel IGD host and LCP bridge config space access
      vfio/pci: Intel IGD OpRegion support
    Intel CI tests, unfortunately, the new mutex causes a deadlock when
    used to have the i915 audio component for hotplug for all Intel chips,
    recently switched back to the old method for some old Intel chips due
      Intel VMD host bridge driver:
      Also updated are the generic power domains framework, the Intel RAPL
       - Intel RAPL power capping driver updates to reduce IPI overhead in
      tools/power turbostat: Intel Xeon x200: fix turbo-ratio decoding
      tools/power turbostat: Intel Xeon x200: fix erroneous bclk value
    ASoC: Intel: Skylake: remove call to pci_dev_put
    ASoC: Intel: Skylake: Call i915 exit last
    ASoC: Intel: Skylake: Unmap the address last
    ASoC: Intel: Skylake: Freeup properly on skl_dsp_free
    ASoC: Intel: Skylake: free codec objects on removal
    timings specified in the I2C protocol specification. Some Intel Broxton
    Scott's Intel Celeron N2820 does not have that feature and so the
      spi: pxa2xx: Add support for Intel Broxton B-Step
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
     "Intel Quark and Geode SoC platform updates"
    It turned out that the pre-HSW Intel chips are incompatible with the
       - Rewrite, refactor and fix the Intel uncore PMU driver code (Thomas
       - Rewrite, refactor and fix the Intel RAPL PMU code (Thomas Gleixner)
      tools/power turbostat: Intel Xeon x200: fix turbo-ratio decoding
      tools/power turbostat: Intel Xeon x200: fix erroneous bclk value
       for the Intel drivers.
      tools/power turbostat: Intel Xeon x200: fix turbo-ratio decoding
      tools/power turbostat: Intel Xeon x200: fix erroneous bclk value
     - A fix for the new Intel Sky Lake driver forgetting that C pointer
     - A fix for another of the new Intel drivers which tried to write to a
    tools/power turbostat: Intel Xeon x200: fix turbo-ratio decoding
    tools/power turbostat: Intel Xeon x200: fix erroneous bclk value
    i486 derived cores like Intel Quark support only the very old,
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4181
    ASoC: Intel: Bxtn: Add Broxton PCI ID
    Broxton is an Intel SoC which sports a DSP and system is quite
    ASoC: Intel: Skylake: Move Skylake dsp ops & loader ops
    ASoC: Intel: add dmabuffer to common sst_dsp
    ASoC: Intel: Skylake: Unstatify skl_dsp_enable_core
    ASoC: Intel: Skylake: Fix whitepsace issues
    ASoC: Intel: Skylake: Move module id defines
    one of the Crypto SRAM. Typically, a Intel IGB PCIe NIC that needs 8MB
    [    3.302213] igb: Copyright (c) 2007-2014 Intel Corporation.
    AHCI: Remove obsolete Intel Lewisburg SATA RAID device IDs
    These PCI device IDs have been removed from the Intel Lewisburg design
        [ 2881.703508] Hardware name: Intel Corporation S2600KP/S2600KP, BIOS SE5C610.86B.11.01.0044.090
    Clean up comments by deleting numbering and terms internal to Intel.
    a notable case of this is Intel integrated graphics (IGD), which can often
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Intel HDMI/DP codec: the mapping is fixed only for NID 0x05, 0x06 and
    The current Intel HDMI codec driver supports only three fixed ports
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
      Intel Software Developer's Manual Vol. 3A, Sec. 2.5 Control Registers:
      Intel Software Developer's Manual Vol. 2A, Sec. 2.4 Instruction Exception
    This seems to save ~24 cycles on my Skylake laptop.  (Hey, Intel,
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    mfd: lpss: Add PCI IDs for Intel Broxton B-Step platform
    Add PCI IDs for Intel Broxton B-Step platform, which have same
    Fixes: 4b45efe85263 (mfd: Add support for Intel Sunrisepoint LPSS devices)
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
     - jitdump prep work for supporting it with Intel PT (Adrian Hunter)
    microcode data checksum - apparently, currently shipped Intel microcode
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4871
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2744
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2217
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2744
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5435
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5435
     - A fix for the new Intel Sky Lake driver forgetting that C pointer
     - A fix for another of the new Intel drivers which tried to write to a
    (a) these calls are NOPs on Intel/AMD platforms, as well as other platforms
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
    ASoC: Intel: Atom: add support for CHT w/ RT5640
    ASoC: Intel: bytcr_rt5640: use HID translation util
    ASoC: Intel: bytcr_rt5640: change quirk position
    ASoC: Intel: common: add translation from HID to codec-name
    ASoC: Intel: common: filter ACPI devices with _STA return value
    ("ASoC: Intel: Use acpi_dev_present()")' and adds code to
      Adding Intel Lewisburg device IDs for SATA
    Modern Intel systems supports cross timestamping of the network device
    for example cross timestamp hardware is available. Modern Intel
    On modern Intel systems TSC is derived from the new Always Running Timer
    See 17.14.4 of the Intel SDM for more details]
     - New Bluetooth HCI driver for Intel/AG6xx controllers
     "One fix for Intel VT-d:
    This avoids empty columns with --metric-only on newer Intel CPUs.
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Add support for Intel R200 depth camera in uvc driver.
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
    of routines suitable for the given processor (Intel/AMD MSR access
    Modern Intel platforms can perform a more accurate cross timestamp in
    Modern Intel hardware provides an Always Running Timer (ART) which is
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-7054
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-7569
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-519
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-7210
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3322
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3322
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6850
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5710
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5396
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5396
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5140
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4629
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4629
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4629
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4629
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-7245
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5443
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6407
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2074
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-7774
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-7324
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-7647
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6142
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6851
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-7324
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6060
    spi: pxa2xx: Add support for Intel Broxton B-Step
    Add support for third Intel Broxton variant and update comment for
    ASoC: Intel: Skylake: remove IVI codec loop in skl_nau88l25_ssm4567 machine
    ASoC: Intel: Skylake: Add IVI feedback path in nau88125_ssm4567 machine
    ASoC: Intel: Skylake: correct direction in blob query
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6204
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6204
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6204
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6204
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6204
    contrary to what stated in Intel's software developer manual.
    In the PCI hotplug path of the Intel IOMMU driver, replace
    Bluetooth: hci_uart: Add diag and address support for Intel/AG6xx
    that it is needed to check for Intel default address. In addition it is
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Intel uncore driver modular.
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    1GbE Intel Wired LAN Driver Updates 2016-02-24
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4231
     "This is a bit larger than Id like, but I asked the Intel guys to pull
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
Author: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
        On a Intel Broadwell machine:
    igb: Fix VLAN tag stripping on Intel i350
    I compared that to the latest Intel igb-5.3.3.5 driver from
    available on the next Intel platform (KabeLake).
    Bluetooth: hci_uart: Add Intel/AG6xx support
    ASoC: Intel: boards: Remove WoV sink in nau88125_max98357a machine
    ASoC: Intel: boards: Remove WoV sink in nau88125_ssm4567 machine
    ASoC: Intel: boards: Remove WoV sink in skl_rt286
    ASoC: Intel: boards: Add IV feedback route for nau88l25_ssm4567 machine
    ASoC: Intel: boards: Enable HDMI and DP on SKL nau88l25_max98357 machine
    ASoC: Intel: boards: Enable HDMI and DP on nau88l2 machine
    ASoC: Intel: boards: Enable HDMI and DP on skl_rt286 machine
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-7362
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5733
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6122
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6763
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6476
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5829
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6040
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6010
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2675
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6003
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6218
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5875
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5874
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6002
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5396
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5396
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6045
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5734
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2675
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5396
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5540
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2456
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2456
    vfio/pci: Intel IGD host and LCP bridge config space access
    vfio/pci: Intel IGD OpRegion support
    providing read-only access to the OpRegion for Intel graphics devices.
      i2c: i801: Adding Intel Lewisburg support for iTCO
    The Intel HW team also confirmed that this is needed for SKL.
    ASoC: Intel: Skylake: remove bogus comparison of an array with NULL
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2456
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2456
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2456
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5304
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5151
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3498
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-1422
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2745
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3679
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3679
    to reference Intel TH controller descriptor structure.
    Intel TH implements a scratchpad register to indicate to the firmware
    example, Intel XL710/X710 hardware supports per queue interrupt
    A rather large batch of fixes here, almost all in the Intel driver.
    40GbE Intel Wired LAN Driver Updates 2016-02-19
    ASoC: Intel: Skylake: Add HDMI FE and BE cpu dais
    ASoC: Intel: Skylake: Add i915 enabling in skl probe
    ASoC: Intel: Skylake: Fix possible memory corruption in codec dai dma params
    ASoC: Intel: Skylake: Generate topology name for NHLT table header
    ASoC: Intel: Skylake: fix pointer scaling
    As far as I can tell it was only used in an Intel demo board in 2009
    On Intel platform, if !dyn_pcm_assign, spec->pcm_rec[].jack is not
    On all of the other Intel drivers we place checksum close to TSO as they
    40GbE Intel Wired LAN Driver Updates 2016-02-18
    Adding Intel Lewisburg device IDs for SATA
    40GbE Intel Wired LAN Driver Updates 2016-02-17
    i2c: i801: Adding Intel Lewisburg support for iTCO
    Starting from Intel Sunrisepoint (Skylake PCH) the iTCO watchdog
    This patch adds Intel lewisburg SMBus support for iTCO device.
    Fixes: cdc5a3110e7c ("i2c: i801: add Intel Lewisburg device IDs")
    Note: "PK" is how the Intel SDM refers to this bit, so we also
    The Intel Software Developer Manual describes bit 24 in the MCG_CAP
    40GbE Intel Wired LAN Driver Updates 2016-02-17
    - Also good if you could run PSR test cases of Intel-gpu-tools
    There are Intel-gpu-tools test cases that can be helpful to
    - Also good if you could run PSR test cases of Intel-gpu-tools
    There are Intel-gpu-tools test cases that can be helpful to
    40GbE Intel Wired LAN Driver Updates 2016-02-17
    40GbE Intel Wired LAN Driver Updates 2016-02-16
    Start moving the Intel bits.
    1GbE Intel Wired LAN Driver Updates 2016-02-15
    There is an XSAVE state component for Intel Processor Trace (PT).
      drivers/platform/x86/Kconfig:   bool "Intel Isolated Memory Region support"
    By the time request_region is called in the Intel ICH series GPIO
       - sdhci-pci|acpi: Fix card detect race for Intel BXT/APL
      mmc: sdhci-acpi: Fix card detect race for Intel BXT/APL
      mmc: sdhci-pci: Fix card detect race for Intel BXT/APL
      the majority of updates in ASoC are about Intel drivers, and another
      ASoC: Intel: Add module tags for common match module
      ASoC: Intel: Load the atom DPCM driver only
      ASoC: Intel: Create independent acpi match module
      ASoC: Intel: Revert "ASoC: Intel: fix ACPI probe regression with Atom DPCM driver"
      ASoC: Intel: Skylake: Remove autosuspend delay
    A rather large batch of fixes here, almost all in the Intel driver.
    mmc: sdhci-acpi: Fix card detect race for Intel BXT/APL
    Intel BXT/APL use a card detect GPIO however the host controller
    mmc: sdhci-pci: Fix card detect race for Intel BXT/APL
    Intel BXT/APL use a card detect GPIO however the host controller
    Cc: John Harrison <John.C.Harrison@Intel.com>
      ahci: Intel DNV device IDs SATA
    ahci: Intel DNV device IDs SATA
    Adding Intel codename DNV platform device IDs for SATA.
    control the GART (though the GART itself was only ever emulated on Intel
    functionality was introduced in commit 2141c7c5ee67 ("Intel MIC Card
    functionality was introduced in commit f69bcbf3b4c4 ("Intel MIC Host
    VOP functionality to be shared between multiple generations of Intel
    spi: pxa2xx: Add support for both chip selects on Intel Braswell
    Intel Braswell LPSS SPI controller actually has two chip selects and there
    Some Intel LPSS SPI controllers, like the one in Braswell has these bits in
    example, modern Intel CPUs in server platform use this method to
    single socket machine 8-core machine with Intel i7-3770 processors.
    List of pre-retina MBPs with dual GPUs, one of them Intel:
    ASoC: Intel: Skylake: Fill BE blob with default params
    ASoC: Intel: Skylake: Add shutdown callback
    ASoC: Intel: Skylake: Allow module parameter set after bind
    ASoC: Intel: Skylake: Add MCLK configuration
    ASoC: Intel: Skylake: Add skl_tplg_be_get_cpr_module() helper
    ASoC: Intel: Skylake: Get node id using helper
    ASoC: Intel: Skylake: Update the delay check
    ASoC: Intel: Add module tags for common match module
    ASoC: Intel: Load the atom DPCM driver only
    ASoC: Intel: Create independent acpi match module
    commit 95f098014815 ("ASoC: Intel: Move apci find machine routines")
    ASoC: Intel: Revert "ASoC: Intel: fix ACPI probe regression with Atom DPCM driver"
    This reverts commit dc901a354171 ("ASoC: Intel: fix ACPI probe
        Intel(R) Iris Graphics 540 (Skylake GT3e)
        Intel(R) Iris Graphics 550 (Skylake GT3e)
    This adds Intel(R) Trace Hub PCI ID for Broxton SOC.
    This adds Intel(R) Trace Hub PCI ID for Apollo Lake SOC.
    Clean up comments by deleting numbering and terms internal to Intel.
    For Intel SKL platform the ME device can inform the host via
    For Intel Broadwell and newer platforms, the ME device can inform
      usb: xhci: apply XHCI_PME_STUCK_QUIRK to Intel Broxton-M platforms
    40GbE Intel Wired LAN Driver Updates 2016-02-03
      (Intel SoCs) driver fixup and a cleanup of the ACPI CPPC core code.
       - New MCH size workaround quirk for Intel Haswell-ULT (Josh Boyer).
       - Fixup for the ACPI driver for Intel SoCs (acpi-lpss) to set the PM
      PNP: Add Haswell-ULT to Intel MCH size workaround
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
      PNP: Add Haswell-ULT to Intel MCH size workaround
    ASoC: Intel: Skylake: Remove autosuspend delay
    ASoC: Intel: Skylake: Fix stereo DMIC record
    ASoC: Intel: Skylake: Add missing PRE/POST_PMU handlers for vmixer
    ASoC: Intel: Skylake: Fix bind of source with multiple sinks
    ASoC: Intel: Skylake: Fix not to stop sink pipe in pga pmd event
    ASoC: Intel: Skylake: Fix the module state check condition
    ASoC: Intel: Skylake: Fix return of skl_get_queue_index
    ASoC: Intel: Skylake: Fix pipe memory allocation leak
    ASoC: Intel: Skylake: Fix mcps freeup after module unbind failure
    ASoC: Intel: Skylake: Fix delay wrap condition
    ASoC: Intel: Skylake: Fix the memory overwrite of tlv buffer
    completion but it does not seems to have effect at least on Intel
       with a very specific combination: Machine with Intel PT (e.g. Broadwell),
       Intel PT data using 'perf script' and when exiting 'perf report' (Adrian Hunter)
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5844
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5396
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5814
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6485
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6245
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6245
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3882
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2914
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3963
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2914
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5396
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4199
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4993
    usb: xhci: apply XHCI_PME_STUCK_QUIRK to Intel Broxton-M platforms
    Intel Broxton M was verifed to require XHCI_PME_STUCK_QUIRK quirk as well.
    in some Intel SoC chips.  With this quirk applied, SSIC port is set
    for PME stuck issues in Intel xhci") and commit abce329c27b3 ("xhci:
    Workaround to get D3 working in Intel xHCI") share a single quirk bit
    Commit abce329c27b3 ("xhci: Workaround to get D3 working in Intel xHCI")
    some Intel SoCs. This commit only handled one SSIC port, while there
    PNP: Add Haswell-ULT to Intel MCH size workaround
    00:00.0 Host bridge [0600]: Intel Corporation Haswell-ULT DRAM Controller [8086:0a04] (rev 0b)
    ASoC: Intel: Atom: fix regression on compress DAI
    ("ASoC: Intel: Atom: clean-up compressed DAI definition")
    Intel PT attempts to find the sched:sched_switch tracepoint but that seg
    a machine with Intel PT (e.g. Broadwell) for non-priviledged users.
      serial: 8250_pci: Add Intel Broadwell ports
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
       - Two patches for the AMD and Intel IOMMU drivers to fix alias
      iommu/vt-d: Fix link to Intel IOMMU Specification
    serial: 8250_pci: Add Intel Broadwell ports
    Some recent (early 2015) macbooks have Intel Broadwell where LPSS UARTs are
    used on Intel Baytrail so we can reuse the existing Baytrail setup code.
    iommu/vt-d: Fix link to Intel IOMMU Specification
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    The comment about wmb being non-NOP to deal with non-Intel CPUs
    regular Intel CPUs because of weird use-cases e.g. dealing with
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Hardware name: Intel Corporation Skylake Client platform/Skylake Y LPDDR3 RVP3, BIOS SKLSE2R1.R00.B104.B00.1511030553 11/03/2015
    The binding policy (use Intel platform as example) is:
       on Intel platform, if DP MST is enabled, 5 PCMs will be created.
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Fixes: 035827e9f2bd ("perf tests: Add Intel CQM test")
    Intel Wired LAN Driver Updates 2016-01-25
    The mentioned flag fixes a warning on Intel Edison board since one of the I2C
    [mchehab@osg.samsung.com: Tested on Intel NUC NUC5i7RYB with BIOS
    ASoC: Intel: Use acpi_dev_present()
    For Intel 7260 modem, it is needed for host side to send zero
       - Add Broxton support for Intel processor thermal reporting device
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
       - A number of bug fixes for the Intel qat driver"
    ASoC: Intel: Skylake: Fix memory leak
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
      Intel VMD host bridge driver:
       - Add driver for Intel Volume Management Device (VMD) (Keith Busch)
      x86/PCI: Add driver for Intel Volume Management Device (VMD)
    Currently, gdb does that for allocating AUX buffers for Intel PT traces.
    sg (some implementations of Intel PT, for instance) is limited to only
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    perf/x86: add Intel SkyLake uncore IMC PMU support
    This patch enables the uncore_imc PMU for Intel
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Currently HD-audio driver on Intel Skylake or Broxteon gives an error
    isn't any serious error on a system without Intel graphics.  Indeed
    Hardware name: Intel Corporation Skylake Client platform/Skylake Y LPDDR3 RVP3, BIOS SKLSE2R1.R00.B104.B00.1511030553 11/03/2015
       - Add Intel Telemetry Debugfs interfaces
       - Add Intel telemetry platform device
       - Add Intel telemetry platform driver
       - Add Intel Telemetry Core Driver
       - add Intel P-Unit mailbox IPC driver
      platform:x86: Add Intel Telemetry Debugfs interfaces
      platform:x86: Add Intel telemetry platform device
      platform:x86: Add Intel telemetry platform driver
      platform/x86: Add Intel Telemetry Core Driver
      platform:x86: add Intel P-Unit mailbox IPC driver
    platform:x86: Add Intel Telemetry Debugfs interfaces
    platform:x86: Add Intel telemetry platform device
    platform:x86: Add Intel telemetry platform driver
    platform/x86: Add Intel Telemetry Core Driver
    Intel PM Telemetry is a software mechanism via which various SoC
    platform:x86: add Intel P-Unit mailbox IPC driver
    This driver provides support for P-Unit mailbox IPC on Intel platforms.
    Thanks to Intel's kbuild test robot
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Intel Tangier SoC is known to have 64-bit dual core CPU. Enable
    The kernel has been tested on Intel Edison board:
            vendor_id       : GenuineIntel
            model name      : Genuine Intel(R) CPU   4000  @  500MHz
      to bunch of updates for still ongoing Intel Skylake support and
       - A pile of changes for Intel SkyLake drivers which hopefully deliver
      Vendor ID:             GenuineIntel
      x86/PCI: Add driver for Intel Volume Management Device (VMD)
    x86/PCI: Add driver for Intel Volume Management Device (VMD)
    The Intel Volume Management Device (VMD) is a Root Complex Integrated
    The Intel Volume Management Device (VMD) supports 32-bit domain numbers.
    The Intel Volume Management Device (VMD) is a PCIe endpoint that acts as a
    irqdomains, but that's not true for the new Intel VMD devices.  Relax
       - Fix the long-standing issue with the DMA controller on Intel SoCs
         the ACPI driver for Intel SoCs (acpi-lpss) after previous attempts
      Revert "dmaengine: dw: platform: provide platform data for Intel"
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Reference: Intel Software Developer's Manual Vol. 3A
         Intel VMD technology without introducing a locking nightmare
         suspend/resume, to make certain Intel systems work better
      x86/tboot: Update maintainer list for Intel TXT
      PNP: Add Broadwell to Intel MCH size workaround
      Revert "dmaengine: dw: platform: provide platform data for Intel"
      x86/mce: Make usable address checks Intel-only
       - Intel Knights Landing support.  (Harish Chegondi)
       - Intel Broadwell-EP uncore PMU support.  (Kan Liang)
       - Enable cycles:pp on Intel Atom.  (Stephane Eranian)
       - Intel PT enhancements.  (Takao Indoh)
     - Large sets driver updates from Cirrus, Intel (mainly more Skylake
     - A pile of changes for Intel SkyLake drivers which hopefully deliver
    ASoC: Intel: Skylake: Add Resume capability in PCM info.
    ASoC: Intel: Skylake: Reconfigure Link stream on suspend/resume
    ASoC: Intel: Skylake: Add DMA resume position in Trigger resume/suspend
    ASoC: Intel: Skylake: enable interrupt as wake source in active suspend
    ASoC: Intel: Skylake: manage link power in active suspend
    ASoC: Intel: Skylake: Use CGCTL.MISCBDCGE for Phrase detection notification
    ASoC: Intel: Skylake: fix reset controller sequencing
    Mitac microcode differs from Intel microcode. One key difference
      ASoC: Intel: Skylake: Fix the memory leak
      ASoC: Intel: Skylake: Revert previous broken fix memory leak fix
    10GbE Intel Wired LAN Driver Updates 2016-01-08
    40GbE Intel Wired LAN Driver Updates 2016-01-08
    Revert "dmaengine: dw: platform: provide platform data for Intel"
    behaviour is reproduced on some HP laptops based on Intel BayTrail [3,4] as
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
      https://software.intel.com/sites/default/files/managed/15/8d/IntelXeonPhi%E2%84%A2x200ProcessorPerformanceMonitoringReferenceManual_Volume1_Registers_v0%206.pdf
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    perf/x86/intel: Add perf core PMU support for Intel Knights Landing
      https://software.intel.com/sites/default/files/managed/15/8d/IntelXeonPhi%E2%84%A2x200ProcessorPerformanceMonitoringReferenceManual_Volume1_Registers_v0%206.pdf
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    perf/x86: Enable cycles:pp for Intel Atom
    This patch updates the PEBS support for Intel Atom to provide
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    perf/x86: fix PEBS issues on Intel Atom/Core2
    This patch fixes broken PEBS support on Intel Atom and Core2
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    perf/x86: Fix LBR related crashes on Intel Atom
    This patches fixes the LBR kernel crashes on Intel Atom.
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
      [ 2338.911610] Hardware name: Intel Corporation S2600GZ/S2600GZ, BIOS SE5C600.86B.02.02.0002.122320131210 12/23/2013
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    ASoC: Intel: Atom: Add support for HP ElitePad 1000 G2
    ASoC: Intel: Atom: add support for RT5642
    ASoC: Intel: bytcr_rt5640: fixup DAI codec_name with HID
    ASoC: Intel: add bytct-rt5651 machine driver
    ASoC: Intel: fix ACPI probe regression with Atom DPCM driver
    "ASoC: Intel: Move apci find machine routines"
    ASoC: Intel: bytcr-rt5640: enable ASRC
    ASoC: Intel: Skylake: Fix the memory leak
    ASoC: Intel: Skylake: Revert previous broken fix memory leak fix
    This reverts commit 87b5ed8ecb9fe05a696e1c0b53c7a49ea66432c1 ("ASoC: Intel:
    [   66.778869] Hardware name: Intel Corporation Skylake Client platform
    PNP: Add Broadwell to Intel MCH size workaround
    Work around BIOS defects in Intel MCH area reporting").
      00:00.0 Host bridge: Intel Corporation Broadwell-U Host Bridge -OPI (rev 09)
    10GbE Intel Wired LAN Driver Updates 2015-12-29
       - Fix a performance issue in NVMe.  Some devices (Intel Pxxxx) expose
     - A pile of changes for Intel SkyLake drivers which hopefully deliver
     - A pile of changes for Intel SkyLake drivers which hopefully deliver
    ASoC: Intel: add NULL test
    100GbE Intel Wired LAN Driver Updates 2015-12-22
    that some Intel controllers actually require 8-byte alignment
    mmc: sdhci-pci: Do not default to 33 Ohm driver strength for Intel SPT
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2675
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2675
    staging: lustre: update Intel copyright messages 2015
    Update copyright messages in files modified by Intel employees
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-7243
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5829
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2489
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    iwlwifi: change the Intel Wireless email address
     - Driver fixes for Freescale i.MX7D, Intel, Broadcom 2835
    ASoC: Intel: Atom: flip logic for gain Switch
    ASoC: Intel: Atom: clean-up compressed DAI definition
    ASoC: Intel: Atom: add 24-bit support for media playback and capture
    ASoC: Intel: boards: add DEEP_BUFFER support for BYT/CHT/BSW
    ASoc: Intel: Atom: add deep buffer definitions for atom platforms
    ASoC: Intel: tag byt-rt5640 machine driver as deprecated
    ASoC: Intel: boards: merge DMI-based quirks in bytcr-rt5640 driver
    ASoC: Intel: boards: start merging byt-rt5640 drivers
    ASoC: Intel: boards: align pin names between byt-rt5640 drivers
    ASoC: Intel: bytcr_rt5640: set SSP to I2S mode 2ch
    Intel's MCA implementation broadcasts MCEs to all CPUs on the
     "Two similar fixes for the Intel and AMD IOMMU drivers to add proper
    ASoC: Intel: Skylake: Fix to set pipe state to invalid when deleting
    ASoC: Intel: Skylake: Clear stream registers before stream setup
    ASoc: Intel: boards: Add HDMI/DP links for nau88l25_ssm4567 machine
    ASoc: Intel: boards: Add WOV as sink for nau88l25_ssm4567 machine
    ASoc: Intel: boards: update constraints for nau88l25_ssm4567 machine
    ASoc: Intel: boards: update ignore suspend for nau88l25_ssm4567 machine
    ASoc: Intel: boards: fix dapm map of nau88l25_ssm4567 machine
    ASoC: Intel: Skylake: Add Nuvoton Maxim machine driver
    ASoC: Intel: Add Nuvoton+Maxim machine driver entry
    [  517.448384] Hardware name: Intel Corporation PURLEY/PURLEY, BIOS PLYDCRB1.86B.0055.D14.1509221924 09/22/2015
    to Trackpoint, IntelliMouse Explorer, IntelliMouse, and bare PS/2 protocol,
    IntelliMouse [Explorer]. Given that Cypress devices only have issue with
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    ASoC: Intel: Skylake: pointer math issue
    Fixes: 140adfba5280 ('ASoC: Intel: Skylake: Add tlv byte kcontrols')
    ASoC: Intel: Skylake: Fix a couple signedness bugs
      [ 5311.689343] Hardware name: Intel Corporation S2600WT2/S2600WT2, BIOS SE5C610.86B.01.01.0008.021120151325 02/11/2015
    Cc: Yang Zhang <yang.z.zhang@Intel.com>
    Setting of PWM_SW_UPDATE is bit different in Intel Broxton compared to the
    Starting from Intel Broxton it seems that we must set PWM_SW_UPDATE only
    make the driver work with the previous generation Intel SoCs and Broxton.
    ASoC: Intel: sst: fix sst_memcpy32 wrong with non-4x bytes issue
    drm/i915: Add Intel opregion mailbox 5 structure
    1GbE Intel Wired LAN Driver Updates 2015-12-14
    Reported-and-Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Intel Atom processors seem to have a problem at recording when
    Cc: John Harrison <John.C.Harrison@Intel.com>
    [    0.306619] Hardware name: Intel Corporation Skylake Client platform/Skylake Y LPDDR3 RVP3, BIOS SKLSE2R1.R00.B104.B01.1511110114 11/11/2015
    ASoC: Intel: sst: fix the IRQ locked issue
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    100GbE Intel Wired LAN Driver Updates 2015-12-13
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    1GbE Intel Wired LAN Driver Updates 2015-12-12
    Lewisburg Platform Controller Hub (PCH) chipset from Intel.
    40GbE Intel Wired LAN Driver Updates 2015-12-12
    08:00.0 Ethernet controller: Intel Corporation I210 Gigabit Network Connection (rev 03)
    [  863.020315] igb: Intel(R) Gigabit Ethernet Network Driver - version 5.2.18-k
    [  863.020316] igb: Copyright (c) 2007-2014 Intel Corporation.
    [  863.062090] igb 0000:08:00.0: Intel(R) Gigabit Ethernet Network Connection
    10GbE Intel Wired LAN Driver Updates 2015-12-12
    On an hardware shared I2C bus (certain Intel Baytrail SoC platforms) the
    Intel RAPL initialized on several systems where the BIOS lock bit (msr
    variable locked, and now the Intel RAPL driver outputs the warning:
      HD-audio fixes (noise fixes for Intel Broxton chip and a few Thinkpad
    modified to use the audio component for the dedicated Intel chips.
    Due to the recent change, HDA controller driver for Intel PCH tries to
    for old Intel PCHs, but adds the binding in HDMI/DP codec driver
    Bluetooth: btintel: Create common Intel Version Read function
    The Intel Version Read command is used to retrieve information
    about hardware and firmware version/revision of Intel Bluetooth
    controllers. This is an Intel generic command used in USB and
    Older Intel controllers need to enter manufacturing mode to perform
    Recently the application of i915 binding was widened to more Intel
    Fixes: 6603249dcdbb ('ALSA: hda - Enable audio component for old Intel PCH devices')
    for old Intel PCH devices] enabled the i915 binding for HDMI/DP on old
    Intel PCHs.  But many boards are without HDMI/DP, and they actually
    Fixes: 6603249dcdbb ('ALSA: hda - Enable audio component for old Intel PCH devices')
    Intel SoCs. Remove duplication of corresponding constants. At the same time
      ahci: Add Device ID for Intel Sunrise Point PCH
    ASoC: Intel: Skylake: Update ignore suspend for rt286 machine
    ASoC: Intel: Skylake: Add support for active suspend
    ASoC: Intel: Skylake: Fix the dapm machine map
    ASoC: Intel: Skylake: add wov as int sink
    ASoC: Intel: Skylake: Add dai link for DMIC capture
    ASoC: Intel: Skylake: read params from DSP if module is on
    ASoC: Intel: Skylake: add LARGE_CONFIG_GET IPC support
    ASoC: Intel: Skylake: update mailbox uplink window offset and size
    ASoC: Intel: Skylake: Fix module init data correctly
    ASoC: Intel: Skylake: Add support for Mic Select module
    ASoC: Intel: Skylake: Add memory pages to widget data.
    ASoC: Intel: Skylake: Add support for Loadable modules
    Intel skylake platforms, and all of them have the codec alc293 on
    v2: move Intel specific code to hda_intel.c
    Intel Skylake the LPSS I2C pad circuit has internal delays that require
    SDA hold time of 230 ns to all Intel Skylake host controllers. This still
    properties. For example, in case of Intel LPSS drivers we may provide a
    100GbE Intel Wired LAN Driver Updates 2015-12-05
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    The Intel Ethernet Switch FM10000 Host Interface interrupt throttle
    Intel Wired LAN Driver Updates 2015-12-03
       "kbuild test robot" from Intel
    Add Skylake Intel Graphics GT4 PCI IDs
      ASoC: Intel: Skylake: fix memory leak
      ASoC: Intel: Skylake: Add I2C depends for SKL machine
    My recent Intel box is spewing these messages:
    Tested on my Intel box.
    ALSA: hda - Enable audio component for old Intel PCH devices
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    x86/tboot: Update maintainer list for Intel TXT
    Update maintainer list for Intel TXT
    MAINTAINERS: Update Intel Wired LAN reviewers
    for Intel, remove him from the list of reviewers and add Bruce
    40GbE Intel Wired LAN Driver Updates 2015-12-03
    Intel Wired LAN Driver Updates 2015-12-03
    Add support for Intel DS4 depth camera in uvc driver.
            Because Intel hardware is the only hardware that supports header/data
    Intel Wired LAN Driver Updates 2015-12-01
    ASoC: Intel: Skylake: Add tlv byte kcontrols
    ASoC: Intel: Skylake: Add support to configure module params
    ASoC: Intel: Skylake: Add helper routine to handle Algo parameter
    ASoC: Intel: Skylake: Add helper routines to handle module params
    ASoC: Intel: Skylake: Update DMIC DAIs and capabilities
    iwlwifi: change the Intel Wireless email address
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    When I connect an Intel SSD to SATA SIL controller (PCI ID 1095:3114), any
    The QEMU NVMe implementation uses Intel vendor, Intel device id, and the
    Instead of using the Intel specific, use a preallocated from CNEX Labs
       - Intel Broxton HDMI/DP PCI IDs and relevant quirks
      ALSA: hda - add PCI IDs for Intel Broxton
    The recent addition of ELD notifier for Intel HDMI/DP codec may lead
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Intel Wired LAN Driver Updates 2015-11-25
    ASoC: Intel: Skylake: Move up pipe mem free
    ASoC: Intel: Skylake: Poll CLDMA RUN bit when set
    ASoC: Intel: Skylake: Update pcm capability
    ASoC: Intel: Skylake: Fix to update bit depth for module params
    ASoC: Intel: Skylake: Reconfigure HDA stream register in prepare/resume
    Cc: Yang Zhang <yang.z.zhang@Intel.com>
     (1) According to Intel SDM Vol 3, Section "INVVPID - Invalidate
    Hardware name: Intel Corporation SandyBridge Platform/To be filled by O.E.M., BIOS ASNBCPT1.86C.0031.B00.1006301607 06/30/2010
    ASoC: Intel: sst: only select sst-firmware when DW DMAC is built-in
    The previous commit ef3e199a49c8 ("ASoC: Intel: sst: only use
    Intel Wired LAN Driver Updates 2015-11-23
    mfd: lpc_ich: Intel device IDs for PCH
    Adding Intel codename Lewisburg platform device IDs for PCH.
    is reserved on Intel and on AMD it is 32-bit SYSCALL Target EIP.
    I'd strongly guess because Intel doesn't have SYSCALL in
       STAR[31:0] and write it back unchanged on Intel and write 0 on AMD. I
       guess the current writing to 0 is still ok since Intel can apparently
    x86/mce: Make usable address checks Intel-only
    are Intel-only. Make them so.
    I have a Intel (6,63) processor with a "marketing" frequency (from
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    ASoC: Intel: Skylake: fix memory leak
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    perf, x86: Stop Intel PT before kdump starts
    This patch stops Intel PT logging and saves its registers in memory
    before kdump is started. This feature is needed to prevent Intel PT from
    find the last position where Intel PT wrote data.
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    perf/x86/intel/pt: Add interface to stop Intel PT logging
    This patch add a function for external components to stop Intel PT.
    called, the intel_pt driver disables Intel PT and saves its registers
    This function stops Intel PT on the CPU where it is working, therefore
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
      xhci: Workaround to get Intel xHCI reset working more reliably
    ASoC: Intel: Skylake: Fix test of a field address
    ASoC: Intel: pass correct parameter in sst_alloc_stream_mrfld()
    Fixes: 3d9ff34622ba ('ASoC: Intel: sst: add stream operations')
      i2c: i801: add Intel Lewisburg device IDs
    ASoC: Intel: Skylake: Update the rtd query
    Commit 8b136baa5892 ("spi: pxa2xx: Detect number of enabled Intel LPSS SPI
    again for Intel LPSS SPI host controllers before checking number of chip
      Revert "Documentation: kernel_parameters for Intel P state driver"
    i2c: i801: add Intel Lewisburg device IDs
    Adding Intel codename Lewisburg platform device IDs for SMBus.
      Revert "Documentation: kernel_parameters for Intel P state driver"
    ALSA: hda - add PCI IDs for Intel Broxton
    Add HD Audio Device PCI ID for the Intel Broxton platform.
    It is an HDA Intel PCH controller.
    [  487.777620] Hardware name: Intel Corporation BRICKLAND/BRICKLAND, BIOS BRHSXSD1.86B.0059.R00.1501081238 01/08/2015
    Revert "Documentation: kernel_parameters for Intel P state driver"
    Revert commit 053f56def57b (Documentation: kernel_parameters for Intel P
    ASoC: Intel: Skylake: Add pm ops for skl_rt286 machine
    ASoC: Intel: Skylake: Constrain the audio devices
    ASoC: Intel: Skylake: Fix null ptr dereferenced in skl_tplg_bind_sinks
    ASoC: Intel: Skylake: Fix CLDMA buffer wrap case
    ASoC: Intel: Skylake: Reset the DSP when set D3 fails
    ASoC: Intel: Skylake: Fix cleanup of dma buffer
    ASoC: Intel: Skylake: Remove redundant init in resume
    ASoC: Intel: Skylake: Don't enable WAKEENABLE on suspend
    ASoC: Intel: Skylake: remove pm_runtime_get/put calls
    ASoC: Intel: Skylake: add adi + nau8825 machine driver entry
    ASoC: Intel: Skylake: Adding nau88l25+ssm4567 machine driver
    ASoC: Intel: Skylake: Add support for SSP1 BE cpu dai
    ASoC: Intel: Skylake: Add I2C depends for SKL machine
    xhci: Workaround to get Intel xHCI reset working more reliably
    Existing Intel xHCI controllers require a delay of 1 mS,
    ASoC: Intel: Skylake: Add I2C depends for SKL machine
    thing here is support for Intel Broxton SoC on dwc3,
    ASoC: Intel: constify sst_block_ops structures
    ahci: Add Device ID for Intel Sunrise Point PCH
    This patch adds missing AHCI RAID SATA Device IDs for the Intel Sunrise
    usb: dwc3: pci: add support for Intel Broxton SOC
    ASoC: Intel: Skylake: Use the fw name from ACPI mach table
    ASoC: Intel: add fw name to common dsp context
    ASoC: Intel: Skylake: Fix skl machine driver creation
    ASoC: Intel: Atom: move atom driver to common acpi match
    ASoC: Intel: Move apci find machine routines
    ASoC: Intel: Skylake: Fix resource cleanup on teardown
    ASoC: Intel: Skylake: Fix substream dereference before check
    ASoC: Intel: Skylake: Fix to cleanup if skl_sst_dsp_init fails
    ASoC: Intel: Skylake: fix typo in sizeof
    ASoC: Intel: Skylake: Fix the SSP0 Fmt fixup to 24 bit
    ASoC: Intel: Skylake: Fix PM behaviour
    ASoC: Intel: Skylake: Fix to remove channel_map calculation
    ASoC: Intel: Skylake: Ignore rate check for DMIC link
    ASoC: Intel: Skylake: Add support for module GUIDs
    ASoC: Intel: Skylake: Update the topology interface structure
    ASoC: Intel: Skylake: Add multiple pin formats
    ASoC: Intel: Skylake: Fix to remove be copier widget power check
    ASoC: Intel: Skylake: Fix DSP pipe underrun/overrun issue
    ASoC: Intel: Skylake: Add support for virtual dsp widgets
    ASoC: Intel: Skylake: use module_pin info for unbind
    ASoC: Intel: Skylake: Fix bit depth when querying the NHLT blob
    ASoC: Intel: Skylake: Fix support for multiple pins in a module
    ASoC: Intel: Skylake: Fix to ignore blob check if link type is HDA
    ASoC: Intel: Skylake: Fix to ignore codec_mask check in probe
    ASoC: Intel: Skylake: Fix to add 32 bit in update FE params
    ASoC: Intel: Skylake: Fix not to ignore return value in be hw_params
    ASoC: Intel: Skylake: Fix to correct check for non DSP widget
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3427
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3055
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6146
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6204
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6507
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4629
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5829
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4362
      reigster_chrdev(), HD-audio HDMI/DP phantom jack fix, Intel Broxton DP
      pwm: lpss: Add more Intel Broxton IDs
      pwm: lpss: Support all four PWMs on Intel Broxton
      i2c: i801: Document Intel DNV and Broxton
      i2c: i801: Add support for Intel Broxton
      i2c: i801: Add support for Intel DNV
     - Most of the support for Intel Sky Lake systems.
      dmaengine: dw: some Intel devices has no memcpy support
      dmaengine: dw: platform: provide platform data for Intel
      desk for a few days, and I've had to encourage Intel to try harder,
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
       - Intel Skylake Win8 precision touchpads support fixes/improvements
    Cc: "Peter Zijlstra (Intel)" <peterz@infradead.org>
    The Intel Merrifield SoC is a successor of the Intel MID line of
       - Intel Lewisburg controller support
       - More updates for supporting Intel Sky Lake systems
      ALSA: hda - Add Intel Lewisburg device IDs Audio
      mfd: lpss: Add Intel Broxton PCI IDs
    pwm: lpss: Add more Intel Broxton IDs
    Add more Intel Broxton ACPI and PCI IDs to the driver supported devices
    pwm: lpss: Support all four PWMs on Intel Broxton
    Intel Broxton has similar PWM than Intel Braswell but instead of one it has
    New Intel SoCs such as Broxton will have four PWMs per PCI (or ACPI)
    There is a chip connected to i2c bus on Intel Galileo Gen2 board. Enable it via
       - Better RMRR handling for the Intel VT-d driver
     "This adds "Shared Virtual Memory" (aka PASID support) for the Intel
      ahci: add new Intel device IDs
       - Updates to pxa2xx to support Intel Broxton and multiple chip selects.
      spi: pxa2xx: Add support for Intel Broxton
      spi: pxa2xx: Detect number of enabled Intel LPSS SPI chip select signals
      spi: pxa2xx: Add output control for multiple Intel LPSS chip selects
      spi: pxa2xx: Use LPSS prefix for defines that are Intel LPSS specific
    ALSA: hda - Add Intel Lewisburg device IDs Audio
    Adding Intel codename Lewisburg platform device IDs for audio.
      serial: 8250_pci: Intel MID UART support to its own driver
       - Intel Broxton support for the RAPL (Running Average Power Limits)
       - Add Intel SHA Extension optimised SHA1 and SHA256
     "Misc updates to the Intel MID and SGI UV platforms"
       - Intel DS and BTS updates.  (Alexander Shishkin)
       - Intel cstate PMU support.  (Kan Liang)
      Intel PT hardware tracing enhancements:
         the case of Intel PT that is the same as a period of 1 and a unit
       - Fix potential infinite loop when handling Intel PT timestamps.
       - Slighly improve Intel PT debug logging.  (Adrian Hunter)
    ahci: add new Intel device IDs
    Adding Intel codename Lewisburg platform device IDs for SATA.
       - Intel Broxton SoC subdriver
      pinctrl: intel: Add Intel Broxton pin controller support
       - sdhci-pci: Support for new Intel host controllers
       - sdhci-acpi: Support for new Intel host controllers"
      mmc: sdhci-acpi: Add more ACPI HIDs for Intel controllers
      mmc: sdhci-pci: Add more PCI IDs for Intel controllers
      Documentation: kernel_parameters for Intel P state driver
    dmaengine: dw: some Intel devices has no memcpy support
    future. Besides that Intel BayTrail and Braswell users should not try this
    dmaengine: dw: platform: provide platform data for Intel
    Provide platform data explicitly for Intel SoCs where dw_dmac is enumerated by
    mfd: lpss: Add Intel Broxton PCI IDs
    Intel Broxton has the same LPSS block than Intel Sunrisepoint so add
    Intel Broxton has the same LPSS block than Intel Sunrisepoint so add
    Fixes: 2ddd2086ea9c ('mfd: add Intel Broxton Whiskey Cove PMIC driver')
    mfd: add Intel Broxton Whiskey Cove PMIC driver
    Add MFD core driver for Intel Broxton Whiskey Cove PMIC,
    IRQ control registers of Intel Broxton Whisky Cove PMIC are
    - A new driver for Intel's Fields Peak NCI chipset. In order to
    spi: pxa2xx: Add support for Intel Broxton
    LPSS SPI in Intel Broxton is otherwise the same than in Intel Sunrisepoint
    spi: pxa2xx: Detect number of enabled Intel LPSS SPI chip select signals
    Intel LPSS SPI host controllers tell in register bits 12:9 which chip
    spi: pxa2xx: Add output control for multiple Intel LPSS chip selects
    Intel LPSS SPI host controllers in upcoming Intel platforms can have up
    spi: pxa2xx: Use LPSS prefix for defines that are Intel LPSS specific
    Rename a few defines that are specific to Intel LPSS SPI private
      MAINTAINERS: add link to the Intel Graphics for Linux web site
    Adding WDIOF_MAGICCLOSE to Intel MID watchdog driver. Once the watchdog
    Kabylake is a Intel® Processor containing Intel® HD Graphics
    ("PCI: Add VPD function 0 quirk for Intel Ethernet devices") indicate
    pinctrl: intel: Add Intel Broxton pin controller support
    This driver adds pinctrl/GPIO support for Intel Broxton. The GPIO
    Intel Sunrisepoint so we leverage the core driver here.
    On Intel Broxton the GPIO hardware consists of several chips that all share
    mmc: sdhci-acpi: Add more ACPI HIDs for Intel controllers
    Add ACPI HIDs for Intel host controllers including one
    mmc: sdhci-pci: Add more PCI IDs for Intel controllers
    Add PCI IDs for Intel host controllers
    mmc: sdhci-pci: Add another PCI ID for an Intel eMMC host controller
    Add another PCI ID for an Intel eMMC host controller.
        Name (_DDN, "Intel(R) SD Card Controller - 80860F16")  // _DDN: DOS Dev
    i2c: i801: Document Intel DNV and Broxton
    added Intel DNV and Broxton.
    There is a 24c08 chip connected to i2c bus on Intel Galileo Gen2 board. Enable
    On Intel Galileo Gen2 the GPIO expanders are connected to the i2c bus. For
    On Intel Galileo boards the GPIO expander is connected to i2c bus. Moreover it
    There is at least one board on the market, i.e. Intel Galileo Gen2, that uses
     - Most of the support for Intel Sky Lake systems.
    NFC: Add Intel Fields Peak NFC solution driver
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6210
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6501
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6070
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3527
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6245
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6245
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6245
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-1778
    i2c: i801: Add support for Intel Broxton
    This patch adds the SMBUS PCI ID of Intel Broxton.
    i2c: i801: Add support for Intel DNV
    Intel DNV SoC has the same legacy SMBus host controller than Intel
    There is a 24c08 chip connected to i2c bus on Intel Galileo Gen2 board. Enable
    On Intel Galileo Gen2 the GPIO expanders are connected to the i2c bus. For
    On Intel Galileo boards the GPIO expander is connected to i2c bus. Moreover it
    There is at least one board on the market, i.e. Intel Galileo Gen2, that uses
      ARM: pxa: magician: Fix support for Intel Strata NOR Flash
    ASoC: Intel: Skylake: Add support to topology for module static pin
    ASoC: Intel: Skylake: Fix to set Non gateway copier cfg
    ASoC: Intel: Skylake: Fix to check return value of dsp init
    ASoC: Intel: Skylake: Add support to disable module notifications
    ASoC: Intel: Skylake: Update for ssp node index in copier cfg
    ASoC: Intel: Skylake: Fix to fill all sink/source pipe params
    ASoC: Intel: Skylake: Fix to use correct macros for the path iteration
    ASoC: Intel: Skylake: Remove BE copier blob memcpy
    ASoC: Intel: Skylake: Fix return for pm_runtime_get_sync()
    Intel Wired LAN Driver Updates 2015-10-23
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Intel Wired LAN Driver Updates 2015-10-22
    Upcoming Intel platforms use LPSS SPI_CS_CONTROL register bits 15:12 for
    ASoC: Intel: Skylake: Convert to devm_snd_soc_register_card
    ASoC: Intel: switch from ioremap_cache to memremap
    ASoC: Intel: sst: only use sst-firmware when DW DMAC is available
    Intel VT-d and the AMD IOMMU driver.
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Intel Wired LAN Driver Updates 2015-10-19
    Merge the AMD and Intel sections and generalize the file patterns.
    Bluetooth: btintel: Enable extra Intel vendor events
    The Intel Bluetooth controllers can emit extra vendor specific events in
    Bluetooth: btusb: Set manufacturer for Intel bootloader devices
    For Intel bootloader devices, set the manufacturer information so that
    Bluetooth: btusb: Set early vendor info for Intel and Broadcom
    For the controllers from Intel and Broadcom (including Apple), it is
    For Intel controllers the diagnostics settings are not persistent over
    Bluetooth: btusb: Print information of Intel SfP lock states
    The lock states from Intel SfP controllers can only be read once before
    For Intel controllers with firmware that allows tracing of baseband
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    for Intel x86 processors. When the processor support LBR filtering
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    In the case of perf tools, Intel PT decodes correctly but the timestamps
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    ASoC: Intel: Skylake - Add Skylake RT286 I2S machine driver
    Yang Zhang from Intel confirmed that the manual is wrong and EFER is
    Caused some Intel Core2 processors to time-out when bringing up CPU #1,
    Several Intel(R) Core(TM)2 systems failed to bring up CPU #1 10/10 times
    serial: 8250_pci: Intel MID UART support to its own driver
    Intel MID UART quirks require already quite a bit of code
    in 8250_pci.c. On new Intel platforms where it is used, the
    of Intel MID UART into its own driver. Handling of the
    warnings reported by Intel's Kbuild Test Robot.
    Do the same approach for Intel Quark boards.
    Intel Wired LAN Driver Updates 2015-10-16
    Intel/Sharp Extended Query Table at 0x010A
    Intel/Sharp Extended Query Table at 0x010A
    Intel/Sharp Extended Query Table at 0x010A
    Intel/Sharp Extended Query Table at 0x010A
    Intel/Sharp Extended Query Table at 0x010A
    Intel Wired LAN Driver Updates 2015-10-15
    Documentation: kernel_parameters for Intel P state driver
    control objects in Intel P state driver.
    Use ACPI _PSS to limit the Intel P State turbo, max and min ratios.
    The following logic is used to adjust Intel P state driver limits:
    - If there is no turbo entry in _PSS, then disable Intel P state turbo
    Systems with configurable TDP have multiple max non turbo p state. Intel
       other Intel Xeon processors
    ARM: pxa: magician: Fix support for Intel Strata NOR Flash
    Intel Wired LAN Driver Updates 2015-10-13
    for certain Intel platforms. I believe commit a6e56c28a178
    MAINTAINERS: add link to the Intel Graphics for Linux web site
    Some newer Intel Skylake based Dell laptops with Win8 precision touchpad
    My Intel email address will soon expire. Replace it with my
    Intel Braswell system which has SD-card card detection signal connected to
    Intel Wired LAN Driver Updates 2015-10-08
    ASoC: Intel: Skylake: power down all link in suspend
    ASoC: Intel: Skylake: Correct the runtime handler behaviour
    ASoC: Intel: Skylake: Verify the status bit before handling interrupt
    ASoC: Intel: Skylake: Check CPA bit in DSP core power down
    Intel Wired LAN Driver Updates 2015-10-07
    ASoC: Intel: Skylake: Modify the log level
    ASoC: Intel: Skylake: Initialize NHLT table
    ASoC: Intel: Skylake: Add DSP support and enable it
    ASoC: Intel: Skylake: Initialize and load DSP controls
    ASoC: Intel: Skylake: Add topology core init and handlers
    ASoC: Intel: Skylake: Add FE and BE hw_params handling
    ASoC: Intel: Skylake: add DSP platform widget event handlers
    ASoC: Intel: Skylake: Add module configuration helpers
    ASoC: Intel: Skylake: Add pipe and modules handlers
    ASoC: Intel: use dw_dmac autoconfiguration
    Intel Wired LAN Driver Updates 2015-10-03
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
      0000:ff:10.5 System peripheral: Intel Corporation Xeon E5 v3/Core i7 Scratchpad & Semaphore Registers (rev 03)
      0001:7f:10.5 System peripheral: Intel Corporation Xeon E5 v3/Core i7 Scratchpad & Semaphore Registers (rev 03)
      0001:bf:10.5 System peripheral: Intel Corporation Xeon E5 v3/Core i7 Scratchpad & Semaphore Registers (rev 03)
      0001:ff:10.5 System peripheral: Intel Corporation Xeon E5 v3/Core i7 Scratchpad & Semaphore Registers (rev 03
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    perf/x86: Add Intel cstate PMUs support
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
      - Separate arch specific entries in 'perf test' and add an 'Intel CQM' one
    perf tests: Add Intel CQM test
    Intel CQM code by combining a hardware event and an Intel CQM
    This patch adds a support of the expandes found on Intel Galileo Gen2 board.
    MAINTAINERS: add an entry for Intel(R) Trace Hub
    Add myself as a maintainer for the Intel(R) Trace Hub framework
    Software Trace Hub (STH) is a trace source device in the Intel TH
    Global Trace Hub (GTH) is the central component of Intel TH architecture;
    intel_th: Add pci glue layer for Intel(R) Trace Hub
    This patch adds basic support for PCI-based Intel TH devices. It requests
    region) and calls into Intel TH core code to create the bus with subdevices
    intel_th: Add driver infrastructure for Intel(R) Trace Hub devices
    Intel(R) Trace Hub (TH) is a set of hardware blocks (subdevices) that
    devices are Intel(R) Trace Hub and Coresight STM.
    The COSM driver allows boot, shutdown and reset of Intel MIC devices
    via sysfs. This functionality was previously present in the Intel MIC
    it can be shared between multiple generations of Intel MIC products.
    functionality to be shared between multiple generations of Intel MIC
    Add regmap ibt to support Intel Bluetooth silicon register access
    over HCI. Intel BT/FM combo chip allows to read/write some registers
    Intel Wired LAN Driver Updates 2015-09-30
       synthesizing callchains from Intel PT data. (Adrian Hunter)
      IOVA code available to users other than the Intel VT-d driver, with no
    'struct kvm_kernel_irqfd'. On Intel side, it is used to
    bypassed for some of these scenarios.  Intel Posted Interrupts allow
    Compile tested for Intel x86.
    Compile tested for Intel x86.
      model name    : Intel(R) Core(TM) i7-3667U CPU @ 2.00GHz
        of Intel PT that is the same as a period of 1 and a unit of 'instructions'
      - Fix potential infinite loop when handling Intel PT timestamps. (Adrian Hunter)
      - Slighly improve Intel PT debug logging. (Adrian Hunter)
    Intel Wired LAN Driver Updates 2015-09-28
    are not supported, which they aren't by Intel PT.
    To make autofdo work, add a config option which will cause Intel PT
    Below is an example of using Intel PT with autofdo.  The example is
    also added to the Intel PT documentation.  It requires autofdo
    Note there is currently no advantage to using Intel PT instead of LBR,
    A subsequent patch makes a change to Intel PT also to enable use with
            Record with Intel PT:
    An example of that is when Intel PT records sched_switch events for
    even though the Intel PT decoder may be synthesizing other events that
    by Intel PT in a subsequent patch.
    some cases, for example when using Intel PT cycle accurate mode.
    Processing instruction tracing data (e.g. Intel PT) can synthesize
    In the case of Intel PT that is the same as a period of 1 and
    Fixes: 2a7a0e9bf7b3 ("watchdog: iTCO_wdt: Add support for TCO on Intel Sunrisepoint")
    x86/mce: Don't clear shared banks on Intel when offlining CPUs
    an Intel Secure Guard eXtentions (SGX) system if the attacker
    [    9.732785] Hardware name: Intel Corporation Cannonlake Client platform/Skyla
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
    Intel CPUID on AMD host or vice versa is a weird case, but it can
    check uses the fact that Intel EPT has an X (executable) bit while
    Intel Wired LAN Driver Updates 2015-09-23
    work like Intel HD-audio controller driver does.  Although hovering
    Intel Wired LAN Driver Updates 2015-09-22
    > Sanchez from Intel EMGD, this is not possible.
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
     - Power management and device config improvements for Intel controllers
    crypto: x86/sha - Add build support for Intel SHA Extensions optimized SHA1 and SHA256
    crypto: x86/sha - glue code for Intel SHA extensions optimized SHA1 & SHA256
    This patch adds the glue code to detect and utilize the Intel SHA
    crypto: x86/sha - Intel SHA Extensions optimized SHA256 transform function
    This patch includes the Intel SHA Extensions optimized implementation
    crypto: x86/sha - Intel SHA Extensions optimized SHA1 transform function
    This patch includes the Intel SHA Extensions optimized implementation
    Intel Wired LAN Driver Updates 2015-09-17
    Intel Corporation Device 156c which is the thunderbolt 2 controller on
    ASoC: Intel: Skylake: Remove unused CPU dais
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Intel Wired LAN Driver Updates 2015-09-15
      x86/cpufeatures: Enable cpuid for Intel SHA extensions
    The auxtrace code needed by Intel PT uses the __get_cpuid() gcc builtin,
      config/Makefile:630: Your gcc lacks the __get_cpuid() builtin, disables support for auxtrace/Intel PT, please install a newer gcc
    Controllers like Intel's WilkinsPeak are always fragmenting
    ASoC: Intel: remove unused function
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
      changes to better support events with a PMU cpu mask, leading to Intel PT to
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6325
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6245
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6480
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6770
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6450
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6365
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6794
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5956
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4423
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6636
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6624
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5678
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6415
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6517
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6349
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5757
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6301
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5722
    in the Intel documents (SDM) of the various state components.
    happen to be what the Intel documentation calls a "state
    Commit 03fbf488cece ("spi: pxa2xx: Differentiate Intel LPSS types") caused
    include/linux/pxa2xx_ssp.h even LPSS_SSP was for Intel LPSS SPI devices.
    Fixes: 03fbf488cece ("spi: pxa2xx: Differentiate Intel LPSS types")
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
Author: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Guest can determine whether the CPU supports Intel_PT according to CPUID,
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    -smpboot: CPU0: Intel Core Processor (Broadwell) (fam: 06, model: 47, stepping: 02)
    +smpboot: CPU0: Intel Core Processor (Broadwell) (family: 0x6, model: 0x47, stepping: 0x2)
    ("thermal: Add Intel PCH thermal driver") added support for the intel
     "Two EDAC fixes for Intel systems (Haswell and Ivy Bridge)"
     - add suuport for Intel Skylake and Denlow platforms in powerclamp
      thermal: Add Intel PCH thermal driver
    On Intel Xeon E5405 (8 cores)
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
      back if we can deprecate another one (ehca).  We also put Intel's new
         that manages them in the Intel VT-d driver.  This makes the code
         default domains from the IOMMU core in the Intel VT-d driver.
       - One small new feature: Report domain-id usage in the Intel VT-d
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
      for Intel Skylake.  (Note that SKL support is still underway, the
       - Initial driver support for Intel Skylake devices
       - Extended HD-audio core for Intel Skylake controller support
       - ELD notifier implenetation for Intel HDMI/DP
       - New MFD/ACPI/DMA drivers for Intel's Sunrisepoint PCH based platforms
      handled the conflict with the new Intel integrated IDMA driver by
      order to keep the Intel entries together.  I think it might be a good
       - Intel Cherryview and Baytrail: switch drivers to use raw spinlocks
    use by Intel PT.  If they are available, they will be used in preference
    For information about xsavec, xsaves and xrstors, refer the Intel SDM.
    For information about rdpkru and wrpkru, refer the Intel SDM.
    Intel Architecture Instruction Set Extensions Programing Reference (Oct
    Intel SHA Extensions are explained in the Intel Architecture
      Warning: Intel PT: x86 instruction decoder differs from kernel
    TPS3 is mandatory for downstream devices that support HBR2, and Intel
      perf build: Fix Intel PT instruction decoder dependency problem
    drm/i915: guest i915 notification for Intel GVT-g
    When i915 drivers run inside a VM with Intel GVT-g, some explicit
    They are used for the shadow implementation of PPGTT. Intel GVT-g
    drm/i915: Update PV INFO page definition for Intel GVT-g
    for the guest notification to Intel GVT-g device model. They are used
    When i915 runs inside a VM with Intel GVT-g, we allow execlist mode
    i915 runs inside a virtual machine with Intel GVT-g. With this change,
    The change is needed for vGPU because Intel GVT-g will do page table
    On Intel Baytrail, there is case when interrupt handler get called, no SPI
      - Fix Intel PT instruction decoder dependency problem. (Wang Nan)
    Intel Wired LAN Driver Updates 2015-09-01
       - Intel Atom platform updates.  (Andy Shevchenko)
      x86/platform/iosf_mbi: Add Intel Tangier PCI id
      x86/cpufeature: Add feature bit for Intel's Silicon Debug CPUID bit
    perf build: Fix Intel PT instruction decoder dependency problem
       - x86 Intel PT, LBR and BTS updates.  (Alexander Shishkin)
       - x86 Intel Skylake support.  (Andi Kleen)
       - x86 Intel Knights Landing (KNL) RAPL support.  (Dasaratharaman
       - x86 Intel Broadwell-DE uncore support.  (Kan Liang)
       - Support Intel PT in several tools, enabling the use of the
         processor trace feature introduced in Intel Broadwell processors:
           # [0.188477] Performance Events: PEBS fmt2+, 16-deep LBR, Broadwell events, full-width counters, Intel PMU driver.
       - Add support for using several Intel PT features (CYC, MTC packets),
       - Add Intel BTS support, with a call-graph script to show it and PT
      perf tools: Update Intel PT documentation
      mfd: Add support for Intel Sunrisepoint LPSS devices
      dmaengine: add a driver for Intel integrated DMA 64-bit
       - Add ACS quirks for Intel I219-LM/V (Alex Williamson)
       - Add VPD function 0 quirk for Intel Ethernet devices (Mark Rustad)
       - Remove Intel Cherrytrail D3 delays (Srinidhi Kasagar)
       - new drivers for Freescale MPC5125, Intel Sunrise Point, Mediatek
      Documentation/Intel-IOMMU.txt: Modify definition of DRHD
    and that contain Intel PT or Intel BTS data, on any other architecture,
      be delayed because Intel complained about my reading of the manual"
     - Initial driver support for Intel Skylake devices.
    Intel64 SDM Vol.3 14.9 says that the package domain has it
    Issue happens with BlackBerry 9100 and 9700 with Intel WilkinsPeak
    Bluetooth: hci_intel: Add Intel baudrate configuration support
     - Controller requires a read Intel version command before updating
      - Add support for using several Intel PT features (CYC, MTC packets), the
      - Fix Intel PT 'instructions' sample period. (Adrian Hunter)
    Intel Wired LAN Driver Updates 2015-08-26
    found it on Intel-C3230RK platform. So we add fixup of broken trim
    Intel Cherryview/Braswell pinctrl driver we get:
    The Intel Baytrail pinctrl driver implements irqchip callbacks which are
    [dvhart@linux.intel.com: Formatting corrections in MAINTAINERS and Intel (c)]
    According to "Intel Virtualization Technology for Directed
    perf tools: Update Intel PT documentation
    Update Intel PT documentation to describe new features.
    perf tools: Add Intel PT support for decoding TRACESTOP packets
    A TRACESTOP packet is produced when an Intel PT trace enters a defined
    For details refer to the June 2015 or later Intel 64 and IA-32
    Architectures SDM Chapter 36 Intel Processor Trace.
    perf tools: Add Intel PT support for using CYC packets
    CYC packets are a new Intel PT feature.
    For more information refer to the June 2015 or later Intel 64 and IA-32
    Architectures SDM Chapter 36 Intel Processor Trace.
    perf tools: Add Intel PT support for decoding CYC packets
    For details refer to the June 2015 or later Intel 64 and IA-32
    Architectures SDM Chapter 36 Intel Processor Trace.
    perf tools: Add Intel PT support for using MTC packets
    MTC packets are a new Intel PT feature.
    For more information refer to the June 2015 or later Intel 64 and IA-32
    Architectures SDM Chapter 36 Intel Processor Trace.
    perf tools: Add Intel PT support for decoding MTC packets
    For details refer to the June 2015 or later Intel 64 and IA-32
    Architectures SDM Chapter 36 Intel Processor Trace.
    perf tools: Pass Intel PT information for decoding MTC and CYC
    perf tools: Add new Intel PT packet definitions
    New features have been added to Intel PT which include a number of new
    For details, refer to the June 2015 or later Intel 64 and IA-32
    Architectures SDM Chapter 36 Intel Processor Trace.
    perf tools: Add Intel PT support for PSB periods
    This patch adds support for a new Intel PT feature that allows the
    For more information about PSB periods refer to the Intel 64 and IA-32
    Architectures SDM Chapter 36 Intel Processor Trace from June 2015 or
    perf tools: Fix Intel PT 'instructions' sample period
    Documentation/Intel-IOMMU.txt: Modify definition of DRHD
    According to "Intel Virtualization Technology for Directed I/O" specification,
    Backmerge required for Intel so they can fix their -next tree up properly.
      to be exported. Future drivers like Intel's Fields Peak will
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    x86/cpufeatures: Enable cpuid for Intel SHA extensions
    Add Intel CPUID for Intel Secure Hash Algorithm Extensions. This feature
    Refer to SHA extension programming guide in chapter 8.2 of the Intel
      - Fix Intel PT timestamp handling. (Adrian Hunter)
      - Add Intel BTS support, with a call-graph script to show it and
      An example of using this script with Intel PT:
    perf tools: Add Intel BTS support
    Intel BTS support fits within the new auxtrace infrastructure.  Recording is
    supporting by identifying the Intel BTS PMU, parsing options and setting up
    perf tools: Fix Intel PT timestamp handling
    Intel PT processing wasn't taking that into account.
    This is particularly noticeable with Intel BTS because timestamps are
    Intel Haswell (and later) codec refreshes the widgets tree to expose
    Some codecs like Intel HDMI by default do not show up all the pins, they
    causes powertop on my old desktop powered by Intel Core2 E6550 to
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
    AMD and Intel PMU register initialization and helpers that determine
      - Support Intel PT in several tools, enabling the use of the processor trace
        feature introduced in Intel Broadwell processors: (Adrian Hunter)
             # [0.188477] Performance Events: PEBS fmt2+, 16-deep LBR, Broadwell events, full-width counters, Intel PMU driver.
    Intel Wired LAN Driver Updates 2015-08-18
    Intel Corporation 82576 Gigabit Network Connection [8086:10c9] (rev 01)
    perf tools: Take Intel PT into use
      451 [0.405807] Performance Events: PEBS fmt2+, 16-deep LBR, Broadwell events, full-width counters, Intel PMU driver.
    perf tools: Add Intel PT support
    Add support for Intel Processor Trace.
    Intel PT support fits within the new auxtrace infrastructure.  Recording
    is supporting by identifying the Intel PT PMU, parsing options and
    perf tools: Add Intel PT decoder
    Add support for decoding an Intel Processor Trace.
    Intel PT trace data must be 'decoded' which involves walking the object
    perf tools: Add Intel PT log
    Add a facility to log Intel Processor Trace decoding.  The log is
    perf tools: Add Intel PT instruction decoder
    Add support for decoding instructions for Intel Processor Trace.  The
    instruction and then categorizes it for consumption by an Intel PT
    perf tools: Add Intel PT packet decoder
    Add support for decoding Intel Processor Trace packets.
    perf auxtrace: Add Intel PT as an AUX area tracing type
    Add the Intel Processor Trace type constant PERF_AUXTRACE_INTEL_PT.
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    three display fixes for Intel.
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
      (Intel PT) race related core fix"
    ASoC: Intel: fix runtime pm imbalance on error
    The IOMMU for Intel graphics has historically had many issues resulting
      PCI: Add ACS quirks for Intel I219-LM/V
    There is a hardware issue in Intel Baytrail where concurrent GPIO register
    There is a hardware issue in Intel Braswell/Cherryview where concurrent
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    The Intel build-bot detected a sparse warning with with a patch I posted a
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    perf/x86/intel/pt: Clean up files of Intel Processor Trace
    This patch just cleans up some files of Intel Processor Trace, does not
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    [   21.045745] Hardware name: Intel Corporation BRICKLAND/BRICKLAND, BIOS BRHSXSD1.86B.0066.R00.1506021730 06/02/2015
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    PCI: Add ACS quirks for Intel I219-LM/V
    The Intel 100-series chipset now includes the integrated Ethernet as part
    ACS support, but Intel confirms that the device is not capable of peer-to-
    watchdog: iTCO_wdt: Add support for TCO on Intel Sunrisepoint
    i2c: i801: Create iTCO device on newer Intel PCHs
    Starting from Intel Sunrisepoint (Skylake PCH) the iTCO watchdog resources
    Intel Sunrisepoint (Skylake PCH) has the iTCO watchdog accessible across
    inside the iTCO watchdog driver and by the upcoming Intel Sunrisepoint
    unlike Intel perf counters, doesn't require signed extension. This
    Suggested-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    PCI: Add quirk for Intel DH895xCC VF PCI config erratum
    The PCI capabilities list for Intel DH895xCC VFs (device id 0x0443) with
    The mentioned flag fixes a warning on Intel Edison board since one of the I2C
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
      ASoC: Intel: sst_byt: fix initialize 'NULL device *' issue
      ASoC: Intel: haswell: fix initialize 'NULL device *' issue
    ASoC: Intel: Skylake: Add pipe management helpers
    ASoC: Intel: Skylake: Add DSP module init and binding routines
    ASoC: Intel: Skylake: Add helpers for SRC and converter modules
    ASoC: Intel: Skylake: Add helpers for DSP module configuration
    ASoC: Intel: Skylake: Use acpi header for NHLT header
    ASoC: Intel: Skylake: Fix the NHLT rate size
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
    Intel Wired LAN Driver Updates 2015-08-05
      - PMU helpers to use in Intel PT. (Adrian Hunter)
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    term.  Intel PT will use this to validate terms and to record format
    some old Intel machine that dropped 64-bit PCIe packets, even though
    Reported by Intel's kbuild robot.
    Reported by Intel's kbuild robot.
    Since shadow ept page tables and Intel nested guest page tables have the
    Tested-By: Intel Graphics QA PRTS (Patch Regression Test System Contact: shuang.he@intel.com)
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
      PCI: Add VPD function 0 quirk for Intel Ethernet devices
      PCI: Revert aeb30016fec3 ("PCI: add Intel USB specific reset method")
      PCI: Remove Intel Cherrytrail D3 delays
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    perf/x86/intel: Add Intel Skylake PMU support
    Add perf core PMU support for future Intel Skylake CPU cores.
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Add support for the new LBRv5 format used on Intel Skylake CPUs.
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Intel Skylake supports reporting the time in cycles a branch in the LBR
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    x86: Add new MSRs and MSR bits used for Intel Skylake PMU support
    Add new MSRs (LBR_INFO) and some new MSR bits used by the Intel Skylake
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Intel PT chapter in the new Intel Architecture SDM adds several packets
    Also, additional bits in the Intel PT CPUID leaf were added to enumerate
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    The x86_lbr_exclusive commit (4807034248be "perf/x86: Mark Intel PT and
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    thermal: Add Intel PCH thermal driver
    Add MEI devices ids for Intel Sunrisepoint Skylake (PCH)
    Starting with Intel Sunrisepoint (Skylake PCH) the MEI device
    and Intel 82599ES-based NICs. So, two "before" and two "after" VMs.
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Add support for Intel Denlow UP server platform.
    Add support for Intel Skylake u/y
    Add support for Intel Skylake H/S
    Hardware name: Intel Corp. VALLEYVIEW B3 PLATFORM/NOTEBOOK, BIOS BYTICRB1.86C.0092.R32.1410021707 10/02/2014
    Hardware name: Intel Corp. QUARK/CrossHill, BIOS 0x010100F5 01/01/2014
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    This patche enabled RAPL to support Intel Skylake H/S
      ASoC: Intel: Get correct usage_count value to load firmware
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6854
    spi: pxa2xx: Add support for Intel Sunrisepoint
    Major difference in LPSS SPI between Intel Sunrisepoint PCH and earlier
    Intel Sunrisepoint LPSS SPI and iDMA devices are probed and registered in
    This patch adds configuration for Intel Sunrisepoint LPSS SPI, above
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    x86/cpufeature: Add feature bit for Intel's Silicon Debug CPUID bit
    found on recent Intel systems starting with Haswell.
     - Refactoring of Intel Bluetooth HCI driver
     - Support for Intel Lightning Peak Bluetooth devices
      mfd: Add support for Intel Sunrisepoint LPSS devices
      dmaengine: add a driver for Intel integrated DMA 64-bit
    On Intel Tangier the MMC host controller is wired up to irq 0. But
    Fixes: 90b9aacf912a (serial: 8250_pci: add Intel Tangier support)
    ASoC: Intel: sst_byt: fix initialize 'NULL device *' issue
    ASoC: Intel: haswell: fix initialize 'NULL device *' issue
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    mfd: Add support for Intel Sunrisepoint LPSS devices
    The new coming Intel platforms such as Skylake will contain Sunrisepoint PCH.
    dmaengine: add a driver for Intel integrated DMA 64-bit
    Intel integrated DMA (iDMA) 64-bit is a specific IP that is used as a part of
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
      xhci: Workaround to get D3 working in Intel xHCI
      xhci: call BIOS workaround to enable runtime suspend on Intel Braswell
    Intel Wired LAN Driver Updates 2015-07-23
    To physically access MOST, an Intelligent Network Interface Controller
       - extending one of the quirks from just AMD to Intel as well, because
         4.2 can show the same problem with problematic firmware on Intel
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    the purpose of synchronizing hardware trace data (e.g. Intel PT) to the
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
       - a patch for the Intel VT-d driver to fix a domain-id leak"
    ASoC: Intel: Skylake: Add dsp and ipc init helpers
    ASoC: Intel: Skylake: Add NHLT support to get BE config
    Bluetooth: btintel: Create common function for Intel version info
    The Intel version information is shared between USB and UART drivers
    and with that move it into a generic function of the Intel module.
    Bluetooth: btintel: Create common Intel Secure Send function
    The Intel Secure Send command is used the same in USB and UART drivers
    and with that move a generic version into the Intel module.
    Bluetooth: hci_uart: Add Intel address configuration support
    The Intel specific Bluetooth module provides support for pubic address
    configuration. So make sure that it is enabled for Intel UART devices.
    Bluetooth: btusb: Use hardware error handler from Intel module
    The Intel specific Bluetooth module provides now an exported function
    specific callback to deal with the error. Move the Intel specific
    Bluetooth: hci_uart: Add basic support for Intel Lightning Peak devices
    The Intel Lightning Peak devices do not come with Bluetooth firmware
    According to Intel SDM several checks must be applied for memory operands
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Reported-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    This affected systems using Intel's Patherpoint chipset, which rely on
    xhci: Workaround to get D3 working in Intel xHCI
    The xHCI in Intel CherryView / Braswell Platform requires
    xhci: call BIOS workaround to enable runtime suspend on Intel Braswell
    Intel xhci hw that require XHCI_PME_STUCK quirk have as default disabled
        On some Intel SoC platforms, the panel enable/disable signals
    PCI: Add VPD function 0 quirk for Intel Ethernet devices
    Set the PCI_DEV_FLAGS_VPD_REF_F0 flag on all Intel Ethernet device
    entry for the same to be used by the consumer (Intel GFX)
    On some Intel SoC platforms, the panel enable/disable signals are
    Intel Wired LAN Driver Updates 2015-07-17
    ASoC: Intel: Skylake: Print error code in IPC for SKL
    ASoC: Intel: Skylake: Add SKL DSP initialization
    ASoC: Intel: Skylake: Process code loader DMA interrupt
    ASoC: Intel: Skylake: Add code loader DMA APIs
    ASoC: Intel: Skylake: add code loader DMA operations
    ASoC: Intel: Skylake: Add code loader DMA registers
    ASoC: Intel: Skylake: Add dsp loader ops
    x86/platform/iosf_mbi: Add Intel Tangier PCI id
    Intel Tangier has an IOSF Mailbox with PCI ID 8086:1170.
    kernel code and it is related to many Intel SoCs from different
    Intel Medfield and Merrifield.
    Intel Wired LAN Driver Updates 2015-07-14
    ASoC: Intel: Get correct usage_count value to load firmware
    PCI: Revert aeb30016fec3 ("PCI: add Intel USB specific reset method")
    Revert aeb30016fec3 ("PCI: add Intel USB specific reset method").
    This error meant that we used the Intel device-specific reset on devices
    PCI: Remove Intel Cherrytrail D3 delays
    Just like Haswell, Intel Atom Cherrytrail does not need the default 10ms
    Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    ASoC: Intel: Add DSP init and boot up functionality for SKL
    ASoC: Intel: Add Skylake IPC library
    ASoC: Intel: Add helper to update register bits with attr RWC
    ASoC: Intel: Add helper to poll register for DSP status
    ASoC: Intel: Add support for decoupled mode in skl driver
    ASoC: Intel: Add makefile support for SKL driver
    ASoC: Intel: Add Skylake HDA audio driver
    code is mostly derived from Intel HDA PCI driver without legacy bits
    ASoC: Intel: Add Skylake HDA platform driver
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    ASoC: Intel: Reorganize the common dsp structure
    ASoC: Intel: Define SKL ADSP IPC and general purpose registers
    ASoC: Intel: use CONFIG_SND_SOC for intel boards
    The Intel boards directory was under CONFIG_SND_SOC_INTEL_SST so the
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
     - fix an AUX buffer (Intel-PT support) refcounting bug
    ASoC: Intel: fix incorrect widget name
    This is specific driver for Intel Atom SoCs like BayTrail and
    LPSS block found on Intel BayTrail-T and Braswell.
    This bug seems doesn't cause any troubles on Intel cpus, while
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
      NTB: Rename Intel code names to platform names
      NTB: Use NUMA memory in Intel driver
       - Add Intel Apollo Lake PMC IPC driver
      intel_pmc_ipc: Add Intel Apollo Lake PMC IPC driver
      NTB: Rename Intel code names to platform names
      NTB: Use NUMA memory in Intel driver
      NTB: Add parameters for Intel SNB B2B addresses
      NTB: Enable link for Intel root port mode in probe
    NTB: Rename Intel code names to platform names
    to identify the respective Intel NTB hardware.
    NTB: Use NUMA memory in Intel driver
    NTB: Add parameters for Intel SNB B2B addresses
    NTB: Enable link for Intel root port mode in probe
         ITRACE_START only appears when Intel PT or BTS are present, so..
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
        appears when Intel PT or BTS are present, so  (Jiri Olsa)
      NULL checks in the Intel qat driver"
    It gives us a ~30% speedup using pipebench on a dual Intel(R) Xeon(R)
    Commit 2106241a6803 ("ASoC: Intel: create common folder and move common
    Commit 1b7b938f1817 ("perf/x86/intel: Fix PMI handling for Intel PT") conditionally
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Fixes: 1b7b938f1817 ("perf/x86/intel: Fix PMI handling for Intel PT")
      066941bd4eeb ("x86: unmask CPUID levels on Intel CPUs")
    intel_pmc_ipc: Add Intel Apollo Lake PMC IPC driver
    Intel Wired LAN Driver Updates 2015-06-26
     "Some fixes and additions to the EDAC driver used on modern Intel x86
       - introduce thermal driver for Intel Quark SoC x1000platform.  Thanks
       - Enabled runtime PM as default for Intel HDMI/DP codecs
    Cc: "Peter Zijlstra (Intel)" <peterz@infradead.org>
    actually works. This test was done on a x86_64 (Intel Xeon E5-4610)
       - Intel Sunrisepoint-H PCH
    Some high end Intel Xeon systems report uncorrectable memory errors as a
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
       - Patches for the Intel VT-d drvier to fix DMAR faults that happen
      spi: pxa2xx: Prepare for new Intel LPSS SPI type
      spi: pxa2xx: Differentiate Intel LPSS types
      IB/mad: Add partial Intel OPA MAD support
      IB/mad: Add partial Intel OPA MAD support
    The Intel events use a dot to separate event name and unit mask.  Allow
       - Intel Knights Landing support for the RAPL (Running Average Power
        - Add ACS quirks for Intel 9-series PCH root ports (Alex Williamson)
       - sdhci: Enable HS400 for some Intel host controllers
      Some preparatory patches for more upcoming Intel work is included as
    support vPMU for both Intel and AMD. The functions pointers defined in
    this new struct will be linked with Intel and AMD functions later. In the
    events is renamed and moved from Intel specific code to kvm_host.h as a
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
     - Support for Intel controller DDC parameters
         - Intel IOMMU IRQ remapping enhancements, to allow direct interrupt
         - Add support for Intel "Local MCE"s: upcoming CPUs will support
         - Intel Atom SoC updates
      iommu, x86: Setup Posted-Interrupts capability for Intel iommu
      perf/x86/intel: Fix PMI handling for Intel PT
       - x86 Intel PT (hardware CPU tracer) improvements (Alexander
       - x86 Intel CQM (cache quality monitoring) improvements (Thomas
       - x86 Intel PEBSv3 support (Peter Zijlstra)
       - x86 Intel PEBS interrupt batching support for lower overhead
    This will be used for private function used by AMD- and Intel-specific
    Based on Intel's SDM, mapping huge page which do not have consistent
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    perf/x86/intel: Fix PMI handling for Intel PT
    Intel PT is a separate PMU and it is not using any of the x86_pmu
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Support for Broadwell with Iris Pro (Intel Core i7-57xxC)
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    [ 2744.552899] Hardware name: Intel Corporation S2600CO/S2600CO, BIOS SE5C600.86B.02.03.8x23.060520140825 06/05/2014
    Bluetooth: btusb: Add routine for applying Intel DDC parameters
    send ID/Value with HCI_Intel_Write_DDC command.
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
            bool "Support Intel processors" if PROCESSOR_SELECT
            bool "Support Intel processors" if PROCESSOR_SELECT
    Author: John Harrison <John.C.Harrison@Intel.com>
    Cc: John Harrison <John.C.Harrison@Intel.com>
    ASoC: Intel: fixed TI button detection
    ASoC: Intel: mrfld: simplify sst_fill_widget_module_info
     "A regression fix for a crash, and a Intel HSW uncore PMU driver fix"
      PCI: Add ACS quirks for Intel 9-series PCH root ports
    IB/mad: Add partial Intel OPA MAD support
    IB/mad: Add partial Intel OPA MAD support
    1) Add Intel Omni-Path Architecture defines
    ASoC: Intel: Added I2C dependency to two BSW machine drivers
    ASoC: Intel: sst: use ; instead of , at the of a C statement
    ASoC: Intel: Fixed incorrect sst pcm_delay
    iommu, x86: Setup Posted-Interrupts capability for Intel iommu
    Set Posted-Interrupts capability for Intel iommu when Interrupt
    Point to the right place for GNU license. Update Intel copyright.
    Intel/OpenSFS branch.
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2675
    merged to the Intel/OpenSFS branch.
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2675
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2675
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6209
    The new HDA controllers from Intel support new capabilities like
    Intel Wired LAN Driver Updates 2015-06-09
    Currently snd-hda-intel driver aborts the probing of Intel HD-audio
    Point to the right place for GNU license. Update Intel copyright.
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    ALSA: hda: Intel: enable automatic runtime pm for HDMI codecs by default
    Enable runtime PM of the HDMI audio codec on the latest Intel platforms.
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Bluetooth: btusb: Fix secure send command length alignment on Intel 8260
    This patch fixes the command length alignment issue for Intel Bluetooth
    multiplication of 4. If not, the command must append Intel_NOP command
    already included Intel_NOP command for alignment.
    This patch checks the next command and if the next command is Intel_NOP
    command, it reads the Intel_NOP command and send them together.
    This is useful for exporting the information in Intel VT-d's
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6245
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2675
    Fixes: edd8ed496b98 ('ASoC: Intel: handle haswell pcm suspend including runtime modules freeing')
    Pull Intel IOMMU fix from David Woodhouse:
    Bluetooth: btusb: Fix memory leak in Intel setup routine
    The SKB returned from the Intel specific version information command is
    also this is the name used in some Intel platforms DT
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
    Historically, machine check exceptions on Intel x86 processors
    The following Intel processors are affected by the PAT errata.
    Intel Wired LAN Driver Updates 2015-06-04
    upcoming Intel LPSS platforms. Access it conditionally depending is it
    spi: pxa2xx: Prepare for new Intel LPSS SPI type
    Some of the Intel LPSS SPI properties will be different in upcoming
    spi: pxa2xx: Differentiate Intel LPSS types
    Intel LPSS SPI properties differ between between platforms. Now private
    Intel Wired LAN Driver Updates 2015-06-03
    ASoC: Intel: Allocate for the mailbox with max size
    ASoC: Intel: handle haswell pcm suspend including runtime modules freeing
    ASoC: Intel: check and clear runtime module pointer
    ASoC: intel: Revert "ASoC: Intel: fix broadwell module removing failed issue"
    ASoC: intel: Revert "ASoC: Intel: remove unused function hsw_pcm_free_modules()"
    ASoC: Intel: don't need compress offload for broadwell
    mmc: sdhci-pci: Enable HS400 for some Intel host controllers
    for some Intel host controllers.
    drive strength selection for Intel SPT.
    On many new Intel SoCs the UART has an integrated DMA engine
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6599
    Intel Wired LAN Driver Updates 2015-05-28
    LNetSetAsync() returns 0, and is never called.  Doesn't exist in the Intel
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4049
    ASoC: Intel: fix broadwell module removing failed issue
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    ASoC: Intel: remove unused function hsw_pcm_free_modules()
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    and E (MTRRs enabled) flags in MSR_MTRRdefType.  Intel SDM,
    Output is still correct on an Intel box:
      ____144_model_name      :_Intel(R)_Xeon(R)_CPU_E7-8890_v3_@_2.50GHz
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    [   18.047760] Hardware name: Intel Corporation S2600GZ/S2600GZ, BIOS SE5C600.86B.02.02.0002.122320131210 12/23/2013
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    [    9.759393] Hardware name: Intel Corporation S2600GZ/S2600GZ, BIOS SE5C600.86B.02.02.0002.122320131210 12/23/2013
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    - Replace my dead IBM email address with my current Intel email address.
       - IRQ trigger fix for the Intel Cherryview
    ASoC: Intel: Initialize max mailbox size for haswell
    ASoC: Intel: Initialize max mailbox size for baytrail
    ASoC: Intel: Allow to configure max size for mailbox data
    ASoC: Intel: Remove the direct register reference from common ipc
    ASoC: Intel: Move the busy check to ops for HSW
    ASoC: Intel: Move the busy check to ops for Baytrail
    ASoC: Intel: Create an ops to check for DSP busy
      The rest is fixes for bugs with newer Intel processors"
    Cc: John Harrison <John.C.Harrison@Intel.com>
    next-generation Intel(R) Xeon Phi Microarchitecture
    ECX/EDI/ESI are used as counter and pointers. When ECX is initially zero, Intel
    CPUs clear the high 32-bits of RCX, and recent Intel CPUs update the high bits
    of the pointers in MOVS/STOS. This behavior is specific to Intel according to
    not find in the Intel documentation where that abbreviation comes
    Ever since the kernel started defaulting to eager FPU switches on modern Intel
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Cc: Zijlstra (Intel) <peterz@infradead.org>
    With Posted-Interrupts support in Intel CPU and IOMMU, an external
    virtual CPU in a virtual machine. Instead of hacking KVM and Intel
    easily support posted-interrupts on Intel platforms, and also provide
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
         is not accurately maintained on newer Intel CPUs.  Package C8 to
    PCI: Add ACS quirks for Intel 9-series PCH root ports
    Intel confirms that 9-series chipset root ports provide ACS-equivalent
    isolation when configured via the existing Intel PCH ACS quirk setup.
    target alignments (it's in the Intel optimization manual),
     - on Intel there's also the uop-cache with cachelines that have
     - On Intel CPUs, recent microarchitectures have plenty of
    are runtime detected, such as many Intel Baytrail based
    case of interrupts connected to the IO-APIC. However, some Intel
    pinctrl: intel: sunrisepoint: Add Intel Sunrisepoint-H support
    Intel Sunrisepoint-H is a desktop version of the PCH (Platform Controller
    support for Intel Broadwell-U (Model 61) mobile processors.
    support for Intel Broadwell-U processors (Model 61):
    Intel Wired LAN Driver Updates 2015-05-07
    Package C8 to C10 was introduced in newer Intel CPUs, we need to
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
Author: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Suggested-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
Author: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
Author: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
Author: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Suggested-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    on Intel Bay Trail.
    Intel i7-3520M @ 2.90GHz.
    References (from Intel SDM):
    ASoC: Intel: add support for configuring TDM slots for SSP
    ASoC: Intel: load hw_defaults in hw_params of ssp be
    ASoC: Intel: use local values for ssp configuration
    ASoC: Intel: add frame and data polarity to ssp config
      perf/x86/intel/uncore: Add support for Intel Haswell ULT (lower power Mobile Processor) IMC uncore PMUs
    ASoC: Intel: Enabled button jack for BSW platform with rt5650 codec
    I.e., something like this (Intel variant):
      - Auxtrace support patches, paving the way to support Intel PT and BTS (Adrian Hunter)
    Intel PT and Intel BTS use the flag named PERF_AUX_FLAG_TRUNCATED to
    This will be used by Intel PT to synthesize an event record for each TSX
    implication any future additions such as Intel PT and Intel BTS will
    Fix this by mimicking the behaviour of the Intel driver and defer HDA
    ASoC: Intel: Fixed kbuild warnings
    Commit b106ee63abcc ("irq_remapping/vt-d: Enhance Intel IR driver to
    Fixes: b106ee63abcc ("irq_remapping/vt-d: Enhance Intel IR driver to support hierarchical irqdomains")
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Intel Wired LAN Driver Updates 2015-05-04
    Mark provides three ixgbe patches, first to fix the Intel On-chip System
    ASoC: Intel: Support rt5650 codec for Cherrytrail & Braswell
    ASoC: Intel: Add Cherrytrail & Braswell machine driver cht_bsw_max98090_ti
    Add machine driver for two Intel Cherryview-based platforms, Cherrytrail
    ASoC: Intel: Add support max98090 in sst driver
    IOSF is the Intel On-chip System Fabric used in SOCs. IOSF SB is
    next-generation Intel(R) Xeon Phi Microarchitecture
    Thermal: Intel SoC: fix simple_return.cocci warnings
    In Intel Quark SoC X1000, there is one on-die digital temperature sensor(DTS).
    Thermal: Intel SoC: DTS thermal use common APIs
    Thermal: Intel SoC: DTS thermal IOSF core
    This is becoming a common feature for Intel SoCs to expose the additional
      ASoC: Intel: fix the makefile for atom code
      ASoC: Intel: sst_byt: remove kfree for memory allocated with devm_kzalloc
    except for one change to fix !PM builds for Intel platforms which is
    This is required due to an Intel specific hardware issue. Where id-
    Example using Intel PT:
    As with the queues, a decoder does not have to use the heap, but Intel
    BTS and Intel PT will use it.
    A AUX area decoder need not use the queues, however Intel BTS and Intel
    information. The first implementation will support Intel BTS and Intel
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    This patch can improve power saving for Intel platforms on which only the
    with GPU on Intel platforms.
    ASoC: Intel: Add support rt5650 in sst driver
    ASoC: Intel: Remove invalid kfree of devm allocated data
      cpupower tool), a new CPU ID for the Intel RAPL driver and one
       - Add Skylake processors support to the Intel RAPL power capping
      powercap / RAPL: Add support for Intel Skylake processors
    If someone at Intel really thinks that we need to keep moorestown
    irq_remapping/vt-d: Enhance Intel IR driver to support hierarchical irqdomains
    Enhance Intel interrupt remapping driver to support hierarchical
    ASoC: Intel: fix the makefile for atom code
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    perf/x86/intel/uncore: Add support for Intel Haswell ULT (lower power Mobile Processor) IMC uncore PMUs
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
      serial: 8250_pci: add Intel Tangier support
      dmaengine: hsu: add Intel Tangier PCI ID
      serial: 8250_pci: replace switch-case by formula for Intel MID
    Only Intel Haswell and Broadwell have a separate HD-A controller (PCI device 3)
      powercap / RAPL: Add support for Intel Skylake processors
      The driver is based on Intel code, written by Ross Zwisler, with fixes
       - Intel Broadwell PMU driver HW-enablement for LBR callstacks
            Vendor: Intel Corp.
            Manufacturer: Intel Corporation
    ASoC: Intel: sst_byt: remove kfree for memory allocated with devm_kzalloc
    Cc: "Peter Zijlstra (Intel)" <peterz@infradead.org>
    On Intel(R) Core(TM) i7-3770 CPU @ 3.40GHz measurements are: (for
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    64-bit kernel on an Intel CPU.  This bug will be fixed by the
      lots of cleanups, Intel code shuffling, etc.
       - Intel platforms updates
      ASoC: Intel: fix array_size.cocci warnings
    Intel Wired LAN Driver Updates 2015-04-14
    by the script and can then be sent to Intel.  Also fixed a possible
    powercap / RAPL: Add support for Intel Skylake processors
    ASoC: Intel: Remove invalid kfree of devm allocated data
         support for Intel Broadwell server chips (Jacob Pan, Mathias Krause)
    then be sent to Intel. This is a critical debugging feature for helping us
    Intel Wired LAN Driver Updates 2015-04-14
      cleanups too.  With sunrisepoint Intel has a real fine fully featured
        - Intel Sunrisepoint
      pinctrl: intel: Add Intel Sunrisepoint pin controller and GPIO support
       - New Intel Quark X1000 I2C-GPIO driver
       - x86 Intel Processor Trace (PT) support: which is a hardware tracer
       - x86 Intel Cache QoS Monitoring (CQM) support: this is a hardware
         feature of Intel Xeon CPUs that allows the measurement and
       - x86 Intel Haswell LBR call stack support: this is a new Haswell
       - x86 Intel Broadwell CPU support and various event constraints and
       - x86 Intel HT CPUs event scheduling workarounds.  This is a complex
        - Add ACS quirks for Intel 1G NICs (Alex Williamson)
      PCI: Add ACS quirks for Intel 1G NICs
       - error handling and robustness fixes for the Designware and Intel
       - Simplify the CMCI storm logic on Intel CPUs after yet another
     "An Intel Quark SoC fix"
      x86/cpu/cacheinfo: Fix cache_get_priv_group() for Intel processors
    Similar to the Intel implementation, but instead of just falling back to a
       Howard and Peter, the Intel platforms from Vinod, Jie, Jin and Han,
    Intel Wired LAN Driver Updates 2015-04-11
    ASoC: Intel: fix array_size.cocci warnings
    Intel Wired LAN Driver Updates 2015-04-10
    ASoC: Intel: Use the generic IPC/mailbox APIs in Broadwell
    ASoC: Intel: Use the generic IPC/mailbox APIs in Baytrail
    ASoC: Intel: Refactor common IPC/mailbox code into generic APIs
    Currently in Intel SST driver, some similar IPC/mailbox processing
    Cc: John Harrison <John.C.Harrison@Intel.com>
    Broadcom & Intel vendor specific functionality into two new btintel &
    ASoC: Intel: do cast earlier in sst_cdev_tstamp()
    Bluetooth: btusb: Use proper data structures for Intel vendor events
    The Intel vendors events indicating firmware loading result and the
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    This is a shorter one than usual, as the Intel Field Peak NFC
    ASoC: Intel: remove unused functions
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    ASoC: Intel: Fix a buffer overflow issue
    CR2 is not cleared as it should after reset.  See Intel SDM table named "IA-32
    [Intel SDM 8.4.2: MP Initialization Protocol Requirements and Restrictions]
    This patch adds these checks required by Intel SDM.
    If you're running a guest on an Intel machine without unrestricted mode
    state for Intel VT. For example, the guest maybe running in big real mode
    which is not supported on less recent Intel processors.
    reclaim lines") from the Intel performance tests
    Bluetooth: hci_uart: Use generic Intel support for address setting
    The Bluetooth address setting for Intel devices is provided by a generic
    Bluetooth: btusb: Move Intel command structs into its own header
    Since the Intel Bluetooth support has its own header, it makes sense
    Bluetooth: btusb: Use generic Intel support for address support
    The Bluetooth address handling for Intel devices is provided by a generic
    Bluetooth: btintel: Introduce generic Intel Bluetooth support
    The majority of Intel Bluetooth vendor commands are shared between USB
    will hold all Intel specific commands, but for now just start with the
    Bluetooth: hci_uart: Add support Intel address configuration
    When using vendor detection, this adds support for the Intel specific
    pinctrl: intel: Add Intel Sunrisepoint pin controller and GPIO support
    This driver supports pinctrl/GPIO hardware found on Intel Sunrisepoint (a
    driver can be reused in other drivers for other Intel GPIO hardware that is
    ASoC: Intel: read_shim_data() can be static
    ASoC: Intel: create atom folder and move atom platform files in
    ASoC: Intel: create baytrail folder and move baytrail platform files in
    ASoC: Intel: create boards folder and move sst boards files in
    ASoC: Intel: create haswell folder and move haswell platform files in
    ASoC: Intel: create common folder and move common files in
      usb: xhci: apply XHCI_AVOID_BEI quirk to all Intel xHCI controllers
     "Two x86 Intel PMU constraint handling fixes"
    Intel Wired LAN Driver Updates 2015-04-03
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
    Intel CPUs don't allow SYSCALL from compat mode, but they do
    guess is that Intel just optimizes SYSRET much better than
    "Intel Architecture Instruction Set Extensions Programming
      MAINTAINERS: Update Intel Wired Ethernet Driver info
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    on Intel SandyBridge, IvyBridge and Haswell processors
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    HyperThreads on Intel processors. This new struct is not
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    perf/x86/intel/pt: Add Intel PT PMU driver
    Add support for Intel Processor Trace (PT) to kernel's perf events.
    PT is an extension of Intel Architecture that collects information about
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    perf/x86: Mark Intel PT and LBR/BTS as mutually exclusive
    Intel PT cannot be used at the same time as LBR or BTS and will cause a
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    x86: Add Intel Processor Trace (INTEL_PT) cpu feature detection
    Intel Processor Trace is an architecture extension that allows for program
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Some pmus (such as BTS or Intel PT without multiple-entry ToPA capability)
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    For supporting Intel LBR branches filtering, Intel LBR sharing logic
    mechanism is introduced from commit b36817e88630 ("perf/x86: Add Intel
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    In my defense, I can't find this documented in the AMD or Intel manual.
     Hardware name: Intel Corporation Santa Rosa platform/Matanzas, BIOS TSRSCRB1.86C.0047.B00.0610170821 10/17/06
    non-standard e820 memory type, and Intel supplied reference
    Patch was run-tested on 32 and 64 bits, Intel and AMD CPU.
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    MAINTAINERS: Update Intel Wired Ethernet Driver info
    Intel Wired LAN Driver Updates 2015-03-27
    ASoC: Intel: fix warning reported by static check tool smatch
    Acked-by: Peter Ziljstra (Intel) <peterz@infradead.org>
    This has changed: Intel's x86_64 appeared, and Intel does
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    multifunctional PCI devices, such as the newer Intel LPSS
    serial: 8250_pci: add Intel Tangier support
    Intel Tangier contains 4 HSUART ports as found on Intel Edison board which are
    dmaengine: hsu: add Intel Tangier PCI ID
    Intel Tangier is known to have the HSU DMA IP as PCI device 00:05.0. The patch
    adds the ID as found on Intel Edison board to the PCI device table.
    serial: 8250_pci: replace switch-case by formula for Intel MID
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3544
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5951
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-6091
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5651
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4958
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4943
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5650
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5545
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5150
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3188
    Author: John Harrison <John.C.Harrison@Intel.com>
    Cc: John Harrison <John.C.Harrison@Intel.com>
    Intel SNB
    Cc: Intel Linux Wireless <ilw@linux.intel.com>
      PCI: Add ACS quirks for Intel 1G NICs
    PCI: Add ACS quirks for Intel 1G NICs
    Intel has verified that there is no peer-to-peer between functions for the
    usb: xhci: apply XHCI_AVOID_BEI quirk to all Intel xHCI controllers
    When a device with an isochronous endpoint is plugged into the Intel
    However, under Intel xHCI host controllers, if the event ring is full
    This patch is to apply XHCI_AVOID_BEI quirk to Intel xHC devices. And
    commit 69e848c2090a ("Intel xhci: Support EHCI/xHCI port switching.").
    crypto: qat - remove duplicate definition of Intel PCI vendor id
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    x86/cpu/cacheinfo: Fix cache_get_priv_group() for Intel processors
    are not valid for Intel processors.
    ASoC: Intel: remove misleading DMA error messages on Baytrail platforms
         which is necessary to handle Intel Haswell EP processors correctly
    Intel Wired LAN Driver Updates 2015-03-20
      kernel.  Nothing special, just driver fixes (mainly embedded Intel it
    Acked-by: Peter Ziljstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Ziljstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    The Intel Quark SoC contains the DW GPIO on board. While fixing the build error
    possibility to build the driver on X86, i.e. Intel Quark.
    The patch reenables it for Intel Quark as well.
    Since we have Intel Quark SoC introduced in 4.0-rc1 I would like to make this
    ASoC: Intel: acpi_probe: fix error return path
    Intel: ASoC: Add condition check before set param to waves
      ASoC: Intel: remove conflicts when load/unload multiple firmware images
    ASoC: Intel: Remove vague commit about slave DMA config from firmware loader
    Intel MID DMA driver is going to be removed, commit should be a few lines
    ASoC: Intel: Remove support for Intel MID DMA from firmware loader
    Intel MID DMA driver is going to be removed by the coming commit
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2272
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Intel controllers can do both LE scan and BR/EDR inquiry at once.
    ASoC: Intel: move the jack creation to Braswell machine driver
    ASoC: Intel: Add suspend_pre and resume_post for Braswell snd_soc_card
    Intel Wired LAN Driver Updates 2015-03-13
    "Intel Xeon Processor E5-1600 and E5-2600 v3 Product Families, Volume 2 of 2.
    instruction of the guest on an Intel host only applied the patch but no
    ASoC: Intel: add kcontrol to set parameter to sound effect module waves
    ASoC: Intel: add function to set parameter to sound effect module waves
    ASoC: Intel: add kcontrol to enable/disable sound effect module waves
    mfd: intel_quark_i2c_gpio: Add Intel Quark X1000 I2C-GPIO MFD Driver
    ASoC: Intel: add function to enable/disable sound effect module waves
    ASoC: Intel: add function to load sound effect module waves
    ASoC: Intel: add function to load firmware image
    ASoC: Intel: move sysclk source setting to platform_clock_control for balance.
    Intel Wired LAN Driver Updates 2015-03-09
    internal temperature sensor, Intel PECI and AMD SB-TSI CPU temperature
      xhci: Workaround for PME stuck issues in Intel xhci
    Intel Wired LAN Driver Updates 2015-03-07
         (b) on at least most Intel microarchitectures, you have to test a
    x86, intel-mid: remove Intel MID specific serial support
    Since we have a native 8250 driver carrying the Intel MID serial devices the
    specific support is not needed anymore. This patch removes it for Intel MID.
    serial: 8250_pci: add Intel Penwell ports
    Intel Penwell supports 3 HSUART ports which are 8250 compatible. The patch adds
    particular on Intel MID platforms such as Intel Medfield.
    ASoC: Intel: remove conflicts when load/unload multiple firmware images
    ASoC: Intel: Add suspend_pre and resume_post for Broadwell snd_soc_card
    Intel Wired LAN Driver Updates 2015-03-06
      ASoC: Intel: reset the DSP while suspending
      ASoC: Intel: save and restore the CSR register
      ASoC: Intel: update MMX ID to 3
    xhci: Workaround for PME stuck issues in Intel xhci
    The xhci in Intel Sunrisepoint and Cherryview platforms need a driver
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
     "Misc fixes: EFI fixes, an Intel Quark fix, an asm fix and an FPU
    The commit 8bbc2a135b63 ("x86/intel/quark: Add Intel Quark
    platform support") introduced a minimal support of Intel Quark
    Fixes: 8bbc2a135b63 ("x86/intel/quark: Add Intel Quark platform support")
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    be configured. This is about to change (Intel devices are going to
    Intel Wired LAN Driver Updates 2015-03-03
    12) Fix accidental removal of support for bluetooth in CSR based Intel
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
     - Added shutdown routine for Intel controllers in the btusb driver
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
    Enable Intel Powerclamp driver on Atom* Processor C2000 Product
    Intel Wired LAN Driver Updates 2015-02-26
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    ASoC: Intel: wrap runtime_pm usage count under CONFIG_PM
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Intel Wired LAN Driver Updates 2015-02-24
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    perf/x86/intel: Perform rotation on Intel CQM RMIDs
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    perf/x86/intel: Support task events with Intel CQM
    event's task (if the event isn't per-cpu) inside of the Intel CQM PMU
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    perf/x86/intel: Add Intel Cache QoS Monitoring support
    Future Intel Xeon processors support a Cache QoS Monitoring feature that
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    x86: Add support for Intel Cache QoS Monitoring (CQM) detection
    feature found in future Intel Xeon processors.  It includes the
    Intel (R) x86 Architecture Software Developer Manual, section 17.14.
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    The Intel QoS PMU needs to know whether an event is part of a cgroup
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    When the upcoming Intel Cache Monitoring PMU driver assigns monitoring
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Intel Wired LAN Driver Updates 2015-02-23
    ASoC: Intel: Remove soc pm handling to allow platform driver handle it
    ASoC: Intel: Remove ignore suspend support
    ASoC: Intel: Move the fw download to power_control
    ASoC: Intel: add pm support in sst ipc driver
    Fixes: d58cf5ff6500 (spi: dw-pci: describe Intel MID controllers better)
    Sunrise Point Platform Controller Hub (PCH) chipset from Intel.  This patch
    Here's one important fix for the 4.0-rc series. Refactoring of Intel
    Reviewed-by: John Harrison <John.C.Harrison@Intel.com>
    ASoC: Intel: Add memcpy32_fromio as well
    ASoC: Intel: add support for platform suspend
    ASoC: Intel: add support for pcm stream suspend/resume
    ASoC: Intel: add support for pause and resume in sst
    ASoC: Intel: update MMX ID to 3
    ASoC: Intel: mark cht machine driver with nonatomic trigger
    ASoC: Intel: fix machine driver warnings
    ASoC: Intel: reset the DSP while suspending
    ASoC: Intel: save and restore the CSR register
    ASoC: Intel: update MMX ID to 3
    Bluetooth: btusb: Fix issue with CSR based Intel Wireless controllers
    Older Wireless controllers from Intel used CSR chips to provide support
    The commit d0ac9eb72 (Bluetooth: btusb: Ignore unknown Intel devices
         SPI host controllers resets at startup on Intel BayTrail and
      Revert "ACPI / LPSS: Remove non-existing clock control from Intel Lynxpoint I2C"
      i2c: designware-pci: update Intel copyright line
      i2c: designware: Add Intel Baytrail PMIC I2C bus support
      ASoC: Intel: add SNDRV_PCM_INFO_DRAIN_TRIGGER flag
    Pull Intel Quark SoC support from Ingo Molnar:
     "This adds support for Intel Quark X1000 SoC boards, used in the low
      power 32-bit x86 Intel Galileo microcontroller board intended for the
      x86/intel/quark: Add Intel Quark platform support
      Revert "ACPI / LPSS: Remove non-existing clock control from Intel Lynxpoint I2C"
    This instruction was announced in the document "Intel
      thermal: Intel SoC DTS: Add Braswell support
    x86/intel/quark: Add Intel Quark platform support
    Add Intel Quark platform support. Quark needs to pull down all
    Intel's Quark X1000 SoC contains a set of registers called
    x86/asm/decoder: Explain CALLW discrepancy between Intel and AMD
    In 64-bit mode, AMD and Intel CPUs treat 0x66 prefix before
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Revert "ACPI / LPSS: Remove non-existing clock control from Intel Lynxpoint I2C"
    from Intel Lynxpoint I2C") because it causes touchpad to not load on Dell
    i2c: designware-pci: update Intel copyright line
    ASoC: Intel: add SNDRV_PCM_INFO_DRAIN_TRIGGER flag
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
      ehci-pci: disable for Intel MID platforms (update)
      ehci-pci: disable for Intel MID platforms
    Bluetooth: Add device shutdown routine for Intel Bluetooth device
    This patch adds the device shutdown routine for Intel Bluetooth device.
    Some platforms have BT LED issue with Intel Bluetooth device that BT LED goes
    For Intel Bluetooth device, the BT LED is turned off when:
    To fix this issue, recently Intel Bluetooth firmware patch had been submitted
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    ASoC: Intel: set initial runtime PM status to active for ACPI-enumerated ADSP
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    The current Intel GVT-g only supports alias ppgtt. And the
    Intel GVT-g enhancement.
    With Intel GVT-g, GPU power management is controlled by
    running in a Intel GVT-g enlightened VM, because FBC is not
    With Intel GVT-g, the fence registers are partitioned by multiple
    With Intel GVT-g, the global graphic memory space is partitioned by
    drm/i915: Introduce a PV INFO page structure for Intel GVT-g.
    Introduce a PV INFO structure, to facilitate the Intel GVT-g
    this flag to conclude if GPU is virtualized with Intel GVT-g. By
    is running as a guest in the Intel GVT-g enhanced environment on
    - Drop Intel-specific untiled modfier.
       An early consumer of this code is Intel's emerging NVMe hardware;
       - Break out the IO virtual address allocator from the Intel IOMMU so
         drivers for Intel HDMI/DP
       - More enhancements / fixes for Intel SST driver
      ASoC: Intel: Clean data after SST fw fetch
      ASoC: Intel: fix platform_no_drv_owner.cocci warnings
    ASoC: Intel: Clean data after SST fw fetch
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
         Subsystem) driver for Intel chips (Ken Xue).
       - New SFI-based cpufreq driver for Intel platforms using SFI
        - Add Wellsburg (X99) to Intel PCH root port ACS quirk (Alex Williamson)
      ACPI / LPSS: Remove non-existing clock control from Intel Lynxpoint I2C
    "Intel(R) 64 and IA-23 Architectures Software Developer's Manual".
     "Various Intel Atom SoC updates (mostly to enhance debuggability), plus
    Intel Wired LAN Driver Updates 2015-02-09
    3f:0e.0 System peripheral: Intel Corporation Xeon E5/Core i7 Processor Home Agent (rev 07)
    ASoC: Intel: fix platform_no_drv_owner.cocci warnings
    Intel Wired LAN Driver Updates 2015-02-05
    ASoC: Intel: sst: Fix firmware name size handling
    hold 32 byte. Since eg. commit 64b9c90b8600 ("ASoC: Intel: Fix BYTCR firmware
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5817
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5461
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5162
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5458
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4855
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5062
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5633
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5639
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5631
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3331
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3676
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5485
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5128
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5126
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5415
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3192
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5548
      ASoC: Intel: fix sst firmware path for cht-bsw-rt5672
      MAINTAINERS: ASoC: add maintainer for Intel BDW/HSW ASoC driver
      ASoC: Intel: Used lock version to update shim registers
      ASoC: rt5640: Add RT5642 ACPI ID for Intel Baytrail
    test on Intel VT-d (2M IOMMU pagesize support), this achieves about
    ASoC: Fix for Intel firmware name
    ASoC: Intel: fix sst firmware path for cht-bsw-rt5672
      I see fixes from Intel I'll forward the pull as I should have email"
    ASoC: Intel: fix sst firmware path
    ASoC: Intel: Add Cherrytrail & Braswell machine driver cht_bsw_rt5645
    Add machine driver for two Intel Cherryview-based platforms, Cherrytrail
    ASoC: Intel: add a status for runtime suspend/resume
     - Support for new Intel Bluetooth controllers
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    ASoC: Intel: initial scalar variable ba
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
Author: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    ehci-pci: disable for Intel MID platforms (update)
    disable for Intel MID platforms).
    - MIPS IDs removed from the list since it was discovered and tested on Intel
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    ASoC: Intel: Add support rt5645 in sst driver
    Intel Moorestown platform support was removed few years ago. This is a follow
    MAINTAINERS: ASoC: add maintainer for Intel BDW/HSW ASoC driver
    Adding myself as the Intel BDW/HSW ASoC driver maintainer.
    The Intel Snowfield Peak Bluetooth controllers use a strict scanning
    ehci-pci: disable for Intel MID platforms
    On some Intel MID platforms the ChipIdea USB controller is used. The EHCI PCI
    The Bluetooth controllers from Intel use a strict scanning filter
    And another thing, some of Intel's drivers seem to use skb->protocol where
    Add support for Freescale MMA9553L Intelligent Pedometer Platform.
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
     "Intel had a few more fixes lined up and no point me sitting on them,
    Bluetooth: btusb: Limit hardware error handling to Intel Snowfield Peak
    In general all Intel Bluetooth devices support retrieving of additional
    Intel specific error handling for Snowfield Peak and later devices.
      ASoC: Intel: Add NULL checks for the stream pointer
      ASoC: Intel: Don't change offset of block allocator during fixed allocate
    Bluetooth: btusb: Ignore unknown Intel devices with generic descriptor
    The Intel Bluetooth devices use the generic USB device/interface class
    users, just ignore unknown Intel Bluetooth devices.
    All the released Intel Bluetooth devices have an entry in the device
    thermal: Intel SoC DTS: Add Braswell support
    Added Intel Braswell CPU id for SOC DTS. Since this doesn't support
    Bluetooth: btusb: Provide hardware error handler for Intel devices
    The Intel Bluetooth controllers can provide an additional exception
    into functional state and then read the Intel exception info
    When loading the Intel firmware it can happen that the firmware loading
    Bluetooth: btusb: Add firmware loading for Intel Snowfield Peak devices
    The Intel Snowfield Peak devices do not come with Bluetooth firmware
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Intel Airmont supports the same architectural and non-architectural
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    ASoC: Intel: remove an unused struct member
    stmmac: Enable Intel Quark SoC X1000 Ethernet support
    Intel Quark SoC.
    The series has been tested on Intel Galileo board.
    stmmac: pci: add MSI support for Intel Quark X1000
    In Intel Quark SoC X1000, both of the Ethernet controllers support
    servicing in stmmac_pci for Intel Quark X1000.
    stmmac: pci: introduce Intel Quark X1000 runtime detection
    stmmac: pci: add support for Intel Quark X1000
    The Intel Quark SoC X1000 provides two 10/100 Mbps Ethernet MAC
      PCI: Add Wellsburg (X99) to Intel PCH root port ACS quirk
    ASoC: Intel: Used lock version to update shim registers
    The clock information is being kept in the custom register on Intel MID
    Fixes: d58cf5ff6500 (spi: dw-pci: describe Intel MID controllers better)
      hwmon: (i5500_temp) New driver for the Intel 5500/5520/X58 chipsets
    ASoC: rt5640: Add RT5642 ACPI ID for Intel Baytrail
    i2c: designware: Add Intel Baytrail PMIC I2C bus support
    hardware on select Intel BayTrail SoC platforms using the X-Powers AXP288 PMIC.
    Indeed, Intel SDM specifically states that for the RET instruction "In 64-bit
    Intel SDM says for CMPXCHG: "To simplify the interface to the processorâ€™s bus,
    Intel Wired LAN Driver Updates 2015-01-22
      embedded in the Intel 5500/5520/X58 chipsets.
      hwmon: (i5500_temp) New driver for the Intel 5500/5520/X58 chipsets
    hwmon: (i5500_temp) New driver for the Intel 5500/5520/X58 chipsets
    The Intel 5500, 5520 and X58 chipsets embed a digital thermal sensor.
    PCI: Add Wellsburg (X99) to Intel PCH root port ACS quirk
    Intel has confirmed that the Wellsburg chipset, while not reporting ACS,
    The Adaptec 3405 is actually an Intel 80333 I/O processor where the exposed
    Without this fix, booting a system with the Intel IOMMU enabled and an
    ACPI / LPSS: Remove non-existing clock control from Intel Lynxpoint I2C
    Intel Lynxpoint I2C does not have clock parameter register like SPI and UART
    With the Intel 82527EI (driver: e1000e) there is an issue when running
    mfd: lpc_sch: Enable WDT for Intel Quark X1000
    [   65.630364] Hardware name: Intel Corporation BRICKLAND/BRICKLAND, BIOS
      ahci: Remove Device ID for Intel Sunrise Point PCH
    the unnecssary dependency on the Intel IOMMU driver and move the
    Intel Wired LAN Driver Updates 2015-01-16
    two TPM chips such as 4th gen Intel systems.
    The Intel SDM, the AMD APM, and my laptop all agree that sysret
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
       way newer Intel devices handle this
    gpio: sch: Add support for Intel Quark X1000 SoC
    Intel Quark X1000 provides a total of 16 GPIOs. The GPIOs are split between
    GPIO-SCH is the GPIO pins on legacy bridge for Intel Quark SoC.
    Intel Quark X1000 has 2 GPIOs powered by the core power well and 6 from
    all its call-backs into the Intel and AMD IOMMU drivers.
    [    0.385300] Hardware name: Intel Corporation BRICKLAND/BRICKLAND, BIOS BRIVTIN1.86B.0051.L05.1406240953 06/24/2014
    [    1.137620] pci 0000:00:1c.0: Intel PCH root port ACS workaround enabled
    [    1.157128] pci 0000:00:1c.7: Intel PCH root port ACS workaround enabled
    Of course AMD and Intel setup differs in nonsensical ways. Intels
    ASoC: Intel: initial stream_hw_id to invalid value
    Add the slot_width "25" support in the TDM mode for the Intel platform.
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
Author: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Intel Wired LAN Driver Updates 2015-01-13
       - Fix a problem that Intel SoC DTS thermal driver does not work when
      ACPI/int340x_thermal: enumerate INT3401 for Intel SoC DTS thermal driver
    ahci: Remove Device ID for Intel Sunrise Point PCH
    This patch removes a duplicate AHCI-mode SATA Device ID for the Intel Sunrise Point PCH.
      mmc: sdhci-pci: Add support for Intel SPT
    In some cases (e.g. Intel Bay Trail machines), the kernel will happily
    mmc: sdhci-pci: Add support for Intel SPT
    Add ACPI HID INT344D for an Intel SDIO host controller.
    ASoC: Intel: Split hsw_pcm_data for playback and capture
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Sanity test was done on my machine with Intel processor.
    Intel Wired LAN Driver Updates 2015-01-06
    of the descriptor should be truncated to 32-bit.  Citing Intel SDM 2.1.1.1
    According to Intel SDM: "If the ESP register is used as a base register for
    This patch improve checks required by Intel Software Developer Manual.
       - a domain structure leak fix in the Intel VT-d driver
    ASoC: Intel: Add stream direction for pcm-module map
    ASoC: Intel: Always enable DRAM block for FW dump
    spi: dw-pci: describe Intel MID controllers better
    There are more that one SPI controller on the Intel MID boards. This patch
    ASoC: Intel: Select RT5672 ASRC clock source on Cherrytrail and Braswell
    ASoC: Intel: Add NULL checks for the stream pointer
    ACPI/int340x_thermal: enumerate INT3401 for Intel SoC DTS thermal driver
    Intel SoC DTS thermal driver on Baytrail platform uses IRQ 86 for
    Intel SoC DTS thermal driver is built.
    for Intel MID devices.
    ASoC: Intel: Don't change offset of block allocator during fixed allocate
    ASoC: Intel: Delete an unnecessary check before the function call "release_firmware"
    ASoC: Intel: Delete an unnecessary check before the function call "sst_dma_free"
      specific fixes (Intel, dwc, rockchip, rt5677), in addition to typo
      ASoC: Intel: correct the fixed free block allocation
      ASoC: Intel: Fix BYTCR machine driver MODULE_ALIAS
      ASoC: Intel: Fix BYTCR firmware name
      ASoC: Intel: Add I2C dependency to two new machines
    Intel Wired LAN Driver Updates 2014-12-31
       - New CPU IDs of future Intel Xeon CPUs for the Intel RAPL power
     Hardware name: Intel Corp. VALLEYVIEW B3 PLATFORM/NOTEBOOK, BIOS MNW2CRB1.X64.0071.R30.1408131301 08/13/2014
     "Just a couple of fixes for the new Intel Skylake HD-audio support"
    ASoC: Intel: Store the entry_point read from FW file
    ASoC: Intel: correct the fixed free block allocation
    One new device support here, dwc3 now supports Intel's
    - Various people at Intel have done a lot more work than myself on the
    been implemented properly in the rcar-du driver and that the Intel
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
    spi: pxa2xx: Add definition for Intel Quark DDS_RATE register
    Intel Quark DDS_RATE register is defined only in register access macro. Add
    ASoC: Intel: fix sparse non static symbol warnings
    usb: dwc3: pci: add support for Intel Sunrise Point PCH
    Add PCI IDs for Intel Sunrise Point PCH.
    ASoC: Intel: Fix BYTCR machine driver MODULE_ALIAS
    ASoC: Intel: Fix BYTCR firmware name
    ASoC: Intel: Add I2C dependency to two new machines
    ASoC: Intel: fix platform_no_drv_owner.cocci warnings
    ASoC: Intel: fix platform_no_drv_owner.cocci warnings
    Rename the device_control callback of the Intel PCH DMA driver to terminate_all
    Split the device_control callback of the Intel MID DMA driver to make use
    Enable Intel Powerclamp driver on Xeon cpu id 0x56, package C-state
    This adds the SFI based cpu freq driver for some of the Intel's
       - Intel Skylake HD-audio HDMI codec support,
       - Intel ACPI support, and
      ASoC: Intel: fix possible acpi enumeration panic
      ASoC: Intel: fix return value check in sst_acpi_probe()
    Fixes: d6d71ee4a14a "PM: Introduce Intel PowerClamp Driver"
    Some network cards (Intel) produce per-channel regdomains and rely on
      thermal: Intel SoC DTS: Don't do thermal zone update inside spin_lock
      Input: i8042 - do not try to load on Intel NUC D54250WYK
    period. Intel hardware doesn't support such things, but some other
    Exynos7 and Intel ACPI support plus a fix for register cache sync on the
    ASoC: Intel: fix possible acpi enumeration panic
    Cc: Intel GFX <intel-gfx@lists.freedesktop.org>
    ASoC: Intel: fix return value check in sst_acpi_probe()
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
       - DMAR device hotplug in the Intel VT-d driver.  It is now possible
    Add support for Freescale MMA9551L Intelligent Motion-Sensing Platform.
    The fourth patch adds support for coherent_rmb() to the Intel fm10k, igb,
      In the driver side, the biggest changes are the support for new Intel
       - Lots of updates for the newer Intel SoC support, including support
         Intel Quark X1000 and Samsung Exynos 7 controllers"
      spi: spi-pxa2xx: SPI support for Intel Quark X1000
      series.  Mainly new hardware support, with Intels new embedded SoC as
       - New driver for the Intel CherryView/Braswell pin controller, the
         first Intel pin controller to fully take advantage of the pin
       - Split out Intel pin controllers to their own subdirectory.
      pinctrl: Add Intel Cherryview/Braswell pin controller support
      Circuit) chips on the Intel Baytrail-T and Baytrail-T-CR platforms.
      Intel platforms should be able to handle power management of the DMA
         in Volume 3, section 14.4, of the Intel SDM in the intel_pstate
       - New Intel Broadwell-H ID for intel_pstate (Dirk Brandewie).
         by the PMIC chips on the Intel Baytrail-T and Baytrail-T-CR
       - Intel RAPL (Running Average Power Limit) power capping driver fixes
        Hardware name: Intel Corporation S2600CP/S2600CP, BIOS RMLSDP.86I.00.29.D696.1311111329 11/11/2013
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
      x86, mpx: Add documentation on Intel MPX
    Intel SDM table 6-2 ("Priority Among Simultaneous Exceptions and Interrupts")
       - More prep patches for Intel PT, including a a thread stack and more
       - More Intel PT work, including a facility to export sample data
    Intel Wired LAN Driver Updates 2014-12-09
    kernel: [  255.139514] Hardware name: Intel RML,PCH/Ibis_QC_18, BIOS 1.0.10 05/15/2012
    thermal: Intel SoC DTS: Don't do thermal zone update inside spin_lock
    Hardware name: Intel Corp. VALLEYVIEW B3 PLATFORM/NOTEBOOK, BIOS BYTICRB1.86C.0092.R31.1408290850 08/29/2014
      mmc: sdhci-acpi: Add two host capabilities for Intel
    Intel Wired LAN Driver Updates 2014-12-06
    Update the Intel Ethernet drivers to use eth_skb_pad() and skb_put_padto
      x86: Add support for Intel HWP feature detection.
    interesting thing for most users is the Intel driver updates which will
     - Lots of updates for the newer Intel SoC support, including support
    Intel Wired LAN Driver Updates 2014-12-05
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
Author: John Harrison <John.C.Harrison@Intel.com>
    Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    on Intel hardware are tied to a fixed CRTC, go ahead and set state->crtc
    Source: Intel Architecture Instruction Set Extensions Programming
    x2APIC has no registers for DFR and ICR2 (see Intel SDM 10.12.1.2 "x2APIC
    ALSA: hda - Define the DCAPS preset for the old Intel chipsets
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Cc: John Harrison <John.C.Harrison@Intel.com>
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Cc: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Reviewed-by: John Harrison<John.C.Harrison@Intel.com>
    Input: i8042 - do not try to load on Intel NUC D54250WYK
    The Intel NUC D54250WYK has no PS/2 controller, however the DSDT declares
    mmc: sdhci-acpi: Add two host capabilities for Intel
    Intel host controllers are capable of doing the bus
      In addition to UFS, there's a blacklist for the Intel Multi-Flex array
      scsi: add Intel Multi-Flex to scsi scan blacklist
    ASoC: Intel: Move capture PCM pin to PCM0 for Broadwell/Haswell
    ASoC: Intel: Correct the xmax volume
    ASoC: Intel: Remove useless loopback volume control for Broadwell
    spi: spi-pxa2xx: SPI support for Intel Quark X1000
    There are two SPI controllers exported by PCI subsystem for Intel Quark X1000.
    Intel Quark X1000.
    This piece of work is derived from Dan O'Donovan's initial work for Intel Quark
    ASoC: Intel: Fix stream volume set no effect issue on Broadwell
     "Misc fixes: two Intel uncore driver fixes, a CPU-hotplug fix and a
    ASoC: Intel: chv_platform_data can be static
    Intel Wired LAN Driver Updates 2014-11-20
    Intel.  First updates the driver to clear the status bits on allocation
    ASoC: Intel: add support for Cherrytrail and Braswell in SST driver
    ASoC: Intel: Add Cherrytrail & Braswell machine driver cht_bsw_rt5672
    Add machine driver for two Intel Cherryview-based platforms, Cherrytrail and
    ASoC: Intel: byt_rvp_platform_data can be static
    scsi: add Intel Multi-Flex to scsi scan blacklist
    Intel Multi-Flex LUNs choke on REPORT SUPPORTED OPERATION CODES
    order as we should have been.  On Intel, this is all just
                                                   -- Intel SDM Volume 3B
    ASoC: Intel: add BYTCR machine driver with RT5640
    To reference Intel SDM 5.5 ("Privilege Levels"): "Privilege levels are checked
    MONITOR. Apparetnly, the Intel SDM description that led to this patch is
    ASoC: Intel: cleanup runtime_pm initialization
    Intel Wired LAN Driver Updates 2014-11-18
    in each IRQ enable/status registers. On Intel platforms it is more
    customized PMIC for Intel platform and the amount of shared IRQs are
    Intel: 0  1  2  3  4  5  6  7      0  1  2  3  4  5  6  7
    According to Intel VT-d specification, _DSM method to support DMAR
    On Intel platforms, an IO Hub (PCI/PCIe host bridge) may contain DMAR
    bridge hotplug on Intel platforms.
    According to Section 8.8 "Remapping Hardware Unit Hot Plug" in "Intel
    http://www.asrock.com/mb/Intel/Z87E-ITX/?cat=Download&os=All
    x86, mpx: Add documentation on Intel MPX
    information about Intel MPX.
    According to Intel SDM extension, MPX configuration and status registers
    ASoC: Intel: add missing ACPI device table
    Intel audio devices enumerated from ACPI.
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
      ahci: Add Device IDs for Intel Sunrise Point PCH
    ASoC: Intel: mrfld- add ACPI module
    ASoC: rt5670 : Add ACPI match ID for Intel CHT/BSW platforms
    So on Intel CherryTrail/Braswell platforms, the codec can be enumerated from
    The Intel drivers were pretty much just using the plain vanilla GFP flags
    x86: Add support for Intel HWP feature detection.
    is reproduced on some HP laptops based on Intel Bay Trail [1] as well as on
    This patch uses the per CPU model functions to handle the differences. Intel
    Intel Wired LAN Driver Updates 2014-11-11
      - Intel Sandy Bridge - Thermal Management Controller [8086:0103];
      - Intel Xeon E5 v3/Core i7 Power Control Unit [8086:2fc0];
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    Intel SDM 25.4.2 says "If CALL or JMP accesses a TSS descriptor directly
    Although Intel SDM mentions bit 63 is reserved, MOV to CR3 can have bit 63 set.
    As Intel SDM states in section 4.10.4 "Invalidation of TLBs and
    According to Intel SDM push of segment selectors is done in the following
    destination. This is the reverse of the usual Intel convention in which the
    Real-mode exceptions do not deliver error code. As can be seen in Intel SDM
     - More prep patches for Intel PT, including a a thread stack and
    This has been tested on Intel Galileo board with recent net-next tree.
    ASoC: Intel: mrfld - remove non static definition
    According to Intel Vt-d specs(Feb 2011, Revision 1.3), Chapter 9.1 and 9.2,
    ASoC: Intel: mrfld - add shim save restore
    ASoC: Intel: mrfld - create separate module for pci part
    ASoC: Intel: mrfld - remove unnecessary check for pointer
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    ASoC: Intel: Fix build with CONFIG_SLEEP enabled.
    ASoC: Intel: Fix the driver data not set issue
    pinctrl: Add Intel Cherryview/Braswell pin controller support
    This driver supports the pin/GPIO controllers found in newer Intel SoCs
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
Author: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
Author: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
      pinctrl: baytrail: show output gpio state correctly on Intel Baytrail
    Intel Wired LAN Driver Updates 2014-11-03
    ASoC: Intel: Correct a macro for FW message
    Adding ACPI ID used on newer Intel SoCs.
    KVM: x86: Enable Intel AVX-512 for guest
    Expose Intel AVX-512 feature bits to guest. Also add checks for
    should be generated even if CPL>0. This is according to Intel SDM Table 6-2:
    This is according to Intel SDM 5.6.1 ("Accessing Data in Code Segments").
      processors, and Intel 64 processors.
    Intel's formulation could mean that it isn't even zeroed, but current
    As Intel SDM says: "In 64-bit mode, the effective address components are added
    Intel SDM 17.2.4 (Debug Control Register (DR7)) says: "The processor clears the
    KVM does not deliver x2APIC broadcast messages with physical mode.  Intel SDM
    In addition, the local-apic enables cluster mode broadcast. As Intel SDM
    ASoC: Intel: fix missing mutex
      x86: Don't enable F00F workaround on Intel Quark processors
    ASoC: Intel: Add jack detection for Broadwell
    ASoC: Intel: more probe modularization for sst
    ASoC: Intel: modularize driver probe and remove
    ASoC: Intel: move the driver context allocation to routine
    ASoC: Intel: move the lock and wq initialization to routine
    ASoC: Intel: move the driver wq init to a routine
    ASoC: Intel: mfld-pcm: Fix to Store device context in sst_data
    ASoC: Intel: sst - add compressed ops handling
    ASoC: Intel: use correct firmware name
    ASoC: Intel: sst: load firmware using async callback
    ASoC: Intel: use lock when changing SST state.
    ASoC: Intel: sst: add runtime power management handling
    ASoC: Intel: mrfld: Fix runtime pm calls in sst_open_pcm_stream
    Intel Wired LAN Driver Updates 2014-10-30
    ASoC: Intel: Work around to fix HW D3 potential crash issue
      ASoC: Intel: HSW/BDW only support S16 and S24 formats.
    ASoC: Intel: fix build with runtime PM disabled.
    ASoC: Intel: Add debug output when boot fails.
    Hardware name: Intel Corporation W2600CR/W2600CR, BIOS SE5C600.86B.99.99.x028.061320111235 06/13/2011
    ASoC: Intel: Fix block is enabled multiple times issue
     - More Intel PT work, including a facility to export sample data (comms,
    ASoC: Intel: Add PM support to HSW/BDW PCM driver
    ASoC: Intel: Add PM support to HSW/BDW IPC driver
    ASoC: Intel: Add PM support to the HSW/BDW DSP core.
    ASoC: Intel: Add generic support for DSP wake, sleep and stall
    ASoC: Intel: dw_pdata can be static
    Intel PT decoding works by synthesizing events (primarily branch events)
    Add an index of the event identifiers, in preparation for Intel PT.
    Intel PT decodes trace information on that basis.  In full-trace mode, that
    information can be recorded when the Intel PT trace is read, but in
    sample-mode the Intel PT trace data is embedded in a sample and it is in
    Intel PT sampling is used by calling perf_event__synthesize_id_index().
    ASoC: Intel: Add dependency on DesignWare DMA controller
    There's also a boot crash on Intel E5-1630 v3 CPUs reported for another
    Cc: Peter Zijlstra (Intel) <peterz@infradead.org>
    MAINTAINERS: Add entry for Intel pin controller drivers
    Add MAINTAINERS entry for Intel pin controller drivers. I will be
    pinctrl: Move Intel Baytrail pinctrl driver under intel directory
    We are going to have more pinctrl drivers for Intel hardware so separate
    Intel MID platforms has no legacy interrupts, so no IRQ descriptors
    x86: Don't enable F00F workaround on Intel Quark processors
    The Intel Quark processor is a part of family 5, but does not have the
    ASoC: Intel: Make ADSP memory block allocation more generic
    ASoC: Intel: update scratch allocator to use generic block allocator
    ASoC: Intel: Add call to calculate offsets internally within the DSP.
    ASoC: Intel: Add runtime module support.
    ASoC: Intel: Add DMA firmware loading support
    Two DMA engines are supported, DesignWare and Intel MID.
    ASoC: Intel: Add runtime module lookup API call
    ASoC: Intel: Provide streams with dynamic module information
    pinctrl: baytrail: show output gpio state correctly on Intel Baytrail
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
Author: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    ASoC: Intel: mrfld: Define sst_res_info for acpi
    ASoC: Intel: mrfld - Define ipc_info structure
    ASoC: Intel: mrfld: Replace pci_id with unique device id
    ahci: Add Device IDs for Intel Sunrise Point PCH
    This patch adds the AHCI-mode SATA Device IDs for the Intel Sunrise Point PCH.
    We also have a new PCI ID for Intel Braswell platform so they can use
    Intel Wired LAN Driver Updates 2014-10-23
        Hardware name: Intel Corporation S2600CP/S2600CP, BIOS RMLSDP.86I.00.29.D696.1311111329 11/11/2013
    written to certain MSRs. The behavior is "almost" identical for AMD and Intel
    non-canonical address is written on Intel but not on AMD (which ignores the top
    Intel and AMD.  To eliminate the differences between the architecutres, the
    Some references from Intel and AMD manuals:
    According to Intel SDM description of WRMSR instruction #GP is expected on
     "Intel, nouveau, radeon and qxl.
    As result, functionfs does not work on Intel platforms using dwc3 driver
      pwm: lpss: Add ACPI and PCI IDs for Intel Braswell
    usb: dwc3: pci: Add PCI ID for Intel Braswell
    ASoC: Intel: Add new dependency for Haswell machine
    ASoC: Intel: Add new dependency for Broadwell machine
    ASoC: Intel: sst: Add makefile and kconfig changes
    ASoC: Intel: sst: Add some helper functions
    ASoC: Intel: sst: add stream operations
    ASoC: Intel: sst: Add IPC handling
    ASoC: Intel: sst - add pcm ops handling
    ASoC: Intel: mrfld - Add DSP load and management
    ASoC: Intel: mrfld - add the dsp sst driver
    ASoC: Intel: mrfld: fix semicolon.cocci warnings
    ASoC: Intel: Make HSW/BDW pointer debug verbose
    ASoC: Intel: Add 4 channel support to DSP.
    ASoC: Intel: Add TDM support to HSW/BDW SSP port
    ASoC: Intel: mrfld: add the DSP mixers
    ASoC: Intel: mfld-pcm: add FE and BE ops
    ASoC: Intel: mrfld: add the DSP DAPM widgets
    ASoC: Intel: mrfld: add DSP core controls
    ASoC: Intel: mrfld: add the gain controls
      i2c: i801: Add Device IDs for Intel Sunrise Point PCH
      a new Intel HD-audio controller"
      ALSA: hda_intel: Add Device IDs for Intel Sunrise Point PCH
    Intel Wired LAN Driver Updates 2014-10-16
    ASoC: Intel: HSW/BDW only support S16 and S24 formats.
    i2c: i801: Add Device IDs for Intel Sunrise Point PCH
    This patch adds the I2C/SMBus Device IDs for the Intel Sunrise Point PCH.
    ALSA: hda_intel: Add Device IDs for Intel Sunrise Point PCH
    This patch adds the HD Audio Device IDs for the Intel Sunrise Point PCH.
      - Add support for Intel Braswell in lpc_ich
      - Add support for Intel 9 Series PCH in lpc_ich
      - Add support for Intel Quark ILB in lpc_sch"
     Hardware name: Intel Corporation S2600CP/S2600CP, BIOS RMLSDP.86I.00.29.D696.1311111329 11/11/2013
       - fix and update Intel Quark [Galileo] SoC platform support
       - Optimized support for Intel "Cluster-on-Die" (CoD) topologies (Dave
       - Enhance Intel memory events support (Stephane Eranian)
       - Refactor the Intel uncore driver to be more maintainable (Zheng
       - Enhance and fix Intel CPU and uncore PMU drivers (Peter Zijlstra,
       - Don't truncate Intel style addresses in 'annotate' (Alex Converse)
       - Intel PT prep work, from Adrian Hunter, including:
    Hardware name: Intel Corporation W2600CR/W2600CR, BIOS SE5C600.86B.99.99.x028.061320111235 06/13/2011
       - sdhci: Add support for Intel Braswell
      mmc: sdhci-pci: Set SDHCI_QUIRK2_STOP_WITH_TC for Intel BYT host controllers
      mmc: sdhci-acpi: Set SDHCI_QUIRK2_STOP_WITH_TC for Intel host controllers
       - Real system support for the Intel drivers and a bunch of fixes and
      ASoC: Intel: byt-rt5640: fix coccinelle warnings
      Move Intel SNB device ids from sb_edac to pci_ids.h
    Results are from a quad core Intel E3-1270 V2@3.50GHz box with bnx2x 10G card.
    applications, in networking (Intel DPDK, EZchip NPS) and with the advent
         adding support for 133MHz I2C source clock on Intel Baytrail to it
        - Add ACS quirk for Intel 10G NICs (Alex Williamson)
      10) Add driver for Intel FM10000 Ethernet Switch, from Alexander
      Update Intel Ethernet Driver maintainers list
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Move Intel SNB device ids from sb_edac to pci_ids.h
    Intel IA32 SDM Table 15-14 defines channel 0xf as 'not specified', but
     - Real system support for the Intel drivers and a bunch of fixes and
         improvements (including improved Windows support on Intel and
    Intel processors which don't report cache information via cpuid(2)
    report this data. For Intel that callback is is intel_size_cache().
    of intel_size_cache() on Intel processors which currently no code
    See Intel Quark Core DevMan_001.pdf section 6.4.11
       - Lots of enhancements to the Designware driver to support new Intel
    Update Intel Ethernet Driver maintainers list
    I will no longer be working for Intel as of today.  As such I am removing
    customized AXP288 PMIC for Intel Baytrail-CR platforms. GPADC device
    X-Powers AXP288 is a customized PMIC for Intel Baytrail-CR platforms. Similar
    driver needs an input source clock, and this is not an Intel LPSS device
     - Real system support for the Intel drivers and a bunch of fixes and
        ignored on Intel processors and causes reserved bit page faults on
    ASoC: Intel: byt-rt5640: fix coccinelle warnings
    Intel Wired LAN Driver Updates 2014-10-02
    Hardware name: Intel Corporation W2600CR/W2600CR, BIOS SE5C600.86B.99.99.x028.061320111235 06/13/2011
    mmc: sdhci-pci: Set SDHCI_QUIRK2_STOP_WITH_TC for Intel BYT host controllers
    Add quirk SDHCI_QUIRK2_STOP_WITH_TC for Intel BYT host controllers.
    mmc: sdhci-acpi: Set SDHCI_QUIRK2_STOP_WITH_TC for Intel host controllers
    Add quirk SDHCI_QUIRK2_STOP_WITH_TC for Intel host controllers.
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    ASoC: Intel: byt-rt5640: Set card as fully routed
    ASoC: Intel: byt-rt5640: Add quirk for Dell Venue 8 Pro tablet
    Convert two more Intel NIC drivers to dev_consume_skb_any() to help
    For the Intel e1000e driver, the same change was applied in 2008 with
      PCI: Add ACS quirk for Intel 10G NICs
    ASoC: Intel: byt-rt5640: Enable DMIC interface for default DAPM route
    PCI: Add ACS quirk for Intel 10G NICs
    Intel has verified there is no peer-to-peer between functions for the below
    Generalize the Solarflare quirk and add these Intel 10G NICs.
    ASoC: Intel: byt-rt5640: Add quirk for Asus T100
    ASoC: Intel: byt-rt5640: Remove IN2N pin from DAPM route table
    [   73.420837] Hardware name: Intel Corporation SandyBridge Platform/LosLunas CRB, BIOS ASNBCPT1.86C.0075.P00.1106281639 06/28/2011
    ASoC: Intel: byt-max98090: Set card as fully routed
    Intel Wired LAN Driver Updates 2014-09-23
    interface.  The Intel FM10000 Ethernet Switch is a 48-port Ethernet switch
    places to clear key memory when it's freed and Intel claims copyright
    the copyright lines by adding Intel Corp. to them.
    mfd: lpc_sch: Add support for Intel Quark X1000
    Intel Quark X1000 SoC supports IRQ based GPIO. This patch will
    pci_ids: Add support for Intel Quark ILB
    This patch adds the PCI id for Intel Quark ILB.
    mfd: lpc_ich: Add Device IDs for Intel 9 Series PCH
    This patch adds the LPC Device IDs for the Intel 9 Series PCH.
    mfd: lpc_ich: Add PCI ID for Intel Braswell
    ASoC: Intel: mfld-pcm: add control for powering up/down dsp
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Tested on an Intel Xeon server with 48 cores, Ivybridge and on
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Both these Intel and AMD systems break an assumption which is
    Intel mode is dependent on BIOS options and I do not know of a
            Hardware name: Intel Corporation S2600WTT/S2600WTT, BIOS GRNDSDP1.86B.0036.R05.1407140519 07/14/2014
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    reserved bits which were not according to Intel SDM.  However, residue was left
    set and the D-bit clear." - Intel SDM "Interrupt 13â€”General Protection
    Put the code to check present of the Intel bug from parport_EPP_supported
    For controllers with errata like Intel CF118, we previously waited for a
    Some newer Intel SoCs, like Braswell already have more than 256 GPIOs
    for newer Intel SoCs like Braswell. In order to support GPIO controllers
    But, like Intel Quark X1000 SOC, which has a single PCI function exporting
    fm10k: Add skeletal frame for Intel(R) FM10000 Ethernet Switch Host Interface Driver
    fm10k driver which supports the Intel(R) FM10000 Ethernet Switch Host
    Intel Wired LAN Driver Updates 2014-09-18
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    spi/pxa2xx-pci: Add support for Intel Braswell
    example, when the Intel PT PMU is added, it will be possible to specify:
    Decoding an Intel PT trace of the kernel requires an accurate kernel
    Intel PT trace data would not contain TSC packets, and the decoder would
    ASoC: Intel: mrfld: Use snd_soc_dai_get_drvdata to derive drv data
    ASoC: Intel: mrfld: add bytes control for modules
    ASoC: Intel: mfld-pcm: don't call trigger ops to DSP for internal streams
    Hardware name: Intel Corporation W2600CR/W2600CR, BIOS SE5C600.86B.99.99.x028.061320111235 06/13/2011
    Added following branding Strings for Intel custom HBAs support.
    Intel(R) Integrated RAID Module RMS3JC080       0x1000          0x0097          0x8086                  0x3521
    Intel(R) RAID Controller RS3GC008               0x1000          0x0097          0x8086                  0x3522
    Intel(R) RAID Controller RS3FC044               0x1000          0x0097          0x8086                  0x3523
    Intel(R) RAID Controller RS3UC080               0x1000          0x0097          0x8086                  0x3524
    places to clear key memory when it's freed and Intel claims copyright
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Intel Wired LAN Driver Updates 2014-09-12
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
      serial: 8250_dw: Add ACPI ID for Intel Braswell
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3467
    The original motivation for these patches was for an Intel CPU
    serial: 8250_pci: Add PCI IDs for Intel Braswell
    Add new PCI IDs to cover newer Intel SoCs such as Braswell.
    like Intel Bay Trail. In order to support such systems, we explicitly bind
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Due to HW issue, SDHCI host controller on Intel
    mmc: sdhci-pci: enable runtime pm for Intel Merrifield platform
    Enable runtime pm support on Intel Merrifield platform.
    [    2.197370]  Intel Corporation Medfield/iCDKB
    mmc: sdhci: Add PCI IDs for Intel Braswell
    The new split Intel uncore driver code that recently went
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    serial: 8250_dw: Add ACPI ID for Intel Braswell
    Another new ACPI identifier for the 8250 dw bindings to cover newer Intel
    with limited LE buffers (e.g. both Intel and Broadcom seem to have this
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
      ata_piix: Add Device IDs for Intel 9 Series PCH
      ahci: Add Device IDs for Intel 9 Series PCH
       - New Intel Haswell CPU ID for the RAPL driver from Jason Baron.
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Intel Wired LAN Driver Updates 2014-09-06
    Intel Wired LAN Driver Updates 2014-09-04
    cfg80211: add Intel Mobile Communications copyright
    mac80211: add Intel Mobile Communications copyright
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
    [  992.956915] Hardware name: Intel Corporation S2600CO/S2600CO, BIOS SE5C600.86B.02.03.0003.041920141333 04/19/2014
    iwlwifi: add Intel Mobile Communications copyright
    drm/i915: Add "Intel Corporation" as module author
    Intel to the list.
    Cc: John Harrison <John.C.Harrison@Intel.com>
    page table entries.  Intel ignores it; AMD ignores it in PDEs, but reserves it
    struct kvm_vcpu_arch (mmio_gfn). On Intel EPT-enabled hosts, KVM sets
    (3) Guest attempts to read or write to gpa X again. On Intel, this
    Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz
    iwlwifi: Remove module build requirement for Intel Wireless WiFi
      spi/pxa2xx: Add ACPI ID for Intel Braswell
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2675
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-1330
     - New Intel Braswell device ID for the ACPI LPSS (Low-Power Subsystem)
     - New Intel Braswell CPU ID for intel_pstate from Mika Westerberg
      ACPI / LPSS: Add ACPI IDs for Intel Braswell
      usb: pch_udc: usb gadget device support for Intel Quark X1000
    Intel Wired LAN Driver Updates 2014-08-27
    ata_piix: Add Device IDs for Intel 9 Series PCH
    This patch adds the IDE mode SATA Device IDs for the Intel 9 Series PCH.
    ahci: Add Device IDs for Intel 9 Series PCH
    This patch adds the AHCI mode SATA Device IDs for the Intel 9 Series PCH.
      ACPI / LPSS: Add ACPI IDs for Intel Braswell
    This is pretty much the same as Intel Baytrail, only the CPU ID is
    log with its "Intel pstate controlling ..." message for each CPU.
    through MSR's on other Intel architectures. While selecting IOSF_MBI is
    ACPI / LPSS: Add ACPI IDs for Intel Braswell
    Enable more identifiers for the existing devices for Intel Braswell and
    Which breaks the boot on Intel MID platforms such as Medfield:
     "Intel and radeon fixes.
    The most interesting part is the addition of Intel Quark X1000 support
      * More Intel PT prep stuff, including:
    side since it seems no one from outside Intel is using it for now.
    pwm: lpss: Add ACPI and PCI IDs for Intel Braswell
      ASoC: Intel: Restore Baytrail ADSP streams only when ADSP was in reset
      ASoC: Intel: Wait Baytrail ADSP boot at resume_early stage
      ASoC: Intel: Merge Baytrail ADSP suspend_noirq into suspend_late
      ASoC: Intel: Update Baytrail ADSP firmware name
      i2c: i801: Add PCI ID for Intel Braswell
    spi/pxa2xx: Add ACPI ID for Intel Braswell
    usb: pch_udc: usb gadget device support for Intel Quark X1000
    This patch is to enable the USB gadget device for Intel Quark X1000
    the integrated Intel xhci controller on a Haswell laptop:
    00:14.0 USB controller [0c03]: Intel Corporation 8 Series USB xHCI HC [8086:9c31] (rev 04)
    i2c: i801: Add PCI ID for Intel Braswell
    Intel SDM 10.5.4.1 says "When the timer generates an interrupt, it disarms
    Intel CLTS), but never from common code; hence, there's no need for
      * Don't truncate Intel style addresses in 'annotate'. (Alex Converse)
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5476
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5389
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5456
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5290
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4971
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5291
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5289
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4984
    Intel Wired LAN Driver Updates 2014-08-15
    ASoC: Intel: add mrfld DSP defines
    ASoC: Intel: mfld-pcm: Change sst_ops prototypes to take dev parameter
    ASoC: Intel: mfld-pcm: Use function instead of ioctl
    ASoC: Intel: Fix to use byte control interface
     "Two Intel-platform-specific updates to intel_idle, and a cosmetic
    Power efficiency improves on Baytrail (Intel Atom Processor E3000)
    perf annotate: Don't truncate Intel style addresses
     - Lots of updates and fixes, especially to the DaVinci, Intel,
    [   80.785688] Hardware name: Intel Corporation S2600CO/S2600CO, BIOS SE5C600.86B.02.03.0003.041920141333 04/19/2014
       - sdhci-pci: Add support for Intel Quark X1000
    Intel Wired LAN Driver Updates 2014-08-12
      The testing in tip, Linux-next and inside of Intel on various machines
    When doing a system-wide trace with Intel PT, the jump label set up as a
    causes an Intel PT decoding error because the object code (obtained from
    perf/x86/intel: Update Intel models
    Fix missing include in Intel i40e driver. Without this include linux next
    ASoC: Intel: Restore Baytrail ADSP streams only when ADSP was in reset
    ASoC: Intel: Wait Baytrail ADSP boot at resume_early stage
    ASoC: Intel: Merge Baytrail ADSP suspend_noirq into suspend_late
      i2c: i801: Add device ID for Intel Wildcat Point PCH
       - use the gpiolib irqchip helpers for the ST SPEAr and Intel Baytrail
       - new driver for Intel PMICs (generic) and specifically Crystal Cove
    Unlike other Intel LPSS devices, the PWM does not have the
       - Intel Braswell support
       - Lots of updates and fixes, especially to the DaVinci, Intel,
      ALSA: hda - add PCI IDs for Intel Braswell
      ASoC: Intel: update stream only on stream IPC msgs
    x86-64 Intel Core2 Q8400, system memory 4GB, Ubuntu 12.04,
    ASoC: Intel: Update Baytrail ADSP firmware name
    ("fw_sst_0f28: Add firmware for Intel Baytrail SST DSP").
       - preparations for hotplug support in the Intel IOMMU driver
            Hardware name: Intel Corporation Shark Bay Client platform/WhiteTip Mountain 1, BIOS HSWLPTU1.86C.0119.R00.1303230105 03/23/2013
       - Intel SOC driver updates, by Aubrey Li.
      x86/platform: New Intel Atom SOC power management controller driver
       - Various fixes and prep work related to supporting Intel PT (Adrian
       - More prep work to support Intel PT: (Adrian Hunter)
    Intel did some benchmarking on our network throughput when Linux on Hyper-V
    Based on experimentation Intel did, they say there was some improvement in throughput
     - Intel QAT crypto driver
       - One new edac driver for Intel E3-12xx DRAM controllers.
        - Add DMA alias quirk for Intel 82801 bridge (Alex Williamson)
      PCI: Add bridge DMA alias quirk for Intel 82801 bridge
     - Lots of updates and fixes, especially to the DaVinci, Intel,
    ALSA: hda - add PCI IDs for Intel Braswell
    Add HD Audio Device PCI ID for the Intel Braswell platform.
    It is an HDA Intel PCH controller.
    Reported-by: Intel QA Team.
    Intel Wired LAN Driver Updates
    Intel XL710 adapters. This patch is limited to only new FCoE
       - fixing a preemption issue in the Intel iwmmxt code.
    The "ii_pci20kc" module is a comedi driver for Intelligent Instruments
    ASoC: Intel: update stream only on stream IPC msgs
    ASoC: Intel: Don't issue ipc when processing response
    ASoC: Intel: Delete message when IPC timeout occurs
    ASoC: Intel: Add dependency to DW_DMAC for BDW platform
    ASoC: Intel: mfld-pcm: Allocate platform data
    ASoC: Intel: mfld-pcm: Fix to use correct sst_data pointer
    This has been run through Intel's LKP tests across a wide range
    ASoC: Intel: Check ops before we derefference pointers.
    ASoC: Intel: Add debug to set DX state
    ASoC: Intel: Add notification trace for reset.
    ASoC: Intel: Add macros for SST shim register bits.
    ASoC: Intel: Fix naming of HMDC register macros.
    Intel Wired LAN Driver Updates 2014-07-25
    According to the Intel SDM vol 3A (order code 253668-051US, June 2014),
    Up to 2002/2003, Intel used an "old format" for the microcode update
    hunt down an old copy of the Intel SDM to validate this through its
    Sometime in 2002/2003 (AFAICT, for the Prescott processors), Intel
    that the microcode container is in the old format, is because Intel
    ever since, as Intel seems to set all reserved fields to zero on the
     o More prep work to support Intel PT: (Adrian Hunter)
    x86/platform: New Intel Atom SOC power management controller driver
    Intel Wired LAN Driver Updates 2014-07-24
     Hardware name: Intel Corporation S2600CO/S2600CO, BIOS SE5C600.86B.02.02.0002.122320131210 12/23/2013
    E.g: Intel PT decoding uses sched_switch events to determine which task
    is running on which cpu.  The Intel PT data comes straight from the
    Intel PT decoding walks the object code to reconstruct the trace.  A
    Haswell and newer Intel CPUs have support for RTM, and in that case DR6.RTM is
    platforms with Intel CPUs.
    For example: on Intel i7-3770 @ 3.4GHz the policy->cpuinfo.min_freq = 1600000
    of load without and with this patch. On Intel i7-3770 @ 3.40GHz:
    Tested on Intel i7-3770 CPU @ 3.40GHz and on ARM quad core 1500MHz Krait
    Benchmarks on Intel i7 shows a performance improvement on low and medium
    According to Intel 64 and IA-32 Architectures SDM, Volume 3,
     "Intel fixes came in late, but since I debugged one of them I'll send
      o Various fixes and prep work related to supporting Intel PT (Adrian Hunter)
    i2c: i801: Add device ID for Intel Wildcat Point PCH
    Intel_swap_events extension.
    Intel Wired LAN Driver Updates 2014-07-16
    ASoC: Intel: Add Broadwell Machine support
    ASoC: Intel: Update FW version readback
     "Tooling fixes and an Intel PMU driver fixlet"
      Intel ISA PCIC probe: Ricoh RF5C296/396 ISA-to-PCMCIA at port 0x3e0 ofs 0x00, 2 sockets
      ALSA: hda - Revert stream assignment order for Intel controllers
    When the initialization of Intel HDMI controller fails due to missing
    ASoC: Intel: mfld: add generic parameter interface
    ASoC: Intel: mfld: add dsp error codes
    ASoC: Intel: add sst shim register start-end variables
    ASoC: Intel: Start with all memory banks disabled
    ASoC: Intel: Use a table for ADSP SRAM shift
    ASoC: Intel: Merge wild cat point ADSP DRAM regions
    ASoC: Intel: Add dummy read for SRAM block enable
    ASoC: Intel: Cleanup HSW pcm format support
    ALSA: hda - Revert stream assignment order for Intel controllers
    machine with Intel controller (8086:1e20) + VIA VT1802 codec, the
    the stream assignment order, and follow the old behavior for Intel
    USB: ehci-pci: USB host controller support for Intel Quark X1000
    The EHCI packet buffer in/out threshold is programmable for Intel Quark X1000
    Intel Atom E600 series processors. As such, its drivers are only
    mmc: sdhci-pci: SDIO host controller support for Intel Quark X1000
    This patch is to enable SDIO host controller for Intel Quark X1000.
    function to do this common work.  Model this function in the Intel
      PCI: Add bridge DMA alias quirk for Intel 82801 bridge
    (e.g. Intel and Broadcom) but some do not (e.g. CSR). It's therefore
    Intel Wired LAN Driver Updates 2014-07-02
Author: John Harrison <John.C.Harrison@Intel.com>
    Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
    The NVIDIA Tegra 3 based Apalis T30 module contains an Intel i210 resp.
    Tested with the Intel NUC DN2820FYK,
    Bluetooth: Ignore isochronous endpoints for Intel USB bootloader
    The isochronous endpoints are not valid when the Intel Bluetooth
    Bluetooth: Handle Intel USB bootloader with buggy interrupt
    The interrupt interface for the Intel USB bootloader devices is only
    Bluetooth: Add support for Intel bootloader devices
    Intel Bluetooth devices that boot up in bootloader mode can not
    S:  Manufacturer=Intel(R) Corporation
    S:  Product=Intel(R) Wilkins Peak 2x2
    PCI: Add bridge DMA alias quirk for Intel 82801 bridge
    Bluetooth: Set HCI_QUIRK_INVALID_BADDR for Intel USB default address
    When the Intel USB controller has a default address, then set the quirk
    Add a driver for the E3-1200 series of Intel DRAM controllers, based on
    calls. According to the Intel datasheet for the E3-1200 processor:
    Bluetooth: Check for default address of Intel USB controllers
    Some Intel Bluetooth controllers come with a default address. If this
    Bluetooth: Add public address configration for Intel USB devices
    For the Intel based USB devices add support for configuration of
    I noticed this behavior on systems with Ivy Bridge processors: Intel
    Xeon CPU E5-2630 v2 and Intel Xeon CPU E7-8890 v2. On both systems,
    this bit is set. Although I read Intel System Programmer's Manual to
    Intel Wired LAN Driver Updates 2014-07-01
     NIC: Intel ixgbe/82599 chip
    Intel Wired LAN Driver Updates 2014-06-26
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4006
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5221
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4800
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5073
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4629
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4852
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4629
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5053
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4582
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-5116
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4937
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4913
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4629
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4023
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4924
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3333
    For Intel Haswell/Broadwell display HD-A controller, the 24MHz HD-A link BCLK
    Intel specific fields, as Takashi suggested.
    Intel Wired LAN Driver Updates 2014-06-24
    conformance with operational characteristics of other Intel SR-IOV
    xhci_bus_suspend needs to clear all root port wake on bits. Otherwise some Intel
    ASoC: Intel: byt-max98090: Do not change speaker and DMIC with jack state
    ASoC: Intel: byt-max98090: Do not enable MAX98090 microphone detection
    ASoC: Intel: byt-max98090: Fix jack type in order to report correctly
    ASoC: Intel: byt-max98090: Do not report SND_JACK_LINEIN
    ASoC: Intel: byt-max98090: Fix mic detect GPIO polarity
    ASoC: Intel: byt-max98090: Move MICBIAS widget to supply of Headset Mic
    ASoC: Intel: use common stream allocation method for compressed stream
    ASoC: Intel: add mrfld pipelines
    ASoC: Intel: mfld-pcm: modularize stream allocation code
    ASoC: Intel: add the mrfld fw IPC definations
    Intel Wired LAN Driver Updates 2014-06-20
    Some Intel MID platforms assumes identity mapping between GSI and IRQ,
    Some platforms, such as Intel MID and mshypv, do not support legacy
    Intel CE4100 platforms has i8259 legacy interrupt controllers, so don't
    Intel CE4100 platforms need IOAPIC support becasue some devices are
    ASoc: Intel: mfld-pcm: report pcm delay
    ASoC: Intel: mfld-pcm rename period callback arg
    ASoC: Intel: mfld_pcm: move stream handling to dai_ops
    ASoC: Intel: byt-rt5640: Enable headset mic bias voltage
    ASoC: Intel: Show Baytrail SST DSP firmware details during init
    Intel Optimized IPSEC Cryptograhpic library. For additional information,
    Intel Optimized IPSEC Cryptographic library. When both AES and AVX features
    Intel Core i5-4570:
    crypto: qat - Intel(R) QAT DH895xcc accelerator
    crypto: qat - Intel(R) QAT accelengine part of fw loader
    crypto: qat - Intel(R) QAT ucode part of fw loader
    crypto: qat - Intel(R) QAT crypto interface
    crypto: qat - Intel(R) QAT FW interface
    crypto: qat - Intel(R) QAT transport code
    crypto: qat - Intel(R) QAT driver framework
    This patch adds a common infractructure that will be used by all Intel(R)
      included in Intel SoCs, mvebu cpuidle driver fix related to sysfs)
    This is clearly stated in Intel's CMOVcc documentation.  The solution is to
    Recent Intel CPUs have 10 variable range MTRRs. Since operating systems
    This switches the Intel MID GPIO driver over to using the gpiolib
      slow speeds on Intel hardware"
    The ptp_pch driver is for a companion chip to the Intel Atom E600
    Thinkpad R61 with an Intel hotplug controller.  The controller probably has
    the Intel CF118 erratum, which means it doesn't report Command Completed
    For controllers with errata like Intel CF118, we previously timed out
    events for some commands but not others.  In the case of Intel CF118 (see
    gpio: Add support for Intel Crystal Cove PMIC
    Devices based on Intel SoC products such as Baytrail have a Power
    Also adds Intel SoC PMIC support to the build files.
    This patch provides the common I2C driver code for Intel SoC PMICs.
    On Intel Baytrail, some I2C host controllers are held in reset when the OS
    The NVIDIA Tegra 3 based Apalis T30 module contains an Intel i210 or
    Any comment containing "current Intel hardware supports" quickly
       - Intel HDMI audio fixes for Broadwell and Haswell / ValleyView
         Intel SoCs like Bay Trail.  From: Srinivas Pandruvada.
      thermal: Intel SoC DTS thermal
      Support is added for the Broadcom Kona family of SoCs and the Intel
    Intel Wired LAN Driver Updates 2014-06-11
    drm/i915: Intel-specific primary plane handling (v8)
    Intel hardware allows the primary plane to be disabled independently of
     - Provide an Intel-specific set of primary plane formats
    Intel Wired LAN Driver Updates 2014-06-09
       - addition of the Intel MID watchdog
      watchdog: add Intel MID watchdog driver support
    This patch adds platform code for Intel Merrifield.
    watchdog: add Intel MID watchdog driver support
    Add initial Intel MID watchdog driver support.
    This driver is an initial implementation of generic Intel MID watchdog
    driver. Currently it supports Intel Merrifield platform.
    Intel Wired LAN Driver Updates 2014-06-08
    Intel Wired LAN Driver Updates 2014-06-06
    in the i40e driver like all the other Intel Ethernet drivers.
    other Intel Ethernet drivers.
    events like Intel BTS) it is necessary to identify whether the process
    Intel Wired LAN Driver Updates 2014-06-05
    Based on ext4 and using the Intel VM scalability test
    size.  for example, Intel Nehalem later system will have memory range [0,
    Intel Wired LAN Driver Updates
       - More updates and fixes to the Freescale SSI, Intel and rsnd drivers
       - Intel RAPL (Running Average Power Limit) driver updates from Jacob
     "IOSF (Intel OnChip System Fabric) updates:
         because the x86 Intel uncore module wasn't ready in time for this)"
       - Intel BayTrail updates from Jin Yao, Mika Westerberg.
    - More updates and fixes to the Freescale SSI, Intel and rsnd drivers.
    These are based on Intel x86 CPU. So we can add a dependency on
        - Add Intel Patsburg (X79) root port ACS quirk (Alex Williamson)
        - Add new ID for Intel GPU "spurious interrupt" quirk (Thomas Jarosch)
    Intel Haswell has the same I2C host controller than Baytrail and it can
    example on Asus T100, an Intel Baytrail based tablet/laptop.
    ASoC: Intel: byt-rt5640: Use card PM ops from core
    ASoC: Intel: Use devm_snd_soc_register_card
    ASoC: Intel: remove duplicate headers
    ASoC: Intel: Clear stored Baytrail DSP DMA pointer before stream start
    ASoC: Intel: byt/hsw: Add missing kthread_stop to error/cleanup path
    ASoC: Intel: Add Baytrail byt-max98090 machine driver
     Hardware name: Intel Corporation S2600CP/S2600CP, BIOS SE5C600.86B.99.99.x036.091920111209 09/19/2011
    Intel Wired LAN Driver Updates
    IB/qib: Additional Intel branding changes
    as it will not be present on all platforms such as Intel
    desktops and laptops using Intel-MID.
    Intel chipsets.  Add a dev_flag bit to identify devices to be handled as
    from Intel EHCI to xHCI controller. If tried the USB2 port will be left
    "Intel xhci: refactor EHCI/xHCI port switching"
     "Just two small stable fixes: an HD-audio fix for the new Intel
      ALSA: hda - Fix onboard audio on Intel H97/Z97 chipsets
    Intel Wired LAN Driver Updates
    xhci: Switch only Intel Lynx Point-LP ports to EHCI on shutdown.
    Patch "xhci: Switch Intel Lynx Point ports to EHCI on shutdown."
    the extended config space.  For Intel NICs, this alias often seems to
    The pch_uart driver is for a companion chip to the Intel Atom E600
    The pch_phub driver is for a companion chip to the Intel Atom E600
    ASoC: Intel: avoid format string leak to thread name
    To seed up suspend and resume of devices included into Intel SoCs
    Intel Wired LAN Driver Updates
    The gpio-pch driver is for a companion chip to the Intel Atom E600
    ALSA: hda - Fix onboard audio on Intel H97/Z97 chipsets
    The recent Intel H97/Z97 chipsets need the similar setups like other
    Intel chipsets for snooping, etc.  Especially without snooping, the
    Intel Wired LAN Driver Updates
    value in the STAR MSR, but force CPL=3 (Intel instead forces
    access to the device, though it currently works on Intel hardware.
    The i2c-eg20t driver is for a companion chip to the Intel Atom E600
    The pch_dma driver is for a companion chip to the Intel Atom E600
    ASoC: Intel fixes for v3.15
    Haswell/Baytrail drivers from Intel.  It's a bit larger than is good for
      ahci: disable DEVSLP for Intel Valleyview
      are for the new Intel DSP ASoC drivers, so the impact must be fairly
      ASoC: Intel: Fix Baytrail SST DSP firmware loading
      ASoC: Intel: Fix block offset calculations.
      ASoC: Intel: Fix check for pdata usage before dereference.
      ASoC: Intel: Fix stream position pointer.
      ASoC: Intel: Fix allow hw_params to be called more than once.
      ASoC: Intel: Fix Audio DSP usage when IOMMU is enabled.
      ASoC: Intel: Fix Haswell/Broadwell DSP page table creation.
      ASoC: Intel: Fix allocated block list usage when adding blocks.
    Most of the code is re-used from the Intel/PCI HDA driver.  It brings
    Intel fixes for regressions, black screens and hangs, for 3.15.
    ASoC: Intel: Fix pcm stream context restore crash
      Hardware name: Intel Corporation Montevina platform/To be filled by O.E.M., BIOS AMVACRB1.86C.0066.B00.0805070703 05/07/2008
    The pch_can driver is for a companion chip to the Intel Atom E600
    The pch_gbe driver is for a companion chip to the Intel Atom E600
    The spi-topcliff-pch driver is for a companion chip to the Intel Atom
    ASoC: Intel: remove codec memeber from codec structs
    ASoC: Intel: add drain_notify support
    This patch adds the support to implement drain_notify in Intels mfld driver
    ASoC: Intel: Revert "rename pcm dias to media dai"
    ASoC: Intel: Fix simultaneous Baytrail SST capture and playback
    ("ASoC: Intel: Only export one Baytrail DAI") leading to non-working
    thermal: Intel SoC DTS thermal
    In the Intel SoCs like Bay Trail, there are 2 additional digital temperature
    This is a port to ARMv8 (Crypto Extensions) of the Intel implementation of the
    optional PMULL/PMULL2 instruction (polynomial multiply long, what Intel call
    ASoC: Intel: Only export one Baytrail DAI
    ASoC: Intel: Make Baytrail PCM data per stream rather than per DAI device
    ASoC: Intel fixes for v3.15
    Haswell/Baytrail drivers from Intel.  It's a bit larger than is good for
    unlikely path.  Microbenchmarks on Intel and AMD x86-64 showed that
    ASoC: Intel: Fix Baytrail SST DSP firmware loading
    Commit 10df350977b1 ("ASoC: Intel: Fix Audio DSP usage when IOMMU is
    ASoC: Intel: Use ACPI device for Baytrail PCM buffer allocation
    ("ASoC: Intel: Fix Audio DSP usage when IOMMU is enabled.") by using only
    ASoC: Intel: Allow byt-5640 machine driver and SST core go to suspend
    ASoC: Intel: Add Baytrail suspend/resume support
    ASoC: Intel: Allow Rx/Tx message list can be cleared prior to suspend
    ASoC: Intel: Move Baytrail extended fw address saving to sst_byt_boot()
    ASoC: Intel: Pass stream start position to sst_byt_stream_start()
    ASoC: Intel: Simplify Baytrail stream control IPC construction
    ASoC: Intel: Sample Baytrail DSP DMA pointer only after each period
    ASoC: Intel: Build Medfield compressed ops
    Since commit 4b68b4e1c564 (ASoC: Intel: split the pcm and compress to
    ASoC: Intel: rename pcm dias to media dai
    ASoC: Intel: remove unused sst-mfld platform dais
    ASoC: Intel: split the pcm and compress to different files
    ASoC: Intel: mark sst_set_stream_status as non static
    ASoc: Intel: rename sst-mfld-platform.c
    ASoC: Intel: remove FSF snail mail address
    ASoC: Intel: move component registration blob
    ASoC: Intel: Add support to unload/reload firmware modules.
    ASoC: Intel: Fix block offset calculations.
    The Intel 64 and IA-32 Architectures Software Developer's Manual says
    Intel Wired LAN Driver Updates
    Erratum is #23 in Intel 6 Series Chipset and Intel C200 Series Chipset
    ASoC: Intel: Fix check for pdata usage before dereference.
    drm/i915:Add the VCS2 switch in Intel_ring_setup_status_page
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4629
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4629
       - A recently added PNP quirk related to Intel chipsets intorduced a
    ASoC: Intel: Fix stream position pointer.
    ASoC: Intel: Fix allow hw_params to be called more than once.
    ASoC: Intel: Fix Audio DSP usage when IOMMU is enabled.
    The Intel IOMMU requires that the ACPI device is used to allocate all
    ASoC: Intel: Fix Haswell/Broadwell DSP page table creation.
    ASoC: Intel: Fix allocated block list usage when adding blocks.
    ASoC: Intel: Fix block allocation so we only allocate blocks once.
     "Mostly tooling fixes, plus an Intel RAPL PMU driver fix"
    Tjmax on some Intel CPUs is below 85 degrees C. One known example is
    Tjmax of 70 or 80 degrees C. Also, the Intel IA32 System Programming
    a wierd regression on Intel G33 that in a stunning display of failure
    In 64-bit code, such instructions are treated differently by Intel
    and AMD CPUs: Intel ignores the prefix altogether,
      ASoC: Intel: Fix audio crash due to negative address offset
      ASoC: Intel: Fix incorrect sizeof() in sst_hsw_stream_get_volume()
      ASoC: Intel: some incorrect sizeof() usages
      PCI: Add Patsburg (X79) to Intel PCH root port ACS quirk
      PCI: Add new ID for Intel GPU "spurious interrupt" quirk
    relevent to Intel devices, so we could use "#if defined(CONFIG_X86) &&
    Fixes: cb171f7abb9a (PNP: Work around BIOS defects in Intel MCH area reporting)
    PCI: Add new ID for Intel GPU "spurious interrupt" quirk
    Add this PCI ID to the quirk table.  Probably all other Intel GPU PCI IDs
    See f67fd55fa96f ("PCI: Add quirk for still enabled interrupts on Intel
    Intel Wired LAN Driver Updates
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4619
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4563
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4388
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4711
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3868
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4199
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2675
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4847
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4558
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4863
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4799
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4257
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4588
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4199
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2675
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4780
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4629
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4629
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3059
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3254
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4624
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4624
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3338
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4627
      xhci: Switch Intel Lynx Point ports to EHCI on shutdown.
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4388
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4704
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4639
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4689
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2675
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2675
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4522
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4357
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2424
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4629
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4413
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4597
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4269
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4577
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4386
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4590
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3680
       - Workaround for BIOSes that don't report the entire Intel MCH area
      PNP: Work around BIOS defects in Intel MCH area reporting
    Intel Wired LAN Driver Updates
      PNP: Work around BIOS defects in Intel MCH area reporting
    xhci: Switch Intel Lynx Point ports to EHCI on shutdown.
    Pointer commands on Intel LynxPoint xHCs (resulting in an endpoint that
    Revert "Bluetooth: Enable autosuspend for Intel Bluetooth device"
    Enabling autosuspend for Intel Bluetooth devices has been shown to not
    causes random packet loss on Intel PCH C_CAN hardware.
    I really wonder why all user manuals (C_CAN, Intel PCH and some more)
    ahci: disable DEVSLP for Intel Valleyview
    On Intel Valleyview SoC, SATA device sleep is not reliable. When
    ASoC: Intel: Cancel hsw_notification_work before freeing the stream
    PNP: Work around BIOS defects in Intel MCH area reporting
    Work around BIOSes that don't report the entire Intel MCH area.
    The Intel perf event uncore driver tripped over this when it claimed the
    Intel Wired LAN Driver Updates
    According to Intel specifications, PAE and non-PAE does not have any reserved
    ASoC: Intel: Fix audio crash due to race condition in stream deletion
    Intel Wired LAN Driver Updates
    ASoC: Intel: Fix audio crash due to negative address offset
    According to Intel specifications, only general purpose registers and segment
    Intel Wired LAN Driver Updates
       - an Intel uncore PMU driver potential crash fix
    ASoC: Intel: Fix incorrect sizeof() in sst_hsw_stream_get_volume()
    ASoC: Intel: some incorrect sizeof() usages
    export perf_assign_events to allow building perf Intel uncore driver
    Export __hrtimer_start_range_ns() to allow building perf Intel uncore
    00:1f.2 SATA controller: Intel Corporation 82801JI (ICH10 Family) SATA
      x86/gpu: Fix sign extension issue in Intel graphics stolen memory quirks
     "Tooling fixes, plus a simple hardware-enablement patch for the Intel
      perf/x86: Enable DRAM RAPL support on Intel Haswell
    Intel Atom E600 series processors. As such, its drivers are only
    The friendly Intel kbuild test robot reported:
    00:1f.2 SATA controller: Intel Corporation 82801JI (ICH10 Family) SATA AHCI Controller
    [   10.261572] iTCO_wdt: Intel TCO WatchDog Timer Driver v1.11
    Some fixes from Intel.
    ASoC: Intel: Fix a self assignment in sst_mem_block_alloc_scratch()
    ASoC: Intel: Fix incorrect sizeof() in sst_hsw_stream_get_volume()
    PCI: Add Patsburg (X79) to Intel PCH root port ACS quirk
    Intel has updated Red Hat bz1037684 to note that X79 PCH root ports also
    specifically identified by Intel:
    Cc: Yang Zhang <yang.z.zhang@Intel.com>
    x86/gpu: Fix sign extension issue in Intel graphics stolen memory quirks
    Intel Wired LAN Driver Updates
    Intel HCA and indeed will corrupt memory
       - Intel BayTrail support for intel_idle and ACPI idle from Len Brown.
       - Intel CPU model 54 (Atom N2000 series) support for intel_idle from
       - intel_idle fix for Intel Ivy Town residency targets from Len Brown.
       - turbostat updates (Intel Broadwell support and output cleanups)
      What is left is proper memory handling for Intel GPUs, and a change to
      x86/gpu: Print the Intel graphics stolen memory range
      x86/gpu: Add Intel graphics stolen memory quirk for gen2 platforms
      x86/gpu: Add vfunc for Intel graphics stolen memory base address
    Intel test builder caught a few instances that should test if kzalloc failed to
      mmc: sdhci-acpi: Intel SDIO has broken card detect
    cleaning up a git failure with merging the Intel branch (combined with
     - DPCM support for Intel Haswell and Bay Trail platforms.
    mmc: sdhci-acpi: Intel SDIO has broken card detect
    Intel SDIO has broken card detect so add a quirk to reflect that.
      MAINTAINERS: update Intel C600 SAS driver maintainers
    MAINTAINERS: update Intel C600 SAS driver maintainers
      mfd: lpc_ich: Add support for Intel Bay Trail SoC
      Intel Low Power Subsystem.
      pwm: add support for Intel Low Power Subsystem PWM
      will be showing up in Intel Broadwell CPU's"
      Intel MPX.  There's also a fix/workaround for OS X guests, nested
    perf/x86: Enable DRAM RAPL support on Intel Haswell
    available from the Intel website for confirmation.
    Cc: Intel Graphics Development <intel-gfx@lists.freedesktop.org>
      refactors.  There are a few new drivers, most notably, the Intel
       - A couple of Intel HDMI fixes
       - DPCM support for Intel Haswell and Bay Trail platforms, lots of
    The Intel DDX uses these to implement scanline waits in the X server.
    [   63.664869] Hardware name: Intel Corporation Shark Bay Client
       - Intel RAPL (Running Average Power Limits) driver cleanups from
            [1] "Pentium Processor Family Developer's Manual", Intel Corporation,
                and Programming Manual", Intel Corporation, 1995, order number
    pwm: add support for Intel Low Power Subsystem PWM
    Add support for Intel Low Power I/O subsystem PWM controllers found on
    Intel BayTrail SoC.
    Intel Wired LAN Driver Updates
       - Intel CPU hardware-enablement: new vector instructions support
      x86, Intel: Convert to the new bit access MSR accessors
        Intel Corporation 7 Series/C210 Series Chipset Family
    This patch adds support for the GPIO buttons on some Intel Bay Trail
    Intel Wired LAN Driver Updates
    just avoid calling the function at all if there aren't an Intel IOMMU
    cleaning up a git failure with merging the Intel branch (combined with
     - DPCM support for Intel Haswell and Bay Trail platforms.
    Intel Wired LAN Driver Updates
    cleaning up a git failure with merging the Intel branch (combined with
     - DPCM support for Intel Haswell and Bay Trail platforms.
    cleaning up a git failure with merging the Intel branch (combined with
     - DPCM support for Intel Haswell and Bay Trail platforms.
    I've been working on USB for seven years at Intel, and it's time for a
    change of pace.  I'm pleased to announce that I'll be joining the Intel
    Intel Wired LAN Driver Updates
      ACPI / LPSS: Add Intel BayTrail ACPI mode PWM
    ALSA: hda - verify pin:cvt connection on preparing a stream for Intel HDMI codec
    This is a temporary fix for some Intel HDMI codecs to avoid no sound output for
    Intel Wired LAN Driver Updates
    Upcoming Intel silicon adds a new RDSEED instruction, which is similar
    engine in the CPU without hundreds of Intel engineers knowing about
    Cc: Intel Graphics Development <intel-gfx@lists.freedesktop.org>
    mfd: lpc_ich: Add support for Intel Bay Trail SoC
    the Intel Bay Trail Atom SoC.
    gpio: ich: Add support for Intel Avoton
      - Caching output levels (see Intel external design spec, table 48-29)
    mfd: lpc_ich: Add support for Intel Avoton GPIOs
    Backmerge to help out Intel guys.
    Intel Wired LAN Driver Updates
    consistent and to align with other Intel drivers.
    not load/store-latency on Intel systems.
    x86, Intel: Convert to the new bit access MSR accessors
    Intel Wired LAN Driver Updates
    cleaning up a git failure with merging the Intel branch (combined with
     - DPCM support for Intel Haswell and Bay Trail platforms.
     - DPCM support for Intel Haswell and Bay Trail platforms.
    ASoC: Intel: don't select RT5640 if !I2C
    The rt5640 driver won't compile without I2C enabled. Hence, the Intel
     - DPCM support for Intel Haswell and Bay Trail platforms.
    On Intel BayTrail, there was case whereby the resulting fast mode
    On certain motherboards (mainly Intel NUC series) bios keeps the
    actually succeeding on Intel NUC platforms.
    occurs with Intel BT controller where fallback is not attempted as the error
    the preemption will resolve tick rate errata on older Intel CPUs.
    All the I2C controllers on Intel BayTrail LPSS subsystem able
    i2c: i801: enable Intel BayTrail SMBUS
    Add Device ID of Intel BayTrail SMBus Controller.
    Intel Baytrail I2C controllers can be enumerated from PCI as well as from
    The Intel BayTrail HSUART power-on default reference clock is 44.2368 MHz,
    Intel Wired LAN Driver Updates
       devices from Intel
    Intel Wired LAN Driver Updates
    ASoC: Intel: Clean up indentation for Haswell machine driver/Kconfig
    ASoC: Intel: Use .dai_fmt for setting Haswell BE format.
    ASoC: Intel: Check Haswell IPC process_reply/notification return value.
    The patch 22981243589c: "ASoC: Intel: Add Haswell/Broadwell IPC" from
    Lan Tianyu (Intel) & Jinhyuk Choi (Broadcom) found an issue where the
    Fixes: f7d01fd6754c ('ASoC: Intel: Add Intel Baytrail SST DSP IPC support')
    written by an Intel employee (including Daniel post-2010).
    Notice how the TRB address is all zeros. I've seen this both on Intel
    This fixes TR dequeue validation failing on Intel XHCI controllers with the
    Nec XHCI controllers don't seem to care, but without this Intel XHCI
    Current Intel DMAR/IOMMU driver assumes that all PCI devices associated
    Current Intel IOMMU driver only matches a PCIe root port with the first
    [    6.834252] Hardware name: Intel Corporation BRICKLAND/BRICKLAND, BIOS BRIVTIN1.86B.0047.R00.1402050741 02/05/2014
    [   14.694176] Hardware name: Intel Corporation LH Pass ........../SVRBD-ROW_T, BIOS SE5C600.86B.99.99.x059.091020121352 09/10/2012
    [   14.837562] Hardware name: Intel Corporation LH Pass ........../SVRBD-ROW_T, BIOS SE5C600.86B.99.99.x059.091020121352 09/10/2012
    [   14.982020] Hardware name: Intel Corporation LH Pass ........../SVRBD-ROW_T, BIOS SE5C600.86B.99.99.x059.091020121352 09/10/2012
    [    6.815122] Hardware name: Intel Corporation BRICKLAND/BRICKLAND, BIOS BRIVTIN1.86B.0047.R00.1402050741 02/05/2014
    [  164.356468] Hardware name: Intel Corp. VALLEYVIEW B0 PLATFORM/NOTEBOOK, BIOS BYTICRB1.X64.0062.R70.1310112051 10/11/2013
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3618
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3698
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4509
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2744
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4336
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4253
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4454
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4194
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3544
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2613
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4078
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3832
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4405
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3240
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3240
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3240
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4429
      In particular, nested virtualization on Intel is broken in 3.13 and
    reduce power consumption by about 0.25 W (personally confirmed on Intel
    announced in the document "Intel Architecture Instruction Set Extensions
    Intel Wired LAN Driver Updates
    MAINTAINERS: Intel nic drivers
    involved with the domain over its lifetime.  For instance, the Intel
    ASoC: Intel: Baytrail: Fix implicit declaration of function 'memcpy_fromio'
    ASoC: Intel: byt-rt5640: Use init time DAI format
    ASoC: Intel: byt-rt5640: Update internal mic and speaker kcontrol names
    Fixes: 22981243589c ('ASoC: Intel: Add Haswell/Broadwell IPC')
    Fixes: 22981243589c ('ASoC: Intel: Add Haswell/Broadwell IPC')
    ASoC: Intel: sst-firmware: missing curly braces (harmless)
    ASoC: Intel: sst-acpi: Fix Oops in case of missing firmware
    I swear I tested missing firmware in commit e5161d7987f1 ("ASoC: Intel:
    Unfortunately same wasn't done in commit 6dda27cbbd1d ("ASoC: Intel:
    KVM: x86: Enable Intel MPX for guest
    Subject: [PATCH v5 3/3] KVM: x86: Enable Intel MPX for guest
    This patch enable Intel MPX feature to guest.
    Tested on an Intel S7000FC4UR system with a 7300 chipset.
    ASoC: Intel: Add build support for Baytrail SST
    ASoC: Intel: Add Baytrail SST and byt-rt5640 machine driver probing
    ASoC: Intel: Add machine driver for Baytrail SST with RT5640 codec
    ASoC: Intel: Add Intel Baytrail SST PCM platform driver
    the ALSA SoC layer and uses Intel Baytrail SST DSP IPC for DSP control.
    ASoC: Intel: Add Intel Baytrail SST DSP IPC support
    ASoC: Intel: Add Intel Baytrail SST DSP support
    ASoC: Intel: Add Baytrail SST ID and Baytrail specific register bits
    KVM: x86: Intel MPX vmx and msr handle
    Subject: [PATCH v5 1/3] KVM: x86: Intel MPX vmx and msr handle
    This patch handle vmx and msr of Intel MPX feature.
    ASoC: Intel: Add Haswell Machine support
    ASoC: Intel: Add build support for Haswell ADSP
    ASoC: Intel: Add trace support for Haswell/Broadwell SST IPC messages.
    ASoC: Intel: Add Haswell and Broadwell PCM platform driver
    ASoC: Intel: Add Haswell/Broadwell IPC
    ASoC: Intel: Add support for Haswell/Broadwell DSP
    The current code simply assumes Intel Arch PerfMon v2+ to have
    This patch adds a new uncore PMU for Intel SNB/IVB/HSW client
    This patch adds the PCI ids for the Intel SandyBridge,
      ASoC: rt5640: Add ACPI ID for Intel Baytrail
    Intel Wired LAN Driver Updates
    On a system with four Intel processors, it generates too many messages
    including the Intel Atom Processor Z36xxx and Z37xxx Series.
    ASoC: Intel: Fix build for sst-dsp.c on PPC architecture
    ASoC: Intel: sst-acpi: Add support for multiple machine drivers per platform
    Intel Baytrail is based on Silvermont core so MSR_FSB_FREQ[2:0] == 0 means
    ASoC: Intel: Fix sparse warnings for firmware loader
    ASoC: Intel: sst-acpi: Request firmware before SST platform driver probing
    ASoC: Intel: Move extended fw base and size fields in struct sst_pdata
    ASoC: Intel: Rename SST trace event header to be less generic.
    The Intel audio DSP SST trace event header has been renamed from sst.h
    ASoC: Intel: Add GFP_KERNEL flag to firmware DMA buffer.
    ACPI / LPSS: Add Intel BayTrail ACPI mode PWM
    Intel BayTrail LPSS consists of two PWM controllers which can
    platform device objects to be created for Intel BayTrail PWM
    option in the Intel Baytrail BIOS, the EHCI device is handed off to the OS
    ASoC: Intel: Add build support for Intel SST DSP core.
    This adds kernel build support for Intel SST core audio.
    ASoC: Intel: Add trace support for generic SST IPC messages.
    ASoC: Intel: Add Intel SST audio DSP Firmware loader.
    Provide services for Intel SST drivers to load SST modular firmware.
    ASoC: Intel: Add common SST driver loader on ACPI systems
    ASoC: Intel: Add Intel SST audio DSP low level shim driver.
    Add support for Intel Smart Sound Technology (SST) audio DSPs.
    for Intel audio DSPs. These files make up  the low level part of the SST
    audio driver stack and will be used by many Intel SST cores like
      PCI: Enable quirks for PCIe ACS on Intel PCH root ports
    option in the Intel Baytrail BIOS, the EHCI device is handed off to the OS
    Intel Wired LAN Driver Updates
    [  209.688937] Hardware name: Intel Corporation Shark Bay Client platform/WhiteTip Mountain 1, BIOS HSWLPTU1.86C.0133.R00.1309172123 09/17/2013
    ASoC: Intel: Add a mfld prefix to Intel SST drivers.
    In order to differentiate the different Intel SST audio core drivers we
    PCI: Enable quirks for PCIe ACS on Intel PCH root ports
    Many of the currently available Intel PCH-based root ports do not provide
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4209
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4054
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3669
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3228
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3807
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-1480
    dma: dw: add a PCI ID for Intel Haswell SoC
      Hardware name: Intel Corporation LH Pass ........../SVRBD-ROW_T, BIOS SE5C600.86B.01.08.0003.022620131521 02/26/2013
      Hardware name: Intel Corporation LH Pass ........../SVRBD-ROW_T, BIOS SE5C600.86B.01.08.0003.022620131521 02/26/2013
      Hardware name: Intel Corporation LH Pass ........../SVRBD-ROW_T, BIOS SE5C600.86B.01.08.0003.022620131521 02/26/2013
    x86/gpu: Print the Intel graphics stolen memory range
    x86/gpu: Add Intel graphics stolen memory quirk for gen2 platforms
    x86/gpu: Add vfunc for Intel graphics stolen memory base address
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-1715
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2062
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3155
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-1606
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3283
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3486
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3486
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3587
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3587
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-4360
    ASoC: rt5640: Add ACPI ID for Intel Baytrail
    Realtek RT5640 uses ACPI ID "10EC5640" for Intel Baytrail platforms.
    microcode with Intel microcode blobs in order to see what happens. What
    Forcing Intel driver fixes the problem so add this machine the ACPI
    However, this apparently broke some Intel systems, and commit
    Cc: Yang Zhang <yang.z.zhang@Intel.com>
       - various fixes to generic IOMMU code and the Intel IOMMU driver
      mtd: nand: add Intel manufacturer ID
      mmc: sdhci-pci: add broken HS200 quirk for Intel Merrifield
    Ivybridge   4 threads:  Intel(R) Core(TM) i3-3240 CPU @ 3.40GHz
    Ivybridge   8 threads:  Intel(R) Core(TM) i7-3770 CPU @ 3.40GHz
    towice"). The problem was reported by Intel's "0-day" tool.
    values, and it only sets lpm_capable to one for Intel host controllers
    Current Intel SOC cores use a MailBox Interface (MBI) to provide access to unit
      x86, cpufeature: Define the Intel MPX feature flag
    Pull Intel SoC changes from Ingo Molnar:
     "Improved Intel SoC platform support"
      x86, tsc: Add static (MSR) TSC calibration on Intel Atom SoCs
      arch: x86: New MailBox support driver for Intel SOC's
    Pull Intel MID updates from Ingo Molnar:
     "This tree improves Intel MID (Mobile Internet Device) platform
    mtd: nand: add Intel manufacturer ID
    Add the Intel manufacturer Id.
    Tested with Intel JS29F32G08ACMD1(4096 + 224) which is ONFI 2.0 compliant
       - Add Intel RAPL energy counter support (Stephane Eranian)
    The actual data lives in the Intel download center, and that ought to also
    Intel Wired LAN Driver Updates
    Intel Wired LAN Driver Updates
    already established in the other Intel drivers.
    interfaces using Intel XL710 adapter firmware APIs.
    Intel XL710 series of adapters support QoS as per the
    On Intel XL710 adapters DCBX is performed by the adapter
    Intel Wired LAN Driver Updates
    Intel Wired LAN Driver Updates
    This commit unifies support for SW and HW (Intel) overclocking solutions
    Intel Wired LAN Driver Updates
    When Intel MID finds a match between SFI table from FW and registered
    x86, tsc: Add static (MSR) TSC calibration on Intel Atom SoCs
    See Intel 64 and IA-32 System Programming Guid section 16.12 and 30.11.5
    [  246.044451] Hardware name: Intel Corporation S4600LH ........../SVRBD-ROW_T, BIOS SE5C600.86B.01.08.0003.022620131521 02/26/2013
    Cc: Yang Zhang <yang.z.zhang@Intel.com>
    Intel Wired LAN Driver Updates
    We want to support all Intel MID (Mobile Internet Device) platforms
    In order make the driver more portable and support other Intel MID
    Intel Wired LAN Driver Updates
    Some Intel CPUs do not set the 'valid' bit in IA32_THERM_STATUS if the
    Intel's turbostat code uses only 7 bits from MSR_IA32_TEMPERATURE_TARGET to
    Intel Wired LAN Driver Updates, ixgbe: Add LER support
    Intel Wired LAN Driver Updates
    Intel(c) 64 and IA-32 Architectures Software Developer's Manual,
    This caused some strange booting lockup issues on an Intel G33
    mmc: sdhci-pci: add broken HS200 quirk for Intel Merrifield
    [   53.850150] Hardware name: Intel Corporation Merrifield/SALT BAY,
    Newer Intel PCHs with LPSS have the same SDHCI controller than Haswell but
    Cc: Yang Zhang <yang.z.zhang@Intel.com>
    Cc: janet.morgan@Intel.com
    Cc: tony.luck@Intel.com
    perf/x86/intel: Add Intel RAPL PP1 energy counter support
    This patch adds support for the Intel RAPL energy counter
    Intel Wired LAN Driver Updates
            - Two Intel E100 Fast Ethernets
    Intel Wired LAN Driver Updates
    [  204.269993] Hardware name: Intel Corporation BRICKLAND/BRICKLAND, BIOS BRIVTIN1.86B.0047.L09.1312061514 12/06/2013
    Clean up most sparse warnings in Intel DMA and interrupt remapping
    [    8.981556] Hardware name: Intel Corporation LH Pass ........../SVRBD-ROW_T, BIOS SE5C600.86B.99.99.x059.091020121352 09/10/2012
    [   13.352474] Hardware name: Intel Corporation LH Pass ........../SVRBD-ROW_T,                                               BIOS SE5C600.86B.99.99.x059.091020121352 09/10/2012
    [   13.129367] Hardware name: Intel Corporation LH Pass ........../SVRBD-ROW_T, BIOS SE5C600.86B.99.99.x059.091020121352 09/10/2012
    In Intel IOMMU driver, it calculate page table level from adjusted guest
    This patch enhances Intel IOMMU driver to correctly handle 64bit agaw.
    This patch adds the device ID for Intel Broadwell display HD-Audio controller,
    arch: x86: New MailBox support driver for Intel SOC's
    Current Intel SOC cores use a MailBox Interface (MBI) to provide access to
    According to Table C-1 of Intel SDM 3C, a VM exit happens on an I/O instruction when
    Intel Wired LAN Driver Updates
    Intel Xeon W3565 and one i7 920 connected by ixgbe adapters. The results are
    (cpu is Intel(R) Xeon(R) CPU X5660  @ 2.80GHz)
    Per the Intel 915G/915GV/... Chipset spec (document number 301467-005),
    Per the Intel 915G/915GV/... Chipset spec (document number 301467-005),
    Per the Intel 915G/915GV/... Chipset spec (document number 301467-005),
    Currently Intel interrupt remapping drivers uses the "present" flag bit
    [   89.237411] Hardware name: Intel Corporation 2012 Client Platform/Emerald Lake 2, BIOS ACRVMBY1.86C.0078.P00.1201161002 01/16/2012
    Intel Wired LAN Driver Updates
    Intel Wired LAN Driver Updates
    The Intel P-state driver is currently undocumented. Add some
    Intel Wired LAN Driver Updates
    The Intel Software Developer’s Manual covers few more TLB
      Hardware name: Intel Corporation BRICKLAND/BRICKLAND, BIOS BRIVTIIN1.86B.0044.L09.1311181644 11/18/2013
    Intel Wired LAN Driver Updates
    the Intel Ethernet Controller XL710 family.
    This is the driver for the Intel(R) XL710 X710 Virtual Function.
    Intel P-state driver initializing.
    Intel pstate controlling: cpu 0
     - Intel Valley View device ID and energy unit encoding update for the
       (recently added) Intel RAPL (Running Average Power Limit) driver from
     - Intel Bay Trail SoC GPIO and ACPI device IDs for the Low Power
    This patch adds support for RAPL on Intel ValleyView based SoC
    should provide even better speedup for future Intel x86_64 cpus.
    Intel Wired LAN Driver Updates
    This caused Intel NHM-EX and WSM-EX servers to experience a large number
    Intel Wired LAN Driver Updates
    Intel Wired LAN Driver Updates
    (measured with rdtsc over maximum length flow keys on an i7 Intel
    On Intel-based x86 architectures, the library can exploit the crc32l
    instruction, part of the Intel SSE4.2 instruction set, if the
    Newer Intel PCHs with LPSS have the same Designware controllers than
    upcoming support for Intel MPX (Memory Protection Extensions.)
    Acked-by: Vinod Koul <vinod.koul@Intel.com>
    processors and oldish Intel that do not have the FlexPriority feature
    Newer Intel platforms support more than one method to report H/W event.
    especially for newer Intel platform, like Ivybridge-EX, which contains
    Intel Wired LAN Driver Updates
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3467
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3467
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3363
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2934
    shutdown on HP systems.  The quirk was broadly applied to all Intel Haswell and
    Intel Wired LAN Driver Updates
    lengthy timeout of non-existing firmware loads.  Especially the Intel
    Newer Intel PCHs with LPSS have the same Designware controllers than
    Some features, like Intel MPX, work only if the kernel uses eagerfpu
    Add definitions for Intel MPX and add it to the supported list.
    Intel Wired LAN Driver Updates
    x86, cpufeature: Define the Intel MPX feature flag
    Define the Intel MPX (Memory Protection Extensions) CPU feature flag
     - intel_idle fix for the C6 state definition on Intel Avoton/Rangeley
    MAINTAINERS: Update Intel Wired Ethernet LAN Maintainers
    Intel IvyBridge. These events are blacklisted by using
    Since erratum AVR31 in "Intel Atom Processor C2000 Product Family
    Bluetooth: Enable autosuspend for Intel Bluetooth device
    This patch enables autosuspend for Intel Bluetooth device.
    After btusb is loaded for Intel Bluetooth device, the power/control
    For Intel Bluetooth device, the autosuspend needs to be enabled so the
    Bluetooth: Add support for Intel Bluetooth device [8087:0a2a]
    This patch adds support for new Intel Bluetooth device.
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3204
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3204
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3204
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3204
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2869
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-1333
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3585
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2800
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3517
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3335
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3335
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3342
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3342
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2059
    The code isn't used by anyone, and the Intel driver isn't planning
    ALSA: hda - fixup ALC262 to skip depop delay before D3 on Intel BayleyBay
    And Realteck ALC262 applies this on Intel Baytrail BayleyBay platform to reduce
    triggered on big endian systems, and the code only runs for Intel xHCI
    triggered on big endian systems, and the code only runs for Intel xHCI
    Intel Wired LAN Driver Updates
    ALSA: hda - fixup ALC262 to remove depop delay on Intel BayleyBay board
    And Intel Baytrail BayleyBay board applies this fixup to reduce driver
    Lan Tianyu (Intel) & Jinhyuk Choi (Broadcom) found anr issue where
    Corrected the MWAIT flag for C-State C6 on Intel Avoton/Rangeley processors.
    The Intel LPSS SPI private register bits have to be restored
    perf/x86: Add Intel RAPL PMU support
    This patch adds a new uncore PMU to expose the Intel
    The RAPL counters are available on Intel SandyBridge,
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3341
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3059
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2835
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3576
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3544
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2145
    Newer Intel PCHs have the same GPIO controller than Haswell but the ACPI ID
    Newer Intel PCHs with LPSS have the same SPI controllers than Haswell but
    We have other Intel platforms coming having the Smart Sound Technology (SST)
    reflected only Intel MID platform.
      expected to work, updates to the Intel IPC driver for hardware I've
      13:00.0 Ethernet controller: Intel Corporation 82599EB 10-Gigabit SFI/SFP+ Network Connection (rev 01)
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3093
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2901
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3432
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3093
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3093
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3093
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3093
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2919
      intel_idle: Support Intel Atom Processor C2000 Product Family
      i2c: i801: Add Device IDs for Intel Wildcat Point-LP PCH
       - sdhci-pci: Add support for Intel Clovertrail and Merrifield"
    Tested on Intel Atom E6xx and Eg20t Chipset.
      ACPI / LPSS: add ACPI IDs for newer Intel PCHs
       - Support for Intel Wildcat Point-LP PCH through the lpc_ich driver
      mfd: lpc_ich: Add Device IDs for Intel Wildcat Point-LP PCH
      Intel:
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3297
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3470
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2800
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2800
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3233
    Newer Intel PCHs with LPSS have the same Designware I2C controllers than
    i2c: i801: Add Device IDs for Intel Wildcat Point-LP PCH
    This patch adds the SMBus Device IDs for the Intel Wildcat Point-LP PCH.
        - Remove Intel Haswell D3 delays (Todd E Brandt)
     - New power capping framework and the the Intel Running Average Power
      ahci: Add Device IDs for Intel Wildcat Point-LP
    Support the next generation Intel Atom processor
    is named the "Intel(R) Atom(TM) Processor C2000 Product Family".
    is named the "Intel Atom Processor Z3000 Series",
    as well as various "Intel Pentium Processor"
    and "Intel Celeron Processor" brands, depending
    intel_idle: Support Intel Atom Processor C2000 Product Family
    Support the "Intel(R) Atom(TM) Processor C2000 Product Family",
    Intel Atom processor architecture, formerly code-named Silvermont.
    ACPI / LPSS: add ACPI IDs for newer Intel PCHs
    Some recent Intel PCHs with LPSS have different ACPI IDs for the LPSS
         * Intel HDMI detection improvements
     "The biggest change adds support for Intel 'CPER' (UEFI Common Platform
     "Update the 'intel mid' (mobile internet device) platform code as Intel
          . x86 Intel PEBS processing speedups,           by Peter Zijlstra
          . for Intel Ivy Bridge-EP uncore PMUs,          by Zheng Yan
    [**] Single threaded run on MacBook Air w/ Intel Core i5-3317U
    Do not load the Intel pstate driver if the platform firmware
    table. For the OS control mode, the Intel pstate driver will be
    so on). For the OS control mode in HP BIOS, the Intel p-state driver
    management in HP BIOS, the Intel p-state driver will be ignored.
      Lots of stuff in here, including some new drivers for Intel's "MIC"
    with Intel GMA-950 nicely:
    "HDA Intel MID" is no correct name for Haswell HDMI controllers.
    Give them a better name, "HDA Intel HDMI".
    ahci: Add Device IDs for Intel Wildcat Point-LP
    This patch adds the AHCI-mode SATA Device IDs for the Intel Wildcat Point-LP PCH.
    mfd: lpc_ich: Add Device IDs for Intel Wildcat Point-LP PCH
    Intel Wildcat Point-LP PCH.
    ALSA: hda - Add Device IDs for Intel Wildcat Point-LP PCH
    This patch adds the HD Audio Device IDs for the Intel Wildcat Point-LP PCH.
    to explain why some Intel display codecs need this workaround.
    mmc: sdhci-pci: Add SDIO/MMC device ID support for Intel Clovertrail
     "Mainly Intel regression fixes and quirks, along with a simple one
      drm/i915: No LVDS hardware on Intel D410PT and D425KT
      drm/i915: No LVDS hardware on Intel D410PT and D425KT
    validating things like Intel's SMEP and SMAP protections. Additionally,
    drm/i915: No LVDS hardware on Intel D410PT and D425KT
    The Intel D410PT(LW) and D425KT Mini-ITX desktop boards both show up as
    LVDS.  According to Intel's documentation, the D410PTL and D410PLTW
Author: Yang Zhang <yang.z.zhang@Intel.com>
    Signed-off-by: Yang Zhang <yang.z.zhang@Intel.com>
      PowerCap: Introduce Intel RAPL power capping driver
      ACPI / platform: Add ACPI IDs for Intel SST audio device
       table_lookup_model() to return garbage on Intel CPUs (intel.c's
    Intel Wired LAN Driver Updates
    On Intel Haswell codecs the hdmi_setup_audio_infoframe() is already
    Tested on non-Haswell Intel HDMI codec by plugging sink in during
    [  217.146178] igb: Intel(R) Gigabit Ethernet Network Driver - version 5.0.5-k
    [  217.154050] igb: Copyright (c) 2007-2013 Intel Corporation.
    Currently probe of lpc_sch fails on Intel Poulsbo because of ACPI resource
    Intel Wired LAN Driver Updates
    mmc: sdhci-pci: add Intel Merrifield support
    Implement initial SDHCI Intel Merrifield support.  This patch is based
    Assign david.a.cohen@linux.intel.com as maintainer of Intel MID gpio
    PowerCap: Introduce Intel RAPL power capping driver
    The Intel Running Average Power Limit (RAPL) technology provides platform
    This feature is present in all Sandy Bridge and later Intel processors.
    As Intel rolling out more SoC's after Moorestown, we need to
    When Intel mid uses SFI table to enumerate devices, it requires an extra
    Intel mid sfi code doesn't need struct devs_id.get_platform_data != NULL.
    (e.g. Intel with the iwldvm driver) can't transmit when the invalid
    There's plenty of evidence to suggest that the Intel driver for
      It seems Intel hw designers decided that was too nice a facility to
      Ville also had a patch to use stop machine for the two times Intel
    Assign david.a.cohen@linux.intel.com as maintainer of Intel MID gpio
    initially for Langwell, it supports now other Intel Mid SoC's.
    gpio: langwell: add Intel Merrifield support
    Intel Merrifield support to gpio-langwell.
    ACPI / platform: Add ACPI IDs for Intel SST audio device
    This adds ACPI IDs for Intel Smart Sound Technology (SST) device found in
    Intel Haswell and BayTrail platforms.
    If processor is an Intel that support sysenter instruction sysenter/sysexit
    Haswell LynxPoint and LynxPoint-LP with the recent Intel BIOS show
    Lynx Point to list of Intel switchable hosts."
    little endian systems, this bug would only affect big endian Intel
    This will enable intel_powerclamp driver on newer Intel CPUs
    hdmi_setup_audio_infoframe(). Tested on Intel HDMI.
    On Intel HDMI codecs (but not on NVIDIA), setting the converter channel
    Tested on Intel HDMI with a speaker mask of FL | FR | FC | RC, which
    Tested on Intel HDMI to correctly generate various channel maps, for
      usb: chipidea: add Intel Clovertrail pci id
    The flags are based on the Intel TSX events, but should be fairly
    usb: chipidea: add Intel Clovertrail pci id
    Intelligent Power Sharing and the intel-ips module. This leaves us with
    CC: Intel GFX <intel-gfx@lists.freedesktop.org>
    serial: 8250_pci: add support for Intel BayTrail
    Intel BayTrail has two HS-UARTs with 64 byte fifo, support
      PCI: Remove Intel Haswell D3 delays
    Intel Wired LAN Driver Updates
    Add PCI id for Intel Merrifield
    Sample Implementation of Intel MIC User Space Daemon.
    the Intel MIC Host Driver. The virtio devices currently supported are
    Intel MIC Card Driver Changes for Virtio Devices.
    Intel MIC. It allows virtio drivers on the card to communicate with their
    Intel MIC Host Driver Changes for Virtio Devices.
    Intel MIC. It allows creating user space backends on the host and instantiating
    virtio devices for them on the Intel MIC card. It uses the existing VRINGH
    Intel MIC Card Driver for X100 family.
    a) Initializes the Intel MIC X100 platform device and driver.
    Intel MIC Host Driver, card OS state management.
    Intel MIC Host Driver Interrupt/SMPT support.
    Intel MIC Host Driver for X100 family.
    a) Initializes the Intel MIC X100 PCIe devices.
    PCI: Remove Intel Haswell D3 delays
    The latest Intel Haswell chipsets have a hardware optimization which
    According to Intel Vt-D specs, the offset of Invalidation complete
    See Intel's VT-d spec, Revision 1.3, Chapter 10.4, Page 98;
    relevant for non-AMD/Intel IOMMUs, where get_maintainers.pl doesn't
    The 0-DAY kernel build service from Intel reported the missing
      x86/intel/lpss: Add pin control support to Intel low power subsystem
    to support Intel's BayTrail devices.
    Add PCI id for Intel BayTrail.
    x86/intel/lpss: Add pin control support to Intel low power subsystem
    On Intel SNB (SNB, SNB-EP), the event MEM_LOAD_UOPS_MISS_RETIRED
    Intel Wired LAN Driver Updates
       3) ACPI Intel LPSS (Low-Power Subsystem) driver crash fix
      10) Intel Haswell CPU models for intel_pstate from Nell Hardcastle.
     3) New i40e ethernet driver from the Intel folks.
    Intel Wired LAN Driver Updates
    This series implements the new i40e driver for Intel's upcoming
    Intel(R) Ethernet Controller XL710 Family of devices.
    design than other Intel Ethernet silicon, and therefore needed a new
      Hardware name: Intel XXX
    This is the driver for the Intel(R) Ethernet Controller XL710 Family.
      x86: add early quirk for reserving Intel graphics stolen memory v5
      x86: add early quirk for reserving Intel graphics stolen memory v5
           fix, Intel DP device list support)
    In case of Intel Lynxpoint we have the device bound to the ACPI power
     "Fixes for Intel SMAP support, to fix SIGSEGVs during bootup"
       - Intel CPUs:
            . for Intel Silvermont (22nm Atom) CPUs, by Zheng Yan
            . for Intel SNB-EP uncore PMUs, by Zheng Yan
            . for Intel uncore PMUs: add filter support for QPI boxes, by Zheng Yan
        of Intel Thunderbolt support on systems that use ACPI for signalling
    Add support for new Intel NTB devices on upcoming Xeon hardware.  Since
    This is intended to add VGA arbiter support for Intel HD graphics on
    work.  On Intel HD graphics we already attempt to disable VGA regions
    device to transfer VGA to.  In a test case where Intel IGD removes only
    This resolves the case where an Intel IGD device can be configured to
    x86: add early quirk for reserving Intel graphics stolen memory v5
    Systems with Intel graphics controllers set aside memory exclusively for
    Intel HDMI codecs when CA is set to 0 (possibly the codec zeroes
    Intel LPSS devices that are enumerated from ACPI have both MMIO and IRQ
    unlike other Intel CPU, its event code for MSR_OFFCORE_RSP_1 is 0x02b7.
    Some Intel LPSS I2C devices make the SDA hold time and *CNT parameters
    non-optimal values with regarding to the bus speed. For example on Intel
    Documentation/networking/: Update Intel wired LAN driver documentation
    Updates the documentation to the Intel wired LAN drivers.
    as in the recent Intel SSE3 recovery implementation.
    Once the Intel backlight driver works correctly for all machines, this
    Tested on an Intel test platform for binding and runtime power off for
    Intel Wired LAN Driver Updates
    with other Intel based drivers such as ixgbe.
        -+-[0000:40]-+-07.0-[0000:46]--+-00.0  Intel 82576 NIC
                                       \-00.1  Intel 82576 NIC
    other Intel based drivers such as ixgbe.
    Intel DZ77RE-75K board.
    Cc: Intel Graphics Development <intel-gfx@lists.freedesktop.org>
    Intel Xeon Processor E5-2600 Product Family Uncore Performance
      One is a fix that the ChromeOS developers ran into on some Intel
    Signed-off-by: Yang Zhang <yang.z.zhang@Intel.com>
    Signed-off-by: Yang Zhang <yang.z.zhang@Intel.com>
    Signed-off-by: Yang Zhang <yang.z.zhang@Intel.com>
    Signed-off-by: Yang Zhang <yang.z.zhang@Intel.com>
    Signed-off-by: Yang Zhang <yang.z.zhang@Intel.com>
Author: Yang Zhang <yang.z.zhang@Intel.com>
    Signed-off-by: Yang Zhang <yang.z.zhang@Intel.com>
Author: Yang Zhang <yang.z.zhang@Intel.com>
    Signed-off-by: Yang Zhang <yang.z.zhang@Intel.com>
    Signed-off-by: Yang Zhang <yang.z.zhang@Intel.com>
    Signed-off-by: Yang Zhang <yang.z.zhang@Intel.com>
    Signed-off-by: Yang Zhang <yang.z.zhang@Intel.com>
    Signed-off-by: Yang Zhang <yang.z.zhang@Intel.com>
    Signed-off-by: Yang Zhang <yang.z.zhang@Intel.com>
    Cc: Intel Graphics Development <intel-gfx@lists.freedesktop.org>
    x86-opcode-map.txt according to the Intel(R) 64 and IA-32
    As the Intel _DSM method seems to ignore this parameter, let's comply to
    setting. All encoders in the Intel driver take this to mean a negative
    exact and would change the existing behavior of the Intel driver.
    Transcend mass storage stick (8564:1000) on the root hub of an Intel
    Transcend mass storage stick (8564:1000) on the root hub of an Intel
    Return -1 (like Intels apply_microcode) when the loading fails, also
    [  639.232276] Bluetooth: hci0 sending Intel patch command (0xfc8e) failed (-61)
    Tested on Intel i7-3770 CPU @ 3.40GHz and on Quad core 1500MHz Krait.
    [   20.954501] Bluetooth: hci0 sending Intel patch command (0xfc8e) failed (-110)
    [   30.948922] Bluetooth: hci0 sending Intel patch command (0xfc8e) failed (-110)
    [   40.943359] Bluetooth: hci0 sending Intel patch command (0xfc8e) failed (-110)
    [   50.937812] Bluetooth: hci0 sending Intel patch command (0xfc8e) failed (-110)
    [   60.932236] Bluetooth: hci0 sending Intel patch command (0xfc8e) failed (-110)
    [   70.926688] Bluetooth: hci0 sending Intel patch command (0xfc8e) failed (-110)
    [   80.921111] Bluetooth: hci0 sending Intel patch command (0xfc8e) failed (-110)
    [   90.915542] Bluetooth: hci0 sending Intel patch command (0xfc2f) failed (-110)
    [  100.909955] Bluetooth: hci0 sending Intel patch command (0xfc11) failed (-110)
    [  110.904394] Bluetooth: hci0 sending Intel patch command (0xfc60) failed (-110)
    [  120.898831] Bluetooth: hci0 exiting Intel manufacturer mode failed (-110)
    The same issue is seen with Intel Pantherpoint xhci controller. So enabling
    contain the commit ad808333d8201d53075a11bc8dd83b81f3d68f0b "Intel xhci:
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-1330
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3059
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2744
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2744
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3487
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3365
    Intel EHCI to xHCI port switchover.
    Intel xhci: refactor EHCI/xHCI port switching
    xHCI when an Intel xHCI host is detected, and it also finds an Intel EHCI host.
    This means we will no longer have to add Intel xHCI hosts to a quirks list when
    the PCI device IDs change.  Simply continuing to add new Intel xHCI PCI device
    The Intelligent Instrumentation PCI-20001C board is a legacy PC/XT/AT
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2665
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3335
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3339
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-1347
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3484
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3403
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2904
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2200
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3182
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2650
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-1330
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2335
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-1602
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3448
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2901
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2212
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2889
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3063
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2915
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3299
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-1330
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3107
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3345
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2782
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2482
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-1330
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2771
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2924
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2924
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2924
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3200
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2743
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3032
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2193
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3283
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3157
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2753
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3054
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3385
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3384
      that if the Intel graphics driver is used, so we've decided to follow
    According to Intel SDM 27.5.2(Loading Host Segment and Descriptor
    1) tdp is enabled. It is only triggered only on AMD host since on Intel host
    There's plenty of evidence to suggest that the Intel driver for
    be necessary (on Intel hardware), as the syncing after the subsequent
    But there's not only Intel HW out there, and we'd rather be on a safe
    References: http://www.intel.com/newsroom/kits/restricted/ha$well!/pdfs/4th_Gen_Intel_Core_PressBriefing_5-29.pdf (page 57)
    spi/pxa2xx: enable DMA on newer Intel LPSS silicon
    There is an additional bit in the Intel LPSS SPI private registers that
      Add trivial driver to disable Intel Smart Connect
      Add support driver for Intel Rapid Start Technology
     - cpupower updates from Thomas Renninger, including Intel Haswell
     "A fix for a bug that prevents some guests from working on old Intel
    Add trivial driver to disable Intel Smart Connect
    Intel Smart Connect is an Intel-specific ACPI interface for configuring
    Add support driver for Intel Rapid Start Technology
    Intel Rapid Start Technology is a firmware-based suspend-to-disk
       - Intel's Coleto Creek and Avoton SoCs support from the lpc_ich
      mfd: lpc_ich: iTCO_wdt patch for Intel Coleto Creek DeviceIDs
    used in the Intel hardware such as Intel Medfield.
      i2c: i801: SMBus patch for Intel Coleto Creek DeviceIDs
       - hda: Intel BayTrail support, ALC5505 DSP support
      ahci: AHCI-mode SATA patch for Intel Coleto Creek DeviceIDs
      ata_piix: IDE-mode SATA patch for Intel Coleto Creek DeviceIDs
    drm/i915: quirk away phantom LVDS on Intel's D525MW mainboard
    drm/i915: quirk away phantom LVDS on Intel's D510MO mainboard
            .ident = "Intel D510MO",
                    DMI_MATCH(DMI_BOARD_VENDOR, "Intel"),
         Intel BayTrail PCH (Platform Controller Hub) support is added to
         the ACPI driver for Intel Low-Power Subsystems (LPSS) and that
      pinctrl: add Intel BayTrail GPIO/pinctrl support
       - Intel Haswell PMU support by Andi Kleen
    Intel(R) PRO/1000 gigabit ethernet card to work. So enable the
    On a ThinkPad X230 with an Intel HD 4000 with Xen during the bootup
    The other solution (from Intel - Ronghui) was to create one extra ring that only has the
    what Intel suggests, but with a twist. The twist is to negotiate how many of these
      ACPI / LPSS: add support for Intel BayTrail
    pre-kernel/VMM module that uses Intel TXT to perform a
    according to latest Intel SDM Vol 3(June 2013), table 15-20.
    but that cause kbuild performance drop 6% on every Intel machine, and
    Intel Open Source Technology Center
    abort due to event constraints. As an example on Intel
    Recent Intel CPUs like Haswell and IvyBridge have a new
    on Intel Haswell chip. Users would see connections be "0" in codec#.
    On a ThinkPad X230 with an Intel HD 4000 with Xen during the bootup
    * PTP_1588_CLOCK_PCH: The PCH EG20T is only compatible with Intel Atom
    * INTEL_MID_PTI: It is specific to the Penwell type of Intel Atom
    ahci: AHCI-mode SATA patch for Intel Coleto Creek DeviceIDs
    This patch adds the AHCI-mode SATA DeviceIDs for the Intel Coleto Creek PCH.
    ata_piix: IDE-mode SATA patch for Intel Coleto Creek DeviceIDs
    This patch adds the IDE-mode SATA DeviceIDs for the Intel Coleto Creek PCH.
    Tests on Intel Core i5-4570:
    i2c: i801: SMBus patch for Intel Coleto Creek DeviceIDs
    This patch adds the i801 SMBus Controller DeviceIDs for the Intel Coleto Creek PCH.
    mfd: lpc_ich: iTCO_wdt patch for Intel Coleto Creek DeviceIDs
    the Intel Coleto Creek PCH.
    with Intel Lynxpoint Low-Power Subsystem (LPSS) where some devices
    systems based on the Intel Lynxpoint PCH (Platform Controller Hub).
    Intel LPSS provides an extra TX byte counter and an extra TX
    ACPI / LPSS: add support for Intel BayTrail
    Intel BayTrail has almost the same Low Power Subsystem than Lynxpoint with
    pinctrl: add Intel BayTrail GPIO/pinctrl support
    Add support for gpio on Intel BayTrail platforms. BayTrail supports 3 banks
    For Intel Haswell HDMI codecs, the pins choose converter 0 by default.
    mfd: lpc_ich: Add support for Intel Avoton SoC
    Intel Avoton SoC, to the lpc_ich driver.
    Machines: each with two Intel Xeon 2680 CPUs and X520 (82599) optical
    2.0 Link Power Management.  Hosts with BESL support, including Intel
    This patch protects display audio crash for Intel Haswell C3 stepping board.
    For Intel Haswell chip, HDA controller and codec have
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3300
    already supported on Intel.
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3360
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2598
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3359
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3318
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3036
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3279
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3219
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3279
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2979
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3187
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3302
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2886
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3271
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-2886
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3281
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3280
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-1095
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3267
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3179
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3239
    Intel-bug-id: https://jira.hpdd.intel.com/browse/LU-3160
      ata_piix: add PCI IDs for Intel BayTail
    [  257.316329] Hardware name: Intel Corporation S5520HC/S5520HC, BIOS S5500.86B.01.00.0057.031020111721 03/10/2011
    Intel's 0-day kernel build tester caught this build failure.  This patch
    perf/x86/intel: Prevent some shift wrapping bugs in the Intel uncore driver
     "Here are some more fixes for v3.10.  The Moorestown update broke Intel
      serial: 8250_dw: add ACPI ID for Intel BayTrail
      i2c: designware: add Intel BayTrail ACPI ID
    serial: 8250_dw: add ACPI ID for Intel BayTrail
    This is the same controller as on Intel Lynxpoint but the
    This is done to avoid possible panic's found in other Intel drivers
    broke Intel Medfield devices.
    i2c: designware: add Intel BayTrail ACPI ID
    This is the same controller as on Intel Lynxpoint but the ACPI ID is
    ALSA: hda - add PCI IDs for Intel BayTrail
    Add HD Audio Device PCI ID for the Intel BayTrail platform.
    mac80211 and the Intel drivers all define crypto
    ata_piix: add PCI IDs for Intel BayTail
    Adds IDE-mode SATA Device IDs for the Intel BayTrail platform.
    spi/pxa2xx: add Intel BayTrail ACPI ID
    Intel BayTrail has one general purpose SPI controller that is compatible
    with Intel Low Power Subsystem SPI. The controller is enumerated from ACPI
     "Misc fixes plus a small hw-enablement patch for Intel IB model 58
     - Intel Lynxpoint LPSS (Low-Power Subsystem) support improvements from
     - Add an Intel CMCI hotplug fix
       - suspend/resume enhancements by Feng Tang: on certain new Intel Atom
    According to Intel Vol3b 18.9, the IvyBridge model 58 uncore is
    Sandy Bridge was misspelled.  Either that or the Intel marketing
    btusb for fw loading for the Intel Bluetooth device. Other than that we have
      ACPI / scan: Add special handler for Intel Lynxpoint LPSS devices
    One testbox of mine (Intel Nehalem, 16-way) uses MWAIT for its idle routine,
    tcrypt results, with Intel i5-2450M:
    tcrypt results, with Intel i5-2450M:
    tcrypt results, with Intel i5-2450M:
    tcrypt results, with Intel i5-2450M:
    tcrypt results, with Intel i5-2450M:
    Bluetooth: Add support for Intel Bluetooth device [8087:07dc]
    This patch adds support for Intel Bluetooth device by adding
    mask is examined by the Intel IOMMU driver to determine whether to allow
    Intel(R) Xeon(R) CPU E5-2620 0 @ 2.00GHz
    IOMMU used the same per-irq data structure as the Intel
    The PCI-e device 0001:03:00.0 is the Intel PCI-e e1000e network card, remove
Author: Yang Zhang <yang.z.zhang@Intel.com>
    Signed-off-by: Yang Zhang <yang.z.zhang@Intel.com>
    Signed-off-by: Yang Zhang <yang.z.zhang@Intel.com>
    "Fourth Generation Intel(R) Core(TM) Processors",
    which are based on Intel(R) microarchitecture code name Haswell.
    "Fourth Generation Intel(R) Core(TM) Processors",
    which are based on Intel(R) microarchitecture code name Haswell.
    The Intel DQSW67 desktop board is such a sucker for exmaple.
Author: Yang Zhang <yang.z.zhang@Intel.com>
    Signed-off-by: Yang Zhang <yang.z.zhang@Intel.com>
Author: Yang Zhang <yang.z.zhang@Intel.com>
    Signed-off-by: Yang Zhang <yang.z.zhang@Intel.com>
Author: Yang Zhang <yang.z.zhang@Intel.com>
    Signed-off-by: Yang Zhang <yang.z.zhang@Intel.com>
Author: Yang Zhang <yang.z.zhang@Intel.com>
    Signed-off-by: Yang Zhang <yang.z.zhang@Intel.com>
Author: Yang Zhang <yang.z.zhang@Intel.com>
    Signed-off-by: Yang Zhang <yang.z.zhang@Intel.com>
Author: Yang Zhang <yang.z.zhang@Intel.com>
    Signed-off-by: Yang Zhang <yang.z.zhang@Intel.com>
Author: Yang Zhang <yang.z.zhang@Intel.com>
    Refer to Intel SDM volum 3, chapter 33.2.
    Signed-off-by: Yang Zhang <yang.z.zhang@Intel.com>
Author: Yang Zhang <yang.z.zhang@Intel.com>
    Signed-off-by: Yang Zhang <yang.z.zhang@Intel.com>
Author: Yang Zhang <yang.z.zhang@Intel.com>
    Signed-off-by: Yang Zhang <yang.z.zhang@Intel.com>
Author: Yang Zhang <yang.z.zhang@Intel.com>
    Signed-off-by: Yang Zhang <yang.z.zhang@Intel.com>
Author: Yang Zhang <yang.z.zhang@Intel.com>
    Signed-off-by: Yang Zhang <yang.z.zhang@Intel.com>
Author: Yang Zhang <yang.z.zhang@Intel.com>
    Signed-off-by: Yang Zhang <yang.z.zhang@Intel.com>
Author: Yang Zhang <yang.z.zhang@Intel.com>
    Signed-off-by: Yang Zhang <yang.z.zhang@Intel.com>
Author: Yang Zhang <yang.z.zhang@Intel.com>
    Signed-off-by: Yang Zhang <yang.z.zhang@Intel.com>
    NFC chips connected behind an Intel Management Engine controller.
    outside Intel we can fix this by switching to use dynamic adapter numbering
    ioatdma: channel reset scheme fixup on Intel Atom S1200 platforms
    The Intel Atom S1200 family ioatdma changed the channel reset behavior.
    ioatdma: Adding PCI IDs for Intel Atom S1200 product family ioatdma devices
    These should be good for the IOAT DMA devices on the Intel Atom S1269,
    We already did this on vendor == Intel and family == 5 because of the
    the proper exception in the F0 0F case except on Intel family 5
    My Intel DQ67SW desktop board has such an implementation.
            Tested on the Intel Panther Point xHCI host, with USB storage and mouse, with
      3) ata_piix: Intel Haswell platform quirk
      ACPI / scan: Add special handler for Intel Lynxpoint LPSS devices
Author: Yang Zhang <yang.z.zhang@Intel.com>
    Signed-off-by: Yang Zhang <yang.z.zhang@Intel.com>
Author: Yang Zhang <yang.z.zhang@Intel.com>
    Signed-off-by: Yang Zhang <yang.z.zhang@Intel.com>
    Commit e2eed58b4fbf ("IB/qib: change QLogic to Intel") moved a firmware
    mtd: m25p80: n25q064 is Micron, not Intel/Numonyx
    "ata_piix: make DVD Drive recognisable on systems with Intel Sandybridge
     Network controller [0280]: Intel Corporation Centrino Advanced-N 6235
     Subsystem: Intel Corporation Device [8086:5260]
    PCI-to-EISA bridge, the Intel 82375. It worked with the 3.2 kernel.
    which is available on Intel Sandy Bridge and
    Loosely based on Intel's Lin Ming patch posted on LKML
    set the SEND bit to send an Intel On-chip System Fabric sideband (IOSF-SB)
    provided Intel drivers which did not have this fix.
       - QLogic -> Intel update for qib driver
      IB/qib: change QLogic to Intel
     "Exynos and Intel fixes.
      ahci: Add Device IDs for Intel Wellsburg PCH
      i2c: iSMT: add Intel Avoton DeviceIDs
    IB/qib: change QLogic to Intel
    i2c: iSMT: add Intel Avoton DeviceIDs
    This patch adds the iSMT SMBus Controller DeviceIDs for the Intel Avoton SOC.
    Devices on the Intel Lynxpoint Low Power Subsystem (LPSS) have
    ACPI / scan: Add special handler for Intel Lynxpoint LPSS devices
    Devices on the Intel Lynxpoint Low Power Subsystem (LPSS) have some
    Introduce a special ACPI scan handler for Intel Lynxpoint LPSS
    The problem can be tested by activating BTS on Intel processors.
    silicon bug in Intel's EHCI controllers).  The workaround goes through
      perf,x86: fix link failure for non-Intel configs
    perf,x86: fix link failure for non-Intel configs
    On some new Intel Atom processors (Penwell and Cloverview), there is
    Intel LPSS SPI controllers need to have bit 0 (disable_ssp_dma_finish) set
    MTMR table is used in the recent ACPI BIOS enabled Intel MID
    VRTC is used in Intel MID platforms as a replacement of the
    BIOS enabled Intel MID platforms. The format of this table has
     "Intel Virtualization Technology for Directed I/O Architecture Specification"
     http://download.intel.com/technology/computing/vptech/Intel(r)_VT_for_Direct_IO.pdf
    USB: EHCI: work around silicon bug in Intel's EHCI controllers
    (if not all) Intel EHCI controllers.  After a QH has been unlinked
    Nevertheless, Intel's controllers have been observed to perform a
    ahci: Add Device IDs for Intel Wellsburg PCH
    This patch adds the RAID-mode SATA Device IDs for the Intel Wellsburg PCH
      perf/x86: Add Intel IvyBridge event scheduling constraints
       - new drivers for Intel ismt & Broadcom bcm2835
      i2c: i801: Add Device IDs for Intel Wellsburg PCH
      i2c: Adding support for Intel iSMT SMBus 2.0 host controller
       - The Intel SCH and ICH drivers got a couple fixes from Aaron Sierra
      mfd: lpc_ich: Add Device IDs for Intel Wellsburg PCH
       Intel for persistence.
      ahci: Add Device IDs for Intel Wellsburg PCH
      ata_piix: Add Device IDs for Intel Wellsburg PCH
      ahci: AHCI-mode SATA patch for Intel Avoton DeviceIDs
      ata_piix: IDE-mode SATA patch for Intel Avoton DeviceIDs
      x86/microcode_intel_early.c: Early update ucode on Intel's CPU
      x86/microcode_intel_lib.c: Early update ucode on Intel's CPU
       - Support of new Intel HD-audio controller, new IDT codecs
      ALSA: hda - Disable runtime PM for Intel 5 Series/3400
    [1] Intel 5100 Memory Controller Hub Chipset
    [2] Intel 7300 Chipset MemoryController Hub (MCH)
    ahci: Add Device IDs for Intel Wellsburg PCH
    This patch adds the AHCI-mode SATA Device IDs for the Intel Wellsburg PCH
    ata_piix: Add Device IDs for Intel Wellsburg PCH
    This patch adds the IDE-mode SATA Device IDs for the Intel Wellsburg PCH
     - Support for Intel Lynxpoint LPSS from Mika Westerberg.
     - cpuidle update from Len Brown including Intel Haswell support, C1
     - Intel P-states driver for Sandy Bridge processors from Dirk
      spi/pxa2xx: add support for Intel Low Power Subsystem SPI
         but Intel folks reshaped it for mainline
    CPU: Intel(R) Core(TM)2 Duo CPU     E7500  @ 2.93GHz
    SSD: Intel X25-M 120GB (Test Partition: 60GB)
    perf/x86: Add Intel IvyBridge event scheduling constraints
    Intel IvyBridge processor has different constraints compared
       Intel, Google, et al.
    Whilst IOMMU is enabled for the Intel GPU on Ironlake, it appears that
    The Intel PRM says the M1 and M2 divisors must be in the range of 10-20 and 5-9.
    The Intel PRM says the M1 and M2 divisors must be in the range of 10-20 and 5-9.
    24 core Intel box's first exposure to 3.0.12-rt30-rc3 didn't go well.
    Intel NHM EP, NHM EX, SNB EP 2S and 4S test-machines.
    i2c: i801: Add Device IDs for Intel Wellsburg PCH
    This patch adds the SMBus Device IDs for the Intel Wellsburg PCH
    ALSA: hda - Disable runtime PM for Intel 5 Series/3400
    mfd: lpc_ich: Add Device IDs for Intel Wellsburg PCH
    This patch adds the Watchdog Timer Device IDs for the Intel Wellsburg PCH
      Intel Extended command set, Manufacturer ID: 0x89, Device ID: 0x17
      Intel Extended command set, Manufacturer ID: 0x89, Device ID: 0x18
      Intel Extended command set, Manufacturer ID: 0x89, Device ID: 0x18
      Intel Extended command set, Manufacturer ID: 0x89, Device ID: 0x17
    Intel Wireless devices are able to make a TCP connection
    Intel Lynxpoint PCH Low Power Subsystem has DMA controller to support general
    of SPDIF device is supposed by the updated alsa-lib HDA-Intel.conf,
      x86: add support for Intel Low Power Subsystem
Author: Yang Zhang <yang.z.zhang@Intel.com>
    Signed-off-by: Yang Zhang <yang.z.zhang@Intel.com>
    i2c: Adding support for Intel iSMT SMBus 2.0 host controller
    The iSMT (Intel SMBus Message Transport) supports multi-master I2C/SMBus,
    ALSA: hda_intel: Add Device IDs for Intel Wellsburg PCH
    This patch adds the HD Audio Device IDs for the Intel Wellsburg PCH
    Add a P-state driver for the Intel Sandy bridge processor. In cpufreq
    next-generation Intel(R) Microarchitecture, code named "Haswell" (HSW).
    next-generation Intel(R) Microarchitecture code named "Haswell".
    i2c: i801: SMBus patch for Intel Avoton DeviceIDs
    This patch adds the PCU SMBus DeviceID for the Intel Avoton SOC.
    Intel Lynxpoint PCH Low Power Subsystem has two general purpose SPI
    spi/pxa2xx: add support for Intel Low Power Subsystem SPI
    Intel LPSS SPI is pretty much the same as the PXA27xx SPI except that it
    This patch implements a board-specific fixup for Intel Haswell Machines:
    PM: Introduce Intel PowerClamp Driver
    Intel PowerClamp driver performs synchronized idle injection across
    Add gpio support for Intel Lynxpoint chipset.
    done in all the other Intel wired ethernet drivers.
    ich8lan.h header file (the convention for Intel wired ethernet drivers is
    (the convention for Intel wired ethernet drivers is to use the name of the
      perf/x86: Enable Intel Lincroft/Penwell/Cloverview Atom support
    However, now that acpi-cpufreq supports both AMD and Intel CPUs with HW
    x86/microcode_intel_early.c: Early update ucode on Intel's CPU
    Implementation of early update ucode on Intel's CPU.
    in kernel/x86/microcode/GenuineIntel.bin in the cpio data. All ucode
    x86/microcode_intel_lib.c: Early update ucode on Intel's CPU
    are called both in early boot time and in microcode Intel driver.
     "Intel, radeon and exynos fixes.  Nothing too major or wierd: one dmar
     - NICs 2x Intel Dual port 82599 based (driver ixgbe)
Author: Yang Zhang <yang.z.zhang@Intel.com>
    Signed-off-by: Yang Zhang <yang.z.zhang@Intel.com>
Author: Yang Zhang <yang.z.zhang@Intel.com>
    Signed-off-by: Yang Zhang <yang.z.zhang@Intel.com>
      Intel VT-d (both capable of interrupt remapping). The systems were
    The irq-remapped case just calls into the specific Intel or
    i2c-designware: add support for Intel Lynxpoint
    Intel Lynxpoint has two I2C controllers. These controllers are enumerated
    We are going to use it on 64-bit kernel on Intel Lynxpoint so make sure we
    ahci: AHCI-mode SATA patch for Intel Avoton DeviceIDs
    This patch adds the AHCI and RAID-mode SATA DeviceIDs for the Intel Avoton SOC.
    ata_piix: IDE-mode SATA patch for Intel Avoton DeviceIDs
    This patch adds the IDE-mode SATA DeviceIDs for the Intel Avoton SOC.
    commit 69e848c2090aebba5698a1620604c7dccb448684 "Intel xhci: Support
    single MSI mode as if MRSM bit was set (some Intel chips
    perf/x86: Enable Intel Lincroft/Penwell/Cloverview Atom support
    Intel Lynxpoint LPSS peripheral drivers depend on LPSS clock tree being
    Intel Lynxpoint Low Power Subsystem hosts peripherals like UART, I2C and
    x86: add support for Intel Low Power Subsystem
    chips like Intel Lynxpoint. Typically we already have a Linux driver for
    needed to support the Intel LPSS drivers.
    Add some module aliases to ensure that udev can load the module on Intel
    Infineon(now Intel) HSPA Modem platform NCM cannot support ARP.
      The correct fix for the Intel ironlake failure is in this, and should
    This instruction present from Intel Westmere and AMD Bulldozer CPUs.
    Pid: 0, comm: swapper/0 Tainted: G        W    3.8.0-rc1-next-20121224-medusa_ntz+ #2 Intel Corp. Stoutland Platform
Author: Yang Zhang <yang.z.zhang@Intel.com>
    Signed-off-by: Yang Zhang <yang.z.zhang@Intel.com>
    Rather straightforward conversion, except for ones for Intel Mac.
    As Intel Mac have only unique codec SSIDs, we need to remap the fixup
      ALSA: hda - Disable runtime D3 for Intel CPT & co
    ALSA: hda - Disable runtime D3 for Intel CPT & co
    for a workaround to address a pre-silicon bug on the Intel 5520 IO hub that
    These files were removed by commit 1a8359e411eb ("x86/mid: Remove Intel
    Cc: Intel SCU Linux support <intel-linux-scu@intel.com>
    According to Intel SDM Vol3 Section 5.5 "Privilege Levels" and 5.6
Author: Yang Zhang <yang.z.zhang@Intel.com>
    Signed-off-by: Yang Zhang <yang.z.zhang@Intel.com>
    Pid: 1268, comm: modprobe Not tainted 3.7.0-WR5.0.1.0_standard+ #30 Intel Corporation S5520HC/S5520HC
      hwmon: (it87) Report thermal sensor type as Intel PECI if appropriate
    type for temp2 as Intel PECI (6) if the chip is configured to report
    hwmon: (it87) Report thermal sensor type as Intel PECI if appropriate
    IT8721 and IT8728 support Intel PECI temperature reporting. Each sensor
    If configured for Intel PECI, the driver reported the wrong sensor type for
    "Intel PECI (6)".
      ended up with some Intel fixes on top as well.
    i2400m: add Intel 6150 device IDs
    Add device IDs for WiMAX function of Intel 6150 cards.
     - Optimised crc32c implementation for Intel.
    According to Intel SDM Volume 3 Section 10.8.1 "Interrupt Handling with
    the Pentium 4 and Intel Xeon Processors" and Section 10.8.2 "Interrupt
      x86, just like any other CPU.  Enabled on Intel CPUs for now.
      xhci: Add Lynx Point LP to list of Intel switchable hosts
    Intel has an architectural guarantee that the TLB entry causing
    Cc: Intel Linux Wireless <ilw@linux.intel.com>
    Intel's Sandy Bridge and Ivy Bridge processor generations support RAPL
    (Run-Time-Average-Power-Limiting).  Per the Intel SDM
    (Intel® 64 and IA-32 Architectures Software Developer Manual)
      ACPICA: Remove extra spaces after periods in the Intel license
      "xhci: Intel Lynx Point LP support.
      Here's a patch to add the new Intel Lynx Point LP chipset to the list of Intel
    xhci: Add Lynx Point LP to list of Intel switchable hosts
    "Intel xhci: Support EHCI/xHCI port switching."
    default case on all/most Intel machines.
    only the FPU flag, if any, unlike the Intel 486s with CPUID, which
    "Intel® 64 and IA-32 Architectures Software Developer Manual",
      ALSA: hda - Limit runtime PM support only to known Intel chips
    The Intel 82855PM host bridge / Mobility FireGL 9000 RV250 combination
    At least on Intel this should remove a locked bus cycle on successful
    ALSA: hda - Limit runtime PM support only to known Intel chips
    on the recent Intel platforms, it's safer to limit the support to such
    support, and mark it for Intel controllers.
     "A correction for oops on module init with older Intel hosts."
    Test plaform can be Intel Sandybridge or other recent platforms.
    ACPICA: Remove extra spaces after periods in the Intel license
    Currently the feature is supported on Intel platforms only.
    Note that  CPUID Fn8000_001D_EAX slightly differs to Intel's CPUID function 4.
    The corresponding bits on Intel are defined as "maximum number of threads
    CPUID 0x8000001d works quite similar to Intels' CPUID function 4.
    being tied to the Intel PIIX4.  Since the PIIX4's interrupt is registered
      the Intel Panther Point xHCI host bandwidth checking checking.
    Intel Core i5-2450M:
    Intel Core 2 Duo processor, iozone 'write' operation on an existing
      Zou, MDR, Robert Love @ Intel for helping to track this down."
     "Most of the kernel diffstat relates to a group of Intel P6 and KNC
      perf/x86: Enable overflow on Intel KNC with a custom knc_pmu_handle_irq()
      perf/x86: Make Intel KNC use full 40-bit width of counters
    Tested: Intel iommu and swiotlb (iommu=soft) on x86-64 with
    perf/x86: Enable overflow on Intel KNC with a custom knc_pmu_handle_irq()
    Although based on the Intel P6 design, the interrupt mechnanism
    for KNC more closely resembles the Intel architectural
    perf/x86: Make Intel KNC use full 40-bit width of counters
    Early versions of Intel KNC chips have a bug where bits above 32
    perf/x86: Add hardware events translations for Intel P6 cpus
    Add support for Intel P6 processors to display 'events' sysfs
    perf/x86: Add hardware events translations for Intel cpus
    Add support for Intel processors to display 'events' sysfs
    According to Intel SDM Volume 3B, FP_ASSIST is limited to Counter 1 only,
    the commit e3567d2c15a7a8e2f992a5f7c7683453ca406d82 "xhci: Add Intel
    the commit e3567d2c15a7a8e2f992a5f7c7683453ca406d82 "xhci: Add Intel
    support resource (be it community, OEM, Intel phone, Intel email, etc)
    Add the current e1000 maintainer to the list of Intel maintainers.
    ignored the threshold except for certain Intel PCI-based controllers.
    * Intel PEBS in VT-x context uses the DS address as a guest linear address,
      support for Intel Atom CE4110/4150/4170."
    Intel PEBS in VT-x context uses the DS address as a guest linear
      "Intel PEBS in VT-x context uses the DS address as a guest linear address,
    iwlwifi: don't print the Intel banner twice
    NCR machines with LVDS panels using Intel chipsets need to have the
    reported as "model name : Intel(R) Atom(TM) CPU CE41{1|5|7}0 @ 1.{2|6}0GHz"
       - Support for an upcoming Intel CPU, the Xeon-Phi / Knights Corner
      perf/x86: Add support for Intel Xeon-Phi Knights Corner PMU
    by Intel with some minor cleanups and additional commit log text.
    Lynx Point LP Platform Controller Hub (PCH) chipset from Intel.  This patch
    impressive on my two other test hosts though, AMD barcelona and Intel
    Intel VT-d, AMD Vi, and AMD GART - that can use SWIOTLB as fallback) I can
    Fix build failure in Intel PIIX4 I2C driver.
       - Intel's ICH LPC now supports Lynx Point
    samples) failing to run over Intel IB HCAs.
      Intels, a streamlines guest page table walker, guest APIC speedups,
    perf/x86: Add support for Intel Xeon-Phi Knights Corner PMU
    PMU, as documented in the "Intel Xeon Phi Coprocessor (codename:
      feature on Intel CPUs: a hardware feature that prevents unintended
      xhci: Intel Panther Point BEI quirk.
        - Reassign invalid bus number ranges (Intel DP43BF workaround)
      (The v3.6 kernel had the Intel CPU side code, see commits
      mode on Intel Nehalem+ CPUs, which mode is automatically entered when
    Unlocking may take up to 1.4 seconds on some Intel flashes. So
    "3 Volt Intel StrataFlash Memory" 28F128J3,28F640J3,28F320J3 manual
    MAINTAINERS: update Intel C600 SAS driver maintainers
    xhci: Intel Panther Point BEI quirk.
    the Intel Panther Point xHCI host controller, and the driver submits
    Intel chipset developers confirm that this bug will be hit if the BEI
    the commit 69e848c2090aebba5698a1620604c7dccb448684 "Intel xhci: Support
    The Intel XHCI specification says that after clearing the run/stop bit
    ALSA: hda - add PCI identifier for Intel 5 Series/3400
    removes the use of the COMBO mode on recent Intel hardware.
      x86/kconfig: Remove outdated reference to Intel CPUs in CONFIG_SWIOTLB
      perf/x86: Fix Intel Ivy Bridge support
    While unspecified, the behaviour of Intel processors is to first
    perf/x86: Fix Intel Ivy Bridge support
    This patch updates the existing Intel IvyBridge (model 58)
    CPUs with FXSAVE but no XMM/MXCSR (Pentium II from Intel,
    We don't discover all the devices on the Intel DP43BF motherboard
    e1000e: Intel(R) PRO/1000 Network Driver - 2.0.0-k
    e1000e: Copyright(c) 1999 - 2012 Intel Corporation.
    e1000e 0000:00:00.0: eth0: Intel(R) PRO/1000 Network Connection
    00:03.0 Audio device: Intel Corporation Device 0d0c (rev 02)
    00:1b.0 Audio device: Intel Corporation Lynx Point HD Audio Controller
    mfd: lpc_ich: Add Device IDs for Intel Lynx Point-LP PCH
    This patch adds the Watchdog Timer Device IDs for the Intel Lynx Point-LP PCH.
      perf/x86: Enable Intel Cedarview Atom suppport
    This commit is for ZPODD on Intel ZPODD capable platforms, on other
    For an upcoming Intel xHCI roothub, this will translate into ACPI calls
    Upcoming Intel systems will have an ACPI method to control whether a USB
      i2c-i801: Add Device IDs for Intel Lynx Point-LP PCH
    i2c-i801: Add Device IDs for Intel Lynx Point-LP PCH
    Add the SMBus Device IDs for the Intel Lynx Point-LP PCH.
    includes support for Intel's dynamic acceleration.
    that of Intel and VIA. It makes sense to consolidate this support into one
    Intel Core i5-2450M:
    Intel Core i5-2450M:
    Tested on Intel Core i5-2450M and AMD FX-8100.
    Intel Core i5-2450M:
    Adding Intel and STM sensor hub in the list of drivers with
    04:00.0 Ethernet controller: Intel Corporation 82574L Gigabit Network Connection
    e1000e: Intel(R) PRO/1000 Network Driver - 2.0.0-k
    e1000e: Copyright(c) 1999 - 2012 Intel Corporation.
    ALSA: HDMI - Enable HBR feature on Intel chips
    HDMI channel remapping apparently effects HBR packets on Intel's chips.
       Intel xHCI bug fix patch I pushed just before I left for vacation.
     - Commits 29d2145 and a96874a fix issues with the Intel Panther Point
    My test platform (Intel DX79SI) boots reliably under BIOS, but frequently
    x86/kconfig: Remove outdated reference to Intel CPUs in CONFIG_SWIOTLB
    Intel xhci: Only switch the switchable ports
    commit ID 69e848c2090aebba5698a1620604c7dccb448684 "Intel xhci: Support
    On Intel Panther Point chipset USB 3.0 devices show up as
    commit ID 69e848c2090aebba5698a1620604c7dccb448684 "Intel xhci: Support
    perf/x86: Enable Intel Cedarview Atom suppport
    This patch enables perf_events support for Intel Cedarview
    a dual port Intel 82599 FCoE CNA, w/ 256LUNs on one port and about 32LUNs
    setting on my Intel DN2800MT (Cedarview) board.  Without it, mode
    saves a VMREAD and VMWRITE on Intel (for rsp, since it is not usually
      ata_piix: Add Device IDs for Intel Lynx Point-LP PCH
      ahci: Add Device IDs for Intel Lynx Point-LP PCH
    [SCSI] mpt2sas: To include more Intel Branding
    while the legacy Intel driver uses the old output stuff.
    It also diverges on the backlight handling. The legacy Intel driver adds a panel
     "Intel: edid fixes, power consumption fix, s/r fix, haswell fix
            are dual-socket Intel 5675 Xeons w/48 GB memory.  I've got ~160
      perf/x86: Add Intel Westmere-EX uncore support
    Intel Core i5-2450M CPU (fam: 6, model: 42, step: 7)
    ata_piix: Add Device IDs for Intel Lynx Point-LP PCH
    This patch adds the IDE-mode SATA Device IDs for the Intel Lynx Point-LP PCH
    ahci: Add Device IDs for Intel Lynx Point-LP PCH
    This patch adds the AHCI-mode SATA Device IDs for the Intel Lynx Point-LP PCH
    v2: add a flag for userspace to query to know if Intel kernel driver can
    Fix up a new coccinelle warnings reported by Fengguang Wu + Intel
    perf/x86: Add Intel Westmere-EX uncore support
       by Intel, which ones were designed by Marvell after the acquisition
    Intel xhci: Work around immediate reboot on shutdown.
    one more patch for 3.6.  It works around an issue on a couple Intel
    The Intel desktop boards DH77EB and DH77DF have a hardware issue that
    shutdown.  The Intel Windows driver switches the ports back to EHCI, so
    the commit 69e848c2090aebba5698a1620604c7dccb448684 "Intel xhci: Support
    On Intel systems corrected machine check interrupts (CMCI) may be sent to
    ALSA: hda_intel: Add Device IDs for Intel Lynx Point-LP PCH
    This patch adds the Intel HD Audio Device IDs for the Intel Lynx Point-LP PCH
    a HW base Intel x86 PEBS event, and user could add more SW/HW event
      x86, nops: Missing break resulting in incorrect selection on Intel
    Intel Core i5-2500 CPU (fam:6, model:42, step:7)
    Intel Core i5-2500 CPU (fam:6, model:42, step:7)
     "The biggest changes are Intel Nehalem-EX PMU uncore support, uprobes
      perf/x86: Fix LLC-* and node-* events on Intel SandyBridge
      perf/x86: Add Intel Nehalem-EX uncore support
    specifically 'advanced' PMUs like AMD IBS and Intel PEBS which provide
    This VFIO IOMMU backend is designed primarily for AMD-Vi and Intel
          of the fake one (needed to properly represent Intel memory
      Some cpuidle updates, mostly for non-Intel
    perf/x86: Fix LLC-* and node-* events on Intel SandyBridge
    perf/x86: Add Intel Nehalem-EX uncore support
    Intel hw only has one MUX for encoders, so outputs are either not
    x86, nops: Missing break resulting in incorrect selection on Intel
    The Intel case falls through into the generic case which then changes
      PCI: reimplement P2P bridge 1K I/O windows (Intel P64H2)
       - Intel Haswell audio support
      - full big real mode emulation on pre-Westmere Intel hosts (can be
      - EPT accessed/dirty bits support for new Intel processors"
       - Intel uncore PMU support for Nehalem and Sandy Bridge CPUs, we
      perf/x86: Move Intel specific code to intel_pmu_init()
      perf/x86: Rename Intel specific macros
    Add the RDSEED and ADX features documented in section 9.1 of the Intel
    For example when using the Intel e100 ethernet driver on a ColdFire platform
    It's unlikely that Intel (for example) was paid off by the US
    to the specifications claimed by Intel.  Short of using a tunnelling
    address space. Refer to section 4.10.1 in IA32 Intel Software Developer's Manual
    mPIPE ("Multicore Programmable Intelligent Packet Engine").  This
    Implement the attribute for the Intel IOMMU driver.
      PCI: reimplement P2P bridge 1K I/O windows (Intel P64H2)
    here was an artifact of the Intel 1K window support from 9d265124d051 and
    and the EN1K bit in the CNF register in the Intel 82870P2 (P64H2).
    PCI: reimplement P2P bridge 1K I/O windows (Intel P64H2)
    EN1K bit in the CNF register in the Intel 82870P2 (P64H2).
    is disabled or when two-dimentional paging (e.g. EPT on Intel) is active.
    Recent Intel microcode resolved the SNB-PEBS issues, so conditionally
    perf/x86: Move Intel specific code to intel_pmu_init()
    There is some Intel specific code in the generic x86 path. Move it to
    perf/x86: Rename Intel specific macros
    There are macros that are Intel specific and not x86 generic. Rename
    v3: Kill #ifdef X86, this is Intel after all. Noticed by Ben Widawsky.
    SATA controller: Intel Corporation 82801JI (ICH10 Family) SATA AHCI
    The legacy PM callbacks provided by the Intel IPS driver are
    or receive hashing offload but not both as done in other Intel GbE drivers
    According to Intel 64 and IA-32 SDM and Optimization Reference Manual, beginning
            NIC: Intel 82599 (10GB bandwidth)
    Add IOMMU group support to Intel VT-d code.  This driver sets up
    AMD-Vi & Intel VT-d support re-added in following patches.
    Kconfig: Fix Kconfig for Intel ixgbe and igb PTP support.
    perf/x86: Add Intel Nehalem and Sandy Bridge-EP uncore support
    perf/x86: Add Intel Nehalem and Sandy Bridge uncore PMU support
    perf/x86: Add generic Intel uncore PMU support
    This patch adds the generic Intel uncore PMU support, including helper
    Tjmax values from Intel datasheets.
      Intel adds edp edid caching for some strange Dell Vostros that black
    ALSA: hda_intel: activate COMBO mode for Intel client chipsets
    This patch activates the COMBO position_fix for recent Intel client chipsets.
    COMBO mode is the recommended setting for Intel chipsets and eliminates HD
        CPU0: Intel(R) Core(TM)2 Quad CPU    Q9550  @ 2.83GHz stepping 0a
        Performance Events: PEBS fmt0+, Core2 events, Intel PMU driver.
        CPU0: Intel(R) Core(TM)2 Quad CPU    Q9550  @ 2.83GHz stepping 0a
        Performance Events: PEBS fmt0+, Core2 events, Intel PMU driver.
    Intel Core 2    : x2.0   x1.9
    Intel Atom N260 : x1.5   x1.4
    Intel Core 2, x86-64  : x1.9
    Intel Atom N260, i386 : x1.4
    EPT Dirty bit use bit 9 as Intel SDM definition, to avoid conflict, change
    v3: Kill #ifdef X86, this is Intel after all. Noticed by Ben Widawsky.
    Intel Core i5-2500 CPU (fam:6, model:42, step:7)
    Intel Core i5-2500 CPU (fam:6, model:42, step:7)
    on FB-DIMM/RAMBUS and modern Intel controllers.
         cpudesc : Intel(R) Xeon(R) CPU E5540 @ 2.53GHz
         cpuid : GenuineIntel,6,26,5
      updates to Intel Ivy-Bridge which info got recently released,
      perf/x86: Fix Intel shared extra MSR allocation
     "A bunch of fixes for Intel and exynos, nothing too major, a new intel
    Intel-iommu initialization doesn't currently reserve the memory
      acpi_video: Intel video is not always i915
    perf/x86: Fix Intel shared extra MSR allocation
    when Intel extra_reg allocation changes event state.
    perf/x86: Fix Intel shared extra MSR allocation
    when Intel extra_reg allocation changes event state.
    Intel platforms: NHM EP/EX, WSM EP, SNB EP/EP4S, and thus fixes the
    Intel Software Developers Manual vol2 says they have
    acpi_video: Intel video is not always i915
    Signed-off-by: Yang Zhang <yang.z.zhang@Intel.com>
      to properly represent the Intel i3/i5/i7, Xeon 3xxx/5xxx/7xxx, and
      Intel E5-xxxx memory controllers.
      None of the above premises is true on Intel memory controllers since
    supported only 4GB: but now Intel's D2700MUD boards support 8GB, and
       * Support for 5 new chipsets: Intel's ICH LPC and SCH Centerton,
      gpio: Add Intel Centerton support to gpio-sch
    For example, on an Intel motherboard where the DMI table is reliable,
    Also, modern Intel controllers seem to be capable of handling such
      watchdog: Add watchdog driver for Intel Atom E6XX
    watchdog: Add watchdog driver for Intel Atom E6XX
    Intel Atom E6XX (TunnelCreek) processor.
          skid now, like PEBS does on the Intel side, because it takes
      xhci: Add Intel U1/U2 timeout policy.
    gpio: Add Intel Centerton support to gpio-sch
    This patch adds the Intel Centerton processor device ID for GPIO.
      Intel-VT-d specific IRQ remapping details and introducing struct
    The Intel Windows folks are disabling hub-initiated LPM for all USB
    xhci: Add Intel U1/U2 timeout policy.
    All Intel xHCI host controllers support USB 3.0 Link Power Management.
    An example will be provided for the Intel xHCI host controller in the
    host-specific delay to process the ERDY should be.  The Intel HW
      x86/microcode: Ensure that module is only loaded on supported Intel CPUs
    MAINTAINERS: Update qib and ipath entries from QLogic to Intel
    Add gpio support for Intel MSIC chips found in Intel Medfield platforms.
    lpc_sch: Add Intel Centerton Multifunction Device support
    This patch adds the Intel Centerton processor DeviceID for the
    pci_ids: Add Intel Centerton Legacy Block DeviceID
     "Two fixes from Intel, one a regression, one because I merged an early
    x86/microcode: Ensure that module is only loaded on supported Intel CPUs
    Remove the Intel specific interfaces from dmar.h and remove
    remapping enabled is Intel specific too. So move it to the
    The files contain code mostly relevant for the Intel
    This cpuid range does not exist on real HW and Intel spec says that
     "Some minor fixes from Intel and a radeon fix.
    Lynx Point Platform Controller Hub (PCH) chipset from Intel.  This patch
    xhci: isoc, Intel xHCI, and suspend races.
    The third and fourth patches fix issues seen on Intel xHCI host controllers.
    Intel Lynx Point chipset.
    xhci: Add Lynx Point to list of Intel switchable hosts.
    The upcoming Intel Lynx Point chipset includes an xHCI host controller
    the Intel Panther Point xHCI host.  This time, ports from both EHCI
    "Intel xhci: Support EHCI/xHCI port switching."
    with an Intel Panther Point chipset, the PCI quirks code or the EHCI
    "Intel xhci: Support EHCI/xHCI port switching."
    mfd: Convert Intel MSIC driver to use devm_* interfaces.
    gpio: Add support for Intel ICHx/3100/Series[56] GPIO
    This driver works on many Intel chipsets, including the ICH6, ICH7,
    Additional Intel chipsets should be easily supported if needed, eg the
    mfd: Add LPC driver for Intel ICH chipsets
    Some boards such as the Intel D2700MUD allow you to have over 4GB of RAM.
    DMI: Intel Corporation S2600CP/S2600CP, BIOS SE5C600.86B.99.99.x032.072520111118 07/25/2011
    Pid: 1, comm: swapper/0 Not tainted 3.4.0-rc2upstream-00001-gf5154e8 #1 Intel Corporation S2600CP/S2600CP
    Pid: 5036, comm: insmod Tainted: G           O 3.4.0-rc2upstream-dirty #2 Intel Corporation S2600CP/S2600CP
    with a dual core hyperthread Intel i5-2520M cpu with 3M of cpu cache.
      Pid: 129, comm: kworker/u:3 Not tainted 3.3.0-rc5-isci+ #1 Intel Corporation SandyBridge Platform/To be filled by O.E.M.
    00:16.3 Serial controller: Intel Corporation Patsburg KT Controller (rev 05) (prog-if 02 [16550])
           Subsystem: Intel Corporation Device 7270
    serial/8250_pci: Clear FIFOs for Intel ME Serial Over Lan device on BI
    When using Serial Over Lan (SOL) over the virtual serial port in a Intel
      ata_piix: IDE-mode SATA patch for Intel DH89xxCC DeviceIDs
    was introduced as an architectural MSR by Intel @ P6.
    Code paths that can touch this MSR invalidly are when vendor == Intel &&
    As a result, most wifi clients (aside from Intel STAs on Windows)
    Intel spec says that TMR needs to be set/cleared
      Intel has 3 regression fixers (more info in intel merge commit), along
    ata_piix: IDE-mode SATA patch for Intel DH89xxCC DeviceIDs
    This patch adds the IDE-mode SATA DeviceIDs for the Intel DH89xxCC PCH.
    made sure it doesn't break Intel host controllers.  I have not heard
    The DMA functionality fails to work on some Intel based platforms. Some
    recent Intel platforms have an IOMMU. Transferring the DMA descriptors,
    KVM: x86: expose Intel cpu new features (HLE, RTM) to guest
    Intel recently release 2 new features, HLE and RTM.
    hanging. This effects Intel Xeon C55xx, C35xx, E5-2600.
     "This pull just contains a forward of the Intel fixes from Daniel.
      Disable MCP limit exceeded messages from Intel IPS driver
         E Robertson and Alan Cox @ Intel.
    Disable MCP limit exceeded messages from Intel IPS driver
     * Intel PCH now supports 8-bit bus transfers.
      mmc: sdhci-pci: allow 8-bit bus width for Intel PCH
    * Intel Sandy Bridge i7-2620M 4Mb L3
    CPU: Intel Sandy Bridge i7-2620M 4Mb L3
      i2c-i801: Add device IDs for Intel Lynx Point
    the rest. But the problem is broader than that, only one Intel driver (ixgb)
    Intel drivers and follow established convention.
    mmc: sdhci-pci: allow 8-bit bus width for Intel PCH
    i2c-i801: Add device IDs for Intel Lynx Point
    Add the SMBus controller device IDs for the Intel Lynx Point PCH.
    Intel devices.
     - i740fb to support those old Intel chips
     3) new Intel SATA PCI IDs
      ata_piix: IDE-mode SATA patch for Intel Lynx Point DeviceIDs
      ahci: AHCI-mode SATA patch for Intel Lynx Point DeviceIDs
          processes, (please AMD just follow Intel and let open source guys
      x86/mid/thermal: Convert to use Intel MSIC API
      x86/config: Select MSIC MFD driver on Intel Medfield platform
      x86/mid: Remove Intel Moorestown
      x86, cpufeature: Add CPU features from Intel document 319433-012A
    On Intel CPUs the processor typically uses the highest frequency
    Newer memory controllers, like the ones found on Intel Sandy Bridge and
    I can't find any documentation supporting this behavior in Intel 5100
    [1] Intel® 5100 Memory Controller Hub Chipset
    [1] Intel 5100 Memory Controller Hub Chipset Doc.Nr: 318378
       the tooling side, on CPUs that support it.  (modern x86 Intel CPUs
      perf/x86: Add LBR software filter support for Intel CPUs
    platform-x86: intel_mid_thermal: convert to use Intel MSIC API
    Intel MSIC MFD driver provides common register access interface to the
    Same commit to Intel by ajax in 9962c9252e46eda7058067cbe73bdf1ed74b0d37
    The VRM model table was missing several Intel CPUs, resulting in wrong VRM table
    Register in the configuration space of some Intel PCI graphics adapters,
    Tested on Intel/ARM.
    Tested on Intel/ARM.
    Tested on Intel/ARM.
    Tested on Intel/ARM.
     "Two minor updates from Jesse for Intel SNB fixes, and a few fixes from
      Samsung for exynos.  The pull req has Alan's commit in it since Intel
    Intel Core2 T8100 (fam:6, model:23, step:6):
     x86_64, Intel Core 2, ~0.5% faster
     i386, Intel Atom N270, ~1% faster
    ata_piix: IDE-mode SATA patch for Intel Lynx Point DeviceIDs
    This patch adds the IDE-mode SATA DeviceIDs for the Intel Lynx Point PCH.
    ahci: AHCI-mode SATA patch for Intel Lynx Point DeviceIDs
    This patch adds the AHCI-mode SATA DeviceIDs for the Intel Lynx Point PCH.
    Intel employees changed it, we can also relicense
    [   21.725323] ioatdma: Intel(R) QuickData Technology Driver 4.00
    an adverse effect on PCMCIA support on Intel StrongARM and probably PXA
    x86/mid/thermal: Convert to use Intel MSIC API
    Intel MSIC MFD driver provides common register access interface
    With SandyBridge, Intel has changed these Socket PCI devices to
    In this version, the Intel x86 code simply flushes (resets) the LBR
     - ALL but Intel x86 architecture
    perf/x86: Add LBR software filter support for Intel CPUs
    The SW filter is enabled on all Intel processors. It is bypassed
    perf/x86: Implement PERF_SAMPLE_BRANCH for Intel CPUs
    This patch implements PERF_SAMPLE_BRANCH support for Intel
    perf/x86: Disable LBR support for older Intel Atom processors
    The patch adds a restriction for Intel Atom LBR support. Only
    perf/x86: Add Intel LBR mappings for PERF_SAMPLE_BRANCH filters
    filters to the actual Intel x86LBR filters, whenever they exist.
    If precise sampling is enabled on Intel x86 then perf_event uses PEBS.
    On Intel x86 PERF_SAMPLE_BRANCH_STACK is implemented using LBR,
    perf/x86: Add Intel LBR sharing logic
    The Intel LBR on some recent processor is capable
    perf/x86: Add Intel LBR MSR definitions
    not be available on all HW platforms. On Intel x86 it is
    [  848.434137] Pid: 5107, comm: kworker/u:2 Not tainted 3.2.0-isci+ #8 Intel Corporation S2600CP/S2600CP
    recommended by Intel hardware guys.
    The HP iPAQ hx4700 has 128Mb of flash provided by two Intel StrataFlash devices.
    Intel, radeon, exynos fixes.
    Intel: fixes a few Ivybridge hangs, along with fixing RC6 on SNB (still
    x86, cpufeature: Add CPU features from Intel document 319433-012A
    Add CPU features from the Intel Archicture Instruction Set Extensions
    The first fixes an issue we saw with an Intel Panther Point xHCI host,
    On some systems with an Intel Panther Point xHCI host controller, the
    Bluetooth: Add Intel copyright to mgmt files
    This patch adds the appropriate Intel copyright to mgmt files.
    Following the good example of the Intel (and more recently Atheros)
    Following the good example of the Intel (and more recently Atheros)
    Resurrect Intel740 driver: i740fb
    Intel740 graphics cards and adaptation for recent kernels. The old driver by
    xHCI bug fix for broken BIOS on some Intel systems.
    Intel systems with buggy BIOSes that don't provide a legacy PCI IRQ line
    Intel has a PCI USB xhci host controller on a new platform. It doesn't
    probe the device if the manufacturer is found to be Intel. This
    PCI: Add quirk for still enabled interrupts on Intel Sandy Bridge GPUs
    Some BIOS implementations leave the Intel GPU interrupts enabled,
    - Intel DH61CR: Affected
    - Intel DH67BL: Affected
    - Intel S1200KP server board: Affected
    According to reports on the net, the Intel DH61WW board is also affected.
    Many thanks to Jesse Barnes from Intel for helping
    with the register configuration and to Intel in general
      x86: autoload microcode driver on Intel and AMD systems v2
    The test is unnecessary because Intel wired GbE hardware older (i.e. less)
    Intel AMT: ENABLED
    Intel AMT: DISABLED
    This patch adds the HD Audio DeviceIDs for the Intel Lynx Point PCH.
    can: Kconfig: add more information about Intel EG20T PCH CAN controller
    small number of Intel-verified SFP+ modules on their NICs.  To maintain
    syscall opcode "0f05", which is not available on Intel CPUs
    Depending on the architecture (AMD or Intel) pretended by
    keep and redacted any mention of these fields from the published Intel
      watchdog: iTCO_wdt: add Intel Lynx Point DeviceIDs
    watchdog: iTCO_wdt: add Intel Lynx Point DeviceIDs
    This patch adds the TCO Watchdog DeviceIDs for the Intel Lynx Point PCH.
    x86: autoload microcode driver on Intel and AMD systems v2
    Use the new x86 cpuid autoprobe interface for the Intel coretemp
    This enables auto-loading of the VIA and Intel specific drivers
    with a reference to the Intel Software Developers manual which
    x86/config: Select MSIC MFD driver on Intel Medfield platform
    On Intel Medfield platform we use MSIC MFD driver to create
    x86/mid: Remove Intel Moorestown
     (KVM: expose latest Intel cpu new features (BMI1/BMI2/FMA/AVX2) to guest)
    Examples on my dual socket quad core ht machine (Intel CPU E5540
    The way this driver was added by f0ae849 (usb: Add Intel Langwell USB
    introduced a regression on machines with Intel controller and Nvidia
    align_buffer_size when an Intel controller is found, and the Nvidia
    HDMI controller is probed after Intel although Nvidia chips require
      x86/kprobes: Fix typo transferred from Intel manual
    igb: Update Copyright on all Intel copyrighted files.
    ML7831 is companion chip for Intel Atom E6xx series.
    The Intel documentation at
    function on recent Intel CPUs. But it does not return mwait
    RDRAND for Intel architectures), use it to initialize /dev/random's
    x86/kprobes: Fix typo transferred from Intel manual
    This is what the Intel manuals show, but it's not correct.
     * Runtime PM support for Intel Medfield SDIO.
    Performance of twofish-x86_64-3way on Intel Pentium 4 and Atom is lower than
    necessary to have the Intel x86 architecture manual open on the page
    the reboot path broke Intel Nehalem and Westmere boxes when
    Intel PRM Vol 3 - Display Registers Updated -
    devices that are capable of doing 64-bit DMAs (like an Intel e1000) do
    Machine checks on Intel cpus interrupt execution on all cpus, regardless
           prompt "Intel MID APB Timer Support" if X86_INTEL_MID
    PMU virtualization needs to talk to Intel-specific bits of perf; these are
    KVM: expose latest Intel cpu new features (BMI1/BMI2/FMA/AVX2) to guest
    Intel latest cpu add 6 new features, refer http://software.intel.com/file/36945
    ICH10 and Intel Series 5 chipset specs. It also makes ioapic_mmio_write
    On recent Intel processors, we could have achieved the same goal by using
    On some of the recent Intel SNB platforms, by default bios is pre-enabling
    perf events: Add Intel x86 mapping for PERF_COUNT_HW_REF_CPU_CYCLES
    Add event maps for Intel x86 processors (with architected PMU v2 or later).
    perf events: Enable raw event support for Intel unhalted_reference_cycles event
    unhalted_reference_cycles event avaialble since Intel Core 2 processors.
    gma500: Add support for Intel GMBUS
    mode, 1080@60i. The Intel driver does not clear all the interlaced bits.
      ALSA: HDA: Use LPIB Position fix for Intel SCH Poulsbo
    The Intel x86_64 specification, however, says that the result of BSR/BSF in
    such a case is undefined.  That said, when queried, one of the Intel CPU
    architects said that the behaviour on all Intel CPUs is that:
    Further, it was indicated that they (Intel) are unlikely to get away with
    ALSA: HDA: Use LPIB Position fix for Intel SCH Poulsbo
    ML7831 is companion chip for Intel Atom E6xx series.
    The controller chip is an Intel Poulsbo 8086:811b (rev 07) controller,
    Intel has asked that this driver now be removed from the tree, and I am
    Intel CPUs report non-available architectural events in cpuid leaf
    code is running (Intel without VT-d, AMD without GART, IBM Calgary and Xen PV
    Although Intel's manual[1] says bit 1 of it shall be set to 1,
    [1] Intel(R) 64 and IA-32 Architectures Software Developer's Manual
     > when no rotation or frequency adjustment is needed. On Intel CPU this
      x86/rtc, mrst: Don't register a platform RTC device for for Intel MID platforms
      x86/mtrr: Resolve inconsistency with Intel processor manual
      perf/x86: Enable raw event access to Intel offcore events
    x86/rtc, mrst: Don't register a platform RTC device for for Intel MID platforms
    Intel MID x86 platforms have a memory mapped virtual RTC
    x86/mtrr: Resolve inconsistency with Intel processor manual
    Following is from Notes of section 11.5.3 of Intel processor
    For the Pentium 4 and Intel Xeon processors, after the sequence of
    Since new Intel software developers manual introduces
    On the Intel MID devices SCU commands are issued to manage power
    On a Intel Nehalem or even AMD64, there are 4 counters capable
    This patch adds support for legacy Bosch CC770 and Intel AN82527 CAN
    can: cc770: add driver core for the Bosch CC770 and Intel AN82527
    This patch adds support for legacy Bosch CC770 and Intel AN82527 CAN
    can: cc770: add driver core for the Bosch CC770 and Intel AN82527
    Intel Celeron T1600 (x86_64) (fam:6, model:15, step:13):
    Intel Atom N270 (i586):
    Intel Celeron T1600 (x86_64) (fam:6, model:15, step:13):
    Intel Atom N270 (i586):
    Intel Atom N270:
    Encryption/decryption of sse2-i586 vs generic on Intel Atom N270:
    Encryption/decryption of sse2-i586 vs generic on Intel Xeon E7330:
    Intel Celeron T1600 (fam:6, model:15, step:13):
    ML7831 is companion chip for Intel Atom E6xx series.
    handling on the Intel Poulsbo, Oaktrail, Cedarview and Medfield hardware.
    The Intel HDMI chips (ironlake at least) are found to have ~250ms delay
     Intel Westmere
    ML7831 is companion chip for Intel Atom E6xx series.
    ML7831 is companion chip for Intel Atom E6xx series.
    ML7831 is companion chip for Intel Atom E6xx series.
    perf/x86: Enable raw event access to Intel offcore events
    Note: Intel IOMMU hardware doesn't support arbitrary page sizes,
    because Intel's IOMMU page size capabilities seem to have the potential
    Intel Celeron T1600 (fam:6, model:15, step:13):
    Intel Celeron T1600 (fam:6, model:15, step:13):
    Input: usbtouchscreen - add ELO IntelliTouch 2700 support
    Both AMD and Intel i7 EDAC drivers use MCE features and are thus
    [  229.214401] Pid: 5, comm: kworker/u:0 Not tainted 3.0.0-isci-11.7.29+ #30.353196] Buffer  Intel Corporation Stoakley/Pearlcity Workstation
    ML7831 is companion chip for Intel Atom E6xx series.
      PCI: Workaround for Intel MPS errata
    PCI: Workaround for Intel MPS errata
    Intel 5000 and 5100 series memory controllers have a known issue if read
    Intel Medfield platform blocks access to eMMC boot partitions which
    mfd: Add Intel MSIC driver
    Add support for Intel MSIC chip found on Intel Medfield platforms. This
    Convert the Intel IOMMU driver to use the new interface for
     vendor_id  : GenuineIntel
     model name : Intel(R) Xeon(R) CPU           E7330  @ 2.40GHz
    Encryption/decryption of twofish 3-way vs x86_64-asm on Intel Xeon E7330:
    speed tests on AMD Phenom II (~5% on Intel Xeon E7330).
    intel: Output microcode revision in /proc/cpuinfo") did it for Intel.
    decimal format but both AMD and Intel patch levels are handled as hex
    This is patch for Conexant codec of Intel HDA driver, adding new quirk
    update level on Intel CPUs. This patch adds a new "microcode"
    Intel does not have guest/host-only bit in perf counters like AMD
    This patch adds GO/HO tracking to Intel perf code and provides interface
    ata_piix: make DVD Drive recognisable on systems with Intel Sandybridge chipsets(v2)
    This quirk patch fixes one kind of bug inside some Intel Sandybridge
     # cpudesc : Intel(R) Core(TM)2 Quad CPU Q6600 @ 2.40GHz
     # cpuid : GenuineIntel,6,15,11
     # cpudesc : Intel(R) Core(TM)2 Quad CPU Q6600 @ 2.40GHz
     # cpuid : GenuineIntel,6,15,11
        HDA Intel 0000:20:01.0: PCI INT A -> GSI 17 (level, low) -> IRQ 17
        HDA Intel 0000:20:01.0: setting latency timer to 64
    useful for people who are very used to the Intel syntax.
    1. Somewhat suprisingly, according to the Intel spec, if L1 allows WRMSR to
    KVM: Intelligent device lookup on I/O bus
    Add ELD support for Intel Eaglelake, IbexPeak/Ironlake,
     http://download.intel.com/technology/computing/vptech/Intel(r)_VT_for_Direct_IO.pdf
    The Intel Panther Point xHCI host tracks SuperSpeed endpoints in a
    Sometimes, when a USB 3.0 device is disconnected, the Intel Panther
    ML7831 is companion chip for Intel Atom E6xx series.
    ML7831 is completely compatible for Intel EG20T PCH.
    Intel validation group).
    xhci: Add software BW checking quirk to Intel PPT xHCI
    The xHCI host controller in the Intel Panther Point chipset needs to have
    disabled while we are trying to issue a request. For example on Intel
    supposed. Again on Intel Medfield platform we get:
    [    4.185608] Pid: 4, comm: kworker/0:0 Not tainted 3.0.0+ #240 Intel Corporation Medfield/iCDKA
    the older Intel SSD drives and any other SATA drive that may exhibit the
    PORT_RESUME. In Intel Oaktrail platform, MPH (Multi-Port Host
    As described at [1] some STAs (i.e. Intel 5100 Windows) can end up
    exact behavior during a stress test between a rt2800pci AP and a Intel
    xscale: Move the Intel XScale IXP drivers
    Move the Intel XScale IXP drivers into drivers/net/ethernet/xscale/
    i825xx: Move the Intel 82586/82593/82596 based drivers
    intel: Move the Intel wired LAN drivers
    Moves the Intel wired LAN drivers into drivers/net/ethernet/intel/ and
    Both AMD and Intel i7 EDAC drivers use MCE features and are thus
    path - I do not have H/W for it and 64-bit PPC VMs (qemu on Intel)
    Tested and enabled on Intel HDA controllers. Option is disabled by
      mrst_pmu: driver for Intel Moorestown Power Management Unit
    mrst_pmu: driver for Intel Moorestown Power Management Unit
    flag differently when the bridge vendor is Intel. If the self member is
    Intel has introduced a new RDRAND instruction, a Digital Random Number
      cpupower: Show Intel turbo ratio support via ./cpupower frequency-info
    IA32-Intel Devel guide Volume 3A - 14.3.2.1
    cpupower: Show Intel turbo ratio support via ./cpupower frequency-info
    It shows on Intel machines supporting Turbo Boost how many cores
    Intel-specific tools in tools/power/x86
      tpm_tis: Probing function for Intel iTPM bug
    This saves about 200ms of resume time on dual core Intel Atom N5xx based
      ahci: RAID-mode SATA patch for Intel Panther Point DeviceIDs
    Both AMD IOMMU and Intel VT-d2 hardware support interrupt
    the Intel side.  Users wishing to re-enable device assignment
    ahci: RAID-mode SATA patch for Intel Panther Point DeviceIDs
    This patch adds an additional SATA RAID controller DeviceID for the Intel Panther Point PCH.
        CPU: Intel Architectural Perfmon, speed 2400.15 MHz (estimated)
    Other Intel devices seem to use the stored eeprom value for initial WoL
    same as the default for most Intel and non-Intel hardware currently
    binaries for the Intel analysis side; both read the PPC perf.data
    mmc: sdhci-pci: allow 8-bit bus width for Intel Medfield eMMCs
    As a result, WSM-EP, SNB, and later hardware from Intel will run in its
    (Intel Virtualization Technology for Directed I/O:
    http://download.intel.com/technology/computing/vptech/Intel(r)_VT_for_Direct_IO.pdf)
    tpm_tis: Probing function for Intel iTPM bug
    This patch introduces a function for automatic probing for the Intel iTPM
    The probing for the Intel iTPM is only invoked if the user has not passed
    modprobe tpm_tis interrupts=1 [add 'itpm=1' for Intel TPM ]
    The IRTE is defined in Sec 9.5 of the Intel VT-d Specification.
        00:00.0 Host bridge: Intel Corporation N10 Family DMI Bridge
        00:02.0 VGA compatible controller: Intel Corporation N10 Family Integrated Graphics Controller
        00:02.1 Display controller: Intel Corporation N10 Family Integrated Graphics Controller
        00:1b.0 Audio device: Intel Corporation N10/ICH 7 Family High Definition Audio Controller (rev 02)
        00:1c.0 PCI bridge: Intel Corporation N10/ICH 7 Family PCI Express Port 1 (rev 02)
        00:1c.3 PCI bridge: Intel Corporation N10/ICH 7 Family PCI Express Port 4 (rev 02)
        00:1d.0 USB Controller: Intel Corporation N10/ICH 7 Family USB UHCI Controller #1 (rev 02)
        00:1d.1 USB Controller: Intel Corporation N10/ICH 7 Family USB UHCI Controller #2 (rev 02)
        00:1d.2 USB Controller: Intel Corporation N10/ICH 7 Family USB UHCI Controller #3 (rev 02)
        00:1d.3 USB Controller: Intel Corporation N10/ICH 7 Family USB UHCI Controller #4 (rev 02)
        00:1d.7 USB Controller: Intel Corporation N10/ICH 7 Family USB2 EHCI Controller (rev 02)
        00:1e.0 PCI bridge: Intel Corporation 82801 Mobile PCI Bridge (rev e2)
        00:1f.0 ISA bridge: Intel Corporation NM10 Family LPC Controller (rev 02)
        00:1f.2 SATA controller: Intel Corporation N10/ICH7 Family SATA AHCI Controller (rev 02)
    The Intel HDMI encoder can support 8bpc or 12bpc.  Set the appropriate
    Testing suggests that at least some Lenovos and some Intels will
    Some BIOSes will reset the Intel MISC_ENABLE MSR (specifically the
    for Intel devices that use another uCode image). Thus
    the Intel released X driver bits) but for console quite frankly if it's
    isci: Intel(R) C600 Series Chipset Storage Control Unit Driver
    perf_events: Add Intel Sandy Bridge offcore_response low-level support
    This patch adds Intel Sandy Bridge offcore_response support by
    perf_events: Update Intel extra regs shared constraints management
    used for offcore_response events on Intel Nehalem/Westmere. The
      watchdog: Intel SCU Watchdog: Fix build and remove duplicate code
      8250_pci: add -ENODEV code for Intel EG20T PCH
    watchdog: Intel SCU Watchdog: Fix build and remove duplicate code
    Trying to build the Intel SCU Watchdog fails for me with gcc 4.6.0 -
    00:03.0 Communication controller [0780]: Intel Corporation Mobile 4 Series Chipset MEI Controller [8086:2a44] (rev 07)
    The ML7223 is companion chip for Intel Atom E6xx series.
    The ML7223 is completely compatible for Intel EG20T PCH.
    Xeon E5520 + Intel S5520UR MB).  He is using Cyrus IMAPd and it's built on
    Intel motherboard turn on zone_reclaim_mode by default and traditional
    ALSA: hda - Fix SSYNC register value for non-Intel controllers
    SSYNC register was once defined as 0x34-37 in the old Intel datasheet,
    platform such as Intel CE4100.
      PM / Intel IOMMU: Fix init_iommu_pm_ops() for CONFIG_PM unset
    ML7213 is companion chip of Intel Atom E6xx series for IVI(In-Vehicle Infotainment).
    ML7213 is compatible for Intel EG20T PCH.
    PM / Intel IOMMU: Fix init_iommu_pm_ops() for CONFIG_PM unset
    134fac3f457f3dd753ecdb25e6da3e5f6629f696 (PCI / Intel IOMMU: Use
    * Intel Ibex Peak laptop. This model is the new 1 codec n converters m
    NVIDIA GeForce 520 and Intel Ibex Peak. A future change will modify the
    8250_pci: add -ENODEV code for Intel EG20T PCH
    Intel EG20T PCH has UART device which is compatible with 8250.
    1. Intel C1E is somehow involved
      Intel xhci: Limit number of active endpoints to 64.
      Intel xhci: Ignore spurious successful event.
      Intel xhci: Support EHCI/xHCI port switching.
      Intel xhci: Add PCI id for Panther Point xHCI host.
    The ML7223 is companion chip for Intel Atom E6xx series.
    The ML7223 is completely compatible for Intel EG20T PCH.
    Intel xhci: Limit number of active endpoints to 64.
    fail.  This patch adds a new xHCI quirk for these Intel hosts, and the new
    Intel xhci: Ignore spurious successful event.
    Intel xhci: Support EHCI/xHCI port switching.
    The Intel Panther Point chipsets contain an EHCI and xHCI host controller
    the Intel chipset group to release this patch early to allow good Linux
    This driver implements an Extra ACPI EC driver for products based on Intel
    Intel xhci: Add PCI id for Panther Point xHCI host.
    This adds the PCI ID for the xHCI (USB 3.0) host controller in the Intel
         Intermittent problem with BogoMIPs calculation on Intel AP CPUs -
       Re: bogomips discrepancy on Intel Core2 Quad CPU -
       and all ATI/AMD and Intel codecs. I doubt this will be a performance
    The Intel manual changed the name of the CPUID bit to match the
    instruction name. We should follow suit for sanity's sake. (See Intel SDM
      i2c-i801: SMBus patch for Intel Panther Point DeviceIDs
    i2c-i801: SMBus patch for Intel Panther Point DeviceIDs
    This patch adds the SMBus controller DeviceID for the Intel Panther Point PCH.
    RDTSC is completely unordered on modern Intel and AMD CPUs.  The
    Intel manual says that lfence;rdtsc causes all previous instructions
      x86/PCI: irq and pci_ids patch for Intel Panther Point DeviceIDs
      Intel PTI implementaiton of MIPI 1149.7.
      HID: hid-multitouch: add support for Elo TouchSystems 2515 IntelliTouch Plus
      ALSA: hda - add Intel Panther Point HDMI codec id
    On various newer Intel systems the PCI bus(ses) the non-core devices
    ALSA: hda - add Intel Panther Point HDMI codec id
      x86, cpu: Change NOP selection for certain Intel CPUs
     - on at least some Intel cores, prefetch(NULL) ends up with some
    HID: hid-multitouch: add support for Elo TouchSystems 2515 IntelliTouch Plus
    This patch adds support for Elo TouchSystems 2515 IntelliTouch Plus
            and interrupt (shared, with Intel GFX on some chipsets
    Intel processors are adding enhancements to REP MOVSB/STOSB and the use of
    Intel processors are adding enhancements to REP MOVSB/STOSB and the use of
    According to Chapter 10 of Intel Software Developer Manual
    solution for Intel mobile platforms starting with the
    Intel PTI implementaiton of MIPI 1149.7.
    through an Intel Penwell PTI port and out of the mobile
    and other parts of an Intel mobile solution, the PTI driver
    an Intel Atom (non-netbook) mobile device containing a MIPI
    The ML7223 is companion chip for Intel Atom E6xx series.
    The ML7223 is completely compatible for Intel EG20T PCH.
    Intel 3000 chipset, and write-combining is enabled, the controller
      ptrace.  This is e.g. on Intel the "orig_eax" register; on Sparc the kernel
    (called if a guest running on AMD was migrated to an Intel host)
    The ML7223 is companion chip for Intel Atom E6xx series.
    The ML7223 is completely compatible for Intel EG20T PCH.
    x86/PCI: irq and pci_ids patch for Intel Panther Point DeviceIDs
    This patch adds the LPC Controller DeviceIDs for the Intel Panther Point PCH.
    The ML7223 is companion chip for Intel Atom E6xx series.
    The ML7223 is completely compatible for Intel EG20T PCH.
    The ML7223 is companion chip for Intel Atom E6xx series.
    The ML7223 is completely compatible for Intel EG20T PCH.
    The ML7223 is companion chip for Intel Atom E6xx series.
    The ML7223 is completely compatible for Intel EG20T PCH.
      perf events, x86: Fix Intel Nehalem and Westmere last level cache event definitions
    Tested on GR-LEON4-ITX board (LEON4/GRLIB with GRUSBHC) and x86 with Intel
    perf events, x86: Fix Intel Nehalem and Westmere last level cache event definitions
    The Intel Nehalem offcore bits implemented in:
      e994d7d23a0b: perf: Fix LLC-* events on Intel Nehalem/Westmere
    Extend the Intel SandyBridge PMU driver with definitions
    Extend the Intel Westmere PMU driver with definitions for generic front-end and
    perf, x86: Add new stalled cycles events for Intel and AMD CPUs
    Extend the Intel and AMD event definitions with generic front-end and
    Use the UOPS_EXECUTED.*,c=1,i=1 event on Intel CPUs - it is a rather
      watchdog: iTCO_wdt: TCO Watchdog patch for Intel Panther Point PCH
    watchdog: iTCO_wdt: TCO Watchdog patch for Intel Panther Point PCH
    This patch adds the TCO Watchdog DeviceIDs for the Intel Panther Point PCH.
     Since this driver is only used with Intel x86 motherboard chipsets,
      ahci: AHCI-mode SATA patch for Intel Panther Point DeviceIDs
      ata_piix: IDE-mode SATA patch for Intel Panther Point DeviceIDs
    ahci: AHCI-mode SATA patch for Intel Panther Point DeviceIDs
    This patch adds the AHCI-mode SATA DeviceIDs for the Intel Panther Point PCH.
    ata_piix: IDE-mode SATA patch for Intel Panther Point DeviceIDs
    This patch adds the IDE-mode SATA DeviceIDs for the Intel Panther
      perf, x86: Update/fix Intel Nehalem cache events
    perf, x86: Update/fix Intel Nehalem cache events
    Andi Kleen pointed out that the Intel offcore support patches were merged
     | Some raw events -- like the Intel OFFCORE events -- support additional
     | For example on a multi socket Intel Nehalem:
      e994d7d23a0b: perf: Fix LLC-* events on Intel Nehalem/Westmere
    Intel VT-d Protected Memory Regions (PMRs) are supposed to be disabled,
    ALSA: hda - ALSA HD Audio patch for Intel Panther Point DeviceIDs
    This patch adds the HD Audio Controller DeviceIDs for the Intel Panther Point PCH.
    x86, cpu: Change NOP selection for certain Intel CPUs
    Due to a decoder implementation quirk, some specific Intel CPUs
    firmware. Mike has tested Chelsio and Intel cards.
    This fixes aggregation problems with Intel 5100 Windows STAs (and maybe
    This fixes aggregation problems with Intel 5100 Windows STAs (and maybe
    Since Intel no longer supports 3945, there is no chance to get proper
    This is the basic thermal sensor driver for Intel MID platform using the
      PCI / Intel IOMMU: Use syscore_ops instead of sysdev class and sysdev
      perf, x86: Fix Intel fixed counters base initialization
    of predefined events Intel releases for each CPU has some events which
      pci_ids: Add Intel Tunnel Creek LPC Bridge device ID.
    There are two different variations on how Intel hardware addresses the
    There are two different variations on how Intel hardware addresses the
    PCI / Intel IOMMU: Use syscore_ops instead of sysdev class and sysdev
    The Intel IOMMU subsystem uses a sysdev class and a sysdev for
    Intel Poulsbo SCH and Tunnel Creek provide almost the
    pci_ids: Add Intel Tunnel Creek LPC Bridge device ID.
      i2c-i801: SMBus patch for Intel DH89xxCC DeviceIDs
    i2c-i801: SMBus patch for Intel DH89xxCC DeviceIDs
    Add the SMBus Controller DeviceIDs for the Intel DH89xxCC PCH.
    perf, x86: Fix Intel fixed counters base initialization
      PCI/lpc: irq and pci_ids patch for Intel DH89xxCC DeviceIDs
      gpio; Make Intel chipset gpio drivers depend on x86
      watchdog: Intel SCU Watchdog Timer Driver for Moorestown and Medfield platforms.
    gpio; Make Intel chipset gpio drivers depend on x86
    A correction to Intel cpu model CPUID data (patch queued)
    this MSR, a general description exists in Intel's developer's
    be modified pending clarification from Intel.
      ahci: AHCI mode SATA patch for Intel Patsburg SATA RAID controller
    watchdog: Intel SCU Watchdog Timer Driver for Moorestown and Medfield platforms.
    Intel Archiecture Software Developer's Manual section 7.1.3 specifies that a
    Failure to do so can lead to unspecified behavior (Intel XMC erratas include
    Hardware timestamping for Intel 82580 didn't work in either 2.6.36 or
    2.6.37. Comparing it to Intel's igb-2.4.12 I found that the
    ML7213 is companion chip of Intel Atom E6xx series for IVI(In-Vehicle Infotainment).
    ML7213 is completely compatible for Intel EG20T PCH.
    ahci: AHCI mode SATA patch for Intel Patsburg SATA RAID controller
    This patch adds an updated SATA RAID DeviceID for the Intel Patsburg PCH.
    although this looks to be only defined on Intel systems and has a
    Add support to the ndo_fcoe_ddp_target() to allow the Intel 82599 device to
    Successfully tested by me on a Dell and Intel whitebox which exhibited
    perf: Fix LLC-* events on Intel Nehalem/Westmere
    On Intel Nehalem and Westmere CPUs the generic perf LLC-* events count the
    Intel Nehalem/Westmere have a special OFFCORE_RESPONSE event
    - Adds support to the Intel perf_event core to schedule per
    This patch updates PEBS event constraints for Intel Atom, Nehalem, Westmere.
    In this 3rd version, we drop BR_INST_RETIRED.MISPRED from Intel Atom as it does
    o both Intel Nehalem and Westmere. I misssed those in the earlier patches.
    perf, x86: Add Intel SandyBridge CPU support
    chip for the Atom E6xx series and compatible with the Intel EG20T
    Intel 82580 to timestamp IPv6 packets.
    igb: Update Intel copyright notice for driver source.
    in the Intel internal documention according to Chris Wilson).
    staging: gma500: Intel GMA500 staging driver
    Intel 945-GME.
    The current code does not follow Intel documentation: It misses some things
    Intel WiFi devices 3945 and 4965 now have their own driver in the folder
    Intel WiFi devices 3945 and 4965 now have their own driver in the folder
    "mXT224" is used in the Intel mid firmware in SFI tables to identify the
    [ tglx: A sane timer on an Intel chip - I can't believe it ]
        PCI: SR-IOV quirk for Intel 82576 NIC
        Please refer to Intel 82576 Gigabit Ethernet Controller Datasheet
    The DMA latency issue is observed only in Intel pinetrail platforms
    issue in Intel pinetrail platfroms in user space using any one of
    This lower CPU usage from ~10% to ~2% on Intel Atom when running
    PCI/lpc: irq and pci_ids patch for Intel DH89xxCC DeviceIDs
    This patch adds the LPC Controller DeviceIDs for the Intel DH89xxCC PCH.
    was not officially supported by Intel at the time when Pentium-III
    when in AP-mode (kworker at ~50% on Intel Atom N270). By batching commands
    ML7213 is companion chip of Intel Atom E6xx series for IVI(In-Vehicle Infotainment).
    ML7213 is completely compatible for Intel EG20T PCH.
    ML7213 is companion chip of Intel Atom E6xx series for IVI(In-Vehicle Infotainment).
    ML7213 is completely compatible for Intel EG20T PCH.
    Intel PCI_CLASS_DISPLAY devices (and functions) to work in multi-gpu
      ahci: AHCI mode SATA patch for Intel DH89xxCC DeviceIDs
    ahci: AHCI mode SATA patch for Intel DH89xxCC DeviceIDs
    This patch adds the AHCI-mode SATA DeviceID for the Intel DH89xxCC PCH.
    Under Dell Inspiron 1525, and Intel SandyBridge SDP's the
    This patch enables support for Intel i340 Quad Port Fiber Adapter.
    The ML7213 is companion chip for Intel Atom E6xx series.
    The ML7213 is completely compatible for Intel EG20T PCH.
    ASoC: Add dependency on INTEL_SCU_IPC for Intel MID drivers
    The ML7213 is companion chip for Intel Atom E6xx series.
    The ML7213 is completely compatible for Intel EG20T PCH.
      x86/PCI: irq and pci_ids patch for Intel Patsburg
    case for Intel and Nvidia HDMIs, where hdmi_pcm_open() is called.
      i2c-eg20t: add driver for Intel EG20T
      watchdog: iTCO_wdt: TCO Watchdog patch for Intel DH89xxCC PCH
      watchdog: iTCO_wdt: TCO Watchdog patch for Intel NM10 DeviceIDs
    ML7213 is a companion chip for Intel Atom E6xx series.  This driver can be
    Intel_idle driver uses CLOCK_EVT_NOTIFY_BROADCAST_ENTER
    watchdog: iTCO_wdt: TCO Watchdog patch for Intel DH89xxCC PCH
    This patch adds the DeviceIDs for TCO Watchdog on the Intel DH89xxCC PCH.
    watchdog: iTCO_wdt: TCO Watchdog patch for Intel NM10 DeviceIDs
    This patch adds the Intel NM10 DeviceIDs for iTCO Watchdog.
    I have tested it on a PQ7-M102XL (Intel Atom) board.
    of Intel(R) Turbo Boost Technology.
    On Intel Core i3/i5/i7 (Nehalem) and newer processors,
      x86, cpu: Clear XD_DISABLED flag on Intel to regain NX
    This improves the IGD/DIS picking using firstly if Intel, then
    i2c-eg20t: add driver for Intel EG20T
    I2C driver for Intel EG20T PCH
    This driver supports only Intelligent Ethernet Adapters.
    Documentation/networking: Update Intel Wired LAN docs
    - Update the Intel Wired LAN documentation with the latest
    on Intel Moorestown platform, at the same time it provides a general
    Recent Intel new system have different order in MADT, aka will list all thread0
    x86/PCI: irq and pci_ids patch for Intel Patsburg
    This patch adds an additional LPC Controller DeviceID for the Intel
    Wei Yonjun reported this caused a regression against Intel VGA hotplug
    As has been pointed out by Daniel Halperin some devices (e.g. Intel IWL5100)
    Atom processor and Intel 945GME gpu. The codepath for
    which was observed in Intel Pinetrail platforms.
    On platforms with Intel 7500 chipset, there were some reports of system
    delayed by two HPET clock cycles on Intel chipsets which showed
    Intel Wired LAN drivers: Use static const
    MAINTAINERS: Update Intel Wired LAN info
    Update with Intel Wired Ethernet public git trees.
    Update Intel Wired LAN ixgbevf documentation.
    Update Intel Wired LAN ixgbe documentation.
    Update Intel Wired LAN igbvf documentation.
    Update Intel Wired LAN igb documentation.
    Update Intel Wired LAN e1000e documentation.
    Update Intel Wired LAN e1000 documentation.
    With this patch, pktgen on Intel SR1625 server with two E5530
    ALSA: HDA: Remove unconnected PCM devices for Intel HDMI
    - verified on Intel 32/64 bit, Intel Atom, ST-Ericsson U8500 (ARM)
    CAN register of Intel PCH EG20T has 2 sets of interface register.
      watchdog: iTCO_wdt: TCO Watchdog patch for Intel Patsburg PCH
    watchdog: iTCO_wdt: TCO Watchdog patch for Intel Patsburg PCH
    This patch adds an additional LPC Controller DeviceID for the Intel Patsburg PCH for TCO Watchdog.
    Intel.  Thanks for all the fish.
    UART driver of Intel EG20T(Topcliff) PCH
    Intel EG20T PCH is the platform controller hub that is going to be used in
    Intel's general embedded platform. All IO peripherals in
    Intel EG20T PCH are actually devices sitting on AMBA bus.
    Intel EG20T PCH has UART I/F. Using this I/F, it is able to access system
       "Intel(R) Centrino(R) Wireless-N 100"
       "Intel(R) Centrino(R) Wireless-N 130"
       "Intel(R) Centrino(R) Wireless-N 1030"
       "Intel(R) Centrino(R) Advanced-N 6230"
       "Intel(R) Centrino(R) Advanced-N 6205"
       "Intel(R) Centrino(R) Wireless-N 6150"
    devices such as HDAudio or Intel SST. Disabling interrupts
    (ATI Mobility Radeon X1600) in a Intel Core-2 Duo MacBookPro
    and decryption driver that is used on the Intel mobile platform.
    This patch adds support for the EHCI IP block present on the Intel
    Intel's upcoming general embedded platform. All IO peripherals in
    crypto: aesni-intel - RFC4106 AES-GCM Driver Using Intel New Instructions
    be implemented in assembly code. The assembly code leverages Intel(R)
    x86, cpu: Clear XD_DISABLED flag on Intel to regain NX
    Intel CPUs have an additional MSR bit to indicate if the BIOS was
    cannot be inappropriately controlled by the BIOS on Intel CPUs. If, under
    Intel development code by Feng, Alek, myself into a single coherent patch
    > >       gpu: Add Intel GMA500(Poulsbo) Stub Driver
    Today's -tip fails to build due to upstream commit e26fd11 ("gpu: Add Intel
            tristate "Intel GMA500 Stub Driver"
              Choose this option if you have a system that has Intel 830M, 845G,
    ath9k: Fix a DMA latency issue for Intel Pinetrail platforms.
    Throughput was severely affected in Intel Pinetrail platforms
    This is the convention used by Intel Wimax
      i2c-i801: Add Intel Patsburg device ID
    i2c-i801: Add Intel Patsburg device ID
    Add support for the Intel Patsburg PCH SMBus Controller.
      watchdog: iTCO_wdt: TCO Watchdog patch for Intel Patsburg DeviceIDs
    iTCO_wdt: Intel TCO WatchDog Timer Driver v1.05
    iTCO_wdt: Intel TCO WatchDog Timer Driver v1.05
    watchdog: iTCO_wdt: TCO Watchdog patch for Intel Patsburg DeviceIDs
    This patch adds the Intel Patsburg (PCH) DeviceIDs for iTCO Watchdog.
      PCI: update Intel chipset names and defines
      x86/PCI: irq and pci_ids patch for Intel Patsburg DeviceIDs
      mmc: sdhci: Intel Medfield support
    Intel's upcoming general embedded platform.  All IO peripherals in
      gpu: Add Intel GMA500(Poulsbo) Stub Driver
    hand, the Intel HPET specs (1.0a) says (3.2.5.1):
    X86:    Intel P4 2-core
    gpu: Add Intel GMA500(Poulsbo) Stub Driver
    The only Wimedia LLC Protocol (WLP) hardware was an Intel i1480 chip
    a product.  This hardware and firmware is no longer available as Intel
    Intel's upcoming general embedded platform. All IO peripherals in
    the dependency on Intel IOMMU, kvm_iommu_map_pages will be a nop anyway
    (I'm currently trying to verify which steps actually matter outside Intel
    mmc: sdhci: Intel Medfield support
    Basic support for the Intel Medfield devices
    USB OTG: Add common data structure for Intel MID Platform (Langwell/Penwell)
    Intel Penwell/Langwell MID Platform OTG Transceiver drivers. After switched
    usb: Add Intel Langwell USB OTG Transceiver Driver
    on the Intel MID platforms. It folds up the original patch set which includes
    Intel's upcoming general embedded platform. All IO peripherals in
      ata: Intel IDE-R support
    It is documented in Intel specification update 290745-025, currently
    ata: Intel IDE-R support
    Intel IDE-R devices are part of the Intel AMT management setup. They don't
      x86, VT-d: Make Intel VT-d IOMMU use IOMMU_INIT_* macros.
      x86, earlyprintk: Add hsu early console for Intel Medfield platform
      x86, earlyprintk: Add earlyprintk for Intel Moorestown platform
    apparently, on a number of Intel DP55-series motherboards:
    Missed a few init functions on non-Intel platforms the first time :-(
    V4L/DVB: gspca_cpia1: Disable illuminator controls if not an Intel Play QX3
    The illuminator controls should only be available to the user for the Intel
    V4L/DVB: gspca_cpia1: Add basic v4l2 illuminator controls for the Intel Play QX3
    This patch adds basic V4L2 controls for the illuminators on the Intel
    PCI: update Intel chipset names and defines
    This patch updates the defines for Intel devices in
    x86/PCI: irq and pci_ids patch for Intel Patsburg DeviceIDs
    This patch adds the LPC Controller DeviceIDs for the Intel Patsburg PCH.
    Intel to choose the nearest online node or first node.  Fake NUMA would be
      MAINTAINERS: update Intel LAN Ethernet info
    in Intel's upcoming general embedded platform. All IO peripherals in
    x86, earlyprintk: Add hsu early console for Intel Medfield platform
    Intel Medfield platform has a high speed UART device, which
    also for Intel MID platforms like the mrst early console
    x86, earlyprintk: Add earlyprintk for Intel Moorestown platform
    Intel Moorestown platform has a spi-uart device(Maxim3110),
    MAINTAINERS: update Intel LAN Ethernet info
    Staging: sst: Intel SST audio driver
    This is the Intel SST audio driver.
      oprofile: Add Support for Intel CPU Family 6 / Model 29
      KVM: Fix reboot on Intel hosts
    KVM: Fix reboot on Intel hosts
    particularly for large send. This is fixed in this patch for all Intel e1000,
    This patch adds support for the Intel(r) DH89xxCC series. The new
    device will be using Intel(r) i347-AT4 and Marvell(r) M88E1322 and
      oprofile: Add Support for Intel CPU Family 6 / Model 22 (Intel Celeron 540)
    oprofile: Add Support for Intel CPU Family 6 / Model 29
    I tested oprofile on Intel(R) Xeon(R) CPU E7440 reporting itself as
    The DP infoframe is tested OK on Intel SandyBridge/CougarPoint platform.
    At least on Intel, adjusting the max CPUID level can expose new CPUID
    implementation using Intel New Instructions) to leverage cryptd for
      ALSA: hda_intel: ALSA HD Audio patch for Intel Patsburg DeviceIDs
    oprofile: Add Support for Intel CPU Family 6 / Model 22 (Intel Celeron 540)
    This patch adds CPU type detection for the Intel Celeron 540, which is
    comments.  I have tested this patch on an Intel Celeron 540 machine
    ALSA: hda - Reduce pci id list for Intel with class id
    Most of Intel controllers work as generic HD-audio without quirks,
    PCI_CLASS_MULTIMEDIA_HD_AUDIO for Intel so that the driver will work
    added on an Intel ICH9 chipset. Venki added a workaround (commit
    ALSA: hda_intel: ALSA HD Audio patch for Intel Patsburg DeviceIDs
    This patch adds the Intel Patsburg (PCH) HD Audio Controller DeviceIDs.
      ahci: AHCI and RAID mode SATA patch for Intel Patsburg DeviceIDs
      ata_piix: IDE Mode SATA patch for Intel Patsburg DeviceIDs
    ahci: AHCI and RAID mode SATA patch for Intel Patsburg DeviceIDs
    This patch adds the Intel Patsburg (PCH) SATA AHCI and RAID Controller
    ata_piix: IDE Mode SATA patch for Intel Patsburg DeviceIDs
    This patch adds the Intel Patsburg (PCH) IDE mode SATA Controller DeviceIDs.
    Tests with recent firmware on Intel X25-M 80GB and OCZ Vertex 60GB SSDs
    is now disadvanteous: adds 25% overhead on Intel, adds 230% on OCZ (YMMV).
    native Intel backlight controller.
    It's part of the generic Intel driver infrastructure so rename it in
    VGA compatible controller [0300]: Intel Corporation 82G33/G31 Express
    slot). Tested with an Intel ixgbe 10GE card.
    x86, VT-d: Make Intel VT-d IOMMU use IOMMU_INIT_* macros.
    from Intel and AMD, VMware ran a few experiments to compare these
    Intel and Nvidia HDMI codec drivers have own implementations of
      perf, x86: Fix Intel-nhm PMU programming errata workaround
    perf, x86: Fix Intel-nhm PMU programming errata workaround
    Affects all Nehalem-class Intel PMUs.
      Intel MID platform battery driver
    USB: UHCI: add support for Intel's wakeup flags
    vendor-specific wakeup settings found in Intel's ICHx hardware.  A
    This device is used by some of the Intel MID platforms. It's not similar
      mtd: m25p80: add support for the Intel/Numonyx {16,32,64}0S33B SPI flash chips
    So I'm resubmitting with fixes for other Intel Device Drivers with
      ALSA: hda - Add PC-beep whitelist for an Intel board
    mtd: m25p80: add support for the Intel/Numonyx {16,32,64}0S33B SPI flash chips
    present for select models of Intel cpus when people are
    oprofile: add support for Intel processor model 30
    Newer Intel processors identifying themselves as model 30 are not recognized by
    model name      : Intel(R) Xeon(R) CPU           X3470  @ 2.93GHz
    oprofile: available events for CPU type "Intel Architectural Perfmon"
    See Intel 64 and IA-32 Architectures Software Developer's Manual
    be used in Intel's upcoming general embedded platforms. This
    Intel variants don't support it.
    Power limit notification feature is published in Intel 64 and IA-32
    It is implemented first on Intel Sandy Bridge platform.
    ALSA: hda - Add PC-beep whitelist for an Intel board
    An Intel board needs a white-list entry to enable PC-beep.
    Intel SCU message formats depend upon the processor type. Replace the
    Intel Core i3/5 platforms with integrated graphics support both CPU and
    sil164 transmitters are used for DVI outputs on Intel/nvidia and ATI setups.
    Enable Intel(R) Advanced Vector Extension(AVX) for guest.
    On Intel, we call skip_emulated_instruction() even if we injected a #GP,
    On Intel, we call skip_emulated_instruction() even if we injected a #GP,
    On Intel, we call skip_emulated_instruction() even if we injected a #GP,
    The two MSRs and features are new starting with Intel's Sandy Bridge processor.
    Please check Intel 64 and IA-32 Architectures SDMV Vol 3A 14.5.6 Power Limit
    Without this patch, Intel Moorestown platform graphics unit will be
    of Intel(R) Moorestown platform and DMA controllers in Penwell of
    Intel(R) Medfield platfrom
    versions of the Intel SDM.
      wimax/i2400m: Add PID & VID for Intel WiMAX 6250
    those on the Intel Q35 chipset.
    wimax/i2400m: Add PID & VID for Intel WiMAX 6250
    It turns out that there is a bit in the _CST for Intel FFH C3
    ref: Intel Processor Vendor-Specific ACPI Interface Specification
    remapping.  Not all Intel IOMMUs have the hardware, and the
    Intel Wireless WiFi Next Gen AGN support two major categories:
     1. Intel Wireless WiFi 4965 AGN device
     2. Intel Wireless-N/Advanced-N/Ultimate-N family
    Intel has defined CPUID leaf 7 as the next set of feature flags (see
    Some x86 platforms like Intel MID platforms don't have i8042 controllers,
    This caused hibernate on Intel hardware to result in a lot of memory
      perf_events: Fix Intel Westmere event constraints
    Intel MID platform battery driver
    functionality on Intel MID platforms. This provides the basic functions.
    as documented in the Intel Architectures Software Developer's Manual.
    perf_events: Fix Intel Westmere event constraints
    Based on Intel Vol3b (March 2010), the event
    update the event table for Intel Westmere accordingly.
    Fixes to 'cpuid10_edx' to comply with Intel documentation.
    According to the Intel Manual, Volume 2A, Table 3-12, the cpuid for
    Staging: mid: Intel MID touch screen driver
    showing up on Intel CPU because events would move around more
      intel_idle: native hardware cpuidle driver for latest Intel processors
    intel_idle: native hardware cpuidle driver for latest Intel processors
    Intel Atom Processors, Intel Core i3/i5/i7 Processors
    and associated Intel Xeon processors.
    It does not support the Intel Core2 processor or earlier.
    can: Add support for Janz VMOD-ICAN3 Intelligent CAN module
    Intel Penwell chip has two 96 pins GPIO blocks, which are very similiar as
    Intel Langwell chip GPIO block, except for pin number difference. This
    While investigating Intel i5 Arrandale GPU lockups with -rc4, I
    Intel processors.
    The thermal sensors of Intel(R) CPUs can be detected by CPUID instruction,
      x86/PCI: irq and pci_ids patch for additional Intel Cougar Point DeviceIDs
      KVM: VMX: enable VMXON check with SMX enabled (Intel TXT)
      IPC driver for Intel Mobile Internet Device (MID) platforms
    Disabling PCI PME# isn't good enough, because some systems (Intel)
    In addition, the patch improves the handling of the Intel Moorestown
    [    8.328665] Intel ICH 0000:00:1f.5: PCI INT B -> GSI 17 (level, low) -> IRQ 17
    [    8.328753] Intel ICH 0000:00:1f.5: setting latency timer to 64
    KVM: VMX: enable VMXON check with SMX enabled (Intel TXT)
      x86: Improve Intel microcode loader performance
    fe:00.0 Host bridge: Intel Corporation QuickPath Architecture Generic
    IPC driver for Intel Mobile Internet Device (MID) platforms
    Intel x86 platforms.
    KVM: x86 emulator: add decoding of X,Y parameters from Intel SDM
    Add decoding of X,Y parameters from Intel SDM which are used by string
    one of them. Intel analog of VMMCALL is already marked privileged.
    When using iommu_domain_alloc with the Intel iommu, the domain address
    Add id for Intel CougarPoint HDMI audio codec.
    mtd/nand: Add Intel Moorestown/Denali NAND support
    standard PS/2 device (bare or IntelliMouse protocol).
    active (originally suggested by Gleb). Intel confirmed that this is
    Intel Wireless WiMAX Connection 5150 and 5350 devices.
    According to Intel Wimax i3200, i5x50 and i6x60 device specification documents,
    According to Intel Wimax i3200, i5x50 and i6x50 specification
    According to Intel Wimax i3200, i5x50 and i6x50 device specification
    x86/PCI: irq and pci_ids patch for additional Intel Cougar Point DeviceIDs
    This patch adds additional LPC Controller DeviceIDs for the Intel Cougar
    staging: Intel Restricted Access Region Handler
    The Intel Restricted Access Region Handler provides a buffer allocation
    the D945GCLF2 and breaks snd-hda-intel/ snd-hda-codec-realtek on the Intel
    00:1b.0 Audio device [0403]: Intel Corporation N10/ICH 7 Family High Definition Audio Controller [8086:27d8] (rev 01)
    The public Intel Xeon 5500 volume 2 datasheet describes, on page 53,
    where to find documentation on the Intel processors.
    idle at high frequency. Specifically, older Intel and various
    URLs for the Intel and AMD manuals where this is discussed in depth.
    And modify the Intel PEBS code accordingly. The PEBS implementation
    broken SPDIF output on Intel DG45FC motherboard (IDT 92HD73E1X5 codec).
    [    8.328665] Intel ICH 0000:00:1f.5: PCI INT B -> GSI 17 (level, low) -> IRQ 17
    [    8.328753] Intel ICH 0000:00:1f.5: setting latency timer to 64
    Multiple Lenovo ThinkPad models with Intel Core i5/i7 CPUs can
    For AMD's and Intel's P6 generic performance counters have pairwise
    to match the header file (and verified with ath9k's usage) and updating Intel's
    Description: When using Intel smartspeed, the patch displays a
    - Intel 865 8086:2571
    as usual. Let's do the same for standard PS/2 protocols (bare, Intellimouse
    and Intellimouse Explorer) to provide better compatibility. Thsi should fix
    Intel definitions have spilled into agp.h. Create a header file for
    e1000e on 8 core Intel
      [WATCHDOG] iTCO_wdt: TCO Watchdog patch for additional Intel Cougar Point DeviceIDs
    According to Intel Software Devel Manual Volume 3B, the
    [WATCHDOG] iTCO_wdt: TCO Watchdog patch for additional Intel Cougar Point DeviceIDs
    This patch adds the Intel Cougar Point PCH LPC Controller DeviceIDs for iTCO Watchdog.
    Download Intel&#174; Parallel Studio Eval
    See why Intel Parallel Studio got high marks during beta.
    Cc: Intel Linux Wireless <ilw@linux.intel.com>
    ARCHITECTURAL PERFORMANCE MONITORING section in the Intel 64 and IA-32
    > Again, on the Intel DP55KG board:
    > Is this something Intel has to fix or is it a bug in the kernel?
    "Intel I/O Controller Hub 9 (ICH9) Family Specification Update"
    Cc: Intel Linux Wireless <ilw@linux.intel.com>
    Intel X58 have asc7621a chip. So added X58 entry in Kconfig for asc7621.
    Intel SSDs have a limit of 0xffff as queue_max_hw_sectors(q).  Such a
    Implement the workaround for Intel Errata AAK100 and AAP53.
    Affected machines: IntelliStation Z20/Z30.  Note that the i2c-i801 driver no
    igb: add support for Intel I350 Gigabit Network Connection
    Tested this with 10 Intel 82599 ports w. TYAN S7025 E5520 CPU's.
    This patch adds support for S3 memory integrity protection within an Intel(R)
      ALSA: hda - New Intel HDA controller
    e1000e on 8 core Intel
    ALSA: hda - New Intel HDA controller
    x86: Improve Intel microcode loader performance
    Intel generic_load_microcode() logic.
    Implement simple suport Intel Last-Branch-Record, it supports all
    The Intel LBR is a FIFO of From,To addresses describing the last few
    This patch implements support for Intel Precise Event Based Sampling,
    This data is written to the Intel Debug-Store, which can be programmed
      gpio: add Intel SCH GPIO controller driver
    gpio: add Intel SCH GPIO controller driver
    mfd: Introduce lpc_sch for Intel SCH LPC bridge
    Intel Poulsbo (SCH) chipset LPC bridge controller contains several
    joint venture. These boards are now made by GE Intelligent platorms.
      i2c-i801: Add Intel Cougar Point device IDs
    i2c-i801: Add Intel Cougar Point device IDs
    Add the Intel Cougar Point (PCH) SMBus controller device IDs.
    ata_piix: IDE Mode SATA patch for Intel Cougar Point DeviceIDs
    ahci: AHCI and RAID mode SATA patch for Intel Cougar Point DeviceIDs
      ALSA: hda - enable snoop for Intel Cougar Point
    Inject #UD if guest attempts to do so. This is in accordance to Intel
    Move to/from Control Registers chapter of Intel SDM says.  "Reserved bits
    Intel/ATI - Lenovo W500/T500 - use ATPX ACPI method
    Intel/Nvidia - - use _DSM ACPI method
    v11: fix bug in resuming Intel for 2nd time.
    Tested on W500 (Intel/ATI) and T500 (Intel/ATI)
    The timberdale FPGA is found on the Intel in-Vehicle Infotainment reference board
    This patch add supports for the radio system on the Intel Russellville board.
    driver. The drive works fine with this enabled on an Intel AHCI so
    ALSA: hda - enable snoop for Intel Cougar Point
    x86/PCI: irq and pci_ids patch for Intel Cougar Point DeviceIDs
    This patch adds the Intel Cougar Point (PCH) LPC and SMBus Controller DeviceIDs.
    Print official names for Pineview and Ironlake, which is Intel
    GMA3150 and Intel HD graphics.
    supporting Intelligent Power Sharing, a feature which allows for
            Kernel driver in use: HDA Intel
    ALSA: hda - Clean up Intel Mac unsol codes
    IntelMac models with Realtek ALC885 codecs.
    The Intel Architecture Optimization Reference Manual states that a short
    HDA Intel -> hda_intel
    Implement Intel Core Solo/Duo, aka.
    Intel Architectural Performance Monitoring Version 1.
      x86: Add quirk for Intel DG45FC board to avoid low memory corruption
    x86: Add quirk for Intel DG45FC board to avoid low memory corruption
    Intel DG45ID board due to low memory corruption. The Intel DG45FC
    perf_events, x86: Implement Intel Westmere support
    The new Intel documentation includes Westmere arch specific
    Intel Fixed counter events and the BTS special event are also handled via
      net: Fix IPv6 GSO type checks in Intel ethernet drivers
      MAINTAINERS: Add Intel igbvf maintainer
    net: Fix IPv6 GSO type checks in Intel ethernet drivers
    The following patch fixes the check for IPv6 GSO packet in Intel
    MAINTAINERS: Add Intel igbvf maintainer
    Add igbvf to the list of supported Intel drivers and Alex to the list of
    The Intel WiMax Wireless Link 6050 can show under more than one USB
      [WATCHDOG] iTCO_wdt: Add Intel Cougar Point and PCH DeviceIDs
    This has been tested to work on both Intel and AMD platforms.
    [WATCHDOG] iTCO_wdt: Add Intel Cougar Point and PCH DeviceIDs
    This patch adds the Intel Cougar Point and PCH DeviceIDs for iTCO Watchdog.
    reserved vector in the Intel IA32 manuals).
    others, just before we strat probing for Intellimouse Explorer.
    ALSA: hda_intel: ALSA HD Audio patch for Intel Cougar Point DeviceIDs
    This patch adds the Intel Cougar Point (PCH) HD Audio Controller DeviceIDs.
    Intel platforms with <= 8 logical cpu's, logical flat mode works fine
    Tested only with the Intel i915 driver on an Intel GM45 Express
    Celsius. Since these CPUs are always coupled with Intel NM10 chipset in
      x86/pci: Intel ioh bus num reg accessing fix
    Tested only with the Intel i915 driver on an Intel GM45 Express
    the sysfs attributes local_cpu* on Intel machines with no ACPI NUMA
    x86/pci: Intel ioh bus num reg accessing fix
      PCI: add Intel 82599 Virtual Function specific reset method
      PCI: add Intel USB specific reset method
      [WATCHDOG] iTCO_wdt: add PCI ID for the Intel EP80579 (Tolapai) SoC
      in executing request_firmware() (on Intel CPUs at least) which doesn't
    [WATCHDOG] iTCO_wdt: add PCI ID for the Intel EP80579 (Tolapai) SoC
    add PCI ID for the Intel EP80579 (Tolapai) SoC
      leds: LED driver for Intel NAS SS4200 series (v5)
    PCI: add Intel 82599 Virtual Function specific reset method
    PCI: add Intel USB specific reset method
      Revert "Intel IOMMU: Avoid memory allocation failures in dma map api calls"
    Intel reported a performance regression caused by the following commit:
    resolving the issue.  Intel re-tested with this patch and saw a 0.6%
    A GPIO driver for the Timberdale FPGA found on the Intel Atom board
    leds: LED driver for Intel NAS SS4200 series (v5)
    http://downloadcenter.intel.com/SearchResult.aspx?lang=eng&ProductFamily=Server+Products&ProductLine=Intel%C2%AE+Storage+Systems&ProductProduct=Intel%C2%AE+Entry+Storage+System+SS4200-E&OSVersion=OS+Independent
    Currently, ARB_DISABLE is a NOP on all of the recent Intel platforms.
    Note that "Intel Correct Machine Check Interrupts" already
    Intel(R) PXA27x Processor Family Specification Update (Nov 2005)
    However, Intel ICH9 chipsets (and some later chipsets) have issues when SW
    the IST under an Intel chipset.  Make sure that when we fall behind the
    be scheduled within the IST, since this doesn't trigger the Intel chipset
    IbexPeak is the first Intel HDMI audio codec to support channel mapping.
    the PCI devices since it is limited (to 64KB on Intel Architecture[1])
    Pull more Intel changes in, especially one to init the GTT properly
    Update copyright from Intel-NE, Inc. to Intel Corporation.  Use proper
    even if it uses an Intel GPU.  The current driver default was reported
    Quirk for the ALC662 found on the Intel D945GCLF2 (and possibly other)
      [WATCHDOG] iTCO_wdt: Add support for Intel Ibex Peak
      x86: Fix typo in Intel CPU cache size descriptor
      x86: Add new Intel CPU cache size descriptors
            With the iMac 24-inch 3.06GHz Intel Core 2 Duo
            With the iMac 24-inch 2.66GHz Intel Core 2 Duo
    Revert "Intel IOMMU: Avoid memory allocation failures in dma map api calls"
    commit eb3fa7cb51 said Intel IOMMU
        Intel IOMMU driver needs memory during DMA map calls to setup its
    This merges the upstream Intel tree and fixes up numerous conflicts
    Intel driver.
    The Intel 82801 is sometimes used on systems with a BMC connected. The
      x86: Remove CPU cache size output for non-Intel too
    Have Intel and AMD IOMMUs request ACS, and Xen does as well during early
    [WATCHDOG] iTCO_wdt: Add support for Intel Ibex Peak
    Add the Intel Ibex Peak (PCH) Device IDs to iTCO_wdt.c.
     30:1e.0 PCI bridge: Intel Corporation 82801 PCI Bridge (rev e1)
     00:1e.0 PCI bridge: Intel Corporation 82801 PCI Bridge (rev e1)
    Some of the Intel ICH Specs (ICH2 to ICH5) documents the io-apic
        Intel/Marvell Dev Platforms, followed by 3rd party platforms, followed
            Intel/Marvell   Lubbock
            Intel/Marvell   Mainstone
            Intel/Marvell   Zylonite
            Intel/Marvell   Littleton
            Intel/Marvell   TavorEVB
            Intel/Marvell   SAAR
            Intel Research  MOTE2
            Intel research  Stargate2
      kernel crash during kms graphic boot on Intel GM4500 platform
    Update MAINTAINERS with the Intel supported iwmc3200wifi entry.
    Intel, the PDC is not initialized on VIA CPU's.  The resulting behavior
    This trivial patch ensures that init_intel_pdc() is called on Intel and
    3. later call srat_detect_node for Intel/AMD, will use first_online
    Example on a Intel(R) Core(TM)2 Duo CPU E6850 @ 3.00GHz:
      [CPUFREQ] acpi-cpufreq: blacklist Intel 0f68: Fix HT detection and put in notification message
    [ 1624.024524] iwlagn: Intel(R) Wireless WiFi Link AGN driver for Linux, 1.3.27kds
    [ 1624.024527] iwlagn: Copyright(c) 2003-2009 Intel Corporation
    [ 1624.024909] iwlagn 0000:01:00.0: Detected Intel Wireless WiFi Link 1000 Series BGN REV=0x6C
    [ 1624.024524] iwlagn: Intel(R) Wireless WiFi Link AGN driver for Linux, 1.3.27kds
    [ 1624.024527] iwlagn: Copyright(c) 2003-2009 Intel Corporation
    [ 1624.024909] iwlagn 0000:01:00.0: Detected Intel Wireless WiFi Link 1000 Series BGN REV=0x6C
    [CPUFREQ] acpi-cpufreq: blacklist Intel 0f68: Fix HT detection and put in notification message
    occur on Intel NICs if the packet size falls below the threshold),
    Intel VT-d, GART, and swiotlb already use
    registered device acceping those events. It means that the HDA Intel
    x86: Remove CPU cache size output for non-Intel too
      Intel GenuineIntel
      Intel GenuineIntel
    x86: Fix typo in Intel CPU cache size descriptor
    Cc: <stable@kernel.org> # .3x.x: 85160b9: x86: Add new Intel CPU cache size descriptors
    x86: Add new Intel CPU cache size descriptors
    The latest rev of Intel doc AP-485 details new cache descriptors
    If HW IOMMU initialization fails (Intel VT-d often does this,
    found in upcoming Intel CPU.
    x86/PCI: read root resources from IOH on Intel
    Some versions of the user space Intel WiMAX daemon need to have full
    EOI(using IO-APIC EOI register) on Intel platforms and for
    way of using it seems to be what the Intel drivers do
    The Intel IbexPeak HDMI codec supports 2 converters and 3 pins,
    The new Intel HDMI codec supports 2 independant HDMI/DisplayPort pipes.
    orientation as Intel based 6730 (this is not true for any other related
    x86: Add Intel FMA instructions to x86 opcode map
    Add Intel FMA(FUSED-MULTIPLY-ADD) instructions to x86 opcode map
    Add Intel AVX(Advanced Vector Extensions) instruction set
    Intel will help maintaining the coretemp driver.
      requests even on my laptop running the Intel X25-M SSD for which the
    Add Intel AES opcodes to x86 opcode map. These opcodes are
    iwmc3200top: Add Intel Wireless MultiCom 3200 top driver.
    This patch adds Intel Wireless MultiCom 3200 top driver.
    wimax/i6x50: add Intel WiFi/WiMAX Link 6050 Series support
    Add support for the WiMAX device in the Intel WiFi/WiMAX Link 6050
    In the Intel Wireless Multicomm 3200, the initialization is
    during boot (say on an Intel system) and then rmmod'd:
    official name used in Intel's documents.
    perf_events: Add event constraints support for Intel processors
    On some Intel processors, not all events can be measured in all
    into account event constraints for Intel P6, Core and Nehalem
    processors. There is no contraints on Intel Atom. There are
    constraints on Intel Yonah (Core Duo) but they are not provided in
    Intel fixed counters do not support all the filters possible with a
    For example, on an Intel Ibex Peak (PCH) controller:
    Note, this patch only adds CMPXCHG8B for the obvious Intel CPU's,
    LRO'd packets, not the packets/bytes on the wire.  The Intel 82599 NIC has
    Since the recent kernel can handle MSI properly on non-Intel platforms,
    A driver for the Intel 3200 and 3210 memory controllers.  It has only had
    Following patch adds support for mobile Penryn CPUs. Intel documents this
    Fix Atom CPUs support. Intel documents TjMax at 90 degrees C but
    gpio: add Intel Moorestown Platform Langwell chip gpio driver
    The Langwell chip is the IO hub for Intel Moorestown platform which has a
    USB: EHCI: Add Intel Moorestown EHCI controller HOSTPCx extensions and support phy low power mode
    The Intel Moorestown EHCI controller supports non-standard HOSTPCx register
    Intel EHCI HCDs should turn off the flag.
    WPCD376I chipset (found on e.g. Intel DG45FC motherboards).
    drivers/hwmon/coretemp.c: enable the Intel Atom
    Enable the coretemp driver on an Intel Atom.
    x86:    Intel Pentium D 3GHz with 8G RAM (no-brand machine)
    Intel x86-64 processors didn't support NX, and even recent systems
    On Intel platforms, we can use logical flat mode if there are <= 8
    at least one more firmware type confirmed for Radeon 9xxx and Intel
    buggy Intel video driver.
    Intel has officially abandoned this project and does not want to
    IWMC3200(Intel Wireless Multicomm 3200 WiFi driver).
      intel_txt: Force IOMMU on for Intel TXT launch
      x86, intel_txt: Intel TXT Sx shutdown support
      x86, intel_txt: Intel TXT reboot/halt shutdown support
      x86, intel_txt: Intel TXT boot support
      x86: add specific support for Intel Atom architecture
    The card includes Intel ce5039(Zarlink zl10039) tuner
    and Intel ce6313 (Zarlink zl10313) demod.
      Linux f7ea8425-d45b-490f-a738-d181d0df6963.host.elastichosts.com 2.6.30.4-elastic-lon-p #2 SMP PREEMPT Thu Aug 20 14:30:50 BST 2009 x86_64 Intel(R) Xeon(R) CPU E5420 @ 2.50GHz GenuineIntel GNU/Linux
    It is observed that for some hardware, particularly Intel 82599, there is too
    (returning 0), because the MSR number is the same as Intel's.
    Intel specification.
    an Intel host.
    The performance counter MSRs are different for AMD and Intel CPUs and they
    This fixes booting a 64bit Windows guest with an AMD CPUID on an Intel host.
    Intel Westmere and onwards processors will support this feature.
    determining mode numbers.  On new Intel platforms it's necessary to
    'version': Intel(R) QuickData specfication revision
    Up until this point the driver for Intel(R) QuickData Technology
    Add LCD backlight support for the Intel GMA965 found in the MacBookAir
    This also depends on the oscillator frequency. Intel seems to have
    from Intel's base.
     Audio device [0403]: Intel Corporation 82801H (ICH8 Family) HD Audio
    There are several sources of unnecessary power consumption on Intel
    The Intel Optimization Reference Guide says:
            In Intel Atom microarchitecture, the address generation unit
            For Intel Atom processors, use segments with base set to 0
    identify its VLAN to allow such discovery. Intel is pursuing this issue
    The initial entry in the blacklist function is the Intel 0f68 processor.  It's
    Intel Linux wireless folks can be reached via this address.
    Currently, the opcode maps are based on opcode maps in Intel(R) 64 and
    [    8.650254] CPU31: Intel(R) Xeon(R) CPU           E5540  @ 2.53GHz stepping 04
    Intelligence about IRQ muxing is missing, so for the moment this
    x86: add specific support for Intel Atom architecture
    optimized for Intel Atom CPUs. If GCC supports tuning options for
    Intel Atom they will be used.
      ALSA: hda: add model for Intel DG45ID/DG45FC boards
    ALSA: hda: add model for Intel DG45ID/DG45FC boards
    Now that we're using the scaling property in the Intel driver I noticed
    With manageability (Intel AMT) enabled via BIOS, PHY wakeup does not get
    ECNVRAM, and the Intel GPUs will get UCMS_STEP.
    ALSA: hda: add HP automute support to Intel ALC889/ALC889A models
    ALSA: hda: add 2-channel mode to Intel ALC889/ALC889A models
    Intel X38 MCHBAR is a 64bits register, base from 0x48, so its higher base
    (per paragraph 13.5.2.3 of the "Intel 64 and IA-32 Architectures
      x86: Add quirk for Intel DG45ID board to avoid low memory corruption
    reported to me internally at Intel.
    ALSA: hda - Add better Intel IbexPeak platform support
    intel_txt: Force IOMMU on for Intel TXT launch
    the kernel must enable Intel Virtualization Technology for Directed I/O
    (VT-d or Intel IOMMU) in order to replace this broad protection with the
    x86, intel_txt: Intel TXT Sx shutdown support
    Support for graceful handling of sleep states (S3/S4/S5) after an Intel(R) TXT launch.
    x86, intel_txt: Intel TXT reboot/halt shutdown support
    Support for graceful handling of kernel reboots after an Intel(R) TXT launch.
    x86, intel_txt: Intel TXT boot support
    This patch adds kernel configuration and boot support for Intel Trusted
    Execution Technology (Intel TXT).
    Intel's technology for safer computing, Intel Trusted Execution
    Technology (Intel TXT), defines platform-level enhancements that
    Intel TXT was formerly known by the code name LaGrande Technology (LT).
    Intel TXT in Brief:
    Intel TXT is part of the vPro(TM) brand and is also available some
    This site also has a link to the Intel TXT MLE Developers Manual, which
    x86: Add quirk for Intel DG45ID board to avoid low memory corruption
    AMI BIOS with low memory corruption was found on Intel DG45ID
    (somewhat optimistic) hope of future boards/BIOSes from Intel
    Add device ID for Intel 82801JI SATA AHCI controller.
    Revert "USB: Add Intel Langwell USB OTG Transceiver Drive"
      ALSA: hda - Missing volume controls for Intel HDA (ALC269/EeePC)
      ALSA: hda - Missing volume controls for Intel HDA (ALC269/EeePC)
    The Intel x86 architecture right now only supports 32 machine check
    ALSA: hda - Missing volume controls for Intel HDA (ALC269/EeePC)
    I'm taking my sabbatical from Intel for July/August 2009.
    reads to the P6 EVNTSEL MSRs. That fixed crashes on Intel machines.
      drm/i915: Add missing dependency on Intel AGP support.
    However, this is not the case for certain Intel processors, such as
        Intel AES-NI instructions are not detected.
      Intel-IOMMU, intr-remap: source-id checking
      Intel-IOMMU, intr-remap: set the whole 128bits of irte when modify/free it
    Intel-IOMMU, intr-remap: source-id checking
    Intel-IOMMU, intr-remap: set the whole 128bits of irte when modify/free it
      Fix !CONFIG_DMAR build failure introduced by Intel IOMMU Pass Through Support
      Intel IOMMU Pass Through Support
    drm/i915: Add missing dependency on Intel AGP support.
    Users could accidentally enable AGP but not the Intel AGP support, and get
      x86: nmi: Add Intel processor 0x6f4 to NMI perfctr1 workaround
    missed a spot, which caused all Intel-PMU samples to have a
    x86: nmi: Add Intel processor 0x6f4 to NMI perfctr1 workaround
    Expand Intel NMI perfctr1 workaround to include a Core2 processor stepping
    lock, especially on CPU's where the serialization is expensive (eg Intel
    lock, especially on CPU's where the serialization is expensive (eg Intel
    USB: Add Intel Langwell USB OTG Transceiver Drive
    This driver is used for Intel Langwell* USB OTG controller in Intel
    accomplished in modified EHCI driver and Intel Langwell USB OTG client
    This patch is the first version Intel Langwell USB OTG Transceiver
    USB: Add Intel Langwell USB Device Controller driver
    Intel Langwell USB Device Controller is a High-Speed USB OTG device
    controller in Intel Moorestown platform. It can work in OTG device mode
    with Intel Langwell USB OTG transceiver driver as well as device-only
    This patch is the first version Intel Langwell USB OTG device controller
    issues.  Intel Langwell USB OTG transceiver driver and EHCI driver
     - USB OTG protocol support with Intel Langwell USB OTG transceiver
      On this hardware there is an Intel P30 flash, following patch
    up in lower values on latest (Intel and AMD) hardware as these can switch
      perf_counter/x86: Fix the model number of Intel Core2 processors
      perf_counter, x86: Correct some event and umask values for Intel processors
    addition to the check for the EST flag it also checked if the vendor is Intel.
    through the crypto API -- so we're already using the Intel crc32c
    combination which fails boot probing - MCP5x + Intel SSD and there are
    perf_counter/x86: Fix the model number of Intel Core2 processors
    Fix the model number of Intel Core2 processors according to the
    documentation: Intel Processor Identification with the CPUID
    Re-inject event instead. This is what Intel suggest. Also use correct
    been made unusable. Clear it here to pass an Intel VMX
    Intel TXT(Trusted Execution Technology) required VMX off for all cpu to work
    perf_counter, x86: Correct some event and umask values for Intel processors
    Correct some event and UMASK values according to Intel SDM,
    ( Note: these are straight from the Intel manuals - not tested yet.)
    on the Russellville board, a development board for Intel Atom CPU
    makes it possible to support e.g. the Intel P30 48F4400 chips which
    Newer Intel CPUs support a new class of machine checks called recoverable
    mce_severity rule checking engine.  Following the Intel
    only works on Intel systems, on AMD there are quite a lot of systems
    On Intel platforms machine check exceptions are always broadcast to
      asserting the machine check pin.  This follows Intel hardware
    non Intel CPUs or also on very old Intel systems.
    is a common problem on Intel Nehalem which has both SMT (two
    This patch provides support for the next generation Intel desktop
    fixed and submitted by Intel ...
    standard Intel machine check architecture described in the IA32 SDM.
    WinChip C3 and Intel P5.  I made those a separate CONFIG option
    x86, mce: unify Intel thermal init
    x86, mce: unify Intel thermal init, prepare
    ARB_DISABLE is a NOP on all of the recent Intel platforms.
    model name      : Intel(R) Xeon(R) CPU           E5405  @ 2.00GHz
    lguest: fix on Intel when KVM loaded (unhandled trap 13)
    IXP42x: Identify Intel IXP425 rev. A0 processors.
    iwmc3200wifi: Add new Intel Wireless Multicomm 802.11 driver
    This driver supports Intel's full MAC wireless multicomm 802.11 hardware.
    Xiaohui Xin and some other folks at Intel have been looking into what's
    There are a number of small form factor desktop systems with Intel mobile
    'perfmon' is the CPU feature name that is Intel-only, while we do
    Traditionally Intel based NIC drivers request I/O port even though it
    Intel PCIE 10Gb driver (ixgbe) also requests I/O port but it doesn't
    perf_counter: fix fixed-purpose counter support on v2 Intel-PERFMON
    [ Impact: add quirk for three fixed-purpose counters on certain Intel CPUs ]
    Fix !CONFIG_DMAR build failure introduced by Intel IOMMU Pass Through Support
    counters. In difference to the Intel pmu, there is no single status
    Intel is moved to Intel only functions. In the end, checks and calls
    This function is Intel only and not necessary for AMD cpus.
    This function is Intel only and not necessary for AMD cpus.
    This separates the perfcounter interrupt handler for AMD and Intel
    X86_FEATURE_ARCH_PERFMON is an Intel hardware feature that does not
    work on AMD CPUs. The flag is now only used in Intel specific code
    Intel IOMMU Pass Through Support
    Copyright(c) 2009 Intel Corporation.
    Intel 82576 chipset supports SCTP checksum offloading.  This
    lock, especially on CPU's where the serialization is expensive (eg Intel
    lock, especially on CPU's where the serialization is expensive (eg Intel
    It was pointed out that the Intel wired ethernet drivers do not need to
    Remove this unused Kconfig variable, which Intel apparently once
      ALSA: Intel8x0: Add hp_only quirk for SSID 0x1028016a (Dell Inspiron 8600)
      ALSA: Intel8x0: Remove conflicting quirk for SSID 0x103c0934
      ALSA: Intel8x0: Add hp_only quirk for SSID 0x1028016a (Dell Inspiron 8600)
      ALSA: Intel8x0: Remove conflicting quirk for SSID 0x103c0934
    ALSA: Intel8x0: Add hp_only quirk for SSID 0x1028016a (Dell Inspiron 8600)
    ALSA: Intel8x0: Remove conflicting quirk for SSID 0x103c0934
    That change is causing only one Intel CPU's microcode to be updated e.g.
    because Intel's request_microcode_user() involves a copy_from_user() from
    Support the Intel 854 Chipset in fbdev.
      Intel-IOMMU Alignment Issue in dma_pte_clear_range()
    Impact: save/restore Intel-AVX state properly between tasks
    Intel Advanced Vector Extensions (AVX) introduce 256-bit vector processing
    Some drivers like Intel8x0 or Intel HDA are broken for some hardware variants.
      PCI: SR-IOV quirk for Intel 82576 NIC
      ALSA: hda - enable SPDIF output for Intel DX58SO board
    Intel-IOMMU Alignment Issue in dma_pte_clear_range()
      Intel IOMMU Suspend/Resume Support - Interrupt Remapping
      Intel IOMMU Suspend/Resume Support - Queued Invalidation
      Intel IOMMU Suspend/Resume Support - DMAR
    PCI: SR-IOV quirk for Intel 82576 NIC
    Please refer to Intel 82576 Gigabit Ethernet Controller Datasheet
    are added for the Intel/Nvidia chipset models and passed by the DMI_MATCH
    Impact: fix boot crash on Intel Perfmon Version 1 systems
    Intel Perfmon v1 does not support the global MSRs, nor does
    ALSA: hda - enable SPDIF output for Intel DX58SO board
    The Intel Management Engine Interface (aka HECI: Host Embedded
    host or Intel AMT firmware can initiate transactions.
    The core hardware architecture of Intel Active Management Technology
    (Intel AMT) is resident in firmware. The micro-controller within the
    - Intel(R) Quiet System Technology (QST) is implemented as a firmware
    health monitoring and fan speed control capabilities of Intel(R) QST
    Most recent Intel desktop chipsets have one or more of the above ME
    Driver for Intelligent Instruments PCI-20001C carrier board
    Intel IOMMU Suspend/Resume Support - Interrupt Remapping
    Intel IOMMU Suspend/Resume Support - Queued Invalidation
    Intel IOMMU Suspend/Resume Support - DMAR
    This patch implements the suspend and resume feature for Intel IOMMU
    V4L/DVB (11216): Add driver for Intel CE6230 DVB-T USB2.0
    Add driver for Intel CE6230 DVB-T USB 2.0 COFDM demodulator
    V4L/DVB (11215): zl10353: add support for Intel CE6230 and Intel CE6231
    Add chip IDs and configuration registers needed for Intel CE6230 and
    Intel CE6231.
    ACPI: Populate DIDL before registering ACPI video device on Intel
    Intel graphics hardware that implements the ACPI IGD OpRegion spec
    Tested both 32 and 32 PAE modes on Intel X58 and Q35 platforms.
    warnings, the Intel IOMMU driver works fine in a 32-bit kernel.
    Convert the Intel 6300ESB watchdog timer to a platform device driver.
    control for Intel IOMMU, which can be used by other components of kernel to
    (although it can be cleared in the descriptor itself). Since Intel
    even on Intel.  Implement fake support for this MSR to avoid the
    Tested on Intel only, but SVM /should/ work as well, but who knows...
    Intel.
     Output Intel HDA Function Id in /proc/asound/cardX/codec#X
    This patch enables support for the new Intel 82552 adapter (new PHY paired
    With this patch, we can get correct pci cfg size of new Intel CPUs/IOHs
         PowerTOP version 1.9       (C) 2007 Intel Corporation
    RS600s are an AMD IGP for Intel CPUs, that look like RS690s from
    When we switch controllers the Intel Multi-Flex reports
    This adds the Intel Multi-Flex device to scsi_dh_alua's
    Build and boot tested on a 4 way Intel x86_64 workstation.
    Build and boot tested on a 4 way Intel x86_64 workstation.
    Build and boot tested on a 4 way Intel x86_64 workstation.
    Build and boot tested on a 4 way Intel x86_64 workstation.
    Build and boot tested on a 4 way Intel x86_64 workstation.
      x86: work around Fedora-11 x86-32 kernel failures on Intel Atom CPUs
    x86: work around Fedora-11 x86-32 kernel failures on Intel Atom CPUs
    Work around Intel Atom erratum AAH41 (probabilistically) - it's triggering
    for Intel and AMD processors to view / debug the state of each CPU.
    Impact: fix lguest boot crash on modern Intel machines
    This code is only applied to Intel Pentium and AMD K7 32-bit cpus.
    Update copyright to the new legal entity, Intel-NE, Inc., an Intel
    Upcoming server platforms from Intel based on the Nehalem performance
    Resetting the counter width of the performance counters on Intel's
       Intel Corporation Mobile 915GM/GMS/910GML
    - IWL5000 now supports Intel Wireless Wifi 100, 6000, and 6050 series.
    Intel CMCI (Corrected Machine Check Interrupt) is a new
    Intel Nehalem CPUs available on some machine check banks.
    The threshold handler on AMD (and soon on Intel) could be theoretically
    interrupt handler. Since Intel needs a similar handler
    be used by both the Intel or AMD MC code.
    This is needed for the next patch which adds an Intel specific
    ALSA: hda - add support for "Maxdata Favorit 100XS" (Intel HDA/ALC260)
    Intel 8257x Ethernet boards have a feature called Serial Over Lan.
    Testing based on dm-crypt on an Intel Core 2 E6400 (two cores) machine
    The test result on an Intel Core2 E6400 (two cores) is as follow:
    broken in half after latest changes for Intel 915 mode setting support.
    this by make Intel frame buffers depend on CONFIG_INTEL_AGP.
    Since Intel-based models have an inverted x axis, while AMD-based models
    "HDA Intel at 0xf8400000 irq 21".
    crypto: aes-ni - Add support to Intel AES-NI instructions for x86_64 platform
    Intel AES-NI is a new set of Single Instruction Multiple Data (SIMD)
    Intel processor, as of 2009. These instructions enable fast and secure
    Intel AES-NI AES acceleration instructions touch XMM state, to use
    The Intel AES-NI AES acceleration instructions need key_enc, key_dec
      iommu: fix Intel IOMMU write-buffer flushing
    Fix Intel IOMMU write-buffer flushing
    iommu: fix Intel IOMMU write-buffer flushing
      0000: 44 4d 41 52 98 00 00 00 01 6f 49 6e 74 65 6c 20  DMAR.....oIntel
      ALSA: hda - add id for Intel IbexPeak integrated HDMI codec
      x86: add clflush before monitor for Intel 7400 series
    Intel reported a 10% regression (mysql+sysbench) on a 16-way machine
    ALSA: hda - add id for Intel IbexPeak integrated HDMI codec
    iwlwifi: add new HW_REV_TYPEs for Intel WiFi Link 100, 6000 and 6050 Series
    x86: add clflush before monitor for Intel 7400 series
    For Intel 7400 series CPUs, the recommendation is to use a clflush on the
    [1] "MONITOR/MWAIT Recommendations for Intel Xeon Processor 7400 series"
    license used for Intel ACPI CA code.
      x86: add cache descriptors for Intel Core i7
      PCI: irq and pci_ids patch for Intel Tigerpoint DeviceIDs
    x86: add cache descriptors for Intel Core i7
            CPU0: Intel(R) Xeon(R) CPU            5110  @ 1.60GHz stepping 06
            CPU0: Intel(R) Xeon(R) CPU            5110  @ 1.60GHz stepping 06
            CPU0: Intel(R) Xeon(R) CPU            5110  @ 1.60GHz stepping 06
    iwlwifi: add recognition of Intel WiFi Link 100 Series
    add configuration for new Intel WiFi Link 100 series as part of the
    iwlwifi: add recognition of Intel WiFi Link 6000 and 6050 Series
    add configuration for new Intel WiFi Link Series as part of the iwlagn
    Move X86_ELAN (old, NCR hw platform built on Intel CPUs) from the
    PCI: irq and pci_ids patch for Intel Tigerpoint DeviceIDs
    This patch adds the Intel Tigerpoint LPC Controller DeviceIDs.
    of some devices (most importantly, USB controllers and HDA Intel)
      x86: unmask CPUID levels on Intel CPUs, fix
      x86: unmask CPUID levels on Intel CPUs
    x86: unmask CPUID levels on Intel CPUs, fix
    Impact: fix boot hang on pre-model-15 Intel CPUs
    ALSA: hda - Add model=ref for Intel board with STAC9221
    x86: unmask CPUID levels on Intel CPUs
    the Intel Network drivers.
      ALSA: hda - add support for Intel DX58SO board
    Intel "Smackover" x58 BIOS don't have HPET enabled in the BIOS, so allow
    ALSA: hda - add support for Intel DX58SO board
    The Intel DX58SO board works fine with model ALC883_3ST_6ch_INTEL.
    a Intel chipset system.  The problem is that the system has a fancy Nvidia
    This adds more LPC controller IO range decode quirks for the Intel ICH
    with the WiMAX kernel API and to speak the Intel 2400m Wireless WiMAX
    This is seen on an Intel host that tries to execute the VMMCALL
    GUEST_PAT support is a new feature introduced by Intel Core i7 architecture.
    It moves the Intel and radeon drivers to using the sarea from
    such as the one utilising Intel's CRC32C instruction can be
    Impact: extend performance counter support on x86 Intel CPUs
    Modern Intel CPUs have 3 "fixed-function" performance counters, which
      x86: fix resume (S2R) broken by Intel microcode module, on A110L
    x86: fix resume (S2R) broken by Intel microcode module, on A110L
    Subject         : resume (S2R) broken by Intel microcode module, on A110L
    This caused the silent output on some Intel desktops due to missing
    Intel CPUs.  None of the other iommu_init() functions makes noise when
    ALSA: hda - Add Intel vendor id string
    Added Intel codec vendor id string (0x8086).
    Also fixed Intel-HDMI codec name strings, too.
    Originally designed by Intel, now sold by Crossbow (www.xbow.com).
    x86: support always running TSC on Intel CPUs
    Add support for CPUID_0x80000007_Bit8 on Intel CPUs as well. This bit means
    With Intel CPUs, we have 3 classes
    We still have CONSTANT_TSC _set_ and NONSTOP_TSC _not_set_ on some older Intel
    x86: support always running TSC on Intel CPUs, add cpufeature definition
    always valid Intel Linux Wireless, which will be routed
    Implement performance counters for x86 Intel CPUs.
    which is available in Core2 and later Intel CPUs.
    (September 2008) of Intel 64 and IA-32 Architectures Software Develper's Manual,
      x86/oprofile: fix Intel cpu family 6 detection
    x86/oprofile: fix Intel cpu family 6 detection
    The Intel AP-485 says this is a "Intel Pentium M processor model D". Seems like
    Referring to the Intel AP-485:
    PXA935 has changed its implementor ID from Intel to Marvell, this
    the messages consistant with other Intel driver link messages.
    the messages consistant with other Intel driver link messages.
    the messages consistant with other Intel driver link messages.
    the messages consistant with other Intel driver link messages.
    worked, both Thinkpads with Intel chipsets.  Checkin
    This patch fixes the bug 0004240: ALC888 - Intel HDA - Headphone Controlling.
    worked, both Thinkpads with Intel chipsets.  This reverts the default
            Intel 82566MM (PCI ID 8086:1049)
            Intel 82566DC (PCI ID 8086:104b)
            Intel 82541GI (PCI ID 8086:1076)
    Bugzilla #9868: On Intel motherboards with the ICH9 based I/O controllers
    Intel datasheets [2] state that the timer registers are in an
    - The ELD retrieval routines rely on the Intel HDA interface,
    b99170288421c79f0c2efa8b33e26e65f4bb7fb8 (oprofile: Implement Intel
    "tbench 8" is 4.4 % faster on a dual quad core (HP BL460c G1), Intel E5450 @3.00GHz
    Revert "x86: blacklist DMAR on Intel G31/G33 chipsets"
    ("PCI/iommu: blacklist DMAR on Intel G31/G33 chipsets"), where we do
    voltage sensors.  This driver has been tested on an IntelliStation Z30.
      non-cacheable and non-bufferable from the IntelR XScaleTM core.
    Intel graphics card and an Integrated Graphics Device BIOS implementation
       but also Intel Core7i has it.
    ALSA: hda - Intel HDMI audio support
    Add support for Intel G45 integrated HDMI audio codecs.
    Intel is currently shipping support for adapters with a phy
            HDA Intel 0000:00:1b.0: BAR 0: can't reserve mem region [0xfe9dc000-0xfe9dffff]
    This is only an interim hack until Intel fixes the requeue issue.
    I wrote a new module for Intel X38 chipset.  This chipset is very similar
    to Intel 3200 chipset, but there are some different points, so I copyed
    This is Intel's web page describing this chipset.
      i2c-i801: Add support for Intel Ibex Peak
      oprofile: Implement Intel architectural perfmon support
      uwb: add Intel i1480 HWA to the UWB RC quirk table
      Update NetEffect maintainer emails to Intel emails
      [IA64] Add Variable Page Size and IA64 Support in Intel IOMMU
    Current Intel errata for the GM965 says that using MSI may cause interrupts
    support. Data from the Intel 64 Architecture x2APIC Specification,
    ACPI: thinkpad-acpi: Remove firmware backlight delays for Intel ACPI IGD OpRegion
    i2c-i801: Add support for Intel Ibex Peak
    Adds the Intel Ibex Peak (PCH) SMBus Controller Device IDs.
    The Intel 7300 Memory Controller supports dynamic throttling of memory which can
    Refer to "Intel 7300 Memory Controller Hub (MCH)" datasheet
    x86/PCI: irq and pci_ids patch for Intel Ibex Peak DeviceIDs
    This patch updates the Intel Ibex Peak (PCH) LPC and SMBus Controller
    The current Intel IOMMU code assumes that both host page size and Intel
    It only affects the Intel G33 series and newer.
    This adds support for the RS400 family of IGPs for Intel CPUs.
    Add Intel ACPI IGD OpRegion support
    work on some newer Intel-based graphics systems. Tested on Thinkpad T61
    [IA64] Add Variable Page Size and IA64 Support in Intel IOMMU
    The patch contains Intel IOMMU IA64 specific code. It defines new
    For a generic kernel with CONFIG_DMAR=y, if Intel IOMMU is detected,
    Update NetEffect maintainer emails to Intel emails
    Intel acquired NetEffect, so update the nes driver maintainer contacts
    3) According to the specification update for Intel 5000 MCHs, all the
    Tested on Intel's L443GX with redhat's 2.6.18 with whole EDAC subsystem
    agpgart: Detected an Intel 440GX Chipset.
    newer Intel Apple hardware.  This has been fairly well tested; we've been
    Add support for Intel's 945GME graphics chip to the intelfb driver.  I
    This patch instead uses what both the latest Intel and AMD spec suggests.
    oprofile: Implement Intel architectural perfmon support
    Newer Intel CPUs (Core1+) have support for architectural
    This patch implements support for that in oprofile's Intel
    motherboard with an Intel 82810E Northbridge and 82801AA Southbridge.
    Intel drivers.
      crypto: crc32c - Use Intel CRC32 instruction
    Instead of making init a two pass sequence, to satisfy the Intel's TLB
      ata_piix: IDE Mode SATA patch for Intel Ibex Peak DeviceIDs
    ata_piix: IDE Mode SATA patch for Intel Ibex Peak DeviceIDs
    This patch updates the Intel Ibex Peak (PCH) IDE mode SATA Controller DeviceIDs.
    Intel doesn't yet ship hardware to the public with this enabled, but when they
    PXA26x (PXA261/262) is actually a PXA250 with stacked Intel(R)
            with Intel C1E ]
    On Intel CPUs it is rather common and a good hint that BIOSes which do provide
    uwb: add Intel i1480 HWA to the UWB RC quirk table
    The Intel i1480 HWA uses WHCI commands/events even though reporting itself as
    Intel.
    Add the driver for the WLP capability of the Intel i1480 device.
    Add the driver for downloading the firmware to an Intel i1480 device.
    by the Intel RC algorithms, so move it into those.
      PCI/iommu: blacklist DMAR on Intel G31/G33 chipsets
    Just FYI, many Windows/Intel platform users also seems to be struck
    by this, and HGST has issued a note pointing to Intel ICH8/9 driver.
    processor which doesn't support NX (ie, old Intel P4 -based64-bit
    Current implementation just cover Intel VMX side.
    PCI/iommu: blacklist DMAR on Intel G31/G33 chipsets
    Some BIOSes (the Intel DG33BU, for example) wrongly claim to have DMAR
      ahci: RAID mode SATA patch for Intel Ibex Peak DeviceIDs
    ahci: RAID mode SATA patch for Intel Ibex Peak DeviceIDs
    Add the Intel Ibex Peak (PCH) SATA RAID Controller DeviceIDs.
    On all hardware (some Intel ICH4, PIIX4 and PIIX4E chipsets) affected by a
    Unfortunately, several non-Intel x86 implementations, both hardware
    x86: blacklist DMAR on Intel G31/G33 chipsets
    Some BIOSes (the Intel DG33BU, for example) wrongly claim to have DMAR
    On an Intel computer this will for instance happen when using a
    the dump), Pentium class machines and AMD/Intel 64 bit boxen.
    crypto: crc32c - Use Intel CRC32 instruction
    From NHM processor onward, Intel processors can support hardware accelerated
    x86: cpufeature: add Intel features from CPUID and AVX specs
    Add all Intel CPUID features currently documented in the CPUID spec
    Added Intel processor SSE4.2 feature flag.
    INIT is blocked when Intel VT is enabled.  This leads to a partially reset
      ata_piix: IDE Mode SATA patch for Intel Ibex Peak DeviceIDs
      ahci: RAID mode SATA patch for Intel Ibex Peak DeviceIDs
    ata_piix: IDE Mode SATA patch for Intel Ibex Peak DeviceIDs
    This patch adds the Intel Ibex Peak (PCH) IDE mode SATA Controller DeviceIDs.
    ahci: RAID mode SATA patch for Intel Ibex Peak DeviceIDs
    This patch adds the Intel Ibex Peak (PCH) SATA RAID Controller DeviceIDs.
      x86/PCI: irq and pci_ids patch for Intel Ibex Peak PCHs
    Unfortunately, several non-Intel x86 implementations, both hardware
    An example of size saving, on x86 with only Intel CPU support:
    and/or cmpxchg64 natively. However, while defined in an Intel-specific
    compilation when support for Intel CPUs is disabled.
    contains code specific to Intel CPUs. However, movsl_mask is used in
    the compilation when support for Intel CPUs is compiled out.
    than 32 bits as immediates. Intel's add/sub documentation specifies they
    actually improves performances on Intel Xeon, AMD64, Pentium M. It does not
    x86/PCI: irq and pci_ids patch for Intel Ibex Peak PCHs
    This patch adds the Intel Ibex Peak (PCH) LPC and SMBus Controller DeviceIDs.
    applesmc: support for Intel iMac
    >               Intel(R) Pentium(R) D CPU 2.80GHz stepping 04
      ALSA: hda_intel: ALSA HD Audio patch for Intel Ibex Peak DeviceIDs
    ALSA: hda_intel: ALSA HD Audio patch for Intel Ibex Peak DeviceIDs
    This patch adds the Intel Ibex Peak (PCH) HD Audio Controller DeviceIDs.
    On my Intel chipset (965GM), the GTT is entirely erased across
    rewrite call to anything other than the Intel resume function.
    the GATT.  This is needed on Intel (at least) as the entire GATT is
    (see "[PATCH 2/4] [RFC][MTD] cfi_probe: remove Intel chip workaround"
    x86: Intel microcode patch loader style corrections
    on systems with more capable HPETs than at least Intel seems to ship.
    for Intel processors.
    to Intel's microcode patching solution.
    x86: moved Intel microcode patch loader declarations to seperate header file
    Intel specific microcode declarations have been moved to a seperate header file.
    module parameter is passed, and an Intel Mac board is detected, the
    core Intel Xeon system running an OLTP workload on DB2 v9.5
      x3850 M2 server with 2 processors (quad-core Intel Xeon processors at
    Preliminary support for the Intel 5100 MCH.  CE and UE errors are reported
    8250: fix break handling for Intel 82571
    Intel 82571 has a "Serial Over LAN" feature that doesn't properly
    Microsoft Intellimouse I have works correctly.
    support for Intel I/OAT DMA engine ver.3 (aka CB3 device).
      KVM: VMX: Fake emulate Intel perfctr MSRs
    KVM: VMX: Fake emulate Intel perfctr MSRs
    Intel machines where this is a bit expensive.
    and multicast filtering is disabled. This patch changes all Intel
    ...while Len is on sabbatical from Intel
    Intel and Centaur(?) only support "sysenter" from 32-bit compat usermode.
    Although it wasn't actually using ihex records before, we use the Intel
    EEPROMs on an Intel 82801 bus (basically twice as fast.)
    i2c: Add Intel SCH SMBus support
    New i2c bus driver for the Intel SCH chipsets (AF82US15W, AF82US15L,
    The segment descriptor registers (what Intel calls "segment cache") is
    00:1f.0 ISA bridge: Intel Corporation 6300ESB LPC Interface Controller (rev 02)
    00:1f.0 ISA bridge [0601]: Intel Corporation 82801FB/FR (ICH6/ICH6R) LPC Interface Bridge [8086:2640] (rev 03)
    Interrupt remapping (part of Intel Virtualization Tech for directed I/O)
    Queued invalidation (part of Intel Virtualization Technology for
    x64, x2apic/intr-remap: Intel vt-d, IOMMU code reorganization
    code reorganization of the generic Intel vt-d parsing related routines and linux
    iommu routines specific to Intel vt-d.
    tpm: add Intel TPM TIS device HID
    This patch adds Intel TPM TIS device HID:  ICO0102
    Some drivers could do with using records like Intel HEX, but with each
    of the Intel IXP4xx networking processor series.
    This patch brings support for gpio/gpiolib framework to Intel IOP3xx
    within the same kernel, depending on whether its an Intel or AMD
    > kernel with the above config file started up fine on both the Intel and AMD
      x86: fix Intel Mac booting with EFI
    x86: fix Intel Mac booting with EFI
    resume causes 32-bit Intel Mac machines to reboot very early when
      drm/i915: add support for Intel series 4 chipsets.
      [agp]: fixup chipset flush for new Intel G4x.
    00:1f.0 ISA bridge: Intel Corporation 6300ESB LPC Interface Controller (rev 02)
    drm/i915: add support for Intel series 4 chipsets.
    [agp]: fixup chipset flush for new Intel G4x.
      [AGP] intel_agp: Add support for Intel 4 series chipsets
    [AGP] intel_agp: Add support for Intel 4 series chipsets
    RS400 (Intel based IGP) ones.
    00:1f.0 ISA bridge [0601]: Intel Corporation 82801FB/FR (ICH6/ICH6R) LPC Interface Bridge [8086:2640] (rev 03)
    Add PJ Waskiewicz to the list of maintainers for Intel 10/100/1000/10GbE
    the Silicon Image ATA card and Intel E1000 GIGE card.  Hangs were seen with
    Use bdl_pos_adj=32 as default except for Intel hardwares confirmed
    [4294014.568167] ACPI: DSDT override uses original SSDTs unless "acpi_no_auto_ssdt"<6>CPU0: Intel(R) Pentium(R) Dual  CPU  E2160  @ 1.80GHz stepping 0d
    SFF P667 with the Intel 815E chipset. Unhiding it reveals
    One more machine with a hidden Intel SMBus. Unhiding it reveals a SMSC
    6. Intel NOR StrataFlash X16 64Mbit PC28F640P30T85;
    The hypercall instructions on Intel and AMD are different.  KVM allows the
    guest to choose one or the other (the default is Intel), and if the guest
    instruction.  This allows live migration between Intel and AMD machines.
    00:1f.0 ISA bridge [0601]: Intel Corporation 82801FB/FR (ICH6/ICH6R) LPC Interface Bridge [8086:2640] (rev 03)
    x86: Move the 64-bit Intel specific parts out of setup_64.c
    Input: i8042 - add Intel D845PESV to nopnp list
    introduces such an entry for Intel D845PESV -- this system doesn't
    Add the Intel ICH9DO controller ID's for the iTCO_wdt kernel driver and bump
    i5k_amb: support Intel 5400 chipset
    Minor rework to support the Intel 5400 chipset.
      New maintainer for Intel ethernet adapters
    New maintainer for Intel ethernet adapters
    to other Linux/Open Source work within Intel. Good luck to Jeff ;)
    The latest rev of Intel doc AP-485 details a new cache
      x86: sysfs cpu?/topology is empty in 2.6.25 (32-bit Intel system)
      on the filesystem.  System is an Intel Core 2 Quad running a 64bit
    x86: sysfs cpu?/topology is empty in 2.6.25 (32-bit Intel system)
    [MAINTAINERS] New maintainer for Intel ethernet adapters
    to other Linux/Open Source work within Intel. Good luck to Jeff ;)
    I was unable to access a computer containing an Intel EtherExpress 16 network
    the IPv6 address of the computer with the Intel EtherExpress 16 network card
    Correcting these problems allows the computer with the Intel EtherExpress 16
    p.s. There is some information on the Intel EtherExpress 16 at
    Datasheet for the Intel 82586 ethernet controller used by the card
    libata: Add Intel SCH PATA driver
    This patch adds Intel SCH chipsets (AF82US15W, AF82US15L, AF82UL11L)
    Open MPI, Intel MPI and other applications don't respect the iWARP
      PCI: Add Intel SCH PCI IDs
    edac: new support for Intel 3100 chipset
    Add Intel 3100 chipset support to e752x EDAC driver.
    fbdev: intelfb: add support for the Intel Integrated Graphics Controller 965G/965GM
    have a notebook with an Intel Mobile GM965/GL960 Integrated Graphics
    I also have an Intel Mobile GM945 and I compared the results, the programming
    interface of the 9xx series from Intel is mostly the same, so I think the
    it from 12.5 kbps to 50 kbps.  The Intel (i810) and Matrox framebuffer drivers
    it from 12.5 kbps to 50 kbps.  The Intel (i810) and Matrox framebuffer drivers
    the non-x86 architectures but I haven't tested those.  I've tested Intel,
    Most Intel hosts have a stable tsc, and playing with the offset only
    Looking at Intel Volume 3b, page 148, table 20-11 and noticed
    Based on an original patch by Rajesh Shah from Intel.
      [MTD] [NOR] Fix Intel CFI driver for collie flash
    Tested this EEH patch with Intel 10G pci-express ixgbe adapter.
    It is based on the original driver from Intel, but has been re-worked
    [ALSA] HDA-Intel - Patch to support RV7xx HDMI Audio
    ACPICA: update Intel copyright
    PCI: Add Intel SCH PCI IDs
    This patch adds Intel SCH chipsets (US15W, US15L, UL11L) PCI IDs, these
    [MTD] [NOR] Fix Intel CFI driver for collie flash
    implementation found in the Intel VT-d hardware.  It works by building a list
    placed downstream of a particular Intel bridge.
    This patch has been tested on Intel x86_64 platform with EFI 64/32
    It is based on the original driver from Intel, but has been re-worked
    taken from Intel PXA270 Developers Manual.
              (Intel-defined) can be used for IPIs. The node identifier
              fits within the Intel-defined portion of the APICID register.
    Intel recommends to not use large pages for the first 1MB
    Intel x86 processor
    "good" Intel cpu?
    This is on a Intel machine with 36bit physical address space. The PTE
    Updates based on the "Intel® Itanium® Architecture Software Developer's Manual
      model name      : Intel(R) Pentium(R) D CPU 3.00GHz
    * Intel IXP422
       Text specific to Intel hardware is now at the end.
    Intel ethernet adapter: Update MAINTAINERS
    Add to help text that the Intel I2C ICH (i801) driver is also needed
    Intel Tiger platforms hang when calling SAL_GET_PHYSICAL_ID_INFO
    - link for Intel Zappa BIOS is dead
    Add the Intel ICH10 SMBus Controller DeviceID's and updates
    running on a Intel 82575 Ethernet controller with a 1000BASE-SX PHY.  The
    This patch enables snoop on Intel SCH chipset, eliminating static during
      PCI: irq: patch for Intel ICH10 DeviceID's
      PCI: pci_ids: patch for Intel ICH10 DeviceID's
    PCI: irq: patch for Intel ICH10 DeviceID's
    This patch adds the Intel ICH10 LPC Controller DeviceID's.
    PCI: pci_ids: patch for Intel ICH10 DeviceID's
    This patch adds the Intel ICH10 LPC and SMBus Controller DeviceID's.
    Following patch will finally solve the detection of Intel Mobile CPUs which
    some bit so we know if TjMax is 100C or 85C. Intel claims this works for mobiles
    only, respect that and set for desktops the TjMax to 100C. Intel provided some
    This patch has been tested on Intel x86_64 platform with EFI64/32
            "Can you also add a comment which points at the Intel
             The 'Intel E7320 Memory Controller Hub (MCH) Datasheet' at
    00:00.0 Host bridge: Intel Corporation Mobile 945GM/PM/GMS/940GML and 945GT Express Memory Controller Hub (rev 03)
    00:02.0 VGA compatible controller: Intel Corporation Mobile 945GM/GMS/940GML Express Integrated Graphics Controller (rev 03)
    00:02.1 Display controller: Intel Corporation Mobile 945GM/GMS/940GML Express Integrated Graphics Controller (rev 03)
    00:1b.0 Audio device: Intel Corporation 82801G (ICH7 Family) High Definition Audio Controller (rev 02)
    00:1c.0 PCI bridge: Intel Corporation 82801G (ICH7 Family) PCI Express Port 1 (rev 02)
    00:1c.1 PCI bridge: Intel Corporation 82801G (ICH7 Family) PCI Express Port 2 (rev 02)
    00:1c.2 PCI bridge: Intel Corporation 82801G (ICH7 Family) PCI Express Port 3 (rev 02)
    00:1d.0 USB Controller: Intel Corporation 82801G (ICH7 Family) USB UHCI #1 (rev 02)
    00:1d.1 USB Controller: Intel Corporation 82801G (ICH7 Family) USB UHCI #2 (rev 02)
    00:1d.2 USB Controller: Intel Corporation 82801G (ICH7 Family) USB UHCI #3 (rev 02)
    00:1d.3 USB Controller: Intel Corporation 82801G (ICH7 Family) USB UHCI #4 (rev 02)
    00:1d.7 USB Controller: Intel Corporation 82801G (ICH7 Family) USB2 EHCI Controller (rev 02)
    00:1e.0 PCI bridge: Intel Corporation 82801 Mobile PCI Bridge (rev e2)
    00:1f.0 ISA bridge: Intel Corporation 82801GBM (ICH7-M) LPC Interface Bridge (rev 02)
    00:1f.1 IDE interface: Intel Corporation 82801G (ICH7 Family) IDE Controller (rev 02)
    00:1f.2 SATA controller: Intel Corporation 82801GBM/GHM (ICH7 Family) Serial ATA Storage Controller AHCI (rev 02)
    00:1f.3 SMBus: Intel Corporation 82801G (ICH7 Family) SMBus Controller (rev 02)
    05:00.0 Network controller: Intel Corporation PRO/Wireless 3945ABG Network Connection (rev 02)
      [MTD] Unlocking all Intel flash that is locked on power up.
      i915: Add chipset id for Intel Integrated Graphics Device
    i915: Add chipset id for Intel Integrated Graphics Device
    This one adds new pci ids for Intel intergrated graphics chipset, with gtt
    families of Intel chips.
    Certain Intel chipsets contains a global write buffer, and this can require
    will add support to the Intel driver to use this interface.
    After /dev/*/cpuid was introduced, Intel changed the semantics of the
    This is needed for example for Intel 48F4400 512MBit chips, since they
    [MTD] Unlocking all Intel flash that is locked on power up.
    Patch for unlocking all Intel flash that has instant locking on power up.
    The patch has been tested on Intel M18, P30 and J3D Strata Flash.
             Intel parts with legacy unlocking will not be unlocked.
    Intel menlow platform specific driver for thermal management extension.
    Intel menlow driver needs to get the pointer of themal_zone_device
    EHCI Glue driver for Intel IXP4XX EHCI USB controller
      ata_piix: IDE mode SATA patch for Intel ICH10 DeviceID's
      ahci: RAID mode SATA patch for Intel ICH10 DeviceID's
    ata_piix: IDE mode SATA patch for Intel ICH10 DeviceID's
    This patch adds the Intel ICH10 IDE mode SATA Controller DeviceID's.
    ahci: RAID mode SATA patch for Intel ICH10 DeviceID's
    This patch adds the Intel ICH10 SATA RAID Controllers DeviceID's.
    I'm working on cleaning up Intel's FCoE stack, which generates new MAC
      [ALSA] HDA-Intel - Add support for Intel SCH
      [ALSA] hda_intel: ALSA HD Audio patch for Intel ICH10 DeviceID's
    [ALSA] HDA-Intel - Add support for Intel SCH
    This patch adds support for Intel's SCH mobile chipset.
    [ALSA] hda_intel: ALSA HD Audio patch for Intel ICH10 DeviceID's
    This patch adds the Intel ICH10 HD Audio Controller DeviceID's.
    AC_KNBCAP_DELTA is incorrectly defined as (1<<8). According to the Intel
    [ALSA] HDA-Intel - Add support for RV6xx HDMI audio
    [ALSA] HDA-Intel - Add support for RV610/RV630 HDMI audio
      KVM: Disable vapic support on Intel machines with FlexPriority
    KVM: Disable vapic support on Intel machines with FlexPriority
    mode on Intel so that the CPU will not bark at us.  This fixes some old
    as a tss when emulating real mode on Intel.  This patch moves the allocation
    Unfortunately, this trick only works on Intel hardware, as AMD lacks a
    not available in 32-bit mode on Intel processors, so the SCE bit is
    Intel i386/x86_64 CPUs.  After changing page attribute to be
    Intel i386/x86_64 CPU.  Because on Intel i386/x86_64 CPU, only if the
    the corresponding page is executable (refer to section 4.13.2 of Intel
    x86: c_p_a() fix: reorder TLB / cache flushes to follow Intel recommendation
    Intel recommends to first flush the TLBs and then the caches
    The procedure is still not fully compliant to the Intel documentation
    because Intel recommends a all CPU synchronization step between
    However on all new Intel CPUs this is now meaningless anyways
    non-Intel machines (AMD machines apparently don't need it and it's untested
    on other non-Intel machines, so best keep it off).
    Previously it was only run for Intel CPUs, but AMD Fam10h implements MWAIT too.
    x86 setup: initialize LDTR and TR to make life easier to Intel VT
    Intel VT doesn't like to engage when the protected-mode state isn't
    I actually think this is true on Intel too for C2 states
    to handle this like Intel on AMD too.
    The Intel check simply checks for CONSTANT_TSC too without hardcoding
    Intel vendor. This is equivalent on 64bit because all 64bit capable Intel
    On Intel there is no CPU supplied CONSTANT_TSC bit currently,
    CONSTANT_TSC bit set or on Intel CPUs which are new enough
    It expands either to LFENCE (for Intel CPUs) or MFENCE (for
    LFENCE is available on XMM2 or higher Intel CPUs - not XMM or higher...
    x86: Implement support to synchronize RDTSC with LFENCE on Intel CPUs
    According to Intel RDTSC can be always synchronized with LFENCE
    Refer to Intel system programming guide Part 1 Section 7.8.5
    implementation has been reviewed by Intel and AMD engineers.
    The Intel documentation says "P6 family" and later processors all have it.
    Citing Intel's Instruction set reference:
    This instruction is not supported on Intel processors earlier than the
    Intel486 processors.
    This instruction encoding is not supported on Intel processors earlier
    [    3.726156] Intel machine check architecture supported.
    [    3.726165] Intel machine check reporting enabled on CPU#0.
    [    3.726167] CPU0: Intel P4/Xeon Extended MCE MSRs (12) available
    [    3.798946] Intel machine check architecture supported.
    [    3.798952] Intel machine check reporting enabled on CPU#1.
    [    3.798955] CPU1: Intel P4/Xeon Extended MCE MSRs (12) available
    [    3.799161] CPU1: Intel(R) Pentium(R) 4 CPU 3.00GHz stepping 09
    driver to the linux community. This product is the Intel(R) 82575
      ACPI: Delete Intel Customer Reference Board (CRB) from OSI(Linux) DMI list
    ACPI: Delete Intel Customer Reference Board (CRB) from OSI(Linux) DMI list
    So when it is seen in the BIOS for an Intel Customer Reference Board,
    The E7221 chipset is a 915 rebadged for the Intel server line.
      [NET]: Fix interrupt semaphore corruption in Intel drivers.
    [NET]: Fix interrupt semaphore corruption in Intel drivers.
    Several of the Intel ethernet drivers keep an atomic counter used to
    Unfortunately, this trips up the semaphore used here in the Intel
      x86: add support for the latest Intel processors to Oprofile
    x86: add support for the latest Intel processors to Oprofile
    The latest Intel processors (the 45nm ones) have a model number of 23
      [NET]: Fix TX timeout regression in Intel drivers.
    [NET]: Fix TX timeout regression in Intel drivers.
    breakout consistent in Intel ethernet drivers.")
    controversial in that it can be incorrect in non-Dell non-Intel systems
      [NET] Intel ethernet drivers: update MAINTAINERS
      [NET]: Make ->poll() breakout consistent in Intel ethernet drivers.
    [NET] Intel ethernet drivers: update MAINTAINERS
    [NET]: Make ->poll() breakout consistent in Intel ethernet drivers.
      [CASSINI]: Program parent Intel31154 bridge when necessary.
    [CASSINI]: Program parent Intel31154 bridge when necessary.
    based on discussions with Intel CPU architects and verified at
      x86: intel_cacheinfo.c: cpu cache info entry for Intel Tolapai
    x86: intel_cacheinfo.c: cpu cache info entry for Intel Tolapai
    This patch adds a cpu cache info entry for the Intel Tolapai cpu.
     Intel machine check architecture supported.
     Intel machine check reporting enabled on CPU#1.
    driver.  The EFI frame buffer driver in this patch is based on the Intel Mac
     - Non-Intel(R) hardware also has DMA engines;
    (this isn't called on Intel as the hardware does the decode for us)
    [MTD] [NOR] Support Intel P3x flash support with CFI version 1.5
    hermes: clarify Intel reference in Kconfig help
    The Intel device supported by the hermes driver core is the IPW2011.  The
    "Intel PRO/Wireless" wording suggests the later Centrino devices and may
    Intel 5000 series chipsets.
    Originally based on a patch by Kristen Carlson Accardi @ Intel.
    This patch removes dead code spotted by the Intel C Compiler.
    Convert CFI tables from Atmel cmdset_0001 chips to Intel format and set
      [MTD] [NOR] Fix deadlock in Intel chip driver caused by get_chip recursion
    [MTD] [NOR] Fix deadlock in Intel chip driver caused by get_chip recursion
    Intel IOMMU: Iommu floppy workaround
    Intel IOMMU: Iommu Gfx workaround
    Intel IOMMU: DMAR fault handling support
    MSI interrupt handler registrations and fault handling support for Intel-IOMMU
    Intel IOMMU: Intel iommu cmdline option - forcedac
    Intel IOMMU: Avoid memory allocation failures in dma map api calls
    Intel IOMMU driver needs memory during DMA map calls to setup its internal
    Intel IOMMU: Intel IOMMU driver
    Intel IOMMU: IOVA allocation and management routines
    Intel IOMMU: clflush_cache_range now takes size param
    Intel IOMMU: PCI generic helper function
    Intel IOMMU: DMAR detection and parsing logic
    This patch supports the upcomming Intel IOMMU hardware a.k.a.  Intel(R)
    For detailed info on the specification of "Intel(R) Virtualization Technology
    Intel x86_64 CPUs.  After changing page attribute to be executable with
    these functions, the page remains un-executable on Intel x86_64 CPU.
    Because on Intel x86_64 CPU, only if the "NX" bits of all four level
    section 4.13.2 of Intel 64 and IA-32 Architectures Software Developer's
    and by 4-5% on an Intel dual-core system too:
    Intel FB: more interlaced mode support
    Intel FB: allow odd- and even-field-first in interlaced modes, and
    Intel FB: force even line count in interlaced mode
    Intel FB: the chip adds two halflines automatically in interlaced mode,
    Intel FB: obvious changes and corrections
    Intel FB: obvious changes and corrections
    Intel FB: whitespace, bracket and other clean-ups
    Intel FB: whitespace, bracket and other clean-ups
    Intel FB: support for interlaced video modes
    Intel framebuffer now supports interlaced video modes.
    Add device ids for new revs of the Intel I/OAT DMA engine
    [ALSA] Intel HD Audio: Use list_for_each_entry(_safe)
    Intel HD Audio: Use list_for_each_entry(_safe) instead of
    [ALSA] hda-codec - Fix PM on ALC885 Intel Macs
    Fix power-management on ALC885 Intel Macs.
    i2c-i801: Add support for the Intel Tolapai SMBus
    Add the Intel Tolapai SMBus Controller DID.
      [MTD] map driver for NOR flash on the Intel Vermilion Range chipset
    According to Intel Software Developer's Manual, Vol. 3B, Appendix H.4.2,
    Intel manual (and KVM definition) say the TPR is 4 bits wide.  Also fix
    On this machine (Intel), writing to the CR4 bits 0x00000800 and
    0x00001000 cause a GPF.  The Intel manual is a little unclear, but
    According to latest memory ordering specification documents from Intel
    ahci: RAID mode SATA patch for Intel Tolapai
    There is another outstanding issue with ata_piix.c.  Intel has never
    Here are Intel's datasheets for the affected chipsets: ICH5 Datasheet:
       http://lkml.org/lkml/2007/7/6/292 (It was already tested by an Intel
    This patch adds the mac80211 based wireless drivers for the Intel
    PRO/Wireless 3945ABG/BG Network Connection and Intel Wireless WiFi
    ixgbe: driver for Intel(R) 82598 PCI-Express 10GbE adapters (v4)
    This patch adds support for the Intel 82598 PCI-Express 10GbE
    The TKIP mixing code was added for the benefit of Intel's ipw3945
    [MTD] map driver for NOR flash on the Intel Vermilion Range chipset
    Subject: [PATCH] Intel FB pixel clock calculation fix
    Intel framebuffer mis-calculated pixel clocks.
      PCI: irq and pci_ids patch for Intel Tolapai
    usb flash memories listed in the patch are being used in Intel's
    PCI: irq and pci_ids patch for Intel Tolapai
    This patch adds the Intel Tolapai LPC and SMBus Controller DID's.
    Fix the NMI watchdog on Intel CoreDuo processor where the kernel would
    using PERFEVTSEL0.  The other Intel processors supporting the
      ata_piix: IDE mode SATA patch for Intel Tolapai
    ata_piix: IDE mode SATA patch for Intel Tolapai
    This patch adds the Intel Tolapai IDE mode SATA controller DID's.
    chipsets, e.g. Intel E7520, when the driver is loaded.
    orders of magnitude faster on 64-bit Intel hardware.
    This fixes oopses and some guest failures on AMD machines (the Intel
      that just shouldn't break at this late stage in the game.  My new Intel
    2007 i686 Intel(R) Celeron(R) M processor 1.50GHz GenuineIntel
    task to swap any special-purpose registers like the fpu or Intel's VT
    structure by name in the setup code.  Additionally, "Intel SpeedStep
    i386: Reserve the right performance counter for the Intel PerfMon NMI watchdog
    The Intel PerfMon NMI watchdog reserves the first performance counter,
    [ALSA] HDA-Intel - Add support for MSI K9AGM2-FIH motherboard
    Volume).  This should fix another recording problem on Intel Macs.
    [ALSA] hda-codec - Fix pin configs for Intel Macs
    [ALSA] hda-codec - Add support of newer version of Intel iMac
    Added the pin configs for newer version of Intel iMac.
    the iq31244 board and can be found on Intel "Baxter Creek" ss4000e nas.
    The appletouch geyser3 devices found in the Intel Macs (and possibly
    Here's a driver for the Intel 3000 and 3010 memory controllers,
    Thompson) for the Intel 5000X/V/P (Blackford/Greencreek) chipset to the in
            - 2.9GHz Intel Core 2 CPU
    KVM: Emulate hlt on real mode for Intel
    The Intel(R) IOP series of i/o processors integrate an Xscale core with
    Intel Xscale series of I/O processors, iop-adma, is provided in a later
    It was tested on Intel ICH7 and Serverworks/Broadcom HT1000 EHCI
    Some Intel features are spread around in different CPUID leafs like 0x5,
    Display Intel Dynamic Acceleration feature in /proc/cpuinfo. This feature
    Refer to Intel Software Developer's Manual for more details about the feature.
    Intel E7520/7320/7525 detected.<6>Disabling irq balancing and affinity
    I've quit Intel and gone into business as a Linux consultant.  Update
    Intel Macs (and possibly other machines) provide a PNP entry for the RTC,
    pci_ids: update patch for Intel ICH9M
    This patch updates the Intel ICH9M LPC Controller DID's, due to a
    Volume).  This should fix another recording problem on Intel Macs.
    implement all the necessary MSRs of the standard Intel machine
    Add handling of Intel-iMac-specific pinconfig of the sound card.
    Intel-iMac now handled as a separated subsystem.
    [ALSA] HDA-Intel: Fix headphone squeal on Conexant audio
    This option is needed on the Apple Intel Laptops too.
    vmlfb: framebuffer driver for Intel Vermilion Range
    Add the Intel Vermilion Range framebuffer support.
    1. Intelligent owner selection (like an idle core in a busy package).
    Use stop_machine_run in the Intel RNG driver
    Replace call_smp_function with stop_machine_run in the Intel RNG driver.
    Intel-based Apple's computers are supported (MacBook Pro, MacBook, MacMini).
    Intel Core CPUs.
    fixed array to a pointer.  I assume the Intel compiler doesn't support
    The Blackfin architecture was jointly developed by Intel and Analog Devices
      [AGPGART] Intel-agp adjustments
    Intel hosts only support syscall/sysret in long more (and only if efer.sce
    Intel procesors, update the segment registers after the mode switch has taken
    The data (struct) got set to NULL  for all, but Intel in different
    Quoting from Intel's "MultiProcessor Specification" (Version 1.4), B-3:
    Intel's documentation suggests the implementation of a time-out
    Quoting from Intel's "MultiProcessor Specification" (Version 1.4), B-3:
    Intel's documentation suggests the implementation of a time-out
    across all processors." as written in the AMD and Intel manuals.
    set, I expect that also the Intel-style MTRR bits are not updated.
    AMD and Intel x86 CPU manuals state that it is the responsibility of
    instead of PERFSEL0/PERFCTR0 on processors supporting Intel architectural
    perfmon, such as Intel Core 2. Although all PMU events can work on
              on processors supporting the Intel architectural perfmon (e.g. Core 2 Duo).
    instead of PERFSEL0/PERFCTR0 on processors supporting Intel architectural
    perfmon, such as Intel Core 2. Although all PMU events can work on
              on processors supporting the Intel architectural perfmon (e.g. Core 2 Duo).
       is to use logical flat mode on both AMD and Intel systems, and
    build & booted on a couple of AMD and Intel SMP systems.
    For Intel users running in combined mode, it is now wholly dependent on
    PCI based SNI RM machines have their EISA bus behind an Intel PCI/EISA
    [AGPGART] Intel-agp adjustments
    Add Intel KIXRP435 Reference Platform based on IXP43x processor.
    reported by Valerie Clement <valerie.clement@bull.net> and the Intel
    We'll revert it until root cause is known.  Intel has a repeatable
      myri10ge: more Intel chipsets providing aligned PCIe completions
    myri10ge: more Intel chipsets providing aligned PCIe completions
    Add the Intel 5000 southbridge (aka Intel 6310/6311/6321ESB) PCIe ports
    and the Intel E30x0 chipsets to the whitelist of aligned PCIe completion.
      [AGPGART] intel_agp: PCI id update for Intel 965GM
    [AGPGART] intel_agp: PCI id update for Intel 965GM
    Update PCI id info for Intel 965GM chipset.
    ordering that causes systems based on Intel x86 CPUs using the microcode
    Intel virtualization extensions do not support virtualizing real mode.  So
    It was found that the Toshiba laptops with hidden Intel SMBus have SMM
    According to Intel only specific Intel models (Banias/Dothan) are broken
    EFI partitions are also used by Apple on their Intel-based machines and
    Add checking for closed ROM window on Intel ESB2 Southbridge.
      ahci: RAID mode SATA patch for Intel ICH9M
    ahci: RAID mode SATA patch for Intel ICH9M
    This patch adds the Intel ICH9M RAID controller DID for SATA support.
    on hardware of Qtuantek QT1010 tuner, Zarlink ZL10353 (Intel CE 6353)
      [MTD] [NOR] Intel: remove ugly PROGREGION macros
      hwif->ide_dma_clear_irq for Intel ICHx controllers.
    of Intel space. This looks a little weird, but I've been assured
    For reference, the relevant Intel xAPIC spec is kept at
    can not be used to boot the kernel on Intel platforms, making the boot time
    We don't need to allocate pgds in PAE mode, (PDPs in Intel terminology) as
    Eric Wollesen ported the Bluesmoke Memory Controller driver for the Intel
    [MTD] [NOR] Intel: remove ugly PROGREGION macros
    [MTD] Fix default timeouts for Intel NOR flash
    HDA Intel: probe of 0000:00:14.2 failed with error -12
    This patch adds limited support for Intel-based MacPro workstations.
    fixes video1394 DMA on machines with DMA bounce buffers, especially Intel
      PCI: Speed up the Intel SMBus unhiding quirk
    PCI: Speed up the Intel SMBus unhiding quirk
    Speed up the Intel SMBus PCI quirk by avoiding tests which can only
    on the Intel P64H2.  It turns out however that pci_setup_bridge() in
    Synchronize with version 0.46 of the Intel PIIX/ICH driver:
    - SLC90E66 only supports MW DMA modes 1/2 and SW DMA mode 2 (just like Intel
    According to the datasheet, Intel 82371MX (MPIIX) actually has only a
    This patch is needed to allow the new Intel-based Macs to suspend to ram
    The Intel driver also gets a new memory type for pages that can be bound cached to the intel GTT.
    00:02.0 VGA compatible controller: Intel Corporation Mobile
    Intel hosts, without long mode, and with nx support disabled in the bios
    With that, "nmi_watchdog=2" stops working for me on Intel Core 2 CPU
      [ALSA] hda_intel: ALSA HD Audio patch for Intel ICH9
    [ALSA] hda_intel: ALSA HD Audio patch for Intel ICH9
    This patch adds the Intel ICH9 HD Audio controller DID's for ALSA.
    Intel cpu.
    the Intel PIIX and SMsC SLC90E66 IDE drivers because:
    I have a system with AMCC PowerPC 405EP and PHY Intel LXT971A.  Linux
      [PATCH] ata_piix: IDE mode SATA patch for Intel ICH9
    >         tristate "Intel PIIX/ICH SATA support"
    >           support for select Intel PIIX/ICH PATA host controllers.
    [PATCH] ata_piix: IDE mode SATA patch for Intel ICH9
    This updated patch adds the Intel ICH9 IDE mode SATA controller DID's.
    Enable PEC on recent Intel SMBus controllers (ICH6, ICH7, ICH8, ICH9
    Add the Intel ICH9/ICH8/ESB2 SMBus Controller text to
    The following patchset adds a driver for Intel's hardware virtualization
    SMP hosts and UP guests are supported.  At the moment only Intel
    - wait until AMD and Intel release processors with nested page tables
    [PATCH] ide-cd: Handle strange interrupt on the Intel ESB2
    Additional updates to conform with Rev 2.2 of Volume 2 of "Intel
    Based on Rev 2.2 of Volume 2 of "Intel Itanium Architecture Software
    Rev 2.2 of Volume 2 of "Intel Itanium Architecture Software Developer's
    Rev 2.2 of Volume 2 of "Intel Itanium Architecture Software Developer's
    This patch supports the two Intel customer reference platforms iq81340mc
    David Binderman and his Intel C compiler rightly observe that
    [PATCH] i386: i386 add Intel BTS cpufeature bit and detection (take 2)
    detection code for Intel's Branch Trace Store (BTS) feature. This
    feature can be found on Intel P4 and Core 2 processors among others.
    [PATCH] x86-64: x86-64 add Intel BTS cpufeature bit and detection (take 2)
    detection code for Intel's Branch Trace Store (BTS) feature. This
    feature can be found on Intel P4 and Core 2 processors among others.
    Add genapic_force. Used by the next Intel quirks patch.
      region can also be uncacheable) and even further as per Intel's
    Add an option to compile for Intel's Core 2
    The Kconfig help is a mouthful due to the inventiveness of Intel's
    [PATCH] i386: add Intel Core related PMU MSRs
    - add Intel Precise-Event Based sampling (PEBS) related MSR
    - add Intel Data Save (DS) Area related MSR
    - add Intel Core microarchitecure performance counter MSRs
    [PATCH] x86-64: x86-64 add Intel Core related PMU MSRs definitions
    monitoring for the processors based on Intel Core microarchitecture.
            - add Intel Precise-Event Based sampling (PEBS) related MSR
            - add Intel Data Save (DS) Area related MSR
            - add Intel Core microarchitecure performance counter MSRs
    X86_FEATURE_DS to match Intel's documentation for the Debug Store save area on
    Precise Event Based Sampling (PEBS) feature for Intel 64-bit processors.
    to X86_FEATURE_DS to match Intel's documentation for the Debug Store
      i2c-i801: SMBus patch for Intel ICH9
      PCI: irq: irq and pci_ids patch for Intel ICH9
    i2c-i801: SMBus patch for Intel ICH9
    This updated patch adds the Intel ICH9 LPC and SMBus Controller DID's.  Thi=
    PCI: irq: irq and pci_ids patch for Intel ICH9
    This updated patch adds the Intel ICH9 LPC and SMBus Controller DID's.
    I think some were with Intel ones.
    Current Wireless USB host hardware (Intel i1480 for example) allows up
      [PATCH] ahci: AHCI mode SATA patch for Intel ICH9
    [PATCH] Fix Intel/Sharp command set erase suspend bug
    [PATCH] ahci: AHCI mode SATA patch for Intel ICH9
    This patch adds the Intel ICH9 AHCI controller DID's for SATA support.
    cares about the aperture size is the Intel "stolen memory" calculation,
       Intel APIC is an unbelievable piece of sh*t, and has the edge-detect logic
      Revert "[PATCH] MMCONFIG and new Intel motherboards"
    Revert "[PATCH] MMCONFIG and new Intel motherboards"
    Several more Intel CPUs are now capable using the p4-clockmod cpufreq
    [MTD] NOR: leave Intel chips in read-array mode on suspend
    [MTD] MAPS: Support for BIOS flash chips on Intel ESB2 southbridge
    Add MTD map driver for BIOS flash chips connected to the Intel ESB2
    This patch breaks C-state discovery on my IBM IntelliStation Z30 because
    -[0000:00]-+-00.0  Intel Corporation 5000P Chipset Memory Controller Hub
    Refer to IA-32 Intel® Architecture Software Developer's Manual at
    Add in the support for Intel Enhanced Speedstep - MSR based transitions.
    below it is easier to add support for other address spaces like Intel
     Intel CPUs are handled in speedstep-centrino driver. Even though most of the
    Intel processors starting with the Core Duo support
    Refer: Intel Architecture Software Developer's Manual
    Refer: Intel Processor Vendor-Specific ACPI: Interface Specification
    iIDMA (Intelligent Interleaved Direct Memory Access) allows for
      [WATCHDOG] iTCO_wdt (Intel TCO Timer) driver
      [WATCHDOG] iTCO_wdt (Intel TCO Timer) driver
    [WATCHDOG] iTCO_wdt (Intel TCO Timer) driver
    [WATCHDOG] iTCO_wdt (Intel TCO Timer) driver
    These drivers are included in the Intel 82801 I/O Controller
    Hub family (from ICH0 up to ICH7) and in the Intel 6300ESB
      drm: Add support for Intel i965G chipsets.
    [PATCH] fix Intel RNG detection
    Previously, since determination whether there was an Intel random number
      [ARM] 3856/1: Add clocksource for Intel IXP4xx platforms
    [ARM] 3856/1: Add clocksource for Intel IXP4xx platforms
    Intel's "Lubbock" reference hardware, so that on more sensible hardware it
      [PATCH] i386/x86-64: New Intel feature flags
    [PATCH] i386/x86-64: New Intel feature flags
    As described in "Intel Processor idenfication and the CPUID instruction
    [PATCH] MMCONFIG and new Intel motherboards
    [PATCH] x86: i386/x86-64 Add nmi watchdog support for new Intel CPUs
    Intel now has support for Architectural Performance Monitoring Counters
    ( Refer to IA-32 Intel Architecture Software Developer's Manual
    feature is present starting from Intel Core Duo and Intel Core Solo processors.
    [ALSA] hda-codec - Add 5 stack audio support for Intel 965 systems
    This patch restores the Intel HDA Sigmatel codec pin configuration on
    Simple patch to enable Message Signalled Interrupts for the HDA Intel
     Intel Corporation 82801FB/FBM/FR/FW/FRW (ICH6 Family) High Definition Audio Controller (rev 03)
    [ALSA] hda-codec - Add support for new Intel boards with Stac9227 codec
    This patch adds full 5.1 audio support for Intel boards
    [ALSA] hda-codec - add missing device ids for Intel 945 boards
    This patch adds missing device ids for Intel 945 motherboards.
    [ALSA] hda-codec - Fix headphone output for some Intel 945 systems
    This patch enables headphone output at initialization for Intel
    This patch adds missing device ids for Intel 915 and D102GGC
      [AGPGART] Intel 965 Express support.
    drm: Add support for Intel i965G chipsets.
    Those changes were needed for EFI-environment Intel macs, but broke some
    newer Intel 965 boards, so for now it's better to revert to our old
    Intel 965 boards, which will be applied once they get wider testing.
    Add the CPU identification needed by oprofile for Intel (r) Core (tm) 2
    [AGPGART] Intel 965 Express support.
    * when the board is plugged to one of the new Intel PCIe chipsets that
    Adds PCI Error recovery callbacks to the Intel 10-gigabit ethernet ixgb
    [PATCH] x86: Disable MMCONFIG on Intel SDV using DMI blacklist
    we blacklist the Intel SDV with the original BIOS bug that
    added to detect a broken BIOS in a preproduction Intel SDV. However it also
    Input: psmouse - fix Intellimouse 4.0 initialization
    Reading the Intel VSC and AHCI it seems like writing 0x302 is incorrect.
    [PATCH] x86_64: On Intel systems when CPU has C3 don't use TSC
    On Intel systems generally the TSC stops in C3 or deeper,
      [I/OAT]: Remove pci_module_init() from Intel I/OAT DMA engine
    [I/OAT]: Remove pci_module_init() from Intel I/OAT DMA engine
    Fix of performance and stability issues on Intel NOR chips. It fixes:
    [PATCH] mbxfb: Add framebuffer driver for the Intel 2700G
    Intel PCIE chipsets will cause a device reset to occur.  This will
    in Intel 80331/80321 manuals.
    Intel 945 board.
    [PATCH] Add Computone IntelliPort Plus serial hotplug support
    Add "Computone IntelliPort Plus serial" hotplug support
    According to the Intel PXA27x Processor Family Specification
      [ALSA] Add Intel D965 board support
    [ALSA] Add Intel D965 board support
    Added the support for Intel D965 boards with STAC9227 codec.
    Hyok says Intel Xscale is not currently supported by uCLinux.
      Input: psmouse - add support for Intellimouse 4.0
      [PATCH] x86_64: i386/x86-64 Add nmi watchdog support for new Intel CPUs
    [PATCH] x86_64: i386/x86-64 Add nmi watchdog support for new Intel CPUs
    Intel now has support for Architectural Performance Monitoring Counters
    ( Refer to IA-32 Intel Architecture Software Developer's Manual
    feature is present starting from Intel Core Duo and Intel Core Solo processors.
    information that gets printed for Intel and AMD processors for NUMA
    Intel systems report the cache level data from CPUID 4 in sysfs.
    [PATCH] imacfb: Add Intel-based Macintosh Framebuffer Support
    This patch adds a new framebuffer driver for the Intel Based macs.  This
    [PATCH] Add Intel HW RNG driver
    Input: psmouse - add support for Intellimouse 4.0
    Add support for the H-Wheel present on Microsoft Intellimouse 4.0
      [PATCH] hwmon-vid: Add support for Intel Core and Conroe
    [PATCH] hwmon-vid: Add support for Intel Core and Conroe
    This patch adds support for two new VID codes, supporting Intel mobile Core
    [PATCH] UHCI: Work around old Intel bug
    Some old Intel UHCI controllers have a bug that has shown up in a few
    keeping up with the latest in Intel power management.  I get a steady
    Move various QLogic, Vitesse, and Intel storage controller PCI IDs to the
    but bugs happen.  Apparently especially on the Apple Intel Macs.
    [I/OAT]: Driver for the Intel(R) I/OAT DMA engine
    Instead of trying to make PPC64 MSI fit in a Intel-centric MSI layer, a
    According to Intel ICH spec, there are several rules that Base Address
    to something human-readable, but Intel brandnames don't change
    defined" and it must be set to zero on Intel XScale CPUs or the cache does
    One known offender is the Intel Modem driver.
      STMicro and Intel Sibley flashes with internal ECC.  Those flashes
    [MTD] Merge STMicro NOR_ECC code with Intel Sibley code
    In 2005, Intel Sibley flashes copied this strategy and Nico added support for
    [PATCH] Add PCI ID for the Intel IDE Controller which is in the Intel Mac Minis shipped in first quarter 2006
       because there are lots of Intel boxes which have a bogus hotplug area
    Add support to oprofile for the Intel Core Solo and Core Duo processors.
        on the Intel Tiger box.
    Intel PXA27x developers manual section 5.4.1.1 lists a priority
    being different from Intel before.
    Fail to resume on Tecra M2 with ADM1032 and Intel 82801DBM
    This adds Auke Kok to the list of maintainers for the Intel NICs.
    [ALSA] hda-codec - Adds HDA support for Intel D945Pvs board with subdevice id 0x0707
    chip on the Intel D945Pvs board with subdevice id 0x0707.
    [PATCH] x86_64: fix sync before RDTSC on Intel cpus
    Intel platforms..
    Intel EM64T CPUs handle uncanonical return addresses differently
    EFI on some machines, e.g., Intel Tiger, reports that the VGA framebuffer
    This patch adds support for the Intel ixp23xx series of CPUs.  The
    ADI Engineering Roadrunner, Intel IXDP2351, and IP Fabrics Double
    faster than kmalloc.  On a Intel P4 system it speeds up a select of a
      Kconfig help: MTD_JEDECPROBE already supports Intel
    Kconfig help: MTD_JEDECPROBE already supports Intel
    Intel chips are already supported.
    >From Intel's IA-32 opcode map described in IA-32 Intel Architecture Software
    My test system, an Intel S870BN4 'Tiger4', aka Dell PowerEdge 7250, with
    and Intel showed it was a loss. That was probably because the store
    [PATCH] i386/x86-64: List Intel LaGrange AKA SMX in /proc/cpuinfo
    On vSMPowered boxes with Intel CPUs this is working correctly as
    While AMD formally permits multi-byte execution breakpoints, Intel
    code for both common AMD and Intel CPUs. Use this option
    Add support for the Intel Pentium M series to the hwmon-vid driver.
    Modules: HDA Intel driver
    Modules: HDA Codec driver,HDA Intel driver
    [ALSA] hda-codec - Add missing model entries for Intel 945 boards
    Added the missing entries for Intel 945 boards.
    Modules: Intel8x0 driver
    Modules: Documentation,HDA Intel driver
    Modules: Intel8x0 driver
    driver supports the Intel 31244.
    This patch adds support for Intel's IXDP28x5 platform. This
    on all chipsets (NVidia, Intel, AMD, ATI) I tried it on.
    Fixes a local DOS on Intel systems that lead to an endless
    on Intel processors with cpuid level > 4, it causes intel_cacheinfo.c to
    on newer Intel processors.  Moving topology.c to arch/i386/kernel fixes
    Fix a kernel oops for Intel P30 flashes, where the wait queue head was not
    [PATCH] Necessary evil to get sata_vsc to initialize with Intel iq3124h hba
    avoids issues with the Intel icc compiler. Function call
    [PATCH] i2c-i801: I2C patch for Intel ICH8
    This patch adds the Intel ICH8 DID to the i2c-i801.c and Kconfig files for I2C
    [PATCH] x86_64: Only switch to IPI broadcast timer on Intel when C3 is supported
    [PATCH] piix: add Intel ICH8M device IDs
    Modules: Documentation,Intel8x0 driver
    Add SigmaTel HDA support for the Intel D975XBK motherboard.
    [PATCH] PCI: irq and pci_ids: patch for Intel ICH8
    This patch adds the Intel ICH8 DID's to the irq.c and pci_ids.h files.
    [libata ahci] Isolate Intel-ism, add JMicron JMB360 support
    Isolate some PCI config register bitbanging to Intel hardware, as it
    [X86] Add new Intel cache descriptors.
    Modules: Intel8x0 driver
    [ALSA] hda-intel - patch for Intel ICH8
    Modules: HDA Intel driver
    This patch adds the Intel ICH8 HD Audio DID to the hda_intel.c audio driver.
    Modules: Intel8x0 driver
    [PATCH] EDAC: drivers for Intel i82860, i82875
    [PATCH] EDAC: drivers for AMD 76x and Intel E750x, E752x
    [PATCH] Intel ICH8 SATA: add PCI device IDs
    [PATCH] ahci: AHCI mode SATA patch for Intel ICH8
    This patch adds the Intel ICH8 DID's to the ahci.c file for AHCI mode
    Tested on Intel and IBM x86-64 memory hot-add capable systems.
    This patch adds support for the Intel IXDP2351 to the CS89x0 driver.
    [PATCH] x86_64: On Intel CPUs don't do an additional CPU sync before RDTSC
    RDTSC serialization using cpuid is not needed for Intel platforms.
    [PATCH] x86_64: Don't try to synchronize the TSC over CPUs on Intel CPUs at boot.
    interrupt (IRQ 0). This is needed because Intel CPUs stop the local
    APIC timer in C3.  This is currently only enabled for Intel CPUs.
    [PATCH] x86_64: Use X86_FEATURE_CONSTANT_TSC now to clean up Intel speedstep drivers
    - Fixes compiling warning on kernel 2.6.15 with the Intel C compiler.
    [PATCH] PCI Quirk: 1K I/O space granularity on Intel P64H2
    granularity option on the Intel P64H2 PCI Bridge.  I had to change
    coming up sends a xTPR message to the chipset.  Intel chipsets (at least)
    Table was updated to treat future Intel x86 CPUs as VRD10.
    [ARM] 3206/1: Modifications to the bus arbiter controller for the Intel PXA27x
    for the Intel PXA27x Application Processor Family.  Up to 5%
    only applies changes to the Intel Mainstone development platform.
    This patch is not compatible with preproduction Intel PXA27x
    This patch is based on the Intel Linux Preview Kit released to the
    I skimmed Intel's ICH7 datasheet and that basically says the wakeup
    This patch adds support for a new arm/ixp4xx machine - the Iomega NAS 100d network attached storage product.  The NAS100D is a consumer device containing a 266MHz Intel IXP420 processor, 16MB of flash, 64MB of RAM, a 160Gb internal IDE hard disk, and 802.11b/g wireless on an Atheros mini-PCI card.
    worse especially on chips like the Intel P4.
    Modules: AC97 Codec,ATIIXP driver,Intel8x0 driver
    - Add support for several Intel mobos
    Modules: HDA Intel driver
    Modules: HDA Intel driver
    Modules: Intel8x0 driver
    Modules: HDA Intel driver
    Fix PM support on HDA-Intel driver.
    Modules: Intel8x0 driver,Intel8x0-modem driver
    Fix PM support on Intel8x0 and modem drivers.
    [ALSA] Remove xxx_t typedefs: PCI Intel8x0
    Modules: Intel8x0 driver,Intel8x0-modem driver
    Remove xxx_t typedefs from the PCI Intel8x0 and modem drivers.
    [ALSA] Remove xxx_t typedefs: HDA-Intel
    Modules: HDA Intel driver
    Remove xxx_t typedefs from the HDA-Intel driver.
    Modules: Intel8x0 driver,Intel8x0-modem driver
    Modules: HDA Intel driver
    such as IntelliMouse and Explorer, to make sure that the mouse will
    [PATCH] add boot option to control Intel SATA/PATA combined mode
    Recent models of Intel/Sharp and Spansion CFI flash now have significant
    "autoselect" and Intel calls "read device identifier".  Currently these
    [PATCH] x86_64: Log machine checks from boot on Intel systems
    on some AMD systems. But give Intel EM64T systems a chance because they are
    K8_NUMA.  CONFIG_K8_NUMA is not needed for Intel EM64T NUMA boxes.  It also
    The current value was correct before the introduction of Intel EM64T support -
    TODO: figure out optimized versions for Intel Netburst based EM64T
    [PATCH] x86_64: x86_64/i386 fix Intel cache detection code assumption about threads sharing
    Fix the Intel cache detection code assumption that number of threads
    [PATCH] x86-64/i386: Intel HT, Multi core detection fixes
    [PATCH] x86_64: Force correct address space size for MTRR on some 64bit Intel Xeons
    the the Intel IXDP425 evaluation board. It uses the
    The specific bits are shown in the Intel IA-64 Architecture Software
    Change to the extended cfi table parsing for Intel NOR flash that uses
    - Intel chip driver has a reboot notifier so no need to reset the chip here.
    Intels Sibley flash needs JFFS2 write buffer functionality
    {MTD] add support for Intel's "Sibley" flash
    Modules: Intel8x0 driver
    Modules: Intel8x0 driver
    Modules: Intel8x0 driver
    Modules: Intel8x0 driver
    Modules: Intel8x0-modem driver,VIA82xx-modem driver,HDA Codec driver
    Modules: Intel8x0 driver
    Modules: Intel8x0 driver
    Modules: HDA Intel driver
    This patch is to make the Intel HDA code work for NVIDIA azalia controller.
    Current users: cache entries for Intel CPU's and cpufreq subsystem.
    Intel P4 running at 3001.171 Mhz, the truncation to 3001 Mhz leads to an
    [PATCH] fec_8xx: Add support for Intel PHY LX971
    The following patch add support for the Intel LX971 PHY.
    (written at a time when Intel's PIIX3 was about the only motherboard with
    Run tested on Intel SE440BX-2 mobo.
    Intel chipset ports in development that are waiting on this to go
    The common oprofile code assumes the name "PMU" (from Intel's
    Intel Documentation.
     Intel(R) PXA 255 Processor - Developers Manual - Jan 2004 - Page 12-33
    HDA Intel driver
    with EM64T (i.e. Intel x86_64). Also add an entry for myself so that
        Intel Pro/Wireless 2011 and 2011B have the same numeric ID, so use
    [PATCH] x86-64: Use physflat on Intel for < 8 CPUs with CPU hotplug
    [PATCH] x86-64: Use SRAT data on Intel systems too.
    Intel8x0 driver,Intel8x0-modem driver,Maestro3 driver,RME32 driver
    HDA Intel driver,ICE1712 driver,ICE1724 driver,KORG1212 driver
    ES1938 driver,ES1968 driver,FM801 driver,Intel8x0 driver
    Intel8x0-modem driver,Maestro3 driver,SonicVibes driver,VIA82xx driver
    HDA generic driver,HDA Intel driver,ICE1712 driver,ICE1724 driver
    Documentation,Intel8x0 driver
    HDA Intel driver
    ENS1370/1+ driver,ES1938 driver,ES1968 driver,Intel8x0 driver
    Intel8x0-modem driver,Maestro3 driver,RME32 driver,RME96 driver
    HDA Codec driver,HDA Intel driver,HDA generic driver
    HDA Intel driver
    Intel8x0 driver
    Intel 6300ESB chipset.
    sets the WDT_LOCK bit of watchdog timer for Intel 6300ESB chipset. So, we
    Add support for Intel assabet specific board support for
    Intel 82855PM chipset.
    Intel 82855PM chipset.
    controllers on my Intel motherboard don't work.
    [ARM] 2871/1: Fixes an issue with gettimeofday not working correctly on Intel IOP3xx processors
    This prepares us for updating to the latest Intel driver code, plus
        Communications and Intel PRO/Wireless 2011B.
    [PATCH] orinoco: Remove entry for Intel PRO/Wireless 2011B.
        Remove entry for Intel PRO/Wireless 2011B.
    Intel CPU will be detected as unknown rather than 9.0
    bigsmp as soon as it finds more than 8 logical CPUs, Intel processors and
    Intel8x0 driver
    Intel8x0 driver
    HDA Intel driver
    Intel8x0 driver,AC97 Codec
    Intel8x0 driver
    HDA Intel driver
    HDA Intel driver
    Intel's XSC3 core and noticed that alloc_init_supersection currently
    Tested on Intel IXP2350 CPU with 36-bit static I/O mappings.
    vendor_id       : GenuineIntel
    model name      : Mobile Intel(R) Pentium(R) 4 CPU 3.33GHz
    vendor_id       : GenuineIntel
    model name      : Mobile Intel(R) Pentium(R) 4 CPU 3.33GHz
    in many current Intel and AMD motherboards.
            intelfb: Framebuffer driver for Intel(R) 830M/845G/852GM/855GM/865G/915G chi
    [PATCH] ahci: AHCI mode SATA patch for Intel ICH7-M DH
    has been set.  This patch only touches the path used for Intel chipsets
    Intel 82855PM chipset.  Tested on Toshiba Tecra M2.
    ENS1370/1+ driver,ES1968 driver,Intel8x0 driver,VIA82xx driver
    HDA Intel driver
    Intel8x0 driver,AC97 Codec
    Platform Module (TPM 1.1b) [1] which is embedded on Intel- mainboards or in
    writing value 0x40 to offset 0x80. Blame Philips and Intel for the
    This patch implements the iomap API for Intel IXP4xx NPU systems.
    [MTD] Add mapping driver for Intel PXA27x Mainstone board flash.
    MDREFR register for Intel XScale PXA27x.
    For example on x86_64, we always have NUMA configured in.  On Intel EM64T
    Documentation,HDA Codec driver,HDA generic driver,HDA Intel driver
    HDA Codec driver,HDA Intel driver
    Intel8x0 driver
    HDA Intel driver
    Intel8x0 driver
    ATIIXP-modem driver,Intel8x0-modem driver,VIA82xx-modem driver
    kobject_register failed for Intel(R) 830M/845G/852GM/855GM/865G/915G
    Boot tested on Altix, HP rx2600 and Intel Tiger
    HDA Intel driver
    Documentation,HDA Intel driver
    They are (almost) compatible with Intel ICH6/7.
    Documentation,HDA Intel driver
    This patch changes the Intel HD Audio device driver to include
    Documentation,HDA Intel driver
    Intel8x0 driver,Intel8x0-modem driver,Maestro3 driver,RME32 driver
    EMU10K1/EMU10K2 driver,HDA Intel driver,ICE1712 driver,ICE1724 driver
    Intel8x0-modem driver
    [MTD] CFI DEBUG_LOCK_BITS fixes for Intel NOR flash:
    [MTD] Add reboot notifier to Intel NOR flash driver
    [MTD] Avoid compile warnings for Intel CFI flash without OTP support.
    Skip jiffy delay after each block lock/unlock for Intel CFI flash
    [MTD] Support for protection register support on Intel FLASH chips
    - Make core_id match what Intel uses
      Make this the default on Intel systems.
    It is unnecessary on modern Intel or AMD systems, and that is all we support
    [PATCH] Intel 6300ESB TCO timer support
    with the Intel assembler manual (there was some disagreement as to
    [PATCH] intel8x0: fix for Intel AC'97 audio driver
    This patch fixes a typo in the Intel AC'97 audio driver intel8x0.c for
    Intel ESB2.
    This patch just adds Intel's Hance Rapid south bridge IDs to ICH4 region quirk.
    Testing credits go to Ken Chen from Intel.
    [PATCH] hda_intel: Intel ESB2 support
    This adds the Intel ESB2 HD Audio DID to the hda_intel.c audio driver.
    [PATCH] irq and pci_ids for Intel ICH7DH & ICH7-M DH
    This patch adds the Intel ICH7DH and ICH7-M DH DID's to the irq.c and
    Intel(R) PXA27x Processor Family Specification Update.
    this patch is besed on "Intel(R) Itanium(R) Processor Family Interrupt
    Clean up the code greatly.  Now uses the infrastructure from the Intel dual
    [PATCH] x86_64: add support for Intel dual-core detection and displaying
    Appended patch adds the support for Intel dual-core detection and displaying
    documented in IA-32 Intel Architecture Software Developer's Manual (vol 2a)
    On Intel Noconas the TSC ticks with a constant frequency.  Don't scale the
    This generalizes an earlier patch by Intel for this.
    [PATCH] i2c-i801: I2C patch for Intel ESB2
    This patch adds the Intel ESB2 DID's to the i2c-i801.c and Kconfig files for
    [PATCH] ahci: AHCI mode SATA patch for Intel ESB2
    This patch adds the Intel ESB2 DID's to the ahci.c file for AHCI mode SATA
    [PATCH] ata_piix: IDE mode SATA patch for Intel ESB2
    This patch adds the Intel ESB2 DID's to the ata_piix.c and quirks.c file for
    [PATCH] intel8x0: AC'97 audio patch for Intel ESB2
    This patch adds the Intel ESB2 DID's to the intel8x0.c file for AC'97 audio
    [PATCH] piix: IDE PATA patch for Intel ESB2
    This patch adds the Intel ESB2 DID's to the piix.c file for IDE PATA support.
    [PATCH] irq and pci_ids: patch for Intel ESB2
    This patch adds the Intel ESB2 DID's to the irq.c and pci_ids.h files.
