// Seed: 1520758939
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  input wire id_12;
  input wire id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_6 = id_8 == 1'h0 | 1;
  wire id_14;
endmodule
module module_1 (
    output wire id_0,
    input wire id_1,
    output tri0 id_2,
    output wor id_3
    , id_7,
    output wand id_4,
    output supply0 id_5
);
  logic [7:0] id_8;
  assign id_8[1] = 1;
  module_0(
      id_7, id_7, id_7, id_7, id_7, id_7, id_7, id_7, id_7, id_7, id_7, id_7, id_7
  );
endmodule
