// Seed: 3393506304
module module_0;
  assign id_1[(1)] = 1 - 1'h0;
  wire  id_4  ,  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ;
endmodule
module module_1 (
    input wor id_0,
    input wire id_1,
    input supply0 id_2,
    output logic id_3
);
  assign id_3 = 1;
  always @(posedge id_2) begin
    if (id_1) begin
      if ("") begin
        if (id_2) id_3 <= ~1'b0;
        else id_3 <= 1;
      end
    end
  end
  module_0();
endmodule
