\hypertarget{struct_a_d_c___multi_mode_type_def}{}\doxysection{A\+D\+C\+\_\+\+Multi\+Mode\+Type\+Def Struct Reference}
\label{struct_a_d_c___multi_mode_type_def}\index{ADC\_MultiModeTypeDef@{ADC\_MultiModeTypeDef}}


A\+DC Configuration multi-\/mode structure definition ~\newline
  




{\ttfamily \#include $<$stm32f4xx\+\_\+hal\+\_\+adc\+\_\+ex.\+h$>$}

\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___multi_mode_type_def_a424b5606c9d5dfbfdc850080d34552ff}{Mode}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___multi_mode_type_def_a7b7dd802999d735f7179574946acb57d}{D\+M\+A\+Access\+Mode}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___multi_mode_type_def_a5590cc138c49a97c6433caa29592cd1b}{Two\+Sampling\+Delay}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
A\+DC Configuration multi-\/mode structure definition ~\newline
 

Definition at line 115 of file stm32f4xx\+\_\+hal\+\_\+adc\+\_\+ex.\+h.



\doxysubsection{Member Data Documentation}
\mbox{\Hypertarget{struct_a_d_c___multi_mode_type_def_a7b7dd802999d735f7179574946acb57d}\label{struct_a_d_c___multi_mode_type_def_a7b7dd802999d735f7179574946acb57d}} 
\index{ADC\_MultiModeTypeDef@{ADC\_MultiModeTypeDef}!DMAAccessMode@{DMAAccessMode}}
\index{DMAAccessMode@{DMAAccessMode}!ADC\_MultiModeTypeDef@{ADC\_MultiModeTypeDef}}
\doxysubsubsection{\texorpdfstring{DMAAccessMode}{DMAAccessMode}}
{\footnotesize\ttfamily uint32\+\_\+t A\+D\+C\+\_\+\+Multi\+Mode\+Type\+Def\+::\+D\+M\+A\+Access\+Mode}

Configures the Direct memory access mode for multi A\+DC mode. This parameter can be a value of \mbox{\hyperlink{group___a_d_c_ex___direct__memory__access__mode__for__multi__mode}{A\+DC Direct Memory Access Mode For Multi Mode}} 

Definition at line 119 of file stm32f4xx\+\_\+hal\+\_\+adc\+\_\+ex.\+h.

\mbox{\Hypertarget{struct_a_d_c___multi_mode_type_def_a424b5606c9d5dfbfdc850080d34552ff}\label{struct_a_d_c___multi_mode_type_def_a424b5606c9d5dfbfdc850080d34552ff}} 
\index{ADC\_MultiModeTypeDef@{ADC\_MultiModeTypeDef}!Mode@{Mode}}
\index{Mode@{Mode}!ADC\_MultiModeTypeDef@{ADC\_MultiModeTypeDef}}
\doxysubsubsection{\texorpdfstring{Mode}{Mode}}
{\footnotesize\ttfamily uint32\+\_\+t A\+D\+C\+\_\+\+Multi\+Mode\+Type\+Def\+::\+Mode}

Configures the A\+DC to operate in independent or multi mode. This parameter can be a value of \mbox{\hyperlink{group___a_d_c_ex___common__mode}{A\+DC Common Mode}} 

Definition at line 117 of file stm32f4xx\+\_\+hal\+\_\+adc\+\_\+ex.\+h.

\mbox{\Hypertarget{struct_a_d_c___multi_mode_type_def_a5590cc138c49a97c6433caa29592cd1b}\label{struct_a_d_c___multi_mode_type_def_a5590cc138c49a97c6433caa29592cd1b}} 
\index{ADC\_MultiModeTypeDef@{ADC\_MultiModeTypeDef}!TwoSamplingDelay@{TwoSamplingDelay}}
\index{TwoSamplingDelay@{TwoSamplingDelay}!ADC\_MultiModeTypeDef@{ADC\_MultiModeTypeDef}}
\doxysubsubsection{\texorpdfstring{TwoSamplingDelay}{TwoSamplingDelay}}
{\footnotesize\ttfamily uint32\+\_\+t A\+D\+C\+\_\+\+Multi\+Mode\+Type\+Def\+::\+Two\+Sampling\+Delay}

Configures the Delay between 2 sampling phases. This parameter can be a value of \mbox{\hyperlink{group___a_d_c__delay__between__2__sampling__phases}{A\+DC Delay Between 2 Sampling Phases}} 

Definition at line 121 of file stm32f4xx\+\_\+hal\+\_\+adc\+\_\+ex.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+S\+T\+M32\+F4xx\+\_\+\+H\+A\+L\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32f4xx__hal__adc__ex_8h}{stm32f4xx\+\_\+hal\+\_\+adc\+\_\+ex.\+h}}\end{DoxyCompactItemize}
