

================================================================
== Vivado HLS Report for 'dut_dense_mlp_2'
================================================================
* Date:           Fri Dec  9 22:57:42 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        mlp_more.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.16|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  529201|  529201|  529201|  529201|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                     |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- LOOP_DENSE_MLP_0   |  529200|  529200|      4410|          -|          -|   120|    no    |
        | + LOOP_DENSE_MLP_1  |    4400|    4400|        11|          -|          -|   400|    no    |
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    139|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     414|   1206|
|Memory           |      129|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    142|
|Register         |        -|      -|     358|      -|
+-----------------+---------+-------+--------+-------+
|Total            |      129|      5|     772|   1487|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       46|      2|   ~0   |      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------------------+----------------------------------+---------+-------+-----+-----+
    |               Instance               |              Module              | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------------------+----------------------------------+---------+-------+-----+-----+
    |dut_fadd_32ns_32ns_32_5_full_dsp_U76  |dut_fadd_32ns_32ns_32_5_full_dsp  |        0|      2|  205|  390|
    |dut_fcmp_32ns_32ns_1_1_U78            |dut_fcmp_32ns_32ns_1_1            |        0|      0|   66|  239|
    |dut_fmul_32ns_32ns_32_4_max_dsp_U77   |dut_fmul_32ns_32ns_32_4_max_dsp   |        0|      3|  143|  321|
    |dut_mux_8to1_sel14_128_1_U79          |dut_mux_8to1_sel14_128_1          |        0|      0|    0|  256|
    +--------------------------------------+----------------------------------+---------+-------+-----+-----+
    |Total                                 |                                  |        0|      5|  414| 1206|
    +--------------------------------------+----------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +--------------+----------------------------+---------+---+----+-------+-----+------+-------------+
    |    Memory    |           Module           | BRAM_18K| FF| LUT| Words | Bits| Banks| W*Bits*Banks|
    +--------------+----------------------------+---------+---+----+-------+-----+------+-------------+
    |fc1_bias_U    |dut_dense_mlp_2_fc1_bias    |        1|  0|   0|    120|   32|     1|         3840|
    |fc1_weight_U  |dut_dense_mlp_2_fc1_weight  |      128|  0|   0|  48000|   32|     1|      1536000|
    +--------------+----------------------------+---------+---+----+-------+-----+------+-------------+
    |Total         |                            |      129|  0|   0|  48120|   64|     2|      1539840|
    +--------------+----------------------------+---------+---+----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |m_2_fu_331_p2        |     +    |      0|  0|   9|           9|           1|
    |n_1_fu_315_p2        |     +    |      0|  0|   7|           7|           1|
    |next_mul2_fu_303_p2  |     +    |      0|  0|  16|          16|           9|
    |next_mul_fu_363_p2   |     +    |      0|  0|  19|          10|          19|
    |next_urem_fu_337_p2  |     +    |      0|  0|   9|           1|           9|
    |w_index_fu_357_p2    |     +    |      0|  0|  16|          16|          16|
    |tmp_39_fu_469_p2     |    and   |      0|  0|   1|           1|           1|
    |exitcond1_fu_309_p2  |   icmp   |      0|  0|   3|           7|           5|
    |exitcond_fu_325_p2   |   icmp   |      0|  0|   3|           9|           8|
    |notlhs_fu_451_p2     |   icmp   |      0|  0|   3|           8|           2|
    |notrhs_fu_457_p2     |   icmp   |      0|  0|   8|          23|           1|
    |tmp_99_fu_343_p2     |   icmp   |      0|  0|   3|           9|           8|
    |tmp_s_fu_463_p2      |    or    |      0|  0|   1|           1|           1|
    |idx_urem_fu_349_p3   |  select  |      0|  0|   9|           1|           9|
    |tmp_33_fu_475_p3     |  select  |      0|  0|  32|           1|          32|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 139|         119|         122|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  18|         22|    1|         22|
    |grp_fu_288_p1     |  32|          3|   32|         96|
    |m_reg_255         |   9|          2|    9|         18|
    |n_reg_219         |   7|          2|    7|         14|
    |phi_mul1_reg_231  |  16|          2|   16|         32|
    |phi_mul_reg_266   |  19|          2|   19|         38|
    |phi_urem_reg_277  |   9|          2|    9|         18|
    |sum_reg_243       |  32|          2|   32|         64|
    +------------------+----+-----------+-----+-----------+
    |Total             | 142|         37|  125|        302|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |ap_CS_fsm              |  21|   0|   21|          0|
    |biased_reg_621         |  32|   0|   32|          0|
    |fc1_bias_load_reg_616  |  32|   0|   32|          0|
    |idx_urem_reg_516       |   9|   0|    9|          0|
    |m_2_reg_511            |   9|   0|    9|          0|
    |m_reg_255              |   9|   0|    9|          0|
    |n_1_reg_503            |   7|   0|    7|          0|
    |n_reg_219              |   7|   0|    7|          0|
    |next_mul2_reg_495      |  16|   0|   16|          0|
    |next_mul_reg_526       |  19|   0|   19|          0|
    |output_addr_reg_581    |   7|   0|    8|          1|
    |phi_mul1_reg_231       |  16|   0|   16|          0|
    |phi_mul_reg_266        |  19|   0|   19|          0|
    |phi_urem_reg_277       |   9|   0|    9|          0|
    |sum_reg_243            |  32|   0|   32|          0|
    |tmp_100_reg_531        |   2|   0|    2|          0|
    |tmp_101_reg_586        |  32|   0|   32|          0|
    |tmp_13_reg_606         |  32|   0|   32|          0|
    |tmp_33_reg_627         |  32|   0|   32|          0|
    |w_index_reg_521        |  16|   0|   16|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 358|   0|  359|          1|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-----------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-------------------+-----+-----+------------+-----------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | dut_dense_mlp.2 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | dut_dense_mlp.2 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | dut_dense_mlp.2 | return value |
|ap_done            | out |    1| ap_ctrl_hs | dut_dense_mlp.2 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | dut_dense_mlp.2 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | dut_dense_mlp.2 | return value |
|input_r_address0   | out |    8|  ap_memory |     input_r     |     array    |
|input_r_ce0        | out |    1|  ap_memory |     input_r     |     array    |
|input_r_q0         |  in |  128|  ap_memory |     input_r     |     array    |
|input1_address0    | out |    8|  ap_memory |      input1     |     array    |
|input1_ce0         | out |    1|  ap_memory |      input1     |     array    |
|input1_q0          |  in |  128|  ap_memory |      input1     |     array    |
|input2_address0    | out |    8|  ap_memory |      input2     |     array    |
|input2_ce0         | out |    1|  ap_memory |      input2     |     array    |
|input2_q0          |  in |  128|  ap_memory |      input2     |     array    |
|input3_address0    | out |    8|  ap_memory |      input3     |     array    |
|input3_ce0         | out |    1|  ap_memory |      input3     |     array    |
|input3_q0          |  in |  128|  ap_memory |      input3     |     array    |
|input4_address0    | out |    8|  ap_memory |      input4     |     array    |
|input4_ce0         | out |    1|  ap_memory |      input4     |     array    |
|input4_q0          |  in |  128|  ap_memory |      input4     |     array    |
|input5_address0    | out |    8|  ap_memory |      input5     |     array    |
|input5_ce0         | out |    1|  ap_memory |      input5     |     array    |
|input5_q0          |  in |  128|  ap_memory |      input5     |     array    |
|input6_address0    | out |    8|  ap_memory |      input6     |     array    |
|input6_ce0         | out |    1|  ap_memory |      input6     |     array    |
|input6_q0          |  in |  128|  ap_memory |      input6     |     array    |
|input7_address0    | out |    8|  ap_memory |      input7     |     array    |
|input7_ce0         | out |    1|  ap_memory |      input7     |     array    |
|input7_q0          |  in |  128|  ap_memory |      input7     |     array    |
|output_r_address0  | out |    8|  ap_memory |     output_r    |     array    |
|output_r_ce0       | out |    1|  ap_memory |     output_r    |     array    |
|output_r_we0       | out |    1|  ap_memory |     output_r    |     array    |
|output_r_d0        | out |  128|  ap_memory |     output_r    |     array    |
|output_r_q0        |  in |  128|  ap_memory |     output_r    |     array    |
+-------------------+-----+-----+------------+-----------------+--------------+

