library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity half_adder is
    Port ( A : in STD_LOGIC;
           B : in STD_LOGIC;
           Sum : out STD_LOGIC;
           Carry : out STD_LOGIC);
end half_adder;

architecture Structural of half_adder is
    component xor_gate
        Port ( A, B : in STD_LOGIC; Y : out STD_LOGIC);
    end component;

    component and_gate
        Port ( A, B : in STD_LOGIC; Y : out STD_LOGIC);
    end component;
begin
    X1: xor_gate port map (A => A, B => B, Y => Sum);
    A1: and_gate port map (A => A, B => B, Y => Carry);
end Structural;