# Thejas-RISCV

## A launchpad for modern CPU design and custom silicon development.<br><br> 

<img width="1024" height="1536" alt="image" src="https://github.com/user-attachments/assets/19bb0d62-03ff-469c-8294-a7ee6f0c3d2b" /><br><br> 

ğŸ§  **Thejas-RISCV** SoC - based on the VEGA ET1031 processor from CDAC is a high-performance, open-source implementation of the RISC-V architecture, designed for education, research, and industrial innovation. Built with modularity and clarity in mind, it features:

- ğŸš€ Clean microarchitecture and pipeline design  
- ğŸ”§ Extensible instruction set architecture (ISA) support  
- ğŸ“š Ideal for learning, prototyping, and custom silicon development  

Whether you're exploring CPU design or building next-gen embedded systems, Thejas-RISCV is your launchpad into modern processor engineering.

---

## ğŸ” Features

- RISC-V compliant core
- Modular pipeline stages
- Easy-to-understand codebase
- Simulation and testing support
- Designed for extensibility and experimentation

## ğŸ“¦ Getting Started

Clone the repo and dive into the architecture:

```bash
git clone https://github.com/AshwanKumarKarrolla/thejas-riscv.git


Check out the /docs folder for architecture details and usage instructions.

ğŸ“œ License
This project is licensed under the MIT License.

ğŸ¤ Contributing
We welcome contributions! Check out the CONTRIBUTING.md to get started.
