{
  "Top": "guitar_effects",
  "RtlTop": "guitar_effects",
  "RtlPrefix": "",
  "RtlSubPrefix": "guitar_effects_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_none",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "INPUT": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<hls::axis<ap_int<32>, 2, 5, 6>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "INPUT_r",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "OUTPUT": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<hls::axis<ap_int<32>, 2, 5, 6>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "OUTPUT_r",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "axilite_out": {
      "index": "2",
      "direction": "out",
      "srcType": "int&",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_control_r",
          "name": "axilite_out",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control_r",
          "name": "axilite_out_ctrl",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "control": {
      "index": "3",
      "direction": "in",
      "srcType": "char",
      "srcSize": "8",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control_r",
          "name": "control",
          "usage": "data",
          "direction": "in"
        }]
    },
    "distortion_threshold": {
      "index": "4",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control_r",
          "name": "distortion_threshold",
          "usage": "data",
          "direction": "in"
        }]
    },
    "distortion_clip_factor": {
      "index": "5",
      "direction": "in",
      "srcType": "ap_fixed<8, 1, AP_TRN, AP_WRAP, 0>",
      "srcSize": "8",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control_r",
          "name": "distortion_clip_factor",
          "usage": "data",
          "direction": "in"
        }]
    },
    "compression_min_threshold": {
      "index": "6",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control_r",
          "name": "compression_min_threshold",
          "usage": "data",
          "direction": "in"
        }]
    },
    "compression_max_threshold": {
      "index": "7",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control_r",
          "name": "compression_max_threshold",
          "usage": "data",
          "direction": "in"
        }]
    },
    "compression_zero_threshold": {
      "index": "8",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control_r",
          "name": "compression_zero_threshold",
          "usage": "data",
          "direction": "in"
        }]
    },
    "delay_mult": {
      "index": "9",
      "direction": "in",
      "srcType": "float",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control_r",
          "name": "delay_mult",
          "usage": "data",
          "direction": "in"
        }]
    },
    "delay_samples": {
      "index": "10",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control_r",
          "name": "delay_samples",
          "usage": "data",
          "direction": "in"
        }]
    },
    "tempo": {
      "index": "11",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control_r",
          "name": "tempo",
          "usage": "data",
          "direction": "in"
        }]
    },
    "wah_coeffs": {
      "index": "12",
      "direction": "in",
      "srcType": "ap_fixed<32, 8, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control_r",
          "name": "wah_coeffs_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control_r",
          "name": "wah_coeffs_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "debug_output": {
      "index": "13",
      "direction": "out",
      "srcType": "ap_fixed<32, 8, AP_TRN, AP_WRAP, 0>&",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_control_r",
          "name": "debug_output",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control_r",
          "name": "debug_output_ctrl",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "starting_sample": {
      "index": "14",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control_r",
          "name": "starting_sample",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_compile -complex-mul-dsp=0",
      "config_compile -pipeline_loops=0",
      "config_export -format=ip_catalog",
      "config_export -output=C:\/Users\/du.kad\/Desktop\/EECE4632FinalProject\/guitar_effects_cpp",
      "config_export -rtl=verilog"
    ],
    "DirectiveTcl": [
      "set_directive_top -name guitar_effects \"guitar_effects\"",
      "set_directive_pipeline -II 6 \"wah\/WAH_LOOP\"",
      "set_directive_top guitar_effects -name guitar_effects"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "guitar_effects"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "undef",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "guitar_effects",
    "Version": "1.0",
    "DisplayName": "Guitar_effects",
    "Revision": "2113529941",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_guitar_effects_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/guitar_effects.cpp"],
    "Vhdl": [
      "impl\/vhdl\/guitar_effects_compression_buffer_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/guitar_effects_control_r_s_axi.vhd",
      "impl\/vhdl\/guitar_effects_control_signals_buffer_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/guitar_effects_delay_buffer_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/guitar_effects_fadd_32ns_32ns_32_5_full_dsp_1.vhd",
      "impl\/vhdl\/guitar_effects_fdiv_32ns_32ns_32_16_no_dsp_1.vhd",
      "impl\/vhdl\/guitar_effects_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/guitar_effects_fmul_32ns_32ns_32_4_max_dsp_1.vhd",
      "impl\/vhdl\/guitar_effects_gmem_m_axi.vhd",
      "impl\/vhdl\/guitar_effects_guitar_effects_Pipeline_LPF_Loop.vhd",
      "impl\/vhdl\/guitar_effects_guitar_effects_Pipeline_LPF_Loop_lpf_coefficients_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/guitar_effects_mul_5s_10ns_15_1_1.vhd",
      "impl\/vhdl\/guitar_effects_mul_32s_8s_40_2_1.vhd",
      "impl\/vhdl\/guitar_effects_mul_32s_34ns_65_2_1.vhd",
      "impl\/vhdl\/guitar_effects_regslice_both.vhd",
      "impl\/vhdl\/guitar_effects_sitofp_32ns_32_6_no_dsp_1.vhd",
      "impl\/vhdl\/guitar_effects_srem_9ns_8ns_7_13_1.vhd",
      "impl\/vhdl\/guitar_effects_srem_11ns_10ns_9_15_1.vhd",
      "impl\/vhdl\/guitar_effects_srem_16ns_5ns_5_20_seq_1.vhd",
      "impl\/vhdl\/guitar_effects_srem_32ns_8ns_32_36_seq_1.vhd",
      "impl\/vhdl\/guitar_effects_srem_32ns_10ns_32_36_seq_1.vhd",
      "impl\/vhdl\/guitar_effects_srem_32ns_18ns_17_36_seq_1.vhd",
      "impl\/vhdl\/guitar_effects_srem_32ns_18ns_32_36_seq_1.vhd",
      "impl\/vhdl\/guitar_effects_wah.vhd",
      "impl\/vhdl\/guitar_effects_wah_Pipeline_WAH_LOOP.vhd",
      "impl\/vhdl\/guitar_effects_wah_values_buffer_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/guitar_effects.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/guitar_effects_compression_buffer_RAM_AUTO_1R1W.v",
      "impl\/verilog\/guitar_effects_control_r_s_axi.v",
      "impl\/verilog\/guitar_effects_control_signals_buffer_RAM_AUTO_1R1W.v",
      "impl\/verilog\/guitar_effects_delay_buffer_RAM_AUTO_1R1W.v",
      "impl\/verilog\/guitar_effects_fadd_32ns_32ns_32_5_full_dsp_1.v",
      "impl\/verilog\/guitar_effects_fdiv_32ns_32ns_32_16_no_dsp_1.v",
      "impl\/verilog\/guitar_effects_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/guitar_effects_fmul_32ns_32ns_32_4_max_dsp_1.v",
      "impl\/verilog\/guitar_effects_gmem_m_axi.v",
      "impl\/verilog\/guitar_effects_guitar_effects_Pipeline_LPF_Loop.v",
      "impl\/verilog\/guitar_effects_guitar_effects_Pipeline_LPF_Loop_lpf_coefficients_ROM_AUTO_1R.dat",
      "impl\/verilog\/guitar_effects_guitar_effects_Pipeline_LPF_Loop_lpf_coefficients_ROM_AUTO_1R.v",
      "impl\/verilog\/guitar_effects_mul_5s_10ns_15_1_1.v",
      "impl\/verilog\/guitar_effects_mul_32s_8s_40_2_1.v",
      "impl\/verilog\/guitar_effects_mul_32s_34ns_65_2_1.v",
      "impl\/verilog\/guitar_effects_regslice_both.v",
      "impl\/verilog\/guitar_effects_sitofp_32ns_32_6_no_dsp_1.v",
      "impl\/verilog\/guitar_effects_srem_9ns_8ns_7_13_1.v",
      "impl\/verilog\/guitar_effects_srem_11ns_10ns_9_15_1.v",
      "impl\/verilog\/guitar_effects_srem_16ns_5ns_5_20_seq_1.v",
      "impl\/verilog\/guitar_effects_srem_32ns_8ns_32_36_seq_1.v",
      "impl\/verilog\/guitar_effects_srem_32ns_10ns_32_36_seq_1.v",
      "impl\/verilog\/guitar_effects_srem_32ns_18ns_17_36_seq_1.v",
      "impl\/verilog\/guitar_effects_srem_32ns_18ns_32_36_seq_1.v",
      "impl\/verilog\/guitar_effects_wah.v",
      "impl\/verilog\/guitar_effects_wah_Pipeline_WAH_LOOP.v",
      "impl\/verilog\/guitar_effects_wah_values_buffer_RAM_AUTO_1R1W.v",
      "impl\/verilog\/guitar_effects.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/guitar_effects_v1_0\/data\/guitar_effects.mdd",
      "impl\/misc\/drivers\/guitar_effects_v1_0\/data\/guitar_effects.tcl",
      "impl\/misc\/drivers\/guitar_effects_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/guitar_effects_v1_0\/src\/xguitar_effects.c",
      "impl\/misc\/drivers\/guitar_effects_v1_0\/src\/xguitar_effects.h",
      "impl\/misc\/drivers\/guitar_effects_v1_0\/src\/xguitar_effects_hw.h",
      "impl\/misc\/drivers\/guitar_effects_v1_0\/src\/xguitar_effects_linux.c",
      "impl\/misc\/drivers\/guitar_effects_v1_0\/src\/xguitar_effects_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/guitar_effects_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl",
      "impl\/misc\/guitar_effects_fdiv_32ns_32ns_32_16_no_dsp_1_ip.tcl",
      "impl\/misc\/guitar_effects_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl",
      "impl\/misc\/guitar_effects_sitofp_32ns_32_6_no_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/guitar_effects.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "guitar_effects_fadd_32ns_32ns_32_5_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name guitar_effects_fadd_32ns_32ns_32_5_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "guitar_effects_fdiv_32ns_32ns_32_16_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 14 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name guitar_effects_fdiv_32ns_32ns_32_16_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "guitar_effects_fmul_32ns_32ns_32_4_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name guitar_effects_fmul_32ns_32ns_32_4_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "guitar_effects_sitofp_32ns_32_6_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 32 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 4 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name guitar_effects_sitofp_32ns_32_6_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "s_axi_control_r": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "8",
      "portPrefix": "s_axi_control_r_",
      "paramPrefix": "C_S_AXI_CONTROL_R_",
      "ports": [
        "s_axi_control_r_ARADDR",
        "s_axi_control_r_ARREADY",
        "s_axi_control_r_ARVALID",
        "s_axi_control_r_AWADDR",
        "s_axi_control_r_AWREADY",
        "s_axi_control_r_AWVALID",
        "s_axi_control_r_BREADY",
        "s_axi_control_r_BRESP",
        "s_axi_control_r_BVALID",
        "s_axi_control_r_RDATA",
        "s_axi_control_r_RREADY",
        "s_axi_control_r_RRESP",
        "s_axi_control_r_RVALID",
        "s_axi_control_r_WDATA",
        "s_axi_control_r_WREADY",
        "s_axi_control_r_WSTRB",
        "s_axi_control_r_WVALID"
      ],
      "registers": [
        {
          "offset": "0x10",
          "name": "axilite_out",
          "access": "R",
          "description": "Data signal of axilite_out",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "axilite_out",
              "access": "R",
              "description": "Bit 31 to 0 of axilite_out"
            }]
        },
        {
          "offset": "0x14",
          "name": "axilite_out_ctrl",
          "access": "R",
          "description": "Control signal of axilite_out",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "axilite_out_ap_vld",
              "access": "R",
              "description": "Control signal axilite_out_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x20",
          "name": "control",
          "access": "W",
          "description": "Data signal of control",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "8",
              "name": "control",
              "access": "W",
              "description": "Bit 7 to 0 of control"
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x28",
          "name": "distortion_threshold",
          "access": "W",
          "description": "Data signal of distortion_threshold",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "distortion_threshold",
              "access": "W",
              "description": "Bit 31 to 0 of distortion_threshold"
            }]
        },
        {
          "offset": "0x30",
          "name": "distortion_clip_factor",
          "access": "W",
          "description": "Data signal of distortion_clip_factor",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "8",
              "name": "distortion_clip_factor",
              "access": "W",
              "description": "Bit 7 to 0 of distortion_clip_factor"
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x38",
          "name": "compression_min_threshold",
          "access": "W",
          "description": "Data signal of compression_min_threshold",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "compression_min_threshold",
              "access": "W",
              "description": "Bit 31 to 0 of compression_min_threshold"
            }]
        },
        {
          "offset": "0x40",
          "name": "compression_max_threshold",
          "access": "W",
          "description": "Data signal of compression_max_threshold",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "compression_max_threshold",
              "access": "W",
              "description": "Bit 31 to 0 of compression_max_threshold"
            }]
        },
        {
          "offset": "0x48",
          "name": "compression_zero_threshold",
          "access": "W",
          "description": "Data signal of compression_zero_threshold",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "compression_zero_threshold",
              "access": "W",
              "description": "Bit 31 to 0 of compression_zero_threshold"
            }]
        },
        {
          "offset": "0x50",
          "name": "delay_mult",
          "access": "W",
          "description": "Data signal of delay_mult",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "delay_mult",
              "access": "W",
              "description": "Bit 31 to 0 of delay_mult"
            }]
        },
        {
          "offset": "0x58",
          "name": "delay_samples",
          "access": "W",
          "description": "Data signal of delay_samples",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "delay_samples",
              "access": "W",
              "description": "Bit 31 to 0 of delay_samples"
            }]
        },
        {
          "offset": "0x60",
          "name": "tempo",
          "access": "W",
          "description": "Data signal of tempo",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "tempo",
              "access": "W",
              "description": "Bit 31 to 0 of tempo"
            }]
        },
        {
          "offset": "0x68",
          "name": "wah_coeffs_1",
          "access": "W",
          "description": "Data signal of wah_coeffs",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "wah_coeffs",
              "access": "W",
              "description": "Bit 31 to 0 of wah_coeffs"
            }]
        },
        {
          "offset": "0x6c",
          "name": "wah_coeffs_2",
          "access": "W",
          "description": "Data signal of wah_coeffs",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "wah_coeffs",
              "access": "W",
              "description": "Bit 63 to 32 of wah_coeffs"
            }]
        },
        {
          "offset": "0x74",
          "name": "debug_output",
          "access": "R",
          "description": "Data signal of debug_output",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "debug_output",
              "access": "R",
              "description": "Bit 31 to 0 of debug_output"
            }]
        },
        {
          "offset": "0x78",
          "name": "debug_output_ctrl",
          "access": "R",
          "description": "Control signal of debug_output",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "debug_output_ap_vld",
              "access": "R",
              "description": "Control signal debug_output_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x84",
          "name": "starting_sample",
          "access": "W",
          "description": "Data signal of starting_sample",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "starting_sample",
              "access": "W",
              "description": "Bit 31 to 0 of starting_sample"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "axilite_out"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "32",
          "argName": "control"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "40",
          "argName": "distortion_threshold"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "48",
          "argName": "distortion_clip_factor"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "56",
          "argName": "compression_min_threshold"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "64",
          "argName": "compression_max_threshold"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "72",
          "argName": "compression_zero_threshold"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "80",
          "argName": "delay_mult"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "88",
          "argName": "delay_samples"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "96",
          "argName": "tempo"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "104",
          "argName": "wah_coeffs"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "116",
          "argName": "debug_output"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "132",
          "argName": "starting_sample"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control_r:m_axi_gmem:INPUT_r:OUTPUT_r",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "m_axi_gmem": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem_",
      "paramPrefix": "C_M_AXI_GMEM_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem_ARADDR",
        "m_axi_gmem_ARBURST",
        "m_axi_gmem_ARCACHE",
        "m_axi_gmem_ARID",
        "m_axi_gmem_ARLEN",
        "m_axi_gmem_ARLOCK",
        "m_axi_gmem_ARPROT",
        "m_axi_gmem_ARQOS",
        "m_axi_gmem_ARREADY",
        "m_axi_gmem_ARREGION",
        "m_axi_gmem_ARSIZE",
        "m_axi_gmem_ARUSER",
        "m_axi_gmem_ARVALID",
        "m_axi_gmem_AWADDR",
        "m_axi_gmem_AWBURST",
        "m_axi_gmem_AWCACHE",
        "m_axi_gmem_AWID",
        "m_axi_gmem_AWLEN",
        "m_axi_gmem_AWLOCK",
        "m_axi_gmem_AWPROT",
        "m_axi_gmem_AWQOS",
        "m_axi_gmem_AWREADY",
        "m_axi_gmem_AWREGION",
        "m_axi_gmem_AWSIZE",
        "m_axi_gmem_AWUSER",
        "m_axi_gmem_AWVALID",
        "m_axi_gmem_BID",
        "m_axi_gmem_BREADY",
        "m_axi_gmem_BRESP",
        "m_axi_gmem_BUSER",
        "m_axi_gmem_BVALID",
        "m_axi_gmem_RDATA",
        "m_axi_gmem_RID",
        "m_axi_gmem_RLAST",
        "m_axi_gmem_RREADY",
        "m_axi_gmem_RRESP",
        "m_axi_gmem_RUSER",
        "m_axi_gmem_RVALID",
        "m_axi_gmem_WDATA",
        "m_axi_gmem_WID",
        "m_axi_gmem_WLAST",
        "m_axi_gmem_WREADY",
        "m_axi_gmem_WSTRB",
        "m_axi_gmem_WUSER",
        "m_axi_gmem_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "wah_coeffs"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "wah_coeffs"
        }
      ]
    },
    "INPUT_r": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "32",
      "portPrefix": "INPUT_r_",
      "ports": [
        "INPUT_r_TDATA",
        "INPUT_r_TDEST",
        "INPUT_r_TID",
        "INPUT_r_TKEEP",
        "INPUT_r_TLAST",
        "INPUT_r_TREADY",
        "INPUT_r_TSTRB",
        "INPUT_r_TUSER",
        "INPUT_r_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "INPUT"
        }]
    },
    "OUTPUT_r": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "32",
      "portPrefix": "OUTPUT_r_",
      "ports": [
        "OUTPUT_r_TDATA",
        "OUTPUT_r_TDEST",
        "OUTPUT_r_TID",
        "OUTPUT_r_TKEEP",
        "OUTPUT_r_TLAST",
        "OUTPUT_r_TREADY",
        "OUTPUT_r_TSTRB",
        "OUTPUT_r_TUSER",
        "OUTPUT_r_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "OUTPUT"
        }]
    }
  },
  "RtlPorts": {
    "s_axi_control_r_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_r_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_r_AWADDR": {
      "dir": "in",
      "width": "8"
    },
    "s_axi_control_r_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_r_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_r_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_r_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_r_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_r_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_r_ARADDR": {
      "dir": "in",
      "width": "8"
    },
    "s_axi_control_r_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_r_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_r_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_r_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_r_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_r_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_r_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "INPUT_r_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "INPUT_r_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "INPUT_r_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "INPUT_r_TDEST": {
      "dir": "in",
      "width": "6"
    },
    "INPUT_r_TKEEP": {
      "dir": "in",
      "width": "4"
    },
    "INPUT_r_TSTRB": {
      "dir": "in",
      "width": "4"
    },
    "INPUT_r_TUSER": {
      "dir": "in",
      "width": "2"
    },
    "INPUT_r_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "INPUT_r_TID": {
      "dir": "in",
      "width": "5"
    },
    "OUTPUT_r_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "OUTPUT_r_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "OUTPUT_r_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "OUTPUT_r_TDEST": {
      "dir": "out",
      "width": "6"
    },
    "OUTPUT_r_TKEEP": {
      "dir": "out",
      "width": "4"
    },
    "OUTPUT_r_TSTRB": {
      "dir": "out",
      "width": "4"
    },
    "OUTPUT_r_TUSER": {
      "dir": "out",
      "width": "2"
    },
    "OUTPUT_r_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "OUTPUT_r_TID": {
      "dir": "out",
      "width": "5"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "guitar_effects",
      "Instances": [
        {
          "ModuleName": "guitar_effects_Pipeline_LPF_Loop",
          "InstanceName": "grp_guitar_effects_Pipeline_LPF_Loop_fu_572"
        },
        {
          "ModuleName": "wah",
          "InstanceName": "grp_wah_fu_581",
          "Instances": [{
              "ModuleName": "wah_Pipeline_WAH_LOOP",
              "InstanceName": "grp_wah_Pipeline_WAH_LOOP_fu_159"
            }]
        }
      ]
    },
    "Info": {
      "guitar_effects_Pipeline_LPF_Loop": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "wah_Pipeline_WAH_LOOP": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "wah": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "guitar_effects": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "guitar_effects_Pipeline_LPF_Loop": {
        "Latency": {
          "LatencyBest": "6635",
          "LatencyAvg": "6635",
          "LatencyWorst": "6635",
          "PipelineII": "6635",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.256"
        },
        "Loops": [{
            "Name": "LPF_Loop",
            "TripCount": "441",
            "Latency": "6633",
            "PipelineII": "15",
            "PipelineDepth": "34"
          }],
        "Area": {
          "BRAM_18K": "1",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "~0",
          "FF": "670",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "1057",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "wah_Pipeline_WAH_LOOP": {
        "Latency": {
          "LatencyBest": "632",
          "LatencyAvg": "632",
          "LatencyWorst": "632",
          "PipelineII": "632",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "WAH_LOOP",
            "TripCount": "100",
            "Latency": "630",
            "PipelineII": "6",
            "PipelineDepth": "37"
          }],
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "FF": "856",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "1628",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "3",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "wah": {
        "Latency": {
          "LatencyBest": "672",
          "LatencyAvg": "672",
          "LatencyWorst": "672",
          "PipelineII": "672",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "DSP": "3",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "1",
          "FF": "1902",
          "AVAIL_FF": "106400",
          "UTIL_FF": "1",
          "LUT": "3174",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "5",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "guitar_effects": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [
          {
            "Name": "Loop 1",
            "TripCount": "441",
            "Latency": "441",
            "PipelineII": "",
            "PipelineDepth": "1"
          },
          {
            "Name": "Loop 2",
            "TripCount": "88200",
            "Latency": "88200",
            "PipelineII": "",
            "PipelineDepth": "1"
          },
          {
            "Name": "VITIS_LOOP_83_2",
            "TripCount": "100",
            "Latency": "100",
            "PipelineII": "",
            "PipelineDepth": "1"
          },
          {
            "Name": "VITIS_LOOP_96_3",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepthMin": "9",
            "PipelineDepthMax": "7431",
            "PipelineDepth": "9 ~ 7431"
          }
        ],
        "Area": {
          "BRAM_18K": "259",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "92",
          "DSP": "10",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "4",
          "FF": "7611",
          "AVAIL_FF": "106400",
          "UTIL_FF": "7",
          "LUT": "12499",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "23",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-04-25 14:01:25 -0400",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.1"
  }
}
