module wideexpr_00748(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = ((ctrl[7]?{2{(-(-(-(3'b001))))&(u3)}}:2'b11))-(&({4{s2}}));
  assign y1 = ($signed(((ctrl[4]?s6:((ctrl[4]?(s4)+(s4):(1'sb0)<<<(s0)))^~(($signed(6'b100101))>>>((2'sb10)>>>(1'sb1)))))>>({1{~|((ctrl[0]?$signed(2'sb10):-(s2)))}})))+({6'sb001111});
  assign y2 = ((6'sb100111)>>((~|((ctrl[5]?$signed(s6):-(s6))))<<(s3)))>>($signed(($signed(2'sb01))==((ctrl[0]?$signed((ctrl[3]?(ctrl[4]?2'sb11:2'sb01):-(u4))):+(u3)))));
  assign y3 = (ctrl[4]?s1:((s7)>>(1'b0))|(-(+(((ctrl[2]?(s3)^((2'sb01)<<<(s5)):(ctrl[1]?(s6)>>(5'sb10110):s3)))&((ctrl[5]?(ctrl[3]?s2:-(u0)):-(+(u6))))))));
  assign y4 = +(s1);
  assign y5 = -(((+(s6))&(s0))+((+({2{$signed(($signed(s0))^($signed(u3)))}}))<<<({2{u0}})));
  assign y6 = s7;
  assign y7 = (((1'sb0)<<(($unsigned(+((s1)<(2'b10))))>>((2'sb11)<(s3))))|((s4)^~((ctrl[6]?$signed((ctrl[6]?(($signed(4'sb1110))<<<(+(3'b010)))+({(s5)^~(1'sb1),{1{s7}},(4'sb0010)>>>(4'sb0011)}):(ctrl[6]?({1{s3}})|((ctrl[5]?s5:5'sb01010)):({3{u2}})>>($signed(4'b1101))))):$signed(^(s6))))))<<((ctrl[6]?$signed(((-((ctrl[3]?u3:{1{5'sb10001}})))+((5'sb01000)<<<((ctrl[7]?(-(s7))^~($signed(4'b0010)):$signed(-(s6))))))^(2'sb01)):+(u2)));
endmodule
