
*** Running vivado
    with args -log W2812b_design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source W2812b_design_1_wrapper.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source W2812b_design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/wilson/Documents/Project/my_w2812b_Project/ip_repo/myW2812bDesignIP_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/wilson/Xilinx/Vivado/2019.1/data/ip'.
Command: link_design -top W2812b_design_1_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Netlist 29-17] Analyzing 682 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/wilson/Documents/Project/my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.srcs/sources_1/bd/W2812b_design_1/ip/W2812b_design_1_processing_system7_0_0/W2812b_design_1_processing_system7_0_0.xdc] for cell 'W2812b_design_1_i/processing_system7_0/inst'
WARNING: [Vivado 12-2489] -input_jitter contains time 0.294090 which will be rounded to 0.294 to ensure it is an integer multiple of 1 picosecond [/home/wilson/Documents/Project/my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.srcs/sources_1/bd/W2812b_design_1/ip/W2812b_design_1_processing_system7_0_0/W2812b_design_1_processing_system7_0_0.xdc:21]
Finished Parsing XDC File [/home/wilson/Documents/Project/my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.srcs/sources_1/bd/W2812b_design_1/ip/W2812b_design_1_processing_system7_0_0/W2812b_design_1_processing_system7_0_0.xdc] for cell 'W2812b_design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/wilson/Documents/Project/my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.srcs/sources_1/bd/W2812b_design_1/ip/W2812b_design_1_rst_ps7_0_100M_0/W2812b_design_1_rst_ps7_0_100M_0_board.xdc] for cell 'W2812b_design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/wilson/Documents/Project/my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.srcs/sources_1/bd/W2812b_design_1/ip/W2812b_design_1_rst_ps7_0_100M_0/W2812b_design_1_rst_ps7_0_100M_0_board.xdc] for cell 'W2812b_design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/wilson/Documents/Project/my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.srcs/sources_1/bd/W2812b_design_1/ip/W2812b_design_1_rst_ps7_0_100M_0/W2812b_design_1_rst_ps7_0_100M_0.xdc] for cell 'W2812b_design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/wilson/Documents/Project/my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.srcs/sources_1/bd/W2812b_design_1/ip/W2812b_design_1_rst_ps7_0_100M_0/W2812b_design_1_rst_ps7_0_100M_0.xdc] for cell 'W2812b_design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/wilson/Documents/Project/my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.srcs/sources_1/bd/W2812b_design_1/ip/W2812b_design_1_axi_gpio_0_0/W2812b_design_1_axi_gpio_0_0_board.xdc] for cell 'W2812b_design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/wilson/Documents/Project/my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.srcs/sources_1/bd/W2812b_design_1/ip/W2812b_design_1_axi_gpio_0_0/W2812b_design_1_axi_gpio_0_0_board.xdc] for cell 'W2812b_design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/wilson/Documents/Project/my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.srcs/sources_1/bd/W2812b_design_1/ip/W2812b_design_1_axi_gpio_0_0/W2812b_design_1_axi_gpio_0_0.xdc] for cell 'W2812b_design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/wilson/Documents/Project/my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.srcs/sources_1/bd/W2812b_design_1/ip/W2812b_design_1_axi_gpio_0_0/W2812b_design_1_axi_gpio_0_0.xdc] for cell 'W2812b_design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/wilson/Documents/Project/my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [/home/wilson/Documents/Project/my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.srcs/constrs_1/new/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1689.969 ; gain = 0.000 ; free physical = 395 ; free virtual = 1393
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 480 instances were transformed.
  RAM128X1D => RAM128X1D (RAMD64E, RAMD64E, MUXF7, MUXF7, RAMD64E, RAMD64E): 96 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 192 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 96 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 96 instances

10 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1689.969 ; gain = 294.812 ; free physical = 395 ; free virtual = 1393
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 3 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1751.621 ; gain = 61.652 ; free physical = 385 ; free virtual = 1383

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 17ba952e9

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2188.480 ; gain = 436.859 ; free physical = 97 ; free virtual = 1007

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 11b0b1508

Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2304.418 ; gain = 0.000 ; free physical = 84 ; free virtual = 893
INFO: [Opt 31-389] Phase Retarget created 46 cells and removed 94 cells
INFO: [Opt 31-1021] In phase Retarget, 13 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 18186094e

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2304.418 ; gain = 0.000 ; free physical = 84 ; free virtual = 893
INFO: [Opt 31-389] Phase Constant propagation created 4 cells and removed 12 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 208e4eec4

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2304.418 ; gain = 0.000 ; free physical = 83 ; free virtual = 893
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 208 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 208e4eec4

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.86 . Memory (MB): peak = 2304.418 ; gain = 0.000 ; free physical = 83 ; free virtual = 893
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 208e4eec4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.92 . Memory (MB): peak = 2304.418 ; gain = 0.000 ; free physical = 82 ; free virtual = 892
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 208e4eec4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.96 . Memory (MB): peak = 2304.418 ; gain = 0.000 ; free physical = 82 ; free virtual = 892
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              46  |              94  |                                             13  |
|  Constant propagation         |               4  |              12  |                                              0  |
|  Sweep                        |               0  |             208  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2304.418 ; gain = 0.000 ; free physical = 82 ; free virtual = 892
Ending Logic Optimization Task | Checksum: 14c7e6704

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2304.418 ; gain = 0.000 ; free physical = 82 ; free virtual = 892

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 14c7e6704

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2304.418 ; gain = 0.000 ; free physical = 81 ; free virtual = 892

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 14c7e6704

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2304.418 ; gain = 0.000 ; free physical = 81 ; free virtual = 892

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2304.418 ; gain = 0.000 ; free physical = 81 ; free virtual = 892
Ending Netlist Obfuscation Task | Checksum: 14c7e6704

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2304.418 ; gain = 0.000 ; free physical = 81 ; free virtual = 892
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2304.418 ; gain = 614.449 ; free physical = 81 ; free virtual = 892
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2304.418 ; gain = 0.000 ; free physical = 81 ; free virtual = 892
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2336.434 ; gain = 0.000 ; free physical = 72 ; free virtual = 886
INFO: [Common 17-1381] The checkpoint '/home/wilson/Documents/Project/my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.runs/impl_1/W2812b_design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file W2812b_design_1_wrapper_drc_opted.rpt -pb W2812b_design_1_wrapper_drc_opted.pb -rpx W2812b_design_1_wrapper_drc_opted.rpx
Command: report_drc -file W2812b_design_1_wrapper_drc_opted.rpt -pb W2812b_design_1_wrapper_drc_opted.pb -rpx W2812b_design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 3 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/wilson/Documents/Project/my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.runs/impl_1/W2812b_design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 3 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 3 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 3 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2384.457 ; gain = 0.000 ; free physical = 89 ; free virtual = 880
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: e9496fd7

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2384.457 ; gain = 0.000 ; free physical = 89 ; free virtual = 880
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2384.457 ; gain = 0.000 ; free physical = 89 ; free virtual = 880

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e0acb438

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2384.457 ; gain = 0.000 ; free physical = 77 ; free virtual = 853

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 110bdc0df

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2384.457 ; gain = 0.000 ; free physical = 97 ; free virtual = 856

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 110bdc0df

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2384.457 ; gain = 0.000 ; free physical = 97 ; free virtual = 856
Phase 1 Placer Initialization | Checksum: 110bdc0df

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2384.457 ; gain = 0.000 ; free physical = 97 ; free virtual = 856

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1314b28c9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2384.457 ; gain = 0.000 ; free physical = 93 ; free virtual = 853

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1022] Very high fanout net 'W2812b_design_1_i/processing_system7_0/inst/M_AXI_GP0_WDATA[28]' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 1260 to 397 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'W2812b_design_1_i/processing_system7_0/inst/M_AXI_GP0_WDATA[27]' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 1732 to 485 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'W2812b_design_1_i/processing_system7_0/inst/M_AXI_GP0_WDATA[26]' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 1732 to 485 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'W2812b_design_1_i/processing_system7_0/inst/M_AXI_GP0_WDATA[25]' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 1732 to 485 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'W2812b_design_1_i/processing_system7_0/inst/M_AXI_GP0_WDATA[24]' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 1732 to 485 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2384.457 ; gain = 0.000 ; free physical = 79 ; free virtual = 841

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 72703e83

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2384.457 ; gain = 0.000 ; free physical = 79 ; free virtual = 842
Phase 2.2 Global Placement Core | Checksum: eb4d5c7f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2384.457 ; gain = 0.000 ; free physical = 77 ; free virtual = 841
Phase 2 Global Placement | Checksum: eb4d5c7f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2384.457 ; gain = 0.000 ; free physical = 79 ; free virtual = 843

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 155b648af

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2384.457 ; gain = 0.000 ; free physical = 79 ; free virtual = 843

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 13127c098

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2384.457 ; gain = 0.000 ; free physical = 77 ; free virtual = 842

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1a999d967

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2384.457 ; gain = 0.000 ; free physical = 77 ; free virtual = 842

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1b61f312e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2384.457 ; gain = 0.000 ; free physical = 77 ; free virtual = 842

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: ff11f34c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2384.457 ; gain = 0.000 ; free physical = 74 ; free virtual = 839

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: fb02334d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2384.457 ; gain = 0.000 ; free physical = 74 ; free virtual = 839

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 14f7b9b44

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2384.457 ; gain = 0.000 ; free physical = 74 ; free virtual = 839
Phase 3 Detail Placement | Checksum: 14f7b9b44

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2384.457 ; gain = 0.000 ; free physical = 74 ; free virtual = 839

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: c390d597

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: c390d597

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2384.457 ; gain = 0.000 ; free physical = 75 ; free virtual = 841
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.949. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 10a9cfa59

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2384.457 ; gain = 0.000 ; free physical = 75 ; free virtual = 841
Phase 4.1 Post Commit Optimization | Checksum: 10a9cfa59

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2384.457 ; gain = 0.000 ; free physical = 75 ; free virtual = 841

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 10a9cfa59

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2384.457 ; gain = 0.000 ; free physical = 77 ; free virtual = 842

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 10a9cfa59

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 2384.457 ; gain = 0.000 ; free physical = 77 ; free virtual = 842

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2384.457 ; gain = 0.000 ; free physical = 77 ; free virtual = 842
Phase 4.4 Final Placement Cleanup | Checksum: 14fdd668d

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 2384.457 ; gain = 0.000 ; free physical = 77 ; free virtual = 842
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 14fdd668d

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 2384.457 ; gain = 0.000 ; free physical = 77 ; free virtual = 843
Ending Placer Task | Checksum: 107f106e7

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 2384.457 ; gain = 0.000 ; free physical = 77 ; free virtual = 843
INFO: [Common 17-83] Releasing license: Implementation
60 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2384.457 ; gain = 0.000 ; free physical = 86 ; free virtual = 852
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2384.457 ; gain = 0.000 ; free physical = 86 ; free virtual = 852
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2384.457 ; gain = 0.000 ; free physical = 68 ; free virtual = 843
INFO: [Common 17-1381] The checkpoint '/home/wilson/Documents/Project/my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.runs/impl_1/W2812b_design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file W2812b_design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2384.457 ; gain = 0.000 ; free physical = 84 ; free virtual = 840
INFO: [runtcl-4] Executing : report_utilization -file W2812b_design_1_wrapper_utilization_placed.rpt -pb W2812b_design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file W2812b_design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2384.457 ; gain = 0.000 ; free physical = 95 ; free virtual = 850
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 3 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 3 CPUs
Checksum: PlaceDB: be55c647 ConstDB: 0 ShapeSum: 499b40a0 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 19b382120

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2467.035 ; gain = 77.965 ; free physical = 87 ; free virtual = 717
Post Restoration Checksum: NetGraph: af87bd59 NumContArr: ebb063c7 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 19b382120

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2492.031 ; gain = 102.961 ; free physical = 78 ; free virtual = 685

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 19b382120

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2504.031 ; gain = 114.961 ; free physical = 88 ; free virtual = 672

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 19b382120

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2504.031 ; gain = 114.961 ; free physical = 88 ; free virtual = 672
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 120732c73

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2531.086 ; gain = 142.016 ; free physical = 93 ; free virtual = 661
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.076  | TNS=0.000  | WHS=-0.184 | THS=-38.740|

Phase 2 Router Initialization | Checksum: 15e447e87

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2531.086 ; gain = 142.016 ; free physical = 92 ; free virtual = 661

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 4260
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 4260
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 13ef01677

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2531.086 ; gain = 142.016 ; free physical = 91 ; free virtual = 660

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 266
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.662  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 26375ba63

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 2531.086 ; gain = 142.016 ; free physical = 89 ; free virtual = 658

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.662  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1f050b433

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 2531.086 ; gain = 142.016 ; free physical = 89 ; free virtual = 658
Phase 4 Rip-up And Reroute | Checksum: 1f050b433

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 2531.086 ; gain = 142.016 ; free physical = 89 ; free virtual = 658

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1f050b433

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 2531.086 ; gain = 142.016 ; free physical = 89 ; free virtual = 658

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1f050b433

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 2531.086 ; gain = 142.016 ; free physical = 89 ; free virtual = 658
Phase 5 Delay and Skew Optimization | Checksum: 1f050b433

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 2531.086 ; gain = 142.016 ; free physical = 89 ; free virtual = 658

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2402e3406

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 2531.086 ; gain = 142.016 ; free physical = 89 ; free virtual = 658
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.676  | TNS=0.000  | WHS=0.027  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1c8011d2b

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 2531.086 ; gain = 142.016 ; free physical = 89 ; free virtual = 658
Phase 6 Post Hold Fix | Checksum: 1c8011d2b

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 2531.086 ; gain = 142.016 ; free physical = 89 ; free virtual = 658

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.04955 %
  Global Horizontal Routing Utilization  = 1.19337 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 20ef06ac9

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 2531.086 ; gain = 142.016 ; free physical = 89 ; free virtual = 658

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 20ef06ac9

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 2531.086 ; gain = 142.016 ; free physical = 88 ; free virtual = 658

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1dc953eb4

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 2531.086 ; gain = 142.016 ; free physical = 88 ; free virtual = 658

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.676  | TNS=0.000  | WHS=0.027  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1dc953eb4

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 2531.086 ; gain = 142.016 ; free physical = 90 ; free virtual = 659
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 2531.086 ; gain = 142.016 ; free physical = 105 ; free virtual = 675

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
78 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 2531.086 ; gain = 146.629 ; free physical = 104 ; free virtual = 676
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2531.086 ; gain = 0.000 ; free physical = 104 ; free virtual = 676
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2537.023 ; gain = 5.938 ; free physical = 88 ; free virtual = 671
INFO: [Common 17-1381] The checkpoint '/home/wilson/Documents/Project/my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.runs/impl_1/W2812b_design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file W2812b_design_1_wrapper_drc_routed.rpt -pb W2812b_design_1_wrapper_drc_routed.pb -rpx W2812b_design_1_wrapper_drc_routed.rpx
Command: report_drc -file W2812b_design_1_wrapper_drc_routed.rpt -pb W2812b_design_1_wrapper_drc_routed.pb -rpx W2812b_design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 3 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/wilson/Documents/Project/my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.runs/impl_1/W2812b_design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file W2812b_design_1_wrapper_methodology_drc_routed.rpt -pb W2812b_design_1_wrapper_methodology_drc_routed.pb -rpx W2812b_design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file W2812b_design_1_wrapper_methodology_drc_routed.rpt -pb W2812b_design_1_wrapper_methodology_drc_routed.pb -rpx W2812b_design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 3 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/wilson/Documents/Project/my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.runs/impl_1/W2812b_design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file W2812b_design_1_wrapper_power_routed.rpt -pb W2812b_design_1_wrapper_power_summary_routed.pb -rpx W2812b_design_1_wrapper_power_routed.rpx
Command: report_power -file W2812b_design_1_wrapper_power_routed.rpt -pb W2812b_design_1_wrapper_power_summary_routed.pb -rpx W2812b_design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
91 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file W2812b_design_1_wrapper_route_status.rpt -pb W2812b_design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file W2812b_design_1_wrapper_timing_summary_routed.rpt -pb W2812b_design_1_wrapper_timing_summary_routed.pb -rpx W2812b_design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 3 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file W2812b_design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file W2812b_design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file W2812b_design_1_wrapper_bus_skew_routed.rpt -pb W2812b_design_1_wrapper_bus_skew_routed.pb -rpx W2812b_design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 3 CPUs
Command: write_bitstream -force W2812b_design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 3 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 3 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./W2812b_design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/wilson/Documents/Project/my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sat Feb 27 11:38:14 2021. For additional details about this file, please refer to the WebTalk help file at /home/wilson/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
111 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2910.430 ; gain = 336.750 ; free physical = 358 ; free virtual = 634
INFO: [Common 17-206] Exiting Vivado at Sat Feb 27 11:38:15 2021...
