<stg><name>tiled_conv</name>


<trans_list>

<trans id="613" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="614" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="616" from="3" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="617" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="792" from="4" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="793" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="781" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="782" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="783" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="784" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="785" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="786" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="787" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="788" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="789" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="790" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="791" from="15" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="652" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="653" from="17" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="empty_33" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="654" from="17" to="45">
<condition id="-1">
<or_exp><and_exp><literal name="empty_33" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="656" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="657" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="795" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="796" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="797" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="798" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="799" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="800" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="801" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="802" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="803" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="804" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="805" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="806" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="807" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="808" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="816" from="34" to="42">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="817" from="34" to="35">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="809" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="810" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="811" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="812" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="813" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="814" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="815" from="41" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="712" from="42" to="43">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="713" from="42" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="715" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="716" from="44" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="718" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="819" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="820" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="821" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="822" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="823" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="824" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="825" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="826" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="827" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="828" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="829" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="830" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="831" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="832" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="840" from="60" to="68">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="841" from="60" to="61">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="833" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="834" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="835" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="836" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="837" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="838" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="839" from="67" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="773" from="68" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="774" from="68" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="775" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="776" from="70" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="779" from="71" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="16" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:0 %conv_bias_buf_pong_V_0_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="conv_bias_buf_pong_V_0_1"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="16" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:1 %conv_bias_buf_pong_V_1_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="conv_bias_buf_pong_V_1_1"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="16" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:2 %conv_bias_buf_pong_V_2_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="conv_bias_buf_pong_V_2_1"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="16" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:3 %conv_bias_buf_pong_V_3_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="conv_bias_buf_pong_V_3_1"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:4 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_9

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fm, void @empty_17, i32 0, i32 0, void @empty_8, i32 0, i32 1, void @empty_0, void @empty, void @empty_8, i32 16, i32 16, i32 16, i32 16, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %fm

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %wt, void @empty_17, i32 0, i32 0, void @empty_8, i32 0, i32 1, void @empty_3, void @empty, void @empty_8, i32 16, i32 16, i32 16, i32 16, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:8 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %wt

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_feature_map, void @empty_14, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_15, void @empty_4, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_16

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_feature_map, void @empty_10, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_16

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer_weights, void @empty_14, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_15, void @empty_2, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_16

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer_weights, void @empty_10, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_16

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer_bias, void @empty_14, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_15, void @empty_18, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_16

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer_bias, void @empty_10, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_16

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_feature_map, void @empty_14, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_15, void @empty_13, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_16

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_feature_map, void @empty_10, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_16

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_14, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_15, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:18 %output_feature_map_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %output_feature_map

]]></Node>
<StgValue><ssdm name="output_feature_map_read"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:19 %layer_bias_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %layer_bias

]]></Node>
<StgValue><ssdm name="layer_bias_read"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:20 %layer_weights_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %layer_weights

]]></Node>
<StgValue><ssdm name="layer_weights_read"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:21 %input_feature_map_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %input_feature_map

]]></Node>
<StgValue><ssdm name="input_feature_map_read"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:22 %conv_in_buf_V_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv_in_buf_V_0"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:23 %conv_in_buf_V_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv_in_buf_V_1"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:24 %conv_in_buf_V_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv_in_buf_V_2"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:25 %conv_wt_buf_ping_V_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv_wt_buf_ping_V_0"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:26 %conv_wt_buf_ping_V_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv_wt_buf_ping_V_1"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:27 %conv_wt_buf_ping_V_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv_wt_buf_ping_V_2"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:28 %conv_wt_buf_ping_V_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv_wt_buf_ping_V_3"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:29 %conv_wt_buf_ping_V_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv_wt_buf_ping_V_4"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:30 %conv_wt_buf_ping_V_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv_wt_buf_ping_V_5"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:31 %conv_wt_buf_ping_V_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv_wt_buf_ping_V_6"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:32 %conv_wt_buf_pong_V_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv_wt_buf_pong_V_0"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:33 %conv_wt_buf_pong_V_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv_wt_buf_pong_V_1"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:34 %conv_wt_buf_pong_V_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv_wt_buf_pong_V_2"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:35 %conv_wt_buf_pong_V_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv_wt_buf_pong_V_3"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:36 %conv_wt_buf_pong_V_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv_wt_buf_pong_V_4"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:37 %conv_wt_buf_pong_V_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv_wt_buf_pong_V_5"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:38 %conv_wt_buf_pong_V_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv_wt_buf_pong_V_6"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:39 %conv_out_buf_0_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv_out_buf_0_V"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:40 %conv_out_buf_0_V_addr = getelementptr i16 %conv_out_buf_0_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv_out_buf_0_V_addr"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:41 %conv_out_buf_1_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv_out_buf_1_V"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:42 %conv_out_buf_2_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv_out_buf_2_V"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:43 %conv_out_buf_3_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv_out_buf_3_V"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:44 %store_ln731 = store i16 0, i9 %conv_out_buf_0_V_addr

]]></Node>
<StgValue><ssdm name="store_ln731"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:45 %br_ln62 = br void

]]></Node>
<StgValue><ssdm name="br_ln62"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten251 = phi i14 0, void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit, i14 %add_ln62_1, void %_Z25store_output_tile_to_DRAMPA368_A640_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA23_A20_S2_iii.exit._crit_edge

]]></Node>
<StgValue><ssdm name="indvar_flatten251"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:1 %ti = phi i5 0, void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit, i5 %select_ln23_1, void %_Z25store_output_tile_to_DRAMPA368_A640_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA23_A20_S2_iii.exit._crit_edge

]]></Node>
<StgValue><ssdm name="ti"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
:2 %indvar_flatten167 = phi i11 0, void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit, i11 %select_ln65_1, void %_Z25store_output_tile_to_DRAMPA368_A640_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA23_A20_S2_iii.exit._crit_edge

]]></Node>
<StgValue><ssdm name="indvar_flatten167"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:3 %tj = phi i6 0, void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit, i6 %select_ln65, void %_Z25store_output_tile_to_DRAMPA368_A640_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA23_A20_S2_iii.exit._crit_edge

]]></Node>
<StgValue><ssdm name="tj"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:4 %conv_bias_buf_ping_V_3_216 = phi i16 0, void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit, i16 %conv_bias_buf_ping_V_3_4, void %_Z25store_output_tile_to_DRAMPA368_A640_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA23_A20_S2_iii.exit._crit_edge

]]></Node>
<StgValue><ssdm name="conv_bias_buf_ping_V_3_216"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:5 %conv_bias_buf_ping_V_2_214 = phi i16 0, void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit, i16 %conv_bias_buf_ping_V_2_4, void %_Z25store_output_tile_to_DRAMPA368_A640_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA23_A20_S2_iii.exit._crit_edge

]]></Node>
<StgValue><ssdm name="conv_bias_buf_ping_V_2_214"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:6 %conv_bias_buf_ping_V_1_212 = phi i16 0, void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit, i16 %conv_bias_buf_ping_V_1_4, void %_Z25store_output_tile_to_DRAMPA368_A640_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA23_A20_S2_iii.exit._crit_edge

]]></Node>
<StgValue><ssdm name="conv_bias_buf_ping_V_1_212"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:7 %conv_bias_buf_ping_V_0_210 = phi i16 0, void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit, i16 %conv_bias_buf_ping_V_0_4, void %_Z25store_output_tile_to_DRAMPA368_A640_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA23_A20_S2_iii.exit._crit_edge

]]></Node>
<StgValue><ssdm name="conv_bias_buf_ping_V_0_210"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:8 %tk = phi i5 0, void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit, i5 %add_ln75, void %_Z25store_output_tile_to_DRAMPA368_A640_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA23_A20_S2_iii.exit._crit_edge

]]></Node>
<StgValue><ssdm name="tk"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:9 %add_ln62_1 = add i14 %indvar_flatten251, i14 1

]]></Node>
<StgValue><ssdm name="add_ln62_1"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="5" op_0_bw="6">
<![CDATA[
:10 %empty = trunc i6 %tj

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
:11 %p_shl = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %empty, i5 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="11" op_0_bw="10">
<![CDATA[
:12 %p_shl_cast = zext i10 %p_shl

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
:13 %p_shl7 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %empty, i3 0

]]></Node>
<StgValue><ssdm name="p_shl7"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="11" op_0_bw="8">
<![CDATA[
:14 %p_shl7_cast = zext i8 %p_shl7

]]></Node>
<StgValue><ssdm name="p_shl7_cast"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:15 %empty_29 = add i11 %p_shl_cast, i11 %p_shl7_cast

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="10" op_0_bw="10" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
:16 %trunc_ln = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %empty_29, i32 1, i32 10

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
:17 %shl_ln130_6 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %trunc_ln, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln130_6"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
:18 %icmp_ln62 = icmp_eq  i14 %indvar_flatten251, i14 8192

]]></Node>
<StgValue><ssdm name="icmp_ln62"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:19 %br_ln62 = br i1 %icmp_ln62, void %.split20, void

]]></Node>
<StgValue><ssdm name="br_ln62"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split20:0 %add_ln62 = add i5 %ti, i5 1

]]></Node>
<StgValue><ssdm name="add_ln62"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split20:3 %icmp_ln65 = icmp_eq  i11 %indvar_flatten167, i11 512

]]></Node>
<StgValue><ssdm name="icmp_ln65"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split20:5 %select_ln23_1 = select i1 %icmp_ln65, i5 %add_ln62, i5 %ti

]]></Node>
<StgValue><ssdm name="select_ln23_1"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="0">
<![CDATA[
:0 %ret_ln154 = ret

]]></Node>
<StgValue><ssdm name="ret_ln154"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="142" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split20:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @TILE_ROW_TILE_COL_TILE_DEPTH_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split20:2 %empty_48 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8192, i64 8192, i64 8192

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split20:4 %select_ln23 = select i1 %icmp_ln65, i6 0, i6 %tj

]]></Node>
<StgValue><ssdm name="select_ln23"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="11" op_0_bw="5">
<![CDATA[
.split20:6 %zext_ln23 = zext i5 %select_ln23_1

]]></Node>
<StgValue><ssdm name="zext_ln23"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split20:7 %mul_ln23 = mul i11 %zext_ln23, i11 46

]]></Node>
<StgValue><ssdm name="mul_ln23"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="9" op_0_bw="9" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split20:8 %trunc_ln39_2_mid2 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %mul_ln23, i32 1, i32 9

]]></Node>
<StgValue><ssdm name="trunc_ln39_2_mid2"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split20:9 %add_ln23 = add i11 %mul_ln23, i11 2045

]]></Node>
<StgValue><ssdm name="add_ln23"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
.split20:10 %select_ln23_2 = select i1 %icmp_ln65, i11 0, i11 %empty_29

]]></Node>
<StgValue><ssdm name="select_ln23_2"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
.split20:11 %select_ln23_3 = select i1 %icmp_ln65, i11 0, i11 %shl_ln130_6

]]></Node>
<StgValue><ssdm name="select_ln23_3"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split20:12 %xor_ln23 = xor i1 %icmp_ln65, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln23"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split20:13 %icmp_ln75 = icmp_eq  i5 %tk, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln75"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split20:14 %and_ln23 = and i1 %icmp_ln75, i1 %xor_ln23

]]></Node>
<StgValue><ssdm name="and_ln23"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split20:15 %add_ln65 = add i6 %select_ln23, i6 1

]]></Node>
<StgValue><ssdm name="add_ln65"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split20:16 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @TILE_COL_TILE_DEPTH_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split20:17 %or_ln24 = or i1 %and_ln23, i1 %icmp_ln65

]]></Node>
<StgValue><ssdm name="or_ln24"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split20:18 %select_ln24 = select i1 %or_ln24, i5 0, i5 %tk

]]></Node>
<StgValue><ssdm name="select_ln24"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="5" op_0_bw="6">
<![CDATA[
.split20:19 %empty_49 = trunc i6 %add_ln65

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split20:20 %p_shl_mid1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %empty_49, i5 0

]]></Node>
<StgValue><ssdm name="p_shl_mid1"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="11" op_0_bw="10">
<![CDATA[
.split20:21 %p_shl_cast_mid1 = zext i10 %p_shl_mid1

]]></Node>
<StgValue><ssdm name="p_shl_cast_mid1"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
.split20:22 %p_shl7_mid1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %empty_49, i3 0

]]></Node>
<StgValue><ssdm name="p_shl7_mid1"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="11" op_0_bw="8">
<![CDATA[
.split20:23 %p_shl7_cast_mid1 = zext i8 %p_shl7_mid1

]]></Node>
<StgValue><ssdm name="p_shl7_cast_mid1"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split20:24 %p_mid1163 = add i11 %p_shl_cast_mid1, i11 %p_shl7_cast_mid1

]]></Node>
<StgValue><ssdm name="p_mid1163"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="10" op_0_bw="10" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split20:25 %trunc_ln130_mid1 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %p_mid1163, i32 1, i32 10

]]></Node>
<StgValue><ssdm name="trunc_ln130_mid1"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
.split20:26 %select_ln24_1 = select i1 %and_ln23, i11 %p_mid1163, i11 %select_ln23_2

]]></Node>
<StgValue><ssdm name="select_ln24_1"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="12" op_0_bw="11">
<![CDATA[
.split20:27 %zext_ln130_2 = zext i11 %select_ln24_1

]]></Node>
<StgValue><ssdm name="zext_ln130_2"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
.split20:28 %shl_ln130_6_mid1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %trunc_ln130_mid1, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln130_6_mid1"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
.split20:29 %select_ln24_2 = select i1 %and_ln23, i11 %shl_ln130_6_mid1, i11 %select_ln23_3

]]></Node>
<StgValue><ssdm name="select_ln24_2"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="19" op_0_bw="11">
<![CDATA[
.split20:30 %zext_ln65 = zext i11 %select_ln24_2

]]></Node>
<StgValue><ssdm name="zext_ln65"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split20:31 %select_ln65 = select i1 %and_ln23, i6 %add_ln65, i6 %select_ln23

]]></Node>
<StgValue><ssdm name="select_ln65"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split20:32 %specloopname_ln75 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19

]]></Node>
<StgValue><ssdm name="specloopname_ln75"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split20:33 %icmp_ln79 = icmp_eq  i5 %select_ln24, i5 0

]]></Node>
<StgValue><ssdm name="icmp_ln79"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split20:34 %br_ln79 = br i1 %icmp_ln79, void %.split16._crit_edge, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader.preheader:0 %p_mid129 = icmp_ugt  i11 %add_ln23, i11 735

]]></Node>
<StgValue><ssdm name="p_mid129"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.preheader:1 %br_ln34 = br void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="176" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
.preheader.preheader:0 %indvar_flatten41 = phi i13 %add_ln34_2, void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i47, i13 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten41"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader.preheader:1 %c = phi i2 %select_ln34_1, void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i47, i2 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
.preheader.preheader:2 %indvar_flatten = phi i12 %select_ln37_4, void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i47, i12 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader.preheader:3 %i = phi i6 %select_ln37_1, void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i47, i6 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader.preheader:4 %j = phi i6 %add_ln42, void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i47, i6 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:5 %add_ln34_2 = add i13 %indvar_flatten41, i13 1

]]></Node>
<StgValue><ssdm name="add_ln34_2"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="11" op_0_bw="6">
<![CDATA[
.preheader.preheader:6 %zext_ln37 = zext i6 %i

]]></Node>
<StgValue><ssdm name="zext_ln37"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:7 %add_ln39 = add i11 %add_ln23, i11 %zext_ln37

]]></Node>
<StgValue><ssdm name="add_ln39"/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:8 %empty_30 = icmp_ugt  i11 %add_ln39, i11 735

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="185" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader.preheader:9 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:10 %icmp_ln34 = icmp_eq  i13 %indvar_flatten41, i13 7176

]]></Node>
<StgValue><ssdm name="icmp_ln34"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader:11 %br_ln34 = br i1 %icmp_ln34, void %.preheader, void %_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:0 %add_ln34 = add i2 %c, i2 1

]]></Node>
<StgValue><ssdm name="add_ln34"/></StgValue>
</operation>

<operation id="189" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:3 %icmp_ln37 = icmp_eq  i12 %indvar_flatten, i12 2392

]]></Node>
<StgValue><ssdm name="icmp_ln37"/></StgValue>
</operation>

<operation id="190" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader:4 %select_ln34 = select i1 %icmp_ln37, i6 0, i6 %i

]]></Node>
<StgValue><ssdm name="select_ln34"/></StgValue>
</operation>

<operation id="191" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader:5 %select_ln34_1 = select i1 %icmp_ln37, i2 %add_ln34, i2 %c

]]></Node>
<StgValue><ssdm name="select_ln34_1"/></StgValue>
</operation>

<operation id="192" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:13 %xor_ln34 = xor i1 %icmp_ln37, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln34"/></StgValue>
</operation>

<operation id="193" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:14 %icmp_ln42 = icmp_eq  i6 %j, i6 46

]]></Node>
<StgValue><ssdm name="icmp_ln42"/></StgValue>
</operation>

<operation id="194" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:15 %and_ln34 = and i1 %icmp_ln42, i1 %xor_ln34

]]></Node>
<StgValue><ssdm name="and_ln34"/></StgValue>
</operation>

<operation id="195" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:16 %add_ln37 = add i6 %select_ln34, i6 1

]]></Node>
<StgValue><ssdm name="add_ln37"/></StgValue>
</operation>

<operation id="196" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:18 %or_ln37 = or i1 %and_ln34, i1 %icmp_ln37

]]></Node>
<StgValue><ssdm name="or_ln37"/></StgValue>
</operation>

<operation id="197" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader:19 %select_ln37 = select i1 %or_ln37, i6 0, i6 %j

]]></Node>
<StgValue><ssdm name="select_ln37"/></StgValue>
</operation>

<operation id="198" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader:20 %select_ln37_1 = select i1 %and_ln34, i6 %add_ln37, i6 %select_ln34

]]></Node>
<StgValue><ssdm name="select_ln37_1"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="7" op_0_bw="6">
<![CDATA[
.preheader:40 %zext_ln44 = zext i6 %select_ln37

]]></Node>
<StgValue><ssdm name="zext_ln44"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:41 %add_ln46_1 = add i7 %zext_ln44, i7 125

]]></Node>
<StgValue><ssdm name="add_ln46_1"/></StgValue>
</operation>

<operation id="201" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i47:0 %add_ln42 = add i6 %select_ln37, i6 1

]]></Node>
<StgValue><ssdm name="add_ln42"/></StgValue>
</operation>

<operation id="202" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i47:1 %add_ln37_1 = add i12 %indvar_flatten, i12 1

]]></Node>
<StgValue><ssdm name="add_ln37_1"/></StgValue>
</operation>

<operation id="203" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i47:2 %select_ln37_4 = select i1 %icmp_ln37, i12 1, i12 %add_ln37_1

]]></Node>
<StgValue><ssdm name="select_ln37_4"/></StgValue>
</operation>

<operation id="204" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i47:3 %br_ln0 = br void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="205" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="23" op_0_bw="2">
<![CDATA[
.preheader:6 %zext_ln34 = zext i2 %select_ln34_1

]]></Node>
<StgValue><ssdm name="zext_ln34"/></StgValue>
</operation>

<operation id="206" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader:7 %mul_ln34 = mul i23 %zext_ln34, i23 1884160

]]></Node>
<StgValue><ssdm name="mul_ln34"/></StgValue>
</operation>

<operation id="207" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
<literal name="and_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader:10 %select_ln34_2 = select i1 %icmp_ln37, i1 %p_mid129, i1 %empty_30

]]></Node>
<StgValue><ssdm name="select_ln34_2"/></StgValue>
</operation>

<operation id="208" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
<literal name="and_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
.preheader:11 %select_ln34_3 = select i1 %icmp_ln37, i11 %add_ln23, i11 %add_ln39

]]></Node>
<StgValue><ssdm name="select_ln34_3"/></StgValue>
</operation>

<operation id="209" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="11" op_0_bw="6">
<![CDATA[
.preheader:23 %zext_ln37_1 = zext i6 %add_ln37

]]></Node>
<StgValue><ssdm name="zext_ln37_1"/></StgValue>
</operation>

<operation id="210" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:24 %add_ln39_1 = add i11 %add_ln23, i11 %zext_ln37_1

]]></Node>
<StgValue><ssdm name="add_ln39_1"/></StgValue>
</operation>

<operation id="211" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
<literal name="and_ln34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:25 %p_mid16 = icmp_ugt  i11 %add_ln39_1, i11 735

]]></Node>
<StgValue><ssdm name="p_mid16"/></StgValue>
</operation>

<operation id="212" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader:26 %select_ln37_2 = select i1 %and_ln34, i1 %p_mid16, i1 %select_ln34_2

]]></Node>
<StgValue><ssdm name="select_ln37_2"/></StgValue>
</operation>

<operation id="213" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
.preheader:27 %select_ln37_3 = select i1 %and_ln34, i11 %add_ln39_1, i11 %select_ln34_3

]]></Node>
<StgValue><ssdm name="select_ln37_3"/></StgValue>
</operation>

<operation id="214" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="22" op_0_bw="22" op_1_bw="11" op_2_bw="11">
<![CDATA[
.preheader:28 %sext_ln49_1_mid2_v = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i11.i11, i11 %select_ln37_3, i11 0

]]></Node>
<StgValue><ssdm name="sext_ln49_1_mid2_v"/></StgValue>
</operation>

<operation id="215" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="23" op_0_bw="22">
<![CDATA[
.preheader:29 %sext_ln37 = sext i22 %sext_ln49_1_mid2_v

]]></Node>
<StgValue><ssdm name="sext_ln37"/></StgValue>
</operation>

<operation id="216" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="20" op_0_bw="20" op_1_bw="11" op_2_bw="9">
<![CDATA[
.preheader:30 %sext_ln42_mid2_v = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i11.i9, i11 %select_ln37_3, i9 0

]]></Node>
<StgValue><ssdm name="sext_ln42_mid2_v"/></StgValue>
</operation>

<operation id="217" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="23" op_0_bw="20">
<![CDATA[
.preheader:31 %sext_ln42_mid2_v_cast = sext i20 %sext_ln42_mid2_v

]]></Node>
<StgValue><ssdm name="sext_ln42_mid2_v_cast"/></StgValue>
</operation>

<operation id="218" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="12" op_0_bw="7">
<![CDATA[
.preheader:42 %sext_ln46 = sext i7 %add_ln46_1

]]></Node>
<StgValue><ssdm name="sext_ln46"/></StgValue>
</operation>

<operation id="219" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:43 %add_ln46 = add i12 %sext_ln46, i12 %zext_ln130_2

]]></Node>
<StgValue><ssdm name="add_ln46"/></StgValue>
</operation>

<operation id="220" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:44 %icmp_ln46 = icmp_ugt  i12 %add_ln46, i12 1279

]]></Node>
<StgValue><ssdm name="icmp_ln46"/></StgValue>
</operation>

<operation id="221" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:45 %or_ln46 = or i1 %icmp_ln46, i1 %select_ln37_2

]]></Node>
<StgValue><ssdm name="or_ln46"/></StgValue>
</operation>

<operation id="222" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:46 %br_ln46 = br i1 %or_ln46, void, void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="223" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
<literal name="or_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="13" op_0_bw="13" op_1_bw="12" op_2_bw="1">
<![CDATA[
:0 %tmp_8 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i12.i1, i12 %add_ln46, i1 0

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="224" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
<literal name="or_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="23" op_0_bw="13">
<![CDATA[
:1 %zext_ln49 = zext i13 %tmp_8

]]></Node>
<StgValue><ssdm name="zext_ln49"/></StgValue>
</operation>

<operation id="225" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
<literal name="or_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:2 %add_ln49 = add i23 %sext_ln37, i23 %zext_ln49

]]></Node>
<StgValue><ssdm name="add_ln49"/></StgValue>
</operation>

<operation id="226" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
<literal name="or_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:3 %add_ln49_1 = add i23 %add_ln49, i23 %sext_ln42_mid2_v_cast

]]></Node>
<StgValue><ssdm name="add_ln49_1"/></StgValue>
</operation>

<operation id="227" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i:1 %switch_ln47 = switch i2 %select_ln34_1, void %branch2, i2 0, void %branch0, i2 1, void %branch1

]]></Node>
<StgValue><ssdm name="switch_ln47"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="228" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="23">
<![CDATA[
.preheader:8 %zext_ln34_1 = zext i23 %mul_ln34

]]></Node>
<StgValue><ssdm name="zext_ln34_1"/></StgValue>
</operation>

<operation id="229" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:9 %add_ln34_1 = add i64 %zext_ln34_1, i64 %input_feature_map_read

]]></Node>
<StgValue><ssdm name="add_ln34_1"/></StgValue>
</operation>

<operation id="230" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
<literal name="or_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="23">
<![CDATA[
:4 %sext_ln49_1 = sext i23 %add_ln49_1

]]></Node>
<StgValue><ssdm name="sext_ln49_1"/></StgValue>
</operation>

<operation id="231" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
<literal name="or_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5 %add_ln49_2 = add i64 %sext_ln49_1, i64 %add_ln34_1

]]></Node>
<StgValue><ssdm name="add_ln49_2"/></StgValue>
</operation>

<operation id="232" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
<literal name="or_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6 %trunc_ln1 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln49_2, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="233" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
<literal name="or_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="63">
<![CDATA[
:7 %sext_ln49 = sext i63 %trunc_ln1

]]></Node>
<StgValue><ssdm name="sext_ln49"/></StgValue>
</operation>

<operation id="234" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
<literal name="or_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
:8 %fm_addr = getelementptr i16 %fm, i64 %sext_ln49

]]></Node>
<StgValue><ssdm name="fm_addr"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="235" st_id="7" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
<literal name="or_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:9 %fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %fm_addr, i32 1

]]></Node>
<StgValue><ssdm name="fm_load_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="236" st_id="8" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
<literal name="or_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:9 %fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %fm_addr, i32 1

]]></Node>
<StgValue><ssdm name="fm_load_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="237" st_id="9" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
<literal name="or_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:9 %fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %fm_addr, i32 1

]]></Node>
<StgValue><ssdm name="fm_load_req"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="238" st_id="10" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
<literal name="or_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:9 %fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %fm_addr, i32 1

]]></Node>
<StgValue><ssdm name="fm_load_req"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="239" st_id="11" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
<literal name="or_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:9 %fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %fm_addr, i32 1

]]></Node>
<StgValue><ssdm name="fm_load_req"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="240" st_id="12" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
<literal name="or_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:9 %fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %fm_addr, i32 1

]]></Node>
<StgValue><ssdm name="fm_load_req"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="241" st_id="13" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
<literal name="or_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:9 %fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %fm_addr, i32 1

]]></Node>
<StgValue><ssdm name="fm_load_req"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="242" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="12" op_0_bw="6">
<![CDATA[
.preheader:21 %zext_ln47 = zext i6 %select_ln37_1

]]></Node>
<StgValue><ssdm name="zext_ln47"/></StgValue>
</operation>

<operation id="243" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:22 %mul_ln47 = mul i12 %zext_ln47, i12 46

]]></Node>
<StgValue><ssdm name="mul_ln47"/></StgValue>
</operation>

<operation id="244" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="12" op_0_bw="6">
<![CDATA[
.preheader:33 %zext_ln47_1 = zext i6 %select_ln37

]]></Node>
<StgValue><ssdm name="zext_ln47_1"/></StgValue>
</operation>

<operation id="245" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:34 %add_ln47 = add i12 %mul_ln47, i12 %zext_ln47_1

]]></Node>
<StgValue><ssdm name="add_ln47"/></StgValue>
</operation>

<operation id="246" st_id="14" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
<literal name="or_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
:10 %fm_addr_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i16 %fm_addr

]]></Node>
<StgValue><ssdm name="fm_addr_read"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="247" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="248" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2 %empty_31 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 7176, i64 7176, i64 7176

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="249" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader:12 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="250" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:17 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="251" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader:32 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="252" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="12">
<![CDATA[
.preheader:35 %zext_ln47_2 = zext i12 %add_ln47

]]></Node>
<StgValue><ssdm name="zext_ln47_2"/></StgValue>
</operation>

<operation id="253" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:36 %conv_in_buf_V_0_addr = getelementptr i16 %conv_in_buf_V_0, i64 0, i64 %zext_ln47_2

]]></Node>
<StgValue><ssdm name="conv_in_buf_V_0_addr"/></StgValue>
</operation>

<operation id="254" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:37 %conv_in_buf_V_1_addr = getelementptr i16 %conv_in_buf_V_1, i64 0, i64 %zext_ln47_2

]]></Node>
<StgValue><ssdm name="conv_in_buf_V_1_addr"/></StgValue>
</operation>

<operation id="255" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:38 %conv_in_buf_V_2_addr = getelementptr i16 %conv_in_buf_V_2, i64 0, i64 %zext_ln47_2

]]></Node>
<StgValue><ssdm name="conv_in_buf_V_2_addr"/></StgValue>
</operation>

<operation id="256" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:39 %specloopname_ln42 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1

]]></Node>
<StgValue><ssdm name="specloopname_ln42"/></StgValue>
</operation>

<operation id="257" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
<literal name="or_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0">
<![CDATA[
:11 %br_ln0 = br void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="258" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i:0 %storemerge = phi i16 %fm_addr_read, void, i16 0, void %.preheader

]]></Node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>

<operation id="259" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln34_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
branch1:0 %store_ln47 = store i16 %storemerge, i12 %conv_in_buf_V_1_addr

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="260" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln34_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0">
<![CDATA[
branch1:1 %br_ln47 = br void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i47

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>

<operation id="261" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln34_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
branch0:0 %store_ln47 = store i16 %storemerge, i12 %conv_in_buf_V_0_addr

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="262" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln34_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0">
<![CDATA[
branch0:1 %br_ln47 = br void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i47

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>

<operation id="263" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln34_1" val="!0"/>
<literal name="select_ln34_1" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
branch2:0 %store_ln47 = store i16 %storemerge, i12 %conv_in_buf_V_2_addr

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="264" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln34_1" val="!0"/>
<literal name="select_ln34_1" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0">
<![CDATA[
branch2:1 %br_ln47 = br void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i47

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="265" st_id="16" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="64" op_14_bw="64" op_15_bw="4">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:0 %call_ret = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_ping_V_0, i16 %conv_wt_buf_ping_V_1, i16 %conv_wt_buf_ping_V_2, i16 %conv_wt_buf_ping_V_3, i16 %conv_wt_buf_ping_V_4, i16 %conv_wt_buf_ping_V_5, i16 %conv_wt_buf_ping_V_6, i16 %conv_bias_buf_ping_V_0_210, i16 %conv_bias_buf_ping_V_1_212, i16 %conv_bias_buf_ping_V_2_214, i16 %conv_bias_buf_ping_V_3_216, i64 %layer_weights_read, i64 %layer_bias_read, i4 0

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="266" st_id="17" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="64" op_14_bw="64" op_15_bw="4">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:0 %call_ret = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_ping_V_0, i16 %conv_wt_buf_ping_V_1, i16 %conv_wt_buf_ping_V_2, i16 %conv_wt_buf_ping_V_3, i16 %conv_wt_buf_ping_V_4, i16 %conv_wt_buf_ping_V_5, i16 %conv_wt_buf_ping_V_6, i16 %conv_bias_buf_ping_V_0_210, i16 %conv_bias_buf_ping_V_1_212, i16 %conv_bias_buf_ping_V_2_214, i16 %conv_bias_buf_ping_V_3_216, i64 %layer_weights_read, i64 %layer_bias_read, i4 0

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="267" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="16" op_0_bw="64">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:1 %conv_bias_buf_ping_V_0 = extractvalue i64 %call_ret

]]></Node>
<StgValue><ssdm name="conv_bias_buf_ping_V_0"/></StgValue>
</operation>

<operation id="268" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="16" op_0_bw="64">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:2 %conv_bias_buf_ping_V_1 = extractvalue i64 %call_ret

]]></Node>
<StgValue><ssdm name="conv_bias_buf_ping_V_1"/></StgValue>
</operation>

<operation id="269" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="16" op_0_bw="64">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:3 %conv_bias_buf_ping_V_2 = extractvalue i64 %call_ret

]]></Node>
<StgValue><ssdm name="conv_bias_buf_ping_V_2"/></StgValue>
</operation>

<operation id="270" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="16" op_0_bw="64">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:4 %conv_bias_buf_ping_V_3 = extractvalue i64 %call_ret

]]></Node>
<StgValue><ssdm name="conv_bias_buf_ping_V_3"/></StgValue>
</operation>

<operation id="271" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:5 %br_ln94 = br void %.split16._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="272" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.split16._crit_edge:0 %conv_bias_buf_ping_V_3_3 = phi i16 %conv_bias_buf_ping_V_3, void %_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit, i16 %conv_bias_buf_ping_V_3_216, void %.split20

]]></Node>
<StgValue><ssdm name="conv_bias_buf_ping_V_3_3"/></StgValue>
</operation>

<operation id="273" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.split16._crit_edge:1 %conv_bias_buf_ping_V_2_3 = phi i16 %conv_bias_buf_ping_V_2, void %_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit, i16 %conv_bias_buf_ping_V_2_214, void %.split20

]]></Node>
<StgValue><ssdm name="conv_bias_buf_ping_V_2_3"/></StgValue>
</operation>

<operation id="274" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.split16._crit_edge:2 %conv_bias_buf_ping_V_1_3 = phi i16 %conv_bias_buf_ping_V_1, void %_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit, i16 %conv_bias_buf_ping_V_1_212, void %.split20

]]></Node>
<StgValue><ssdm name="conv_bias_buf_ping_V_1_3"/></StgValue>
</operation>

<operation id="275" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.split16._crit_edge:3 %conv_bias_buf_ping_V_0_3 = phi i16 %conv_bias_buf_ping_V_0, void %_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit, i16 %conv_bias_buf_ping_V_0_210, void %.split20

]]></Node>
<StgValue><ssdm name="conv_bias_buf_ping_V_0_3"/></StgValue>
</operation>

<operation id="276" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="4" op_0_bw="5">
<![CDATA[
.split16._crit_edge:4 %empty_32 = trunc i5 %select_ln24

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="277" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="5">
<![CDATA[
.split16._crit_edge:5 %empty_33 = trunc i5 %select_ln24

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="278" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split16._crit_edge:6 %br_ln96 = br i1 %empty_33, void, void

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>

<operation id="279" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="16" op_0_bw="16">
<![CDATA[
:0 %conv_bias_buf_pong_V_0_1_load = load i16 %conv_bias_buf_pong_V_0_1

]]></Node>
<StgValue><ssdm name="conv_bias_buf_pong_V_0_1_load"/></StgValue>
</operation>

<operation id="280" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="16" op_0_bw="16">
<![CDATA[
:1 %conv_bias_buf_pong_V_1_1_load = load i16 %conv_bias_buf_pong_V_1_1

]]></Node>
<StgValue><ssdm name="conv_bias_buf_pong_V_1_1_load"/></StgValue>
</operation>

<operation id="281" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="16" op_0_bw="16">
<![CDATA[
:2 %conv_bias_buf_pong_V_2_1_load = load i16 %conv_bias_buf_pong_V_2_1

]]></Node>
<StgValue><ssdm name="conv_bias_buf_pong_V_2_1_load"/></StgValue>
</operation>

<operation id="282" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="16" op_0_bw="16">
<![CDATA[
:3 %conv_bias_buf_pong_V_3_1_load = load i16 %conv_bias_buf_pong_V_3_1

]]></Node>
<StgValue><ssdm name="conv_bias_buf_pong_V_3_1_load"/></StgValue>
</operation>

<operation id="283" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
:4 %call_ln125 = call void @conv_7x7, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i16 %conv_in_buf_V_0, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_wt_buf_pong_V_0, i16 %conv_wt_buf_pong_V_1, i16 %conv_wt_buf_pong_V_2, i16 %conv_wt_buf_pong_V_3, i16 %conv_wt_buf_pong_V_4, i16 %conv_wt_buf_pong_V_5, i16 %conv_wt_buf_pong_V_6, i16 %conv_bias_buf_pong_V_0_1_load, i16 %conv_bias_buf_pong_V_1_1_load, i16 %conv_bias_buf_pong_V_2_1_load, i16 %conv_bias_buf_pong_V_3_1_load

]]></Node>
<StgValue><ssdm name="call_ln125"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="284" st_id="18" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="0" op_20_bw="0">
<![CDATA[
:0 %call_ln98 = call void @conv_7x7, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i16 %conv_in_buf_V_0, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_wt_buf_ping_V_0, i16 %conv_wt_buf_ping_V_1, i16 %conv_wt_buf_ping_V_2, i16 %conv_wt_buf_ping_V_3, i16 %conv_wt_buf_ping_V_4, i16 %conv_wt_buf_ping_V_5, i16 %conv_wt_buf_ping_V_6, i16 %conv_bias_buf_ping_V_0_3, i16 %conv_bias_buf_ping_V_1_3, i16 %conv_bias_buf_ping_V_2_3, i16 %conv_bias_buf_ping_V_3_3

]]></Node>
<StgValue><ssdm name="call_ln98"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="285" st_id="19" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="0" op_20_bw="0">
<![CDATA[
:0 %call_ln98 = call void @conv_7x7, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i16 %conv_in_buf_V_0, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_wt_buf_ping_V_0, i16 %conv_wt_buf_ping_V_1, i16 %conv_wt_buf_ping_V_2, i16 %conv_wt_buf_ping_V_3, i16 %conv_wt_buf_ping_V_4, i16 %conv_wt_buf_ping_V_5, i16 %conv_wt_buf_ping_V_6, i16 %conv_bias_buf_ping_V_0_3, i16 %conv_bias_buf_ping_V_1_3, i16 %conv_bias_buf_ping_V_2_3, i16 %conv_bias_buf_ping_V_3_3

]]></Node>
<StgValue><ssdm name="call_ln98"/></StgValue>
</operation>

<operation id="286" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
:1 %shl_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %empty_32, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="287" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="19" op_0_bw="19" op_1_bw="9" op_2_bw="10">
<![CDATA[
:2 %shl_ln130_2_mid = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %trunc_ln39_2_mid2, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln130_2_mid"/></StgValue>
</operation>

<operation id="288" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="17" op_0_bw="17" op_1_bw="9" op_2_bw="8">
<![CDATA[
:3 %shl_ln130_3_mid = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i9.i8, i9 %trunc_ln39_2_mid2, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln130_3_mid"/></StgValue>
</operation>

<operation id="289" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="19" op_0_bw="17">
<![CDATA[
:4 %zext_ln125_3 = zext i17 %shl_ln130_3_mid

]]></Node>
<StgValue><ssdm name="zext_ln125_3"/></StgValue>
</operation>

<operation id="290" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:5 %add_ln130_6 = add i19 %shl_ln130_2_mid, i19 %zext_ln65

]]></Node>
<StgValue><ssdm name="add_ln130_6"/></StgValue>
</operation>

<operation id="291" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:6 %add_ln130_7 = add i19 %add_ln130_6, i19 %zext_ln125_3

]]></Node>
<StgValue><ssdm name="add_ln130_7"/></StgValue>
</operation>

<operation id="292" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="19">
<![CDATA[
:7 %zext_ln130_4 = zext i19 %add_ln130_7

]]></Node>
<StgValue><ssdm name="zext_ln130_4"/></StgValue>
</operation>

<operation id="293" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0">
<![CDATA[
:8 %br_ln119 = br void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i79

]]></Node>
<StgValue><ssdm name="br_ln119"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="294" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i79:0 %indvar_flatten97 = phi i11 0, void, i11 %add_ln119_3, void %BurstBB332

]]></Node>
<StgValue><ssdm name="indvar_flatten97"/></StgValue>
</operation>

<operation id="295" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i79:5 %add_ln119_3 = add i11 %indvar_flatten97, i11 1

]]></Node>
<StgValue><ssdm name="add_ln119_3"/></StgValue>
</operation>

<operation id="296" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i79:22 %icmp_ln119_1 = icmp_eq  i11 %indvar_flatten97, i11 1840

]]></Node>
<StgValue><ssdm name="icmp_ln119_1"/></StgValue>
</operation>

<operation id="297" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i79:23 %br_ln119 = br i1 %icmp_ln119_1, void %.split14, void %_Z25store_output_tile_to_DRAMPA368_A640_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA23_A20_S2_iii.exit

]]></Node>
<StgValue><ssdm name="br_ln119"/></StgValue>
</operation>

<operation id="298" st_id="20" stage="15" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split14:62 %empty_37 = urem i11 %indvar_flatten97, i11 20

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="299" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="0">
<![CDATA[
BurstBB332:0 %br_ln0 = br void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i79

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="300" st_id="21" stage="14" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split14:62 %empty_37 = urem i11 %indvar_flatten97, i11 20

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="301" st_id="21" stage="15" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
BurstBB:4 %empty_39 = urem i11 %add_ln119_3, i11 20

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="302" st_id="22" stage="13" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split14:62 %empty_37 = urem i11 %indvar_flatten97, i11 20

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="303" st_id="22" stage="14" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
BurstBB:4 %empty_39 = urem i11 %add_ln119_3, i11 20

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="304" st_id="23" stage="12" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split14:62 %empty_37 = urem i11 %indvar_flatten97, i11 20

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="305" st_id="23" stage="13" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
BurstBB:4 %empty_39 = urem i11 %add_ln119_3, i11 20

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="306" st_id="24" stage="11" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split14:62 %empty_37 = urem i11 %indvar_flatten97, i11 20

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="307" st_id="24" stage="12" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
BurstBB:4 %empty_39 = urem i11 %add_ln119_3, i11 20

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="308" st_id="25" stage="10" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split14:62 %empty_37 = urem i11 %indvar_flatten97, i11 20

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="309" st_id="25" stage="11" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
BurstBB:4 %empty_39 = urem i11 %add_ln119_3, i11 20

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="310" st_id="26" stage="9" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split14:62 %empty_37 = urem i11 %indvar_flatten97, i11 20

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="311" st_id="26" stage="10" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
BurstBB:4 %empty_39 = urem i11 %add_ln119_3, i11 20

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="312" st_id="27" stage="8" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split14:62 %empty_37 = urem i11 %indvar_flatten97, i11 20

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="313" st_id="27" stage="9" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
BurstBB:4 %empty_39 = urem i11 %add_ln119_3, i11 20

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="314" st_id="28" stage="7" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split14:62 %empty_37 = urem i11 %indvar_flatten97, i11 20

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="315" st_id="28" stage="8" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
BurstBB:4 %empty_39 = urem i11 %add_ln119_3, i11 20

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="316" st_id="29" stage="6" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split14:62 %empty_37 = urem i11 %indvar_flatten97, i11 20

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="317" st_id="29" stage="7" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
BurstBB:4 %empty_39 = urem i11 %add_ln119_3, i11 20

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="318" st_id="30" stage="5" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split14:62 %empty_37 = urem i11 %indvar_flatten97, i11 20

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="319" st_id="30" stage="6" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
BurstBB:4 %empty_39 = urem i11 %add_ln119_3, i11 20

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="320" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i79:1 %f = phi i3 0, void, i3 %select_ln119_5, void %BurstBB332

]]></Node>
<StgValue><ssdm name="f"/></StgValue>
</operation>

<operation id="321" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i79:2 %indvar_flatten52 = phi i10 0, void, i10 %select_ln122_7, void %BurstBB332

]]></Node>
<StgValue><ssdm name="indvar_flatten52"/></StgValue>
</operation>

<operation id="322" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="6" op_0_bw="3">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i79:6 %zext_ln119_1 = zext i3 %f

]]></Node>
<StgValue><ssdm name="zext_ln119_1"/></StgValue>
</operation>

<operation id="323" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i79:7 %empty_34 = add i6 %zext_ln119_1, i6 %shl_ln

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="324" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split14:0 %add_ln119 = add i3 %f, i3 1

]]></Node>
<StgValue><ssdm name="add_ln119"/></StgValue>
</operation>

<operation id="325" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split14:3 %icmp_ln122_1 = icmp_eq  i10 %indvar_flatten52, i10 460

]]></Node>
<StgValue><ssdm name="icmp_ln122_1"/></StgValue>
</operation>

<operation id="326" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="6" op_0_bw="3">
<![CDATA[
.split14:5 %zext_ln119_3 = zext i3 %add_ln119

]]></Node>
<StgValue><ssdm name="zext_ln119_3"/></StgValue>
</operation>

<operation id="327" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split14:6 %p_mid163 = add i6 %zext_ln119_3, i6 %shl_ln

]]></Node>
<StgValue><ssdm name="p_mid163"/></StgValue>
</operation>

<operation id="328" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.split14:10 %select_ln119_5 = select i1 %icmp_ln122_1, i3 %add_ln119, i3 %f

]]></Node>
<StgValue><ssdm name="select_ln119_5"/></StgValue>
</operation>

<operation id="329" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="2" op_0_bw="3">
<![CDATA[
.split14:11 %trunc_ln119_1 = trunc i3 %select_ln119_5

]]></Node>
<StgValue><ssdm name="trunc_ln119_1"/></StgValue>
</operation>

<operation id="330" st_id="31" stage="4" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split14:62 %empty_37 = urem i11 %indvar_flatten97, i11 20

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="331" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
BurstBB:2 %add_ln122_3 = add i10 %indvar_flatten52, i10 1

]]></Node>
<StgValue><ssdm name="add_ln122_3"/></StgValue>
</operation>

<operation id="332" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
BurstBB:3 %select_ln122_7 = select i1 %icmp_ln122_1, i10 1, i10 %add_ln122_3

]]></Node>
<StgValue><ssdm name="select_ln122_7"/></StgValue>
</operation>

<operation id="333" st_id="31" stage="5" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
BurstBB:4 %empty_39 = urem i11 %add_ln119_3, i11 20

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="334" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i79:3 %i_1 = phi i5 0, void, i5 %select_ln122_4, void %BurstBB332

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="335" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i79:4 %j_2 = phi i5 0, void, i5 %add_ln125, void %BurstBB332

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="336" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="25" op_0_bw="6">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i79:8 %zext_ln130_1 = zext i6 %empty_34

]]></Node>
<StgValue><ssdm name="zext_ln130_1"/></StgValue>
</operation>

<operation id="337" st_id="32" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i79:9 %mul_ln130 = mul i25 %zext_ln130_1, i25 471040

]]></Node>
<StgValue><ssdm name="mul_ln130"/></StgValue>
</operation>

<operation id="338" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split14:4 %select_ln119_4 = select i1 %icmp_ln122_1, i5 0, i5 %i_1

]]></Node>
<StgValue><ssdm name="select_ln119_4"/></StgValue>
</operation>

<operation id="339" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="25" op_0_bw="6">
<![CDATA[
.split14:7 %zext_ln130_10 = zext i6 %p_mid163

]]></Node>
<StgValue><ssdm name="zext_ln130_10"/></StgValue>
</operation>

<operation id="340" st_id="32" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.split14:8 %mul_ln130_3 = mul i25 %zext_ln130_10, i25 471040

]]></Node>
<StgValue><ssdm name="mul_ln130_3"/></StgValue>
</operation>

<operation id="341" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split14:16 %xor_ln119_1 = xor i1 %icmp_ln122_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln119_1"/></StgValue>
</operation>

<operation id="342" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split14:17 %icmp_ln125_1 = icmp_eq  i5 %j_2, i5 20

]]></Node>
<StgValue><ssdm name="icmp_ln125_1"/></StgValue>
</operation>

<operation id="343" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split14:18 %and_ln119_1 = and i1 %icmp_ln125_1, i1 %xor_ln119_1

]]></Node>
<StgValue><ssdm name="and_ln119_1"/></StgValue>
</operation>

<operation id="344" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split14:19 %add_ln122 = add i5 %select_ln119_4, i5 1

]]></Node>
<StgValue><ssdm name="add_ln122"/></StgValue>
</operation>

<operation id="345" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split14:21 %or_ln122_1 = or i1 %and_ln119_1, i1 %icmp_ln122_1

]]></Node>
<StgValue><ssdm name="or_ln122_1"/></StgValue>
</operation>

<operation id="346" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split14:22 %select_ln122_3 = select i1 %or_ln122_1, i5 0, i5 %j_2

]]></Node>
<StgValue><ssdm name="select_ln122_3"/></StgValue>
</operation>

<operation id="347" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split14:23 %select_ln122_4 = select i1 %and_ln119_1, i5 %add_ln122, i5 %select_ln119_4

]]></Node>
<StgValue><ssdm name="select_ln122_4"/></StgValue>
</operation>

<operation id="348" st_id="32" stage="3" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split14:62 %empty_37 = urem i11 %indvar_flatten97, i11 20

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="349" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
BurstBB:1 %add_ln125 = add i5 %select_ln122_3, i5 1

]]></Node>
<StgValue><ssdm name="add_ln125"/></StgValue>
</operation>

<operation id="350" st_id="32" stage="4" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
BurstBB:4 %empty_39 = urem i11 %add_ln119_3, i11 20

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="351" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="64" op_0_bw="25">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i79:10 %zext_ln1495_1 = zext i25 %mul_ln130

]]></Node>
<StgValue><ssdm name="zext_ln1495_1"/></StgValue>
</operation>

<operation id="352" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i79:11 %add_ln130_8 = add i64 %zext_ln1495_1, i64 %output_feature_map_read

]]></Node>
<StgValue><ssdm name="add_ln130_8"/></StgValue>
</operation>

<operation id="353" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122_1" val="0"/>
<literal name="and_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="9" op_0_bw="5">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i79:12 %zext_ln122_1 = zext i5 %i_1

]]></Node>
<StgValue><ssdm name="zext_ln122_1"/></StgValue>
</operation>

<operation id="354" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122_1" val="0"/>
<literal name="and_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i79:13 %empty_35 = add i9 %zext_ln122_1, i9 %trunc_ln39_2_mid2

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="355" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122_1" val="0"/>
<literal name="and_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="19" op_0_bw="19" op_1_bw="9" op_2_bw="10">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i79:14 %shl_ln130_2 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %empty_35, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln130_2"/></StgValue>
</operation>

<operation id="356" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122_1" val="0"/>
<literal name="and_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="17" op_0_bw="17" op_1_bw="9" op_2_bw="8">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i79:15 %shl_ln130_3 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i9.i8, i9 %empty_35, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln130_3"/></StgValue>
</operation>

<operation id="357" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122_1" val="0"/>
<literal name="and_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="19" op_0_bw="17">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i79:16 %zext_ln125_1 = zext i17 %shl_ln130_3

]]></Node>
<StgValue><ssdm name="zext_ln125_1"/></StgValue>
</operation>

<operation id="358" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122_1" val="0"/>
<literal name="and_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i79:17 %add_ln130_9 = add i19 %shl_ln130_2, i19 %zext_ln65

]]></Node>
<StgValue><ssdm name="add_ln130_9"/></StgValue>
</operation>

<operation id="359" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122_1" val="0"/>
<literal name="and_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i79:18 %add_ln130_10 = add i19 %add_ln130_9, i19 %zext_ln125_1

]]></Node>
<StgValue><ssdm name="add_ln130_10"/></StgValue>
</operation>

<operation id="360" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="25">
<![CDATA[
.split14:9 %zext_ln1495_3 = zext i25 %mul_ln130_3

]]></Node>
<StgValue><ssdm name="zext_ln1495_3"/></StgValue>
</operation>

<operation id="361" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split14:12 %add_ln130_17 = add i64 %zext_ln1495_3, i64 %output_feature_map_read

]]></Node>
<StgValue><ssdm name="add_ln130_17"/></StgValue>
</operation>

<operation id="362" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.split14:24 %p_shl3_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %select_ln122_4, i4 0

]]></Node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="363" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
.split14:25 %tmp_6 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %select_ln122_4, i2 0

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="364" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="9" op_0_bw="7">
<![CDATA[
.split14:26 %zext_ln1495_7 = zext i7 %tmp_6

]]></Node>
<StgValue><ssdm name="zext_ln1495_7"/></StgValue>
</operation>

<operation id="365" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split14:27 %add_ln1495_2 = add i9 %p_shl3_cast, i9 %zext_ln1495_7

]]></Node>
<StgValue><ssdm name="add_ln1495_2"/></StgValue>
</operation>

<operation id="366" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
<literal name="and_ln119_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="9" op_0_bw="5">
<![CDATA[
.split14:28 %zext_ln122_3 = zext i5 %add_ln122

]]></Node>
<StgValue><ssdm name="zext_ln122_3"/></StgValue>
</operation>

<operation id="367" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
<literal name="and_ln119_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split14:29 %p_mid150 = add i9 %zext_ln122_3, i9 %trunc_ln39_2_mid2

]]></Node>
<StgValue><ssdm name="p_mid150"/></StgValue>
</operation>

<operation id="368" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
<literal name="and_ln119_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="19" op_0_bw="19" op_1_bw="9" op_2_bw="10">
<![CDATA[
.split14:30 %shl_ln130_2_mid1 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %p_mid150, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln130_2_mid1"/></StgValue>
</operation>

<operation id="369" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
<literal name="and_ln119_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="17" op_0_bw="17" op_1_bw="9" op_2_bw="8">
<![CDATA[
.split14:31 %shl_ln130_3_mid1 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i9.i8, i9 %p_mid150, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln130_3_mid1"/></StgValue>
</operation>

<operation id="370" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
<literal name="and_ln119_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="19" op_0_bw="17">
<![CDATA[
.split14:32 %zext_ln125_5 = zext i17 %shl_ln130_3_mid1

]]></Node>
<StgValue><ssdm name="zext_ln125_5"/></StgValue>
</operation>

<operation id="371" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
<literal name="and_ln119_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.split14:33 %add_ln130_19 = add i19 %shl_ln130_2_mid1, i19 %zext_ln65

]]></Node>
<StgValue><ssdm name="add_ln130_19"/></StgValue>
</operation>

<operation id="372" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
<literal name="and_ln119_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.split14:34 %add_ln130_20 = add i19 %add_ln130_19, i19 %zext_ln125_5

]]></Node>
<StgValue><ssdm name="add_ln130_20"/></StgValue>
</operation>

<operation id="373" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="9" op_0_bw="5">
<![CDATA[
.split14:44 %zext_ln1495_8 = zext i5 %select_ln122_3

]]></Node>
<StgValue><ssdm name="zext_ln1495_8"/></StgValue>
</operation>

<operation id="374" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split14:45 %add_ln1495_3 = add i9 %add_ln1495_2, i9 %zext_ln1495_8

]]></Node>
<StgValue><ssdm name="add_ln1495_3"/></StgValue>
</operation>

<operation id="375" st_id="33" stage="2" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split14:62 %empty_37 = urem i11 %indvar_flatten97, i11 20

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="376" st_id="33" stage="3" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
BurstBB:4 %empty_39 = urem i11 %add_ln119_3, i11 20

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="377" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122_1" val="0"/>
<literal name="and_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="64" op_0_bw="19">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i79:19 %zext_ln130_6 = zext i19 %add_ln130_10

]]></Node>
<StgValue><ssdm name="zext_ln130_6"/></StgValue>
</operation>

<operation id="378" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122_1" val="0"/>
<literal name="and_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i79:20 %add_ln130_11 = add i64 %zext_ln130_6, i64 %add_ln130_8

]]></Node>
<StgValue><ssdm name="add_ln130_11"/></StgValue>
</operation>

<operation id="379" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i79:21 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="380" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
<literal name="and_ln119_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:13 %select_ln119_6 = select i1 %icmp_ln122_1, i64 %add_ln130_17, i64 %add_ln130_8

]]></Node>
<StgValue><ssdm name="select_ln119_6"/></StgValue>
</operation>

<operation id="381" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
<literal name="icmp_ln122_1" val="1"/>
<literal name="and_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split14:14 %add_ln130_18 = add i64 %zext_ln130_4, i64 %add_ln130_17

]]></Node>
<StgValue><ssdm name="add_ln130_18"/></StgValue>
</operation>

<operation id="382" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
<literal name="and_ln119_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="64" op_0_bw="19">
<![CDATA[
.split14:35 %zext_ln130_11 = zext i19 %add_ln130_20

]]></Node>
<StgValue><ssdm name="zext_ln130_11"/></StgValue>
</operation>

<operation id="383" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
<literal name="and_ln119_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split14:36 %add_ln130_21 = add i64 %zext_ln130_11, i64 %select_ln119_6

]]></Node>
<StgValue><ssdm name="add_ln130_21"/></StgValue>
</operation>

<operation id="384" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
<literal name="and_ln119_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split14:37 %tmp_7 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln130_21, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="385" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
<literal name="icmp_ln122_1" val="1"/>
<literal name="and_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split14:38 %tmp_9 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln130_18, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="386" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
<literal name="icmp_ln122_1" val="0"/>
<literal name="and_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split14:39 %tmp_10 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln130_11, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="387" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
<literal name="and_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="63" op_0_bw="1" op_1_bw="63" op_2_bw="63">
<![CDATA[
.split14:40 %select_ln119_7 = select i1 %icmp_ln122_1, i63 %tmp_9, i63 %tmp_10

]]></Node>
<StgValue><ssdm name="select_ln119_7"/></StgValue>
</operation>

<operation id="388" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="63" op_0_bw="1" op_1_bw="63" op_2_bw="63">
<![CDATA[
.split14:41 %select_ln122_5 = select i1 %and_ln119_1, i63 %tmp_7, i63 %select_ln119_7

]]></Node>
<StgValue><ssdm name="select_ln122_5"/></StgValue>
</operation>

<operation id="389" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="64" op_0_bw="63">
<![CDATA[
.split14:42 %sext_ln122_1 = sext i63 %select_ln122_5

]]></Node>
<StgValue><ssdm name="sext_ln122_1"/></StgValue>
</operation>

<operation id="390" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="64" op_0_bw="9">
<![CDATA[
.split14:46 %zext_ln1495_9 = zext i9 %add_ln1495_3

]]></Node>
<StgValue><ssdm name="zext_ln1495_9"/></StgValue>
</operation>

<operation id="391" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:47 %conv_out_buf_0_V_addr_2 = getelementptr i16 %conv_out_buf_0_V, i64 0, i64 %zext_ln1495_9

]]></Node>
<StgValue><ssdm name="conv_out_buf_0_V_addr_2"/></StgValue>
</operation>

<operation id="392" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:48 %conv_out_buf_1_V_addr_1 = getelementptr i16 %conv_out_buf_1_V, i64 0, i64 %zext_ln1495_9

]]></Node>
<StgValue><ssdm name="conv_out_buf_1_V_addr_1"/></StgValue>
</operation>

<operation id="393" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:49 %conv_out_buf_2_V_addr_1 = getelementptr i16 %conv_out_buf_2_V, i64 0, i64 %zext_ln1495_9

]]></Node>
<StgValue><ssdm name="conv_out_buf_2_V_addr_1"/></StgValue>
</operation>

<operation id="394" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:50 %conv_out_buf_3_V_addr_1 = getelementptr i16 %conv_out_buf_3_V, i64 0, i64 %zext_ln1495_9

]]></Node>
<StgValue><ssdm name="conv_out_buf_3_V_addr_1"/></StgValue>
</operation>

<operation id="395" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="16" op_0_bw="9">
<![CDATA[
.split14:52 %conv_out_buf_0_V_load_1 = load i9 %conv_out_buf_0_V_addr_2

]]></Node>
<StgValue><ssdm name="conv_out_buf_0_V_load_1"/></StgValue>
</operation>

<operation id="396" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="16" op_0_bw="9">
<![CDATA[
.split14:53 %conv_out_buf_1_V_load_1 = load i9 %conv_out_buf_1_V_addr_1

]]></Node>
<StgValue><ssdm name="conv_out_buf_1_V_load_1"/></StgValue>
</operation>

<operation id="397" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="16" op_0_bw="9">
<![CDATA[
.split14:54 %conv_out_buf_2_V_load_1 = load i9 %conv_out_buf_2_V_addr_1

]]></Node>
<StgValue><ssdm name="conv_out_buf_2_V_load_1"/></StgValue>
</operation>

<operation id="398" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="16" op_0_bw="9">
<![CDATA[
.split14:55 %conv_out_buf_3_V_load_1 = load i9 %conv_out_buf_3_V_addr_1

]]></Node>
<StgValue><ssdm name="conv_out_buf_3_V_load_1"/></StgValue>
</operation>

<operation id="399" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.split14:61 %fm_addr_2 = getelementptr i16 %fm, i64 %sext_ln122_1

]]></Node>
<StgValue><ssdm name="fm_addr_2"/></StgValue>
</operation>

<operation id="400" st_id="34" stage="1" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split14:62 %empty_37 = urem i11 %indvar_flatten97, i11 20

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="401" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split14:63 %empty_38 = icmp_eq  i11 %empty_37, i11 0

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="402" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split14:64 %br_ln119 = br i1 %empty_38, void %BurstBB, void %ReqBB

]]></Node>
<StgValue><ssdm name="br_ln119"/></StgValue>
</operation>

<operation id="403" st_id="34" stage="2" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
BurstBB:4 %empty_39 = urem i11 %add_ln119_3, i11 20

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="404" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="16" op_0_bw="9">
<![CDATA[
.split14:52 %conv_out_buf_0_V_load_1 = load i9 %conv_out_buf_0_V_addr_2

]]></Node>
<StgValue><ssdm name="conv_out_buf_0_V_load_1"/></StgValue>
</operation>

<operation id="405" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="16" op_0_bw="9">
<![CDATA[
.split14:53 %conv_out_buf_1_V_load_1 = load i9 %conv_out_buf_1_V_addr_1

]]></Node>
<StgValue><ssdm name="conv_out_buf_1_V_load_1"/></StgValue>
</operation>

<operation id="406" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="16" op_0_bw="9">
<![CDATA[
.split14:54 %conv_out_buf_2_V_load_1 = load i9 %conv_out_buf_2_V_addr_1

]]></Node>
<StgValue><ssdm name="conv_out_buf_2_V_load_1"/></StgValue>
</operation>

<operation id="407" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="16" op_0_bw="9">
<![CDATA[
.split14:55 %conv_out_buf_3_V_load_1 = load i9 %conv_out_buf_3_V_addr_1

]]></Node>
<StgValue><ssdm name="conv_out_buf_3_V_load_1"/></StgValue>
</operation>

<operation id="408" st_id="35" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="2">
<![CDATA[
.split14:56 %tmp_1 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 %conv_out_buf_0_V_load_1, i16 %conv_out_buf_1_V_load_1, i16 %conv_out_buf_2_V_load_1, i16 %conv_out_buf_3_V_load_1, i2 %trunc_ln119_1

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="409" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="15" op_0_bw="16">
<![CDATA[
.split14:57 %trunc_ln1495_1 = trunc i16 %tmp_1

]]></Node>
<StgValue><ssdm name="trunc_ln1495_1"/></StgValue>
</operation>

<operation id="410" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.split14:58 %tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tmp_1, i32 15

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="411" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
.split14:59 %select_ln128 = select i1 %tmp_11, i15 0, i15 %trunc_ln1495_1

]]></Node>
<StgValue><ssdm name="select_ln128"/></StgValue>
</operation>

<operation id="412" st_id="35" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
ReqBB:0 %fm_addr_4_wr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i16P1A, i16 %fm_addr_2, i32 20

]]></Node>
<StgValue><ssdm name="fm_addr_4_wr_req"/></StgValue>
</operation>

<operation id="413" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="0">
<![CDATA[
ReqBB:1 %br_ln0 = br void %BurstBB

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="414" st_id="35" stage="1" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
BurstBB:4 %empty_39 = urem i11 %add_ln119_3, i11 20

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="415" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
BurstBB:5 %empty_40 = icmp_eq  i11 %empty_39, i11 0

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="416" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
BurstBB:6 %br_ln119 = br i1 %empty_40, void %BurstBB332, void %RespBB

]]></Node>
<StgValue><ssdm name="br_ln119"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="417" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split14:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="418" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split14:2 %empty_36 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1840, i64 1840, i64 1840

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="419" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split14:15 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="420" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split14:20 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="421" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split14:43 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="422" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split14:51 %specloopname_ln125 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln125"/></StgValue>
</operation>

<operation id="423" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="16" op_0_bw="15">
<![CDATA[
.split14:60 %zext_ln130_12 = zext i15 %select_ln128

]]></Node>
<StgValue><ssdm name="zext_ln130_12"/></StgValue>
</operation>

<operation id="424" st_id="36" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2" op_4_bw="0">
<![CDATA[
BurstBB:0 %write_ln130 = write void @_ssdm_op_Write.m_axi.i16P1A, i16 %fm_addr_2, i16 %zext_ln130_12, i2 3

]]></Node>
<StgValue><ssdm name="write_ln130"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="425" st_id="37" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
RespBB:0 %fm_addr_4_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %fm_addr_2

]]></Node>
<StgValue><ssdm name="fm_addr_4_wr_resp"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="426" st_id="38" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
RespBB:0 %fm_addr_4_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %fm_addr_2

]]></Node>
<StgValue><ssdm name="fm_addr_4_wr_resp"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="427" st_id="39" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
RespBB:0 %fm_addr_4_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %fm_addr_2

]]></Node>
<StgValue><ssdm name="fm_addr_4_wr_resp"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="428" st_id="40" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
RespBB:0 %fm_addr_4_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %fm_addr_2

]]></Node>
<StgValue><ssdm name="fm_addr_4_wr_resp"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="429" st_id="41" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
RespBB:0 %fm_addr_4_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %fm_addr_2

]]></Node>
<StgValue><ssdm name="fm_addr_4_wr_resp"/></StgValue>
</operation>

<operation id="430" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="0">
<![CDATA[
RespBB:1 %br_ln0 = br void %BurstBB332

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="431" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
_Z25store_output_tile_to_DRAMPA368_A640_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA23_A20_S2_iii.exit:0 %icmp_ln114 = icmp_ult  i5 %select_ln24, i5 15

]]></Node>
<StgValue><ssdm name="icmp_ln114"/></StgValue>
</operation>

<operation id="432" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z25store_output_tile_to_DRAMPA368_A640_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA23_A20_S2_iii.exit:1 %br_ln114 = br i1 %icmp_ln114, void %_Z25store_output_tile_to_DRAMPA368_A640_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA23_A20_S2_iii.exit._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="433" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:4 %add_ln115 = add i4 %empty_32, i4 1

]]></Node>
<StgValue><ssdm name="add_ln115"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="434" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="16" op_0_bw="16">
<![CDATA[
:0 %conv_bias_buf_pong_V_0_1_load_1 = load i16 %conv_bias_buf_pong_V_0_1

]]></Node>
<StgValue><ssdm name="conv_bias_buf_pong_V_0_1_load_1"/></StgValue>
</operation>

<operation id="435" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="16" op_0_bw="16">
<![CDATA[
:1 %conv_bias_buf_pong_V_1_1_load_1 = load i16 %conv_bias_buf_pong_V_1_1

]]></Node>
<StgValue><ssdm name="conv_bias_buf_pong_V_1_1_load_1"/></StgValue>
</operation>

<operation id="436" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="16" op_0_bw="16">
<![CDATA[
:2 %conv_bias_buf_pong_V_2_1_load_1 = load i16 %conv_bias_buf_pong_V_2_1

]]></Node>
<StgValue><ssdm name="conv_bias_buf_pong_V_2_1_load_1"/></StgValue>
</operation>

<operation id="437" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="16" op_0_bw="16">
<![CDATA[
:3 %conv_bias_buf_pong_V_3_1_load_1 = load i16 %conv_bias_buf_pong_V_3_1

]]></Node>
<StgValue><ssdm name="conv_bias_buf_pong_V_3_1_load_1"/></StgValue>
</operation>

<operation id="438" st_id="43" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="64" op_14_bw="64" op_15_bw="4" op_16_bw="0" op_17_bw="0">
<![CDATA[
:5 %call_ret2 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_pong_V_0, i16 %conv_wt_buf_pong_V_1, i16 %conv_wt_buf_pong_V_2, i16 %conv_wt_buf_pong_V_3, i16 %conv_wt_buf_pong_V_4, i16 %conv_wt_buf_pong_V_5, i16 %conv_wt_buf_pong_V_6, i16 %conv_bias_buf_pong_V_0_1_load_1, i16 %conv_bias_buf_pong_V_1_1_load_1, i16 %conv_bias_buf_pong_V_2_1_load_1, i16 %conv_bias_buf_pong_V_3_1_load_1, i64 %layer_weights_read, i64 %layer_bias_read, i4 %add_ln115

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="439" st_id="44" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_33" val="0"/>
<literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="64" op_14_bw="64" op_15_bw="4" op_16_bw="0" op_17_bw="0">
<![CDATA[
:5 %call_ret2 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_pong_V_0, i16 %conv_wt_buf_pong_V_1, i16 %conv_wt_buf_pong_V_2, i16 %conv_wt_buf_pong_V_3, i16 %conv_wt_buf_pong_V_4, i16 %conv_wt_buf_pong_V_5, i16 %conv_wt_buf_pong_V_6, i16 %conv_bias_buf_pong_V_0_1_load_1, i16 %conv_bias_buf_pong_V_1_1_load_1, i16 %conv_bias_buf_pong_V_2_1_load_1, i16 %conv_bias_buf_pong_V_3_1_load_1, i64 %layer_weights_read, i64 %layer_bias_read, i4 %add_ln115

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>

<operation id="440" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_33" val="0"/>
<literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="16" op_0_bw="64">
<![CDATA[
:6 %conv_bias_buf_pong_V_0 = extractvalue i64 %call_ret2

]]></Node>
<StgValue><ssdm name="conv_bias_buf_pong_V_0"/></StgValue>
</operation>

<operation id="441" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_33" val="0"/>
<literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="16" op_0_bw="64">
<![CDATA[
:7 %conv_bias_buf_pong_V_1 = extractvalue i64 %call_ret2

]]></Node>
<StgValue><ssdm name="conv_bias_buf_pong_V_1"/></StgValue>
</operation>

<operation id="442" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_33" val="0"/>
<literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="16" op_0_bw="64">
<![CDATA[
:8 %conv_bias_buf_pong_V_2 = extractvalue i64 %call_ret2

]]></Node>
<StgValue><ssdm name="conv_bias_buf_pong_V_2"/></StgValue>
</operation>

<operation id="443" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_33" val="0"/>
<literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="16" op_0_bw="64">
<![CDATA[
:9 %conv_bias_buf_pong_V_3 = extractvalue i64 %call_ret2

]]></Node>
<StgValue><ssdm name="conv_bias_buf_pong_V_3"/></StgValue>
</operation>

<operation id="444" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_33" val="0"/>
<literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
:10 %store_ln122 = store i16 %conv_bias_buf_pong_V_3, i16 %conv_bias_buf_pong_V_3_1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="445" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_33" val="0"/>
<literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
:11 %store_ln122 = store i16 %conv_bias_buf_pong_V_2, i16 %conv_bias_buf_pong_V_2_1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="446" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_33" val="0"/>
<literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
:12 %store_ln122 = store i16 %conv_bias_buf_pong_V_1, i16 %conv_bias_buf_pong_V_1_1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="447" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_33" val="0"/>
<literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
:13 %store_ln122 = store i16 %conv_bias_buf_pong_V_0, i16 %conv_bias_buf_pong_V_0_1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="448" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_33" val="0"/>
<literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="0">
<![CDATA[
:14 %br_ln122 = br void %_Z25store_output_tile_to_DRAMPA368_A640_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA23_A20_S2_iii.exit._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="449" st_id="44" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_33" val="1"/>
<literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="64" op_14_bw="64" op_15_bw="4" op_16_bw="0" op_17_bw="0">
<![CDATA[
:1 %call_ret1 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_ping_V_0, i16 %conv_wt_buf_ping_V_1, i16 %conv_wt_buf_ping_V_2, i16 %conv_wt_buf_ping_V_3, i16 %conv_wt_buf_ping_V_4, i16 %conv_wt_buf_ping_V_5, i16 %conv_wt_buf_ping_V_6, i16 %conv_bias_buf_ping_V_0_3, i16 %conv_bias_buf_ping_V_1_3, i16 %conv_bias_buf_ping_V_2_3, i16 %conv_bias_buf_ping_V_3_3, i64 %layer_weights_read, i64 %layer_bias_read, i4 %add_ln142

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="450" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_33" val="1"/>
<literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="16" op_0_bw="64">
<![CDATA[
:2 %conv_bias_buf_ping_V_0_1 = extractvalue i64 %call_ret1

]]></Node>
<StgValue><ssdm name="conv_bias_buf_ping_V_0_1"/></StgValue>
</operation>

<operation id="451" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_33" val="1"/>
<literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="16" op_0_bw="64">
<![CDATA[
:3 %conv_bias_buf_ping_V_1_1 = extractvalue i64 %call_ret1

]]></Node>
<StgValue><ssdm name="conv_bias_buf_ping_V_1_1"/></StgValue>
</operation>

<operation id="452" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_33" val="1"/>
<literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="16" op_0_bw="64">
<![CDATA[
:4 %conv_bias_buf_ping_V_2_1 = extractvalue i64 %call_ret1

]]></Node>
<StgValue><ssdm name="conv_bias_buf_ping_V_2_1"/></StgValue>
</operation>

<operation id="453" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_33" val="1"/>
<literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="16" op_0_bw="64">
<![CDATA[
:5 %conv_bias_buf_ping_V_3_1 = extractvalue i64 %call_ret1

]]></Node>
<StgValue><ssdm name="conv_bias_buf_ping_V_3_1"/></StgValue>
</operation>

<operation id="454" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_33" val="1"/>
<literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="0">
<![CDATA[
:6 %br_ln149 = br void %_Z25store_output_tile_to_DRAMPA368_A640_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA23_A20_S2_iii.exit._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="455" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_Z25store_output_tile_to_DRAMPA368_A640_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA23_A20_S2_iii.exit._crit_edge:4 %add_ln75 = add i5 %select_ln24, i5 1

]]></Node>
<StgValue><ssdm name="add_ln75"/></StgValue>
</operation>

<operation id="456" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_Z25store_output_tile_to_DRAMPA368_A640_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA23_A20_S2_iii.exit._crit_edge:5 %add_ln65_1 = add i11 %indvar_flatten167, i11 1

]]></Node>
<StgValue><ssdm name="add_ln65_1"/></StgValue>
</operation>

<operation id="457" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_Z25store_output_tile_to_DRAMPA368_A640_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA23_A20_S2_iii.exit._crit_edge:6 %select_ln65_1 = select i1 %icmp_ln65, i11 1, i11 %add_ln65_1

]]></Node>
<StgValue><ssdm name="select_ln65_1"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="458" st_id="45" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
:4 %call_ln125 = call void @conv_7x7, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i16 %conv_in_buf_V_0, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_wt_buf_pong_V_0, i16 %conv_wt_buf_pong_V_1, i16 %conv_wt_buf_pong_V_2, i16 %conv_wt_buf_pong_V_3, i16 %conv_wt_buf_pong_V_4, i16 %conv_wt_buf_pong_V_5, i16 %conv_wt_buf_pong_V_6, i16 %conv_bias_buf_pong_V_0_1_load, i16 %conv_bias_buf_pong_V_1_1_load, i16 %conv_bias_buf_pong_V_2_1_load, i16 %conv_bias_buf_pong_V_3_1_load

]]></Node>
<StgValue><ssdm name="call_ln125"/></StgValue>
</operation>

<operation id="459" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
:5 %shl_ln114_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %empty_32, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln114_1"/></StgValue>
</operation>

<operation id="460" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="19" op_0_bw="19" op_1_bw="9" op_2_bw="10">
<![CDATA[
:6 %shl_ln130_4_mid = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %trunc_ln39_2_mid2, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln130_4_mid"/></StgValue>
</operation>

<operation id="461" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="17" op_0_bw="17" op_1_bw="9" op_2_bw="8">
<![CDATA[
:7 %shl_ln130_5_mid = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i9.i8, i9 %trunc_ln39_2_mid2, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln130_5_mid"/></StgValue>
</operation>

<operation id="462" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="19" op_0_bw="17">
<![CDATA[
:8 %zext_ln125_2 = zext i17 %shl_ln130_5_mid

]]></Node>
<StgValue><ssdm name="zext_ln125_2"/></StgValue>
</operation>

<operation id="463" st_id="45" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:9 %add_ln130 = add i19 %shl_ln130_4_mid, i19 %zext_ln65

]]></Node>
<StgValue><ssdm name="add_ln130"/></StgValue>
</operation>

<operation id="464" st_id="45" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:10 %add_ln130_3 = add i19 %add_ln130, i19 %zext_ln125_2

]]></Node>
<StgValue><ssdm name="add_ln130_3"/></StgValue>
</operation>

<operation id="465" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="64" op_0_bw="19">
<![CDATA[
:11 %zext_ln130_3 = zext i19 %add_ln130_3

]]></Node>
<StgValue><ssdm name="zext_ln130_3"/></StgValue>
</operation>

<operation id="466" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="0">
<![CDATA[
:12 %br_ln119 = br void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i100

]]></Node>
<StgValue><ssdm name="br_ln119"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="467" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i100:0 %indvar_flatten153 = phi i11 0, void, i11 %add_ln119_2, void %BurstBB336

]]></Node>
<StgValue><ssdm name="indvar_flatten153"/></StgValue>
</operation>

<operation id="468" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i100:5 %add_ln119_2 = add i11 %indvar_flatten153, i11 1

]]></Node>
<StgValue><ssdm name="add_ln119_2"/></StgValue>
</operation>

<operation id="469" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i100:22 %icmp_ln119 = icmp_eq  i11 %indvar_flatten153, i11 1840

]]></Node>
<StgValue><ssdm name="icmp_ln119"/></StgValue>
</operation>

<operation id="470" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i100:23 %br_ln119 = br i1 %icmp_ln119, void %.split9, void %_Z25store_output_tile_to_DRAMPA368_A640_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA23_A20_S2_iii.exit115

]]></Node>
<StgValue><ssdm name="br_ln119"/></StgValue>
</operation>

<operation id="471" st_id="46" stage="15" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split9:62 %empty_44 = urem i11 %indvar_flatten153, i11 20

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="472" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="0">
<![CDATA[
BurstBB336:0 %br_ln0 = br void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i100

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="473" st_id="47" stage="14" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split9:62 %empty_44 = urem i11 %indvar_flatten153, i11 20

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="474" st_id="47" stage="15" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
BurstBB333:4 %empty_46 = urem i11 %add_ln119_2, i11 20

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="475" st_id="48" stage="13" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split9:62 %empty_44 = urem i11 %indvar_flatten153, i11 20

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="476" st_id="48" stage="14" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
BurstBB333:4 %empty_46 = urem i11 %add_ln119_2, i11 20

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="477" st_id="49" stage="12" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split9:62 %empty_44 = urem i11 %indvar_flatten153, i11 20

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="478" st_id="49" stage="13" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
BurstBB333:4 %empty_46 = urem i11 %add_ln119_2, i11 20

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="479" st_id="50" stage="11" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split9:62 %empty_44 = urem i11 %indvar_flatten153, i11 20

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="480" st_id="50" stage="12" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
BurstBB333:4 %empty_46 = urem i11 %add_ln119_2, i11 20

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="481" st_id="51" stage="10" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split9:62 %empty_44 = urem i11 %indvar_flatten153, i11 20

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="482" st_id="51" stage="11" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
BurstBB333:4 %empty_46 = urem i11 %add_ln119_2, i11 20

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="483" st_id="52" stage="9" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split9:62 %empty_44 = urem i11 %indvar_flatten153, i11 20

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="484" st_id="52" stage="10" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
BurstBB333:4 %empty_46 = urem i11 %add_ln119_2, i11 20

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="485" st_id="53" stage="8" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split9:62 %empty_44 = urem i11 %indvar_flatten153, i11 20

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="486" st_id="53" stage="9" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
BurstBB333:4 %empty_46 = urem i11 %add_ln119_2, i11 20

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="487" st_id="54" stage="7" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split9:62 %empty_44 = urem i11 %indvar_flatten153, i11 20

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="488" st_id="54" stage="8" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
BurstBB333:4 %empty_46 = urem i11 %add_ln119_2, i11 20

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="489" st_id="55" stage="6" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split9:62 %empty_44 = urem i11 %indvar_flatten153, i11 20

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="490" st_id="55" stage="7" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
BurstBB333:4 %empty_46 = urem i11 %add_ln119_2, i11 20

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="491" st_id="56" stage="5" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split9:62 %empty_44 = urem i11 %indvar_flatten153, i11 20

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="492" st_id="56" stage="6" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
BurstBB333:4 %empty_46 = urem i11 %add_ln119_2, i11 20

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="493" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i100:1 %f_1 = phi i3 0, void, i3 %select_ln119_1, void %BurstBB336

]]></Node>
<StgValue><ssdm name="f_1"/></StgValue>
</operation>

<operation id="494" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i100:2 %indvar_flatten108 = phi i10 0, void, i10 %select_ln122_6, void %BurstBB336

]]></Node>
<StgValue><ssdm name="indvar_flatten108"/></StgValue>
</operation>

<operation id="495" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="6" op_0_bw="3">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i100:6 %zext_ln119 = zext i3 %f_1

]]></Node>
<StgValue><ssdm name="zext_ln119"/></StgValue>
</operation>

<operation id="496" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i100:7 %empty_41 = add i6 %zext_ln119, i6 %shl_ln114_1

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="497" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split9:0 %add_ln119_1 = add i3 %f_1, i3 1

]]></Node>
<StgValue><ssdm name="add_ln119_1"/></StgValue>
</operation>

<operation id="498" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split9:3 %icmp_ln122 = icmp_eq  i10 %indvar_flatten108, i10 460

]]></Node>
<StgValue><ssdm name="icmp_ln122"/></StgValue>
</operation>

<operation id="499" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="6" op_0_bw="3">
<![CDATA[
.split9:5 %zext_ln119_2 = zext i3 %add_ln119_1

]]></Node>
<StgValue><ssdm name="zext_ln119_2"/></StgValue>
</operation>

<operation id="500" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split9:6 %p_mid1119 = add i6 %zext_ln119_2, i6 %shl_ln114_1

]]></Node>
<StgValue><ssdm name="p_mid1119"/></StgValue>
</operation>

<operation id="501" st_id="57" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.split9:10 %select_ln119_1 = select i1 %icmp_ln122, i3 %add_ln119_1, i3 %f_1

]]></Node>
<StgValue><ssdm name="select_ln119_1"/></StgValue>
</operation>

<operation id="502" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="2" op_0_bw="3">
<![CDATA[
.split9:11 %trunc_ln119 = trunc i3 %select_ln119_1

]]></Node>
<StgValue><ssdm name="trunc_ln119"/></StgValue>
</operation>

<operation id="503" st_id="57" stage="4" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split9:62 %empty_44 = urem i11 %indvar_flatten153, i11 20

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="504" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
BurstBB333:2 %add_ln122_2 = add i10 %indvar_flatten108, i10 1

]]></Node>
<StgValue><ssdm name="add_ln122_2"/></StgValue>
</operation>

<operation id="505" st_id="57" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
BurstBB333:3 %select_ln122_6 = select i1 %icmp_ln122, i10 1, i10 %add_ln122_2

]]></Node>
<StgValue><ssdm name="select_ln122_6"/></StgValue>
</operation>

<operation id="506" st_id="57" stage="5" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
BurstBB333:4 %empty_46 = urem i11 %add_ln119_2, i11 20

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="507" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i100:3 %i_2 = phi i5 0, void, i5 %select_ln122_1, void %BurstBB336

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="508" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i100:4 %j_1 = phi i5 0, void, i5 %add_ln125_1, void %BurstBB336

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="509" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="25" op_0_bw="6">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i100:8 %zext_ln130 = zext i6 %empty_41

]]></Node>
<StgValue><ssdm name="zext_ln130"/></StgValue>
</operation>

<operation id="510" st_id="58" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i100:9 %mul_ln130_1 = mul i25 %zext_ln130, i25 471040

]]></Node>
<StgValue><ssdm name="mul_ln130_1"/></StgValue>
</operation>

<operation id="511" st_id="58" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split9:4 %select_ln119 = select i1 %icmp_ln122, i5 0, i5 %i_2

]]></Node>
<StgValue><ssdm name="select_ln119"/></StgValue>
</operation>

<operation id="512" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="25" op_0_bw="6">
<![CDATA[
.split9:7 %zext_ln130_7 = zext i6 %p_mid1119

]]></Node>
<StgValue><ssdm name="zext_ln130_7"/></StgValue>
</operation>

<operation id="513" st_id="58" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.split9:8 %mul_ln130_2 = mul i25 %zext_ln130_7, i25 471040

]]></Node>
<StgValue><ssdm name="mul_ln130_2"/></StgValue>
</operation>

<operation id="514" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split9:16 %xor_ln119 = xor i1 %icmp_ln122, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln119"/></StgValue>
</operation>

<operation id="515" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split9:17 %icmp_ln125 = icmp_eq  i5 %j_1, i5 20

]]></Node>
<StgValue><ssdm name="icmp_ln125"/></StgValue>
</operation>

<operation id="516" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split9:18 %and_ln119 = and i1 %icmp_ln125, i1 %xor_ln119

]]></Node>
<StgValue><ssdm name="and_ln119"/></StgValue>
</operation>

<operation id="517" st_id="58" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split9:19 %add_ln122_1 = add i5 %select_ln119, i5 1

]]></Node>
<StgValue><ssdm name="add_ln122_1"/></StgValue>
</operation>

<operation id="518" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split9:21 %or_ln122 = or i1 %and_ln119, i1 %icmp_ln122

]]></Node>
<StgValue><ssdm name="or_ln122"/></StgValue>
</operation>

<operation id="519" st_id="58" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split9:22 %select_ln122 = select i1 %or_ln122, i5 0, i5 %j_1

]]></Node>
<StgValue><ssdm name="select_ln122"/></StgValue>
</operation>

<operation id="520" st_id="58" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split9:23 %select_ln122_1 = select i1 %and_ln119, i5 %add_ln122_1, i5 %select_ln119

]]></Node>
<StgValue><ssdm name="select_ln122_1"/></StgValue>
</operation>

<operation id="521" st_id="58" stage="3" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split9:62 %empty_44 = urem i11 %indvar_flatten153, i11 20

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="522" st_id="58" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
BurstBB333:1 %add_ln125_1 = add i5 %select_ln122, i5 1

]]></Node>
<StgValue><ssdm name="add_ln125_1"/></StgValue>
</operation>

<operation id="523" st_id="58" stage="4" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
BurstBB333:4 %empty_46 = urem i11 %add_ln119_2, i11 20

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="524" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="64" op_0_bw="25">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i100:10 %zext_ln1495 = zext i25 %mul_ln130_1

]]></Node>
<StgValue><ssdm name="zext_ln1495"/></StgValue>
</operation>

<operation id="525" st_id="59" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i100:11 %add_ln130_4 = add i64 %zext_ln1495, i64 %output_feature_map_read

]]></Node>
<StgValue><ssdm name="add_ln130_4"/></StgValue>
</operation>

<operation id="526" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
<literal name="and_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="9" op_0_bw="5">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i100:12 %zext_ln122 = zext i5 %i_2

]]></Node>
<StgValue><ssdm name="zext_ln122"/></StgValue>
</operation>

<operation id="527" st_id="59" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
<literal name="and_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i100:13 %empty_42 = add i9 %zext_ln122, i9 %trunc_ln39_2_mid2

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="528" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
<literal name="and_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="19" op_0_bw="19" op_1_bw="9" op_2_bw="10">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i100:14 %shl_ln130_4 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %empty_42, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln130_4"/></StgValue>
</operation>

<operation id="529" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
<literal name="and_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="17" op_0_bw="17" op_1_bw="9" op_2_bw="8">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i100:15 %shl_ln130_5 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i9.i8, i9 %empty_42, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln130_5"/></StgValue>
</operation>

<operation id="530" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
<literal name="and_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="19" op_0_bw="17">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i100:16 %zext_ln125 = zext i17 %shl_ln130_5

]]></Node>
<StgValue><ssdm name="zext_ln125"/></StgValue>
</operation>

<operation id="531" st_id="59" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
<literal name="and_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i100:17 %add_ln130_1 = add i19 %shl_ln130_4, i19 %zext_ln65

]]></Node>
<StgValue><ssdm name="add_ln130_1"/></StgValue>
</operation>

<operation id="532" st_id="59" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
<literal name="and_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i100:18 %add_ln130_2 = add i19 %add_ln130_1, i19 %zext_ln125

]]></Node>
<StgValue><ssdm name="add_ln130_2"/></StgValue>
</operation>

<operation id="533" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="64" op_0_bw="25">
<![CDATA[
.split9:9 %zext_ln1495_2 = zext i25 %mul_ln130_2

]]></Node>
<StgValue><ssdm name="zext_ln1495_2"/></StgValue>
</operation>

<operation id="534" st_id="59" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split9:12 %add_ln130_12 = add i64 %zext_ln1495_2, i64 %output_feature_map_read

]]></Node>
<StgValue><ssdm name="add_ln130_12"/></StgValue>
</operation>

<operation id="535" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.split9:24 %p_shl1_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %select_ln122_1, i4 0

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="536" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
.split9:25 %tmp_2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %select_ln122_1, i2 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="537" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="9" op_0_bw="7">
<![CDATA[
.split9:26 %zext_ln1495_4 = zext i7 %tmp_2

]]></Node>
<StgValue><ssdm name="zext_ln1495_4"/></StgValue>
</operation>

<operation id="538" st_id="59" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split9:27 %add_ln1495 = add i9 %p_shl1_cast, i9 %zext_ln1495_4

]]></Node>
<StgValue><ssdm name="add_ln1495"/></StgValue>
</operation>

<operation id="539" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="and_ln119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="9" op_0_bw="5">
<![CDATA[
.split9:28 %zext_ln122_2 = zext i5 %add_ln122_1

]]></Node>
<StgValue><ssdm name="zext_ln122_2"/></StgValue>
</operation>

<operation id="540" st_id="59" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="and_ln119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split9:29 %p_mid1106 = add i9 %zext_ln122_2, i9 %trunc_ln39_2_mid2

]]></Node>
<StgValue><ssdm name="p_mid1106"/></StgValue>
</operation>

<operation id="541" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="and_ln119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="19" op_0_bw="19" op_1_bw="9" op_2_bw="10">
<![CDATA[
.split9:30 %shl_ln130_4_mid1 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %p_mid1106, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln130_4_mid1"/></StgValue>
</operation>

<operation id="542" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="and_ln119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="17" op_0_bw="17" op_1_bw="9" op_2_bw="8">
<![CDATA[
.split9:31 %shl_ln130_5_mid1 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i9.i8, i9 %p_mid1106, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln130_5_mid1"/></StgValue>
</operation>

<operation id="543" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="and_ln119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="19" op_0_bw="17">
<![CDATA[
.split9:32 %zext_ln125_4 = zext i17 %shl_ln130_5_mid1

]]></Node>
<StgValue><ssdm name="zext_ln125_4"/></StgValue>
</operation>

<operation id="544" st_id="59" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="and_ln119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.split9:33 %add_ln130_14 = add i19 %shl_ln130_4_mid1, i19 %zext_ln65

]]></Node>
<StgValue><ssdm name="add_ln130_14"/></StgValue>
</operation>

<operation id="545" st_id="59" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="and_ln119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.split9:34 %add_ln130_15 = add i19 %add_ln130_14, i19 %zext_ln125_4

]]></Node>
<StgValue><ssdm name="add_ln130_15"/></StgValue>
</operation>

<operation id="546" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="9" op_0_bw="5">
<![CDATA[
.split9:44 %zext_ln1495_5 = zext i5 %select_ln122

]]></Node>
<StgValue><ssdm name="zext_ln1495_5"/></StgValue>
</operation>

<operation id="547" st_id="59" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split9:45 %add_ln1495_1 = add i9 %add_ln1495, i9 %zext_ln1495_5

]]></Node>
<StgValue><ssdm name="add_ln1495_1"/></StgValue>
</operation>

<operation id="548" st_id="59" stage="2" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split9:62 %empty_44 = urem i11 %indvar_flatten153, i11 20

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="549" st_id="59" stage="3" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
BurstBB333:4 %empty_46 = urem i11 %add_ln119_2, i11 20

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="550" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
<literal name="and_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="64" op_0_bw="19">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i100:19 %zext_ln130_5 = zext i19 %add_ln130_2

]]></Node>
<StgValue><ssdm name="zext_ln130_5"/></StgValue>
</operation>

<operation id="551" st_id="60" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
<literal name="and_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i100:20 %add_ln130_5 = add i64 %zext_ln130_5, i64 %add_ln130_4

]]></Node>
<StgValue><ssdm name="add_ln130_5"/></StgValue>
</operation>

<operation id="552" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i100:21 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="553" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="and_ln119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split9:13 %select_ln119_2 = select i1 %icmp_ln122, i64 %add_ln130_12, i64 %add_ln130_4

]]></Node>
<StgValue><ssdm name="select_ln119_2"/></StgValue>
</operation>

<operation id="554" st_id="60" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="icmp_ln122" val="1"/>
<literal name="and_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split9:14 %add_ln130_13 = add i64 %zext_ln130_3, i64 %add_ln130_12

]]></Node>
<StgValue><ssdm name="add_ln130_13"/></StgValue>
</operation>

<operation id="555" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="and_ln119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="64" op_0_bw="19">
<![CDATA[
.split9:35 %zext_ln130_8 = zext i19 %add_ln130_15

]]></Node>
<StgValue><ssdm name="zext_ln130_8"/></StgValue>
</operation>

<operation id="556" st_id="60" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="and_ln119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split9:36 %add_ln130_16 = add i64 %zext_ln130_8, i64 %select_ln119_2

]]></Node>
<StgValue><ssdm name="add_ln130_16"/></StgValue>
</operation>

<operation id="557" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="and_ln119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split9:37 %tmp_s = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln130_16, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="558" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="icmp_ln122" val="1"/>
<literal name="and_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split9:38 %tmp_3 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln130_13, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="559" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="icmp_ln122" val="0"/>
<literal name="and_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split9:39 %tmp_4 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln130_5, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="560" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="and_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="63" op_0_bw="1" op_1_bw="63" op_2_bw="63">
<![CDATA[
.split9:40 %select_ln119_3 = select i1 %icmp_ln122, i63 %tmp_3, i63 %tmp_4

]]></Node>
<StgValue><ssdm name="select_ln119_3"/></StgValue>
</operation>

<operation id="561" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="63" op_0_bw="1" op_1_bw="63" op_2_bw="63">
<![CDATA[
.split9:41 %select_ln122_2 = select i1 %and_ln119, i63 %tmp_s, i63 %select_ln119_3

]]></Node>
<StgValue><ssdm name="select_ln122_2"/></StgValue>
</operation>

<operation id="562" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="64" op_0_bw="63">
<![CDATA[
.split9:42 %sext_ln122 = sext i63 %select_ln122_2

]]></Node>
<StgValue><ssdm name="sext_ln122"/></StgValue>
</operation>

<operation id="563" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="64" op_0_bw="9">
<![CDATA[
.split9:46 %zext_ln1495_6 = zext i9 %add_ln1495_1

]]></Node>
<StgValue><ssdm name="zext_ln1495_6"/></StgValue>
</operation>

<operation id="564" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split9:47 %conv_out_buf_0_V_addr_1 = getelementptr i16 %conv_out_buf_0_V, i64 0, i64 %zext_ln1495_6

]]></Node>
<StgValue><ssdm name="conv_out_buf_0_V_addr_1"/></StgValue>
</operation>

<operation id="565" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split9:48 %conv_out_buf_1_V_addr = getelementptr i16 %conv_out_buf_1_V, i64 0, i64 %zext_ln1495_6

]]></Node>
<StgValue><ssdm name="conv_out_buf_1_V_addr"/></StgValue>
</operation>

<operation id="566" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split9:49 %conv_out_buf_2_V_addr = getelementptr i16 %conv_out_buf_2_V, i64 0, i64 %zext_ln1495_6

]]></Node>
<StgValue><ssdm name="conv_out_buf_2_V_addr"/></StgValue>
</operation>

<operation id="567" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split9:50 %conv_out_buf_3_V_addr = getelementptr i16 %conv_out_buf_3_V, i64 0, i64 %zext_ln1495_6

]]></Node>
<StgValue><ssdm name="conv_out_buf_3_V_addr"/></StgValue>
</operation>

<operation id="568" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="16" op_0_bw="9">
<![CDATA[
.split9:52 %conv_out_buf_0_V_load = load i9 %conv_out_buf_0_V_addr_1

]]></Node>
<StgValue><ssdm name="conv_out_buf_0_V_load"/></StgValue>
</operation>

<operation id="569" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="16" op_0_bw="9">
<![CDATA[
.split9:53 %conv_out_buf_1_V_load = load i9 %conv_out_buf_1_V_addr

]]></Node>
<StgValue><ssdm name="conv_out_buf_1_V_load"/></StgValue>
</operation>

<operation id="570" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="16" op_0_bw="9">
<![CDATA[
.split9:54 %conv_out_buf_2_V_load = load i9 %conv_out_buf_2_V_addr

]]></Node>
<StgValue><ssdm name="conv_out_buf_2_V_load"/></StgValue>
</operation>

<operation id="571" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="16" op_0_bw="9">
<![CDATA[
.split9:55 %conv_out_buf_3_V_load = load i9 %conv_out_buf_3_V_addr

]]></Node>
<StgValue><ssdm name="conv_out_buf_3_V_load"/></StgValue>
</operation>

<operation id="572" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.split9:61 %fm_addr_1 = getelementptr i16 %fm, i64 %sext_ln122

]]></Node>
<StgValue><ssdm name="fm_addr_1"/></StgValue>
</operation>

<operation id="573" st_id="60" stage="1" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split9:62 %empty_44 = urem i11 %indvar_flatten153, i11 20

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="574" st_id="60" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split9:63 %empty_45 = icmp_eq  i11 %empty_44, i11 0

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="575" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split9:64 %br_ln119 = br i1 %empty_45, void %BurstBB333, void %ReqBB335

]]></Node>
<StgValue><ssdm name="br_ln119"/></StgValue>
</operation>

<operation id="576" st_id="60" stage="2" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
BurstBB333:4 %empty_46 = urem i11 %add_ln119_2, i11 20

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="577" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="16" op_0_bw="9">
<![CDATA[
.split9:52 %conv_out_buf_0_V_load = load i9 %conv_out_buf_0_V_addr_1

]]></Node>
<StgValue><ssdm name="conv_out_buf_0_V_load"/></StgValue>
</operation>

<operation id="578" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="16" op_0_bw="9">
<![CDATA[
.split9:53 %conv_out_buf_1_V_load = load i9 %conv_out_buf_1_V_addr

]]></Node>
<StgValue><ssdm name="conv_out_buf_1_V_load"/></StgValue>
</operation>

<operation id="579" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="16" op_0_bw="9">
<![CDATA[
.split9:54 %conv_out_buf_2_V_load = load i9 %conv_out_buf_2_V_addr

]]></Node>
<StgValue><ssdm name="conv_out_buf_2_V_load"/></StgValue>
</operation>

<operation id="580" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="16" op_0_bw="9">
<![CDATA[
.split9:55 %conv_out_buf_3_V_load = load i9 %conv_out_buf_3_V_addr

]]></Node>
<StgValue><ssdm name="conv_out_buf_3_V_load"/></StgValue>
</operation>

<operation id="581" st_id="61" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="2">
<![CDATA[
.split9:56 %tmp = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 %conv_out_buf_0_V_load, i16 %conv_out_buf_1_V_load, i16 %conv_out_buf_2_V_load, i16 %conv_out_buf_3_V_load, i2 %trunc_ln119

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="582" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="15" op_0_bw="16">
<![CDATA[
.split9:57 %trunc_ln1495 = trunc i16 %tmp

]]></Node>
<StgValue><ssdm name="trunc_ln1495"/></StgValue>
</operation>

<operation id="583" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.split9:58 %tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tmp, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="584" st_id="61" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
.split9:59 %select_ln128_1 = select i1 %tmp_5, i15 0, i15 %trunc_ln1495

]]></Node>
<StgValue><ssdm name="select_ln128_1"/></StgValue>
</operation>

<operation id="585" st_id="61" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
ReqBB335:0 %fm_addr_3_wr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i16P1A, i16 %fm_addr_1, i32 20

]]></Node>
<StgValue><ssdm name="fm_addr_3_wr_req"/></StgValue>
</operation>

<operation id="586" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="0">
<![CDATA[
ReqBB335:1 %br_ln0 = br void %BurstBB333

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="587" st_id="61" stage="1" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
BurstBB333:4 %empty_46 = urem i11 %add_ln119_2, i11 20

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="588" st_id="61" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
BurstBB333:5 %empty_47 = icmp_eq  i11 %empty_46, i11 0

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="589" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
BurstBB333:6 %br_ln119 = br i1 %empty_47, void %BurstBB336, void %RespBB338

]]></Node>
<StgValue><ssdm name="br_ln119"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="590" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split9:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="591" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split9:2 %empty_43 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1840, i64 1840, i64 1840

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="592" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split9:15 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="593" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split9:20 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="594" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split9:43 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="595" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split9:51 %specloopname_ln125 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln125"/></StgValue>
</operation>

<operation id="596" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="16" op_0_bw="15">
<![CDATA[
.split9:60 %zext_ln130_9 = zext i15 %select_ln128_1

]]></Node>
<StgValue><ssdm name="zext_ln130_9"/></StgValue>
</operation>

<operation id="597" st_id="62" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2" op_4_bw="0">
<![CDATA[
BurstBB333:0 %write_ln130 = write void @_ssdm_op_Write.m_axi.i16P1A, i16 %fm_addr_1, i16 %zext_ln130_9, i2 3

]]></Node>
<StgValue><ssdm name="write_ln130"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="598" st_id="63" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
RespBB338:0 %fm_addr_3_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %fm_addr_1

]]></Node>
<StgValue><ssdm name="fm_addr_3_wr_resp"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="599" st_id="64" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
RespBB338:0 %fm_addr_3_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %fm_addr_1

]]></Node>
<StgValue><ssdm name="fm_addr_3_wr_resp"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="600" st_id="65" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
RespBB338:0 %fm_addr_3_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %fm_addr_1

]]></Node>
<StgValue><ssdm name="fm_addr_3_wr_resp"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="601" st_id="66" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
RespBB338:0 %fm_addr_3_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %fm_addr_1

]]></Node>
<StgValue><ssdm name="fm_addr_3_wr_resp"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="602" st_id="67" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
RespBB338:0 %fm_addr_3_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %fm_addr_1

]]></Node>
<StgValue><ssdm name="fm_addr_3_wr_resp"/></StgValue>
</operation>

<operation id="603" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="0">
<![CDATA[
RespBB338:1 %br_ln0 = br void %BurstBB336

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="604" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
_Z25store_output_tile_to_DRAMPA368_A640_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA23_A20_S2_iii.exit115:0 %icmp_ln141 = icmp_ult  i5 %select_ln24, i5 15

]]></Node>
<StgValue><ssdm name="icmp_ln141"/></StgValue>
</operation>

<operation id="605" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z25store_output_tile_to_DRAMPA368_A640_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA23_A20_S2_iii.exit115:1 %br_ln141 = br i1 %icmp_ln141, void %_Z25store_output_tile_to_DRAMPA368_A640_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA23_A20_S2_iii.exit._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln141"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="606" st_id="69" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0 %add_ln142 = add i4 %empty_32, i4 1

]]></Node>
<StgValue><ssdm name="add_ln142"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="607" st_id="70" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="64" op_14_bw="64" op_15_bw="4" op_16_bw="0" op_17_bw="0">
<![CDATA[
:1 %call_ret1 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_ping_V_0, i16 %conv_wt_buf_ping_V_1, i16 %conv_wt_buf_ping_V_2, i16 %conv_wt_buf_ping_V_3, i16 %conv_wt_buf_ping_V_4, i16 %conv_wt_buf_ping_V_5, i16 %conv_wt_buf_ping_V_6, i16 %conv_bias_buf_ping_V_0_3, i16 %conv_bias_buf_ping_V_1_3, i16 %conv_bias_buf_ping_V_2_3, i16 %conv_bias_buf_ping_V_3_3, i64 %layer_weights_read, i64 %layer_bias_read, i4 %add_ln142

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="608" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0">
<![CDATA[
_Z25store_output_tile_to_DRAMPA368_A640_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA23_A20_S2_iii.exit._crit_edge:0 %conv_bias_buf_ping_V_3_4 = phi i16 %conv_bias_buf_ping_V_3_3, void, i16 %conv_bias_buf_ping_V_3_3, void %_Z25store_output_tile_to_DRAMPA368_A640_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA23_A20_S2_iii.exit, i16 %conv_bias_buf_ping_V_3_1, void, i16 %conv_bias_buf_ping_V_3_3, void %_Z25store_output_tile_to_DRAMPA368_A640_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA23_A20_S2_iii.exit115

]]></Node>
<StgValue><ssdm name="conv_bias_buf_ping_V_3_4"/></StgValue>
</operation>

<operation id="609" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0">
<![CDATA[
_Z25store_output_tile_to_DRAMPA368_A640_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA23_A20_S2_iii.exit._crit_edge:1 %conv_bias_buf_ping_V_2_4 = phi i16 %conv_bias_buf_ping_V_2_3, void, i16 %conv_bias_buf_ping_V_2_3, void %_Z25store_output_tile_to_DRAMPA368_A640_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA23_A20_S2_iii.exit, i16 %conv_bias_buf_ping_V_2_1, void, i16 %conv_bias_buf_ping_V_2_3, void %_Z25store_output_tile_to_DRAMPA368_A640_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA23_A20_S2_iii.exit115

]]></Node>
<StgValue><ssdm name="conv_bias_buf_ping_V_2_4"/></StgValue>
</operation>

<operation id="610" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0">
<![CDATA[
_Z25store_output_tile_to_DRAMPA368_A640_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA23_A20_S2_iii.exit._crit_edge:2 %conv_bias_buf_ping_V_1_4 = phi i16 %conv_bias_buf_ping_V_1_3, void, i16 %conv_bias_buf_ping_V_1_3, void %_Z25store_output_tile_to_DRAMPA368_A640_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA23_A20_S2_iii.exit, i16 %conv_bias_buf_ping_V_1_1, void, i16 %conv_bias_buf_ping_V_1_3, void %_Z25store_output_tile_to_DRAMPA368_A640_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA23_A20_S2_iii.exit115

]]></Node>
<StgValue><ssdm name="conv_bias_buf_ping_V_1_4"/></StgValue>
</operation>

<operation id="611" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0">
<![CDATA[
_Z25store_output_tile_to_DRAMPA368_A640_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA23_A20_S2_iii.exit._crit_edge:3 %conv_bias_buf_ping_V_0_4 = phi i16 %conv_bias_buf_ping_V_0_3, void, i16 %conv_bias_buf_ping_V_0_3, void %_Z25store_output_tile_to_DRAMPA368_A640_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA23_A20_S2_iii.exit, i16 %conv_bias_buf_ping_V_0_1, void, i16 %conv_bias_buf_ping_V_0_3, void %_Z25store_output_tile_to_DRAMPA368_A640_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA23_A20_S2_iii.exit115

]]></Node>
<StgValue><ssdm name="conv_bias_buf_ping_V_0_4"/></StgValue>
</operation>

<operation id="612" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="0" op_0_bw="0">
<![CDATA[
_Z25store_output_tile_to_DRAMPA368_A640_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA23_A20_S2_iii.exit._crit_edge:7 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
