Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date         : Fri Nov 10 16:20:17 2017
| Host         : i83pc10 running 64-bit Ubuntu 16.04.1 LTS
| Command      : report_drc -file leon3mp_drc_opted.rpt
| Design       : leon3mp
| Device       : xc7k325tffg900-2
| Speed File   : -2
| Design State : Synthesized
------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 55
+-----------+----------+-----------------------------------------------------+------------+
| Rule      | Severity | Description                                         | Violations |
+-----------+----------+-----------------------------------------------------+------------+
| BUFC-1    | Warning  | Input Buffer Connections                            | 8          |
| CFGBVS-1  | Warning  | Missing CFGBVS and CONFIG_VOLTAGE Design Properties | 1          |
| CHECK-3   | Warning  | Report rule limit reached                           | 2          |
| DPIP-1    | Warning  | Input pipelining                                    | 2          |
| PDCN-2721 | Warning  | IBUFDS_GT_loads_clock_region                        | 1          |
| REQP-1709 | Warning  | Clock output buffering                              | 1          |
| REQP-1839 | Warning  | RAMB36 async control check                          | 20         |
| REQP-1840 | Warning  | RAMB18 async control check                          | 20         |
+-----------+----------+-----------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
BUFC-1#1 Warning
Input Buffer Connections  
Input buffer mig_gen.gen_mig.ddrc/gen_mig.MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[0].gen_dqs_diff.u_iobuf_dqs/IBUFDS_0 (in mig_gen.gen_mig.ddrc/gen_mig.MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[0].gen_dqs_diff.u_iobuf_dqs macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#2 Warning
Input Buffer Connections  
Input buffer mig_gen.gen_mig.ddrc/gen_mig.MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[1].gen_dqs_diff.u_iobuf_dqs/IBUFDS_0 (in mig_gen.gen_mig.ddrc/gen_mig.MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[1].gen_dqs_diff.u_iobuf_dqs macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#3 Warning
Input Buffer Connections  
Input buffer mig_gen.gen_mig.ddrc/gen_mig.MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[2].gen_dqs_diff.u_iobuf_dqs/IBUFDS_0 (in mig_gen.gen_mig.ddrc/gen_mig.MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[2].gen_dqs_diff.u_iobuf_dqs macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#4 Warning
Input Buffer Connections  
Input buffer mig_gen.gen_mig.ddrc/gen_mig.MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[3].gen_dqs_diff.u_iobuf_dqs/IBUFDS_0 (in mig_gen.gen_mig.ddrc/gen_mig.MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[3].gen_dqs_diff.u_iobuf_dqs macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#5 Warning
Input Buffer Connections  
Input buffer mig_gen.gen_mig.ddrc/gen_mig.MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[4].gen_dqs_diff.u_iobuf_dqs/IBUFDS_0 (in mig_gen.gen_mig.ddrc/gen_mig.MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[4].gen_dqs_diff.u_iobuf_dqs macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#6 Warning
Input Buffer Connections  
Input buffer mig_gen.gen_mig.ddrc/gen_mig.MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[5].gen_dqs_diff.u_iobuf_dqs/IBUFDS_0 (in mig_gen.gen_mig.ddrc/gen_mig.MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[5].gen_dqs_diff.u_iobuf_dqs macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#7 Warning
Input Buffer Connections  
Input buffer mig_gen.gen_mig.ddrc/gen_mig.MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[6].gen_dqs_diff.u_iobuf_dqs/IBUFDS_0 (in mig_gen.gen_mig.ddrc/gen_mig.MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[6].gen_dqs_diff.u_iobuf_dqs macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#8 Warning
Input Buffer Connections  
Input buffer mig_gen.gen_mig.ddrc/gen_mig.MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[7].gen_dqs_diff.u_iobuf_dqs/IBUFDS_0 (in mig_gen.gen_mig.ddrc/gen_mig.MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[7].gen_dqs_diff.u_iobuf_dqs macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

CFGBVS-1#1 Warning
Missing CFGBVS and CONFIG_VOLTAGE Design Properties  
Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
Related violations: <none>

CHECK-3#1 Warning
Report rule limit reached  
REQP-1839 rule limit reached: 20 violations have been found.
Related violations: <none>

CHECK-3#2 Warning
Report rule limit reached  
REQP-1840 rule limit reached: 20 violations have been found.
Related violations: <none>

DPIP-1#1 Warning
Input pipelining  
DSP leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/mgen.mul0/xm1616.m1616/pipe2.arch0.dwm/w2.p_i_reg[1] input leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/mgen.mul0/xm1616.m1616/pipe2.arch0.dwm/w2.p_i_reg[1]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2 Warning
Input pipelining  
DSP leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/mgen.mul0/xm1616.m1616/pipe2.arch0.dwm/w2.p_i_reg[1] input leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/mgen.mul0/xm1616.m1616/pipe2.arch0.dwm/w2.p_i_reg[1]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

PDCN-2721#1 Warning
IBUFDS_GT_loads_clock_region  
IBUFDS_GTE2 eth0.ibufds_gtrefclk drives PLLE2_ADV eth0.clkgen_gtrefclk/xc7l.v/PLLE2_ADV_inst in a different clock region and must do so using local routing resources which may negatively affect clock performance. Use CLOCK_DEDICATED_ROUTE set to FALSE to indicate this is intended.
Related violations: <none>

REQP-1709#1 Warning
Clock output buffering  
PLLE2_ADV connectivity violation. The signal mig_gen.gen_mig.ddrc/gen_mig.MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out on the mig_gen.gen_mig.ddrc/gen_mig.MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3 pin of mig_gen.gen_mig.ddrc/gen_mig.MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i does not drive the same kind of BUFFER load as the other CLKOUT pins. Routing from the different buffer types will not be phase aligned.
Related violations: <none>

REQP-1839#1 Warning
RAMB36 async control check  
The RAMB36E1 leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/xc2v.x0/a6.x0/a9.x[0].r0 has an input control pin leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/xc2v.x0/a6.x0/a9.x[0].r0/ADDRARDADDR[10] (net: leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/xc2v.x0/a6.x0/D[5]) which is driven by a register (leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_reg[w][s][et]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#2 Warning
RAMB36 async control check  
The RAMB36E1 leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/xc2v.x0/a6.x0/a9.x[0].r0 has an input control pin leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/xc2v.x0/a6.x0/a9.x[0].r0/ADDRARDADDR[11] (net: leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/xc2v.x0/a6.x0/D[6]) which is driven by a register (leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_reg[w][s][et]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#3 Warning
RAMB36 async control check  
The RAMB36E1 leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/xc2v.x0/a6.x0/a9.x[0].r0 has an input control pin leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/xc2v.x0/a6.x0/a9.x[0].r0/ADDRARDADDR[12] (net: leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/xc2v.x0/a6.x0/D[7]) which is driven by a register (leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_reg[w][s][et]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#4 Warning
RAMB36 async control check  
The RAMB36E1 leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/xc2v.x0/a6.x0/a9.x[0].r0 has an input control pin leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/xc2v.x0/a6.x0/a9.x[0].r0/ADDRARDADDR[5] (net: leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/xc2v.x0/a6.x0/D[0]) which is driven by a register (leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_reg[w][s][et]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#5 Warning
RAMB36 async control check  
The RAMB36E1 leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/xc2v.x0/a6.x0/a9.x[0].r0 has an input control pin leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/xc2v.x0/a6.x0/a9.x[0].r0/ADDRARDADDR[6] (net: leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/xc2v.x0/a6.x0/D[1]) which is driven by a register (leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_reg[w][s][et]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#6 Warning
RAMB36 async control check  
The RAMB36E1 leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/xc2v.x0/a6.x0/a9.x[0].r0 has an input control pin leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/xc2v.x0/a6.x0/a9.x[0].r0/ADDRARDADDR[7] (net: leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/xc2v.x0/a6.x0/D[2]) which is driven by a register (leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_reg[w][s][et]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#7 Warning
RAMB36 async control check  
The RAMB36E1 leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/xc2v.x0/a6.x0/a9.x[0].r0 has an input control pin leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/xc2v.x0/a6.x0/a9.x[0].r0/ADDRARDADDR[8] (net: leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/xc2v.x0/a6.x0/D[3]) which is driven by a register (leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_reg[w][s][et]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#8 Warning
RAMB36 async control check  
The RAMB36E1 leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/xc2v.x0/a6.x0/a9.x[0].r0 has an input control pin leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/xc2v.x0/a6.x0/a9.x[0].r0/ADDRARDADDR[9] (net: leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/xc2v.x0/a6.x0/D[4]) which is driven by a register (leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_reg[w][s][et]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#9 Warning
RAMB36 async control check  
The RAMB36E1 leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/xc2v.x0/a6.x0/a9.x[0].r0 has an input control pin leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/xc2v.x0/a6.x0/a9.x[0].r0/ADDRBWRADDR[10] (net: leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/xc2v.x0/a6.x0/crami[dcramin][address][5]) which is driven by a register (leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_reg[w][s][et]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#10 Warning
RAMB36 async control check  
The RAMB36E1 leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/xc2v.x0/a6.x0/a9.x[0].r0 has an input control pin leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/xc2v.x0/a6.x0/a9.x[0].r0/ADDRBWRADDR[11] (net: leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/xc2v.x0/a6.x0/crami[dcramin][address][6]) which is driven by a register (leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_reg[w][s][et]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#11 Warning
RAMB36 async control check  
The RAMB36E1 leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/xc2v.x0/a6.x0/a9.x[0].r0 has an input control pin leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/xc2v.x0/a6.x0/a9.x[0].r0/ADDRBWRADDR[12] (net: leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/xc2v.x0/a6.x0/crami[dcramin][address][7]) which is driven by a register (leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_reg[w][s][et]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#12 Warning
RAMB36 async control check  
The RAMB36E1 leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/xc2v.x0/a6.x0/a9.x[0].r0 has an input control pin leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/xc2v.x0/a6.x0/a9.x[0].r0/ADDRBWRADDR[5] (net: leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/xc2v.x0/a6.x0/crami[dcramin][address][0]) which is driven by a register (leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_reg[w][s][et]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#13 Warning
RAMB36 async control check  
The RAMB36E1 leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/xc2v.x0/a6.x0/a9.x[0].r0 has an input control pin leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/xc2v.x0/a6.x0/a9.x[0].r0/ADDRBWRADDR[6] (net: leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/xc2v.x0/a6.x0/crami[dcramin][address][1]) which is driven by a register (leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_reg[w][s][et]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#14 Warning
RAMB36 async control check  
The RAMB36E1 leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/xc2v.x0/a6.x0/a9.x[0].r0 has an input control pin leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/xc2v.x0/a6.x0/a9.x[0].r0/ADDRBWRADDR[7] (net: leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/xc2v.x0/a6.x0/crami[dcramin][address][2]) which is driven by a register (leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_reg[w][s][et]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#15 Warning
RAMB36 async control check  
The RAMB36E1 leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/xc2v.x0/a6.x0/a9.x[0].r0 has an input control pin leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/xc2v.x0/a6.x0/a9.x[0].r0/ADDRBWRADDR[8] (net: leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/xc2v.x0/a6.x0/crami[dcramin][address][3]) which is driven by a register (leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_reg[w][s][et]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#16 Warning
RAMB36 async control check  
The RAMB36E1 leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/xc2v.x0/a6.x0/a9.x[0].r0 has an input control pin leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/xc2v.x0/a6.x0/a9.x[0].r0/ADDRBWRADDR[9] (net: leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/xc2v.x0/a6.x0/crami[dcramin][address][4]) which is driven by a register (leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_reg[w][s][et]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#17 Warning
RAMB36 async control check  
The RAMB36E1 leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/xc2v.x0/a6.x0/a9.x[0].r0 has an input control pin leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/xc2v.x0/a6.x0/a9.x[0].r0/ENARDEN (net: leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/xc2v.x0/a6.x0/crami[dcramin][swrite][0]) which is driven by a register (leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_reg[w][s][et]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#18 Warning
RAMB36 async control check  
The RAMB36E1 leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/xc2v.x0/a6.x0/a9.x[0].r0 has an input control pin leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/xc2v.x0/a6.x0/a9.x[0].r0/ENBWREN (net: leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/xc2v.x0/a6.x0/crami[dcramin][tenable][0]) which is driven by a register (leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_reg[w][s][et]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#19 Warning
RAMB36 async control check  
The RAMB36E1 leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/xc2v.x0/a6.x0/a9.x[0].r0 has an input control pin leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/xc2v.x0/a6.x0/a9.x[0].r0/WEA[2] (net: leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/xc2v.x0/a6.x0/crami[dcramin][swrite][0]) which is driven by a register (leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_reg[w][s][et]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#20 Warning
RAMB36 async control check  
The RAMB36E1 leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/xc2v.x0/a6.x0/a9.x[0].r0 has an input control pin leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/xc2v.x0/a6.x0/a9.x[0].r0/WEA[3] (net: leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/xc2v.x0/a6.x0/crami[dcramin][swrite][0]) which is driven by a register (leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_reg[w][s][et]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#1 Warning
RAMB18 async control check  
The RAMB18E1 leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r has an input control pin leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r/ADDRARDADDR[10] (net: leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/crami[dcramin][address][6]) which is driven by a register (leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_reg[w][s][et]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#2 Warning
RAMB18 async control check  
The RAMB18E1 leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r has an input control pin leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r/ADDRARDADDR[11] (net: leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/crami[dcramin][address][7]) which is driven by a register (leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_reg[w][s][et]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#3 Warning
RAMB18 async control check  
The RAMB18E1 leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r has an input control pin leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r/ADDRARDADDR[12] (net: leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/crami[dcramin][address][8]) which is driven by a register (leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_reg[w][s][et]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#4 Warning
RAMB18 async control check  
The RAMB18E1 leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r has an input control pin leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r/ADDRARDADDR[13] (net: leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/crami[dcramin][address][9]) which is driven by a register (leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_reg[w][s][et]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#5 Warning
RAMB18 async control check  
The RAMB18E1 leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r has an input control pin leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r/ADDRARDADDR[4] (net: leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/crami[dcramin][address][0]) which is driven by a register (leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_reg[w][s][et]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#6 Warning
RAMB18 async control check  
The RAMB18E1 leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r has an input control pin leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r/ADDRARDADDR[5] (net: leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/crami[dcramin][address][1]) which is driven by a register (leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_reg[w][s][et]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#7 Warning
RAMB18 async control check  
The RAMB18E1 leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r has an input control pin leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r/ADDRARDADDR[6] (net: leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/crami[dcramin][address][2]) which is driven by a register (leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_reg[w][s][et]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#8 Warning
RAMB18 async control check  
The RAMB18E1 leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r has an input control pin leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r/ADDRARDADDR[7] (net: leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/crami[dcramin][address][3]) which is driven by a register (leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_reg[w][s][et]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#9 Warning
RAMB18 async control check  
The RAMB18E1 leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r has an input control pin leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r/ADDRARDADDR[8] (net: leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/crami[dcramin][address][4]) which is driven by a register (leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_reg[w][s][et]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#10 Warning
RAMB18 async control check  
The RAMB18E1 leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r has an input control pin leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r/ADDRARDADDR[9] (net: leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/crami[dcramin][address][5]) which is driven by a register (leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_reg[w][s][et]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#11 Warning
RAMB18 async control check  
The RAMB18E1 leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r has an input control pin leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r/ENARDEN (net: leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/crami[dcramin][denable][0]) which is driven by a register (leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_reg[w][s][et]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#12 Warning
RAMB18 async control check  
The RAMB18E1 leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r has an input control pin leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r/WEA[0] (net: leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/crami[dcramin][dwrite][0]) which is driven by a register (leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_reg[w][s][et]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#13 Warning
RAMB18 async control check  
The RAMB18E1 leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r has an input control pin leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r/WEA[1] (net: leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/crami[dcramin][dwrite][0]) which is driven by a register (leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_reg[w][s][et]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#14 Warning
RAMB18 async control check  
The RAMB18E1 leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[1].r has an input control pin leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[1].r/ADDRARDADDR[10] (net: leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/crami[dcramin][address][6]) which is driven by a register (leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_reg[w][s][et]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#15 Warning
RAMB18 async control check  
The RAMB18E1 leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[1].r has an input control pin leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[1].r/ADDRARDADDR[11] (net: leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/crami[dcramin][address][7]) which is driven by a register (leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_reg[w][s][et]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#16 Warning
RAMB18 async control check  
The RAMB18E1 leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[1].r has an input control pin leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[1].r/ADDRARDADDR[12] (net: leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/crami[dcramin][address][8]) which is driven by a register (leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_reg[w][s][et]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#17 Warning
RAMB18 async control check  
The RAMB18E1 leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[1].r has an input control pin leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[1].r/ADDRARDADDR[13] (net: leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/crami[dcramin][address][9]) which is driven by a register (leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_reg[w][s][et]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#18 Warning
RAMB18 async control check  
The RAMB18E1 leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[1].r has an input control pin leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[1].r/ADDRARDADDR[7] (net: leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/crami[dcramin][address][3]) which is driven by a register (leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_reg[w][s][et]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#19 Warning
RAMB18 async control check  
The RAMB18E1 leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[1].r has an input control pin leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[1].r/ADDRARDADDR[8] (net: leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/crami[dcramin][address][4]) which is driven by a register (leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_reg[w][s][et]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#20 Warning
RAMB18 async control check  
The RAMB18E1 leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[1].r has an input control pin leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[1].r/ADDRARDADDR[9] (net: leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/crami[dcramin][address][5]) which is driven by a register (leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_reg[w][s][et]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>


