// Seed: 1204973207
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_5;
  assign id_3 = 1;
  assign id_4 = 1;
  wire id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_5 = 1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_5,
      id_5
  );
  assign id_4[1'b0] = 1'b0;
  wire id_6;
  wire id_7;
endmodule
