<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>API Reference: linux/pci_regs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">API Reference
   &#160;<span id="projectnumber">2.2.0.3</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('pci__regs_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">pci_regs.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/****************************************************************************</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> ****************************************************************************</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> ***</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> ***   This header was automatically generated from a Linux kernel header</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> ***   of the same name, to make information necessary for userspace to</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> ***   call into the kernel available to libc.  It contains only constants,</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> ***   structures, and macros generated from the original header, and thus,</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> ***   contains no copyrightable information.</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> ***</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> ***   To edit the content of this header, modify the corresponding</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> ***   source file (e.g. under external/kernel-headers/original/) then</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> ***   run bionic/libc/kernel/tools/update_all.py</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> ***</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> ***   Any manual change here will be lost the next time this script will</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> ***   be run. You&#39;ve been warned!</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> ***</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> ****************************************************************************</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> ****************************************************************************/</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#ifndef LINUX_PCI_REGS_H</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#define LINUX_PCI_REGS_H</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#define PCI_CFG_SPACE_SIZE 256</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#define PCI_CFG_SPACE_EXP_SIZE 4096</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#define PCI_STD_HEADER_SIZEOF 64</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#define PCI_STD_NUM_BARS 6</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#define PCI_VENDOR_ID 0x00</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#define PCI_DEVICE_ID 0x02</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#define PCI_COMMAND 0x04</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#define PCI_COMMAND_IO 0x1</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#define PCI_COMMAND_MEMORY 0x2</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#define PCI_COMMAND_MASTER 0x4</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#define PCI_COMMAND_SPECIAL 0x8</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#define PCI_COMMAND_INVALIDATE 0x10</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#define PCI_COMMAND_VGA_PALETTE 0x20</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#define PCI_COMMAND_PARITY 0x40</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#define PCI_COMMAND_WAIT 0x80</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#define PCI_COMMAND_SERR 0x100</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#define PCI_COMMAND_FAST_BACK 0x200</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#define PCI_COMMAND_INTX_DISABLE 0x400</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#define PCI_STATUS 0x06</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#define PCI_STATUS_IMM_READY 0x01</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#define PCI_STATUS_INTERRUPT 0x08</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#define PCI_STATUS_CAP_LIST 0x10</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#define PCI_STATUS_66MHZ 0x20</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#define PCI_STATUS_UDF 0x40</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#define PCI_STATUS_FAST_BACK 0x80</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#define PCI_STATUS_PARITY 0x100</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#define PCI_STATUS_DEVSEL_MASK 0x600</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#define PCI_STATUS_DEVSEL_FAST 0x000</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#define PCI_STATUS_DEVSEL_MEDIUM 0x200</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#define PCI_STATUS_DEVSEL_SLOW 0x400</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#define PCI_STATUS_SIG_TARGET_ABORT 0x800</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#define PCI_STATUS_REC_TARGET_ABORT 0x1000</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#define PCI_STATUS_REC_MASTER_ABORT 0x2000</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#define PCI_STATUS_SIG_SYSTEM_ERROR 0x4000</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#define PCI_STATUS_DETECTED_PARITY 0x8000</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#define PCI_CLASS_REVISION 0x08</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#define PCI_REVISION_ID 0x08</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#define PCI_CLASS_PROG 0x09</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#define PCI_CLASS_DEVICE 0x0a</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#define PCI_CACHE_LINE_SIZE 0x0c</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#define PCI_LATENCY_TIMER 0x0d</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#define PCI_HEADER_TYPE 0x0e</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#define PCI_HEADER_TYPE_MASK 0x7f</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#define PCI_HEADER_TYPE_NORMAL 0</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#define PCI_HEADER_TYPE_BRIDGE 1</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#define PCI_HEADER_TYPE_CARDBUS 2</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#define PCI_BIST 0x0f</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#define PCI_BIST_CODE_MASK 0x0f</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#define PCI_BIST_START 0x40</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#define PCI_BIST_CAPABLE 0x80</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#define PCI_BASE_ADDRESS_0 0x10</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#define PCI_BASE_ADDRESS_1 0x14</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#define PCI_BASE_ADDRESS_2 0x18</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">#define PCI_BASE_ADDRESS_3 0x1c</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">#define PCI_BASE_ADDRESS_4 0x20</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">#define PCI_BASE_ADDRESS_5 0x24</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">#define PCI_BASE_ADDRESS_SPACE 0x01</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">#define PCI_BASE_ADDRESS_SPACE_IO 0x01</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">#define PCI_BASE_ADDRESS_SPACE_MEMORY 0x00</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#define PCI_BASE_ADDRESS_MEM_TYPE_MASK 0x06</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#define PCI_BASE_ADDRESS_MEM_TYPE_32 0x00</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">#define PCI_BASE_ADDRESS_MEM_TYPE_1M 0x02</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#define PCI_BASE_ADDRESS_MEM_TYPE_64 0x04</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#define PCI_BASE_ADDRESS_MEM_PREFETCH 0x08</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">#define PCI_BASE_ADDRESS_MEM_MASK (~0x0fUL)</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">#define PCI_BASE_ADDRESS_IO_MASK (~0x03UL)</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">#define PCI_CARDBUS_CIS 0x28</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#define PCI_SUBSYSTEM_VENDOR_ID 0x2c</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">#define PCI_SUBSYSTEM_ID 0x2e</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">#define PCI_ROM_ADDRESS 0x30</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">#define PCI_ROM_ADDRESS_ENABLE 0x01</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">#define PCI_ROM_ADDRESS_MASK (~0x7ffU)</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">#define PCI_CAPABILITY_LIST 0x34</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">#define PCI_INTERRUPT_LINE 0x3c</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">#define PCI_INTERRUPT_PIN 0x3d</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">#define PCI_MIN_GNT 0x3e</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">#define PCI_MAX_LAT 0x3f</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">#define PCI_PRIMARY_BUS 0x18</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">#define PCI_SECONDARY_BUS 0x19</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">#define PCI_SUBORDINATE_BUS 0x1a</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">#define PCI_SEC_LATENCY_TIMER 0x1b</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">#define PCI_IO_BASE 0x1c</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">#define PCI_IO_LIMIT 0x1d</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">#define PCI_IO_RANGE_TYPE_MASK 0x0fUL</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor">#define PCI_IO_RANGE_TYPE_16 0x00</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">#define PCI_IO_RANGE_TYPE_32 0x01</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">#define PCI_IO_RANGE_MASK (~0x0fUL)</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">#define PCI_IO_1K_RANGE_MASK (~0x03UL)</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">#define PCI_SEC_STATUS 0x1e</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">#define PCI_MEMORY_BASE 0x20</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">#define PCI_MEMORY_LIMIT 0x22</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">#define PCI_MEMORY_RANGE_TYPE_MASK 0x0fUL</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor">#define PCI_MEMORY_RANGE_MASK (~0x0fUL)</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">#define PCI_PREF_MEMORY_BASE 0x24</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">#define PCI_PREF_MEMORY_LIMIT 0x26</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">#define PCI_PREF_RANGE_TYPE_MASK 0x0fUL</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">#define PCI_PREF_RANGE_TYPE_32 0x00</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">#define PCI_PREF_RANGE_TYPE_64 0x01</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">#define PCI_PREF_RANGE_MASK (~0x0fUL)</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">#define PCI_PREF_BASE_UPPER32 0x28</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">#define PCI_PREF_LIMIT_UPPER32 0x2c</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#define PCI_IO_BASE_UPPER16 0x30</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">#define PCI_IO_LIMIT_UPPER16 0x32</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#define PCI_ROM_ADDRESS1 0x38</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">#define PCI_BRIDGE_CONTROL 0x3e</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor">#define PCI_BRIDGE_CTL_PARITY 0x01</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">#define PCI_BRIDGE_CTL_SERR 0x02</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">#define PCI_BRIDGE_CTL_ISA 0x04</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">#define PCI_BRIDGE_CTL_VGA 0x08</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">#define PCI_BRIDGE_CTL_MASTER_ABORT 0x20</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">#define PCI_BRIDGE_CTL_BUS_RESET 0x40</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">#define PCI_BRIDGE_CTL_FAST_BACK 0x80</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">#define PCI_CB_CAPABILITY_LIST 0x14</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#define PCI_CB_SEC_STATUS 0x16</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">#define PCI_CB_PRIMARY_BUS 0x18</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#define PCI_CB_CARD_BUS 0x19</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor">#define PCI_CB_SUBORDINATE_BUS 0x1a</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">#define PCI_CB_LATENCY_TIMER 0x1b</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">#define PCI_CB_MEMORY_BASE_0 0x1c</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">#define PCI_CB_MEMORY_LIMIT_0 0x20</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">#define PCI_CB_MEMORY_BASE_1 0x24</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">#define PCI_CB_MEMORY_LIMIT_1 0x28</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">#define PCI_CB_IO_BASE_0 0x2c</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">#define PCI_CB_IO_BASE_0_HI 0x2e</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">#define PCI_CB_IO_LIMIT_0 0x30</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">#define PCI_CB_IO_LIMIT_0_HI 0x32</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor">#define PCI_CB_IO_BASE_1 0x34</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">#define PCI_CB_IO_BASE_1_HI 0x36</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor">#define PCI_CB_IO_LIMIT_1 0x38</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor">#define PCI_CB_IO_LIMIT_1_HI 0x3a</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">#define PCI_CB_IO_RANGE_MASK (~0x03UL)</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">#define PCI_CB_BRIDGE_CONTROL 0x3e</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">#define PCI_CB_BRIDGE_CTL_PARITY 0x01</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">#define PCI_CB_BRIDGE_CTL_SERR 0x02</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor">#define PCI_CB_BRIDGE_CTL_ISA 0x04</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">#define PCI_CB_BRIDGE_CTL_VGA 0x08</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">#define PCI_CB_BRIDGE_CTL_MASTER_ABORT 0x20</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">#define PCI_CB_BRIDGE_CTL_CB_RESET 0x40</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor">#define PCI_CB_BRIDGE_CTL_16BIT_INT 0x80</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor">#define PCI_CB_BRIDGE_CTL_PREFETCH_MEM0 0x100</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor">#define PCI_CB_BRIDGE_CTL_PREFETCH_MEM1 0x200</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">#define PCI_CB_BRIDGE_CTL_POST_WRITES 0x400</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor">#define PCI_CB_SUBSYSTEM_VENDOR_ID 0x40</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor">#define PCI_CB_SUBSYSTEM_ID 0x42</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">#define PCI_CB_LEGACY_MODE_BASE 0x44</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor">#define PCI_CAP_LIST_ID 0</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">#define PCI_CAP_ID_PM 0x01</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor">#define PCI_CAP_ID_AGP 0x02</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">#define PCI_CAP_ID_VPD 0x03</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor">#define PCI_CAP_ID_SLOTID 0x04</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor">#define PCI_CAP_ID_MSI 0x05</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor">#define PCI_CAP_ID_CHSWP 0x06</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">#define PCI_CAP_ID_PCIX 0x07</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor">#define PCI_CAP_ID_HT 0x08</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">#define PCI_CAP_ID_VNDR 0x09</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor">#define PCI_CAP_ID_DBG 0x0A</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor">#define PCI_CAP_ID_CCRC 0x0B</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor">#define PCI_CAP_ID_SHPC 0x0C</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor">#define PCI_CAP_ID_SSVID 0x0D</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor">#define PCI_CAP_ID_AGP3 0x0E</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor">#define PCI_CAP_ID_SECDEV 0x0F</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor">#define PCI_CAP_ID_EXP 0x10</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor">#define PCI_CAP_ID_MSIX 0x11</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">#define PCI_CAP_ID_SATA 0x12</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">#define PCI_CAP_ID_AF 0x13</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor">#define PCI_CAP_ID_EA 0x14</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">#define PCI_CAP_ID_MAX PCI_CAP_ID_EA</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor">#define PCI_CAP_LIST_NEXT 1</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor">#define PCI_CAP_FLAGS 2</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor">#define PCI_CAP_SIZEOF 4</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor">#define PCI_PM_PMC 2</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor">#define PCI_PM_CAP_VER_MASK 0x0007</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor">#define PCI_PM_CAP_PME_CLOCK 0x0008</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor">#define PCI_PM_CAP_RESERVED 0x0010</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor">#define PCI_PM_CAP_DSI 0x0020</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor">#define PCI_PM_CAP_AUX_POWER 0x01C0</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor">#define PCI_PM_CAP_D1 0x0200</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor">#define PCI_PM_CAP_D2 0x0400</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor">#define PCI_PM_CAP_PME 0x0800</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor">#define PCI_PM_CAP_PME_MASK 0xF800</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor">#define PCI_PM_CAP_PME_D0 0x0800</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor">#define PCI_PM_CAP_PME_D1 0x1000</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor">#define PCI_PM_CAP_PME_D2 0x2000</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor">#define PCI_PM_CAP_PME_D3hot 0x4000</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor">#define PCI_PM_CAP_PME_D3cold 0x8000</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor">#define PCI_PM_CAP_PME_SHIFT 11</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor">#define PCI_PM_CTRL 4</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor">#define PCI_PM_CTRL_STATE_MASK 0x0003</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor">#define PCI_PM_CTRL_NO_SOFT_RESET 0x0008</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor">#define PCI_PM_CTRL_PME_ENABLE 0x0100</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor">#define PCI_PM_CTRL_DATA_SEL_MASK 0x1e00</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor">#define PCI_PM_CTRL_DATA_SCALE_MASK 0x6000</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor">#define PCI_PM_CTRL_PME_STATUS 0x8000</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor">#define PCI_PM_PPB_EXTENSIONS 6</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor">#define PCI_PM_PPB_B2_B3 0x40</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor">#define PCI_PM_BPCC_ENABLE 0x80</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor">#define PCI_PM_DATA_REGISTER 7</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor">#define PCI_PM_SIZEOF 8</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor">#define PCI_AGP_VERSION 2</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor">#define PCI_AGP_RFU 3</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor">#define PCI_AGP_STATUS 4</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor">#define PCI_AGP_STATUS_RQ_MASK 0xff000000</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor">#define PCI_AGP_STATUS_SBA 0x0200</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor">#define PCI_AGP_STATUS_64BIT 0x0020</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor">#define PCI_AGP_STATUS_FW 0x0010</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor">#define PCI_AGP_STATUS_RATE4 0x0004</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor">#define PCI_AGP_STATUS_RATE2 0x0002</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor">#define PCI_AGP_STATUS_RATE1 0x0001</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor">#define PCI_AGP_COMMAND 8</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor">#define PCI_AGP_COMMAND_RQ_MASK 0xff000000</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor">#define PCI_AGP_COMMAND_SBA 0x0200</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor">#define PCI_AGP_COMMAND_AGP 0x0100</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor">#define PCI_AGP_COMMAND_64BIT 0x0020</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor">#define PCI_AGP_COMMAND_FW 0x0010</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor">#define PCI_AGP_COMMAND_RATE4 0x0004</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor">#define PCI_AGP_COMMAND_RATE2 0x0002</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor">#define PCI_AGP_COMMAND_RATE1 0x0001</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor">#define PCI_AGP_SIZEOF 12</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor">#define PCI_VPD_ADDR 2</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor">#define PCI_VPD_ADDR_MASK 0x7fff</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor">#define PCI_VPD_ADDR_F 0x8000</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor">#define PCI_VPD_DATA 4</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor">#define PCI_CAP_VPD_SIZEOF 8</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor">#define PCI_SID_ESR 2</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor">#define PCI_SID_ESR_NSLOTS 0x1f</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor">#define PCI_SID_ESR_FIC 0x20</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor">#define PCI_SID_CHASSIS_NR 3</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor">#define PCI_MSI_FLAGS 2</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor">#define PCI_MSI_FLAGS_ENABLE 0x0001</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor">#define PCI_MSI_FLAGS_QMASK 0x000e</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor">#define PCI_MSI_FLAGS_QSIZE 0x0070</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor">#define PCI_MSI_FLAGS_64BIT 0x0080</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor">#define PCI_MSI_FLAGS_MASKBIT 0x0100</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor">#define PCI_MSI_RFU 3</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor">#define PCI_MSI_ADDRESS_LO 4</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor">#define PCI_MSI_ADDRESS_HI 8</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor">#define PCI_MSI_DATA_32 8</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="preprocessor">#define PCI_MSI_MASK_32 12</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor">#define PCI_MSI_PENDING_32 16</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor">#define PCI_MSI_DATA_64 12</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor">#define PCI_MSI_MASK_64 16</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor">#define PCI_MSI_PENDING_64 20</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="preprocessor">#define PCI_MSIX_FLAGS 2</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor">#define PCI_MSIX_FLAGS_QSIZE 0x07FF</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor">#define PCI_MSIX_FLAGS_MASKALL 0x4000</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor">#define PCI_MSIX_FLAGS_ENABLE 0x8000</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="preprocessor">#define PCI_MSIX_TABLE 4</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor">#define PCI_MSIX_TABLE_BIR 0x00000007</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor">#define PCI_MSIX_TABLE_OFFSET 0xfffffff8</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="preprocessor">#define PCI_MSIX_PBA 8</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="preprocessor">#define PCI_MSIX_PBA_BIR 0x00000007</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor">#define PCI_MSIX_PBA_OFFSET 0xfffffff8</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="preprocessor">#define PCI_MSIX_FLAGS_BIRMASK PCI_MSIX_PBA_BIR</span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor">#define PCI_CAP_MSIX_SIZEOF 12</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="preprocessor">#define PCI_MSIX_ENTRY_SIZE 16</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor">#define PCI_MSIX_ENTRY_LOWER_ADDR 0</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="preprocessor">#define PCI_MSIX_ENTRY_UPPER_ADDR 4</span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="preprocessor">#define PCI_MSIX_ENTRY_DATA 8</span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor">#define PCI_MSIX_ENTRY_VECTOR_CTRL 12</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor">#define PCI_MSIX_ENTRY_CTRL_MASKBIT 0x00000001</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor">#define PCI_CHSWP_CSR 2</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor">#define PCI_CHSWP_DHA 0x01</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor">#define PCI_CHSWP_EIM 0x02</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor">#define PCI_CHSWP_PIE 0x04</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor">#define PCI_CHSWP_LOO 0x08</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor">#define PCI_CHSWP_PI 0x30</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor">#define PCI_CHSWP_EXT 0x40</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor">#define PCI_CHSWP_INS 0x80</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor">#define PCI_AF_LENGTH 2</span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor">#define PCI_AF_CAP 3</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="preprocessor">#define PCI_AF_CAP_TP 0x01</span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="preprocessor">#define PCI_AF_CAP_FLR 0x02</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="preprocessor">#define PCI_AF_CTRL 4</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor">#define PCI_AF_CTRL_FLR 0x01</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="preprocessor">#define PCI_AF_STATUS 5</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor">#define PCI_AF_STATUS_TP 0x01</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="preprocessor">#define PCI_CAP_AF_SIZEOF 6</span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="preprocessor">#define PCI_EA_NUM_ENT 2</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="preprocessor">#define PCI_EA_NUM_ENT_MASK 0x3f</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="preprocessor">#define PCI_EA_FIRST_ENT 4</span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="preprocessor">#define PCI_EA_FIRST_ENT_BRIDGE 8</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="preprocessor">#define PCI_EA_ES 0x00000007</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="preprocessor">#define PCI_EA_BEI 0x000000f0</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor">#define PCI_EA_SEC_BUS_MASK 0xff</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="preprocessor">#define PCI_EA_SUB_BUS_MASK 0xff00</span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor">#define PCI_EA_SUB_BUS_SHIFT 8</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="preprocessor">#define PCI_EA_BEI_BAR0 0</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="preprocessor">#define PCI_EA_BEI_BAR5 5</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="preprocessor">#define PCI_EA_BEI_BRIDGE 6</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="preprocessor">#define PCI_EA_BEI_ENI 7</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="preprocessor">#define PCI_EA_BEI_ROM 8</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="preprocessor">#define PCI_EA_BEI_VF_BAR0 9</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="preprocessor">#define PCI_EA_BEI_VF_BAR5 14</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="preprocessor">#define PCI_EA_BEI_RESERVED 15</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="preprocessor">#define PCI_EA_PP 0x0000ff00</span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="preprocessor">#define PCI_EA_SP 0x00ff0000</span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="preprocessor">#define PCI_EA_P_MEM 0x00</span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="preprocessor">#define PCI_EA_P_MEM_PREFETCH 0x01</span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="preprocessor">#define PCI_EA_P_IO 0x02</span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="preprocessor">#define PCI_EA_P_VF_MEM_PREFETCH 0x03</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="preprocessor">#define PCI_EA_P_VF_MEM 0x04</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="preprocessor">#define PCI_EA_P_BRIDGE_MEM 0x05</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="preprocessor">#define PCI_EA_P_BRIDGE_MEM_PREFETCH 0x06</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="preprocessor">#define PCI_EA_P_BRIDGE_IO 0x07</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="preprocessor">#define PCI_EA_P_MEM_RESERVED 0xfd</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="preprocessor">#define PCI_EA_P_IO_RESERVED 0xfe</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="preprocessor">#define PCI_EA_P_UNAVAILABLE 0xff</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="preprocessor">#define PCI_EA_WRITABLE 0x40000000</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="preprocessor">#define PCI_EA_ENABLE 0x80000000</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="preprocessor">#define PCI_EA_BASE 4</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="preprocessor">#define PCI_EA_MAX_OFFSET 8</span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="preprocessor">#define PCI_EA_IS_64 0x00000002</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="preprocessor">#define PCI_EA_FIELD_MASK 0xfffffffc</span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="preprocessor">#define PCI_X_CMD 2</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="preprocessor">#define PCI_X_CMD_DPERR_E 0x0001</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="preprocessor">#define PCI_X_CMD_ERO 0x0002</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="preprocessor">#define PCI_X_CMD_READ_512 0x0000</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="preprocessor">#define PCI_X_CMD_READ_1K 0x0004</span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="preprocessor">#define PCI_X_CMD_READ_2K 0x0008</span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="preprocessor">#define PCI_X_CMD_READ_4K 0x000c</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="preprocessor">#define PCI_X_CMD_MAX_READ 0x000c</span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="preprocessor">#define PCI_X_CMD_SPLIT_1 0x0000</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="preprocessor">#define PCI_X_CMD_SPLIT_2 0x0010</span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="preprocessor">#define PCI_X_CMD_SPLIT_3 0x0020</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="preprocessor">#define PCI_X_CMD_SPLIT_4 0x0030</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="preprocessor">#define PCI_X_CMD_SPLIT_8 0x0040</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="preprocessor">#define PCI_X_CMD_SPLIT_12 0x0050</span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="preprocessor">#define PCI_X_CMD_SPLIT_16 0x0060</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="preprocessor">#define PCI_X_CMD_SPLIT_32 0x0070</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="preprocessor">#define PCI_X_CMD_MAX_SPLIT 0x0070</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="preprocessor">#define PCI_X_CMD_VERSION(x) (((x) &gt;&gt; 12) &amp; 3)</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="preprocessor">#define PCI_X_STATUS 4</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="preprocessor">#define PCI_X_STATUS_DEVFN 0x000000ff</span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="preprocessor">#define PCI_X_STATUS_BUS 0x0000ff00</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="preprocessor">#define PCI_X_STATUS_64BIT 0x00010000</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="preprocessor">#define PCI_X_STATUS_133MHZ 0x00020000</span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="preprocessor">#define PCI_X_STATUS_SPL_DISC 0x00040000</span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="preprocessor">#define PCI_X_STATUS_UNX_SPL 0x00080000</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="preprocessor">#define PCI_X_STATUS_COMPLEX 0x00100000</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="preprocessor">#define PCI_X_STATUS_MAX_READ 0x00600000</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="preprocessor">#define PCI_X_STATUS_MAX_SPLIT 0x03800000</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="preprocessor">#define PCI_X_STATUS_MAX_CUM 0x1c000000</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="preprocessor">#define PCI_X_STATUS_SPL_ERR 0x20000000</span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="preprocessor">#define PCI_X_STATUS_266MHZ 0x40000000</span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="preprocessor">#define PCI_X_STATUS_533MHZ 0x80000000</span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="preprocessor">#define PCI_X_ECC_CSR 8</span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="preprocessor">#define PCI_CAP_PCIX_SIZEOF_V0 8</span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="preprocessor">#define PCI_CAP_PCIX_SIZEOF_V1 24</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="preprocessor">#define PCI_CAP_PCIX_SIZEOF_V2 PCI_CAP_PCIX_SIZEOF_V1</span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="preprocessor">#define PCI_X_BRIDGE_SSTATUS 2</span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="preprocessor">#define PCI_X_SSTATUS_64BIT 0x0001</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="preprocessor">#define PCI_X_SSTATUS_133MHZ 0x0002</span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="preprocessor">#define PCI_X_SSTATUS_FREQ 0x03c0</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="preprocessor">#define PCI_X_SSTATUS_VERS 0x3000</span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="preprocessor">#define PCI_X_SSTATUS_V1 0x1000</span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="preprocessor">#define PCI_X_SSTATUS_V2 0x2000</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="preprocessor">#define PCI_X_SSTATUS_266MHZ 0x4000</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="preprocessor">#define PCI_X_SSTATUS_533MHZ 0x8000</span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="preprocessor">#define PCI_X_BRIDGE_STATUS 4</span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="preprocessor">#define PCI_SSVID_VENDOR_ID 4</span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="preprocessor">#define PCI_SSVID_DEVICE_ID 6</span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="preprocessor">#define PCI_EXP_FLAGS 2</span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="preprocessor">#define PCI_EXP_FLAGS_VERS 0x000f</span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="preprocessor">#define PCI_EXP_FLAGS_TYPE 0x00f0</span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="preprocessor">#define PCI_EXP_TYPE_ENDPOINT 0x0</span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="preprocessor">#define PCI_EXP_TYPE_LEG_END 0x1</span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="preprocessor">#define PCI_EXP_TYPE_ROOT_PORT 0x4</span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="preprocessor">#define PCI_EXP_TYPE_UPSTREAM 0x5</span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="preprocessor">#define PCI_EXP_TYPE_DOWNSTREAM 0x6</span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="preprocessor">#define PCI_EXP_TYPE_PCI_BRIDGE 0x7</span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="preprocessor">#define PCI_EXP_TYPE_PCIE_BRIDGE 0x8</span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="preprocessor">#define PCI_EXP_TYPE_RC_END 0x9</span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="preprocessor">#define PCI_EXP_TYPE_RC_EC 0xa</span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="preprocessor">#define PCI_EXP_FLAGS_SLOT 0x0100</span></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="preprocessor">#define PCI_EXP_FLAGS_IRQ 0x3e00</span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="preprocessor">#define PCI_EXP_DEVCAP 4</span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="preprocessor">#define PCI_EXP_DEVCAP_PAYLOAD 0x00000007</span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="preprocessor">#define PCI_EXP_DEVCAP_PHANTOM 0x00000018</span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="preprocessor">#define PCI_EXP_DEVCAP_EXT_TAG 0x00000020</span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="preprocessor">#define PCI_EXP_DEVCAP_L0S 0x000001c0</span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="preprocessor">#define PCI_EXP_DEVCAP_L1 0x00000e00</span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="preprocessor">#define PCI_EXP_DEVCAP_ATN_BUT 0x00001000</span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="preprocessor">#define PCI_EXP_DEVCAP_ATN_IND 0x00002000</span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="preprocessor">#define PCI_EXP_DEVCAP_PWR_IND 0x00004000</span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="preprocessor">#define PCI_EXP_DEVCAP_RBER 0x00008000</span></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="preprocessor">#define PCI_EXP_DEVCAP_PWR_VAL 0x03fc0000</span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="preprocessor">#define PCI_EXP_DEVCAP_PWR_SCL 0x0c000000</span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="preprocessor">#define PCI_EXP_DEVCAP_FLR 0x10000000</span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="preprocessor">#define PCI_EXP_DEVCTL 8</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="preprocessor">#define PCI_EXP_DEVCTL_CERE 0x0001</span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="preprocessor">#define PCI_EXP_DEVCTL_NFERE 0x0002</span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="preprocessor">#define PCI_EXP_DEVCTL_FERE 0x0004</span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="preprocessor">#define PCI_EXP_DEVCTL_URRE 0x0008</span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="preprocessor">#define PCI_EXP_DEVCTL_RELAX_EN 0x0010</span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="preprocessor">#define PCI_EXP_DEVCTL_PAYLOAD 0x00e0</span></div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="preprocessor">#define PCI_EXP_DEVCTL_EXT_TAG 0x0100</span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="preprocessor">#define PCI_EXP_DEVCTL_PHANTOM 0x0200</span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="preprocessor">#define PCI_EXP_DEVCTL_AUX_PME 0x0400</span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="preprocessor">#define PCI_EXP_DEVCTL_NOSNOOP_EN 0x0800</span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="preprocessor">#define PCI_EXP_DEVCTL_READRQ 0x7000</span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="preprocessor">#define PCI_EXP_DEVCTL_READRQ_128B 0x0000</span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="preprocessor">#define PCI_EXP_DEVCTL_READRQ_256B 0x1000</span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="preprocessor">#define PCI_EXP_DEVCTL_READRQ_512B 0x2000</span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="preprocessor">#define PCI_EXP_DEVCTL_READRQ_1024B 0x3000</span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="preprocessor">#define PCI_EXP_DEVCTL_READRQ_2048B 0x4000</span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="preprocessor">#define PCI_EXP_DEVCTL_READRQ_4096B 0x5000</span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="preprocessor">#define PCI_EXP_DEVCTL_BCR_FLR 0x8000</span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="preprocessor">#define PCI_EXP_DEVSTA 10</span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="preprocessor">#define PCI_EXP_DEVSTA_CED 0x0001</span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="preprocessor">#define PCI_EXP_DEVSTA_NFED 0x0002</span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="preprocessor">#define PCI_EXP_DEVSTA_FED 0x0004</span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="preprocessor">#define PCI_EXP_DEVSTA_URD 0x0008</span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="preprocessor">#define PCI_EXP_DEVSTA_AUXPD 0x0010</span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="preprocessor">#define PCI_EXP_DEVSTA_TRPND 0x0020</span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="preprocessor">#define PCI_CAP_EXP_RC_ENDPOINT_SIZEOF_V1 12</span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="preprocessor">#define PCI_EXP_LNKCAP 12</span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="preprocessor">#define PCI_EXP_LNKCAP_SLS 0x0000000f</span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="preprocessor">#define PCI_EXP_LNKCAP_SLS_2_5GB 0x00000001</span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="preprocessor">#define PCI_EXP_LNKCAP_SLS_5_0GB 0x00000002</span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="preprocessor">#define PCI_EXP_LNKCAP_SLS_8_0GB 0x00000003</span></div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="preprocessor">#define PCI_EXP_LNKCAP_SLS_16_0GB 0x00000004</span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="preprocessor">#define PCI_EXP_LNKCAP_SLS_32_0GB 0x00000005</span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="preprocessor">#define PCI_EXP_LNKCAP_MLW 0x000003f0</span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="preprocessor">#define PCI_EXP_LNKCAP_ASPMS 0x00000c00</span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="preprocessor">#define PCI_EXP_LNKCAP_ASPM_L0S 0x00000400</span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="preprocessor">#define PCI_EXP_LNKCAP_ASPM_L1 0x00000800</span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="preprocessor">#define PCI_EXP_LNKCAP_L0SEL 0x00007000</span></div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="preprocessor">#define PCI_EXP_LNKCAP_L1EL 0x00038000</span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="preprocessor">#define PCI_EXP_LNKCAP_CLKPM 0x00040000</span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="preprocessor">#define PCI_EXP_LNKCAP_SDERC 0x00080000</span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="preprocessor">#define PCI_EXP_LNKCAP_DLLLARC 0x00100000</span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="preprocessor">#define PCI_EXP_LNKCAP_LBNC 0x00200000</span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="preprocessor">#define PCI_EXP_LNKCAP_PN 0xff000000</span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="preprocessor">#define PCI_EXP_LNKCTL 16</span></div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="preprocessor">#define PCI_EXP_LNKCTL_ASPMC 0x0003</span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="preprocessor">#define PCI_EXP_LNKCTL_ASPM_L0S 0x0001</span></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="preprocessor">#define PCI_EXP_LNKCTL_ASPM_L1 0x0002</span></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="preprocessor">#define PCI_EXP_LNKCTL_RCB 0x0008</span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="preprocessor">#define PCI_EXP_LNKCTL_LD 0x0010</span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="preprocessor">#define PCI_EXP_LNKCTL_RL 0x0020</span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="preprocessor">#define PCI_EXP_LNKCTL_CCC 0x0040</span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="preprocessor">#define PCI_EXP_LNKCTL_ES 0x0080</span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="preprocessor">#define PCI_EXP_LNKCTL_CLKREQ_EN 0x0100</span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="preprocessor">#define PCI_EXP_LNKCTL_HAWD 0x0200</span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="preprocessor">#define PCI_EXP_LNKCTL_LBMIE 0x0400</span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="preprocessor">#define PCI_EXP_LNKCTL_LABIE 0x0800</span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="preprocessor">#define PCI_EXP_LNKSTA 18</span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="preprocessor">#define PCI_EXP_LNKSTA_CLS 0x000f</span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="preprocessor">#define PCI_EXP_LNKSTA_CLS_2_5GB 0x0001</span></div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="preprocessor">#define PCI_EXP_LNKSTA_CLS_5_0GB 0x0002</span></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="preprocessor">#define PCI_EXP_LNKSTA_CLS_8_0GB 0x0003</span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="preprocessor">#define PCI_EXP_LNKSTA_CLS_16_0GB 0x0004</span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="preprocessor">#define PCI_EXP_LNKSTA_CLS_32_0GB 0x0005</span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="preprocessor">#define PCI_EXP_LNKSTA_NLW 0x03f0</span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="preprocessor">#define PCI_EXP_LNKSTA_NLW_X1 0x0010</span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="preprocessor">#define PCI_EXP_LNKSTA_NLW_X2 0x0020</span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="preprocessor">#define PCI_EXP_LNKSTA_NLW_X4 0x0040</span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="preprocessor">#define PCI_EXP_LNKSTA_NLW_X8 0x0080</span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="preprocessor">#define PCI_EXP_LNKSTA_NLW_SHIFT 4</span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="preprocessor">#define PCI_EXP_LNKSTA_LT 0x0800</span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="preprocessor">#define PCI_EXP_LNKSTA_SLC 0x1000</span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="preprocessor">#define PCI_EXP_LNKSTA_DLLLA 0x2000</span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="preprocessor">#define PCI_EXP_LNKSTA_LBMS 0x4000</span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="preprocessor">#define PCI_EXP_LNKSTA_LABS 0x8000</span></div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="preprocessor">#define PCI_CAP_EXP_ENDPOINT_SIZEOF_V1 20</span></div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="preprocessor">#define PCI_EXP_SLTCAP 20</span></div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="preprocessor">#define PCI_EXP_SLTCAP_ABP 0x00000001</span></div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="preprocessor">#define PCI_EXP_SLTCAP_PCP 0x00000002</span></div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="preprocessor">#define PCI_EXP_SLTCAP_MRLSP 0x00000004</span></div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="preprocessor">#define PCI_EXP_SLTCAP_AIP 0x00000008</span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="preprocessor">#define PCI_EXP_SLTCAP_PIP 0x00000010</span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="preprocessor">#define PCI_EXP_SLTCAP_HPS 0x00000020</span></div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="preprocessor">#define PCI_EXP_SLTCAP_HPC 0x00000040</span></div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="preprocessor">#define PCI_EXP_SLTCAP_SPLV 0x00007f80</span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="preprocessor">#define PCI_EXP_SLTCAP_SPLS 0x00018000</span></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="preprocessor">#define PCI_EXP_SLTCAP_EIP 0x00020000</span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="preprocessor">#define PCI_EXP_SLTCAP_NCCS 0x00040000</span></div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="preprocessor">#define PCI_EXP_SLTCAP_PSN 0xfff80000</span></div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="preprocessor">#define PCI_EXP_SLTCTL 24</span></div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="preprocessor">#define PCI_EXP_SLTCTL_ABPE 0x0001</span></div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="preprocessor">#define PCI_EXP_SLTCTL_PFDE 0x0002</span></div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="preprocessor">#define PCI_EXP_SLTCTL_MRLSCE 0x0004</span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="preprocessor">#define PCI_EXP_SLTCTL_PDCE 0x0008</span></div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="preprocessor">#define PCI_EXP_SLTCTL_CCIE 0x0010</span></div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="preprocessor">#define PCI_EXP_SLTCTL_HPIE 0x0020</span></div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="preprocessor">#define PCI_EXP_SLTCTL_AIC 0x00c0</span></div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="preprocessor">#define PCI_EXP_SLTCTL_ATTN_IND_SHIFT 6</span></div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="preprocessor">#define PCI_EXP_SLTCTL_ATTN_IND_ON 0x0040</span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="preprocessor">#define PCI_EXP_SLTCTL_ATTN_IND_BLINK 0x0080</span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="preprocessor">#define PCI_EXP_SLTCTL_ATTN_IND_OFF 0x00c0</span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="preprocessor">#define PCI_EXP_SLTCTL_PIC 0x0300</span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="preprocessor">#define PCI_EXP_SLTCTL_PWR_IND_ON 0x0100</span></div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="preprocessor">#define PCI_EXP_SLTCTL_PWR_IND_BLINK 0x0200</span></div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="preprocessor">#define PCI_EXP_SLTCTL_PWR_IND_OFF 0x0300</span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="preprocessor">#define PCI_EXP_SLTCTL_PCC 0x0400</span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="preprocessor">#define PCI_EXP_SLTCTL_PWR_ON 0x0000</span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="preprocessor">#define PCI_EXP_SLTCTL_PWR_OFF 0x0400</span></div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="preprocessor">#define PCI_EXP_SLTCTL_EIC 0x0800</span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="preprocessor">#define PCI_EXP_SLTCTL_DLLSCE 0x1000</span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="preprocessor">#define PCI_EXP_SLTCTL_IBPD_DISABLE 0x4000</span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="preprocessor">#define PCI_EXP_SLTSTA 26</span></div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="preprocessor">#define PCI_EXP_SLTSTA_ABP 0x0001</span></div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="preprocessor">#define PCI_EXP_SLTSTA_PFD 0x0002</span></div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="preprocessor">#define PCI_EXP_SLTSTA_MRLSC 0x0004</span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="preprocessor">#define PCI_EXP_SLTSTA_PDC 0x0008</span></div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="preprocessor">#define PCI_EXP_SLTSTA_CC 0x0010</span></div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="preprocessor">#define PCI_EXP_SLTSTA_MRLSS 0x0020</span></div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="preprocessor">#define PCI_EXP_SLTSTA_PDS 0x0040</span></div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="preprocessor">#define PCI_EXP_SLTSTA_EIS 0x0080</span></div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="preprocessor">#define PCI_EXP_SLTSTA_DLLSC 0x0100</span></div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="preprocessor">#define PCI_EXP_RTCTL 28</span></div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="preprocessor">#define PCI_EXP_RTCTL_SECEE 0x0001</span></div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="preprocessor">#define PCI_EXP_RTCTL_SENFEE 0x0002</span></div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="preprocessor">#define PCI_EXP_RTCTL_SEFEE 0x0004</span></div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="preprocessor">#define PCI_EXP_RTCTL_PMEIE 0x0008</span></div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="preprocessor">#define PCI_EXP_RTCTL_CRSSVE 0x0010</span></div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="preprocessor">#define PCI_EXP_RTCAP 30</span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="preprocessor">#define PCI_EXP_RTCAP_CRSVIS 0x0001</span></div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="preprocessor">#define PCI_EXP_RTSTA 32</span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="preprocessor">#define PCI_EXP_RTSTA_PME 0x00010000</span></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="preprocessor">#define PCI_EXP_RTSTA_PENDING 0x00020000</span></div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="preprocessor">#define PCI_EXP_DEVCAP2 36</span></div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="preprocessor">#define PCI_EXP_DEVCAP2_COMP_TMOUT_DIS 0x00000010</span></div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="preprocessor">#define PCI_EXP_DEVCAP2_ARI 0x00000020</span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="preprocessor">#define PCI_EXP_DEVCAP2_ATOMIC_ROUTE 0x00000040</span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="preprocessor">#define PCI_EXP_DEVCAP2_ATOMIC_COMP32 0x00000080</span></div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="preprocessor">#define PCI_EXP_DEVCAP2_ATOMIC_COMP64 0x00000100</span></div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="preprocessor">#define PCI_EXP_DEVCAP2_ATOMIC_COMP128 0x00000200</span></div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="preprocessor">#define PCI_EXP_DEVCAP2_LTR 0x00000800</span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="preprocessor">#define PCI_EXP_DEVCAP2_OBFF_MASK 0x000c0000</span></div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="preprocessor">#define PCI_EXP_DEVCAP2_OBFF_MSG 0x00040000</span></div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="preprocessor">#define PCI_EXP_DEVCAP2_OBFF_WAKE 0x00080000</span></div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="preprocessor">#define PCI_EXP_DEVCAP2_EE_PREFIX 0x00200000</span></div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="preprocessor">#define PCI_EXP_DEVCTL2 40</span></div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="preprocessor">#define PCI_EXP_DEVCTL2_COMP_TIMEOUT 0x000f</span></div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="preprocessor">#define PCI_EXP_DEVCTL2_COMP_TMOUT_DIS 0x0010</span></div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="preprocessor">#define PCI_EXP_DEVCTL2_ARI 0x0020</span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="preprocessor">#define PCI_EXP_DEVCTL2_ATOMIC_REQ 0x0040</span></div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="preprocessor">#define PCI_EXP_DEVCTL2_ATOMIC_EGRESS_BLOCK 0x0080</span></div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="preprocessor">#define PCI_EXP_DEVCTL2_IDO_REQ_EN 0x0100</span></div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="preprocessor">#define PCI_EXP_DEVCTL2_IDO_CMP_EN 0x0200</span></div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="preprocessor">#define PCI_EXP_DEVCTL2_LTR_EN 0x0400</span></div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="preprocessor">#define PCI_EXP_DEVCTL2_OBFF_MSGA_EN 0x2000</span></div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="preprocessor">#define PCI_EXP_DEVCTL2_OBFF_MSGB_EN 0x4000</span></div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="preprocessor">#define PCI_EXP_DEVCTL2_OBFF_WAKE_EN 0x6000</span></div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="preprocessor">#define PCI_EXP_DEVSTA2 42</span></div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="preprocessor">#define PCI_CAP_EXP_RC_ENDPOINT_SIZEOF_V2 44</span></div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="preprocessor">#define PCI_EXP_LNKCAP2 44</span></div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="preprocessor">#define PCI_EXP_LNKCAP2_SLS_2_5GB 0x00000002</span></div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="preprocessor">#define PCI_EXP_LNKCAP2_SLS_5_0GB 0x00000004</span></div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="preprocessor">#define PCI_EXP_LNKCAP2_SLS_8_0GB 0x00000008</span></div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="preprocessor">#define PCI_EXP_LNKCAP2_SLS_16_0GB 0x00000010</span></div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="preprocessor">#define PCI_EXP_LNKCAP2_SLS_32_0GB 0x00000020</span></div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="preprocessor">#define PCI_EXP_LNKCAP2_CROSSLINK 0x00000100</span></div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="preprocessor">#define PCI_EXP_LNKCTL2 48</span></div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="preprocessor">#define PCI_EXP_LNKCTL2_TLS 0x000f</span></div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="preprocessor">#define PCI_EXP_LNKCTL2_TLS_2_5GT 0x0001</span></div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="preprocessor">#define PCI_EXP_LNKCTL2_TLS_5_0GT 0x0002</span></div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="preprocessor">#define PCI_EXP_LNKCTL2_TLS_8_0GT 0x0003</span></div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="preprocessor">#define PCI_EXP_LNKCTL2_TLS_16_0GT 0x0004</span></div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="preprocessor">#define PCI_EXP_LNKCTL2_TLS_32_0GT 0x0005</span></div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="preprocessor">#define PCI_EXP_LNKCTL2_ENTER_COMP 0x0010</span></div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="preprocessor">#define PCI_EXP_LNKCTL2_TX_MARGIN 0x0380</span></div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="preprocessor">#define PCI_EXP_LNKCTL2_HASD 0x0020</span></div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="preprocessor">#define PCI_EXP_LNKSTA2 50</span></div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="preprocessor">#define PCI_CAP_EXP_ENDPOINT_SIZEOF_V2 52</span></div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="preprocessor">#define PCI_EXP_SLTCAP2 52</span></div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="preprocessor">#define PCI_EXP_SLTCAP2_IBPD 0x00000001</span></div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="preprocessor">#define PCI_EXP_SLTCTL2 56</span></div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="preprocessor">#define PCI_EXP_SLTSTA2 58</span></div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="preprocessor">#define PCI_EXT_CAP_ID(header) (header &amp; 0x0000ffff)</span></div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="preprocessor">#define PCI_EXT_CAP_VER(header) ((header &gt;&gt; 16) &amp; 0xf)</span></div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="preprocessor">#define PCI_EXT_CAP_NEXT(header) ((header &gt;&gt; 20) &amp; 0xffc)</span></div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="preprocessor">#define PCI_EXT_CAP_ID_ERR 0x01</span></div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="preprocessor">#define PCI_EXT_CAP_ID_VC 0x02</span></div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="preprocessor">#define PCI_EXT_CAP_ID_DSN 0x03</span></div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="preprocessor">#define PCI_EXT_CAP_ID_PWR 0x04</span></div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="preprocessor">#define PCI_EXT_CAP_ID_RCLD 0x05</span></div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="preprocessor">#define PCI_EXT_CAP_ID_RCILC 0x06</span></div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="preprocessor">#define PCI_EXT_CAP_ID_RCEC 0x07</span></div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="preprocessor">#define PCI_EXT_CAP_ID_MFVC 0x08</span></div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="preprocessor">#define PCI_EXT_CAP_ID_VC9 0x09</span></div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="preprocessor">#define PCI_EXT_CAP_ID_RCRB 0x0A</span></div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="preprocessor">#define PCI_EXT_CAP_ID_VNDR 0x0B</span></div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="preprocessor">#define PCI_EXT_CAP_ID_CAC 0x0C</span></div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="preprocessor">#define PCI_EXT_CAP_ID_ACS 0x0D</span></div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="preprocessor">#define PCI_EXT_CAP_ID_ARI 0x0E</span></div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="preprocessor">#define PCI_EXT_CAP_ID_ATS 0x0F</span></div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="preprocessor">#define PCI_EXT_CAP_ID_SRIOV 0x10</span></div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="preprocessor">#define PCI_EXT_CAP_ID_MRIOV 0x11</span></div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="preprocessor">#define PCI_EXT_CAP_ID_MCAST 0x12</span></div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="preprocessor">#define PCI_EXT_CAP_ID_PRI 0x13</span></div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="preprocessor">#define PCI_EXT_CAP_ID_AMD_XXX 0x14</span></div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="preprocessor">#define PCI_EXT_CAP_ID_REBAR 0x15</span></div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="preprocessor">#define PCI_EXT_CAP_ID_DPA 0x16</span></div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="preprocessor">#define PCI_EXT_CAP_ID_TPH 0x17</span></div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="preprocessor">#define PCI_EXT_CAP_ID_LTR 0x18</span></div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="preprocessor">#define PCI_EXT_CAP_ID_SECPCI 0x19</span></div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="preprocessor">#define PCI_EXT_CAP_ID_PMUX 0x1A</span></div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="preprocessor">#define PCI_EXT_CAP_ID_PASID 0x1B</span></div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="preprocessor">#define PCI_EXT_CAP_ID_DPC 0x1D</span></div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="preprocessor">#define PCI_EXT_CAP_ID_L1SS 0x1E</span></div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="preprocessor">#define PCI_EXT_CAP_ID_PTM 0x1F</span></div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="preprocessor">#define PCI_EXT_CAP_ID_DLF 0x25</span></div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="preprocessor">#define PCI_EXT_CAP_ID_PL_16GT 0x26</span></div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="preprocessor">#define PCI_EXT_CAP_ID_MAX PCI_EXT_CAP_ID_PL_16GT</span></div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="preprocessor">#define PCI_EXT_CAP_DSN_SIZEOF 12</span></div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="preprocessor">#define PCI_EXT_CAP_MCAST_ENDPOINT_SIZEOF 40</span></div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="preprocessor">#define PCI_ERR_UNCOR_STATUS 4</span></div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;<span class="preprocessor">#define PCI_ERR_UNC_UND 0x00000001</span></div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;<span class="preprocessor">#define PCI_ERR_UNC_DLP 0x00000010</span></div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;<span class="preprocessor">#define PCI_ERR_UNC_SURPDN 0x00000020</span></div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="preprocessor">#define PCI_ERR_UNC_POISON_TLP 0x00001000</span></div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="preprocessor">#define PCI_ERR_UNC_FCP 0x00002000</span></div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;<span class="preprocessor">#define PCI_ERR_UNC_COMP_TIME 0x00004000</span></div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="preprocessor">#define PCI_ERR_UNC_COMP_ABORT 0x00008000</span></div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="preprocessor">#define PCI_ERR_UNC_UNX_COMP 0x00010000</span></div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="preprocessor">#define PCI_ERR_UNC_RX_OVER 0x00020000</span></div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="preprocessor">#define PCI_ERR_UNC_MALF_TLP 0x00040000</span></div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="preprocessor">#define PCI_ERR_UNC_ECRC 0x00080000</span></div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="preprocessor">#define PCI_ERR_UNC_UNSUP 0x00100000</span></div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="preprocessor">#define PCI_ERR_UNC_ACSV 0x00200000</span></div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="preprocessor">#define PCI_ERR_UNC_INTN 0x00400000</span></div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="preprocessor">#define PCI_ERR_UNC_MCBTLP 0x00800000</span></div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;<span class="preprocessor">#define PCI_ERR_UNC_ATOMEG 0x01000000</span></div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<span class="preprocessor">#define PCI_ERR_UNC_TLPPRE 0x02000000</span></div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="preprocessor">#define PCI_ERR_UNCOR_MASK 8</span></div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;<span class="preprocessor">#define PCI_ERR_UNCOR_SEVER 12</span></div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;<span class="preprocessor">#define PCI_ERR_COR_STATUS 16</span></div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="preprocessor">#define PCI_ERR_COR_RCVR 0x00000001</span></div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;<span class="preprocessor">#define PCI_ERR_COR_BAD_TLP 0x00000040</span></div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;<span class="preprocessor">#define PCI_ERR_COR_BAD_DLLP 0x00000080</span></div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;<span class="preprocessor">#define PCI_ERR_COR_REP_ROLL 0x00000100</span></div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;<span class="preprocessor">#define PCI_ERR_COR_REP_TIMER 0x00001000</span></div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="preprocessor">#define PCI_ERR_COR_ADV_NFAT 0x00002000</span></div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="preprocessor">#define PCI_ERR_COR_INTERNAL 0x00004000</span></div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="preprocessor">#define PCI_ERR_COR_LOG_OVER 0x00008000</span></div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="preprocessor">#define PCI_ERR_COR_MASK 20</span></div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;<span class="preprocessor">#define PCI_ERR_CAP 24</span></div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="preprocessor">#define PCI_ERR_CAP_FEP(x) ((x) &amp; 31)</span></div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="preprocessor">#define PCI_ERR_CAP_ECRC_GENC 0x00000020</span></div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="preprocessor">#define PCI_ERR_CAP_ECRC_GENE 0x00000040</span></div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="preprocessor">#define PCI_ERR_CAP_ECRC_CHKC 0x00000080</span></div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;<span class="preprocessor">#define PCI_ERR_CAP_ECRC_CHKE 0x00000100</span></div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="preprocessor">#define PCI_ERR_HEADER_LOG 28</span></div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="preprocessor">#define PCI_ERR_ROOT_COMMAND 44</span></div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="preprocessor">#define PCI_ERR_ROOT_CMD_COR_EN 0x00000001</span></div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="preprocessor">#define PCI_ERR_ROOT_CMD_NONFATAL_EN 0x00000002</span></div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="preprocessor">#define PCI_ERR_ROOT_CMD_FATAL_EN 0x00000004</span></div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="preprocessor">#define PCI_ERR_ROOT_STATUS 48</span></div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="preprocessor">#define PCI_ERR_ROOT_COR_RCV 0x00000001</span></div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="preprocessor">#define PCI_ERR_ROOT_MULTI_COR_RCV 0x00000002</span></div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="preprocessor">#define PCI_ERR_ROOT_UNCOR_RCV 0x00000004</span></div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;<span class="preprocessor">#define PCI_ERR_ROOT_MULTI_UNCOR_RCV 0x00000008</span></div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<span class="preprocessor">#define PCI_ERR_ROOT_FIRST_FATAL 0x00000010</span></div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="preprocessor">#define PCI_ERR_ROOT_NONFATAL_RCV 0x00000020</span></div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;<span class="preprocessor">#define PCI_ERR_ROOT_FATAL_RCV 0x00000040</span></div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;<span class="preprocessor">#define PCI_ERR_ROOT_AER_IRQ 0xf8000000</span></div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;<span class="preprocessor">#define PCI_ERR_ROOT_ERR_SRC 52</span></div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;<span class="preprocessor">#define PCI_VC_PORT_CAP1 4</span></div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;<span class="preprocessor">#define PCI_VC_CAP1_EVCC 0x00000007</span></div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;<span class="preprocessor">#define PCI_VC_CAP1_LPEVCC 0x00000070</span></div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="preprocessor">#define PCI_VC_CAP1_ARB_SIZE 0x00000c00</span></div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;<span class="preprocessor">#define PCI_VC_PORT_CAP2 8</span></div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;<span class="preprocessor">#define PCI_VC_CAP2_32_PHASE 0x00000002</span></div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;<span class="preprocessor">#define PCI_VC_CAP2_64_PHASE 0x00000004</span></div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;<span class="preprocessor">#define PCI_VC_CAP2_128_PHASE 0x00000008</span></div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;<span class="preprocessor">#define PCI_VC_CAP2_ARB_OFF 0xff000000</span></div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;<span class="preprocessor">#define PCI_VC_PORT_CTRL 12</span></div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;<span class="preprocessor">#define PCI_VC_PORT_CTRL_LOAD_TABLE 0x00000001</span></div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;<span class="preprocessor">#define PCI_VC_PORT_STATUS 14</span></div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;<span class="preprocessor">#define PCI_VC_PORT_STATUS_TABLE 0x00000001</span></div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;<span class="preprocessor">#define PCI_VC_RES_CAP 16</span></div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;<span class="preprocessor">#define PCI_VC_RES_CAP_32_PHASE 0x00000002</span></div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;<span class="preprocessor">#define PCI_VC_RES_CAP_64_PHASE 0x00000004</span></div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="preprocessor">#define PCI_VC_RES_CAP_128_PHASE 0x00000008</span></div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;<span class="preprocessor">#define PCI_VC_RES_CAP_128_PHASE_TB 0x00000010</span></div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="preprocessor">#define PCI_VC_RES_CAP_256_PHASE 0x00000020</span></div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;<span class="preprocessor">#define PCI_VC_RES_CAP_ARB_OFF 0xff000000</span></div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="preprocessor">#define PCI_VC_RES_CTRL 20</span></div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="preprocessor">#define PCI_VC_RES_CTRL_LOAD_TABLE 0x00010000</span></div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;<span class="preprocessor">#define PCI_VC_RES_CTRL_ARB_SELECT 0x000e0000</span></div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;<span class="preprocessor">#define PCI_VC_RES_CTRL_ID 0x07000000</span></div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;<span class="preprocessor">#define PCI_VC_RES_CTRL_ENABLE 0x80000000</span></div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="preprocessor">#define PCI_VC_RES_STATUS 26</span></div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="preprocessor">#define PCI_VC_RES_STATUS_TABLE 0x00000001</span></div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;<span class="preprocessor">#define PCI_VC_RES_STATUS_NEGO 0x00000002</span></div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;<span class="preprocessor">#define PCI_CAP_VC_BASE_SIZEOF 0x10</span></div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;<span class="preprocessor">#define PCI_CAP_VC_PER_VC_SIZEOF 0x0C</span></div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;<span class="preprocessor">#define PCI_PWR_DSR 4</span></div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;<span class="preprocessor">#define PCI_PWR_DATA 8</span></div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="preprocessor">#define PCI_PWR_DATA_BASE(x) ((x) &amp; 0xff)</span></div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="preprocessor">#define PCI_PWR_DATA_SCALE(x) (((x) &gt;&gt; 8) &amp; 3)</span></div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="preprocessor">#define PCI_PWR_DATA_PM_SUB(x) (((x) &gt;&gt; 10) &amp; 7)</span></div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="preprocessor">#define PCI_PWR_DATA_PM_STATE(x) (((x) &gt;&gt; 13) &amp; 3)</span></div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;<span class="preprocessor">#define PCI_PWR_DATA_TYPE(x) (((x) &gt;&gt; 15) &amp; 7)</span></div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;<span class="preprocessor">#define PCI_PWR_DATA_RAIL(x) (((x) &gt;&gt; 18) &amp; 7)</span></div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;<span class="preprocessor">#define PCI_PWR_CAP 12</span></div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;<span class="preprocessor">#define PCI_PWR_CAP_BUDGET(x) ((x) &amp; 1)</span></div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;<span class="preprocessor">#define PCI_EXT_CAP_PWR_SIZEOF 16</span></div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;<span class="preprocessor">#define PCI_VNDR_HEADER 4</span></div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;<span class="preprocessor">#define PCI_VNDR_HEADER_ID(x) ((x) &amp; 0xffff)</span></div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;<span class="preprocessor">#define PCI_VNDR_HEADER_REV(x) (((x) &gt;&gt; 16) &amp; 0xf)</span></div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;<span class="preprocessor">#define PCI_VNDR_HEADER_LEN(x) (((x) &gt;&gt; 20) &amp; 0xfff)</span></div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="preprocessor">#define HT_3BIT_CAP_MASK 0xE0</span></div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;<span class="preprocessor">#define HT_CAPTYPE_SLAVE 0x00</span></div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;<span class="preprocessor">#define HT_CAPTYPE_HOST 0x20</span></div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;<span class="preprocessor">#define HT_5BIT_CAP_MASK 0xF8</span></div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="preprocessor">#define HT_CAPTYPE_IRQ 0x80</span></div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="preprocessor">#define HT_CAPTYPE_REMAPPING_40 0xA0</span></div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;<span class="preprocessor">#define HT_CAPTYPE_REMAPPING_64 0xA2</span></div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;<span class="preprocessor">#define HT_CAPTYPE_UNITID_CLUMP 0x90</span></div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;<span class="preprocessor">#define HT_CAPTYPE_EXTCONF 0x98</span></div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;<span class="preprocessor">#define HT_CAPTYPE_MSI_MAPPING 0xA8</span></div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="preprocessor">#define HT_MSI_FLAGS 0x02</span></div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;<span class="preprocessor">#define HT_MSI_FLAGS_ENABLE 0x1</span></div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;<span class="preprocessor">#define HT_MSI_FLAGS_FIXED 0x2</span></div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="preprocessor">#define HT_MSI_FIXED_ADDR 0x00000000FEE00000ULL</span></div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="preprocessor">#define HT_MSI_ADDR_LO 0x04</span></div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="preprocessor">#define HT_MSI_ADDR_LO_MASK 0xFFF00000</span></div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="preprocessor">#define HT_MSI_ADDR_HI 0x08</span></div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;<span class="preprocessor">#define HT_CAPTYPE_DIRECT_ROUTE 0xB0</span></div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;<span class="preprocessor">#define HT_CAPTYPE_VCSET 0xB8</span></div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;<span class="preprocessor">#define HT_CAPTYPE_ERROR_RETRY 0xC0</span></div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;<span class="preprocessor">#define HT_CAPTYPE_GEN3 0xD0</span></div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;<span class="preprocessor">#define HT_CAPTYPE_PM 0xE0</span></div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;<span class="preprocessor">#define HT_CAP_SIZEOF_LONG 28</span></div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;<span class="preprocessor">#define HT_CAP_SIZEOF_SHORT 24</span></div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;<span class="preprocessor">#define PCI_ARI_CAP 0x04</span></div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;<span class="preprocessor">#define PCI_ARI_CAP_MFVC 0x0001</span></div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;<span class="preprocessor">#define PCI_ARI_CAP_ACS 0x0002</span></div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;<span class="preprocessor">#define PCI_ARI_CAP_NFN(x) (((x) &gt;&gt; 8) &amp; 0xff)</span></div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;<span class="preprocessor">#define PCI_ARI_CTRL 0x06</span></div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;<span class="preprocessor">#define PCI_ARI_CTRL_MFVC 0x0001</span></div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;<span class="preprocessor">#define PCI_ARI_CTRL_ACS 0x0002</span></div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;<span class="preprocessor">#define PCI_ARI_CTRL_FG(x) (((x) &gt;&gt; 4) &amp; 7)</span></div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;<span class="preprocessor">#define PCI_EXT_CAP_ARI_SIZEOF 8</span></div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;<span class="preprocessor">#define PCI_ATS_CAP 0x04</span></div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;<span class="preprocessor">#define PCI_ATS_CAP_QDEP(x) ((x) &amp; 0x1f)</span></div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;<span class="preprocessor">#define PCI_ATS_MAX_QDEP 32</span></div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;<span class="preprocessor">#define PCI_ATS_CAP_PAGE_ALIGNED 0x0020</span></div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;<span class="preprocessor">#define PCI_ATS_CTRL 0x06</span></div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;<span class="preprocessor">#define PCI_ATS_CTRL_ENABLE 0x8000</span></div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;<span class="preprocessor">#define PCI_ATS_CTRL_STU(x) ((x) &amp; 0x1f)</span></div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;<span class="preprocessor">#define PCI_ATS_MIN_STU 12</span></div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;<span class="preprocessor">#define PCI_EXT_CAP_ATS_SIZEOF 8</span></div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="preprocessor">#define PCI_PRI_CTRL 0x04</span></div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="preprocessor">#define PCI_PRI_CTRL_ENABLE 0x0001</span></div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="preprocessor">#define PCI_PRI_CTRL_RESET 0x0002</span></div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;<span class="preprocessor">#define PCI_PRI_STATUS 0x06</span></div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="preprocessor">#define PCI_PRI_STATUS_RF 0x0001</span></div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;<span class="preprocessor">#define PCI_PRI_STATUS_UPRGI 0x0002</span></div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;<span class="preprocessor">#define PCI_PRI_STATUS_STOPPED 0x0100</span></div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;<span class="preprocessor">#define PCI_PRI_STATUS_PASID 0x8000</span></div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="preprocessor">#define PCI_PRI_MAX_REQ 0x08</span></div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;<span class="preprocessor">#define PCI_PRI_ALLOC_REQ 0x0c</span></div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;<span class="preprocessor">#define PCI_EXT_CAP_PRI_SIZEOF 16</span></div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;<span class="preprocessor">#define PCI_PASID_CAP 0x04</span></div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;<span class="preprocessor">#define PCI_PASID_CAP_EXEC 0x02</span></div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;<span class="preprocessor">#define PCI_PASID_CAP_PRIV 0x04</span></div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;<span class="preprocessor">#define PCI_PASID_CTRL 0x06</span></div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;<span class="preprocessor">#define PCI_PASID_CTRL_ENABLE 0x01</span></div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;<span class="preprocessor">#define PCI_PASID_CTRL_EXEC 0x02</span></div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;<span class="preprocessor">#define PCI_PASID_CTRL_PRIV 0x04</span></div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;<span class="preprocessor">#define PCI_EXT_CAP_PASID_SIZEOF 8</span></div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;<span class="preprocessor">#define PCI_SRIOV_CAP 0x04</span></div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;<span class="preprocessor">#define PCI_SRIOV_CAP_VFM 0x00000001</span></div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;<span class="preprocessor">#define PCI_SRIOV_CAP_INTR(x) ((x) &gt;&gt; 21)</span></div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="preprocessor">#define PCI_SRIOV_CTRL 0x08</span></div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="preprocessor">#define PCI_SRIOV_CTRL_VFE 0x0001</span></div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;<span class="preprocessor">#define PCI_SRIOV_CTRL_VFM 0x0002</span></div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;<span class="preprocessor">#define PCI_SRIOV_CTRL_INTR 0x0004</span></div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;<span class="preprocessor">#define PCI_SRIOV_CTRL_MSE 0x0008</span></div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;<span class="preprocessor">#define PCI_SRIOV_CTRL_ARI 0x0010</span></div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;<span class="preprocessor">#define PCI_SRIOV_STATUS 0x0a</span></div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;<span class="preprocessor">#define PCI_SRIOV_STATUS_VFM 0x0001</span></div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;<span class="preprocessor">#define PCI_SRIOV_INITIAL_VF 0x0c</span></div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;<span class="preprocessor">#define PCI_SRIOV_TOTAL_VF 0x0e</span></div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;<span class="preprocessor">#define PCI_SRIOV_NUM_VF 0x10</span></div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;<span class="preprocessor">#define PCI_SRIOV_FUNC_LINK 0x12</span></div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;<span class="preprocessor">#define PCI_SRIOV_VF_OFFSET 0x14</span></div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;<span class="preprocessor">#define PCI_SRIOV_VF_STRIDE 0x16</span></div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;<span class="preprocessor">#define PCI_SRIOV_VF_DID 0x1a</span></div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;<span class="preprocessor">#define PCI_SRIOV_SUP_PGSIZE 0x1c</span></div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;<span class="preprocessor">#define PCI_SRIOV_SYS_PGSIZE 0x20</span></div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;<span class="preprocessor">#define PCI_SRIOV_BAR 0x24</span></div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;<span class="preprocessor">#define PCI_SRIOV_NUM_BARS 6</span></div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;<span class="preprocessor">#define PCI_SRIOV_VFM 0x3c</span></div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;<span class="preprocessor">#define PCI_SRIOV_VFM_BIR(x) ((x) &amp; 7)</span></div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;<span class="preprocessor">#define PCI_SRIOV_VFM_OFFSET(x) ((x) &amp; ~7)</span></div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;<span class="preprocessor">#define PCI_SRIOV_VFM_UA 0x0</span></div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;<span class="preprocessor">#define PCI_SRIOV_VFM_MI 0x1</span></div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;<span class="preprocessor">#define PCI_SRIOV_VFM_MO 0x2</span></div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;<span class="preprocessor">#define PCI_SRIOV_VFM_AV 0x3</span></div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;<span class="preprocessor">#define PCI_EXT_CAP_SRIOV_SIZEOF 64</span></div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;<span class="preprocessor">#define PCI_LTR_MAX_SNOOP_LAT 0x4</span></div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;<span class="preprocessor">#define PCI_LTR_MAX_NOSNOOP_LAT 0x6</span></div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;<span class="preprocessor">#define PCI_LTR_VALUE_MASK 0x000003ff</span></div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;<span class="preprocessor">#define PCI_LTR_SCALE_MASK 0x00001c00</span></div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;<span class="preprocessor">#define PCI_LTR_SCALE_SHIFT 10</span></div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;<span class="preprocessor">#define PCI_EXT_CAP_LTR_SIZEOF 8</span></div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;<span class="preprocessor">#define PCI_ACS_CAP 0x04</span></div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;<span class="preprocessor">#define PCI_ACS_SV 0x0001</span></div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;<span class="preprocessor">#define PCI_ACS_TB 0x0002</span></div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;<span class="preprocessor">#define PCI_ACS_RR 0x0004</span></div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;<span class="preprocessor">#define PCI_ACS_CR 0x0008</span></div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;<span class="preprocessor">#define PCI_ACS_UF 0x0010</span></div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;<span class="preprocessor">#define PCI_ACS_EC 0x0020</span></div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;<span class="preprocessor">#define PCI_ACS_DT 0x0040</span></div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;<span class="preprocessor">#define PCI_ACS_EGRESS_BITS 0x05</span></div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;<span class="preprocessor">#define PCI_ACS_CTRL 0x06</span></div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;<span class="preprocessor">#define PCI_ACS_EGRESS_CTL_V 0x08</span></div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;<span class="preprocessor">#define PCI_VSEC_HDR 4</span></div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;<span class="preprocessor">#define PCI_VSEC_HDR_LEN_SHIFT 20</span></div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;<span class="preprocessor">#define PCI_SATA_REGS 4</span></div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;<span class="preprocessor">#define PCI_SATA_REGS_MASK 0xF</span></div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;<span class="preprocessor">#define PCI_SATA_REGS_INLINE 0xF</span></div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;<span class="preprocessor">#define PCI_SATA_SIZEOF_SHORT 8</span></div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;<span class="preprocessor">#define PCI_SATA_SIZEOF_LONG 16</span></div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;<span class="preprocessor">#define PCI_REBAR_CAP 4</span></div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;<span class="preprocessor">#define PCI_REBAR_CAP_SIZES 0x00FFFFF0</span></div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;<span class="preprocessor">#define PCI_REBAR_CTRL 8</span></div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;<span class="preprocessor">#define PCI_REBAR_CTRL_BAR_IDX 0x00000007</span></div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;<span class="preprocessor">#define PCI_REBAR_CTRL_NBAR_MASK 0x000000E0</span></div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;<span class="preprocessor">#define PCI_REBAR_CTRL_NBAR_SHIFT 5</span></div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;<span class="preprocessor">#define PCI_REBAR_CTRL_BAR_SIZE 0x00001F00</span></div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;<span class="preprocessor">#define PCI_REBAR_CTRL_BAR_SHIFT 8</span></div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;<span class="preprocessor">#define PCI_DPA_CAP 4</span></div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;<span class="preprocessor">#define PCI_DPA_CAP_SUBSTATE_MASK 0x1F</span></div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;<span class="preprocessor">#define PCI_DPA_BASE_SIZEOF 16</span></div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;<span class="preprocessor">#define PCI_TPH_CAP 4</span></div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;<span class="preprocessor">#define PCI_TPH_CAP_LOC_MASK 0x600</span></div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;<span class="preprocessor">#define PCI_TPH_LOC_NONE 0x000</span></div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;<span class="preprocessor">#define PCI_TPH_LOC_CAP 0x200</span></div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;<span class="preprocessor">#define PCI_TPH_LOC_MSIX 0x400</span></div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;<span class="preprocessor">#define PCI_TPH_CAP_ST_MASK 0x07FF0000</span></div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;<span class="preprocessor">#define PCI_TPH_CAP_ST_SHIFT 16</span></div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;<span class="preprocessor">#define PCI_TPH_BASE_SIZEOF 12</span></div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;<span class="preprocessor">#define PCI_EXP_DPC_CAP 4</span></div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;<span class="preprocessor">#define PCI_EXP_DPC_IRQ 0x001F</span></div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;<span class="preprocessor">#define PCI_EXP_DPC_CAP_RP_EXT 0x0020</span></div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;<span class="preprocessor">#define PCI_EXP_DPC_CAP_POISONED_TLP 0x0040</span></div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;<span class="preprocessor">#define PCI_EXP_DPC_CAP_SW_TRIGGER 0x0080</span></div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;<span class="preprocessor">#define PCI_EXP_DPC_RP_PIO_LOG_SIZE 0x0F00</span></div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;<span class="preprocessor">#define PCI_EXP_DPC_CAP_DL_ACTIVE 0x1000</span></div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;<span class="preprocessor">#define PCI_EXP_DPC_CTL 6</span></div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;<span class="preprocessor">#define PCI_EXP_DPC_CTL_EN_FATAL 0x0001</span></div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;<span class="preprocessor">#define PCI_EXP_DPC_CTL_EN_NONFATAL 0x0002</span></div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;<span class="preprocessor">#define PCI_EXP_DPC_CTL_INT_EN 0x0008</span></div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;<span class="preprocessor">#define PCI_EXP_DPC_STATUS 8</span></div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;<span class="preprocessor">#define PCI_EXP_DPC_STATUS_TRIGGER 0x0001</span></div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;<span class="preprocessor">#define PCI_EXP_DPC_STATUS_TRIGGER_RSN 0x0006</span></div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;<span class="preprocessor">#define PCI_EXP_DPC_STATUS_INTERRUPT 0x0008</span></div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;<span class="preprocessor">#define PCI_EXP_DPC_RP_BUSY 0x0010</span></div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;<span class="preprocessor">#define PCI_EXP_DPC_STATUS_TRIGGER_RSN_EXT 0x0060</span></div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;<span class="preprocessor">#define PCI_EXP_DPC_SOURCE_ID 10</span></div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;<span class="preprocessor">#define PCI_EXP_DPC_RP_PIO_STATUS 0x0C</span></div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;<span class="preprocessor">#define PCI_EXP_DPC_RP_PIO_MASK 0x10</span></div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;<span class="preprocessor">#define PCI_EXP_DPC_RP_PIO_SEVERITY 0x14</span></div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;<span class="preprocessor">#define PCI_EXP_DPC_RP_PIO_SYSERROR 0x18</span></div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;<span class="preprocessor">#define PCI_EXP_DPC_RP_PIO_EXCEPTION 0x1C</span></div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;<span class="preprocessor">#define PCI_EXP_DPC_RP_PIO_HEADER_LOG 0x20</span></div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;<span class="preprocessor">#define PCI_EXP_DPC_RP_PIO_IMPSPEC_LOG 0x30</span></div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;<span class="preprocessor">#define PCI_EXP_DPC_RP_PIO_TLPPREFIX_LOG 0x34</span></div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;<span class="preprocessor">#define PCI_PTM_CAP 0x04</span></div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;<span class="preprocessor">#define PCI_PTM_CAP_REQ 0x00000001</span></div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;<span class="preprocessor">#define PCI_PTM_CAP_ROOT 0x00000004</span></div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;<span class="preprocessor">#define PCI_PTM_GRANULARITY_MASK 0x0000FF00</span></div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;<span class="preprocessor">#define PCI_PTM_CTRL 0x08</span></div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;<span class="preprocessor">#define PCI_PTM_CTRL_ENABLE 0x00000001</span></div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;<span class="preprocessor">#define PCI_PTM_CTRL_ROOT 0x00000002</span></div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;<span class="preprocessor">#define PCI_L1SS_CAP 0x04</span></div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;<span class="preprocessor">#define PCI_L1SS_CAP_PCIPM_L1_2 0x00000001</span></div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;<span class="preprocessor">#define PCI_L1SS_CAP_PCIPM_L1_1 0x00000002</span></div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;<span class="preprocessor">#define PCI_L1SS_CAP_ASPM_L1_2 0x00000004</span></div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;<span class="preprocessor">#define PCI_L1SS_CAP_ASPM_L1_1 0x00000008</span></div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;<span class="preprocessor">#define PCI_L1SS_CAP_L1_PM_SS 0x00000010</span></div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;<span class="preprocessor">#define PCI_L1SS_CAP_CM_RESTORE_TIME 0x0000ff00</span></div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;<span class="preprocessor">#define PCI_L1SS_CAP_P_PWR_ON_SCALE 0x00030000</span></div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;<span class="preprocessor">#define PCI_L1SS_CAP_P_PWR_ON_VALUE 0x00f80000</span></div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;<span class="preprocessor">#define PCI_L1SS_CTL1 0x08</span></div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;<span class="preprocessor">#define PCI_L1SS_CTL1_PCIPM_L1_2 0x00000001</span></div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;<span class="preprocessor">#define PCI_L1SS_CTL1_PCIPM_L1_1 0x00000002</span></div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;<span class="preprocessor">#define PCI_L1SS_CTL1_ASPM_L1_2 0x00000004</span></div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;<span class="preprocessor">#define PCI_L1SS_CTL1_ASPM_L1_1 0x00000008</span></div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;<span class="preprocessor">#define PCI_L1SS_CTL1_L1_2_MASK 0x00000005</span></div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;<span class="preprocessor">#define PCI_L1SS_CTL1_L1SS_MASK 0x0000000f</span></div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;<span class="preprocessor">#define PCI_L1SS_CTL1_CM_RESTORE_TIME 0x0000ff00</span></div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;<span class="preprocessor">#define PCI_L1SS_CTL1_LTR_L12_TH_VALUE 0x03ff0000</span></div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;<span class="preprocessor">#define PCI_L1SS_CTL1_LTR_L12_TH_SCALE 0xe0000000</span></div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;<span class="preprocessor">#define PCI_L1SS_CTL2 0x0c</span></div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;<span class="preprocessor">#define PCI_DLF_CAP 0x04</span></div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;<span class="preprocessor">#define PCI_DLF_EXCHANGE_ENABLE 0x80000000</span></div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;<span class="preprocessor">#define PCI_PL_16GT_LE_CTRL 0x20</span></div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;<span class="preprocessor">#define PCI_PL_16GT_LE_CTRL_DSP_TX_PRESET_MASK 0x0000000F</span></div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;<span class="preprocessor">#define PCI_PL_16GT_LE_CTRL_USP_TX_PRESET_MASK 0x000000F0</span></div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;<span class="preprocessor">#define PCI_PL_16GT_LE_CTRL_USP_TX_PRESET_SHIFT 4</span></div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;<span class="preprocessor">#endif</span></div></div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_88e6415a3128b404f1102a130772bdb6.html">linux</a></li><li class="navelem"><b>pci_regs.h</b></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
