module Pipeline_3 (
	clock,
	reset,
	io_in_ready,
	io_in_valid,
	io_in_bits_cmd_inst_funct,
	io_in_bits_cmd_rs1,
	io_in_bits_cmd_rs2,
	io_in_bits_dram_addr,
	io_in_bits_spad_addr,
	io_in_bits_I,
	io_in_bits_K,
	io_out_ready,
	io_out_valid,
	io_out_bits_cmd_inst_funct,
	io_out_bits_cmd_rs1,
	io_out_bits_cmd_rs2,
	io_out_bits_dram_addr,
	io_out_bits_spad_addr,
	io_out_bits_I,
	io_out_bits_K,
	io_busy
);
	input clock;
	input reset;
	output wire io_in_ready;
	input io_in_valid;
	input [6:0] io_in_bits_cmd_inst_funct;
	input [63:0] io_in_bits_cmd_rs1;
	input [63:0] io_in_bits_cmd_rs2;
	input [67:0] io_in_bits_dram_addr;
	input [50:0] io_in_bits_spad_addr;
	input [19:0] io_in_bits_I;
	input [17:0] io_in_bits_K;
	input io_out_ready;
	output wire io_out_valid;
	output wire [6:0] io_out_bits_cmd_inst_funct;
	output wire [63:0] io_out_bits_cmd_rs1;
	output wire [63:0] io_out_bits_cmd_rs2;
	output wire [67:0] io_out_bits_dram_addr;
	output wire [50:0] io_out_bits_spad_addr;
	output wire [19:0] io_out_bits_I;
	output wire [17:0] io_out_bits_K;
	output wire io_busy;
	reg [6:0] stages_0_cmd_inst_funct;
	reg [63:0] stages_0_cmd_rs1;
	reg [63:0] stages_0_cmd_rs2;
	reg [67:0] stages_0_dram_addr;
	reg [50:0] stages_0_spad_addr;
	reg [19:0] stages_0_I;
	reg [17:0] stages_0_K;
	reg [6:0] stages_1_cmd_inst_funct;
	reg [63:0] stages_1_cmd_rs1;
	reg [63:0] stages_1_cmd_rs2;
	reg [67:0] stages_1_dram_addr;
	reg [50:0] stages_1_spad_addr;
	reg [19:0] stages_1_I;
	reg [17:0] stages_1_K;
	reg valids_0;
	reg valids_1;
	wire stalling_1 = valids_1 & ~io_out_ready;
	wire stalling_0 = valids_0 & stalling_1;
	wire _GEN = ~stalling_0 & io_in_valid;
	always @(posedge clock) begin
		if (_GEN) begin
			stages_0_cmd_inst_funct <= io_in_bits_cmd_inst_funct;
			stages_0_cmd_rs1 <= io_in_bits_cmd_rs1;
			stages_0_cmd_rs2 <= io_in_bits_cmd_rs2;
			stages_0_dram_addr <= io_in_bits_dram_addr;
			stages_0_spad_addr <= io_in_bits_spad_addr;
			stages_0_I <= io_in_bits_I;
			stages_0_K <= io_in_bits_K;
		end
		if (~stalling_1) begin
			stages_1_cmd_inst_funct <= stages_0_cmd_inst_funct;
			stages_1_cmd_rs1 <= stages_0_cmd_rs1;
			stages_1_cmd_rs2 <= stages_0_cmd_rs2;
			stages_1_dram_addr <= stages_0_dram_addr;
			stages_1_spad_addr <= stages_0_spad_addr;
			stages_1_I <= stages_0_I;
			stages_1_K <= stages_0_K;
		end
		if (reset) begin
			valids_0 <= 1'h0;
			valids_1 <= 1'h0;
		end
		else begin
			valids_0 <= _GEN | (stalling_1 & valids_0);
			valids_1 <= valids_0 | (~io_out_ready & valids_1);
		end
	end
	assign io_in_ready = ~stalling_0;
	assign io_out_valid = valids_1;
	assign io_out_bits_cmd_inst_funct = stages_1_cmd_inst_funct;
	assign io_out_bits_cmd_rs1 = stages_1_cmd_rs1;
	assign io_out_bits_cmd_rs2 = stages_1_cmd_rs2;
	assign io_out_bits_dram_addr = stages_1_dram_addr;
	assign io_out_bits_spad_addr = stages_1_spad_addr;
	assign io_out_bits_I = stages_1_I;
	assign io_out_bits_K = stages_1_K;
	assign io_busy = (io_in_valid | valids_0) | valids_1;
endmodule
