{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1659548402609 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1659548402611 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 1991-2015 Altera Corporation. All rights reserved. " "Copyright (C) 1991-2015 Altera Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1659548402611 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Altera Corporation's design tools, logic functions  " "Your use of Altera Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1659548402611 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and its AMPP partner logic  " "and other software and tools, and its AMPP partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1659548402611 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1659548402611 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1659548402611 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1659548402611 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Altera Program License  " "to the terms and conditions of the Altera Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1659548402611 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Altera Quartus Prime License Agreement, " "Subscription Agreement, the Altera Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1659548402611 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Altera MegaCore Function License Agreement, or other  " "the Altera MegaCore Function License Agreement, or other " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1659548402611 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "applicable license agreement, including, without limitation,  " "applicable license agreement, including, without limitation, " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1659548402611 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "that your use is for the sole purpose of programming logic  " "that your use is for the sole purpose of programming logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1659548402611 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "devices manufactured by Altera and sold by Altera or its  " "devices manufactured by Altera and sold by Altera or its " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1659548402611 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "authorized distributors.  Please refer to the applicable  " "authorized distributors.  Please refer to the applicable " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1659548402611 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement for further details. " "agreement for further details." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1659548402611 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug  3 10:40:02 2022 " "Processing started: Wed Aug  3 10:40:02 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1659548402611 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659548402611 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --source=Main.vhd --source=RegisterSpace.vhd --source=../BuildNumber.vhd --source=../../../../../../../include/fpga/DnaRegisterAltera.vhd --source=../../../../../../../include/fpga/IOBufP2Generic.vhd --source=../../../../../../../include/fpga/SRamSlaveBus.vhd --source=../../../../../../../include/fpga/SpiRegisters.vhd --source=../../../../../../../include/fpga/SpiMaster.vhd --source=../../../../../../../include/fpga/SpiBus.vhd --source=../../../../../../../include/fpga/RamBus.vhd --source=../../../../../../../include/fpga/OneShot.vhd --source=../../../../../../../include/fpga/IBufP2.vhd --source=../../../../../../../include/fpga/ClockDivider.vhd --source=../../../../../../../include/fpga/ClockMultiplierAltera.vhd --source=../../../../../../../include/fpga/SpiDacTrio.vhd --source=/usr/local/altera/ip/altera/altchip_id/source/altchip_id.v CGraphPZT " "Command: quartus_map --read_settings_files=on --source=Main.vhd --source=RegisterSpace.vhd --source=../BuildNumber.vhd --source=../../../../../../../include/fpga/DnaRegisterAltera.vhd --source=../../../../../../../include/fpga/IOBufP2Generic.vhd --source=../../../../../../../include/fpga/SRamSlaveBus.vhd --source=../../../../../../../include/fpga/SpiRegisters.vhd --source=../../../../../../../include/fpga/SpiMaster.vhd --source=../../../../../../../include/fpga/SpiBus.vhd --source=../../../../../../../include/fpga/RamBus.vhd --source=../../../../../../../include/fpga/OneShot.vhd --source=../../../../../../../include/fpga/IBufP2.vhd --source=../../../../../../../include/fpga/ClockDivider.vhd --source=../../../../../../../include/fpga/ClockMultiplierAltera.vhd --source=../../../../../../../include/fpga/SpiDacTrio.vhd --source=/usr/local/altera/ip/altera/altchip_id/source/altchip_id.v CGraphPZT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659548402611 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1659548402804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CGraphPZTPorts-CGraphPZT " "Found design unit 1: CGraphPZTPorts-CGraphPZT" {  } { { "Main.vhd" "" { Text "/home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/Main.vhd" 114 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659548411752 ""} { "Info" "ISGN_ENTITY_NAME" "1 CGraphPZTPorts " "Found entity 1: CGraphPZTPorts" {  } { { "Main.vhd" "" { Text "/home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/Main.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659548411752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659548411752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegisterSpace.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RegisterSpace.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterSpacePorts-RegisterSpace " "Found design unit 1: RegisterSpacePorts-RegisterSpace" {  } { { "RegisterSpace.vhd" "" { Text "/home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/RegisterSpace.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659548411753 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterSpacePorts " "Found entity 1: RegisterSpacePorts" {  } { { "RegisterSpace.vhd" "" { Text "/home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/RegisterSpace.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659548411753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659548411753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/BuildNumber.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/BuildNumber.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BuildNumberPorts-BuildNumber " "Found design unit 1: BuildNumberPorts-BuildNumber" {  } { { "../BuildNumber.vhd" "" { Text "/home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/BuildNumber.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659548411753 ""} { "Info" "ISGN_ENTITY_NAME" "1 BuildNumberPorts " "Found entity 1: BuildNumberPorts" {  } { { "../BuildNumber.vhd" "" { Text "/home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/BuildNumber.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659548411753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659548411753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/summer/projects/include/fpga/DnaRegisterAltera.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/summer/projects/include/fpga/DnaRegisterAltera.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DnaRegisterPorts-aDnaRegister " "Found design unit 1: DnaRegisterPorts-aDnaRegister" {  } { { "../../../../../../../include/fpga/DnaRegisterAltera.vhd" "" { Text "/home/summer/projects/include/fpga/DnaRegisterAltera.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659548411754 ""} { "Info" "ISGN_ENTITY_NAME" "1 DnaRegisterPorts " "Found entity 1: DnaRegisterPorts" {  } { { "../../../../../../../include/fpga/DnaRegisterAltera.vhd" "" { Text "/home/summer/projects/include/fpga/DnaRegisterAltera.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659548411754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659548411754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/summer/projects/include/fpga/IOBufP2Generic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/summer/projects/include/fpga/IOBufP2Generic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IOBufP2Ports-IOBufP2 " "Found design unit 1: IOBufP2Ports-IOBufP2" {  } { { "../../../../../../../include/fpga/IOBufP2Generic.vhd" "" { Text "/home/summer/projects/include/fpga/IOBufP2Generic.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659548411754 ""} { "Info" "ISGN_ENTITY_NAME" "1 IOBufP2Ports " "Found entity 1: IOBufP2Ports" {  } { { "../../../../../../../include/fpga/IOBufP2Generic.vhd" "" { Text "/home/summer/projects/include/fpga/IOBufP2Generic.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659548411754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659548411754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/summer/projects/include/fpga/SRamSlaveBus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/summer/projects/include/fpga/SRamSlaveBus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SRamSlaveBusPorts-SRamSlaveBus " "Found design unit 1: SRamSlaveBusPorts-SRamSlaveBus" {  } { { "../../../../../../../include/fpga/SRamSlaveBus.vhd" "" { Text "/home/summer/projects/include/fpga/SRamSlaveBus.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659548411755 ""} { "Info" "ISGN_ENTITY_NAME" "1 SRamSlaveBusPorts " "Found entity 1: SRamSlaveBusPorts" {  } { { "../../../../../../../include/fpga/SRamSlaveBus.vhd" "" { Text "/home/summer/projects/include/fpga/SRamSlaveBus.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659548411755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659548411755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/summer/projects/include/fpga/SpiRegisters.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/summer/projects/include/fpga/SpiRegisters.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SpiRegistersPorts-SpiRegisters " "Found design unit 1: SpiRegistersPorts-SpiRegisters" {  } { { "../../../../../../../include/fpga/SpiRegisters.vhd" "" { Text "/home/summer/projects/include/fpga/SpiRegisters.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659548411756 ""} { "Info" "ISGN_ENTITY_NAME" "1 SpiRegistersPorts " "Found entity 1: SpiRegistersPorts" {  } { { "../../../../../../../include/fpga/SpiRegisters.vhd" "" { Text "/home/summer/projects/include/fpga/SpiRegisters.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659548411756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659548411756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/summer/projects/include/fpga/SpiMaster.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/summer/projects/include/fpga/SpiMaster.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SpiMasterPorts-SpiMaster " "Found design unit 1: SpiMasterPorts-SpiMaster" {  } { { "../../../../../../../include/fpga/SpiMaster.vhd" "" { Text "/home/summer/projects/include/fpga/SpiMaster.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659548411757 ""} { "Info" "ISGN_ENTITY_NAME" "1 SpiMasterPorts " "Found entity 1: SpiMasterPorts" {  } { { "../../../../../../../include/fpga/SpiMaster.vhd" "" { Text "/home/summer/projects/include/fpga/SpiMaster.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659548411757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659548411757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/summer/projects/include/fpga/SpiBus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/summer/projects/include/fpga/SpiBus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SpiBusPorts-SpiBus " "Found design unit 1: SpiBusPorts-SpiBus" {  } { { "../../../../../../../include/fpga/SpiBus.vhd" "" { Text "/home/summer/projects/include/fpga/SpiBus.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659548411757 ""} { "Info" "ISGN_ENTITY_NAME" "1 SpiBusPorts " "Found entity 1: SpiBusPorts" {  } { { "../../../../../../../include/fpga/SpiBus.vhd" "" { Text "/home/summer/projects/include/fpga/SpiBus.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659548411757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659548411757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/summer/projects/include/fpga/RamBus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/summer/projects/include/fpga/RamBus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RamBusPorts-RamBus " "Found design unit 1: RamBusPorts-RamBus" {  } { { "../../../../../../../include/fpga/RamBus.vhd" "" { Text "/home/summer/projects/include/fpga/RamBus.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659548411758 ""} { "Info" "ISGN_ENTITY_NAME" "1 RamBusPorts " "Found entity 1: RamBusPorts" {  } { { "../../../../../../../include/fpga/RamBus.vhd" "" { Text "/home/summer/projects/include/fpga/RamBus.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659548411758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659548411758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/summer/projects/include/fpga/OneShot.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/summer/projects/include/fpga/OneShot.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OneShotPorts-OneShot " "Found design unit 1: OneShotPorts-OneShot" {  } { { "../../../../../../../include/fpga/OneShot.vhd" "" { Text "/home/summer/projects/include/fpga/OneShot.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659548411759 ""} { "Info" "ISGN_ENTITY_NAME" "1 OneShotPorts " "Found entity 1: OneShotPorts" {  } { { "../../../../../../../include/fpga/OneShot.vhd" "" { Text "/home/summer/projects/include/fpga/OneShot.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659548411759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659548411759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/summer/projects/include/fpga/IBufP2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/summer/projects/include/fpga/IBufP2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IBufP2Ports-IBufP2 " "Found design unit 1: IBufP2Ports-IBufP2" {  } { { "../../../../../../../include/fpga/IBufP2.vhd" "" { Text "/home/summer/projects/include/fpga/IBufP2.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659548411759 ""} { "Info" "ISGN_ENTITY_NAME" "1 IBufP2Ports " "Found entity 1: IBufP2Ports" {  } { { "../../../../../../../include/fpga/IBufP2.vhd" "" { Text "/home/summer/projects/include/fpga/IBufP2.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659548411759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659548411759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/summer/projects/include/fpga/ClockDivider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/summer/projects/include/fpga/ClockDivider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClockDividerPorts-ClockDivider " "Found design unit 1: ClockDividerPorts-ClockDivider" {  } { { "../../../../../../../include/fpga/ClockDivider.vhd" "" { Text "/home/summer/projects/include/fpga/ClockDivider.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659548411760 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClockDividerPorts " "Found entity 1: ClockDividerPorts" {  } { { "../../../../../../../include/fpga/ClockDivider.vhd" "" { Text "/home/summer/projects/include/fpga/ClockDivider.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659548411760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659548411760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/summer/projects/include/fpga/ClockMultiplierAltera.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/summer/projects/include/fpga/ClockMultiplierAltera.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClockMultiplierPorts-aClockMultiplier " "Found design unit 1: ClockMultiplierPorts-aClockMultiplier" {  } { { "../../../../../../../include/fpga/ClockMultiplierAltera.vhd" "" { Text "/home/summer/projects/include/fpga/ClockMultiplierAltera.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659548411761 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClockMultiplierPorts " "Found entity 1: ClockMultiplierPorts" {  } { { "../../../../../../../include/fpga/ClockMultiplierAltera.vhd" "" { Text "/home/summer/projects/include/fpga/ClockMultiplierAltera.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659548411761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659548411761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/summer/projects/include/fpga/SpiDacTrio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/summer/projects/include/fpga/SpiDacTrio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SpiDacTrioPorts-SpiDacTrio " "Found design unit 1: SpiDacTrioPorts-SpiDacTrio" {  } { { "../../../../../../../include/fpga/SpiDacTrio.vhd" "" { Text "/home/summer/projects/include/fpga/SpiDacTrio.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659548411761 ""} { "Info" "ISGN_ENTITY_NAME" "1 SpiDacTrioPorts " "Found entity 1: SpiDacTrioPorts" {  } { { "../../../../../../../include/fpga/SpiDacTrio.vhd" "" { Text "/home/summer/projects/include/fpga/SpiDacTrio.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659548411761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659548411761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/usr/local/altera/ip/altera/altchip_id/source/altchip_id.v 1 1 " "Found 1 design units, including 1 entities, in source file /usr/local/altera/ip/altera/altchip_id/source/altchip_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 altchip_id " "Found entity 1: altchip_id" {  } { { "/usr/local/altera/ip/altera/altchip_id/source/altchip_id.v" "" { Text "/usr/local/altera/ip/altera/altchip_id/source/altchip_id.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659548411762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659548411762 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CGraphPZTPorts " "Elaborating entity \"CGraphPZTPorts\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1659548411820 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "WriteAck Main.vhd(642) " "Verilog HDL or VHDL warning at Main.vhd(642): object \"WriteAck\" assigned a value but never read" {  } { { "Main.vhd" "" { Text "/home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/Main.vhd" 642 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1659548411822 "|CGraphPZTPorts"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ReadAck Main.vhd(645) " "Verilog HDL or VHDL warning at Main.vhd(645): object \"ReadAck\" assigned a value but never read" {  } { { "Main.vhd" "" { Text "/home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/Main.vhd" 645 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1659548411822 "|CGraphPZTPorts"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockMultiplierPorts ClockMultiplierPorts:MasterPll " "Elaborating entity \"ClockMultiplierPorts\" for hierarchy \"ClockMultiplierPorts:MasterPll\"" {  } { { "Main.vhd" "MasterPll" { Text "/home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/Main.vhd" 672 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659548411839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll ClockMultiplierPorts:MasterPll\|altpll:altpll_analog " "Elaborating entity \"altpll\" for hierarchy \"ClockMultiplierPorts:MasterPll\|altpll:altpll_analog\"" {  } { { "../../../../../../../include/fpga/ClockMultiplierAltera.vhd" "altpll_analog" { Text "/home/summer/projects/include/fpga/ClockMultiplierAltera.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659548411881 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ClockMultiplierPorts:MasterPll\|altpll:altpll_analog " "Elaborated megafunction instantiation \"ClockMultiplierPorts:MasterPll\|altpll:altpll_analog\"" {  } { { "../../../../../../../include/fpga/ClockMultiplierAltera.vhd" "" { Text "/home/summer/projects/include/fpga/ClockMultiplierAltera.vhd" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659548411891 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ClockMultiplierPorts:MasterPll\|altpll:altpll_analog " "Instantiated megafunction \"ClockMultiplierPorts:MasterPll\|altpll:altpll_analog\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type LOW " "Parameter \"bandwidth_type\" = \"LOW\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659548411891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659548411891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659548411891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659548411891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659548411891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659548411891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20345 " "Parameter \"inclk0_input_frequency\" = \"20345\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659548411891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659548411891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL2 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659548411891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659548411891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659548411891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659548411891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659548411891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659548411891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659548411891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659548411891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659548411891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659548411891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659548411891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659548411891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659548411891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659548411891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659548411891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659548411891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659548411891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659548411891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659548411891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659548411891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659548411891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659548411891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659548411891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659548411891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659548411891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659548411891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659548411891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659548411891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659548411891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659548411891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659548411891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659548411891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659548411891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659548411891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659548411891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659548411891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659548411891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659548411891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659548411891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659548411891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659548411891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659548411891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659548411891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659548411891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659548411891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock ON " "Parameter \"self_reset_on_loss_lock\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659548411891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659548411891 ""}  } { { "../../../../../../../include/fpga/ClockMultiplierAltera.vhd" "" { Text "/home/summer/projects/include/fpga/ClockMultiplierAltera.vhd" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1659548411891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/PLL2_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/PLL2_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL2_altpll " "Found entity 1: PLL2_altpll" {  } { { "db/PLL2_altpll.v" "" { Text "/home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/db/PLL2_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659548411930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659548411930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL2_altpll ClockMultiplierPorts:MasterPll\|altpll:altpll_analog\|PLL2_altpll:auto_generated " "Elaborating entity \"PLL2_altpll\" for hierarchy \"ClockMultiplierPorts:MasterPll\|altpll:altpll_analog\|PLL2_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/usr/local/altera/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659548411931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DnaRegisterPorts DnaRegisterPorts:DnaRegister " "Elaborating entity \"DnaRegisterPorts\" for hierarchy \"DnaRegisterPorts:DnaRegister\"" {  } { { "Main.vhd" "DnaRegister" { Text "/home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/Main.vhd" 686 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659548411937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altchip_id DnaRegisterPorts:DnaRegister\|altchip_id:DNA_i " "Elaborating entity \"altchip_id\" for hierarchy \"DnaRegisterPorts:DnaRegister\|altchip_id:DNA_i\"" {  } { { "../../../../../../../include/fpga/DnaRegisterAltera.vhd" "DNA_i" { Text "/home/summer/projects/include/fpga/DnaRegisterAltera.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659548411943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter DnaRegisterPorts:DnaRegister\|altchip_id:DNA_i\|a_graycounter:gen_cntr " "Elaborating entity \"a_graycounter\" for hierarchy \"DnaRegisterPorts:DnaRegister\|altchip_id:DNA_i\|a_graycounter:gen_cntr\"" {  } { { "/usr/local/altera/ip/altera/altchip_id/source/altchip_id.v" "gen_cntr" { Text "/usr/local/altera/ip/altera/altchip_id/source/altchip_id.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659548411960 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DnaRegisterPorts:DnaRegister\|altchip_id:DNA_i\|a_graycounter:gen_cntr " "Elaborated megafunction instantiation \"DnaRegisterPorts:DnaRegister\|altchip_id:DNA_i\|a_graycounter:gen_cntr\"" {  } { { "/usr/local/altera/ip/altera/altchip_id/source/altchip_id.v" "" { Text "/usr/local/altera/ip/altera/altchip_id/source/altchip_id.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659548411961 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DnaRegisterPorts:DnaRegister\|altchip_id:DNA_i\|a_graycounter:gen_cntr " "Instantiated megafunction \"DnaRegisterPorts:DnaRegister\|altchip_id:DNA_i\|a_graycounter:gen_cntr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 7 " "Parameter \"width\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659548411961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type a_graycounter " "Parameter \"lpm_type\" = \"a_graycounter\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659548411961 ""}  } { { "/usr/local/altera/ip/altera/altchip_id/source/altchip_id.v" "" { Text "/usr/local/altera/ip/altera/altchip_id/source/altchip_id.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1659548411961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_3ag.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_3ag.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_3ag " "Found entity 1: a_graycounter_3ag" {  } { { "db/a_graycounter_3ag.tdf" "" { Text "/home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/db/a_graycounter_3ag.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659548411992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659548411992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_3ag DnaRegisterPorts:DnaRegister\|altchip_id:DNA_i\|a_graycounter:gen_cntr\|a_graycounter_3ag:auto_generated " "Elaborating entity \"a_graycounter_3ag\" for hierarchy \"DnaRegisterPorts:DnaRegister\|altchip_id:DNA_i\|a_graycounter:gen_cntr\|a_graycounter_3ag:auto_generated\"" {  } { { "a_graycounter.tdf" "auto_generated" { Text "/usr/local/altera/quartus/libraries/megafunctions/a_graycounter.tdf" 51 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659548411993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg DnaRegisterPorts:DnaRegister\|altchip_id:DNA_i\|lpm_shiftreg:shift_reg " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"DnaRegisterPorts:DnaRegister\|altchip_id:DNA_i\|lpm_shiftreg:shift_reg\"" {  } { { "/usr/local/altera/ip/altera/altchip_id/source/altchip_id.v" "shift_reg" { Text "/usr/local/altera/ip/altera/altchip_id/source/altchip_id.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659548412001 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DnaRegisterPorts:DnaRegister\|altchip_id:DNA_i\|lpm_shiftreg:shift_reg " "Elaborated megafunction instantiation \"DnaRegisterPorts:DnaRegister\|altchip_id:DNA_i\|lpm_shiftreg:shift_reg\"" {  } { { "/usr/local/altera/ip/altera/altchip_id/source/altchip_id.v" "" { Text "/usr/local/altera/ip/altera/altchip_id/source/altchip_id.v" 192 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659548412007 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DnaRegisterPorts:DnaRegister\|altchip_id:DNA_i\|lpm_shiftreg:shift_reg " "Instantiated megafunction \"DnaRegisterPorts:DnaRegister\|altchip_id:DNA_i\|lpm_shiftreg:shift_reg\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction RIGHT " "Parameter \"lpm_direction\" = \"RIGHT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659548412007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659548412007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 64 " "Parameter \"lpm_width\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659548412007 ""}  } { { "/usr/local/altera/ip/altera/altchip_id/source/altchip_id.v" "" { Text "/usr/local/altera/ip/altera/altchip_id/source/altchip_id.v" 192 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1659548412007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BuildNumberPorts BuildNumberPorts:BuildNumber_i " "Elaborating entity \"BuildNumberPorts\" for hierarchy \"BuildNumberPorts:BuildNumber_i\"" {  } { { "Main.vhd" "BuildNumber_i" { Text "/home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/Main.vhd" 698 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659548412008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OneShotPorts OneShotPorts:BootupReset " "Elaborating entity \"OneShotPorts\" for hierarchy \"OneShotPorts:BootupReset\"" {  } { { "Main.vhd" "BootupReset" { Text "/home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/Main.vhd" 704 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659548412010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IBufP2Ports IBufP2Ports:IBufOE " "Elaborating entity \"IBufP2Ports\" for hierarchy \"IBufP2Ports:IBufOE\"" {  } { { "Main.vhd" "IBufOE" { Text "/home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/Main.vhd" 721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659548412013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IOBufP2Ports IOBufP2Ports:\\GenRamDataBus:0:IOBUF_RamData_i " "Elaborating entity \"IOBufP2Ports\" for hierarchy \"IOBufP2Ports:\\GenRamDataBus:0:IOBUF_RamData_i\"" {  } { { "Main.vhd" "\\GenRamDataBus:0:IOBUF_RamData_i" { Text "/home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/Main.vhd" 759 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659548412017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterSpacePorts RegisterSpacePorts:RegisterSpace " "Elaborating entity \"RegisterSpacePorts\" for hierarchy \"RegisterSpacePorts:RegisterSpace\"" {  } { { "Main.vhd" "RegisterSpace" { Text "/home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/Main.vhd" 782 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659548412021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SpiDacTrioPorts SpiDacTrioPorts:PZTDacs_i " "Elaborating entity \"SpiDacTrioPorts\" for hierarchy \"SpiDacTrioPorts:PZTDacs_i\"" {  } { { "Main.vhd" "PZTDacs_i" { Text "/home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/Main.vhd" 841 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659548412045 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SckB SpiDacTrio.vhd(86) " "Verilog HDL or VHDL warning at SpiDacTrio.vhd(86): object \"SckB\" assigned a value but never read" {  } { { "../../../../../../../include/fpga/SpiDacTrio.vhd" "" { Text "/home/summer/projects/include/fpga/SpiDacTrio.vhd" 86 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1659548412046 "|CGraphPZTPorts|SpiDacTrioPorts:PZTDacs_i"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SckC SpiDacTrio.vhd(87) " "Verilog HDL or VHDL warning at SpiDacTrio.vhd(87): object \"SckC\" assigned a value but never read" {  } { { "../../../../../../../include/fpga/SpiDacTrio.vhd" "" { Text "/home/summer/projects/include/fpga/SpiDacTrio.vhd" 87 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1659548412046 "|CGraphPZTPorts|SpiDacTrioPorts:PZTDacs_i"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SpiMasterPorts SpiDacTrioPorts:PZTDacs_i\|SpiMasterPorts:SpiA " "Elaborating entity \"SpiMasterPorts\" for hierarchy \"SpiDacTrioPorts:PZTDacs_i\|SpiMasterPorts:SpiA\"" {  } { { "../../../../../../../include/fpga/SpiDacTrio.vhd" "SpiA" { Text "/home/summer/projects/include/fpga/SpiDacTrio.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659548412061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OneShotPorts OneShotPorts:nLDacsOneShot " "Elaborating entity \"OneShotPorts\" for hierarchy \"OneShotPorts:nLDacsOneShot\"" {  } { { "Main.vhd" "nLDacsOneShot" { Text "/home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/Main.vhd" 879 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659548412072 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "8 " "Ignored 8 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "8 " "Ignored 8 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1659548412290 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1659548412290 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "MosiDacA " "Inserted always-enabled tri-state buffer between \"MosiDacA\" and its non-tri-state driver." {  } { { "Main.vhd" "" { Text "/home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/Main.vhd" 41 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1659548412716 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "MosiDacB " "Inserted always-enabled tri-state buffer between \"MosiDacB\" and its non-tri-state driver." {  } { { "Main.vhd" "" { Text "/home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/Main.vhd" 42 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1659548412716 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "MosiDacC " "Inserted always-enabled tri-state buffer between \"MosiDacC\" and its non-tri-state driver." {  } { { "Main.vhd" "" { Text "/home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/Main.vhd" 43 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1659548412716 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1659548412716 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "MosiDacA " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"MosiDacA\" is moved to its source" {  } { { "Main.vhd" "" { Text "/home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/Main.vhd" 41 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1659548412717 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "MosiDacB " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"MosiDacB\" is moved to its source" {  } { { "Main.vhd" "" { Text "/home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/Main.vhd" 42 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1659548412717 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "MosiDacC " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"MosiDacC\" is moved to its source" {  } { { "Main.vhd" "" { Text "/home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/Main.vhd" 43 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1659548412717 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 -1 1659548412717 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../../../../../../../include/fpga/SpiMaster.vhd" "" { Text "/home/summer/projects/include/fpga/SpiMaster.vhd" 80 -1 0 } } { "../../../../../../../include/fpga/SpiDacTrio.vhd" "" { Text "/home/summer/projects/include/fpga/SpiDacTrio.vhd" 84 -1 0 } } { "../../../../../../../include/fpga/OneShot.vhd" "" { Text "/home/summer/projects/include/fpga/OneShot.vhd" 48 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1659548412718 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1659548412718 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SpiDacTrioPorts:PZTDacs_i\|SpiMasterPorts:SpiA\|Mosi_i SpiDacTrioPorts:PZTDacs_i\|SpiMasterPorts:SpiA\|Mosi_i~_emulated SpiDacTrioPorts:PZTDacs_i\|SpiMasterPorts:SpiA\|Mosi_i~1 " "Register \"SpiDacTrioPorts:PZTDacs_i\|SpiMasterPorts:SpiA\|Mosi_i\" is converted into an equivalent circuit using register \"SpiDacTrioPorts:PZTDacs_i\|SpiMasterPorts:SpiA\|Mosi_i~_emulated\" and latch \"SpiDacTrioPorts:PZTDacs_i\|SpiMasterPorts:SpiA\|Mosi_i~1\"" {  } { { "../../../../../../../include/fpga/SpiMaster.vhd" "" { Text "/home/summer/projects/include/fpga/SpiMaster.vhd" 80 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1659548412719 "|CGraphPZTPorts|SpiDacTrioPorts:PZTDacs_i|SpiMasterPorts:SpiA|Mosi_i"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SpiDacTrioPorts:PZTDacs_i\|SpiMasterPorts:SpiB\|Mosi_i SpiDacTrioPorts:PZTDacs_i\|SpiMasterPorts:SpiB\|Mosi_i~_emulated SpiDacTrioPorts:PZTDacs_i\|SpiMasterPorts:SpiB\|Mosi_i~1 " "Register \"SpiDacTrioPorts:PZTDacs_i\|SpiMasterPorts:SpiB\|Mosi_i\" is converted into an equivalent circuit using register \"SpiDacTrioPorts:PZTDacs_i\|SpiMasterPorts:SpiB\|Mosi_i~_emulated\" and latch \"SpiDacTrioPorts:PZTDacs_i\|SpiMasterPorts:SpiB\|Mosi_i~1\"" {  } { { "../../../../../../../include/fpga/SpiMaster.vhd" "" { Text "/home/summer/projects/include/fpga/SpiMaster.vhd" 80 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1659548412719 "|CGraphPZTPorts|SpiDacTrioPorts:PZTDacs_i|SpiMasterPorts:SpiB|Mosi_i"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SpiDacTrioPorts:PZTDacs_i\|SpiMasterPorts:SpiC\|Mosi_i SpiDacTrioPorts:PZTDacs_i\|SpiMasterPorts:SpiC\|Mosi_i~_emulated SpiDacTrioPorts:PZTDacs_i\|SpiMasterPorts:SpiC\|Mosi_i~1 " "Register \"SpiDacTrioPorts:PZTDacs_i\|SpiMasterPorts:SpiC\|Mosi_i\" is converted into an equivalent circuit using register \"SpiDacTrioPorts:PZTDacs_i\|SpiMasterPorts:SpiC\|Mosi_i~_emulated\" and latch \"SpiDacTrioPorts:PZTDacs_i\|SpiMasterPorts:SpiC\|Mosi_i~1\"" {  } { { "../../../../../../../include/fpga/SpiMaster.vhd" "" { Text "/home/summer/projects/include/fpga/SpiMaster.vhd" 80 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1659548412719 "|CGraphPZTPorts|SpiDacTrioPorts:PZTDacs_i|SpiMasterPorts:SpiC|Mosi_i"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SpiDacTrioPorts:PZTDacs_i\|SpiMasterPorts:SpiC\|DataFromMiso\[23\] SpiDacTrioPorts:PZTDacs_i\|SpiMasterPorts:SpiC\|DataFromMiso\[23\]~_emulated SpiDacTrioPorts:PZTDacs_i\|SpiMasterPorts:SpiC\|DataFromMiso\[23\]~1 " "Register \"SpiDacTrioPorts:PZTDacs_i\|SpiMasterPorts:SpiC\|DataFromMiso\[23\]\" is converted into an equivalent circuit using register \"SpiDacTrioPorts:PZTDacs_i\|SpiMasterPorts:SpiC\|DataFromMiso\[23\]~_emulated\" and latch \"SpiDacTrioPorts:PZTDacs_i\|SpiMasterPorts:SpiC\|DataFromMiso\[23\]~1\"" {  } { { "../../../../../../../include/fpga/SpiMaster.vhd" "" { Text "/home/summer/projects/include/fpga/SpiMaster.vhd" 80 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1659548412719 "|CGraphPZTPorts|SpiDacTrioPorts:PZTDacs_i|SpiMasterPorts:SpiC|DataFromMiso[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SpiDacTrioPorts:PZTDacs_i\|SpiMasterPorts:SpiB\|DataFromMiso\[23\] SpiDacTrioPorts:PZTDacs_i\|SpiMasterPorts:SpiB\|DataFromMiso\[23\]~_emulated SpiDacTrioPorts:PZTDacs_i\|SpiMasterPorts:SpiB\|DataFromMiso\[23\]~1 " "Register \"SpiDacTrioPorts:PZTDacs_i\|SpiMasterPorts:SpiB\|DataFromMiso\[23\]\" is converted into an equivalent circuit using register \"SpiDacTrioPorts:PZTDacs_i\|SpiMasterPorts:SpiB\|DataFromMiso\[23\]~_emulated\" and latch \"SpiDacTrioPorts:PZTDacs_i\|SpiMasterPorts:SpiB\|DataFromMiso\[23\]~1\"" {  } { { "../../../../../../../include/fpga/SpiMaster.vhd" "" { Text "/home/summer/projects/include/fpga/SpiMaster.vhd" 80 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1659548412719 "|CGraphPZTPorts|SpiDacTrioPorts:PZTDacs_i|SpiMasterPorts:SpiB|DataFromMiso[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SpiDacTrioPorts:PZTDacs_i\|SpiMasterPorts:SpiA\|DataFromMiso\[23\] SpiDacTrioPorts:PZTDacs_i\|SpiMasterPorts:SpiA\|DataFromMiso\[23\]~_emulated SpiDacTrioPorts:PZTDacs_i\|SpiMasterPorts:SpiA\|DataFromMiso\[23\]~1 " "Register \"SpiDacTrioPorts:PZTDacs_i\|SpiMasterPorts:SpiA\|DataFromMiso\[23\]\" is converted into an equivalent circuit using register \"SpiDacTrioPorts:PZTDacs_i\|SpiMasterPorts:SpiA\|DataFromMiso\[23\]~_emulated\" and latch \"SpiDacTrioPorts:PZTDacs_i\|SpiMasterPorts:SpiA\|DataFromMiso\[23\]~1\"" {  } { { "../../../../../../../include/fpga/SpiMaster.vhd" "" { Text "/home/summer/projects/include/fpga/SpiMaster.vhd" 80 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1659548412719 "|CGraphPZTPorts|SpiDacTrioPorts:PZTDacs_i|SpiMasterPorts:SpiA|DataFromMiso[23]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1659548412719 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "MosiDacA~synth " "Node \"MosiDacA~synth\"" {  } { { "Main.vhd" "" { Text "/home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/Main.vhd" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1659548412802 ""} { "Warning" "WMLS_MLS_NODE_NAME" "MosiDacB~synth " "Node \"MosiDacB~synth\"" {  } { { "Main.vhd" "" { Text "/home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/Main.vhd" 42 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1659548412802 ""} { "Warning" "WMLS_MLS_NODE_NAME" "MosiDacC~synth " "Node \"MosiDacC~synth\"" {  } { { "Main.vhd" "" { Text "/home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/Main.vhd" 43 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1659548412802 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1659548412802 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "nClrDacs GND " "Pin \"nClrDacs\" is stuck at GND" {  } { { "Main.vhd" "" { Text "/home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/Main.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1659548412802 "|CGraphPZTPorts|nClrDacs"} { "Warning" "WMLS_MLS_STUCK_PIN" "HVPowernEn GND " "Pin \"HVPowernEn\" is stuck at GND" {  } { { "Main.vhd" "" { Text "/home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/Main.vhd" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1659548412802 "|CGraphPZTPorts|HVPowernEn"} { "Warning" "WMLS_MLS_STUCK_PIN" "nHVEn GND " "Pin \"nHVEn\" is stuck at GND" {  } { { "Main.vhd" "" { Text "/home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/Main.vhd" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1659548412802 "|CGraphPZTPorts|nHVEn"} { "Warning" "WMLS_MLS_STUCK_PIN" "AnalogPowernEn GND " "Pin \"AnalogPowernEn\" is stuck at GND" {  } { { "Main.vhd" "" { Text "/home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/Main.vhd" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1659548412802 "|CGraphPZTPorts|AnalogPowernEn"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1659548412802 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1659548412881 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "SpiDacTrioPorts:PZTDacs_i\|SpiMasterPorts:SpiA\|SpiBitPos\[4\] High " "Register SpiDacTrioPorts:PZTDacs_i\|SpiMasterPorts:SpiA\|SpiBitPos\[4\] will power up to High" {  } { { "../../../../../../../include/fpga/SpiMaster.vhd" "" { Text "/home/summer/projects/include/fpga/SpiMaster.vhd" 80 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1659548413009 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "SpiDacTrioPorts:PZTDacs_i\|SpiMasterPorts:SpiA\|SpiBitPos\[3\] High " "Register SpiDacTrioPorts:PZTDacs_i\|SpiMasterPorts:SpiA\|SpiBitPos\[3\] will power up to High" {  } { { "../../../../../../../include/fpga/SpiMaster.vhd" "" { Text "/home/summer/projects/include/fpga/SpiMaster.vhd" 80 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1659548413009 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1659548413009 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1659548414031 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659548414031 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RamBusnCs\[1\] " "No output dependent on input pin \"RamBusnCs\[1\]\"" {  } { { "Main.vhd" "" { Text "/home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/Main.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1659548414138 "|CGraphPZTPorts|RamBusnCs[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1659548414138 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "777 " "Implemented 777 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1659548414138 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1659548414138 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "11 " "Implemented 11 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1659548414138 ""} { "Info" "ICUT_CUT_TM_LCELLS" "739 " "Implemented 739 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1659548414138 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1659548414138 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1659548414138 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1201 " "Peak virtual memory: 1201 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1659548414150 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug  3 10:40:14 2022 " "Processing ended: Wed Aug  3 10:40:14 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1659548414150 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1659548414150 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1659548414150 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1659548414150 ""}
