{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 07 19:14:53 2022 " "Info: Processing started: Fri Jan 07 19:14:53 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off acquisition_cap -c acquisition_cap --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off acquisition_cap -c acquisition_cap --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_50M " "Info: Assuming node \"clk_50M\" is an undefined clock" {  } { { "acquisition_cap.vhd" "" { Text "D:/M2 EEA SME/Boulfani_Boudounet/BE_VHDL_Boulfani_Boudounet/BE/acquisition_cap/Q9/acquisition_cap.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_50M" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "prediv_us:prediviseur\|var_temp " "Info: Detected ripple clock \"prediv_us:prediviseur\|var_temp\" as buffer" {  } { { "../../package_BE/prediv_us.vhd" "" { Text "D:/M2 EEA SME/Boulfani_Boudounet/BE_VHDL_Boulfani_Boudounet/BE/package_BE/prediv_us.vhd" 32 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "prediv_us:prediviseur\|var_temp" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_50M register cpt:compteur\|nombre\[1\] register bascule_D:bascule\|Q\[8\] 165.26 MHz 6.051 ns Internal " "Info: Clock \"clk_50M\" has Internal fmax of 165.26 MHz between source register \"cpt:compteur\|nombre\[1\]\" and destination register \"bascule_D:bascule\|Q\[8\]\" (period= 6.051 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.863 ns + Longest register register " "Info: + Longest register to register delay is 1.863 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cpt:compteur\|nombre\[1\] 1 REG LCFF_X59_Y2_N3 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X59_Y2_N3; Fanout = 5; REG Node = 'cpt:compteur\|nombre\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpt:compteur|nombre[1] } "NODE_NAME" } } { "../../package_BE/cpt.vhd" "" { Text "D:/M2 EEA SME/Boulfani_Boudounet/BE_VHDL_Boulfani_Boudounet/BE/package_BE/cpt.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.529 ns) + CELL(0.414 ns) 0.943 ns bascule_D:bascule\|Q\[1\]~9 2 COMB LCCOMB_X60_Y2_N0 2 " "Info: 2: + IC(0.529 ns) + CELL(0.414 ns) = 0.943 ns; Loc. = LCCOMB_X60_Y2_N0; Fanout = 2; COMB Node = 'bascule_D:bascule\|Q\[1\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.943 ns" { cpt:compteur|nombre[1] bascule_D:bascule|Q[1]~9 } "NODE_NAME" } } { "../../package_BE/bascule_D.vhd" "" { Text "D:/M2 EEA SME/Boulfani_Boudounet/BE_VHDL_Boulfani_Boudounet/BE/package_BE/bascule_D.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.014 ns bascule_D:bascule\|Q\[2\]~11 3 COMB LCCOMB_X60_Y2_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.014 ns; Loc. = LCCOMB_X60_Y2_N2; Fanout = 2; COMB Node = 'bascule_D:bascule\|Q\[2\]~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { bascule_D:bascule|Q[1]~9 bascule_D:bascule|Q[2]~11 } "NODE_NAME" } } { "../../package_BE/bascule_D.vhd" "" { Text "D:/M2 EEA SME/Boulfani_Boudounet/BE_VHDL_Boulfani_Boudounet/BE/package_BE/bascule_D.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.085 ns bascule_D:bascule\|Q\[3\]~13 4 COMB LCCOMB_X60_Y2_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.085 ns; Loc. = LCCOMB_X60_Y2_N4; Fanout = 2; COMB Node = 'bascule_D:bascule\|Q\[3\]~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { bascule_D:bascule|Q[2]~11 bascule_D:bascule|Q[3]~13 } "NODE_NAME" } } { "../../package_BE/bascule_D.vhd" "" { Text "D:/M2 EEA SME/Boulfani_Boudounet/BE_VHDL_Boulfani_Boudounet/BE/package_BE/bascule_D.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.156 ns bascule_D:bascule\|Q\[4\]~15 5 COMB LCCOMB_X60_Y2_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.156 ns; Loc. = LCCOMB_X60_Y2_N6; Fanout = 2; COMB Node = 'bascule_D:bascule\|Q\[4\]~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { bascule_D:bascule|Q[3]~13 bascule_D:bascule|Q[4]~15 } "NODE_NAME" } } { "../../package_BE/bascule_D.vhd" "" { Text "D:/M2 EEA SME/Boulfani_Boudounet/BE_VHDL_Boulfani_Boudounet/BE/package_BE/bascule_D.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.227 ns bascule_D:bascule\|Q\[5\]~17 6 COMB LCCOMB_X60_Y2_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.227 ns; Loc. = LCCOMB_X60_Y2_N8; Fanout = 2; COMB Node = 'bascule_D:bascule\|Q\[5\]~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { bascule_D:bascule|Q[4]~15 bascule_D:bascule|Q[5]~17 } "NODE_NAME" } } { "../../package_BE/bascule_D.vhd" "" { Text "D:/M2 EEA SME/Boulfani_Boudounet/BE_VHDL_Boulfani_Boudounet/BE/package_BE/bascule_D.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.298 ns bascule_D:bascule\|Q\[6\]~19 7 COMB LCCOMB_X60_Y2_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.298 ns; Loc. = LCCOMB_X60_Y2_N10; Fanout = 2; COMB Node = 'bascule_D:bascule\|Q\[6\]~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { bascule_D:bascule|Q[5]~17 bascule_D:bascule|Q[6]~19 } "NODE_NAME" } } { "../../package_BE/bascule_D.vhd" "" { Text "D:/M2 EEA SME/Boulfani_Boudounet/BE_VHDL_Boulfani_Boudounet/BE/package_BE/bascule_D.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.369 ns bascule_D:bascule\|Q\[7\]~21 8 COMB LCCOMB_X60_Y2_N12 1 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.369 ns; Loc. = LCCOMB_X60_Y2_N12; Fanout = 1; COMB Node = 'bascule_D:bascule\|Q\[7\]~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { bascule_D:bascule|Q[6]~19 bascule_D:bascule|Q[7]~21 } "NODE_NAME" } } { "../../package_BE/bascule_D.vhd" "" { Text "D:/M2 EEA SME/Boulfani_Boudounet/BE_VHDL_Boulfani_Boudounet/BE/package_BE/bascule_D.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.779 ns bascule_D:bascule\|Q\[8\]~22 9 COMB LCCOMB_X60_Y2_N14 1 " "Info: 9: + IC(0.000 ns) + CELL(0.410 ns) = 1.779 ns; Loc. = LCCOMB_X60_Y2_N14; Fanout = 1; COMB Node = 'bascule_D:bascule\|Q\[8\]~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { bascule_D:bascule|Q[7]~21 bascule_D:bascule|Q[8]~22 } "NODE_NAME" } } { "../../package_BE/bascule_D.vhd" "" { Text "D:/M2 EEA SME/Boulfani_Boudounet/BE_VHDL_Boulfani_Boudounet/BE/package_BE/bascule_D.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.863 ns bascule_D:bascule\|Q\[8\] 10 REG LCFF_X60_Y2_N15 1 " "Info: 10: + IC(0.000 ns) + CELL(0.084 ns) = 1.863 ns; Loc. = LCFF_X60_Y2_N15; Fanout = 1; REG Node = 'bascule_D:bascule\|Q\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { bascule_D:bascule|Q[8]~22 bascule_D:bascule|Q[8] } "NODE_NAME" } } { "../../package_BE/bascule_D.vhd" "" { Text "D:/M2 EEA SME/Boulfani_Boudounet/BE_VHDL_Boulfani_Boudounet/BE/package_BE/bascule_D.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.334 ns ( 71.60 % ) " "Info: Total cell delay = 1.334 ns ( 71.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.529 ns ( 28.40 % ) " "Info: Total interconnect delay = 0.529 ns ( 28.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.863 ns" { cpt:compteur|nombre[1] bascule_D:bascule|Q[1]~9 bascule_D:bascule|Q[2]~11 bascule_D:bascule|Q[3]~13 bascule_D:bascule|Q[4]~15 bascule_D:bascule|Q[5]~17 bascule_D:bascule|Q[6]~19 bascule_D:bascule|Q[7]~21 bascule_D:bascule|Q[8]~22 bascule_D:bascule|Q[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.863 ns" { cpt:compteur|nombre[1] {} bascule_D:bascule|Q[1]~9 {} bascule_D:bascule|Q[2]~11 {} bascule_D:bascule|Q[3]~13 {} bascule_D:bascule|Q[4]~15 {} bascule_D:bascule|Q[5]~17 {} bascule_D:bascule|Q[6]~19 {} bascule_D:bascule|Q[7]~21 {} bascule_D:bascule|Q[8]~22 {} bascule_D:bascule|Q[8] {} } { 0.000ns 0.529ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.974 ns - Smallest " "Info: - Smallest clock skew is -3.974 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50M destination 2.700 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_50M\" to destination register is 2.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_50M 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk_50M'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50M } "NODE_NAME" } } { "acquisition_cap.vhd" "" { Text "D:/M2 EEA SME/Boulfani_Boudounet/BE_VHDL_Boulfani_Boudounet/BE/acquisition_cap/Q9/acquisition_cap.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_50M~clkctrl 2 COMB CLKCTRL_G2 80 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 80; COMB Node = 'clk_50M~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_50M clk_50M~clkctrl } "NODE_NAME" } } { "acquisition_cap.vhd" "" { Text "D:/M2 EEA SME/Boulfani_Boudounet/BE_VHDL_Boulfani_Boudounet/BE/acquisition_cap/Q9/acquisition_cap.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.046 ns) + CELL(0.537 ns) 2.700 ns bascule_D:bascule\|Q\[8\] 3 REG LCFF_X60_Y2_N15 1 " "Info: 3: + IC(1.046 ns) + CELL(0.537 ns) = 2.700 ns; Loc. = LCFF_X60_Y2_N15; Fanout = 1; REG Node = 'bascule_D:bascule\|Q\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.583 ns" { clk_50M~clkctrl bascule_D:bascule|Q[8] } "NODE_NAME" } } { "../../package_BE/bascule_D.vhd" "" { Text "D:/M2 EEA SME/Boulfani_Boudounet/BE_VHDL_Boulfani_Boudounet/BE/package_BE/bascule_D.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 56.89 % ) " "Info: Total cell delay = 1.536 ns ( 56.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.164 ns ( 43.11 % ) " "Info: Total interconnect delay = 1.164 ns ( 43.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { clk_50M clk_50M~clkctrl bascule_D:bascule|Q[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.700 ns" { clk_50M {} clk_50M~combout {} clk_50M~clkctrl {} bascule_D:bascule|Q[8] {} } { 0.000ns 0.000ns 0.118ns 1.046ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50M source 6.674 ns - Longest register " "Info: - Longest clock path from clock \"clk_50M\" to source register is 6.674 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_50M 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk_50M'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50M } "NODE_NAME" } } { "acquisition_cap.vhd" "" { Text "D:/M2 EEA SME/Boulfani_Boudounet/BE_VHDL_Boulfani_Boudounet/BE/acquisition_cap/Q9/acquisition_cap.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.364 ns) + CELL(0.787 ns) 3.150 ns prediv_us:prediviseur\|var_temp 2 REG LCFF_X18_Y10_N29 2 " "Info: 2: + IC(1.364 ns) + CELL(0.787 ns) = 3.150 ns; Loc. = LCFF_X18_Y10_N29; Fanout = 2; REG Node = 'prediv_us:prediviseur\|var_temp'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.151 ns" { clk_50M prediv_us:prediviseur|var_temp } "NODE_NAME" } } { "../../package_BE/prediv_us.vhd" "" { Text "D:/M2 EEA SME/Boulfani_Boudounet/BE_VHDL_Boulfani_Boudounet/BE/package_BE/prediv_us.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.940 ns) + CELL(0.000 ns) 5.090 ns prediv_us:prediviseur\|var_temp~clkctrl 3 COMB CLKCTRL_G0 9 " "Info: 3: + IC(1.940 ns) + CELL(0.000 ns) = 5.090 ns; Loc. = CLKCTRL_G0; Fanout = 9; COMB Node = 'prediv_us:prediviseur\|var_temp~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.940 ns" { prediv_us:prediviseur|var_temp prediv_us:prediviseur|var_temp~clkctrl } "NODE_NAME" } } { "../../package_BE/prediv_us.vhd" "" { Text "D:/M2 EEA SME/Boulfani_Boudounet/BE_VHDL_Boulfani_Boudounet/BE/package_BE/prediv_us.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.047 ns) + CELL(0.537 ns) 6.674 ns cpt:compteur\|nombre\[1\] 4 REG LCFF_X59_Y2_N3 5 " "Info: 4: + IC(1.047 ns) + CELL(0.537 ns) = 6.674 ns; Loc. = LCFF_X59_Y2_N3; Fanout = 5; REG Node = 'cpt:compteur\|nombre\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.584 ns" { prediv_us:prediviseur|var_temp~clkctrl cpt:compteur|nombre[1] } "NODE_NAME" } } { "../../package_BE/cpt.vhd" "" { Text "D:/M2 EEA SME/Boulfani_Boudounet/BE_VHDL_Boulfani_Boudounet/BE/package_BE/cpt.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 34.81 % ) " "Info: Total cell delay = 2.323 ns ( 34.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.351 ns ( 65.19 % ) " "Info: Total interconnect delay = 4.351 ns ( 65.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.674 ns" { clk_50M prediv_us:prediviseur|var_temp prediv_us:prediviseur|var_temp~clkctrl cpt:compteur|nombre[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.674 ns" { clk_50M {} clk_50M~combout {} prediv_us:prediviseur|var_temp {} prediv_us:prediviseur|var_temp~clkctrl {} cpt:compteur|nombre[1] {} } { 0.000ns 0.000ns 1.364ns 1.940ns 1.047ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { clk_50M clk_50M~clkctrl bascule_D:bascule|Q[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.700 ns" { clk_50M {} clk_50M~combout {} clk_50M~clkctrl {} bascule_D:bascule|Q[8] {} } { 0.000ns 0.000ns 0.118ns 1.046ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.674 ns" { clk_50M prediv_us:prediviseur|var_temp prediv_us:prediviseur|var_temp~clkctrl cpt:compteur|nombre[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.674 ns" { clk_50M {} clk_50M~combout {} prediv_us:prediviseur|var_temp {} prediv_us:prediviseur|var_temp~clkctrl {} cpt:compteur|nombre[1] {} } { 0.000ns 0.000ns 1.364ns 1.940ns 1.047ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../../package_BE/cpt.vhd" "" { Text "D:/M2 EEA SME/Boulfani_Boudounet/BE_VHDL_Boulfani_Boudounet/BE/package_BE/cpt.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../../package_BE/bascule_D.vhd" "" { Text "D:/M2 EEA SME/Boulfani_Boudounet/BE_VHDL_Boulfani_Boudounet/BE/package_BE/bascule_D.vhd" 24 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.863 ns" { cpt:compteur|nombre[1] bascule_D:bascule|Q[1]~9 bascule_D:bascule|Q[2]~11 bascule_D:bascule|Q[3]~13 bascule_D:bascule|Q[4]~15 bascule_D:bascule|Q[5]~17 bascule_D:bascule|Q[6]~19 bascule_D:bascule|Q[7]~21 bascule_D:bascule|Q[8]~22 bascule_D:bascule|Q[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.863 ns" { cpt:compteur|nombre[1] {} bascule_D:bascule|Q[1]~9 {} bascule_D:bascule|Q[2]~11 {} bascule_D:bascule|Q[3]~13 {} bascule_D:bascule|Q[4]~15 {} bascule_D:bascule|Q[5]~17 {} bascule_D:bascule|Q[6]~19 {} bascule_D:bascule|Q[7]~21 {} bascule_D:bascule|Q[8]~22 {} bascule_D:bascule|Q[8] {} } { 0.000ns 0.529ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { clk_50M clk_50M~clkctrl bascule_D:bascule|Q[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.700 ns" { clk_50M {} clk_50M~combout {} clk_50M~clkctrl {} bascule_D:bascule|Q[8] {} } { 0.000ns 0.000ns 0.118ns 1.046ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.674 ns" { clk_50M prediv_us:prediviseur|var_temp prediv_us:prediviseur|var_temp~clkctrl cpt:compteur|nombre[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.674 ns" { clk_50M {} clk_50M~combout {} prediv_us:prediviseur|var_temp {} prediv_us:prediviseur|var_temp~clkctrl {} cpt:compteur|nombre[1] {} } { 0.000ns 0.000ns 1.364ns 1.940ns 1.047ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk_50M 27 " "Warning: Circuit may not operate. Detected 27 non-operational path(s) clocked by clock \"clk_50M\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "cap_mae:MAE\|etat_present.etat4 cpt:compteur\|nombre\[1\] clk_50M 2.009 ns " "Info: Found hold time violation between source  pin or register \"cap_mae:MAE\|etat_present.etat4\" and destination pin or register \"cpt:compteur\|nombre\[1\]\" for clock \"clk_50M\" (Hold time is 2.009 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.974 ns + Largest " "Info: + Largest clock skew is 3.974 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50M destination 6.674 ns + Longest register " "Info: + Longest clock path from clock \"clk_50M\" to destination register is 6.674 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_50M 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk_50M'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50M } "NODE_NAME" } } { "acquisition_cap.vhd" "" { Text "D:/M2 EEA SME/Boulfani_Boudounet/BE_VHDL_Boulfani_Boudounet/BE/acquisition_cap/Q9/acquisition_cap.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.364 ns) + CELL(0.787 ns) 3.150 ns prediv_us:prediviseur\|var_temp 2 REG LCFF_X18_Y10_N29 2 " "Info: 2: + IC(1.364 ns) + CELL(0.787 ns) = 3.150 ns; Loc. = LCFF_X18_Y10_N29; Fanout = 2; REG Node = 'prediv_us:prediviseur\|var_temp'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.151 ns" { clk_50M prediv_us:prediviseur|var_temp } "NODE_NAME" } } { "../../package_BE/prediv_us.vhd" "" { Text "D:/M2 EEA SME/Boulfani_Boudounet/BE_VHDL_Boulfani_Boudounet/BE/package_BE/prediv_us.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.940 ns) + CELL(0.000 ns) 5.090 ns prediv_us:prediviseur\|var_temp~clkctrl 3 COMB CLKCTRL_G0 9 " "Info: 3: + IC(1.940 ns) + CELL(0.000 ns) = 5.090 ns; Loc. = CLKCTRL_G0; Fanout = 9; COMB Node = 'prediv_us:prediviseur\|var_temp~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.940 ns" { prediv_us:prediviseur|var_temp prediv_us:prediviseur|var_temp~clkctrl } "NODE_NAME" } } { "../../package_BE/prediv_us.vhd" "" { Text "D:/M2 EEA SME/Boulfani_Boudounet/BE_VHDL_Boulfani_Boudounet/BE/package_BE/prediv_us.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.047 ns) + CELL(0.537 ns) 6.674 ns cpt:compteur\|nombre\[1\] 4 REG LCFF_X59_Y2_N3 5 " "Info: 4: + IC(1.047 ns) + CELL(0.537 ns) = 6.674 ns; Loc. = LCFF_X59_Y2_N3; Fanout = 5; REG Node = 'cpt:compteur\|nombre\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.584 ns" { prediv_us:prediviseur|var_temp~clkctrl cpt:compteur|nombre[1] } "NODE_NAME" } } { "../../package_BE/cpt.vhd" "" { Text "D:/M2 EEA SME/Boulfani_Boudounet/BE_VHDL_Boulfani_Boudounet/BE/package_BE/cpt.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 34.81 % ) " "Info: Total cell delay = 2.323 ns ( 34.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.351 ns ( 65.19 % ) " "Info: Total interconnect delay = 4.351 ns ( 65.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.674 ns" { clk_50M prediv_us:prediviseur|var_temp prediv_us:prediviseur|var_temp~clkctrl cpt:compteur|nombre[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.674 ns" { clk_50M {} clk_50M~combout {} prediv_us:prediviseur|var_temp {} prediv_us:prediviseur|var_temp~clkctrl {} cpt:compteur|nombre[1] {} } { 0.000ns 0.000ns 1.364ns 1.940ns 1.047ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50M source 2.700 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_50M\" to source register is 2.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_50M 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk_50M'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50M } "NODE_NAME" } } { "acquisition_cap.vhd" "" { Text "D:/M2 EEA SME/Boulfani_Boudounet/BE_VHDL_Boulfani_Boudounet/BE/acquisition_cap/Q9/acquisition_cap.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_50M~clkctrl 2 COMB CLKCTRL_G2 80 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 80; COMB Node = 'clk_50M~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_50M clk_50M~clkctrl } "NODE_NAME" } } { "acquisition_cap.vhd" "" { Text "D:/M2 EEA SME/Boulfani_Boudounet/BE_VHDL_Boulfani_Boudounet/BE/acquisition_cap/Q9/acquisition_cap.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.046 ns) + CELL(0.537 ns) 2.700 ns cap_mae:MAE\|etat_present.etat4 3 REG LCFF_X59_Y2_N29 4 " "Info: 3: + IC(1.046 ns) + CELL(0.537 ns) = 2.700 ns; Loc. = LCFF_X59_Y2_N29; Fanout = 4; REG Node = 'cap_mae:MAE\|etat_present.etat4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.583 ns" { clk_50M~clkctrl cap_mae:MAE|etat_present.etat4 } "NODE_NAME" } } { "../../package_BE/cap_mae.vhd" "" { Text "D:/M2 EEA SME/Boulfani_Boudounet/BE_VHDL_Boulfani_Boudounet/BE/package_BE/cap_mae.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 56.89 % ) " "Info: Total cell delay = 1.536 ns ( 56.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.164 ns ( 43.11 % ) " "Info: Total interconnect delay = 1.164 ns ( 43.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { clk_50M clk_50M~clkctrl cap_mae:MAE|etat_present.etat4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.700 ns" { clk_50M {} clk_50M~combout {} clk_50M~clkctrl {} cap_mae:MAE|etat_present.etat4 {} } { 0.000ns 0.000ns 0.118ns 1.046ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.674 ns" { clk_50M prediv_us:prediviseur|var_temp prediv_us:prediviseur|var_temp~clkctrl cpt:compteur|nombre[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.674 ns" { clk_50M {} clk_50M~combout {} prediv_us:prediviseur|var_temp {} prediv_us:prediviseur|var_temp~clkctrl {} cpt:compteur|nombre[1] {} } { 0.000ns 0.000ns 1.364ns 1.940ns 1.047ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { clk_50M clk_50M~clkctrl cap_mae:MAE|etat_present.etat4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.700 ns" { clk_50M {} clk_50M~combout {} clk_50M~clkctrl {} cap_mae:MAE|etat_present.etat4 {} } { 0.000ns 0.000ns 0.118ns 1.046ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "../../package_BE/cap_mae.vhd" "" { Text "D:/M2 EEA SME/Boulfani_Boudounet/BE_VHDL_Boulfani_Boudounet/BE/package_BE/cap_mae.vhd" 37 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.981 ns - Shortest register register " "Info: - Shortest register to register delay is 1.981 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cap_mae:MAE\|etat_present.etat4 1 REG LCFF_X59_Y2_N29 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X59_Y2_N29; Fanout = 4; REG Node = 'cap_mae:MAE\|etat_present.etat4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cap_mae:MAE|etat_present.etat4 } "NODE_NAME" } } { "../../package_BE/cap_mae.vhd" "" { Text "D:/M2 EEA SME/Boulfani_Boudounet/BE_VHDL_Boulfani_Boudounet/BE/package_BE/cap_mae.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.509 ns) + CELL(0.149 ns) 0.658 ns cpt:compteur\|nombre\[0\]~12 2 COMB LCCOMB_X60_Y2_N30 9 " "Info: 2: + IC(0.509 ns) + CELL(0.149 ns) = 0.658 ns; Loc. = LCCOMB_X60_Y2_N30; Fanout = 9; COMB Node = 'cpt:compteur\|nombre\[0\]~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.658 ns" { cap_mae:MAE|etat_present.etat4 cpt:compteur|nombre[0]~12 } "NODE_NAME" } } { "../../package_BE/cpt.vhd" "" { Text "D:/M2 EEA SME/Boulfani_Boudounet/BE_VHDL_Boulfani_Boudounet/BE/package_BE/cpt.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(0.660 ns) 1.981 ns cpt:compteur\|nombre\[1\] 3 REG LCFF_X59_Y2_N3 5 " "Info: 3: + IC(0.663 ns) + CELL(0.660 ns) = 1.981 ns; Loc. = LCFF_X59_Y2_N3; Fanout = 5; REG Node = 'cpt:compteur\|nombre\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.323 ns" { cpt:compteur|nombre[0]~12 cpt:compteur|nombre[1] } "NODE_NAME" } } { "../../package_BE/cpt.vhd" "" { Text "D:/M2 EEA SME/Boulfani_Boudounet/BE_VHDL_Boulfani_Boudounet/BE/package_BE/cpt.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.809 ns ( 40.84 % ) " "Info: Total cell delay = 0.809 ns ( 40.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.172 ns ( 59.16 % ) " "Info: Total interconnect delay = 1.172 ns ( 59.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.981 ns" { cap_mae:MAE|etat_present.etat4 cpt:compteur|nombre[0]~12 cpt:compteur|nombre[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.981 ns" { cap_mae:MAE|etat_present.etat4 {} cpt:compteur|nombre[0]~12 {} cpt:compteur|nombre[1] {} } { 0.000ns 0.509ns 0.663ns } { 0.000ns 0.149ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "../../package_BE/cpt.vhd" "" { Text "D:/M2 EEA SME/Boulfani_Boudounet/BE_VHDL_Boulfani_Boudounet/BE/package_BE/cpt.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.674 ns" { clk_50M prediv_us:prediviseur|var_temp prediv_us:prediviseur|var_temp~clkctrl cpt:compteur|nombre[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.674 ns" { clk_50M {} clk_50M~combout {} prediv_us:prediviseur|var_temp {} prediv_us:prediviseur|var_temp~clkctrl {} cpt:compteur|nombre[1] {} } { 0.000ns 0.000ns 1.364ns 1.940ns 1.047ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { clk_50M clk_50M~clkctrl cap_mae:MAE|etat_present.etat4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.700 ns" { clk_50M {} clk_50M~combout {} clk_50M~clkctrl {} cap_mae:MAE|etat_present.etat4 {} } { 0.000ns 0.000ns 0.118ns 1.046ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.981 ns" { cap_mae:MAE|etat_present.etat4 cpt:compteur|nombre[0]~12 cpt:compteur|nombre[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.981 ns" { cap_mae:MAE|etat_present.etat4 {} cpt:compteur|nombre[0]~12 {} cpt:compteur|nombre[1] {} } { 0.000ns 0.509ns 0.663ns } { 0.000ns 0.149ns 0.660ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "cap_mae:MAE\|etat_present.etat2 in_pwm_compas clk_50M 5.633 ns register " "Info: tsu for register \"cap_mae:MAE\|etat_present.etat2\" (data pin = \"in_pwm_compas\", clock pin = \"clk_50M\") is 5.633 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.316 ns + Longest pin register " "Info: + Longest pin to register delay is 8.316 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.872 ns) 0.872 ns in_pwm_compas 1 PIN PIN_D25 4 " "Info: 1: + IC(0.000 ns) + CELL(0.872 ns) = 0.872 ns; Loc. = PIN_D25; Fanout = 4; PIN Node = 'in_pwm_compas'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { in_pwm_compas } "NODE_NAME" } } { "acquisition_cap.vhd" "" { Text "D:/M2 EEA SME/Boulfani_Boudounet/BE_VHDL_Boulfani_Boudounet/BE/acquisition_cap/Q9/acquisition_cap.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.967 ns) + CELL(0.393 ns) 8.232 ns cap_mae:MAE\|Selector1~1 2 COMB LCCOMB_X51_Y9_N0 1 " "Info: 2: + IC(6.967 ns) + CELL(0.393 ns) = 8.232 ns; Loc. = LCCOMB_X51_Y9_N0; Fanout = 1; COMB Node = 'cap_mae:MAE\|Selector1~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.360 ns" { in_pwm_compas cap_mae:MAE|Selector1~1 } "NODE_NAME" } } { "../../package_BE/cap_mae.vhd" "" { Text "D:/M2 EEA SME/Boulfani_Boudounet/BE_VHDL_Boulfani_Boudounet/BE/package_BE/cap_mae.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 8.316 ns cap_mae:MAE\|etat_present.etat2 3 REG LCFF_X51_Y9_N1 8 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 8.316 ns; Loc. = LCFF_X51_Y9_N1; Fanout = 8; REG Node = 'cap_mae:MAE\|etat_present.etat2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { cap_mae:MAE|Selector1~1 cap_mae:MAE|etat_present.etat2 } "NODE_NAME" } } { "../../package_BE/cap_mae.vhd" "" { Text "D:/M2 EEA SME/Boulfani_Boudounet/BE_VHDL_Boulfani_Boudounet/BE/package_BE/cap_mae.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.349 ns ( 16.22 % ) " "Info: Total cell delay = 1.349 ns ( 16.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.967 ns ( 83.78 % ) " "Info: Total interconnect delay = 6.967 ns ( 83.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.316 ns" { in_pwm_compas cap_mae:MAE|Selector1~1 cap_mae:MAE|etat_present.etat2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.316 ns" { in_pwm_compas {} in_pwm_compas~combout {} cap_mae:MAE|Selector1~1 {} cap_mae:MAE|etat_present.etat2 {} } { 0.000ns 0.000ns 6.967ns 0.000ns } { 0.000ns 0.872ns 0.393ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../../package_BE/cap_mae.vhd" "" { Text "D:/M2 EEA SME/Boulfani_Boudounet/BE_VHDL_Boulfani_Boudounet/BE/package_BE/cap_mae.vhd" 37 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50M destination 2.647 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_50M\" to destination register is 2.647 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_50M 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk_50M'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50M } "NODE_NAME" } } { "acquisition_cap.vhd" "" { Text "D:/M2 EEA SME/Boulfani_Boudounet/BE_VHDL_Boulfani_Boudounet/BE/acquisition_cap/Q9/acquisition_cap.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_50M~clkctrl 2 COMB CLKCTRL_G2 80 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 80; COMB Node = 'clk_50M~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_50M clk_50M~clkctrl } "NODE_NAME" } } { "acquisition_cap.vhd" "" { Text "D:/M2 EEA SME/Boulfani_Boudounet/BE_VHDL_Boulfani_Boudounet/BE/acquisition_cap/Q9/acquisition_cap.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.993 ns) + CELL(0.537 ns) 2.647 ns cap_mae:MAE\|etat_present.etat2 3 REG LCFF_X51_Y9_N1 8 " "Info: 3: + IC(0.993 ns) + CELL(0.537 ns) = 2.647 ns; Loc. = LCFF_X51_Y9_N1; Fanout = 8; REG Node = 'cap_mae:MAE\|etat_present.etat2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.530 ns" { clk_50M~clkctrl cap_mae:MAE|etat_present.etat2 } "NODE_NAME" } } { "../../package_BE/cap_mae.vhd" "" { Text "D:/M2 EEA SME/Boulfani_Boudounet/BE_VHDL_Boulfani_Boudounet/BE/package_BE/cap_mae.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 58.03 % ) " "Info: Total cell delay = 1.536 ns ( 58.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.111 ns ( 41.97 % ) " "Info: Total interconnect delay = 1.111 ns ( 41.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.647 ns" { clk_50M clk_50M~clkctrl cap_mae:MAE|etat_present.etat2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.647 ns" { clk_50M {} clk_50M~combout {} clk_50M~clkctrl {} cap_mae:MAE|etat_present.etat2 {} } { 0.000ns 0.000ns 0.118ns 0.993ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.316 ns" { in_pwm_compas cap_mae:MAE|Selector1~1 cap_mae:MAE|etat_present.etat2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.316 ns" { in_pwm_compas {} in_pwm_compas~combout {} cap_mae:MAE|Selector1~1 {} cap_mae:MAE|etat_present.etat2 {} } { 0.000ns 0.000ns 6.967ns 0.000ns } { 0.000ns 0.872ns 0.393ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.647 ns" { clk_50M clk_50M~clkctrl cap_mae:MAE|etat_present.etat2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.647 ns" { clk_50M {} clk_50M~combout {} clk_50M~clkctrl {} cap_mae:MAE|etat_present.etat2 {} } { 0.000ns 0.000ns 0.118ns 0.993ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_50M etat_mae\[0\] cap_mae:MAE\|etat_present.etat2 10.325 ns register " "Info: tco from clock \"clk_50M\" to destination pin \"etat_mae\[0\]\" through register \"cap_mae:MAE\|etat_present.etat2\" is 10.325 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50M source 2.647 ns + Longest register " "Info: + Longest clock path from clock \"clk_50M\" to source register is 2.647 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_50M 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk_50M'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50M } "NODE_NAME" } } { "acquisition_cap.vhd" "" { Text "D:/M2 EEA SME/Boulfani_Boudounet/BE_VHDL_Boulfani_Boudounet/BE/acquisition_cap/Q9/acquisition_cap.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_50M~clkctrl 2 COMB CLKCTRL_G2 80 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 80; COMB Node = 'clk_50M~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_50M clk_50M~clkctrl } "NODE_NAME" } } { "acquisition_cap.vhd" "" { Text "D:/M2 EEA SME/Boulfani_Boudounet/BE_VHDL_Boulfani_Boudounet/BE/acquisition_cap/Q9/acquisition_cap.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.993 ns) + CELL(0.537 ns) 2.647 ns cap_mae:MAE\|etat_present.etat2 3 REG LCFF_X51_Y9_N1 8 " "Info: 3: + IC(0.993 ns) + CELL(0.537 ns) = 2.647 ns; Loc. = LCFF_X51_Y9_N1; Fanout = 8; REG Node = 'cap_mae:MAE\|etat_present.etat2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.530 ns" { clk_50M~clkctrl cap_mae:MAE|etat_present.etat2 } "NODE_NAME" } } { "../../package_BE/cap_mae.vhd" "" { Text "D:/M2 EEA SME/Boulfani_Boudounet/BE_VHDL_Boulfani_Boudounet/BE/package_BE/cap_mae.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 58.03 % ) " "Info: Total cell delay = 1.536 ns ( 58.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.111 ns ( 41.97 % ) " "Info: Total interconnect delay = 1.111 ns ( 41.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.647 ns" { clk_50M clk_50M~clkctrl cap_mae:MAE|etat_present.etat2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.647 ns" { clk_50M {} clk_50M~combout {} clk_50M~clkctrl {} cap_mae:MAE|etat_present.etat2 {} } { 0.000ns 0.000ns 0.118ns 0.993ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../../package_BE/cap_mae.vhd" "" { Text "D:/M2 EEA SME/Boulfani_Boudounet/BE_VHDL_Boulfani_Boudounet/BE/package_BE/cap_mae.vhd" 37 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.428 ns + Longest register pin " "Info: + Longest register to pin delay is 7.428 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cap_mae:MAE\|etat_present.etat2 1 REG LCFF_X51_Y9_N1 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X51_Y9_N1; Fanout = 8; REG Node = 'cap_mae:MAE\|etat_present.etat2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cap_mae:MAE|etat_present.etat2 } "NODE_NAME" } } { "../../package_BE/cap_mae.vhd" "" { Text "D:/M2 EEA SME/Boulfani_Boudounet/BE_VHDL_Boulfani_Boudounet/BE/package_BE/cap_mae.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.850 ns) + CELL(0.438 ns) 2.288 ns cap_mae:MAE\|etat_pres\[0\]~1 2 COMB LCCOMB_X60_Y2_N16 1 " "Info: 2: + IC(1.850 ns) + CELL(0.438 ns) = 2.288 ns; Loc. = LCCOMB_X60_Y2_N16; Fanout = 1; COMB Node = 'cap_mae:MAE\|etat_pres\[0\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.288 ns" { cap_mae:MAE|etat_present.etat2 cap_mae:MAE|etat_pres[0]~1 } "NODE_NAME" } } { "../../package_BE/cap_mae.vhd" "" { Text "D:/M2 EEA SME/Boulfani_Boudounet/BE_VHDL_Boulfani_Boudounet/BE/package_BE/cap_mae.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.342 ns) + CELL(2.798 ns) 7.428 ns etat_mae\[0\] 3 PIN PIN_AE13 0 " "Info: 3: + IC(2.342 ns) + CELL(2.798 ns) = 7.428 ns; Loc. = PIN_AE13; Fanout = 0; PIN Node = 'etat_mae\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.140 ns" { cap_mae:MAE|etat_pres[0]~1 etat_mae[0] } "NODE_NAME" } } { "acquisition_cap.vhd" "" { Text "D:/M2 EEA SME/Boulfani_Boudounet/BE_VHDL_Boulfani_Boudounet/BE/acquisition_cap/Q9/acquisition_cap.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.236 ns ( 43.56 % ) " "Info: Total cell delay = 3.236 ns ( 43.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.192 ns ( 56.44 % ) " "Info: Total interconnect delay = 4.192 ns ( 56.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.428 ns" { cap_mae:MAE|etat_present.etat2 cap_mae:MAE|etat_pres[0]~1 etat_mae[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.428 ns" { cap_mae:MAE|etat_present.etat2 {} cap_mae:MAE|etat_pres[0]~1 {} etat_mae[0] {} } { 0.000ns 1.850ns 2.342ns } { 0.000ns 0.438ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.647 ns" { clk_50M clk_50M~clkctrl cap_mae:MAE|etat_present.etat2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.647 ns" { clk_50M {} clk_50M~combout {} clk_50M~clkctrl {} cap_mae:MAE|etat_present.etat2 {} } { 0.000ns 0.000ns 0.118ns 0.993ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.428 ns" { cap_mae:MAE|etat_present.etat2 cap_mae:MAE|etat_pres[0]~1 etat_mae[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.428 ns" { cap_mae:MAE|etat_present.etat2 {} cap_mae:MAE|etat_pres[0]~1 {} etat_mae[0] {} } { 0.000ns 1.850ns 2.342ns } { 0.000ns 0.438ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "cap_mae:MAE\|etat_present.etat1 continu clk_50M -0.274 ns register " "Info: th for register \"cap_mae:MAE\|etat_present.etat1\" (data pin = \"continu\", clock pin = \"clk_50M\") is -0.274 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50M destination 2.700 ns + Longest register " "Info: + Longest clock path from clock \"clk_50M\" to destination register is 2.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_50M 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk_50M'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50M } "NODE_NAME" } } { "acquisition_cap.vhd" "" { Text "D:/M2 EEA SME/Boulfani_Boudounet/BE_VHDL_Boulfani_Boudounet/BE/acquisition_cap/Q9/acquisition_cap.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_50M~clkctrl 2 COMB CLKCTRL_G2 80 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 80; COMB Node = 'clk_50M~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_50M clk_50M~clkctrl } "NODE_NAME" } } { "acquisition_cap.vhd" "" { Text "D:/M2 EEA SME/Boulfani_Boudounet/BE_VHDL_Boulfani_Boudounet/BE/acquisition_cap/Q9/acquisition_cap.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.046 ns) + CELL(0.537 ns) 2.700 ns cap_mae:MAE\|etat_present.etat1 3 REG LCFF_X59_Y2_N23 4 " "Info: 3: + IC(1.046 ns) + CELL(0.537 ns) = 2.700 ns; Loc. = LCFF_X59_Y2_N23; Fanout = 4; REG Node = 'cap_mae:MAE\|etat_present.etat1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.583 ns" { clk_50M~clkctrl cap_mae:MAE|etat_present.etat1 } "NODE_NAME" } } { "../../package_BE/cap_mae.vhd" "" { Text "D:/M2 EEA SME/Boulfani_Boudounet/BE_VHDL_Boulfani_Boudounet/BE/package_BE/cap_mae.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 56.89 % ) " "Info: Total cell delay = 1.536 ns ( 56.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.164 ns ( 43.11 % ) " "Info: Total interconnect delay = 1.164 ns ( 43.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { clk_50M clk_50M~clkctrl cap_mae:MAE|etat_present.etat1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.700 ns" { clk_50M {} clk_50M~combout {} clk_50M~clkctrl {} cap_mae:MAE|etat_present.etat1 {} } { 0.000ns 0.000ns 0.118ns 1.046ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "../../package_BE/cap_mae.vhd" "" { Text "D:/M2 EEA SME/Boulfani_Boudounet/BE_VHDL_Boulfani_Boudounet/BE/package_BE/cap_mae.vhd" 37 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.240 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.240 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns continu 1 PIN PIN_N25 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 4; PIN Node = 'continu'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { continu } "NODE_NAME" } } { "acquisition_cap.vhd" "" { Text "D:/M2 EEA SME/Boulfani_Boudounet/BE_VHDL_Boulfani_Boudounet/BE/acquisition_cap/Q9/acquisition_cap.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.764 ns) + CELL(0.393 ns) 3.156 ns cap_mae:MAE\|Selector0~0 2 COMB LCCOMB_X59_Y2_N22 1 " "Info: 2: + IC(1.764 ns) + CELL(0.393 ns) = 3.156 ns; Loc. = LCCOMB_X59_Y2_N22; Fanout = 1; COMB Node = 'cap_mae:MAE\|Selector0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.157 ns" { continu cap_mae:MAE|Selector0~0 } "NODE_NAME" } } { "../../package_BE/cap_mae.vhd" "" { Text "D:/M2 EEA SME/Boulfani_Boudounet/BE_VHDL_Boulfani_Boudounet/BE/package_BE/cap_mae.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.240 ns cap_mae:MAE\|etat_present.etat1 3 REG LCFF_X59_Y2_N23 4 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 3.240 ns; Loc. = LCFF_X59_Y2_N23; Fanout = 4; REG Node = 'cap_mae:MAE\|etat_present.etat1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { cap_mae:MAE|Selector0~0 cap_mae:MAE|etat_present.etat1 } "NODE_NAME" } } { "../../package_BE/cap_mae.vhd" "" { Text "D:/M2 EEA SME/Boulfani_Boudounet/BE_VHDL_Boulfani_Boudounet/BE/package_BE/cap_mae.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.476 ns ( 45.56 % ) " "Info: Total cell delay = 1.476 ns ( 45.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.764 ns ( 54.44 % ) " "Info: Total interconnect delay = 1.764 ns ( 54.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.240 ns" { continu cap_mae:MAE|Selector0~0 cap_mae:MAE|etat_present.etat1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.240 ns" { continu {} continu~combout {} cap_mae:MAE|Selector0~0 {} cap_mae:MAE|etat_present.etat1 {} } { 0.000ns 0.000ns 1.764ns 0.000ns } { 0.000ns 0.999ns 0.393ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { clk_50M clk_50M~clkctrl cap_mae:MAE|etat_present.etat1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.700 ns" { clk_50M {} clk_50M~combout {} clk_50M~clkctrl {} cap_mae:MAE|etat_present.etat1 {} } { 0.000ns 0.000ns 0.118ns 1.046ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.240 ns" { continu cap_mae:MAE|Selector0~0 cap_mae:MAE|etat_present.etat1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.240 ns" { continu {} continu~combout {} cap_mae:MAE|Selector0~0 {} cap_mae:MAE|etat_present.etat1 {} } { 0.000ns 0.000ns 1.764ns 0.000ns } { 0.000ns 0.999ns 0.393ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "191 " "Info: Peak virtual memory: 191 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 07 19:14:53 2022 " "Info: Processing ended: Fri Jan 07 19:14:53 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
