
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//utmpdump_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004015e0 <.init>:
  4015e0:	stp	x29, x30, [sp, #-16]!
  4015e4:	mov	x29, sp
  4015e8:	bl	401a90 <ferror@plt+0x60>
  4015ec:	ldp	x29, x30, [sp], #16
  4015f0:	ret

Disassembly of section .plt:

0000000000401600 <_exit@plt-0x20>:
  401600:	stp	x16, x30, [sp, #-16]!
  401604:	adrp	x16, 415000 <ferror@plt+0x135d0>
  401608:	ldr	x17, [x16, #4088]
  40160c:	add	x16, x16, #0xff8
  401610:	br	x17
  401614:	nop
  401618:	nop
  40161c:	nop

0000000000401620 <_exit@plt>:
  401620:	adrp	x16, 416000 <ferror@plt+0x145d0>
  401624:	ldr	x17, [x16]
  401628:	add	x16, x16, #0x0
  40162c:	br	x17

0000000000401630 <strlen@plt>:
  401630:	adrp	x16, 416000 <ferror@plt+0x145d0>
  401634:	ldr	x17, [x16, #8]
  401638:	add	x16, x16, #0x8
  40163c:	br	x17

0000000000401640 <fputs@plt>:
  401640:	adrp	x16, 416000 <ferror@plt+0x145d0>
  401644:	ldr	x17, [x16, #16]
  401648:	add	x16, x16, #0x10
  40164c:	br	x17

0000000000401650 <exit@plt>:
  401650:	adrp	x16, 416000 <ferror@plt+0x145d0>
  401654:	ldr	x17, [x16, #24]
  401658:	add	x16, x16, #0x18
  40165c:	br	x17

0000000000401660 <dup@plt>:
  401660:	adrp	x16, 416000 <ferror@plt+0x145d0>
  401664:	ldr	x17, [x16, #32]
  401668:	add	x16, x16, #0x20
  40166c:	br	x17

0000000000401670 <strtoll@plt>:
  401670:	adrp	x16, 416000 <ferror@plt+0x145d0>
  401674:	ldr	x17, [x16, #40]
  401678:	add	x16, x16, #0x28
  40167c:	br	x17

0000000000401680 <localtime_r@plt>:
  401680:	adrp	x16, 416000 <ferror@plt+0x145d0>
  401684:	ldr	x17, [x16, #48]
  401688:	add	x16, x16, #0x30
  40168c:	br	x17

0000000000401690 <strftime@plt>:
  401690:	adrp	x16, 416000 <ferror@plt+0x145d0>
  401694:	ldr	x17, [x16, #56]
  401698:	add	x16, x16, #0x38
  40169c:	br	x17

00000000004016a0 <__cxa_atexit@plt>:
  4016a0:	adrp	x16, 416000 <ferror@plt+0x145d0>
  4016a4:	ldr	x17, [x16, #64]
  4016a8:	add	x16, x16, #0x40
  4016ac:	br	x17

00000000004016b0 <fputc@plt>:
  4016b0:	adrp	x16, 416000 <ferror@plt+0x145d0>
  4016b4:	ldr	x17, [x16, #72]
  4016b8:	add	x16, x16, #0x48
  4016bc:	br	x17

00000000004016c0 <strptime@plt>:
  4016c0:	adrp	x16, 416000 <ferror@plt+0x145d0>
  4016c4:	ldr	x17, [x16, #80]
  4016c8:	add	x16, x16, #0x50
  4016cc:	br	x17

00000000004016d0 <__fpending@plt>:
  4016d0:	adrp	x16, 416000 <ferror@plt+0x145d0>
  4016d4:	ldr	x17, [x16, #88]
  4016d8:	add	x16, x16, #0x58
  4016dc:	br	x17

00000000004016e0 <snprintf@plt>:
  4016e0:	adrp	x16, 416000 <ferror@plt+0x145d0>
  4016e4:	ldr	x17, [x16, #96]
  4016e8:	add	x16, x16, #0x60
  4016ec:	br	x17

00000000004016f0 <fileno@plt>:
  4016f0:	adrp	x16, 416000 <ferror@plt+0x145d0>
  4016f4:	ldr	x17, [x16, #104]
  4016f8:	add	x16, x16, #0x68
  4016fc:	br	x17

0000000000401700 <fclose@plt>:
  401700:	adrp	x16, 416000 <ferror@plt+0x145d0>
  401704:	ldr	x17, [x16, #112]
  401708:	add	x16, x16, #0x70
  40170c:	br	x17

0000000000401710 <atoi@plt>:
  401710:	adrp	x16, 416000 <ferror@plt+0x145d0>
  401714:	ldr	x17, [x16, #120]
  401718:	add	x16, x16, #0x78
  40171c:	br	x17

0000000000401720 <fopen@plt>:
  401720:	adrp	x16, 416000 <ferror@plt+0x145d0>
  401724:	ldr	x17, [x16, #128]
  401728:	add	x16, x16, #0x80
  40172c:	br	x17

0000000000401730 <time@plt>:
  401730:	adrp	x16, 416000 <ferror@plt+0x145d0>
  401734:	ldr	x17, [x16, #136]
  401738:	add	x16, x16, #0x88
  40173c:	br	x17

0000000000401740 <malloc@plt>:
  401740:	adrp	x16, 416000 <ferror@plt+0x145d0>
  401744:	ldr	x17, [x16, #144]
  401748:	add	x16, x16, #0x90
  40174c:	br	x17

0000000000401750 <strncmp@plt>:
  401750:	adrp	x16, 416000 <ferror@plt+0x145d0>
  401754:	ldr	x17, [x16, #152]
  401758:	add	x16, x16, #0x98
  40175c:	br	x17

0000000000401760 <bindtextdomain@plt>:
  401760:	adrp	x16, 416000 <ferror@plt+0x145d0>
  401764:	ldr	x17, [x16, #160]
  401768:	add	x16, x16, #0xa0
  40176c:	br	x17

0000000000401770 <__libc_start_main@plt>:
  401770:	adrp	x16, 416000 <ferror@plt+0x145d0>
  401774:	ldr	x17, [x16, #168]
  401778:	add	x16, x16, #0xa8
  40177c:	br	x17

0000000000401780 <memset@plt>:
  401780:	adrp	x16, 416000 <ferror@plt+0x145d0>
  401784:	ldr	x17, [x16, #176]
  401788:	add	x16, x16, #0xb0
  40178c:	br	x17

0000000000401790 <gettimeofday@plt>:
  401790:	adrp	x16, 416000 <ferror@plt+0x145d0>
  401794:	ldr	x17, [x16, #184]
  401798:	add	x16, x16, #0xb8
  40179c:	br	x17

00000000004017a0 <gmtime_r@plt>:
  4017a0:	adrp	x16, 416000 <ferror@plt+0x145d0>
  4017a4:	ldr	x17, [x16, #192]
  4017a8:	add	x16, x16, #0xc0
  4017ac:	br	x17

00000000004017b0 <sleep@plt>:
  4017b0:	adrp	x16, 416000 <ferror@plt+0x145d0>
  4017b4:	ldr	x17, [x16, #200]
  4017b8:	add	x16, x16, #0xc8
  4017bc:	br	x17

00000000004017c0 <close@plt>:
  4017c0:	adrp	x16, 416000 <ferror@plt+0x145d0>
  4017c4:	ldr	x17, [x16, #208]
  4017c8:	add	x16, x16, #0xd0
  4017cc:	br	x17

00000000004017d0 <__gmon_start__@plt>:
  4017d0:	adrp	x16, 416000 <ferror@plt+0x145d0>
  4017d4:	ldr	x17, [x16, #216]
  4017d8:	add	x16, x16, #0xd8
  4017dc:	br	x17

00000000004017e0 <mktime@plt>:
  4017e0:	adrp	x16, 416000 <ferror@plt+0x145d0>
  4017e4:	ldr	x17, [x16, #224]
  4017e8:	add	x16, x16, #0xe0
  4017ec:	br	x17

00000000004017f0 <fseek@plt>:
  4017f0:	adrp	x16, 416000 <ferror@plt+0x145d0>
  4017f4:	ldr	x17, [x16, #232]
  4017f8:	add	x16, x16, #0xe8
  4017fc:	br	x17

0000000000401800 <abort@plt>:
  401800:	adrp	x16, 416000 <ferror@plt+0x145d0>
  401804:	ldr	x17, [x16, #240]
  401808:	add	x16, x16, #0xf0
  40180c:	br	x17

0000000000401810 <memcmp@plt>:
  401810:	adrp	x16, 416000 <ferror@plt+0x145d0>
  401814:	ldr	x17, [x16, #248]
  401818:	add	x16, x16, #0xf8
  40181c:	br	x17

0000000000401820 <textdomain@plt>:
  401820:	adrp	x16, 416000 <ferror@plt+0x145d0>
  401824:	ldr	x17, [x16, #256]
  401828:	add	x16, x16, #0x100
  40182c:	br	x17

0000000000401830 <getopt_long@plt>:
  401830:	adrp	x16, 416000 <ferror@plt+0x145d0>
  401834:	ldr	x17, [x16, #264]
  401838:	add	x16, x16, #0x108
  40183c:	br	x17

0000000000401840 <inotify_init@plt>:
  401840:	adrp	x16, 416000 <ferror@plt+0x145d0>
  401844:	ldr	x17, [x16, #272]
  401848:	add	x16, x16, #0x110
  40184c:	br	x17

0000000000401850 <strcmp@plt>:
  401850:	adrp	x16, 416000 <ferror@plt+0x145d0>
  401854:	ldr	x17, [x16, #280]
  401858:	add	x16, x16, #0x118
  40185c:	br	x17

0000000000401860 <warn@plt>:
  401860:	adrp	x16, 416000 <ferror@plt+0x145d0>
  401864:	ldr	x17, [x16, #288]
  401868:	add	x16, x16, #0x120
  40186c:	br	x17

0000000000401870 <__ctype_b_loc@plt>:
  401870:	adrp	x16, 416000 <ferror@plt+0x145d0>
  401874:	ldr	x17, [x16, #296]
  401878:	add	x16, x16, #0x128
  40187c:	br	x17

0000000000401880 <fread@plt>:
  401880:	adrp	x16, 416000 <ferror@plt+0x145d0>
  401884:	ldr	x17, [x16, #304]
  401888:	add	x16, x16, #0x130
  40188c:	br	x17

0000000000401890 <free@plt>:
  401890:	adrp	x16, 416000 <ferror@plt+0x145d0>
  401894:	ldr	x17, [x16, #312]
  401898:	add	x16, x16, #0x138
  40189c:	br	x17

00000000004018a0 <inet_pton@plt>:
  4018a0:	adrp	x16, 416000 <ferror@plt+0x145d0>
  4018a4:	ldr	x17, [x16, #320]
  4018a8:	add	x16, x16, #0x140
  4018ac:	br	x17

00000000004018b0 <strncasecmp@plt>:
  4018b0:	adrp	x16, 416000 <ferror@plt+0x145d0>
  4018b4:	ldr	x17, [x16, #328]
  4018b8:	add	x16, x16, #0x148
  4018bc:	br	x17

00000000004018c0 <strndup@plt>:
  4018c0:	adrp	x16, 416000 <ferror@plt+0x145d0>
  4018c4:	ldr	x17, [x16, #336]
  4018c8:	add	x16, x16, #0x150
  4018cc:	br	x17

00000000004018d0 <strspn@plt>:
  4018d0:	adrp	x16, 416000 <ferror@plt+0x145d0>
  4018d4:	ldr	x17, [x16, #344]
  4018d8:	add	x16, x16, #0x158
  4018dc:	br	x17

00000000004018e0 <strchr@plt>:
  4018e0:	adrp	x16, 416000 <ferror@plt+0x145d0>
  4018e4:	ldr	x17, [x16, #352]
  4018e8:	add	x16, x16, #0x160
  4018ec:	br	x17

00000000004018f0 <fwrite@plt>:
  4018f0:	adrp	x16, 416000 <ferror@plt+0x145d0>
  4018f4:	ldr	x17, [x16, #360]
  4018f8:	add	x16, x16, #0x168
  4018fc:	br	x17

0000000000401900 <ftello@plt>:
  401900:	adrp	x16, 416000 <ferror@plt+0x145d0>
  401904:	ldr	x17, [x16, #368]
  401908:	add	x16, x16, #0x170
  40190c:	br	x17

0000000000401910 <fflush@plt>:
  401910:	adrp	x16, 416000 <ferror@plt+0x145d0>
  401914:	ldr	x17, [x16, #376]
  401918:	add	x16, x16, #0x178
  40191c:	br	x17

0000000000401920 <warnx@plt>:
  401920:	adrp	x16, 416000 <ferror@plt+0x145d0>
  401924:	ldr	x17, [x16, #384]
  401928:	add	x16, x16, #0x180
  40192c:	br	x17

0000000000401930 <read@plt>:
  401930:	adrp	x16, 416000 <ferror@plt+0x145d0>
  401934:	ldr	x17, [x16, #392]
  401938:	add	x16, x16, #0x188
  40193c:	br	x17

0000000000401940 <__fxstat@plt>:
  401940:	adrp	x16, 416000 <ferror@plt+0x145d0>
  401944:	ldr	x17, [x16, #400]
  401948:	add	x16, x16, #0x190
  40194c:	br	x17

0000000000401950 <__isoc99_sscanf@plt>:
  401950:	adrp	x16, 416000 <ferror@plt+0x145d0>
  401954:	ldr	x17, [x16, #408]
  401958:	add	x16, x16, #0x198
  40195c:	br	x17

0000000000401960 <strncpy@plt>:
  401960:	adrp	x16, 416000 <ferror@plt+0x145d0>
  401964:	ldr	x17, [x16, #416]
  401968:	add	x16, x16, #0x1a0
  40196c:	br	x17

0000000000401970 <errx@plt>:
  401970:	adrp	x16, 416000 <ferror@plt+0x145d0>
  401974:	ldr	x17, [x16, #424]
  401978:	add	x16, x16, #0x1a8
  40197c:	br	x17

0000000000401980 <printf@plt>:
  401980:	adrp	x16, 416000 <ferror@plt+0x145d0>
  401984:	ldr	x17, [x16, #432]
  401988:	add	x16, x16, #0x1b0
  40198c:	br	x17

0000000000401990 <__assert_fail@plt>:
  401990:	adrp	x16, 416000 <ferror@plt+0x145d0>
  401994:	ldr	x17, [x16, #440]
  401998:	add	x16, x16, #0x1b8
  40199c:	br	x17

00000000004019a0 <__errno_location@plt>:
  4019a0:	adrp	x16, 416000 <ferror@plt+0x145d0>
  4019a4:	ldr	x17, [x16, #448]
  4019a8:	add	x16, x16, #0x1c0
  4019ac:	br	x17

00000000004019b0 <timegm@plt>:
  4019b0:	adrp	x16, 416000 <ferror@plt+0x145d0>
  4019b4:	ldr	x17, [x16, #456]
  4019b8:	add	x16, x16, #0x1c8
  4019bc:	br	x17

00000000004019c0 <gettext@plt>:
  4019c0:	adrp	x16, 416000 <ferror@plt+0x145d0>
  4019c4:	ldr	x17, [x16, #464]
  4019c8:	add	x16, x16, #0x1d0
  4019cc:	br	x17

00000000004019d0 <inotify_add_watch@plt>:
  4019d0:	adrp	x16, 416000 <ferror@plt+0x145d0>
  4019d4:	ldr	x17, [x16, #472]
  4019d8:	add	x16, x16, #0x1d8
  4019dc:	br	x17

00000000004019e0 <fprintf@plt>:
  4019e0:	adrp	x16, 416000 <ferror@plt+0x145d0>
  4019e4:	ldr	x17, [x16, #480]
  4019e8:	add	x16, x16, #0x1e0
  4019ec:	br	x17

00000000004019f0 <fgets@plt>:
  4019f0:	adrp	x16, 416000 <ferror@plt+0x145d0>
  4019f4:	ldr	x17, [x16, #488]
  4019f8:	add	x16, x16, #0x1e8
  4019fc:	br	x17

0000000000401a00 <err@plt>:
  401a00:	adrp	x16, 416000 <ferror@plt+0x145d0>
  401a04:	ldr	x17, [x16, #496]
  401a08:	add	x16, x16, #0x1f0
  401a0c:	br	x17

0000000000401a10 <inet_ntop@plt>:
  401a10:	adrp	x16, 416000 <ferror@plt+0x145d0>
  401a14:	ldr	x17, [x16, #504]
  401a18:	add	x16, x16, #0x1f8
  401a1c:	br	x17

0000000000401a20 <setlocale@plt>:
  401a20:	adrp	x16, 416000 <ferror@plt+0x145d0>
  401a24:	ldr	x17, [x16, #512]
  401a28:	add	x16, x16, #0x200
  401a2c:	br	x17

0000000000401a30 <ferror@plt>:
  401a30:	adrp	x16, 416000 <ferror@plt+0x145d0>
  401a34:	ldr	x17, [x16, #520]
  401a38:	add	x16, x16, #0x208
  401a3c:	br	x17

Disassembly of section .text:

0000000000401a40 <.text>:
  401a40:	mov	x29, #0x0                   	// #0
  401a44:	mov	x30, #0x0                   	// #0
  401a48:	mov	x5, x0
  401a4c:	ldr	x1, [sp]
  401a50:	add	x2, sp, #0x8
  401a54:	mov	x6, sp
  401a58:	movz	x0, #0x0, lsl #48
  401a5c:	movk	x0, #0x0, lsl #32
  401a60:	movk	x0, #0x40, lsl #16
  401a64:	movk	x0, #0x2a14
  401a68:	movz	x3, #0x0, lsl #48
  401a6c:	movk	x3, #0x0, lsl #32
  401a70:	movk	x3, #0x40, lsl #16
  401a74:	movk	x3, #0x4210
  401a78:	movz	x4, #0x0, lsl #48
  401a7c:	movk	x4, #0x0, lsl #32
  401a80:	movk	x4, #0x40, lsl #16
  401a84:	movk	x4, #0x4290
  401a88:	bl	401770 <__libc_start_main@plt>
  401a8c:	bl	401800 <abort@plt>
  401a90:	adrp	x0, 415000 <ferror@plt+0x135d0>
  401a94:	ldr	x0, [x0, #4064]
  401a98:	cbz	x0, 401aa0 <ferror@plt+0x70>
  401a9c:	b	4017d0 <__gmon_start__@plt>
  401aa0:	ret
  401aa4:	stp	x29, x30, [sp, #-32]!
  401aa8:	mov	x29, sp
  401aac:	adrp	x0, 416000 <ferror@plt+0x145d0>
  401ab0:	add	x0, x0, #0x220
  401ab4:	str	x0, [sp, #24]
  401ab8:	ldr	x0, [sp, #24]
  401abc:	str	x0, [sp, #24]
  401ac0:	ldr	x1, [sp, #24]
  401ac4:	adrp	x0, 416000 <ferror@plt+0x145d0>
  401ac8:	add	x0, x0, #0x220
  401acc:	cmp	x1, x0
  401ad0:	b.eq	401b0c <ferror@plt+0xdc>  // b.none
  401ad4:	adrp	x0, 404000 <ferror@plt+0x25d0>
  401ad8:	add	x0, x0, #0x2d0
  401adc:	ldr	x0, [x0]
  401ae0:	str	x0, [sp, #16]
  401ae4:	ldr	x0, [sp, #16]
  401ae8:	str	x0, [sp, #16]
  401aec:	ldr	x0, [sp, #16]
  401af0:	cmp	x0, #0x0
  401af4:	b.eq	401b10 <ferror@plt+0xe0>  // b.none
  401af8:	ldr	x1, [sp, #16]
  401afc:	adrp	x0, 416000 <ferror@plt+0x145d0>
  401b00:	add	x0, x0, #0x220
  401b04:	blr	x1
  401b08:	b	401b10 <ferror@plt+0xe0>
  401b0c:	nop
  401b10:	ldp	x29, x30, [sp], #32
  401b14:	ret
  401b18:	stp	x29, x30, [sp, #-48]!
  401b1c:	mov	x29, sp
  401b20:	adrp	x0, 416000 <ferror@plt+0x145d0>
  401b24:	add	x0, x0, #0x220
  401b28:	str	x0, [sp, #40]
  401b2c:	ldr	x0, [sp, #40]
  401b30:	str	x0, [sp, #40]
  401b34:	ldr	x1, [sp, #40]
  401b38:	adrp	x0, 416000 <ferror@plt+0x145d0>
  401b3c:	add	x0, x0, #0x220
  401b40:	sub	x0, x1, x0
  401b44:	asr	x0, x0, #3
  401b48:	lsr	x1, x0, #63
  401b4c:	add	x0, x1, x0
  401b50:	asr	x0, x0, #1
  401b54:	str	x0, [sp, #32]
  401b58:	ldr	x0, [sp, #32]
  401b5c:	cmp	x0, #0x0
  401b60:	b.eq	401ba0 <ferror@plt+0x170>  // b.none
  401b64:	adrp	x0, 404000 <ferror@plt+0x25d0>
  401b68:	add	x0, x0, #0x2d8
  401b6c:	ldr	x0, [x0]
  401b70:	str	x0, [sp, #24]
  401b74:	ldr	x0, [sp, #24]
  401b78:	str	x0, [sp, #24]
  401b7c:	ldr	x0, [sp, #24]
  401b80:	cmp	x0, #0x0
  401b84:	b.eq	401ba4 <ferror@plt+0x174>  // b.none
  401b88:	ldr	x2, [sp, #24]
  401b8c:	ldr	x1, [sp, #32]
  401b90:	adrp	x0, 416000 <ferror@plt+0x145d0>
  401b94:	add	x0, x0, #0x220
  401b98:	blr	x2
  401b9c:	b	401ba4 <ferror@plt+0x174>
  401ba0:	nop
  401ba4:	ldp	x29, x30, [sp], #48
  401ba8:	ret
  401bac:	stp	x29, x30, [sp, #-16]!
  401bb0:	mov	x29, sp
  401bb4:	adrp	x0, 416000 <ferror@plt+0x145d0>
  401bb8:	add	x0, x0, #0x250
  401bbc:	ldrb	w0, [x0]
  401bc0:	and	x0, x0, #0xff
  401bc4:	cmp	x0, #0x0
  401bc8:	b.ne	401be4 <ferror@plt+0x1b4>  // b.any
  401bcc:	bl	401aa4 <ferror@plt+0x74>
  401bd0:	adrp	x0, 416000 <ferror@plt+0x145d0>
  401bd4:	add	x0, x0, #0x250
  401bd8:	mov	w1, #0x1                   	// #1
  401bdc:	strb	w1, [x0]
  401be0:	b	401be8 <ferror@plt+0x1b8>
  401be4:	nop
  401be8:	ldp	x29, x30, [sp], #16
  401bec:	ret
  401bf0:	stp	x29, x30, [sp, #-16]!
  401bf4:	mov	x29, sp
  401bf8:	bl	401b18 <ferror@plt+0xe8>
  401bfc:	nop
  401c00:	ldp	x29, x30, [sp], #16
  401c04:	ret
  401c08:	stp	x29, x30, [sp, #-48]!
  401c0c:	mov	x29, sp
  401c10:	str	x0, [sp, #24]
  401c14:	ldr	x0, [sp, #24]
  401c18:	bl	401740 <malloc@plt>
  401c1c:	str	x0, [sp, #40]
  401c20:	ldr	x0, [sp, #40]
  401c24:	cmp	x0, #0x0
  401c28:	b.ne	401c4c <ferror@plt+0x21c>  // b.any
  401c2c:	ldr	x0, [sp, #24]
  401c30:	cmp	x0, #0x0
  401c34:	b.eq	401c4c <ferror@plt+0x21c>  // b.none
  401c38:	ldr	x2, [sp, #24]
  401c3c:	adrp	x0, 404000 <ferror@plt+0x25d0>
  401c40:	add	x1, x0, #0x2e0
  401c44:	mov	w0, #0x1                   	// #1
  401c48:	bl	401a00 <err@plt>
  401c4c:	ldr	x0, [sp, #40]
  401c50:	ldp	x29, x30, [sp], #48
  401c54:	ret
  401c58:	stp	x29, x30, [sp, #-48]!
  401c5c:	mov	x29, sp
  401c60:	str	x0, [sp, #24]
  401c64:	ldr	x0, [sp, #24]
  401c68:	bl	4016d0 <__fpending@plt>
  401c6c:	cmp	x0, #0x0
  401c70:	cset	w0, ne  // ne = any
  401c74:	and	w0, w0, #0xff
  401c78:	str	w0, [sp, #44]
  401c7c:	ldr	x0, [sp, #24]
  401c80:	bl	401a30 <ferror@plt>
  401c84:	cmp	w0, #0x0
  401c88:	cset	w0, ne  // ne = any
  401c8c:	and	w0, w0, #0xff
  401c90:	str	w0, [sp, #40]
  401c94:	ldr	x0, [sp, #24]
  401c98:	bl	401700 <fclose@plt>
  401c9c:	cmp	w0, #0x0
  401ca0:	cset	w0, ne  // ne = any
  401ca4:	and	w0, w0, #0xff
  401ca8:	str	w0, [sp, #36]
  401cac:	ldr	w0, [sp, #40]
  401cb0:	cmp	w0, #0x0
  401cb4:	b.ne	401ce0 <ferror@plt+0x2b0>  // b.any
  401cb8:	ldr	w0, [sp, #36]
  401cbc:	cmp	w0, #0x0
  401cc0:	b.eq	401d0c <ferror@plt+0x2dc>  // b.none
  401cc4:	ldr	w0, [sp, #44]
  401cc8:	cmp	w0, #0x0
  401ccc:	b.ne	401ce0 <ferror@plt+0x2b0>  // b.any
  401cd0:	bl	4019a0 <__errno_location@plt>
  401cd4:	ldr	w0, [x0]
  401cd8:	cmp	w0, #0x9
  401cdc:	b.eq	401d0c <ferror@plt+0x2dc>  // b.none
  401ce0:	ldr	w0, [sp, #36]
  401ce4:	cmp	w0, #0x0
  401ce8:	b.ne	401d04 <ferror@plt+0x2d4>  // b.any
  401cec:	bl	4019a0 <__errno_location@plt>
  401cf0:	ldr	w0, [x0]
  401cf4:	cmp	w0, #0x20
  401cf8:	b.eq	401d04 <ferror@plt+0x2d4>  // b.none
  401cfc:	bl	4019a0 <__errno_location@plt>
  401d00:	str	wzr, [x0]
  401d04:	mov	w0, #0xffffffff            	// #-1
  401d08:	b	401d10 <ferror@plt+0x2e0>
  401d0c:	mov	w0, #0x0                   	// #0
  401d10:	ldp	x29, x30, [sp], #48
  401d14:	ret
  401d18:	stp	x29, x30, [sp, #-48]!
  401d1c:	mov	x29, sp
  401d20:	str	x0, [sp, #24]
  401d24:	bl	4019a0 <__errno_location@plt>
  401d28:	str	wzr, [x0]
  401d2c:	ldr	x0, [sp, #24]
  401d30:	bl	401a30 <ferror@plt>
  401d34:	cmp	w0, #0x0
  401d38:	b.ne	401d94 <ferror@plt+0x364>  // b.any
  401d3c:	ldr	x0, [sp, #24]
  401d40:	bl	401910 <fflush@plt>
  401d44:	cmp	w0, #0x0
  401d48:	b.ne	401d94 <ferror@plt+0x364>  // b.any
  401d4c:	ldr	x0, [sp, #24]
  401d50:	bl	4016f0 <fileno@plt>
  401d54:	str	w0, [sp, #44]
  401d58:	ldr	w0, [sp, #44]
  401d5c:	cmp	w0, #0x0
  401d60:	b.lt	401d9c <ferror@plt+0x36c>  // b.tstop
  401d64:	ldr	w0, [sp, #44]
  401d68:	bl	401660 <dup@plt>
  401d6c:	str	w0, [sp, #44]
  401d70:	ldr	w0, [sp, #44]
  401d74:	cmp	w0, #0x0
  401d78:	b.lt	401d9c <ferror@plt+0x36c>  // b.tstop
  401d7c:	ldr	w0, [sp, #44]
  401d80:	bl	4017c0 <close@plt>
  401d84:	cmp	w0, #0x0
  401d88:	b.ne	401d9c <ferror@plt+0x36c>  // b.any
  401d8c:	mov	w0, #0x0                   	// #0
  401d90:	b	401dbc <ferror@plt+0x38c>
  401d94:	nop
  401d98:	b	401da0 <ferror@plt+0x370>
  401d9c:	nop
  401da0:	bl	4019a0 <__errno_location@plt>
  401da4:	ldr	w0, [x0]
  401da8:	cmp	w0, #0x9
  401dac:	b.ne	401db8 <ferror@plt+0x388>  // b.any
  401db0:	mov	w0, #0x0                   	// #0
  401db4:	b	401dbc <ferror@plt+0x38c>
  401db8:	mov	w0, #0xffffffff            	// #-1
  401dbc:	ldp	x29, x30, [sp], #48
  401dc0:	ret
  401dc4:	stp	x29, x30, [sp, #-16]!
  401dc8:	mov	x29, sp
  401dcc:	adrp	x0, 416000 <ferror@plt+0x145d0>
  401dd0:	add	x0, x0, #0x238
  401dd4:	ldr	x0, [x0]
  401dd8:	bl	401d18 <ferror@plt+0x2e8>
  401ddc:	cmp	w0, #0x0
  401de0:	b.eq	401e30 <ferror@plt+0x400>  // b.none
  401de4:	bl	4019a0 <__errno_location@plt>
  401de8:	ldr	w0, [x0]
  401dec:	cmp	w0, #0x20
  401df0:	b.eq	401e30 <ferror@plt+0x400>  // b.none
  401df4:	bl	4019a0 <__errno_location@plt>
  401df8:	ldr	w0, [x0]
  401dfc:	cmp	w0, #0x0
  401e00:	b.eq	401e18 <ferror@plt+0x3e8>  // b.none
  401e04:	adrp	x0, 404000 <ferror@plt+0x25d0>
  401e08:	add	x0, x0, #0x300
  401e0c:	bl	4019c0 <gettext@plt>
  401e10:	bl	401860 <warn@plt>
  401e14:	b	401e28 <ferror@plt+0x3f8>
  401e18:	adrp	x0, 404000 <ferror@plt+0x25d0>
  401e1c:	add	x0, x0, #0x300
  401e20:	bl	4019c0 <gettext@plt>
  401e24:	bl	401920 <warnx@plt>
  401e28:	mov	w0, #0x1                   	// #1
  401e2c:	bl	401620 <_exit@plt>
  401e30:	adrp	x0, 416000 <ferror@plt+0x145d0>
  401e34:	add	x0, x0, #0x220
  401e38:	ldr	x0, [x0]
  401e3c:	bl	401d18 <ferror@plt+0x2e8>
  401e40:	cmp	w0, #0x0
  401e44:	b.eq	401e50 <ferror@plt+0x420>  // b.none
  401e48:	mov	w0, #0x1                   	// #1
  401e4c:	bl	401620 <_exit@plt>
  401e50:	nop
  401e54:	ldp	x29, x30, [sp], #16
  401e58:	ret
  401e5c:	stp	x29, x30, [sp, #-16]!
  401e60:	mov	x29, sp
  401e64:	adrp	x0, 401000 <_exit@plt-0x620>
  401e68:	add	x0, x0, #0xdc4
  401e6c:	bl	404298 <ferror@plt+0x2868>
  401e70:	nop
  401e74:	ldp	x29, x30, [sp], #16
  401e78:	ret
  401e7c:	stp	x29, x30, [sp, #-96]!
  401e80:	mov	x29, sp
  401e84:	str	x0, [sp, #24]
  401e88:	add	x0, sp, #0x28
  401e8c:	mov	x2, #0x38                  	// #56
  401e90:	mov	w1, #0x0                   	// #0
  401e94:	bl	401780 <memset@plt>
  401e98:	ldr	x0, [sp, #24]
  401e9c:	ldrsb	w0, [x0]
  401ea0:	cmp	w0, #0x20
  401ea4:	b.eq	401eb8 <ferror@plt+0x488>  // b.none
  401ea8:	ldr	x0, [sp, #24]
  401eac:	ldrsb	w0, [x0]
  401eb0:	cmp	w0, #0x0
  401eb4:	b.ne	401ec0 <ferror@plt+0x490>  // b.any
  401eb8:	mov	x0, #0x0                   	// #0
  401ebc:	b	401f44 <ferror@plt+0x514>
  401ec0:	bl	401870 <__ctype_b_loc@plt>
  401ec4:	ldr	x1, [x0]
  401ec8:	ldr	x0, [sp, #24]
  401ecc:	ldrsb	w0, [x0]
  401ed0:	sxtb	x0, w0
  401ed4:	lsl	x0, x0, #1
  401ed8:	add	x0, x1, x0
  401edc:	ldrh	w0, [x0]
  401ee0:	and	w0, w0, #0x800
  401ee4:	cmp	w0, #0x0
  401ee8:	b.eq	401f08 <ferror@plt+0x4d8>  // b.none
  401eec:	add	x0, sp, #0x28
  401ef0:	mov	x2, x0
  401ef4:	adrp	x0, 404000 <ferror@plt+0x25d0>
  401ef8:	add	x1, x0, #0x310
  401efc:	ldr	x0, [sp, #24]
  401f00:	bl	4016c0 <strptime@plt>
  401f04:	b	401f3c <ferror@plt+0x50c>
  401f08:	add	x0, sp, #0x28
  401f0c:	mov	x2, x0
  401f10:	adrp	x0, 404000 <ferror@plt+0x25d0>
  401f14:	add	x1, x0, #0x328
  401f18:	ldr	x0, [sp, #24]
  401f1c:	bl	4016c0 <strptime@plt>
  401f20:	ldr	x0, [sp, #24]
  401f24:	add	x0, x0, #0x1a
  401f28:	ldrsb	w0, [x0]
  401f2c:	cmp	w0, #0x44
  401f30:	b.ne	401f3c <ferror@plt+0x50c>  // b.any
  401f34:	mov	w0, #0x1                   	// #1
  401f38:	str	w0, [sp, #72]
  401f3c:	add	x0, sp, #0x28
  401f40:	bl	4019b0 <timegm@plt>
  401f44:	ldp	x29, x30, [sp], #96
  401f48:	ret
  401f4c:	stp	x29, x30, [sp, #-48]!
  401f50:	mov	x29, sp
  401f54:	str	x0, [sp, #24]
  401f58:	mov	w1, #0x2c                  	// #44
  401f5c:	ldr	x0, [sp, #24]
  401f60:	bl	4018e0 <strchr@plt>
  401f64:	str	x0, [sp, #40]
  401f68:	ldr	x0, [sp, #40]
  401f6c:	cmp	x0, #0x0
  401f70:	b.eq	401f88 <ferror@plt+0x558>  // b.none
  401f74:	ldr	x0, [sp, #40]
  401f78:	add	x0, x0, #0x1
  401f7c:	bl	401710 <atoi@plt>
  401f80:	sxtw	x0, w0
  401f84:	b	401f8c <ferror@plt+0x55c>
  401f88:	mov	x0, #0x0                   	// #0
  401f8c:	ldp	x29, x30, [sp], #48
  401f90:	ret
  401f94:	stp	x29, x30, [sp, #-32]!
  401f98:	mov	x29, sp
  401f9c:	str	x0, [sp, #24]
  401fa0:	str	w1, [sp, #20]
  401fa4:	b	40200c <ferror@plt+0x5dc>
  401fa8:	bl	401870 <__ctype_b_loc@plt>
  401fac:	ldr	x1, [x0]
  401fb0:	ldr	x0, [sp, #24]
  401fb4:	ldrsb	w0, [x0]
  401fb8:	sxtb	x0, w0
  401fbc:	lsl	x0, x0, #1
  401fc0:	add	x0, x1, x0
  401fc4:	ldrh	w0, [x0]
  401fc8:	and	w0, w0, #0x4000
  401fcc:	cmp	w0, #0x0
  401fd0:	b.eq	401ff4 <ferror@plt+0x5c4>  // b.none
  401fd4:	ldr	x0, [sp, #24]
  401fd8:	ldrsb	w0, [x0]
  401fdc:	cmp	w0, #0x5b
  401fe0:	b.eq	401ff4 <ferror@plt+0x5c4>  // b.none
  401fe4:	ldr	x0, [sp, #24]
  401fe8:	ldrsb	w0, [x0]
  401fec:	cmp	w0, #0x5d
  401ff0:	b.ne	402000 <ferror@plt+0x5d0>  // b.any
  401ff4:	ldr	x0, [sp, #24]
  401ff8:	mov	w1, #0x3f                  	// #63
  401ffc:	strb	w1, [x0]
  402000:	ldr	x0, [sp, #24]
  402004:	add	x0, x0, #0x1
  402008:	str	x0, [sp, #24]
  40200c:	ldr	x0, [sp, #24]
  402010:	ldrsb	w0, [x0]
  402014:	cmp	w0, #0x0
  402018:	b.eq	402030 <ferror@plt+0x600>  // b.none
  40201c:	ldr	w0, [sp, #20]
  402020:	sub	w1, w0, #0x1
  402024:	str	w1, [sp, #20]
  402028:	cmp	w0, #0x0
  40202c:	b.gt	401fa8 <ferror@plt+0x578>
  402030:	nop
  402034:	ldp	x29, x30, [sp], #32
  402038:	ret
  40203c:	sub	sp, sp, #0xd0
  402040:	stp	x29, x30, [sp, #64]
  402044:	add	x29, sp, #0x40
  402048:	str	x0, [sp, #88]
  40204c:	str	x1, [sp, #80]
  402050:	ldr	x0, [sp, #88]
  402054:	ldr	w0, [x0, #364]
  402058:	cmp	w0, #0x0
  40205c:	b.ne	402080 <ferror@plt+0x650>  // b.any
  402060:	ldr	x0, [sp, #88]
  402064:	ldr	w0, [x0, #368]
  402068:	cmp	w0, #0x0
  40206c:	b.ne	402080 <ferror@plt+0x650>  // b.any
  402070:	ldr	x0, [sp, #88]
  402074:	ldr	w0, [x0, #372]
  402078:	cmp	w0, #0x0
  40207c:	b.eq	4020a8 <ferror@plt+0x678>  // b.none
  402080:	ldr	x0, [sp, #88]
  402084:	add	x0, x0, #0x168
  402088:	add	x1, sp, #0x98
  40208c:	mov	w3, #0x2e                  	// #46
  402090:	mov	x2, x1
  402094:	mov	x1, x0
  402098:	mov	w0, #0xa                   	// #10
  40209c:	bl	401a10 <inet_ntop@plt>
  4020a0:	str	x0, [sp, #200]
  4020a4:	b	4020cc <ferror@plt+0x69c>
  4020a8:	ldr	x0, [sp, #88]
  4020ac:	add	x0, x0, #0x168
  4020b0:	add	x1, sp, #0x98
  4020b4:	mov	w3, #0x2e                  	// #46
  4020b8:	mov	x2, x1
  4020bc:	mov	x1, x0
  4020c0:	mov	w0, #0x2                   	// #2
  4020c4:	bl	401a10 <inet_ntop@plt>
  4020c8:	str	x0, [sp, #200]
  4020cc:	ldr	x0, [sp, #88]
  4020d0:	ldr	x0, [x0, #344]
  4020d4:	str	x0, [sp, #96]
  4020d8:	ldr	x0, [sp, #88]
  4020dc:	ldr	x0, [x0, #352]
  4020e0:	str	x0, [sp, #104]
  4020e4:	add	x1, sp, #0x70
  4020e8:	add	x0, sp, #0x60
  4020ec:	mov	x3, #0x28                  	// #40
  4020f0:	mov	x2, x1
  4020f4:	mov	w1, #0x77                  	// #119
  4020f8:	bl	403e94 <ferror@plt+0x2464>
  4020fc:	cmp	w0, #0x0
  402100:	b.ne	4021d4 <ferror@plt+0x7a4>  // b.any
  402104:	ldr	x0, [sp, #88]
  402108:	add	x0, x0, #0x28
  40210c:	mov	w1, #0x4                   	// #4
  402110:	bl	401f94 <ferror@plt+0x564>
  402114:	ldr	x0, [sp, #88]
  402118:	add	x0, x0, #0x2c
  40211c:	mov	w1, #0x20                  	// #32
  402120:	bl	401f94 <ferror@plt+0x564>
  402124:	ldr	x0, [sp, #88]
  402128:	add	x0, x0, #0x8
  40212c:	mov	w1, #0x20                  	// #32
  402130:	bl	401f94 <ferror@plt+0x564>
  402134:	ldr	x0, [sp, #88]
  402138:	add	x0, x0, #0x4c
  40213c:	mov	w1, #0x100                 	// #256
  402140:	bl	401f94 <ferror@plt+0x564>
  402144:	ldr	x0, [sp, #88]
  402148:	ldrsh	w0, [x0]
  40214c:	mov	w8, w0
  402150:	ldr	x0, [sp, #88]
  402154:	ldr	w3, [x0, #4]
  402158:	ldr	x0, [sp, #88]
  40215c:	add	x4, x0, #0x28
  402160:	ldr	x0, [sp, #88]
  402164:	add	x5, x0, #0x2c
  402168:	ldr	x0, [sp, #88]
  40216c:	add	x0, x0, #0x8
  402170:	ldr	x1, [sp, #88]
  402174:	add	x1, x1, #0x4c
  402178:	add	x2, sp, #0x70
  40217c:	str	x2, [sp, #56]
  402180:	ldr	x2, [sp, #200]
  402184:	str	x2, [sp, #48]
  402188:	str	x1, [sp, #40]
  40218c:	mov	w1, #0x100                 	// #256
  402190:	str	w1, [sp, #32]
  402194:	mov	w1, #0x14                  	// #20
  402198:	str	w1, [sp, #24]
  40219c:	str	x0, [sp, #16]
  4021a0:	mov	w0, #0x20                  	// #32
  4021a4:	str	w0, [sp, #8]
  4021a8:	mov	w0, #0xc                   	// #12
  4021ac:	str	w0, [sp]
  4021b0:	mov	x7, x5
  4021b4:	mov	w6, #0x20                  	// #32
  4021b8:	mov	w5, #0x8                   	// #8
  4021bc:	mov	w2, w8
  4021c0:	adrp	x0, 404000 <ferror@plt+0x25d0>
  4021c4:	add	x1, x0, #0x338
  4021c8:	ldr	x0, [sp, #80]
  4021cc:	bl	4019e0 <fprintf@plt>
  4021d0:	b	4021d8 <ferror@plt+0x7a8>
  4021d4:	nop
  4021d8:	ldp	x29, x30, [sp, #64]
  4021dc:	add	sp, sp, #0xd0
  4021e0:	ret
  4021e4:	sub	sp, sp, #0x250
  4021e8:	stp	x29, x30, [sp]
  4021ec:	mov	x29, sp
  4021f0:	str	x0, [sp, #40]
  4021f4:	str	x1, [sp, #32]
  4021f8:	str	x2, [sp, #24]
  4021fc:	adrp	x0, 404000 <ferror@plt+0x25d0>
  402200:	add	x1, x0, #0x378
  402204:	ldr	x0, [sp, #40]
  402208:	bl	401720 <fopen@plt>
  40220c:	str	x0, [sp, #584]
  402210:	ldr	x0, [sp, #584]
  402214:	cmp	x0, #0x0
  402218:	b.ne	402238 <ferror@plt+0x808>  // b.any
  40221c:	adrp	x0, 404000 <ferror@plt+0x25d0>
  402220:	add	x0, x0, #0x380
  402224:	bl	4019c0 <gettext@plt>
  402228:	ldr	x2, [sp, #40]
  40222c:	mov	x1, x0
  402230:	mov	w0, #0x1                   	// #1
  402234:	bl	401a00 <err@plt>
  402238:	ldr	x0, [sp, #584]
  40223c:	bl	4016f0 <fileno@plt>
  402240:	mov	w2, w0
  402244:	add	x0, sp, #0x1c0
  402248:	mov	x1, x0
  40224c:	mov	w0, w2
  402250:	bl	4042a8 <ferror@plt+0x2878>
  402254:	cmn	w0, #0x1
  402258:	b.ne	402278 <ferror@plt+0x848>  // b.any
  40225c:	adrp	x0, 404000 <ferror@plt+0x25d0>
  402260:	add	x0, x0, #0x390
  402264:	bl	4019c0 <gettext@plt>
  402268:	ldr	x2, [sp, #40]
  40226c:	mov	x1, x0
  402270:	mov	w0, #0x1                   	// #1
  402274:	bl	401a00 <err@plt>
  402278:	ldr	x1, [sp, #496]
  40227c:	ldr	x0, [sp, #32]
  402280:	ldr	x0, [x0]
  402284:	cmp	x1, x0
  402288:	b.eq	40231c <ferror@plt+0x8ec>  // b.none
  40228c:	ldr	x0, [sp, #32]
  402290:	ldr	x0, [x0]
  402294:	mov	w2, #0x0                   	// #0
  402298:	mov	x1, x0
  40229c:	ldr	x0, [sp, #584]
  4022a0:	bl	4017f0 <fseek@plt>
  4022a4:	cmn	w0, #0x1
  4022a8:	b.eq	4022d8 <ferror@plt+0x8a8>  // b.none
  4022ac:	b	4022bc <ferror@plt+0x88c>
  4022b0:	add	x0, sp, #0x30
  4022b4:	ldr	x1, [sp, #24]
  4022b8:	bl	40203c <ferror@plt+0x60c>
  4022bc:	add	x0, sp, #0x30
  4022c0:	ldr	x3, [sp, #584]
  4022c4:	mov	x2, #0x1                   	// #1
  4022c8:	mov	x1, #0x190                 	// #400
  4022cc:	bl	401880 <fread@plt>
  4022d0:	cmp	x0, #0x1
  4022d4:	b.eq	4022b0 <ferror@plt+0x880>  // b.none
  4022d8:	ldr	x0, [sp, #584]
  4022dc:	bl	401900 <ftello@plt>
  4022e0:	str	x0, [sp, #576]
  4022e4:	ldr	x0, [sp, #576]
  4022e8:	cmn	x0, #0x1
  4022ec:	b.eq	402304 <ferror@plt+0x8d4>  // b.none
  4022f0:	ldr	x0, [sp, #32]
  4022f4:	ldr	x0, [x0]
  4022f8:	ldr	x1, [sp, #576]
  4022fc:	cmp	x1, x0
  402300:	b.ne	40230c <ferror@plt+0x8dc>  // b.any
  402304:	ldr	x0, [sp, #496]
  402308:	b	402310 <ferror@plt+0x8e0>
  40230c:	ldr	x0, [sp, #576]
  402310:	ldr	x1, [sp, #32]
  402314:	str	x0, [x1]
  402318:	b	402320 <ferror@plt+0x8f0>
  40231c:	nop
  402320:	ldr	x0, [sp, #584]
  402324:	bl	401700 <fclose@plt>
  402328:	nop
  40232c:	ldp	x29, x30, [sp]
  402330:	add	sp, sp, #0x250
  402334:	ret
  402338:	stp	x29, x30, [sp, #-160]!
  40233c:	mov	x29, sp
  402340:	str	x0, [sp, #40]
  402344:	str	x1, [sp, #32]
  402348:	str	x2, [sp, #24]
  40234c:	bl	401840 <inotify_init@plt>
  402350:	str	w0, [sp, #148]
  402354:	ldr	w0, [sp, #148]
  402358:	cmn	w0, #0x1
  40235c:	b.ne	402368 <ferror@plt+0x938>  // b.any
  402360:	mov	w0, #0xffffffff            	// #-1
  402364:	b	4024f0 <ferror@plt+0xac0>
  402368:	ldr	x0, [sp, #40]
  40236c:	bl	401900 <ftello@plt>
  402370:	str	x0, [sp, #56]
  402374:	ldr	x0, [sp, #40]
  402378:	bl	401700 <fclose@plt>
  40237c:	ldr	x0, [sp, #56]
  402380:	cmp	x0, #0x0
  402384:	b.ge	4023a4 <ferror@plt+0x974>  // b.tcont
  402388:	adrp	x0, 404000 <ferror@plt+0x25d0>
  40238c:	add	x0, x0, #0x3a8
  402390:	bl	4019c0 <gettext@plt>
  402394:	ldr	x2, [sp, #32]
  402398:	mov	x1, x0
  40239c:	mov	w0, #0x1                   	// #1
  4023a0:	bl	401a00 <err@plt>
  4023a4:	mov	w2, #0x2c02                	// #11266
  4023a8:	ldr	x1, [sp, #32]
  4023ac:	ldr	w0, [sp, #148]
  4023b0:	bl	4019d0 <inotify_add_watch@plt>
  4023b4:	str	w0, [sp, #156]
  4023b8:	ldr	w0, [sp, #156]
  4023bc:	cmn	w0, #0x1
  4023c0:	b.ne	4024d8 <ferror@plt+0xaa8>  // b.any
  4023c4:	adrp	x0, 404000 <ferror@plt+0x25d0>
  4023c8:	add	x0, x0, #0x3c8
  4023cc:	bl	4019c0 <gettext@plt>
  4023d0:	ldr	x2, [sp, #32]
  4023d4:	mov	x1, x0
  4023d8:	mov	w0, #0x1                   	// #1
  4023dc:	bl	401a00 <err@plt>
  4023e0:	bl	4019a0 <__errno_location@plt>
  4023e4:	str	wzr, [x0]
  4023e8:	add	x0, sp, #0x40
  4023ec:	mov	x2, #0x40                  	// #64
  4023f0:	mov	x1, x0
  4023f4:	ldr	w0, [sp, #148]
  4023f8:	bl	401930 <read@plt>
  4023fc:	str	x0, [sp, #136]
  402400:	ldr	x0, [sp, #136]
  402404:	cmp	x0, #0x0
  402408:	b.ge	402430 <ferror@plt+0xa00>  // b.tcont
  40240c:	bl	4019a0 <__errno_location@plt>
  402410:	ldr	w0, [x0]
  402414:	cmp	w0, #0x4
  402418:	b.eq	4024d8 <ferror@plt+0xaa8>  // b.none
  40241c:	bl	4019a0 <__errno_location@plt>
  402420:	ldr	w0, [x0]
  402424:	cmp	w0, #0xb
  402428:	b.ne	402430 <ferror@plt+0xa00>  // b.any
  40242c:	b	4024d8 <ferror@plt+0xaa8>
  402430:	ldr	x0, [sp, #136]
  402434:	cmp	x0, #0x0
  402438:	b.ge	402458 <ferror@plt+0xa28>  // b.tcont
  40243c:	adrp	x0, 404000 <ferror@plt+0x25d0>
  402440:	add	x0, x0, #0x3e8
  402444:	bl	4019c0 <gettext@plt>
  402448:	ldr	x2, [sp, #32]
  40244c:	mov	x1, x0
  402450:	mov	w0, #0x1                   	// #1
  402454:	bl	401a00 <err@plt>
  402458:	str	wzr, [sp, #152]
  40245c:	b	4024c8 <ferror@plt+0xa98>
  402460:	add	x1, sp, #0x40
  402464:	ldrsw	x0, [sp, #152]
  402468:	add	x0, x1, x0
  40246c:	str	x0, [sp, #128]
  402470:	ldr	x0, [sp, #128]
  402474:	ldr	w0, [x0, #4]
  402478:	and	w0, w0, #0x2
  40247c:	cmp	w0, #0x0
  402480:	b.eq	40249c <ferror@plt+0xa6c>  // b.none
  402484:	add	x0, sp, #0x38
  402488:	ldr	x2, [sp, #24]
  40248c:	mov	x1, x0
  402490:	ldr	x0, [sp, #32]
  402494:	bl	4021e4 <ferror@plt+0x7b4>
  402498:	b	4024b0 <ferror@plt+0xa80>
  40249c:	ldr	w0, [sp, #156]
  4024a0:	bl	4017c0 <close@plt>
  4024a4:	mov	w0, #0xffffffff            	// #-1
  4024a8:	str	w0, [sp, #156]
  4024ac:	b	4024d8 <ferror@plt+0xaa8>
  4024b0:	ldr	x0, [sp, #128]
  4024b4:	ldr	w1, [x0, #12]
  4024b8:	ldr	w0, [sp, #152]
  4024bc:	add	w0, w1, w0
  4024c0:	add	w0, w0, #0x10
  4024c4:	str	w0, [sp, #152]
  4024c8:	ldrsw	x0, [sp, #152]
  4024cc:	ldr	x1, [sp, #136]
  4024d0:	cmp	x1, x0
  4024d4:	b.gt	402460 <ferror@plt+0xa30>
  4024d8:	ldr	w0, [sp, #156]
  4024dc:	cmp	w0, #0x0
  4024e0:	b.ge	4023e0 <ferror@plt+0x9b0>  // b.tcont
  4024e4:	ldr	w0, [sp, #148]
  4024e8:	bl	4017c0 <close@plt>
  4024ec:	mov	w0, #0x0                   	// #0
  4024f0:	ldp	x29, x30, [sp], #160
  4024f4:	ret
  4024f8:	stp	x29, x30, [sp, #-464]!
  4024fc:	mov	x29, sp
  402500:	str	x0, [sp, #40]
  402504:	str	x1, [sp, #32]
  402508:	str	w2, [sp, #28]
  40250c:	str	x3, [sp, #16]
  402510:	ldr	w0, [sp, #28]
  402514:	cmp	w0, #0x0
  402518:	b.eq	402540 <ferror@plt+0xb10>  // b.none
  40251c:	mov	w2, #0x2                   	// #2
  402520:	mov	x1, #0xfffffffffffff060    	// #-4000
  402524:	ldr	x0, [sp, #40]
  402528:	bl	4017f0 <fseek@plt>
  40252c:	str	w0, [sp, #460]
  402530:	b	402540 <ferror@plt+0xb10>
  402534:	add	x0, sp, #0x38
  402538:	ldr	x1, [sp, #16]
  40253c:	bl	40203c <ferror@plt+0x60c>
  402540:	add	x0, sp, #0x38
  402544:	ldr	x3, [sp, #40]
  402548:	mov	x2, #0x1                   	// #1
  40254c:	mov	x1, #0x190                 	// #400
  402550:	bl	401880 <fread@plt>
  402554:	cmp	x0, #0x1
  402558:	b.eq	402534 <ferror@plt+0xb04>  // b.none
  40255c:	ldr	w0, [sp, #28]
  402560:	cmp	w0, #0x0
  402564:	b.ne	402570 <ferror@plt+0xb40>  // b.any
  402568:	ldr	x0, [sp, #40]
  40256c:	b	4025c4 <ferror@plt+0xb94>
  402570:	ldr	x2, [sp, #16]
  402574:	ldr	x1, [sp, #32]
  402578:	ldr	x0, [sp, #40]
  40257c:	bl	402338 <ferror@plt+0x908>
  402580:	cmp	w0, #0x0
  402584:	b.ne	40259c <ferror@plt+0xb6c>  // b.any
  402588:	mov	x0, #0x0                   	// #0
  40258c:	b	4025c4 <ferror@plt+0xb94>
  402590:	add	x0, sp, #0x38
  402594:	ldr	x1, [sp, #16]
  402598:	bl	40203c <ferror@plt+0x60c>
  40259c:	add	x0, sp, #0x38
  4025a0:	ldr	x3, [sp, #40]
  4025a4:	mov	x2, #0x1                   	// #1
  4025a8:	mov	x1, #0x190                 	// #400
  4025ac:	bl	401880 <fread@plt>
  4025b0:	cmp	x0, #0x1
  4025b4:	b.eq	402590 <ferror@plt+0xb60>  // b.none
  4025b8:	mov	w0, #0x1                   	// #1
  4025bc:	bl	4017b0 <sleep@plt>
  4025c0:	b	40259c <ferror@plt+0xb6c>
  4025c4:	ldp	x29, x30, [sp], #464
  4025c8:	ret
  4025cc:	stp	x29, x30, [sp, #-80]!
  4025d0:	mov	x29, sp
  4025d4:	str	x0, [sp, #40]
  4025d8:	str	x1, [sp, #32]
  4025dc:	str	w2, [sp, #28]
  4025e0:	str	w3, [sp, #24]
  4025e4:	mov	w1, #0x5b                  	// #91
  4025e8:	ldr	x0, [sp, #40]
  4025ec:	bl	4018e0 <strchr@plt>
  4025f0:	mov	x1, x0
  4025f4:	ldr	x0, [sp, #40]
  4025f8:	sub	x0, x1, x0
  4025fc:	str	w0, [sp, #76]
  402600:	ldr	w0, [sp, #76]
  402604:	cmp	w0, #0x0
  402608:	b.ge	402624 <ferror@plt+0xbf4>  // b.tcont
  40260c:	adrp	x0, 404000 <ferror@plt+0x25d0>
  402610:	add	x0, x0, #0x408
  402614:	bl	4019c0 <gettext@plt>
  402618:	mov	x1, x0
  40261c:	mov	w0, #0x1                   	// #1
  402620:	bl	401970 <errx@plt>
  402624:	ldr	w0, [sp, #76]
  402628:	add	w0, w0, #0x1
  40262c:	sxtw	x0, w0
  402630:	ldr	x1, [sp, #40]
  402634:	add	x0, x1, x0
  402638:	str	x0, [sp, #40]
  40263c:	mov	w1, #0x5d                  	// #93
  402640:	ldr	x0, [sp, #40]
  402644:	bl	4018e0 <strchr@plt>
  402648:	mov	x1, x0
  40264c:	ldr	x0, [sp, #40]
  402650:	sub	x0, x1, x0
  402654:	str	w0, [sp, #72]
  402658:	ldr	w0, [sp, #72]
  40265c:	cmp	w0, #0x0
  402660:	b.ge	40267c <ferror@plt+0xc4c>  // b.tcont
  402664:	adrp	x0, 404000 <ferror@plt+0x25d0>
  402668:	add	x0, x0, #0x408
  40266c:	bl	4019c0 <gettext@plt>
  402670:	mov	x1, x0
  402674:	mov	w0, #0x1                   	// #1
  402678:	bl	401970 <errx@plt>
  40267c:	ldrsw	x0, [sp, #72]
  402680:	ldr	x1, [sp, #40]
  402684:	add	x0, x1, x0
  402688:	strb	wzr, [x0]
  40268c:	ldr	w1, [sp, #76]
  402690:	ldr	w0, [sp, #72]
  402694:	add	w0, w1, w0
  402698:	add	w0, w0, #0x1
  40269c:	str	w0, [sp, #68]
  4026a0:	ldr	w0, [sp, #24]
  4026a4:	cmp	w0, #0x0
  4026a8:	b.eq	4026d0 <ferror@plt+0xca0>  // b.none
  4026ac:	mov	w1, #0x20                  	// #32
  4026b0:	ldr	x0, [sp, #40]
  4026b4:	bl	4018e0 <strchr@plt>
  4026b8:	str	x0, [sp, #56]
  4026bc:	ldr	x0, [sp, #56]
  4026c0:	cmp	x0, #0x0
  4026c4:	b.eq	4026d0 <ferror@plt+0xca0>  // b.none
  4026c8:	ldr	x0, [sp, #56]
  4026cc:	strb	wzr, [x0]
  4026d0:	ldrsw	x0, [sp, #28]
  4026d4:	mov	x2, x0
  4026d8:	ldr	x1, [sp, #40]
  4026dc:	ldr	x0, [sp, #32]
  4026e0:	bl	401960 <strncpy@plt>
  4026e4:	ldr	w0, [sp, #68]
  4026e8:	add	w0, w0, #0x1
  4026ec:	ldp	x29, x30, [sp], #80
  4026f0:	ret
  4026f4:	sub	sp, sp, #0x220
  4026f8:	stp	x29, x30, [sp]
  4026fc:	mov	x29, sp
  402700:	str	x0, [sp, #24]
  402704:	str	x1, [sp, #16]
  402708:	mov	x0, #0x400                 	// #1024
  40270c:	bl	401c08 <ferror@plt+0x1d8>
  402710:	str	x0, [sp, #536]
  402714:	strb	wzr, [sp, #68]
  402718:	b	4028b4 <ferror@plt+0xe84>
  40271c:	ldr	x0, [sp, #536]
  402720:	str	x0, [sp, #528]
  402724:	add	x0, sp, #0x78
  402728:	mov	x2, #0x190                 	// #400
  40272c:	mov	w1, #0x0                   	// #0
  402730:	bl	401780 <memset@plt>
  402734:	add	x0, sp, #0x78
  402738:	add	x2, x0, #0x28
  40273c:	add	x0, sp, #0x78
  402740:	add	x1, x0, #0x4
  402744:	add	x0, sp, #0x78
  402748:	mov	x4, x2
  40274c:	mov	x3, x1
  402750:	mov	x2, x0
  402754:	adrp	x0, 404000 <ferror@plt+0x25d0>
  402758:	add	x1, x0, #0x430
  40275c:	ldr	x0, [sp, #528]
  402760:	bl	401950 <__isoc99_sscanf@plt>
  402764:	ldr	x0, [sp, #528]
  402768:	add	x0, x0, #0x13
  40276c:	str	x0, [sp, #528]
  402770:	add	x0, sp, #0x78
  402774:	add	x0, x0, #0x2c
  402778:	mov	w3, #0x1                   	// #1
  40277c:	mov	w2, #0x20                  	// #32
  402780:	mov	x1, x0
  402784:	ldr	x0, [sp, #528]
  402788:	bl	4025cc <ferror@plt+0xb9c>
  40278c:	sxtw	x0, w0
  402790:	ldr	x1, [sp, #528]
  402794:	add	x0, x1, x0
  402798:	str	x0, [sp, #528]
  40279c:	add	x0, sp, #0x78
  4027a0:	add	x0, x0, #0x8
  4027a4:	mov	w3, #0x1                   	// #1
  4027a8:	mov	w2, #0x20                  	// #32
  4027ac:	mov	x1, x0
  4027b0:	ldr	x0, [sp, #528]
  4027b4:	bl	4025cc <ferror@plt+0xb9c>
  4027b8:	sxtw	x0, w0
  4027bc:	ldr	x1, [sp, #528]
  4027c0:	add	x0, x1, x0
  4027c4:	str	x0, [sp, #528]
  4027c8:	add	x0, sp, #0x78
  4027cc:	add	x0, x0, #0x4c
  4027d0:	mov	w3, #0x1                   	// #1
  4027d4:	mov	w2, #0x100                 	// #256
  4027d8:	mov	x1, x0
  4027dc:	ldr	x0, [sp, #528]
  4027e0:	bl	4025cc <ferror@plt+0xb9c>
  4027e4:	sxtw	x0, w0
  4027e8:	ldr	x1, [sp, #528]
  4027ec:	add	x0, x1, x0
  4027f0:	str	x0, [sp, #528]
  4027f4:	add	x0, sp, #0x48
  4027f8:	mov	w3, #0x1                   	// #1
  4027fc:	mov	w2, #0x2e                  	// #46
  402800:	mov	x1, x0
  402804:	ldr	x0, [sp, #528]
  402808:	bl	4025cc <ferror@plt+0xb9c>
  40280c:	sxtw	x0, w0
  402810:	ldr	x1, [sp, #528]
  402814:	add	x0, x1, x0
  402818:	str	x0, [sp, #528]
  40281c:	add	x0, sp, #0x28
  402820:	mov	w3, #0x0                   	// #0
  402824:	mov	w2, #0x1c                  	// #28
  402828:	mov	x1, x0
  40282c:	ldr	x0, [sp, #528]
  402830:	bl	4025cc <ferror@plt+0xb9c>
  402834:	add	x0, sp, #0x48
  402838:	mov	w1, #0x2e                  	// #46
  40283c:	bl	4018e0 <strchr@plt>
  402840:	cmp	x0, #0x0
  402844:	b.eq	402868 <ferror@plt+0xe38>  // b.none
  402848:	add	x0, sp, #0x78
  40284c:	add	x1, x0, #0x168
  402850:	add	x0, sp, #0x48
  402854:	mov	x2, x1
  402858:	mov	x1, x0
  40285c:	mov	w0, #0x2                   	// #2
  402860:	bl	4018a0 <inet_pton@plt>
  402864:	b	402884 <ferror@plt+0xe54>
  402868:	add	x0, sp, #0x78
  40286c:	add	x1, x0, #0x168
  402870:	add	x0, sp, #0x48
  402874:	mov	x2, x1
  402878:	mov	x1, x0
  40287c:	mov	w0, #0xa                   	// #10
  402880:	bl	4018a0 <inet_pton@plt>
  402884:	add	x0, sp, #0x28
  402888:	bl	401e7c <ferror@plt+0x44c>
  40288c:	str	x0, [sp, #464]
  402890:	add	x0, sp, #0x28
  402894:	bl	401f4c <ferror@plt+0x51c>
  402898:	str	x0, [sp, #472]
  40289c:	add	x0, sp, #0x78
  4028a0:	ldr	x3, [sp, #16]
  4028a4:	mov	x2, #0x1                   	// #1
  4028a8:	mov	x1, #0x190                 	// #400
  4028ac:	bl	4018f0 <fwrite@plt>
  4028b0:	str	x0, [sp, #520]
  4028b4:	ldr	x2, [sp, #24]
  4028b8:	mov	w1, #0x3ff                 	// #1023
  4028bc:	ldr	x0, [sp, #536]
  4028c0:	bl	4019f0 <fgets@plt>
  4028c4:	cmp	x0, #0x0
  4028c8:	b.ne	40271c <ferror@plt+0xcec>  // b.any
  4028cc:	ldr	x0, [sp, #536]
  4028d0:	bl	401890 <free@plt>
  4028d4:	nop
  4028d8:	ldp	x29, x30, [sp]
  4028dc:	add	sp, sp, #0x220
  4028e0:	ret
  4028e4:	stp	x29, x30, [sp, #-48]!
  4028e8:	mov	x29, sp
  4028ec:	str	x19, [sp, #16]
  4028f0:	adrp	x0, 416000 <ferror@plt+0x145d0>
  4028f4:	add	x0, x0, #0x238
  4028f8:	ldr	x0, [x0]
  4028fc:	str	x0, [sp, #40]
  402900:	adrp	x0, 404000 <ferror@plt+0x25d0>
  402904:	add	x0, x0, #0x448
  402908:	bl	4019c0 <gettext@plt>
  40290c:	ldr	x1, [sp, #40]
  402910:	bl	401640 <fputs@plt>
  402914:	adrp	x0, 404000 <ferror@plt+0x25d0>
  402918:	add	x0, x0, #0x458
  40291c:	bl	4019c0 <gettext@plt>
  402920:	mov	x1, x0
  402924:	adrp	x0, 416000 <ferror@plt+0x145d0>
  402928:	add	x0, x0, #0x248
  40292c:	ldr	x0, [x0]
  402930:	mov	x2, x0
  402934:	ldr	x0, [sp, #40]
  402938:	bl	4019e0 <fprintf@plt>
  40293c:	ldr	x1, [sp, #40]
  402940:	mov	w0, #0xa                   	// #10
  402944:	bl	4016b0 <fputc@plt>
  402948:	adrp	x0, 404000 <ferror@plt+0x25d0>
  40294c:	add	x0, x0, #0x478
  402950:	bl	4019c0 <gettext@plt>
  402954:	ldr	x1, [sp, #40]
  402958:	bl	401640 <fputs@plt>
  40295c:	adrp	x0, 404000 <ferror@plt+0x25d0>
  402960:	add	x0, x0, #0x4a8
  402964:	bl	4019c0 <gettext@plt>
  402968:	ldr	x1, [sp, #40]
  40296c:	bl	401640 <fputs@plt>
  402970:	adrp	x0, 404000 <ferror@plt+0x25d0>
  402974:	add	x0, x0, #0x4b8
  402978:	bl	4019c0 <gettext@plt>
  40297c:	ldr	x1, [sp, #40]
  402980:	bl	401640 <fputs@plt>
  402984:	adrp	x0, 404000 <ferror@plt+0x25d0>
  402988:	add	x0, x0, #0x4f8
  40298c:	bl	4019c0 <gettext@plt>
  402990:	ldr	x1, [sp, #40]
  402994:	bl	401640 <fputs@plt>
  402998:	adrp	x0, 404000 <ferror@plt+0x25d0>
  40299c:	add	x0, x0, #0x538
  4029a0:	bl	4019c0 <gettext@plt>
  4029a4:	ldr	x1, [sp, #40]
  4029a8:	bl	401640 <fputs@plt>
  4029ac:	adrp	x0, 404000 <ferror@plt+0x25d0>
  4029b0:	add	x0, x0, #0x578
  4029b4:	bl	4019c0 <gettext@plt>
  4029b8:	mov	x19, x0
  4029bc:	adrp	x0, 404000 <ferror@plt+0x25d0>
  4029c0:	add	x0, x0, #0x590
  4029c4:	bl	4019c0 <gettext@plt>
  4029c8:	mov	x4, x0
  4029cc:	adrp	x0, 404000 <ferror@plt+0x25d0>
  4029d0:	add	x3, x0, #0x5a0
  4029d4:	mov	x2, x19
  4029d8:	adrp	x0, 404000 <ferror@plt+0x25d0>
  4029dc:	add	x1, x0, #0x5b0
  4029e0:	adrp	x0, 404000 <ferror@plt+0x25d0>
  4029e4:	add	x0, x0, #0x5c0
  4029e8:	bl	401980 <printf@plt>
  4029ec:	adrp	x0, 404000 <ferror@plt+0x25d0>
  4029f0:	add	x0, x0, #0x5d8
  4029f4:	bl	4019c0 <gettext@plt>
  4029f8:	mov	x2, x0
  4029fc:	adrp	x0, 404000 <ferror@plt+0x25d0>
  402a00:	add	x1, x0, #0x5f8
  402a04:	mov	x0, x2
  402a08:	bl	401980 <printf@plt>
  402a0c:	mov	w0, #0x0                   	// #0
  402a10:	bl	401650 <exit@plt>
  402a14:	stp	x29, x30, [sp, #-96]!
  402a18:	mov	x29, sp
  402a1c:	str	x19, [sp, #16]
  402a20:	str	w0, [sp, #44]
  402a24:	str	x1, [sp, #32]
  402a28:	str	xzr, [sp, #88]
  402a2c:	str	xzr, [sp, #80]
  402a30:	str	wzr, [sp, #76]
  402a34:	str	wzr, [sp, #72]
  402a38:	str	xzr, [sp, #64]
  402a3c:	adrp	x0, 404000 <ferror@plt+0x25d0>
  402a40:	add	x1, x0, #0x608
  402a44:	mov	w0, #0x6                   	// #6
  402a48:	bl	401a20 <setlocale@plt>
  402a4c:	adrp	x0, 404000 <ferror@plt+0x25d0>
  402a50:	add	x1, x0, #0x610
  402a54:	adrp	x0, 404000 <ferror@plt+0x25d0>
  402a58:	add	x0, x0, #0x628
  402a5c:	bl	401760 <bindtextdomain@plt>
  402a60:	adrp	x0, 404000 <ferror@plt+0x25d0>
  402a64:	add	x0, x0, #0x628
  402a68:	bl	401820 <textdomain@plt>
  402a6c:	bl	401e5c <ferror@plt+0x42c>
  402a70:	b	402bb8 <ferror@plt+0x1188>
  402a74:	ldr	w0, [sp, #60]
  402a78:	cmp	w0, #0x72
  402a7c:	b.eq	402ad8 <ferror@plt+0x10a8>  // b.none
  402a80:	ldr	w0, [sp, #60]
  402a84:	cmp	w0, #0x72
  402a88:	b.gt	402b7c <ferror@plt+0x114c>
  402a8c:	ldr	w0, [sp, #60]
  402a90:	cmp	w0, #0x6f
  402a94:	b.eq	402af0 <ferror@plt+0x10c0>  // b.none
  402a98:	ldr	w0, [sp, #60]
  402a9c:	cmp	w0, #0x6f
  402aa0:	b.gt	402b7c <ferror@plt+0x114c>
  402aa4:	ldr	w0, [sp, #60]
  402aa8:	cmp	w0, #0x68
  402aac:	b.eq	402b44 <ferror@plt+0x1114>  // b.none
  402ab0:	ldr	w0, [sp, #60]
  402ab4:	cmp	w0, #0x68
  402ab8:	b.gt	402b7c <ferror@plt+0x114c>
  402abc:	ldr	w0, [sp, #60]
  402ac0:	cmp	w0, #0x56
  402ac4:	b.eq	402b48 <ferror@plt+0x1118>  // b.none
  402ac8:	ldr	w0, [sp, #60]
  402acc:	cmp	w0, #0x66
  402ad0:	b.eq	402ae4 <ferror@plt+0x10b4>  // b.none
  402ad4:	b	402b7c <ferror@plt+0x114c>
  402ad8:	mov	w0, #0x1                   	// #1
  402adc:	str	w0, [sp, #76]
  402ae0:	b	402bb8 <ferror@plt+0x1188>
  402ae4:	mov	w0, #0x1                   	// #1
  402ae8:	str	w0, [sp, #72]
  402aec:	b	402bb8 <ferror@plt+0x1188>
  402af0:	adrp	x0, 416000 <ferror@plt+0x145d0>
  402af4:	add	x0, x0, #0x228
  402af8:	ldr	x2, [x0]
  402afc:	adrp	x0, 404000 <ferror@plt+0x25d0>
  402b00:	add	x1, x0, #0x638
  402b04:	mov	x0, x2
  402b08:	bl	401720 <fopen@plt>
  402b0c:	str	x0, [sp, #80]
  402b10:	ldr	x0, [sp, #80]
  402b14:	cmp	x0, #0x0
  402b18:	b.ne	402bb8 <ferror@plt+0x1188>  // b.any
  402b1c:	adrp	x0, 404000 <ferror@plt+0x25d0>
  402b20:	add	x0, x0, #0x380
  402b24:	bl	4019c0 <gettext@plt>
  402b28:	mov	x1, x0
  402b2c:	adrp	x0, 416000 <ferror@plt+0x145d0>
  402b30:	add	x0, x0, #0x228
  402b34:	ldr	x0, [x0]
  402b38:	mov	x2, x0
  402b3c:	mov	w0, #0x1                   	// #1
  402b40:	bl	401a00 <err@plt>
  402b44:	bl	4028e4 <ferror@plt+0xeb4>
  402b48:	adrp	x0, 404000 <ferror@plt+0x25d0>
  402b4c:	add	x0, x0, #0x640
  402b50:	bl	4019c0 <gettext@plt>
  402b54:	mov	x3, x0
  402b58:	adrp	x0, 416000 <ferror@plt+0x145d0>
  402b5c:	add	x0, x0, #0x248
  402b60:	ldr	x1, [x0]
  402b64:	adrp	x0, 404000 <ferror@plt+0x25d0>
  402b68:	add	x2, x0, #0x650
  402b6c:	mov	x0, x3
  402b70:	bl	401980 <printf@plt>
  402b74:	mov	w0, #0x0                   	// #0
  402b78:	bl	401650 <exit@plt>
  402b7c:	adrp	x0, 416000 <ferror@plt+0x145d0>
  402b80:	add	x0, x0, #0x220
  402b84:	ldr	x19, [x0]
  402b88:	adrp	x0, 404000 <ferror@plt+0x25d0>
  402b8c:	add	x0, x0, #0x668
  402b90:	bl	4019c0 <gettext@plt>
  402b94:	mov	x1, x0
  402b98:	adrp	x0, 416000 <ferror@plt+0x145d0>
  402b9c:	add	x0, x0, #0x248
  402ba0:	ldr	x0, [x0]
  402ba4:	mov	x2, x0
  402ba8:	mov	x0, x19
  402bac:	bl	4019e0 <fprintf@plt>
  402bb0:	mov	w0, #0x1                   	// #1
  402bb4:	bl	401650 <exit@plt>
  402bb8:	mov	x4, #0x0                   	// #0
  402bbc:	adrp	x0, 404000 <ferror@plt+0x25d0>
  402bc0:	add	x3, x0, #0x738
  402bc4:	adrp	x0, 404000 <ferror@plt+0x25d0>
  402bc8:	add	x2, x0, #0x690
  402bcc:	ldr	x1, [sp, #32]
  402bd0:	ldr	w0, [sp, #44]
  402bd4:	bl	401830 <getopt_long@plt>
  402bd8:	str	w0, [sp, #60]
  402bdc:	ldr	w0, [sp, #60]
  402be0:	cmn	w0, #0x1
  402be4:	b.ne	402a74 <ferror@plt+0x1044>  // b.any
  402be8:	ldr	x0, [sp, #80]
  402bec:	cmp	x0, #0x0
  402bf0:	b.ne	402c04 <ferror@plt+0x11d4>  // b.any
  402bf4:	adrp	x0, 416000 <ferror@plt+0x145d0>
  402bf8:	add	x0, x0, #0x238
  402bfc:	ldr	x0, [x0]
  402c00:	str	x0, [sp, #80]
  402c04:	adrp	x0, 416000 <ferror@plt+0x145d0>
  402c08:	add	x0, x0, #0x230
  402c0c:	ldr	w0, [x0]
  402c10:	ldr	w1, [sp, #44]
  402c14:	cmp	w1, w0
  402c18:	b.le	402c7c <ferror@plt+0x124c>
  402c1c:	adrp	x0, 416000 <ferror@plt+0x145d0>
  402c20:	add	x0, x0, #0x230
  402c24:	ldr	w0, [x0]
  402c28:	sxtw	x0, w0
  402c2c:	lsl	x0, x0, #3
  402c30:	ldr	x1, [sp, #32]
  402c34:	add	x0, x1, x0
  402c38:	ldr	x0, [x0]
  402c3c:	str	x0, [sp, #64]
  402c40:	adrp	x0, 404000 <ferror@plt+0x25d0>
  402c44:	add	x1, x0, #0x378
  402c48:	ldr	x0, [sp, #64]
  402c4c:	bl	401720 <fopen@plt>
  402c50:	str	x0, [sp, #88]
  402c54:	ldr	x0, [sp, #88]
  402c58:	cmp	x0, #0x0
  402c5c:	b.ne	402cbc <ferror@plt+0x128c>  // b.any
  402c60:	adrp	x0, 404000 <ferror@plt+0x25d0>
  402c64:	add	x0, x0, #0x380
  402c68:	bl	4019c0 <gettext@plt>
  402c6c:	ldr	x2, [sp, #64]
  402c70:	mov	x1, x0
  402c74:	mov	w0, #0x1                   	// #1
  402c78:	bl	401a00 <err@plt>
  402c7c:	ldr	w0, [sp, #72]
  402c80:	cmp	w0, #0x0
  402c84:	b.eq	402ca0 <ferror@plt+0x1270>  // b.none
  402c88:	adrp	x0, 404000 <ferror@plt+0x25d0>
  402c8c:	add	x0, x0, #0x698
  402c90:	bl	4019c0 <gettext@plt>
  402c94:	mov	x1, x0
  402c98:	mov	w0, #0x1                   	// #1
  402c9c:	bl	401970 <errx@plt>
  402ca0:	adrp	x0, 404000 <ferror@plt+0x25d0>
  402ca4:	add	x0, x0, #0x6c0
  402ca8:	str	x0, [sp, #64]
  402cac:	adrp	x0, 416000 <ferror@plt+0x145d0>
  402cb0:	add	x0, x0, #0x240
  402cb4:	ldr	x0, [x0]
  402cb8:	str	x0, [sp, #88]
  402cbc:	ldr	w0, [sp, #76]
  402cc0:	cmp	w0, #0x0
  402cc4:	b.eq	402d00 <ferror@plt+0x12d0>  // b.none
  402cc8:	adrp	x0, 416000 <ferror@plt+0x145d0>
  402ccc:	add	x0, x0, #0x220
  402cd0:	ldr	x19, [x0]
  402cd4:	adrp	x0, 404000 <ferror@plt+0x25d0>
  402cd8:	add	x0, x0, #0x6d0
  402cdc:	bl	4019c0 <gettext@plt>
  402ce0:	ldr	x2, [sp, #64]
  402ce4:	mov	x1, x0
  402ce8:	mov	x0, x19
  402cec:	bl	4019e0 <fprintf@plt>
  402cf0:	ldr	x1, [sp, #80]
  402cf4:	ldr	x0, [sp, #88]
  402cf8:	bl	4026f4 <ferror@plt+0xcc4>
  402cfc:	b	402d40 <ferror@plt+0x1310>
  402d00:	adrp	x0, 416000 <ferror@plt+0x145d0>
  402d04:	add	x0, x0, #0x220
  402d08:	ldr	x19, [x0]
  402d0c:	adrp	x0, 404000 <ferror@plt+0x25d0>
  402d10:	add	x0, x0, #0x6e8
  402d14:	bl	4019c0 <gettext@plt>
  402d18:	ldr	x2, [sp, #64]
  402d1c:	mov	x1, x0
  402d20:	mov	x0, x19
  402d24:	bl	4019e0 <fprintf@plt>
  402d28:	ldr	x3, [sp, #80]
  402d2c:	ldr	w2, [sp, #72]
  402d30:	ldr	x1, [sp, #64]
  402d34:	ldr	x0, [sp, #88]
  402d38:	bl	4024f8 <ferror@plt+0xac8>
  402d3c:	str	x0, [sp, #88]
  402d40:	adrp	x0, 416000 <ferror@plt+0x145d0>
  402d44:	add	x0, x0, #0x238
  402d48:	ldr	x0, [x0]
  402d4c:	ldr	x1, [sp, #80]
  402d50:	cmp	x1, x0
  402d54:	b.eq	402d80 <ferror@plt+0x1350>  // b.none
  402d58:	ldr	x0, [sp, #80]
  402d5c:	bl	401c58 <ferror@plt+0x228>
  402d60:	cmp	w0, #0x0
  402d64:	b.eq	402d80 <ferror@plt+0x1350>  // b.none
  402d68:	adrp	x0, 404000 <ferror@plt+0x25d0>
  402d6c:	add	x0, x0, #0x700
  402d70:	bl	4019c0 <gettext@plt>
  402d74:	mov	x1, x0
  402d78:	mov	w0, #0x1                   	// #1
  402d7c:	bl	401a00 <err@plt>
  402d80:	ldr	x0, [sp, #88]
  402d84:	cmp	x0, #0x0
  402d88:	b.eq	402dac <ferror@plt+0x137c>  // b.none
  402d8c:	adrp	x0, 416000 <ferror@plt+0x145d0>
  402d90:	add	x0, x0, #0x240
  402d94:	ldr	x0, [x0]
  402d98:	ldr	x1, [sp, #88]
  402d9c:	cmp	x1, x0
  402da0:	b.eq	402dac <ferror@plt+0x137c>  // b.none
  402da4:	ldr	x0, [sp, #88]
  402da8:	bl	401700 <fclose@plt>
  402dac:	mov	w0, #0x0                   	// #0
  402db0:	ldr	x19, [sp, #16]
  402db4:	ldp	x29, x30, [sp], #96
  402db8:	ret
  402dbc:	stp	x29, x30, [sp, #-48]!
  402dc0:	mov	x29, sp
  402dc4:	str	x0, [sp, #24]
  402dc8:	str	x1, [sp, #16]
  402dcc:	ldr	x0, [sp, #16]
  402dd0:	cmp	x0, #0x0
  402dd4:	b.eq	402de4 <ferror@plt+0x13b4>  // b.none
  402dd8:	ldr	x0, [sp, #16]
  402ddc:	bl	401630 <strlen@plt>
  402de0:	b	402de8 <ferror@plt+0x13b8>
  402de4:	mov	x0, #0x0                   	// #0
  402de8:	str	x0, [sp, #40]
  402dec:	ldr	x0, [sp, #24]
  402df0:	cmp	x0, #0x0
  402df4:	b.eq	402e2c <ferror@plt+0x13fc>  // b.none
  402df8:	ldr	x0, [sp, #40]
  402dfc:	cmp	x0, #0x0
  402e00:	b.eq	402e2c <ferror@plt+0x13fc>  // b.none
  402e04:	ldr	x2, [sp, #40]
  402e08:	ldr	x1, [sp, #16]
  402e0c:	ldr	x0, [sp, #24]
  402e10:	bl	401750 <strncmp@plt>
  402e14:	cmp	w0, #0x0
  402e18:	b.ne	402e2c <ferror@plt+0x13fc>  // b.any
  402e1c:	ldr	x1, [sp, #24]
  402e20:	ldr	x0, [sp, #40]
  402e24:	add	x0, x1, x0
  402e28:	b	402e30 <ferror@plt+0x1400>
  402e2c:	mov	x0, #0x0                   	// #0
  402e30:	ldp	x29, x30, [sp], #48
  402e34:	ret
  402e38:	stp	x29, x30, [sp, #-48]!
  402e3c:	mov	x29, sp
  402e40:	str	x0, [sp, #24]
  402e44:	str	x1, [sp, #16]
  402e48:	ldr	x0, [sp, #16]
  402e4c:	cmp	x0, #0x0
  402e50:	b.eq	402e60 <ferror@plt+0x1430>  // b.none
  402e54:	ldr	x0, [sp, #16]
  402e58:	bl	401630 <strlen@plt>
  402e5c:	b	402e64 <ferror@plt+0x1434>
  402e60:	mov	x0, #0x0                   	// #0
  402e64:	str	x0, [sp, #40]
  402e68:	ldr	x0, [sp, #24]
  402e6c:	cmp	x0, #0x0
  402e70:	b.eq	402ea8 <ferror@plt+0x1478>  // b.none
  402e74:	ldr	x0, [sp, #40]
  402e78:	cmp	x0, #0x0
  402e7c:	b.eq	402ea8 <ferror@plt+0x1478>  // b.none
  402e80:	ldr	x2, [sp, #40]
  402e84:	ldr	x1, [sp, #16]
  402e88:	ldr	x0, [sp, #24]
  402e8c:	bl	4018b0 <strncasecmp@plt>
  402e90:	cmp	w0, #0x0
  402e94:	b.ne	402ea8 <ferror@plt+0x1478>  // b.any
  402e98:	ldr	x1, [sp, #24]
  402e9c:	ldr	x0, [sp, #40]
  402ea0:	add	x0, x1, x0
  402ea4:	b	402eac <ferror@plt+0x147c>
  402ea8:	mov	x0, #0x0                   	// #0
  402eac:	ldp	x29, x30, [sp], #48
  402eb0:	ret
  402eb4:	stp	x29, x30, [sp, #-48]!
  402eb8:	mov	x29, sp
  402ebc:	str	x0, [sp, #24]
  402ec0:	str	x1, [sp, #16]
  402ec4:	ldr	x0, [sp, #24]
  402ec8:	cmp	x0, #0x0
  402ecc:	b.eq	402edc <ferror@plt+0x14ac>  // b.none
  402ed0:	ldr	x0, [sp, #24]
  402ed4:	bl	401630 <strlen@plt>
  402ed8:	b	402ee0 <ferror@plt+0x14b0>
  402edc:	mov	x0, #0x0                   	// #0
  402ee0:	str	x0, [sp, #40]
  402ee4:	ldr	x0, [sp, #16]
  402ee8:	cmp	x0, #0x0
  402eec:	b.eq	402efc <ferror@plt+0x14cc>  // b.none
  402ef0:	ldr	x0, [sp, #16]
  402ef4:	bl	401630 <strlen@plt>
  402ef8:	b	402f00 <ferror@plt+0x14d0>
  402efc:	mov	x0, #0x0                   	// #0
  402f00:	str	x0, [sp, #32]
  402f04:	ldr	x0, [sp, #32]
  402f08:	cmp	x0, #0x0
  402f0c:	b.ne	402f20 <ferror@plt+0x14f0>  // b.any
  402f10:	ldr	x1, [sp, #24]
  402f14:	ldr	x0, [sp, #40]
  402f18:	add	x0, x1, x0
  402f1c:	b	402f7c <ferror@plt+0x154c>
  402f20:	ldr	x1, [sp, #40]
  402f24:	ldr	x0, [sp, #32]
  402f28:	cmp	x1, x0
  402f2c:	b.cs	402f38 <ferror@plt+0x1508>  // b.hs, b.nlast
  402f30:	mov	x0, #0x0                   	// #0
  402f34:	b	402f7c <ferror@plt+0x154c>
  402f38:	ldr	x1, [sp, #40]
  402f3c:	ldr	x0, [sp, #32]
  402f40:	sub	x0, x1, x0
  402f44:	ldr	x1, [sp, #24]
  402f48:	add	x0, x1, x0
  402f4c:	ldr	x2, [sp, #32]
  402f50:	ldr	x1, [sp, #16]
  402f54:	bl	401810 <memcmp@plt>
  402f58:	cmp	w0, #0x0
  402f5c:	b.eq	402f68 <ferror@plt+0x1538>  // b.none
  402f60:	mov	x0, #0x0                   	// #0
  402f64:	b	402f7c <ferror@plt+0x154c>
  402f68:	ldr	x1, [sp, #40]
  402f6c:	ldr	x0, [sp, #32]
  402f70:	sub	x0, x1, x0
  402f74:	ldr	x1, [sp, #24]
  402f78:	add	x0, x1, x0
  402f7c:	ldp	x29, x30, [sp], #48
  402f80:	ret
  402f84:	stp	x29, x30, [sp, #-128]!
  402f88:	mov	x29, sp
  402f8c:	str	x19, [sp, #16]
  402f90:	str	x0, [sp, #40]
  402f94:	str	x1, [sp, #32]
  402f98:	str	xzr, [sp, #112]
  402f9c:	str	wzr, [sp, #108]
  402fa0:	ldr	x0, [sp, #40]
  402fa4:	cmp	x0, #0x0
  402fa8:	b.ne	402fcc <ferror@plt+0x159c>  // b.any
  402fac:	adrp	x0, 404000 <ferror@plt+0x25d0>
  402fb0:	add	x3, x0, #0x9c0
  402fb4:	mov	w2, #0x4d                  	// #77
  402fb8:	adrp	x0, 404000 <ferror@plt+0x25d0>
  402fbc:	add	x1, x0, #0x7f8
  402fc0:	adrp	x0, 404000 <ferror@plt+0x25d0>
  402fc4:	add	x0, x0, #0x808
  402fc8:	bl	401990 <__assert_fail@plt>
  402fcc:	ldr	x0, [sp, #32]
  402fd0:	cmp	x0, #0x0
  402fd4:	b.ne	402ff8 <ferror@plt+0x15c8>  // b.any
  402fd8:	adrp	x0, 404000 <ferror@plt+0x25d0>
  402fdc:	add	x3, x0, #0x9c0
  402fe0:	mov	w2, #0x4e                  	// #78
  402fe4:	adrp	x0, 404000 <ferror@plt+0x25d0>
  402fe8:	add	x1, x0, #0x7f8
  402fec:	adrp	x0, 404000 <ferror@plt+0x25d0>
  402ff0:	add	x0, x0, #0x810
  402ff4:	bl	401990 <__assert_fail@plt>
  402ff8:	ldr	x0, [sp, #40]
  402ffc:	str	x0, [sp, #120]
  403000:	str	xzr, [sp, #96]
  403004:	str	wzr, [sp, #88]
  403008:	adrp	x0, 404000 <ferror@plt+0x25d0>
  40300c:	add	x1, x0, #0x818
  403010:	ldr	x0, [sp, #120]
  403014:	bl	4018d0 <strspn@plt>
  403018:	mov	x1, x0
  40301c:	ldr	x0, [sp, #120]
  403020:	add	x0, x0, x1
  403024:	str	x0, [sp, #120]
  403028:	ldr	x0, [sp, #120]
  40302c:	ldrsb	w0, [x0]
  403030:	cmp	w0, #0x0
  403034:	b.ne	403060 <ferror@plt+0x1630>  // b.any
  403038:	ldr	w0, [sp, #108]
  40303c:	cmp	w0, #0x0
  403040:	b.ne	40304c <ferror@plt+0x161c>  // b.any
  403044:	mov	w0, #0xffffffea            	// #-22
  403048:	b	4032a8 <ferror@plt+0x1878>
  40304c:	ldr	x0, [sp, #32]
  403050:	ldr	x1, [sp, #112]
  403054:	str	x1, [x0]
  403058:	mov	w0, #0x0                   	// #0
  40305c:	b	4032a8 <ferror@plt+0x1878>
  403060:	bl	4019a0 <__errno_location@plt>
  403064:	str	wzr, [x0]
  403068:	add	x0, sp, #0x38
  40306c:	mov	w2, #0xa                   	// #10
  403070:	mov	x1, x0
  403074:	ldr	x0, [sp, #120]
  403078:	bl	401670 <strtoll@plt>
  40307c:	str	x0, [sp, #72]
  403080:	bl	4019a0 <__errno_location@plt>
  403084:	ldr	w0, [x0]
  403088:	cmp	w0, #0x0
  40308c:	b.le	4030a0 <ferror@plt+0x1670>
  403090:	bl	4019a0 <__errno_location@plt>
  403094:	ldr	w0, [x0]
  403098:	neg	w0, w0
  40309c:	b	4032a8 <ferror@plt+0x1878>
  4030a0:	ldr	x0, [sp, #72]
  4030a4:	cmp	x0, #0x0
  4030a8:	b.ge	4030b4 <ferror@plt+0x1684>  // b.tcont
  4030ac:	mov	w0, #0xffffffde            	// #-34
  4030b0:	b	4032a8 <ferror@plt+0x1878>
  4030b4:	ldr	x0, [sp, #56]
  4030b8:	ldrsb	w0, [x0]
  4030bc:	cmp	w0, #0x2e
  4030c0:	b.ne	403150 <ferror@plt+0x1720>  // b.any
  4030c4:	ldr	x0, [sp, #56]
  4030c8:	add	x0, x0, #0x1
  4030cc:	str	x0, [sp, #64]
  4030d0:	bl	4019a0 <__errno_location@plt>
  4030d4:	str	wzr, [x0]
  4030d8:	add	x0, sp, #0x38
  4030dc:	mov	w2, #0xa                   	// #10
  4030e0:	mov	x1, x0
  4030e4:	ldr	x0, [sp, #64]
  4030e8:	bl	401670 <strtoll@plt>
  4030ec:	str	x0, [sp, #96]
  4030f0:	bl	4019a0 <__errno_location@plt>
  4030f4:	ldr	w0, [x0]
  4030f8:	cmp	w0, #0x0
  4030fc:	b.le	403110 <ferror@plt+0x16e0>
  403100:	bl	4019a0 <__errno_location@plt>
  403104:	ldr	w0, [x0]
  403108:	neg	w0, w0
  40310c:	b	4032a8 <ferror@plt+0x1878>
  403110:	ldr	x0, [sp, #96]
  403114:	cmp	x0, #0x0
  403118:	b.ge	403124 <ferror@plt+0x16f4>  // b.tcont
  40311c:	mov	w0, #0xffffffde            	// #-34
  403120:	b	4032a8 <ferror@plt+0x1878>
  403124:	ldr	x0, [sp, #56]
  403128:	ldr	x1, [sp, #64]
  40312c:	cmp	x1, x0
  403130:	b.ne	40313c <ferror@plt+0x170c>  // b.any
  403134:	mov	w0, #0xffffffea            	// #-22
  403138:	b	4032a8 <ferror@plt+0x1878>
  40313c:	ldr	x1, [sp, #56]
  403140:	ldr	x0, [sp, #64]
  403144:	sub	x0, x1, x0
  403148:	str	w0, [sp, #88]
  40314c:	b	403168 <ferror@plt+0x1738>
  403150:	ldr	x0, [sp, #56]
  403154:	ldr	x1, [sp, #120]
  403158:	cmp	x1, x0
  40315c:	b.ne	403168 <ferror@plt+0x1738>  // b.any
  403160:	mov	w0, #0xffffffea            	// #-22
  403164:	b	4032a8 <ferror@plt+0x1878>
  403168:	ldr	x19, [sp, #56]
  40316c:	ldr	x2, [sp, #56]
  403170:	adrp	x0, 404000 <ferror@plt+0x25d0>
  403174:	add	x1, x0, #0x818
  403178:	mov	x0, x2
  40317c:	bl	4018d0 <strspn@plt>
  403180:	add	x0, x19, x0
  403184:	str	x0, [sp, #56]
  403188:	str	wzr, [sp, #92]
  40318c:	b	40328c <ferror@plt+0x185c>
  403190:	ldr	x2, [sp, #56]
  403194:	adrp	x0, 415000 <ferror@plt+0x135d0>
  403198:	add	x1, x0, #0xb58
  40319c:	ldr	w0, [sp, #92]
  4031a0:	lsl	x0, x0, #4
  4031a4:	add	x0, x1, x0
  4031a8:	ldr	x0, [x0]
  4031ac:	mov	x1, x0
  4031b0:	mov	x0, x2
  4031b4:	bl	402dbc <ferror@plt+0x138c>
  4031b8:	cmp	x0, #0x0
  4031bc:	b.eq	403280 <ferror@plt+0x1850>  // b.none
  4031c0:	adrp	x0, 415000 <ferror@plt+0x135d0>
  4031c4:	add	x1, x0, #0xb58
  4031c8:	ldr	w0, [sp, #92]
  4031cc:	lsl	x0, x0, #4
  4031d0:	add	x0, x1, x0
  4031d4:	ldr	x1, [x0, #8]
  4031d8:	ldr	x0, [sp, #96]
  4031dc:	mul	x0, x1, x0
  4031e0:	str	x0, [sp, #80]
  4031e4:	b	40320c <ferror@plt+0x17dc>
  4031e8:	ldr	x1, [sp, #80]
  4031ec:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  4031f0:	movk	x0, #0xcccd
  4031f4:	umulh	x0, x1, x0
  4031f8:	lsr	x0, x0, #3
  4031fc:	str	x0, [sp, #80]
  403200:	ldr	w0, [sp, #88]
  403204:	sub	w0, w0, #0x1
  403208:	str	w0, [sp, #88]
  40320c:	ldr	w0, [sp, #88]
  403210:	cmp	w0, #0x0
  403214:	b.ne	4031e8 <ferror@plt+0x17b8>  // b.any
  403218:	adrp	x0, 415000 <ferror@plt+0x135d0>
  40321c:	add	x1, x0, #0xb58
  403220:	ldr	w0, [sp, #92]
  403224:	lsl	x0, x0, #4
  403228:	add	x0, x1, x0
  40322c:	ldr	x1, [x0, #8]
  403230:	ldr	x0, [sp, #72]
  403234:	mul	x1, x1, x0
  403238:	ldr	x0, [sp, #80]
  40323c:	add	x0, x1, x0
  403240:	ldr	x1, [sp, #112]
  403244:	add	x0, x1, x0
  403248:	str	x0, [sp, #112]
  40324c:	ldr	x19, [sp, #56]
  403250:	adrp	x0, 415000 <ferror@plt+0x135d0>
  403254:	add	x1, x0, #0xb58
  403258:	ldr	w0, [sp, #92]
  40325c:	lsl	x0, x0, #4
  403260:	add	x0, x1, x0
  403264:	ldr	x0, [x0]
  403268:	bl	401630 <strlen@plt>
  40326c:	add	x0, x19, x0
  403270:	str	x0, [sp, #120]
  403274:	mov	w0, #0x1                   	// #1
  403278:	str	w0, [sp, #108]
  40327c:	b	403298 <ferror@plt+0x1868>
  403280:	ldr	w0, [sp, #92]
  403284:	add	w0, w0, #0x1
  403288:	str	w0, [sp, #92]
  40328c:	ldr	w0, [sp, #92]
  403290:	cmp	w0, #0x1b
  403294:	b.ls	403190 <ferror@plt+0x1760>  // b.plast
  403298:	ldr	w0, [sp, #92]
  40329c:	cmp	w0, #0x1b
  4032a0:	b.ls	403000 <ferror@plt+0x15d0>  // b.plast
  4032a4:	mov	w0, #0xffffffea            	// #-22
  4032a8:	ldr	x19, [sp, #16]
  4032ac:	ldp	x29, x30, [sp], #128
  4032b0:	ret
  4032b4:	stp	x29, x30, [sp, #-224]!
  4032b8:	mov	x29, sp
  4032bc:	str	x0, [sp, #24]
  4032c0:	str	x1, [sp, #16]
  4032c4:	str	xzr, [sp, #48]
  4032c8:	str	xzr, [sp, #40]
  4032cc:	mov	w0, #0xffffffff            	// #-1
  4032d0:	str	w0, [sp, #212]
  4032d4:	ldr	x0, [sp, #24]
  4032d8:	cmp	x0, #0x0
  4032dc:	b.ne	403300 <ferror@plt+0x18d0>  // b.any
  4032e0:	adrp	x0, 404000 <ferror@plt+0x25d0>
  4032e4:	add	x3, x0, #0xaa8
  4032e8:	mov	w2, #0xc4                  	// #196
  4032ec:	adrp	x0, 404000 <ferror@plt+0x25d0>
  4032f0:	add	x1, x0, #0x7f8
  4032f4:	adrp	x0, 404000 <ferror@plt+0x25d0>
  4032f8:	add	x0, x0, #0x808
  4032fc:	bl	401990 <__assert_fail@plt>
  403300:	ldr	x0, [sp, #16]
  403304:	cmp	x0, #0x0
  403308:	b.ne	40332c <ferror@plt+0x18fc>  // b.any
  40330c:	adrp	x0, 404000 <ferror@plt+0x25d0>
  403310:	add	x3, x0, #0xaa8
  403314:	mov	w2, #0xc5                  	// #197
  403318:	adrp	x0, 404000 <ferror@plt+0x25d0>
  40331c:	add	x1, x0, #0x7f8
  403320:	adrp	x0, 404000 <ferror@plt+0x25d0>
  403324:	add	x0, x0, #0x810
  403328:	bl	401990 <__assert_fail@plt>
  40332c:	mov	x0, #0x0                   	// #0
  403330:	bl	401730 <time@plt>
  403334:	str	x0, [sp, #56]
  403338:	add	x1, sp, #0x78
  40333c:	add	x0, sp, #0x38
  403340:	bl	401680 <localtime_r@plt>
  403344:	mov	w0, #0xffffffff            	// #-1
  403348:	str	w0, [sp, #152]
  40334c:	adrp	x0, 404000 <ferror@plt+0x25d0>
  403350:	add	x1, x0, #0x820
  403354:	ldr	x0, [sp, #24]
  403358:	bl	401850 <strcmp@plt>
  40335c:	cmp	w0, #0x0
  403360:	b.eq	4039d0 <ferror@plt+0x1fa0>  // b.none
  403364:	adrp	x0, 404000 <ferror@plt+0x25d0>
  403368:	add	x1, x0, #0x828
  40336c:	ldr	x0, [sp, #24]
  403370:	bl	401850 <strcmp@plt>
  403374:	cmp	w0, #0x0
  403378:	b.ne	403394 <ferror@plt+0x1964>  // b.any
  40337c:	str	wzr, [sp, #128]
  403380:	ldr	w0, [sp, #128]
  403384:	str	w0, [sp, #124]
  403388:	ldr	w0, [sp, #124]
  40338c:	str	w0, [sp, #120]
  403390:	b	403a0c <ferror@plt+0x1fdc>
  403394:	adrp	x0, 404000 <ferror@plt+0x25d0>
  403398:	add	x1, x0, #0x830
  40339c:	ldr	x0, [sp, #24]
  4033a0:	bl	401850 <strcmp@plt>
  4033a4:	cmp	w0, #0x0
  4033a8:	b.ne	4033d0 <ferror@plt+0x19a0>  // b.any
  4033ac:	ldr	w0, [sp, #132]
  4033b0:	sub	w0, w0, #0x1
  4033b4:	str	w0, [sp, #132]
  4033b8:	str	wzr, [sp, #128]
  4033bc:	ldr	w0, [sp, #128]
  4033c0:	str	w0, [sp, #124]
  4033c4:	ldr	w0, [sp, #124]
  4033c8:	str	w0, [sp, #120]
  4033cc:	b	403a0c <ferror@plt+0x1fdc>
  4033d0:	adrp	x0, 404000 <ferror@plt+0x25d0>
  4033d4:	add	x1, x0, #0x840
  4033d8:	ldr	x0, [sp, #24]
  4033dc:	bl	401850 <strcmp@plt>
  4033e0:	cmp	w0, #0x0
  4033e4:	b.ne	40340c <ferror@plt+0x19dc>  // b.any
  4033e8:	ldr	w0, [sp, #132]
  4033ec:	add	w0, w0, #0x1
  4033f0:	str	w0, [sp, #132]
  4033f4:	str	wzr, [sp, #128]
  4033f8:	ldr	w0, [sp, #128]
  4033fc:	str	w0, [sp, #124]
  403400:	ldr	w0, [sp, #124]
  403404:	str	w0, [sp, #120]
  403408:	b	403a0c <ferror@plt+0x1fdc>
  40340c:	ldr	x0, [sp, #24]
  403410:	ldrsb	w0, [x0]
  403414:	cmp	w0, #0x2b
  403418:	b.ne	403444 <ferror@plt+0x1a14>  // b.any
  40341c:	ldr	x0, [sp, #24]
  403420:	add	x0, x0, #0x1
  403424:	add	x1, sp, #0x30
  403428:	bl	402f84 <ferror@plt+0x1554>
  40342c:	str	w0, [sp, #180]
  403430:	ldr	w0, [sp, #180]
  403434:	cmp	w0, #0x0
  403438:	b.ge	4039d8 <ferror@plt+0x1fa8>  // b.tcont
  40343c:	ldr	w0, [sp, #180]
  403440:	b	403ab0 <ferror@plt+0x2080>
  403444:	ldr	x0, [sp, #24]
  403448:	ldrsb	w0, [x0]
  40344c:	cmp	w0, #0x2d
  403450:	b.ne	40347c <ferror@plt+0x1a4c>  // b.any
  403454:	ldr	x0, [sp, #24]
  403458:	add	x0, x0, #0x1
  40345c:	add	x1, sp, #0x28
  403460:	bl	402f84 <ferror@plt+0x1554>
  403464:	str	w0, [sp, #180]
  403468:	ldr	w0, [sp, #180]
  40346c:	cmp	w0, #0x0
  403470:	b.ge	4039e0 <ferror@plt+0x1fb0>  // b.tcont
  403474:	ldr	w0, [sp, #180]
  403478:	b	403ab0 <ferror@plt+0x2080>
  40347c:	adrp	x0, 404000 <ferror@plt+0x25d0>
  403480:	add	x1, x0, #0x850
  403484:	ldr	x0, [sp, #24]
  403488:	bl	402eb4 <ferror@plt+0x1484>
  40348c:	cmp	x0, #0x0
  403490:	b.eq	4034f4 <ferror@plt+0x1ac4>  // b.none
  403494:	ldr	x0, [sp, #24]
  403498:	bl	401630 <strlen@plt>
  40349c:	sub	x0, x0, #0x4
  4034a0:	mov	x1, x0
  4034a4:	ldr	x0, [sp, #24]
  4034a8:	bl	4018c0 <strndup@plt>
  4034ac:	str	x0, [sp, #184]
  4034b0:	ldr	x0, [sp, #184]
  4034b4:	cmp	x0, #0x0
  4034b8:	b.ne	4034c4 <ferror@plt+0x1a94>  // b.any
  4034bc:	mov	w0, #0xfffffff4            	// #-12
  4034c0:	b	403ab0 <ferror@plt+0x2080>
  4034c4:	add	x0, sp, #0x28
  4034c8:	mov	x1, x0
  4034cc:	ldr	x0, [sp, #184]
  4034d0:	bl	402f84 <ferror@plt+0x1554>
  4034d4:	str	w0, [sp, #180]
  4034d8:	ldr	x0, [sp, #184]
  4034dc:	bl	401890 <free@plt>
  4034e0:	ldr	w0, [sp, #180]
  4034e4:	cmp	w0, #0x0
  4034e8:	b.ge	4039e8 <ferror@plt+0x1fb8>  // b.tcont
  4034ec:	ldr	w0, [sp, #180]
  4034f0:	b	403ab0 <ferror@plt+0x2080>
  4034f4:	str	wzr, [sp, #208]
  4034f8:	b	4035ac <ferror@plt+0x1b7c>
  4034fc:	adrp	x0, 415000 <ferror@plt+0x135d0>
  403500:	add	x1, x0, #0xd18
  403504:	ldr	w0, [sp, #208]
  403508:	lsl	x0, x0, #4
  40350c:	add	x0, x1, x0
  403510:	ldr	x0, [x0]
  403514:	mov	x1, x0
  403518:	ldr	x0, [sp, #24]
  40351c:	bl	402e38 <ferror@plt+0x1408>
  403520:	cmp	x0, #0x0
  403524:	b.eq	403594 <ferror@plt+0x1b64>  // b.none
  403528:	adrp	x0, 415000 <ferror@plt+0x135d0>
  40352c:	add	x1, x0, #0xd18
  403530:	ldr	w0, [sp, #208]
  403534:	lsl	x0, x0, #4
  403538:	add	x0, x1, x0
  40353c:	ldr	x0, [x0]
  403540:	bl	401630 <strlen@plt>
  403544:	str	x0, [sp, #200]
  403548:	ldr	x1, [sp, #24]
  40354c:	ldr	x0, [sp, #200]
  403550:	add	x0, x1, x0
  403554:	ldrsb	w0, [x0]
  403558:	cmp	w0, #0x20
  40355c:	b.ne	40359c <ferror@plt+0x1b6c>  // b.any
  403560:	adrp	x0, 415000 <ferror@plt+0x135d0>
  403564:	add	x1, x0, #0xd18
  403568:	ldr	w0, [sp, #208]
  40356c:	lsl	x0, x0, #4
  403570:	add	x0, x1, x0
  403574:	ldr	w0, [x0, #8]
  403578:	str	w0, [sp, #212]
  40357c:	ldr	x0, [sp, #200]
  403580:	add	x0, x0, #0x1
  403584:	ldr	x1, [sp, #24]
  403588:	add	x0, x1, x0
  40358c:	str	x0, [sp, #24]
  403590:	b	4035b8 <ferror@plt+0x1b88>
  403594:	nop
  403598:	b	4035a0 <ferror@plt+0x1b70>
  40359c:	nop
  4035a0:	ldr	w0, [sp, #208]
  4035a4:	add	w0, w0, #0x1
  4035a8:	str	w0, [sp, #208]
  4035ac:	ldr	w0, [sp, #208]
  4035b0:	cmp	w0, #0xd
  4035b4:	b.ls	4034fc <ferror@plt+0x1acc>  // b.plast
  4035b8:	add	x0, sp, #0x40
  4035bc:	add	x1, sp, #0x78
  4035c0:	ldp	x2, x3, [x1]
  4035c4:	stp	x2, x3, [x0]
  4035c8:	ldp	x2, x3, [x1, #16]
  4035cc:	stp	x2, x3, [x0, #16]
  4035d0:	ldp	x2, x3, [x1, #32]
  4035d4:	stp	x2, x3, [x0, #32]
  4035d8:	ldr	x1, [x1, #48]
  4035dc:	str	x1, [x0, #48]
  4035e0:	add	x0, sp, #0x78
  4035e4:	mov	x2, x0
  4035e8:	adrp	x0, 404000 <ferror@plt+0x25d0>
  4035ec:	add	x1, x0, #0x858
  4035f0:	ldr	x0, [sp, #24]
  4035f4:	bl	4016c0 <strptime@plt>
  4035f8:	str	x0, [sp, #192]
  4035fc:	ldr	x0, [sp, #192]
  403600:	cmp	x0, #0x0
  403604:	b.eq	403618 <ferror@plt+0x1be8>  // b.none
  403608:	ldr	x0, [sp, #192]
  40360c:	ldrsb	w0, [x0]
  403610:	cmp	w0, #0x0
  403614:	b.eq	4039f0 <ferror@plt+0x1fc0>  // b.none
  403618:	add	x0, sp, #0x78
  40361c:	add	x1, sp, #0x40
  403620:	ldp	x2, x3, [x1]
  403624:	stp	x2, x3, [x0]
  403628:	ldp	x2, x3, [x1, #16]
  40362c:	stp	x2, x3, [x0, #16]
  403630:	ldp	x2, x3, [x1, #32]
  403634:	stp	x2, x3, [x0, #32]
  403638:	ldr	x1, [x1, #48]
  40363c:	str	x1, [x0, #48]
  403640:	add	x0, sp, #0x78
  403644:	mov	x2, x0
  403648:	adrp	x0, 404000 <ferror@plt+0x25d0>
  40364c:	add	x1, x0, #0x870
  403650:	ldr	x0, [sp, #24]
  403654:	bl	4016c0 <strptime@plt>
  403658:	str	x0, [sp, #192]
  40365c:	ldr	x0, [sp, #192]
  403660:	cmp	x0, #0x0
  403664:	b.eq	403678 <ferror@plt+0x1c48>  // b.none
  403668:	ldr	x0, [sp, #192]
  40366c:	ldrsb	w0, [x0]
  403670:	cmp	w0, #0x0
  403674:	b.eq	4039f8 <ferror@plt+0x1fc8>  // b.none
  403678:	add	x0, sp, #0x78
  40367c:	add	x1, sp, #0x40
  403680:	ldp	x2, x3, [x1]
  403684:	stp	x2, x3, [x0]
  403688:	ldp	x2, x3, [x1, #16]
  40368c:	stp	x2, x3, [x0, #16]
  403690:	ldp	x2, x3, [x1, #32]
  403694:	stp	x2, x3, [x0, #32]
  403698:	ldr	x1, [x1, #48]
  40369c:	str	x1, [x0, #48]
  4036a0:	add	x0, sp, #0x78
  4036a4:	mov	x2, x0
  4036a8:	adrp	x0, 404000 <ferror@plt+0x25d0>
  4036ac:	add	x1, x0, #0x888
  4036b0:	ldr	x0, [sp, #24]
  4036b4:	bl	4016c0 <strptime@plt>
  4036b8:	str	x0, [sp, #192]
  4036bc:	ldr	x0, [sp, #192]
  4036c0:	cmp	x0, #0x0
  4036c4:	b.eq	4036d8 <ferror@plt+0x1ca8>  // b.none
  4036c8:	ldr	x0, [sp, #192]
  4036cc:	ldrsb	w0, [x0]
  4036d0:	cmp	w0, #0x0
  4036d4:	b.eq	403a00 <ferror@plt+0x1fd0>  // b.none
  4036d8:	add	x0, sp, #0x78
  4036dc:	add	x1, sp, #0x40
  4036e0:	ldp	x2, x3, [x1]
  4036e4:	stp	x2, x3, [x0]
  4036e8:	ldp	x2, x3, [x1, #16]
  4036ec:	stp	x2, x3, [x0, #16]
  4036f0:	ldp	x2, x3, [x1, #32]
  4036f4:	stp	x2, x3, [x0, #32]
  4036f8:	ldr	x1, [x1, #48]
  4036fc:	str	x1, [x0, #48]
  403700:	add	x0, sp, #0x78
  403704:	mov	x2, x0
  403708:	adrp	x0, 404000 <ferror@plt+0x25d0>
  40370c:	add	x1, x0, #0x8a0
  403710:	ldr	x0, [sp, #24]
  403714:	bl	4016c0 <strptime@plt>
  403718:	str	x0, [sp, #192]
  40371c:	ldr	x0, [sp, #192]
  403720:	cmp	x0, #0x0
  403724:	b.eq	403740 <ferror@plt+0x1d10>  // b.none
  403728:	ldr	x0, [sp, #192]
  40372c:	ldrsb	w0, [x0]
  403730:	cmp	w0, #0x0
  403734:	b.ne	403740 <ferror@plt+0x1d10>  // b.any
  403738:	str	wzr, [sp, #120]
  40373c:	b	403a0c <ferror@plt+0x1fdc>
  403740:	add	x0, sp, #0x78
  403744:	add	x1, sp, #0x40
  403748:	ldp	x2, x3, [x1]
  40374c:	stp	x2, x3, [x0]
  403750:	ldp	x2, x3, [x1, #16]
  403754:	stp	x2, x3, [x0, #16]
  403758:	ldp	x2, x3, [x1, #32]
  40375c:	stp	x2, x3, [x0, #32]
  403760:	ldr	x1, [x1, #48]
  403764:	str	x1, [x0, #48]
  403768:	add	x0, sp, #0x78
  40376c:	mov	x2, x0
  403770:	adrp	x0, 404000 <ferror@plt+0x25d0>
  403774:	add	x1, x0, #0x8b0
  403778:	ldr	x0, [sp, #24]
  40377c:	bl	4016c0 <strptime@plt>
  403780:	str	x0, [sp, #192]
  403784:	ldr	x0, [sp, #192]
  403788:	cmp	x0, #0x0
  40378c:	b.eq	4037a8 <ferror@plt+0x1d78>  // b.none
  403790:	ldr	x0, [sp, #192]
  403794:	ldrsb	w0, [x0]
  403798:	cmp	w0, #0x0
  40379c:	b.ne	4037a8 <ferror@plt+0x1d78>  // b.any
  4037a0:	str	wzr, [sp, #120]
  4037a4:	b	403a0c <ferror@plt+0x1fdc>
  4037a8:	add	x0, sp, #0x78
  4037ac:	add	x1, sp, #0x40
  4037b0:	ldp	x2, x3, [x1]
  4037b4:	stp	x2, x3, [x0]
  4037b8:	ldp	x2, x3, [x1, #16]
  4037bc:	stp	x2, x3, [x0, #16]
  4037c0:	ldp	x2, x3, [x1, #32]
  4037c4:	stp	x2, x3, [x0, #32]
  4037c8:	ldr	x1, [x1, #48]
  4037cc:	str	x1, [x0, #48]
  4037d0:	add	x0, sp, #0x78
  4037d4:	mov	x2, x0
  4037d8:	adrp	x0, 404000 <ferror@plt+0x25d0>
  4037dc:	add	x1, x0, #0x8c0
  4037e0:	ldr	x0, [sp, #24]
  4037e4:	bl	4016c0 <strptime@plt>
  4037e8:	str	x0, [sp, #192]
  4037ec:	ldr	x0, [sp, #192]
  4037f0:	cmp	x0, #0x0
  4037f4:	b.eq	403820 <ferror@plt+0x1df0>  // b.none
  4037f8:	ldr	x0, [sp, #192]
  4037fc:	ldrsb	w0, [x0]
  403800:	cmp	w0, #0x0
  403804:	b.ne	403820 <ferror@plt+0x1df0>  // b.any
  403808:	str	wzr, [sp, #128]
  40380c:	ldr	w0, [sp, #128]
  403810:	str	w0, [sp, #124]
  403814:	ldr	w0, [sp, #124]
  403818:	str	w0, [sp, #120]
  40381c:	b	403a0c <ferror@plt+0x1fdc>
  403820:	add	x0, sp, #0x78
  403824:	add	x1, sp, #0x40
  403828:	ldp	x2, x3, [x1]
  40382c:	stp	x2, x3, [x0]
  403830:	ldp	x2, x3, [x1, #16]
  403834:	stp	x2, x3, [x0, #16]
  403838:	ldp	x2, x3, [x1, #32]
  40383c:	stp	x2, x3, [x0, #32]
  403840:	ldr	x1, [x1, #48]
  403844:	str	x1, [x0, #48]
  403848:	add	x0, sp, #0x78
  40384c:	mov	x2, x0
  403850:	adrp	x0, 404000 <ferror@plt+0x25d0>
  403854:	add	x1, x0, #0x8d0
  403858:	ldr	x0, [sp, #24]
  40385c:	bl	4016c0 <strptime@plt>
  403860:	str	x0, [sp, #192]
  403864:	ldr	x0, [sp, #192]
  403868:	cmp	x0, #0x0
  40386c:	b.eq	403898 <ferror@plt+0x1e68>  // b.none
  403870:	ldr	x0, [sp, #192]
  403874:	ldrsb	w0, [x0]
  403878:	cmp	w0, #0x0
  40387c:	b.ne	403898 <ferror@plt+0x1e68>  // b.any
  403880:	str	wzr, [sp, #128]
  403884:	ldr	w0, [sp, #128]
  403888:	str	w0, [sp, #124]
  40388c:	ldr	w0, [sp, #124]
  403890:	str	w0, [sp, #120]
  403894:	b	403a0c <ferror@plt+0x1fdc>
  403898:	add	x0, sp, #0x78
  40389c:	add	x1, sp, #0x40
  4038a0:	ldp	x2, x3, [x1]
  4038a4:	stp	x2, x3, [x0]
  4038a8:	ldp	x2, x3, [x1, #16]
  4038ac:	stp	x2, x3, [x0, #16]
  4038b0:	ldp	x2, x3, [x1, #32]
  4038b4:	stp	x2, x3, [x0, #32]
  4038b8:	ldr	x1, [x1, #48]
  4038bc:	str	x1, [x0, #48]
  4038c0:	add	x0, sp, #0x78
  4038c4:	mov	x2, x0
  4038c8:	adrp	x0, 404000 <ferror@plt+0x25d0>
  4038cc:	add	x1, x0, #0x8e0
  4038d0:	ldr	x0, [sp, #24]
  4038d4:	bl	4016c0 <strptime@plt>
  4038d8:	str	x0, [sp, #192]
  4038dc:	ldr	x0, [sp, #192]
  4038e0:	cmp	x0, #0x0
  4038e4:	b.eq	4038f8 <ferror@plt+0x1ec8>  // b.none
  4038e8:	ldr	x0, [sp, #192]
  4038ec:	ldrsb	w0, [x0]
  4038f0:	cmp	w0, #0x0
  4038f4:	b.eq	403a08 <ferror@plt+0x1fd8>  // b.none
  4038f8:	add	x0, sp, #0x78
  4038fc:	add	x1, sp, #0x40
  403900:	ldp	x2, x3, [x1]
  403904:	stp	x2, x3, [x0]
  403908:	ldp	x2, x3, [x1, #16]
  40390c:	stp	x2, x3, [x0, #16]
  403910:	ldp	x2, x3, [x1, #32]
  403914:	stp	x2, x3, [x0, #32]
  403918:	ldr	x1, [x1, #48]
  40391c:	str	x1, [x0, #48]
  403920:	add	x0, sp, #0x78
  403924:	mov	x2, x0
  403928:	adrp	x0, 404000 <ferror@plt+0x25d0>
  40392c:	add	x1, x0, #0x8f0
  403930:	ldr	x0, [sp, #24]
  403934:	bl	4016c0 <strptime@plt>
  403938:	str	x0, [sp, #192]
  40393c:	ldr	x0, [sp, #192]
  403940:	cmp	x0, #0x0
  403944:	b.eq	403960 <ferror@plt+0x1f30>  // b.none
  403948:	ldr	x0, [sp, #192]
  40394c:	ldrsb	w0, [x0]
  403950:	cmp	w0, #0x0
  403954:	b.ne	403960 <ferror@plt+0x1f30>  // b.any
  403958:	str	wzr, [sp, #120]
  40395c:	b	403a0c <ferror@plt+0x1fdc>
  403960:	add	x0, sp, #0x78
  403964:	add	x1, sp, #0x40
  403968:	ldp	x2, x3, [x1]
  40396c:	stp	x2, x3, [x0]
  403970:	ldp	x2, x3, [x1, #16]
  403974:	stp	x2, x3, [x0, #16]
  403978:	ldp	x2, x3, [x1, #32]
  40397c:	stp	x2, x3, [x0, #32]
  403980:	ldr	x1, [x1, #48]
  403984:	str	x1, [x0, #48]
  403988:	add	x0, sp, #0x78
  40398c:	mov	x2, x0
  403990:	adrp	x0, 404000 <ferror@plt+0x25d0>
  403994:	add	x1, x0, #0x8f8
  403998:	ldr	x0, [sp, #24]
  40399c:	bl	4016c0 <strptime@plt>
  4039a0:	str	x0, [sp, #192]
  4039a4:	ldr	x0, [sp, #192]
  4039a8:	cmp	x0, #0x0
  4039ac:	b.eq	4039c8 <ferror@plt+0x1f98>  // b.none
  4039b0:	ldr	x0, [sp, #192]
  4039b4:	ldrsb	w0, [x0]
  4039b8:	cmp	w0, #0x0
  4039bc:	b.ne	4039c8 <ferror@plt+0x1f98>  // b.any
  4039c0:	str	wzr, [sp, #120]
  4039c4:	b	403a0c <ferror@plt+0x1fdc>
  4039c8:	mov	w0, #0xffffffea            	// #-22
  4039cc:	b	403ab0 <ferror@plt+0x2080>
  4039d0:	nop
  4039d4:	b	403a0c <ferror@plt+0x1fdc>
  4039d8:	nop
  4039dc:	b	403a0c <ferror@plt+0x1fdc>
  4039e0:	nop
  4039e4:	b	403a0c <ferror@plt+0x1fdc>
  4039e8:	nop
  4039ec:	b	403a0c <ferror@plt+0x1fdc>
  4039f0:	nop
  4039f4:	b	403a0c <ferror@plt+0x1fdc>
  4039f8:	nop
  4039fc:	b	403a0c <ferror@plt+0x1fdc>
  403a00:	nop
  403a04:	b	403a0c <ferror@plt+0x1fdc>
  403a08:	nop
  403a0c:	add	x0, sp, #0x78
  403a10:	bl	4017e0 <mktime@plt>
  403a14:	str	x0, [sp, #56]
  403a18:	ldr	x0, [sp, #56]
  403a1c:	cmn	x0, #0x1
  403a20:	b.ne	403a2c <ferror@plt+0x1ffc>  // b.any
  403a24:	mov	w0, #0xffffffea            	// #-22
  403a28:	b	403ab0 <ferror@plt+0x2080>
  403a2c:	ldr	w0, [sp, #212]
  403a30:	cmp	w0, #0x0
  403a34:	b.lt	403a50 <ferror@plt+0x2020>  // b.tstop
  403a38:	ldr	w0, [sp, #144]
  403a3c:	ldr	w1, [sp, #212]
  403a40:	cmp	w1, w0
  403a44:	b.eq	403a50 <ferror@plt+0x2020>  // b.none
  403a48:	mov	w0, #0xffffffea            	// #-22
  403a4c:	b	403ab0 <ferror@plt+0x2080>
  403a50:	ldr	x0, [sp, #56]
  403a54:	mov	x1, x0
  403a58:	mov	x0, #0x4240                	// #16960
  403a5c:	movk	x0, #0xf, lsl #16
  403a60:	mul	x0, x1, x0
  403a64:	str	x0, [sp, #216]
  403a68:	ldr	x0, [sp, #48]
  403a6c:	ldr	x1, [sp, #216]
  403a70:	add	x0, x1, x0
  403a74:	str	x0, [sp, #216]
  403a78:	ldr	x0, [sp, #40]
  403a7c:	ldr	x1, [sp, #216]
  403a80:	cmp	x1, x0
  403a84:	b.ls	403a9c <ferror@plt+0x206c>  // b.plast
  403a88:	ldr	x0, [sp, #40]
  403a8c:	ldr	x1, [sp, #216]
  403a90:	sub	x0, x1, x0
  403a94:	str	x0, [sp, #216]
  403a98:	b	403aa0 <ferror@plt+0x2070>
  403a9c:	str	xzr, [sp, #216]
  403aa0:	ldr	x0, [sp, #16]
  403aa4:	ldr	x1, [sp, #216]
  403aa8:	str	x1, [x0]
  403aac:	mov	w0, #0x0                   	// #0
  403ab0:	ldp	x29, x30, [sp], #224
  403ab4:	ret
  403ab8:	sub	sp, sp, #0x10
  403abc:	str	x0, [sp, #8]
  403ac0:	ldr	x0, [sp, #8]
  403ac4:	ldr	w0, [x0, #32]
  403ac8:	cmp	w0, #0x0
  403acc:	b.ge	403ad8 <ferror@plt+0x20a8>  // b.tcont
  403ad0:	mov	w0, #0x0                   	// #0
  403ad4:	b	403ae0 <ferror@plt+0x20b0>
  403ad8:	ldr	x0, [sp, #8]
  403adc:	ldr	x0, [x0, #40]
  403ae0:	add	sp, sp, #0x10
  403ae4:	ret
  403ae8:	stp	x29, x30, [sp, #-96]!
  403aec:	mov	x29, sp
  403af0:	str	x0, [sp, #56]
  403af4:	str	x1, [sp, #48]
  403af8:	str	w2, [sp, #44]
  403afc:	str	x3, [sp, #32]
  403b00:	str	x4, [sp, #24]
  403b04:	ldr	x0, [sp, #32]
  403b08:	str	x0, [sp, #88]
  403b0c:	ldr	w0, [sp, #44]
  403b10:	and	w0, w0, #0x1
  403b14:	cmp	w0, #0x0
  403b18:	b.eq	403ba0 <ferror@plt+0x2170>  // b.none
  403b1c:	ldr	x0, [sp, #56]
  403b20:	ldr	w0, [x0, #20]
  403b24:	sxtw	x0, w0
  403b28:	add	x1, x0, #0x76c
  403b2c:	ldr	x0, [sp, #56]
  403b30:	ldr	w0, [x0, #16]
  403b34:	add	w2, w0, #0x1
  403b38:	ldr	x0, [sp, #56]
  403b3c:	ldr	w0, [x0, #12]
  403b40:	mov	w5, w0
  403b44:	mov	w4, w2
  403b48:	mov	x3, x1
  403b4c:	adrp	x0, 404000 <ferror@plt+0x25d0>
  403b50:	add	x2, x0, #0x908
  403b54:	ldr	x1, [sp, #24]
  403b58:	ldr	x0, [sp, #88]
  403b5c:	bl	4016e0 <snprintf@plt>
  403b60:	str	w0, [sp, #84]
  403b64:	ldr	w0, [sp, #84]
  403b68:	cmp	w0, #0x0
  403b6c:	b.lt	403e4c <ferror@plt+0x241c>  // b.tstop
  403b70:	ldrsw	x0, [sp, #84]
  403b74:	ldr	x1, [sp, #24]
  403b78:	cmp	x1, x0
  403b7c:	b.cc	403e4c <ferror@plt+0x241c>  // b.lo, b.ul, b.last
  403b80:	ldrsw	x0, [sp, #84]
  403b84:	ldr	x1, [sp, #24]
  403b88:	sub	x0, x1, x0
  403b8c:	str	x0, [sp, #24]
  403b90:	ldrsw	x0, [sp, #84]
  403b94:	ldr	x1, [sp, #88]
  403b98:	add	x0, x1, x0
  403b9c:	str	x0, [sp, #88]
  403ba0:	ldr	w0, [sp, #44]
  403ba4:	and	w0, w0, #0x1
  403ba8:	cmp	w0, #0x0
  403bac:	b.eq	403c04 <ferror@plt+0x21d4>  // b.none
  403bb0:	ldr	w0, [sp, #44]
  403bb4:	and	w0, w0, #0x2
  403bb8:	cmp	w0, #0x0
  403bbc:	b.eq	403c04 <ferror@plt+0x21d4>  // b.none
  403bc0:	ldr	x0, [sp, #24]
  403bc4:	cmp	x0, #0x0
  403bc8:	b.eq	403e54 <ferror@plt+0x2424>  // b.none
  403bcc:	ldr	w0, [sp, #44]
  403bd0:	and	w0, w0, #0x20
  403bd4:	cmp	w0, #0x0
  403bd8:	b.eq	403be4 <ferror@plt+0x21b4>  // b.none
  403bdc:	mov	w1, #0x54                  	// #84
  403be0:	b	403be8 <ferror@plt+0x21b8>
  403be4:	mov	w1, #0x20                  	// #32
  403be8:	ldr	x0, [sp, #88]
  403bec:	add	x2, x0, #0x1
  403bf0:	str	x2, [sp, #88]
  403bf4:	strb	w1, [x0]
  403bf8:	ldr	x0, [sp, #24]
  403bfc:	sub	x0, x0, #0x1
  403c00:	str	x0, [sp, #24]
  403c04:	ldr	w0, [sp, #44]
  403c08:	and	w0, w0, #0x2
  403c0c:	cmp	w0, #0x0
  403c10:	b.eq	403c8c <ferror@plt+0x225c>  // b.none
  403c14:	ldr	x0, [sp, #56]
  403c18:	ldr	w1, [x0, #8]
  403c1c:	ldr	x0, [sp, #56]
  403c20:	ldr	w2, [x0, #4]
  403c24:	ldr	x0, [sp, #56]
  403c28:	ldr	w0, [x0]
  403c2c:	mov	w5, w0
  403c30:	mov	w4, w2
  403c34:	mov	w3, w1
  403c38:	adrp	x0, 404000 <ferror@plt+0x25d0>
  403c3c:	add	x2, x0, #0x918
  403c40:	ldr	x1, [sp, #24]
  403c44:	ldr	x0, [sp, #88]
  403c48:	bl	4016e0 <snprintf@plt>
  403c4c:	str	w0, [sp, #84]
  403c50:	ldr	w0, [sp, #84]
  403c54:	cmp	w0, #0x0
  403c58:	b.lt	403e5c <ferror@plt+0x242c>  // b.tstop
  403c5c:	ldrsw	x0, [sp, #84]
  403c60:	ldr	x1, [sp, #24]
  403c64:	cmp	x1, x0
  403c68:	b.cc	403e5c <ferror@plt+0x242c>  // b.lo, b.ul, b.last
  403c6c:	ldrsw	x0, [sp, #84]
  403c70:	ldr	x1, [sp, #24]
  403c74:	sub	x0, x1, x0
  403c78:	str	x0, [sp, #24]
  403c7c:	ldrsw	x0, [sp, #84]
  403c80:	ldr	x1, [sp, #88]
  403c84:	add	x0, x1, x0
  403c88:	str	x0, [sp, #88]
  403c8c:	ldr	w0, [sp, #44]
  403c90:	and	w0, w0, #0x8
  403c94:	cmp	w0, #0x0
  403c98:	b.eq	403cf8 <ferror@plt+0x22c8>  // b.none
  403c9c:	ldr	x3, [sp, #48]
  403ca0:	adrp	x0, 404000 <ferror@plt+0x25d0>
  403ca4:	add	x2, x0, #0x928
  403ca8:	ldr	x1, [sp, #24]
  403cac:	ldr	x0, [sp, #88]
  403cb0:	bl	4016e0 <snprintf@plt>
  403cb4:	str	w0, [sp, #84]
  403cb8:	ldr	w0, [sp, #84]
  403cbc:	cmp	w0, #0x0
  403cc0:	b.lt	403e64 <ferror@plt+0x2434>  // b.tstop
  403cc4:	ldrsw	x0, [sp, #84]
  403cc8:	ldr	x1, [sp, #24]
  403ccc:	cmp	x1, x0
  403cd0:	b.cc	403e64 <ferror@plt+0x2434>  // b.lo, b.ul, b.last
  403cd4:	ldrsw	x0, [sp, #84]
  403cd8:	ldr	x1, [sp, #24]
  403cdc:	sub	x0, x1, x0
  403ce0:	str	x0, [sp, #24]
  403ce4:	ldrsw	x0, [sp, #84]
  403ce8:	ldr	x1, [sp, #88]
  403cec:	add	x0, x1, x0
  403cf0:	str	x0, [sp, #88]
  403cf4:	b	403d60 <ferror@plt+0x2330>
  403cf8:	ldr	w0, [sp, #44]
  403cfc:	and	w0, w0, #0x10
  403d00:	cmp	w0, #0x0
  403d04:	b.eq	403d60 <ferror@plt+0x2330>  // b.none
  403d08:	ldr	x3, [sp, #48]
  403d0c:	adrp	x0, 404000 <ferror@plt+0x25d0>
  403d10:	add	x2, x0, #0x930
  403d14:	ldr	x1, [sp, #24]
  403d18:	ldr	x0, [sp, #88]
  403d1c:	bl	4016e0 <snprintf@plt>
  403d20:	str	w0, [sp, #84]
  403d24:	ldr	w0, [sp, #84]
  403d28:	cmp	w0, #0x0
  403d2c:	b.lt	403e6c <ferror@plt+0x243c>  // b.tstop
  403d30:	ldrsw	x0, [sp, #84]
  403d34:	ldr	x1, [sp, #24]
  403d38:	cmp	x1, x0
  403d3c:	b.cc	403e6c <ferror@plt+0x243c>  // b.lo, b.ul, b.last
  403d40:	ldrsw	x0, [sp, #84]
  403d44:	ldr	x1, [sp, #24]
  403d48:	sub	x0, x1, x0
  403d4c:	str	x0, [sp, #24]
  403d50:	ldrsw	x0, [sp, #84]
  403d54:	ldr	x1, [sp, #88]
  403d58:	add	x0, x1, x0
  403d5c:	str	x0, [sp, #88]
  403d60:	ldr	w0, [sp, #44]
  403d64:	and	w0, w0, #0x4
  403d68:	cmp	w0, #0x0
  403d6c:	b.eq	403e44 <ferror@plt+0x2414>  // b.none
  403d70:	ldr	x0, [sp, #56]
  403d74:	bl	403ab8 <ferror@plt+0x2088>
  403d78:	mov	w1, #0x8889                	// #34953
  403d7c:	movk	w1, #0x8888, lsl #16
  403d80:	smull	x1, w0, w1
  403d84:	lsr	x1, x1, #32
  403d88:	add	w1, w0, w1
  403d8c:	asr	w1, w1, #5
  403d90:	asr	w0, w0, #31
  403d94:	sub	w0, w1, w0
  403d98:	str	w0, [sp, #80]
  403d9c:	ldr	w0, [sp, #80]
  403da0:	mov	w1, #0x8889                	// #34953
  403da4:	movk	w1, #0x8888, lsl #16
  403da8:	smull	x1, w0, w1
  403dac:	lsr	x1, x1, #32
  403db0:	add	w1, w0, w1
  403db4:	asr	w1, w1, #5
  403db8:	asr	w0, w0, #31
  403dbc:	sub	w0, w1, w0
  403dc0:	str	w0, [sp, #76]
  403dc4:	ldr	w2, [sp, #80]
  403dc8:	mov	w0, #0x8889                	// #34953
  403dcc:	movk	w0, #0x8888, lsl #16
  403dd0:	smull	x0, w2, w0
  403dd4:	lsr	x0, x0, #32
  403dd8:	add	w0, w2, w0
  403ddc:	asr	w1, w0, #5
  403de0:	asr	w0, w2, #31
  403de4:	sub	w1, w1, w0
  403de8:	mov	w0, w1
  403dec:	lsl	w0, w0, #4
  403df0:	sub	w0, w0, w1
  403df4:	lsl	w0, w0, #2
  403df8:	sub	w1, w2, w0
  403dfc:	cmp	w1, #0x0
  403e00:	cneg	w0, w1, lt  // lt = tstop
  403e04:	str	w0, [sp, #72]
  403e08:	ldr	w4, [sp, #72]
  403e0c:	ldr	w3, [sp, #76]
  403e10:	adrp	x0, 404000 <ferror@plt+0x25d0>
  403e14:	add	x2, x0, #0x938
  403e18:	ldr	x1, [sp, #24]
  403e1c:	ldr	x0, [sp, #88]
  403e20:	bl	4016e0 <snprintf@plt>
  403e24:	str	w0, [sp, #84]
  403e28:	ldr	w0, [sp, #84]
  403e2c:	cmp	w0, #0x0
  403e30:	b.lt	403e74 <ferror@plt+0x2444>  // b.tstop
  403e34:	ldrsw	x0, [sp, #84]
  403e38:	ldr	x1, [sp, #24]
  403e3c:	cmp	x1, x0
  403e40:	b.cc	403e74 <ferror@plt+0x2444>  // b.lo, b.ul, b.last
  403e44:	mov	w0, #0x0                   	// #0
  403e48:	b	403e8c <ferror@plt+0x245c>
  403e4c:	nop
  403e50:	b	403e78 <ferror@plt+0x2448>
  403e54:	nop
  403e58:	b	403e78 <ferror@plt+0x2448>
  403e5c:	nop
  403e60:	b	403e78 <ferror@plt+0x2448>
  403e64:	nop
  403e68:	b	403e78 <ferror@plt+0x2448>
  403e6c:	nop
  403e70:	b	403e78 <ferror@plt+0x2448>
  403e74:	nop
  403e78:	adrp	x0, 404000 <ferror@plt+0x25d0>
  403e7c:	add	x0, x0, #0x948
  403e80:	bl	4019c0 <gettext@plt>
  403e84:	bl	401920 <warnx@plt>
  403e88:	mov	w0, #0xffffffff            	// #-1
  403e8c:	ldp	x29, x30, [sp], #96
  403e90:	ret
  403e94:	stp	x29, x30, [sp, #-112]!
  403e98:	mov	x29, sp
  403e9c:	str	x0, [sp, #40]
  403ea0:	str	w1, [sp, #36]
  403ea4:	str	x2, [sp, #24]
  403ea8:	str	x3, [sp, #16]
  403eac:	ldr	w0, [sp, #36]
  403eb0:	and	w0, w0, #0x40
  403eb4:	cmp	w0, #0x0
  403eb8:	b.eq	403ed0 <ferror@plt+0x24a0>  // b.none
  403ebc:	ldr	x0, [sp, #40]
  403ec0:	add	x1, sp, #0x30
  403ec4:	bl	4017a0 <gmtime_r@plt>
  403ec8:	str	x0, [sp, #104]
  403ecc:	b	403ee0 <ferror@plt+0x24b0>
  403ed0:	ldr	x0, [sp, #40]
  403ed4:	add	x1, sp, #0x30
  403ed8:	bl	401680 <localtime_r@plt>
  403edc:	str	x0, [sp, #104]
  403ee0:	ldr	x0, [sp, #104]
  403ee4:	cmp	x0, #0x0
  403ee8:	b.eq	403f0c <ferror@plt+0x24dc>  // b.none
  403eec:	ldr	x0, [sp, #40]
  403ef0:	ldr	x1, [x0, #8]
  403ef4:	add	x0, sp, #0x30
  403ef8:	ldr	x4, [sp, #16]
  403efc:	ldr	x3, [sp, #24]
  403f00:	ldr	w2, [sp, #36]
  403f04:	bl	403ae8 <ferror@plt+0x20b8>
  403f08:	b	403f34 <ferror@plt+0x2504>
  403f0c:	adrp	x0, 404000 <ferror@plt+0x25d0>
  403f10:	add	x0, x0, #0x970
  403f14:	bl	4019c0 <gettext@plt>
  403f18:	mov	x2, x0
  403f1c:	ldr	x0, [sp, #40]
  403f20:	ldr	x0, [x0]
  403f24:	mov	x1, x0
  403f28:	mov	x0, x2
  403f2c:	bl	401920 <warnx@plt>
  403f30:	mov	w0, #0xffffffff            	// #-1
  403f34:	ldp	x29, x30, [sp], #112
  403f38:	ret
  403f3c:	stp	x29, x30, [sp, #-48]!
  403f40:	mov	x29, sp
  403f44:	str	x0, [sp, #40]
  403f48:	str	w1, [sp, #36]
  403f4c:	str	x2, [sp, #24]
  403f50:	str	x3, [sp, #16]
  403f54:	ldr	x4, [sp, #16]
  403f58:	ldr	x3, [sp, #24]
  403f5c:	ldr	w2, [sp, #36]
  403f60:	mov	x1, #0x0                   	// #0
  403f64:	ldr	x0, [sp, #40]
  403f68:	bl	403ae8 <ferror@plt+0x20b8>
  403f6c:	ldp	x29, x30, [sp], #48
  403f70:	ret
  403f74:	stp	x29, x30, [sp, #-112]!
  403f78:	mov	x29, sp
  403f7c:	str	x0, [sp, #40]
  403f80:	str	w1, [sp, #36]
  403f84:	str	x2, [sp, #24]
  403f88:	str	x3, [sp, #16]
  403f8c:	ldr	w0, [sp, #36]
  403f90:	and	w0, w0, #0x40
  403f94:	cmp	w0, #0x0
  403f98:	b.eq	403fb4 <ferror@plt+0x2584>  // b.none
  403f9c:	add	x0, sp, #0x30
  403fa0:	mov	x1, x0
  403fa4:	ldr	x0, [sp, #40]
  403fa8:	bl	4017a0 <gmtime_r@plt>
  403fac:	str	x0, [sp, #104]
  403fb0:	b	403fc8 <ferror@plt+0x2598>
  403fb4:	add	x0, sp, #0x30
  403fb8:	mov	x1, x0
  403fbc:	ldr	x0, [sp, #40]
  403fc0:	bl	401680 <localtime_r@plt>
  403fc4:	str	x0, [sp, #104]
  403fc8:	ldr	x0, [sp, #104]
  403fcc:	cmp	x0, #0x0
  403fd0:	b.eq	403ff0 <ferror@plt+0x25c0>  // b.none
  403fd4:	add	x0, sp, #0x30
  403fd8:	ldr	x4, [sp, #16]
  403fdc:	ldr	x3, [sp, #24]
  403fe0:	ldr	w2, [sp, #36]
  403fe4:	mov	x1, #0x0                   	// #0
  403fe8:	bl	403ae8 <ferror@plt+0x20b8>
  403fec:	b	404014 <ferror@plt+0x25e4>
  403ff0:	adrp	x0, 404000 <ferror@plt+0x25d0>
  403ff4:	add	x0, x0, #0x970
  403ff8:	bl	4019c0 <gettext@plt>
  403ffc:	mov	x2, x0
  404000:	ldr	x0, [sp, #40]
  404004:	mov	x1, x0
  404008:	mov	x0, x2
  40400c:	bl	401920 <warnx@plt>
  404010:	mov	w0, #0xffffffff            	// #-1
  404014:	ldp	x29, x30, [sp], #112
  404018:	ret
  40401c:	sub	sp, sp, #0x10
  404020:	str	x0, [sp, #8]
  404024:	str	x1, [sp]
  404028:	ldr	x0, [sp, #8]
  40402c:	ldr	w1, [x0, #20]
  404030:	ldr	x0, [sp]
  404034:	ldr	w0, [x0, #20]
  404038:	cmp	w1, w0
  40403c:	cset	w0, eq  // eq = none
  404040:	and	w0, w0, #0xff
  404044:	add	sp, sp, #0x10
  404048:	ret
  40404c:	stp	x29, x30, [sp, #-32]!
  404050:	mov	x29, sp
  404054:	str	x0, [sp, #24]
  404058:	str	x1, [sp, #16]
  40405c:	ldr	x0, [sp, #24]
  404060:	ldr	w1, [x0, #28]
  404064:	ldr	x0, [sp, #16]
  404068:	ldr	w0, [x0, #28]
  40406c:	cmp	w1, w0
  404070:	b.ne	404090 <ferror@plt+0x2660>  // b.any
  404074:	ldr	x1, [sp, #16]
  404078:	ldr	x0, [sp, #24]
  40407c:	bl	40401c <ferror@plt+0x25ec>
  404080:	cmp	w0, #0x0
  404084:	b.eq	404090 <ferror@plt+0x2660>  // b.none
  404088:	mov	w0, #0x1                   	// #1
  40408c:	b	404094 <ferror@plt+0x2664>
  404090:	mov	w0, #0x0                   	// #0
  404094:	ldp	x29, x30, [sp], #32
  404098:	ret
  40409c:	stp	x29, x30, [sp, #-192]!
  4040a0:	mov	x29, sp
  4040a4:	str	x0, [sp, #56]
  4040a8:	str	x1, [sp, #48]
  4040ac:	str	w2, [sp, #44]
  4040b0:	str	x3, [sp, #32]
  4040b4:	str	x4, [sp, #24]
  4040b8:	str	wzr, [sp, #188]
  4040bc:	ldr	x0, [sp, #48]
  4040c0:	ldr	x0, [x0]
  4040c4:	cmp	x0, #0x0
  4040c8:	b.ne	4040d8 <ferror@plt+0x26a8>  // b.any
  4040cc:	mov	x1, #0x0                   	// #0
  4040d0:	ldr	x0, [sp, #48]
  4040d4:	bl	401790 <gettimeofday@plt>
  4040d8:	add	x0, sp, #0x80
  4040dc:	mov	x1, x0
  4040e0:	ldr	x0, [sp, #56]
  4040e4:	bl	401680 <localtime_r@plt>
  4040e8:	ldr	x0, [sp, #48]
  4040ec:	add	x1, sp, #0x48
  4040f0:	bl	401680 <localtime_r@plt>
  4040f4:	add	x1, sp, #0x48
  4040f8:	add	x0, sp, #0x80
  4040fc:	bl	40404c <ferror@plt+0x261c>
  404100:	cmp	w0, #0x0
  404104:	b.eq	404160 <ferror@plt+0x2730>  // b.none
  404108:	ldr	w0, [sp, #136]
  40410c:	ldr	w1, [sp, #132]
  404110:	mov	w4, w1
  404114:	mov	w3, w0
  404118:	adrp	x0, 404000 <ferror@plt+0x25d0>
  40411c:	add	x2, x0, #0x990
  404120:	ldr	x1, [sp, #24]
  404124:	ldr	x0, [sp, #32]
  404128:	bl	4016e0 <snprintf@plt>
  40412c:	str	w0, [sp, #188]
  404130:	ldr	w0, [sp, #188]
  404134:	cmp	w0, #0x0
  404138:	b.lt	40414c <ferror@plt+0x271c>  // b.tstop
  40413c:	ldrsw	x0, [sp, #188]
  404140:	ldr	x1, [sp, #24]
  404144:	cmp	x1, x0
  404148:	b.cs	404154 <ferror@plt+0x2724>  // b.hs, b.nlast
  40414c:	mov	w0, #0xffffffff            	// #-1
  404150:	b	404204 <ferror@plt+0x27d4>
  404154:	mov	w0, #0x1                   	// #1
  404158:	str	w0, [sp, #188]
  40415c:	b	4041ec <ferror@plt+0x27bc>
  404160:	add	x1, sp, #0x48
  404164:	add	x0, sp, #0x80
  404168:	bl	40401c <ferror@plt+0x25ec>
  40416c:	cmp	w0, #0x0
  404170:	b.eq	4041cc <ferror@plt+0x279c>  // b.none
  404174:	ldr	w0, [sp, #44]
  404178:	and	w0, w0, #0x2
  40417c:	cmp	w0, #0x0
  404180:	b.eq	4041a8 <ferror@plt+0x2778>  // b.none
  404184:	add	x0, sp, #0x80
  404188:	mov	x3, x0
  40418c:	adrp	x0, 404000 <ferror@plt+0x25d0>
  404190:	add	x2, x0, #0x9a0
  404194:	ldr	x1, [sp, #24]
  404198:	ldr	x0, [sp, #32]
  40419c:	bl	401690 <strftime@plt>
  4041a0:	str	w0, [sp, #188]
  4041a4:	b	4041ec <ferror@plt+0x27bc>
  4041a8:	add	x0, sp, #0x80
  4041ac:	mov	x3, x0
  4041b0:	adrp	x0, 404000 <ferror@plt+0x25d0>
  4041b4:	add	x2, x0, #0x9b0
  4041b8:	ldr	x1, [sp, #24]
  4041bc:	ldr	x0, [sp, #32]
  4041c0:	bl	401690 <strftime@plt>
  4041c4:	str	w0, [sp, #188]
  4041c8:	b	4041ec <ferror@plt+0x27bc>
  4041cc:	add	x0, sp, #0x80
  4041d0:	mov	x3, x0
  4041d4:	adrp	x0, 404000 <ferror@plt+0x25d0>
  4041d8:	add	x2, x0, #0x9b8
  4041dc:	ldr	x1, [sp, #24]
  4041e0:	ldr	x0, [sp, #32]
  4041e4:	bl	401690 <strftime@plt>
  4041e8:	str	w0, [sp, #188]
  4041ec:	ldr	w0, [sp, #188]
  4041f0:	cmp	w0, #0x0
  4041f4:	b.gt	404200 <ferror@plt+0x27d0>
  4041f8:	mov	w0, #0xffffffff            	// #-1
  4041fc:	b	404204 <ferror@plt+0x27d4>
  404200:	mov	w0, #0x0                   	// #0
  404204:	ldp	x29, x30, [sp], #192
  404208:	ret
  40420c:	nop
  404210:	stp	x29, x30, [sp, #-64]!
  404214:	mov	x29, sp
  404218:	stp	x19, x20, [sp, #16]
  40421c:	adrp	x20, 415000 <ferror@plt+0x135d0>
  404220:	add	x20, x20, #0xb50
  404224:	stp	x21, x22, [sp, #32]
  404228:	adrp	x21, 415000 <ferror@plt+0x135d0>
  40422c:	add	x21, x21, #0xb48
  404230:	sub	x20, x20, x21
  404234:	mov	w22, w0
  404238:	stp	x23, x24, [sp, #48]
  40423c:	mov	x23, x1
  404240:	mov	x24, x2
  404244:	bl	4015e0 <_exit@plt-0x40>
  404248:	cmp	xzr, x20, asr #3
  40424c:	b.eq	404278 <ferror@plt+0x2848>  // b.none
  404250:	asr	x20, x20, #3
  404254:	mov	x19, #0x0                   	// #0
  404258:	ldr	x3, [x21, x19, lsl #3]
  40425c:	mov	x2, x24
  404260:	add	x19, x19, #0x1
  404264:	mov	x1, x23
  404268:	mov	w0, w22
  40426c:	blr	x3
  404270:	cmp	x20, x19
  404274:	b.ne	404258 <ferror@plt+0x2828>  // b.any
  404278:	ldp	x19, x20, [sp, #16]
  40427c:	ldp	x21, x22, [sp, #32]
  404280:	ldp	x23, x24, [sp, #48]
  404284:	ldp	x29, x30, [sp], #64
  404288:	ret
  40428c:	nop
  404290:	ret
  404294:	nop
  404298:	adrp	x2, 416000 <ferror@plt+0x145d0>
  40429c:	mov	x1, #0x0                   	// #0
  4042a0:	ldr	x2, [x2, #536]
  4042a4:	b	4016a0 <__cxa_atexit@plt>
  4042a8:	mov	x2, x1
  4042ac:	mov	w1, w0
  4042b0:	mov	w0, #0x0                   	// #0
  4042b4:	b	401940 <__fxstat@plt>

Disassembly of section .fini:

00000000004042b8 <.fini>:
  4042b8:	stp	x29, x30, [sp, #-16]!
  4042bc:	mov	x29, sp
  4042c0:	ldp	x29, x30, [sp], #16
  4042c4:	ret
