# Cordic
Functional Description:
CORDIC operations can be functionally described as the digital equivalent of an analog resolver, with two primary modes:
Rotation Mode:
Involves computing the new coordinate components after rotating the original vector by a given angle.
Demonstrates the step-by-step process of rotating coordinate components using CORDIC.
Each step involves computing new values for Y and X using the previous values and the chosen rotation angles.
Vectoring Mode:
Computes the magnitude and angle of the original vector from its coordinate components.
Shows the process of computing the magnitude and angle of a vector from its coordinate components.
Similar to rotation, but converges the angular argument to zero.

#Simulation reults in Verilog:

<img width="572" alt="image" src="https://github.com/BMMADHUMITHA/Cordic/assets/134037700/586ce4a7-651e-42b2-9f62-c943fc6269ae">

<img width="571" alt="image" src="https://github.com/BMMADHUMITHA/Cordic/assets/134037700/c359fdb7-17b4-4868-b763-84cb3dc0fd12">

<img width="520" alt="image" src="https://github.com/BMMADHUMITHA/Cordic/assets/134037700/3f7aac6e-2bbe-409e-ab69-637dc2c5cbab">

<img width="577" alt="image" src="https://github.com/BMMADHUMITHA/Cordic/assets/134037700/1380eaa9-969e-4b00-9b61-2f25ae8a384c">

<img width="574" alt="image" src="https://github.com/BMMADHUMITHA/Cordic/assets/134037700/7051c0ed-ee44-4d59-ab7e-f508f7a2e294">

#Simulation results in SystemC

<img width="601" alt="image" src="https://github.com/BMMADHUMITHA/Cordic/assets/134037700/14f17a33-6325-4221-84d6-cb2258c42ed0">

<img width="582" alt="image" src="https://github.com/BMMADHUMITHA/Cordic/assets/134037700/daa358af-7d46-47c4-b37b-8fcc2d95cda2">

<img width="748" alt="image" src="https://github.com/BMMADHUMITHA/Cordic/assets/134037700/8f58b538-df5a-401b-aa97-3af495cbc214">

#Dashboard of SystemC Synthesis

<img width="366" alt="image" src="https://github.com/BMMADHUMITHA/Cordic/assets/134037700/bce2643e-bda8-4fd6-93b6-cb6847d6a53d">

#RTL Summary of SystemC synthesis

<img width="504" alt="image" src="https://github.com/BMMADHUMITHA/Cordic/assets/134037700/23725b72-6ee1-4108-8171-5e6fc573ada8">

#Resources used in SystemC synthesis

<img width="501" alt="image" src="https://github.com/BMMADHUMITHA/Cordic/assets/134037700/0c36c3f6-3e3d-4c07-a3e7-ff1fc6d1d24c">

#Timing Report of SystemC synthesis

<img width="464" alt="image" src="https://github.com/BMMADHUMITHA/Cordic/assets/134037700/1ef2d02f-762d-4374-8e3c-20a417ab842a">

#Registers used in SystemC synthesis

<img width="463" alt="image" src="https://github.com/BMMADHUMITHA/Cordic/assets/134037700/13b410e7-94af-40de-bc67-04dbf43b2805">

#Muxes used in SystemC synthesis

<img width="458" alt="image" src="https://github.com/BMMADHUMITHA/Cordic/assets/134037700/52edf647-3493-4a2a-a931-46793f8713e0">

#Part library used in SystemC synthesis

<img width="458" alt="image" src="https://github.com/BMMADHUMITHA/Cordic/assets/134037700/c7a3e9c9-2bf6-4ebc-adca-a7a2b4bd001e">

#RTL Verilog netlist generated after SystemC synthesis

<img width="464" alt="image" src="https://github.com/BMMADHUMITHA/Cordic/assets/134037700/8dde3e17-f964-4232-acb3-8e751a6aaab1">

#RTL Contents in SystemC synthesis

<img width="464" alt="image" src="https://github.com/BMMADHUMITHA/Cordic/assets/134037700/4c67d506-5a0b-4881-b41b-50df6378b290">

#Netlist schematic after SystemC synthesis

<img width="461" alt="image" src="https://github.com/BMMADHUMITHA/Cordic/assets/134037700/137257e7-c0f7-4fd9-bb00-ce9f224d7f87">

#Timing report after System C synthesis 

<img width="389" alt="image" src="https://github.com/BMMADHUMITHA/Cordic/assets/134037700/5d08ef42-5e89-42e1-b7ee-71ba4fb1d93a">

#Power report after System C synthesis 

<img width="257" alt="image" src="https://github.com/BMMADHUMITHA/Cordic/assets/134037700/74e5c254-931a-4952-a241-cafcc3463eb8">

#Area report after System C synthesis

<img width="226" alt="image" src="https://github.com/BMMADHUMITHA/Cordic/assets/134037700/f7642876-d94a-4598-a47b-cd8954602d71">

#Timing and area report after System C synthesis 

<img width="241" alt="image" src="https://github.com/BMMADHUMITHA/Cordic/assets/134037700/50430ee7-eb3f-47ed-b032-f885b715c7a7">

#Hierarchy report with design rule violations report after System C synthesis 

<img width="221" alt="image" src="https://github.com/BMMADHUMITHA/Cordic/assets/134037700/626c9471-8ee4-4703-843a-1c8e4976c271">

#Summary report after System C synthesis 

<img width="206" alt="image" src="https://github.com/BMMADHUMITHA/Cordic/assets/134037700/79ab6a63-d8e6-4fd9-8c01-0ca592700f8e">


















