============================================================
  Generated by:           Encounter(R) RTL Compiler v14.10-s022_1
  Generated on:           Jul 25 2021  02:01:29 pm
  Module:                 ms_es_ordered_cas_by4_mul_synth
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock clk)                 launch                                    0 R 
TOP
  genblk1[0].genblk1.sng
    ctr
      countval_reg[3]/CLK                               0             0 R 
      countval_reg[3]/Q     DFFSR             1  1.5   10  +115     115 F 
      drc_bufs114/A                                          +0     115   
      drc_bufs114/Y         BUFX2             4 10.7   14   +42     156 F 
    ctr/countval[3] 
    g388/A                                                   +0     156   
    g388/Y                  INVX1             1  2.5    0    +3     160 R 
    g385/A                                                   +0     160   
    g385/Y                  OR2X1             2  5.0   36   +47     207 R 
    g383/C                                                   +0     207   
    g383/Y                  NAND3X1           1  1.5   16   +15     222 F 
    drc_bufs398/A                                            +0     222   
    drc_bufs398/Y           BUFX2             1  1.9    2   +34     255 F 
    g382/C                                                   +0     255   
    g382/Y                  OAI21X1           1  2.8   26   +18     273 R 
    g378/A                                                   +0     273   
    g378/Y                  AOI22X1           1  1.5   34   +35     308 F 
    drc_bufs399/A                                            +0     308   
    drc_bufs399/Y           BUFX2             2  3.4    8   +39     347 F 
    drc_bufs396/A                                            +0     347   
    drc_bufs396/Y           INVX1             5 11.6   24   +31     377 R 
    g375/B                                                   +0     377   
    g375/Y                  OR2X1             5 10.8   63   +76     454 R 
    g374/A                                                   +0     454   
    g374/Y                  INVX1             1  1.9    7   +30     483 F 
    g373/C                                                   +0     483   
    g373/Y                  OAI21X1           4  9.2   56   +39     522 R 
  genblk1[0].genblk1.sng/sn_out[0] 
  g174/A                                                     +0     522   
  g174/Y                    AND2X1            1 12.7   80   +63     585 R 
  genblk2.stoch2bin/data_in[3] 
    par_ctr/a[3] 
      p1/a[3] 
        p1/a[3] 
          fa0/cin 
            g2/A                                             +0     585   
            g2/YS           FAX1              1  3.4   12   +94     679 F 
          fa0/s 
          ha0/b 
            g17/B                                            +0     679   
            g17/YS          HAX1              1  4.0   19   +59     738 F 
          ha0/s 
        p1/y[0] 
        g168/A                                               +0     738   
        g168/YC             HAX1              1  8.8   35   +65     802 F 
        g167/B                                               +0     802   
        g167/YC             FAX1              1  7.1   29   +89     891 F 
        g166/C                                               +0     891   
        g166/YS             FAX1              1 10.3   56   +95     986 R 
      p1/y[2] 
      g234/B                                                 +0     986   
      g234/YS               FAX1              2 11.1   34  +106    1092 F 
    par_ctr/y[2] 
    ctr/data_in[2] 
      g658/B                                                 +0    1092   
      g658/YC               FAX1              1  7.1   29   +88    1180 F 
      g654/C                                                 +0    1180   
      g654/YC               FAX1              1  7.1   29   +82    1262 F 
      g650/C                                                 +0    1262   
      g650/YC               FAX1              1  7.1   29   +82    1344 F 
      g646/C                                                 +0    1344   
      g646/YC               FAX1              1  7.1   26   +82    1425 F 
      g642/C                                                 +0    1425   
      g642/YC               FAX1              1  7.1   27   +81    1506 F 
      g638/C                                                 +0    1506   
      g638/YC               FAX1              1  7.1   27   +81    1588 F 
      g634/C                                                 +0    1588   
      g634/YC               FAX1              1 10.9   37   +89    1676 F 
      g2/A                                                   +0    1676   
      g2/YS                 FAX1              1  2.8   21   +84    1760 R 
      g628/A                                                 +0    1760   
      g628/Y                MUX2X1            1  1.5   19   +23    1783 F 
      g627/A                                                 +0    1783   
      g627/Y                INVX1             1  2.0    0    +3    1786 R 
      countval_reg[9]/D     DFFSR                            +0    1786   
      countval_reg[9]/CLK   setup                       0   +70    1857 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                 capture                                5000 R 
                            uncertainty                     -50    4950 R 
--------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    3093ps 
Start-point  : TOP/genblk1[0].genblk1.sng/ctr/countval_reg[3]/CLK
End-point    : TOP/genblk2.stoch2bin/ctr/countval_reg[9]/D
