 
                              Fusion Compiler (TM)

                  Version U-2022.12 for linux64 - Dec 11, 2022
  This release has significant feature enhancements. Please review the Release
                       Notes associated with this release.

                    Copyright (c) 1988 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

fc_shell> gui_start
Load ICV ICCII menu file: /home/tools/synopsys/icvalidator/U-2022.12/etc/tcl-u/Icc2Menu.tcl
 + VUE INFO: Please click View->IC Validator VUE in LayoutWindow menu
            to launch VUE.

 + VUE INFO: Found a usable port: 2446

fc_shell> open_block /home/votegui/proyecto_final/place_and_route/ALU_sin_infc/fusion-compiler/ALU_votegui_init_design:ALU_votegui/clock_opt_cts.design
Information: User units loaded from library 'saed14rvt' (LNK-040)
Opening block 'ALU_votegui_init_design:ALU_votegui/clock_opt_cts.design' in edit mode
fc_shell> link_block
Using libraries: ALU_votegui_init_design saed14rvt saed14hvt saed14lvt saed14slvt saed14rvt_dlvl saed14hvt_dlvl saed14lvt_dlvl saed14slvt_dlvl saed14rvt_ulvl saed14hvt_ulvl saed14lvt_ulvl saed14slvt_ulvl saed14rvt_pg saed14hvt_pg saed14lvt_pg saed14slvt_pg
Warning: In library ALU_votegui_init_design, no block views exist for block ALU_votegui. (LNK-064)
Visiting block ALU_votegui_init_design:ALU_votegui/clock_opt_cts.design
Design 'ALU_votegui' was successfully linked.
1
fc_shell> 
####################################################################################################
# Descripcion: Script para sintetizar las redes de clock
# Autores: Pablo Sosa - David Sosa
####################################################################################################
####################################################################################################
# Inicializacion de la ejecucion
####################################################################################################
# Configuracion del directorio de busqueda de scripts
set search_path ". scripts"
. scripts
# Variables y procs que son utilizados en todo el flujo
source "config_tecnologia.tcl"
source "config_herramienta.tcl"
0.1
source "config_design.tcl"
source "procs.tcl"
# Separador de mensajes
set sep [string repeat = 100]
====================================================================================================
# Numero de procesadores, digitos significativos y unidades
set_host_options -max_cores $num_procesadores
1
set_app_options -name shell.common.report_default_significant_digits -value 3 ; # Por defecto 2
shell.common.report_default_significant_digits 3
set_user_units -type power -value 1mW
1
set_user_units -type capacitance -value 1pF
1
# Directorios para archivos de salida
if !{[file exists $dir_reportes]} {file mkdir $dir_reportes}
if !{[file exists $dir_salidas]} {file mkdir $dir_salidas}
if !{[file exists $dir_logs]} {file mkdir $dir_logs}
# Informacion de la ejecucion en el log
puts 
Error: wrong # args: should be "puts ?-nonewline? ?channelId? string"
        Use error_info for more info. (CMD-013)
Information: script '/tmp/fc_shell-be-2.NnatQZ'
                stopped at line 16 due to error. (CMD-081)
Extended error info:
wrong # args: should be "puts ?-nonewline? ?channelId? string"
    while executing
"puts "
    (file "/tmp/fc_shell-be-2.NnatQZ" line 16)
 -- End Extended Error Info
# Directorios para archivos de salida
if !{[file exists $dir_reportes]} {file mkdir $dir_reportes}
if !{[file exists $dir_salidas]} {file mkdir $dir_salidas}
if !{[file exists $dir_logs]} {file mkdir $dir_logs}# Informacion de la ejecucion en el log
puts "INFO: Informacion de la ejecucion"
INFO: Informacion de la ejecucion
puts " - Maquina: [sh hostname]"
 - Maquina: laurenz
puts " - Fecha: [date]"
 - Fecha: Mon Apr 28 07:29:39 2025
puts " - ID proceso: [pid]"
 - ID proceso: 27725
puts " - Directorio: [pwd]" - Directorio: /home/votegui/proyecto_final/place_and_route/ALU_sin_infc/fusion-compiler
set etapa_anterior "clock_opt_cts"
clock_opt_cts
set etapa_actual "clock_opt_opto"clock_opt_opto
puts "\nINFO: Etapa actual: ${etapa_actual}\n"
INFO: Etapa actual: clock_opt_opto

file mkdir ${dir_reportes}/${etapa_actual}# Directorios para categoria de reportes
set dir_estado "estado"
estado
file mkdir ${dir_reportes}/${etapa_actual}/${dir_estado}
set dir_escenarios "escenarios"
escenarios
file mkdir ${dir_reportes}/${etapa_actual}/${dir_escenarios}
set dir_ems "base_datos_ems"
base_datos_ems
file mkdir ${dir_reportes}/${etapa_actual}/${dir_ems}
set dir_clocks "clocks"
clocks
file mkdir ${dir_reportes}/${etapa_actual}/${dir_clocks}
set dir_configuraciones "configuraciones"
configuraciones
file mkdir ${dir_reportes}/${etapa_actual}/${dir_configuraciones}
set dir_timing "timing"
timing
file mkdir ${dir_reportes}/${etapa_actual}/${dir_timing}
set dir_potencia "potencia"
potencia
file mkdir ${dir_reportes}/${etapa_actual}/${dir_potencia}# Informacion de comienzo
set tiempo_comienzo [clock seconds]
1745836210
puts "\nINFO: Comienzo: [clock format $tiempo_comienzo -format {%H:%M:%S - %d %b %Y}]\n"

INFO: Comienzo: 07:30:10 - 28 Apr 2025

####################################################################################################
# Apertura de la libreria del diseno
####################################################################################################
set_svf ${dir_salidas}/${etapa_actual}.svf1
#open_lib $nombre_design
copy_block -from ${nombre_design}/${etapa_anterior} -to ${nombre_design}/${etapa_actual}
{ALU_votegui_init_design:ALU_votegui/clock_opt_opto.design}
current_block ${nombre_design}/${etapa_actual}
{ALU_votegui_init_design:ALU_votegui/clock_opt_opto.design}
link_blockUsing libraries: ALU_votegui_init_design saed14rvt saed14hvt saed14lvt saed14slvt saed14rvt_dlvl saed14hvt_dlvl saed14lvt_dlvl saed14slvt_dlvl saed14rvt_ulvl saed14hvt_ulvl saed14lvt_ulvl saed14slvt_ulvl saed14rvt_pg saed14hvt_pg saed14lvt_pg saed14slvt_pg
Warning: In library ALU_votegui_init_design, no block views exist for block ALU_votegui. (LNK-064)
Visiting block ALU_votegui_init_design:ALU_votegui/clock_opt_opto.design
Design 'ALU_votegui' was successfully linked.
1
####################################################################################################
# Descripcion: Script para sintetizar las redes de clock
# Autores: Pablo Sosa - David Sosa
####################################################################################################
####################################################################################################
# Inicializacion de la ejecucion
####################################################################################################
# Configuracion del directorio de busqueda de scripts
set search_path ". scripts"
. scripts
# Variables y procs que son utilizados en todo el flujo
source "config_tecnologia.tcl"
source "config_herramienta.tcl"
0.1
source "config_design.tcl"
source "procs.tcl"
# Separador de mensajes
set sep [string repeat = 100]
====================================================================================================
# Numero de procesadores, digitos significativos y unidades
set_host_options -max_cores $num_procesadores
1
set_app_options -name shell.common.report_default_significant_digits -value 3 ; # Por defecto 2
shell.common.report_default_significant_digits 3
set_user_units -type power -value 1mW
1
set_user_units -type capacitance -value 1pF
1
# Directorios para archivos de salida
if !{[file exists $dir_reportes]} {file mkdir $dir_reportes}
if !{[file exists $dir_salidas]} {file mkdir $dir_salidas}
if !{[file exists $dir_logs]} {file mkdir $dir_logs}
# Informacion de la ejecucion en el log
puts "INFO: Informacion de la ejecucion"
INFO: Informacion de la ejecucion
puts " - Maquina: [sh hostname]"
 - Maquina: laurenz
puts " - Fecha: [date]"
 - Fecha: Mon Apr 28 07:30:43 2025
puts " - ID proceso: [pid]"
 - ID proceso: 27725
puts " - Directorio: [pwd]"
 - Directorio: /home/votegui/proyecto_final/place_and_route/ALU_sin_infc/fusion-compiler
set etapa_anterior "clock_opt_cts"
clock_opt_cts
set etapa_actual "clock_opt_opto"
clock_opt_opto
puts "\nINFO: Etapa actual: ${etapa_actual}\n"

INFO: Etapa actual: clock_opt_opto

file mkdir ${dir_reportes}/${etapa_actual}
# Directorios para categoria de reportes
set dir_estado "estado"
estado
file mkdir ${dir_reportes}/${etapa_actual}/${dir_estado}
set dir_escenarios "escenarios"
escenarios
file mkdir ${dir_reportes}/${etapa_actual}/${dir_escenarios}
set dir_ems "base_datos_ems"
base_datos_ems
file mkdir ${dir_reportes}/${etapa_actual}/${dir_ems}
set dir_clocks "clocks"
clocks
file mkdir ${dir_reportes}/${etapa_actual}/${dir_clocks}
set dir_configuraciones "configuraciones"
configuraciones
file mkdir ${dir_reportes}/${etapa_actual}/${dir_configuraciones}
set dir_timing "timing"
timing
file mkdir ${dir_reportes}/${etapa_actual}/${dir_timing}
set dir_potencia "potencia"
potencia
file mkdir ${dir_reportes}/${etapa_actual}/${dir_potencia}
# Informacion de comienzo
set tiempo_comienzo [clock seconds]
1745836243
puts "\nINFO: Comienzo: [clock format $tiempo_comienzo -format {%H:%M:%S - %d %b %Y}]\n"

INFO: Comienzo: 07:30:43 - 28 Apr 2025

####################################################################################################
# Apertura de la libreria del diseno
####################################################################################################
set_svf ${dir_salidas}/${etapa_actual}.svf
1
#open_lib $nombre_design
copy_block -from ${nombre_design}/${etapa_anterior} -to ${nombre_design}/${etapa_actual}
Error: copy_block failed. Block 'ALU_votegui/clock_opt_opto.design' in library 'ALU_votegui_init_design' is modified. (DES-018)
Information: script '/tmp/fc_shell-be-2.Qelods'
                stopped at line 74 due to error. (CMD-081)
Extended error info:

    while executing
"copy_block -from ${nombre_design}/${etapa_anterior} -to ${nombre_design}/${etapa_actual}"
    (file "/tmp/fc_shell-be-2.Qelods" line 74)
 -- End Extended Error Info
####################################################################################################
# Descripcion: Script para sintetizar las redes de clock
# Autores: Pablo Sosa - David Sosa
####################################################################################################
####################################################################################################
# Inicializacion de la ejecucion
####################################################################################################
# Configuracion del directorio de busqueda de scripts
set search_path ". scripts"
. scripts
# Variables y procs que son utilizados en todo el flujo
source "config_tecnologia.tcl"
source "config_herramienta.tcl"
0.1
source "config_design.tcl"
source "procs.tcl"
# Separador de mensajes
set sep [string repeat = 100]
====================================================================================================
# Numero de procesadores, digitos significativos y unidades
set_host_options -max_cores $num_procesadores
1
set_app_options -name shell.common.report_default_significant_digits -value 3 ; # Por defecto 2
shell.common.report_default_significant_digits 3
set_user_units -type power -value 1mW
1
set_user_units -type capacitance -value 1pF
1
# Directorios para archivos de salida
if !{[file exists $dir_reportes]} {file mkdir $dir_reportes}
if !{[file exists $dir_salidas]} {file mkdir $dir_salidas}
if !{[file exists $dir_logs]} {file mkdir $dir_logs}
# Informacion de la ejecucion en el log
puts "INFO: Informacion de la ejecucion"
INFO: Informacion de la ejecucion
puts " - Maquina: [sh hostname]"
 - Maquina: laurenz
puts " - Fecha: [date]"
 - Fecha: Mon Apr 28 07:30:49 2025
puts " - ID proceso: [pid]"
 - ID proceso: 27725
puts " - Directorio: [pwd]"
 - Directorio: /home/votegui/proyecto_final/place_and_route/ALU_sin_infc/fusion-compiler
set etapa_anterior "clock_opt_cts"
clock_opt_cts
set etapa_actual "clock_opt_opto"
clock_opt_opto
puts "\nINFO: Etapa actual: ${etapa_actual}\n"

INFO: Etapa actual: clock_opt_opto

file mkdir ${dir_reportes}/${etapa_actual}
# Directorios para categoria de reportes
set dir_estado "estado"
estado
file mkdir ${dir_reportes}/${etapa_actual}/${dir_estado}
set dir_escenarios "escenarios"
escenarios
file mkdir ${dir_reportes}/${etapa_actual}/${dir_escenarios}
set dir_ems "base_datos_ems"
base_datos_ems
file mkdir ${dir_reportes}/${etapa_actual}/${dir_ems}
set dir_clocks "clocks"
clocks
file mkdir ${dir_reportes}/${etapa_actual}/${dir_clocks}
set dir_configuraciones "configuraciones"
configuraciones
file mkdir ${dir_reportes}/${etapa_actual}/${dir_configuraciones}
set dir_timing "timing"
timing
file mkdir ${dir_reportes}/${etapa_actual}/${dir_timing}
set dir_potencia "potencia"
potencia
file mkdir ${dir_reportes}/${etapa_actual}/${dir_potencia}
# Informacion de comienzo
set tiempo_comienzo [clock seconds]
1745836249
puts "\nINFO: Comienzo: [clock format $tiempo_comienzo -format {%H:%M:%S - %d %b %Y}]\n"

INFO: Comienzo: 07:30:49 - 28 Apr 2025

####################################################################################################
# Apertura de la libreria del diseno
####################################################################################################
set_svf ${dir_salidas}/${etapa_actual}.svf
1
#open_lib $nombre_design
copy_block -from ${nombre_design}/${etapa_anterior} -to ${nombre_design}/${etapa_actual}
Error: copy_block failed. Block 'ALU_votegui/clock_opt_opto.design' in library 'ALU_votegui_init_design' is modified. (DES-018)
Information: script '/tmp/fc_shell-be-2.jBaIFW'
                stopped at line 74 due to error. (CMD-081)
Extended error info:

    while executing
"copy_block -from ${nombre_design}/${etapa_anterior} -to ${nombre_design}/${etapa_actual}"
    (file "/tmp/fc_shell-be-2.jBaIFW" line 74)
 -- End Extended Error Info
# Escenarios y tipos de celdas
####################################################################################################
# Activa los escenarios elegidos para esta etapa
if {$escenarios_activos_clock_opt_opto != ""} {
        set_scenario_status -active false [get_scenarios -filter active]
        set_scenario_status -active true $escenarios_activos_clock_opt_opto
}
Scenario func::hold_ff0p88v125c (mode func corner hold_ff0p88v125c) is configured for hold/leakage_power/max_transition/min_capacitance, but is inactive.
Scenario func::setup_ss0p72v125c (mode func corner setup_ss0p72v125c) is configured for setup/leakage_power/dynamic_power/max_transition/max_capacitance, but is inactive.
Scenario func::setup_ss0p72v125c (mode func corner setup_ss0p72v125c) is active for setup/leakage_power/dynamic_power/max_transition/max_capacitance analysis.
Scenario func::hold_ff0p88v125c (mode func corner hold_ff0p88v125c) is active for hold/leakage_power/max_transition/min_capacitance analysis.
1
# Propaga los clocks y computa las latencias de IO para modos o corners que no estan activos durante la etapa clock_opt_cts
synthesize_clock_trees -propagate_only
Information: Starting 'synthesize_clock_trees' (FLW-8000)
Information: Time: 2025-04-28 07:31:03 / Session: 0.08 hr / Command: 0.00 hr / Memory: 1205 MB (FLW-8100)
Information: Timer using 8 threads
Information: Corner hold_ff0p88v125c: no PVT mismatches. (PVT-032)
Information: Corner setup_ss0p72v125c: no PVT mismatches. (PVT-032)
INFO: updateGlobalOptions
INFO: use Native GDC
Information: All clock objects will be converted from ideal to propagated clock during CTS. (CTS-105)
 Run time for cts 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Information: Ending 'synthesize_clock_trees' (FLW-8001)
Information: Time: 2025-04-28 07:31:03 / Session: 0.08 hr / Command: 0.00 hr / Memory: 1209 MB (FLW-8100)
1
compute_clock_latency
Information: The stitching and editing of coupling caps is turned OFF for design 'ALU_votegui_init_design:ALU_votegui/clock_opt_opto.design'. (TIM-125)
Information: Design ALU_votegui has 475 nets, 0 global routed, 13 detail routed. (NEX-024)
Information: The stitching and editing of coupling caps is turned OFF for design 'ALU_votegui_init_design:ALU_votegui/clock_opt_opto.design'. (TIM-125)
Information: The RC mode used is CTO for design 'ALU_votegui'. (NEX-022)
Information: Design Average RC for design ALU_votegui  (NEX-011)
Information: r = 2.192811 ohm/um, via_r = 0.637081 ohm/cut, c = 0.100154 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.437384 ohm/um, via_r = 0.662179 ohm/cut, c = 0.091588 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 473, routed nets = 13, across physical hierarchy nets = 0, parasitics cached nets = 24, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     enabled
Advanced Receiver Model:                   disabled
ML Acceleration:                           off
************************************************************

Mode:func             Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
CLOCK_MAIN   Yes     0.0374  0.0374  0.0390  0.0390   hold_ff0p88v125c
CLOCK_MAIN   Yes     0.0655  0.0655  0.0686  0.0686   setup_ss0p72v125c
vir_CLOCK_MAIN No        --      --      --      --   --
gen_clk_div2 Yes     0.0373  0.0373  0.0391  0.0391   hold_ff0p88v125c
gen_clk_div2 Yes     0.0681  0.0681  0.0718  0.0718   setup_ss0p72v125c
gen_clk_div4 Yes     0.0427  0.0427  0.0459  0.0459   hold_ff0p88v125c
gen_clk_div4 Yes     0.0766  0.0766  0.0826  0.0826   setup_ss0p72v125c
gen_clk_div8 Yes     0.0444  0.0444  0.0486  0.0486   hold_ff0p88v125c
gen_clk_div8 Yes     0.0805  0.0805  0.0881  0.0881   setup_ss0p72v125c

Information: The stitching and editing of coupling caps is turned OFF for design 'ALU_votegui_init_design:ALU_votegui/clock_opt_opto.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 473, routed nets = 13, across physical hierarchy nets = 0, parasitics cached nets = 473, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario func::hold_ff0p88v125c pathgroup **clock_gating_default**
Target path group: scenario func::setup_ss0p72v125c pathgroup **clock_gating_default**
Information: CCD will use corner setup_ss0p72v125c for honoring max prepone/postpone limits
CCD-Info: Adjusting IO clock latencies to improve timing (ccd.adjust_io_clock_latency = true)
@ CG solver holdWeight = 0.100000
@ CG solver setupWeight = 1.000000
@ CG solver delayCostWeight = 5.000000
@ CG solver zeroDirWeight = 5.000000
INFO: Clock latencies not changed

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
1
# Restricciones de uso de celdas estandar (set_lib_cell_purpose: Dont use, tie cells, arreglos de hold y CTS)
source "set_lib_cell_purpose.tcl"
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_TIE1_4.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_TIE1_V1_2.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_TIE1_V1ECO_1.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_TIE1_PV1ECO_1.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_TIE0_4.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_TIE0_V1_2.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_TIE0_PV1ECO_1.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_ADDF_V1_0P5.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_ADDF_V1_1.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_ADDF_V1_2.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_ADDF_V2_0P5.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_ADDF_V2_1.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_ADDF_V2_2.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_ADDH_0P5.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_ADDH_1.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_ADDH_2.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_ADDH_4.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_DEL_L4D100_1.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_DEL_L4D100_2.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_DEL_R2V1_1.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_DEL_R2V1_2.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_DEL_R2V2_1.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_DEL_R2V2_2.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_DEL_R2V3_1.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_DEL_R2V3_2.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_DEL_PR2V2_1.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_ADDF_V1_0P5.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_ADDF_V1_1.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_ADDF_V1_2.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_ADDF_V2_0P5.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_ADDF_V2_1.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_ADDF_V2_2.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_ADDH_0P5.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_ADDH_1.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_ADDH_2.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_ADDH_4.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14slvt:SAEDSLVT14_INV_S_0P5.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14slvt:SAEDSLVT14_INV_S_0P75.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14slvt:SAEDSLVT14_INV_S_10.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14slvt:SAEDSLVT14_INV_S_12.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14slvt:SAEDSLVT14_INV_S_16.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14slvt:SAEDSLVT14_INV_S_1P5.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14slvt:SAEDSLVT14_INV_S_1.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14slvt:SAEDSLVT14_INV_S_20.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14slvt:SAEDSLVT14_INV_S_2.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14slvt:SAEDSLVT14_INV_S_3.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
# Carga archivo con restricciones de uso de VT
source "multi_vt_constraints.tcl"
Information: The command 'set_threshold_voltage_group_type' cleared the undo history. (UNDO-016)
# Configuraciones de clock_opt_opto# set_stage: Comando para aplicar configuraciones por etapa
# Configuraciones de "set_stage -step cts"
set_app_options -name time.remove_clock_reconvergence_pessimism -value true
time.remove_clock_reconvergence_pessimism true
set_app_options -name time.si_enable_analysis -value false
time.si_enable_analysis false
set_app_options -name ccd.timing_effort -value high
ccd.timing_effort high
set_app_options -name ccd.fmax_optimization_effort -value high
ccd.fmax_optimization_effort high
# Prefijos
set_app_options -name opt.common.user_instance_name_prefix -value clock_opt_opto_
opt.common.user_instance_name_prefix clock_opt_opto_
set_app_options -name cts.common.user_instance_name_prefix -value clock_opt_opto_cts_cts.common.user_instance_name_prefix clock_opt_opto_cts_
# Para "set_qor_strategy -metric timing", deshabilita el analisis de dynamic power y leakage power en los escenarios activos para optimizacion
# Los escenarios de analisis de potencia se restableceran despues de las optimizaciones para reportar
if {$metrica_estrategia_qor == "timing"} {
    set escenarios_leakage [get_object_name [get_scenarios -filter active==true&&leakage_power==true]]
    set escenarios_dinamica [get_object_name [get_scenarios -filter active==true&&dynamic_power==true]]

    if {[llength $escenarios_leakage] > 0 || [llength $escenarios_dinamica] > 0} {
        puts "\nINFO: Deshabilitando el analisis de potencia leakage para $escenarios_leakage y potencia dinamica para $escenarios_dinamica\n"
        set_scenario_status -leakage_power false -dynamic_power false [get_scenarios "$escenarios_leakage $escenarios_dinamica"]
    }
}
INFO: Deshabilitando el analisis de potencia leakage para func::hold_ff0p88v125c func::setup_ss0p72v125c y potencia dinamica para func::setup_ss0p72v125c

Scenario func::hold_ff0p88v125c (mode func corner hold_ff0p88v125c) is active for hold/max_transition/min_capacitance analysis.
Scenario func::setup_ss0p72v125c (mode func corner setup_ss0p72v125c) is active for setup/max_transition/max_capacitance analysis.
Scenario func::setup_ss0p72v125c (mode func corner setup_ss0p72v125c) is active for setup/max_transition/max_capacitance analysis.
1
# Chequeos y reportes intermedios
####################################################################################################
redirect -tee -file ${dir_reportes}/${etapa_actual}/${dir_configuraciones}/app_options_inicio.rpt {report_app_options -non_default *}
Information: option 'dft.scan.connect_clock_gate_test_enables' cannot be set to false by user (DFT-3161)
****************************************
Report : app_option
           -non_default
Design : ALU_votegui
Version: U-2022.12
Date   : Mon Apr 28 07:32:12 2025
****************************************
Name                                                       Type       Value               User-value          User-default System-default Scope      Status     Source
---------------------------------------------------------- ---------- ------------------- ------------------- ------------ -------------- ---------- ---------- ----------------------------
ccd.fmax_optimization_effort                               enum       high                high                --           low            block      normal     /tmp/fc_shell-be-2.dVlTVn:6
ccd.post_route_buffer_removal                              bool       true                true                --           false          block      normal     --
ccd.timing_effort                                          enum       high                high                --           medium         block      normal     /tmp/fc_shell-be-2.dVlTVn:5
clock_opt.flow.enable_clock_power_recovery                 string     none                none                --           auto           block      normal     --
clock_opt.flow.enable_power                                bool       false               false               --           true           block      normal     --
clock_opt.place.effort                                     enum       high                high                --           medium         block      normal     --
compile.clockgate.physically_aware                         bool       true                true                --           false          block      normal     --
compile.final_place.effort                                 enum       high                high                --           medium         block      normal     --
compile.flow.autoungroup                                   bool       false               false               --           true           block      normal     --
compile.flow.enable_multibit                               bool       true                true                --           false          block      normal     --
compile.seqmap.enable_register_merging                     bool       false               false               --           true           block      normal     --
compile.seqmap.enable_register_merging_across_bus          bool       false               false               --           true           block      normal     --
compile.seqmap.identify_shift_registers                    bool       false               false               --           true           block      normal     --
cts.common.user_instance_name_prefix                       string     clock_opt_opto_cts_ clock_opt_opto_cts_ --           --             block      normal     /tmp/fc_shell-be-2.NIpQJn:3
design.uniquify_naming_style                               string     ALU_votegui_%s_%d   ALU_votegui_%s_%d   --           %s_%d          block      normal     --
gui.graphics_system                                        enum       native              native              native       auto           global     normal     --
multibit.common.ignore_cell_with_sdc                       bool       true                true                --           false          block      normal     --
opt.area.effort                                            enum       high                high                --           low            block      normal     --
opt.common.user_instance_name_prefix                       string     clock_opt_opto_     clock_opt_opto_     --           --             block      normal     /tmp/fc_shell-be-2.NIpQJn:2
opt.tie_cell.max_fanout                                    integer    50                  50                  --           999            block      normal     --
place.coarse.continue_on_missing_scandef                   bool       true                true                --           false          block      normal     --
place.coarse.enhanced_low_power_effort                     enum       none                none                --           low            block      normal     --
place.common.use_placement_model                           bool       true                true                --           false          block      normal     --
place_opt.final_place.effort                               enum       high                high                --           medium         block      normal     --
place_opt.flow.enable_multibit_banking                     bool       true                true                --           false          block      normal     --
place_opt.flow.enable_multibit_debanking                   bool       true                true                --           false          block      normal     --
place_opt.flow.enable_power                                bool       false               false               --           true           block      normal     --
place_opt.place.congestion_effort                          enum       high                high                --           medium         block      normal     --
plan.pgroute.honor_signal_route_drc                        bool       true                true                --           false          block      normal     --
plan.pgroute.honor_std_cell_drc                            bool       true                true                --           false          block      normal     --
power.enable_activity_persistency                          enum       on                  on                  --           lazy           block      normal     --
power.power_annotation_persistency                         bool       true                true                --           false          block      normal     --
power.report_user_power_groups                             enum       inclusive           inclusive           --           exclusive      block      normal     --
route.common.via_array_mode                                enum       swap                swap                --           all            block      normal     --
route.detail.eco_max_number_of_iterations                  integer    10                  10                  --           -1             block      normal     --
route.detail.insert_redundant_vias_layer_order_low_to_high bool       true                true                --           false          block      normal     --
route.detail.timing_driven                                 bool       true                true                --           false          block      normal     --
route.global.timing_driven                                 bool       true                true                --           false          block      normal     --
route.track.crosstalk_driven                               bool       true                true                --           false          block      normal     --
route.track.timing_driven                                  bool       true                true                --           false          block      normal     --
route_opt.flow.enable_power                                bool       false               false               --           true           block      normal     --
shell.common.report_default_significant_digits             integer    3                   3                   3            2              global     normal     /tmp/fc_shell-be-2.jBaIFW:24
time.case_analysis_propagate_through_icg                   bool       true                true                --           false          block      normal     --
time.enable_clock_to_data_analysis                         bool       true                true                --           false          block      normal     --
time.remove_clock_reconvergence_pessimism                  bool       true                true                --           false          block      normal     /tmp/fc_shell-be-2.dVlTVn:3
---------------------------------------------------------- ---------- ------------------- ------------------- ------------ -------------- ---------- ---------- ----------------------------

There are additional internal differences with no available TBC source.
1
# Reportes de QoR y timing
if {$reportar_qor_intermedio} {
   redirect -file ${dir_reportes}/${etapa_actual}/${dir_estado}/reporte_qor_inicio.rpt {report_qor -scenarios [all_scenarios] -pba_mode [get_app_option_value -name time.pba_optimization_mode] -nosplit}
   redirect -append -file ${dir_reportes}/${etapa_actual}/${dir_estado}/reporte_qor_inicio.rpt {report_qor -summary -pba_mode [get_app_option_value -name time.pba_optimization_mode] -nosplit}
   redirect -tee -file ${dir_reportes}/${etapa_actual}/${dir_timing}/timing_global_inicio.rpt {report_global_timing -pba_mode [get_app_option_value -name time.pba_optimization_mode] -nosplit}
}Information: Timer using 'CRPR'. (TIM-050)
****************************************
Report : global timing
        -format { narrow }
        -report_by design
Design : ALU_votegui
Version: U-2022.12
Date   : Mon Apr 28 07:32:13 2025
****************************************

No setup violations found.


No hold violations found.


1
# Chequeo de configuraciones de la etapa CTS-Opto
redirect -file ${dir_reportes}/${etapa_actual}/${dir_configuraciones}/chequeo_configuraciones.rpt {check_stage_settings -stage pnr -metric ${metrica_estrategia_qor} -step post_cts_opto}
# Flujo de optimizacion de CTS clock_opt final_opto
####################################################################################################
puts "\nINFO: Ejecutando \"clock_opt -from final_opto -to final_opto\"\n"

INFO: Ejecutando "clock_opt -from final_opto -to final_opto"

clock_opt -from final_opto -to final_optoInformation: Starting 'clock_opt -from final_opto -to final_opto' (FLW-8000)
Information: Time: 2025-04-28 07:32:32 / Session: 0.11 hr / Command: 0.00 hr / Memory: 1931 MB (FLW-8100)
INFO: clock_opt is running in balanced flow mode.
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (1184 1200) (48840 48600)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
TEST: runCore upFront-init
TEST: runCore upFront-end
INFO: run stage final_opto (init -> end)
TEST: runCore finalOptoInit-init

Information: Starting clock_opt / final_opto (FLW-8000)
Information: Time: 2025-04-28 07:32:33 / Session: 0.11 hr / Command: 0.00 hr / Memory: 1931 MB (FLW-8100)

Information: The net parasitics of block ALU_votegui are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'ALU_votegui_init_design:ALU_votegui/clock_opt_opto.design'. (TIM-125)
Information: Design ALU_votegui has 475 nets, 0 global routed, 13 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'ALU_votegui'. (NEX-022)
Information: Design Average RC for design ALU_votegui  (NEX-011)
Information: r = 2.192811 ohm/um, via_r = 0.637081 ohm/cut, c = 0.100154 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.437384 ohm/um, via_r = 0.662179 ohm/cut, c = 0.091588 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 473, routed nets = 13, across physical hierarchy nets = 0, parasitics cached nets = 473, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Clock-opt command begin                   CPU:    65 s (  0.02 hr )  ELAPSE:   388 s (  0.11 hr )  MEM-PEAK:  1931 MB
INFO: Removed total 0 routing shapes from 869 signal nets.
Info: update em.

Clock-opt timing update complete          CPU:    65 s (  0.02 hr )  ELAPSE:   388 s (  0.11 hr )  MEM-PEAK:  1931 MB

Clock-opt initial QoR
_____________________
Scenario Mapping Table
1: func::hold_ff0p88v125c
2: func::setup_ss0p72v125c

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: CLOCK_MAIN
8: vir_CLOCK_MAIN
9: gen_clk_div2
10: gen_clk_div4
11: gen_clk_div8
12: reg2out
13: in2reg
14: in2out

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1        -          -      -   0.0000     0.0000      0
    1   2        -          -      -   0.0000     0.0000      0
    1   3        -          -      -   0.0000     0.0000      0
    1   4        -          -      -   0.0000     0.0000      0
    1   5        -          -      -   0.0000     0.0000      0
    1   6        -          -      -   0.0000     0.0000      0
    1   7        -          -      -   0.0000     0.0000      0
    1   8        -          -      -   0.0000     0.0000      0
    1   9        -          -      -   0.0000     0.0000      0
    1  10        -          -      -   0.0000     0.0000      0
    1  11        -          -      -   0.0000     0.0000      0
    1  12        -          -      -   0.0000     0.0000      0
    1  13        -          -      -   0.0000     0.0000      0
    1  14        -          -      -   0.0000     0.0000      0
    2   1   0.0000     0.0000      0        -          -      -
    2   2   0.0000     0.0000      0        -          -      -
    2   3   0.0000     0.0000      0        -          -      -
    2   4   0.0000     0.0000      0        -          -      -
    2   5   0.0000     0.0000      0        -          -      -
    2   6   0.0000     0.0000      0        -          -      -
    2   7   0.0000     0.0000      0        -          -      -
    2   8   0.0000     0.0000      0        -          -      -
    2   9   0.0000     0.0000      0        -          -      -
    2  10   0.0000     0.0000      0        -          -      -
    2  11   0.0000     0.0000      0        -          -      -
    2  12   0.0000     0.0000      0        -          -      -
    2  13   0.0000     0.0000      0        -          -      -
    2  14   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *        -          -        -      -   0.0000     0.0000      0        0     0.0000        -          -
    2   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0          -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0          -       213.12        383        108         19
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0          -       213.12        383
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 8 threads
xDensity is not ready for site component checking. The min area module collection degenerate into union-row mode.
INFO: Cluster Analysis could not get worst leakage scenario, ignored.
Clock-opt initialization complete         CPU:   104 s (  0.03 hr )  ELAPSE:   397 s (  0.11 hr )  MEM-PEAK:  2409 MB
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (1184 1200) (48840 48600)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Current design "technology_node" attribute is set to "s14"
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.legalize.exclude_unfixed_physical_only_cells : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : true
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cells saed14rvt:SAEDRVT14_ADDF_V1_0P5.frame and saed14rvt:SAEDRVT14_DELPROGS4_Y2_24.frame have different supply architectures. (LGL-048)
Warning: Library cell saed14rvt:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14hvt:SAEDHVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14lvt:SAEDLVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14slvt:SAEDSLVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Creating classic rule checker.
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Warning: No tracks defined on metal layer PO. Pin access checking disabled for this layer. (PDC-007)
Layer PO: cached 0 shapes out of 0 total shapes.
Layer M1: cached 0 shapes out of 81 total shapes.
Layer M2: cached 0 shapes out of 19 total shapes.
Layer M3: cached 0 shapes out of 7 total shapes.
Cached 1800 vias out of 5043 total vias.
Information: Advanced placement model is enabled during analysis
Total 0.0600 seconds to build cellmap data including placement model analysis 0.0200 seconds
INFO: creating 28(r) x 28(c) GridCells YDim 1.8 XDim 1.8
INFO: number of GridCells (0x102238ee0): 784
INFO: creating 28(r) x 28(c) GridCells YDim 1.8 XDim 1.8
INFO: number of GridCells (0x102238ee0): 784
Total 0.0000 seconds to load 911 cell instances into cellmap
Moveable cells: 234; Application fixed cells: 11; Macro cells: 0; User fixed cells: 666
0 out of 460 data nets is detail routed, 13 out of 13 clock nets are detail routed and total 473 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 0.8747, cell height 0.6000, cell area 0.5248 for total 245 placed and application fixed cells
Clock-opt optimization Phase 3 Iter  1          0.00        0.00      0.00         -        213.12           -         383              0.11      2409
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (1184 1200) (48840 48600)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 

Clock-opt optimization Phase 4 Iter  1          0.00        0.00      0.00         -        213.12           -         383              0.11      2482
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Zbuf: Gathering all scenarios
Using default layer M5
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0
maxCornerId = 2
corner=setup_ss0p72v125c, tran factor=1.0000 (0.0277 / 0.0277)
corner=hold_ff0p88v125c, tran factor=0.8781 (0.0244 / 0.0277)
Zbuf: Gathering all scenarios
bmap: stepx = stepy = 3000
creating bmap
bmap: turning on hybrid site aware
DB units per micron : 1000
INFO: New Levelizer turned on
Zbuf: Gathering all scenarios
Clock-opt optimization Phase 4 Iter  2          0.00        0.00      0.00         -        213.12           -         383              0.11      2514

CCL: Total Usage Adjustment : 1
INFO: Derive row count 20 from GR congestion map (83/4)
INFO: Derive col count 20 from GR congestion map (83/4)
Convert timing mode ...
Clock-opt optimization Phase 5 Iter  1          0.00        0.00      0.00         -        213.12           -         383              0.12      2680
Clock-opt optimization Phase 5 Iter  2          0.00        0.00      0.00         -        213.12           -         383              0.12      2680
Clock-opt optimization Phase 5 Iter  3          0.00        0.00      0.00         -        213.12           -         383              0.12      2680
Clock-opt optimization Phase 5 Iter  4          0.00        0.00      0.00         -        213.12           -         383              0.12      2680
Corner Scaling is off, multiplier is 1.000000
Zbuf: Gathering all scenarios
Using default layer M5
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0
maxCornerId = 2
corner=setup_ss0p72v125c, tran factor=1.0000 (0.0277 / 0.0277)
corner=hold_ff0p88v125c, tran factor=0.8781 (0.0244 / 0.0277)
Zbuf: Gathering all scenarios
bmap: stepx = stepy = 3000
creating bmap
bmap: turning on hybrid site aware
DB units per micron : 1000
Clock-opt optimization Phase 5 Iter  5          0.00        0.00      0.00         -        213.12           -         383              0.12      2712
Clock-opt optimization Phase 5 Iter  6          0.00        0.00      0.00         -        213.12           -         383              0.12      2712
Clock-opt optimization Phase 5 Iter  7          0.00        0.00      0.00         -        213.12           -         383              0.12      2712
Clock-opt optimization Phase 5 Iter  8          0.00        0.00      0.00         -        213.12           -         383              0.12      2712
Clock-opt optimization Phase 5 Iter  9          0.00        0.00      0.00         -        213.12           -         383              0.12      2712
Clock-opt optimization Phase 5 Iter 10          0.00        0.00      0.00         -        213.12           -         383              0.12      2712
Zbuf: Gathering all scenarios
Clock-opt optimization Phase 5 Iter 11          0.00        0.00      0.00         -        213.12           -         383              0.12      2712
Clock-opt optimization Phase 5 Iter 12          0.00        0.00      0.00         -        213.12           -         383              0.12      2712
Clock-opt optimization Phase 5 Iter 13          0.00        0.00      0.00         -        213.12           -         383              0.12      2712
Clock-opt optimization Phase 5 Iter 14          0.00        0.00      0.00         -        213.12           -         383              0.12      2712
Clock-opt optimization Phase 5 Iter 15          0.00        0.00      0.00         -        213.12           -         383              0.12      2712

Clock-opt optimization Phase 6 Iter  1          0.00        0.00      0.00         -        213.12           -         383              0.12      2712
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1', which is different from the scoped value '1.0'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)

Clock-opt optimization Phase 7 Iter  1          0.00        0.00      0.00         -        213.12           -         383              0.12      2712
INFO: New Levelizer turned on
INFO: New Levelizer turned on

Clock-opt optimization Phase 8 Iter  1          0.00        0.00      0.00         -        211.39           -         377              0.12      2712
INFO: New Levelizer turned on

Clock-opt optimization Phase 9 Iter  1          0.00        0.00      0.00         -        210.72           -         377              0.12      2712
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Zbuf: Gathering all scenarios
Using default layer M5
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0
maxCornerId = 2
corner=setup_ss0p72v125c, tran factor=1.0000 (0.0277 / 0.0277)
corner=hold_ff0p88v125c, tran factor=0.8781 (0.0244 / 0.0277)
Zbuf: Gathering all scenarios
bmap: stepx = stepy = 3000
creating bmap
bmap: turning on hybrid site aware
DB units per micron : 1000
INFO: New Levelizer turned on
Zbuf: Gathering all scenarios
Clock-opt optimization Phase 9 Iter  2          0.00        0.00      0.00         -        210.72           -         377              0.12      2715

Clock-opt optimization Phase 10 Iter  1         0.00        0.00      0.00         -        210.72           -         377              0.12      2715
Clock-opt optimization Phase 10 Iter  2         0.00        0.00      0.00         -        210.72           -         377              0.12      2715
Clock-opt optimization Phase 10 Iter  3         0.00        0.00      0.00         -        210.72           -         377              0.12      2715
Clock-opt optimization Phase 10 Iter  4         0.00        0.00      0.00         -        210.72           -         377              0.12      2715

Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 11 Iter  1         0.00        0.00      0.00         -        210.72           -         377              0.12      2715
Running post-clock timing-driven placement.
Turning on CRPR.
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Current design "technology_node" attribute is set to "s14"
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.legalize.exclude_unfixed_physical_only_cells : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : true
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cells saed14rvt:SAEDRVT14_ADDF_V1_0P5.frame and saed14rvt:SAEDRVT14_DELPROGS4_Y2_24.frame have different supply architectures. (LGL-048)
Warning: Library cell saed14rvt:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Note - message 'LGL-050' limit (5) exceeded. Remainder will be suppressed.
Total 0.0200 seconds to build cellmap data
INFO: creating 17(r) x 17(c) GridCells YDim 3 XDim 3
INFO: number of GridCells (0xffe75a70): 289
INFO: creating 17(r) x 17(c) GridCells YDim 3 XDim 3
INFO: number of GridCells (0xb0e44f30): 289
Total 0.0100 seconds to load 905 cell instances into cellmap
Moveable cells: 228; Application fixed cells: 11; Macro cells: 0; User fixed cells: 666
0 out of 454 data nets is detail routed, 13 out of 13 clock nets are detail routed and total 467 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 0.8799, cell height 0.6000, cell area 0.5280 for total 239 placed and application fixed cells
Information: Current block utilization is '0.19120', effective utilization is '0.24315'. (OPT-055)
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Start transferring placement data.
Warning: To enable pin track alignment feature, the advanced legalizer has to be turned on using app option "place.legalize.enable_advanced_legalizer".
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Current design "technology_node" attribute is set to "s14"
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.legalize.exclude_unfixed_physical_only_cells : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : true
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cells saed14rvt:SAEDRVT14_ADDF_V1_0P5.frame and saed14rvt:SAEDRVT14_DELPROGS4_Y2_24.frame have different supply architectures. (LGL-048)
Total 0.0200 seconds to build cellmap data
Snapped 228 standard cells to the nearest cellrow to improve the accuracy of congestion analysis.
Information: Coarse placer is using floating point demand from GR.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 9386 
Printing options for 'route.common.*'
common.via_array_mode                                   :        swap                

Printing options for 'route.global.*'
global.timing_driven                                    :        false               

Begin global routing.
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M8
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
rule ndr_leaf equivalent to default rule
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.074 may be too small: wire/via-down 0.074, wire/via-up 0.098. (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 pitch 0.060 may be too small: wire/via-down 0.098, wire/via-up 0.060. (ZRT-026)
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 pitch 0.074 may be too small: wire/via-down 0.060, wire/via-up 0.080. (ZRT-026)
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 4.000 may be too small: wire/via-down 4.500, wire/via-up 4.000. (ZRT-026)
Transition layer name: M3(2)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.04 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.04 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_ADDH_0P5/CO has no valid via regions. (ZRT-044)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   32  Alloctr   33  Proc   16 
[End of Read DB] Total (MB): Used   39  Alloctr   40  Proc 9402 
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,50.02um,49.80um)
Number of routing layers = 10
layer M1, dir Ver, min width = 0.034um, min space = 0.026um pitch = 0.074um
layer M2, dir Hor, min width = 0.034um, min space = 0.026um pitch = 0.06um
layer M3, dir Ver, min width = 0.034um, min space = 0.026um pitch = 0.074um
layer M4, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M5, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M6, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M7, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M8, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M9, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer MRDL, dir Hor, min width = 2um, min space = 2um pitch = 4um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Tech Data] Total (MB): Used   41  Alloctr   42  Proc 9418 
Net statistics:
Total number of nets     = 469
Number of nets to route  = 459
Number of nets with min-layer-mode soft = 13
Number of nets with min-layer-mode soft-cost-medium = 13
3 nets are partially connected,
 of which 3 are detail routed and 0 are global routed.
10 nets are fully connected,
 of which 10 are detail routed and 0 are global routed.
12 nets have non-default rule ndr_2w2s
         12 non-user-specified nets, 12 non-user-specified clock nets, 0 user-specified nets
Net length statistics: 
Net Count(Ignore Fully Rted) 459, Total Half Perimeter Wire Length (HPWL) 4414 microns
HPWL   0 ~   50 microns: Net Count      452     Total HPWL         3926 microns
HPWL  50 ~  100 microns: Net Count        7     Total HPWL          488 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   41  Alloctr   42  Proc 9418 
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 83 gCells
Average gCell capacity  0.72     on layer (1)    M1
Average gCell capacity  9.21     on layer (2)    M2
Average gCell capacity  6.71     on layer (3)    M3
Average gCell capacity  4.45     on layer (4)    M4
Average gCell capacity  4.53     on layer (5)    M5
Average gCell capacity  4.39     on layer (6)    M6
Average gCell capacity  4.57     on layer (7)    M7
Average gCell capacity  4.11     on layer (8)    M8
Average gCell capacity  3.39     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 8.16  on layer (1)    M1
Average number of tracks per gCell 10.01         on layer (2)    M2
Average number of tracks per gCell 8.16  on layer (3)    M3
Average number of tracks per gCell 5.01  on layer (4)    M4
Average number of tracks per gCell 5.04  on layer (5)    M5
Average number of tracks per gCell 5.01  on layer (6)    M6
Average number of tracks per gCell 5.04  on layer (7)    M7
Average number of tracks per gCell 5.01  on layer (8)    M8
Average number of tracks per gCell 5.04  on layer (9)    M9
Average number of tracks per gCell 0.17  on layer (10)   MRDL
Number of gCells = 68890
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Congestion Map] Total (MB): Used   44  Alloctr   45  Proc 9418 
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 83 gCells
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   44  Alloctr   45  Proc 9418 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    4  Alloctr    4  Proc    0 
[End of Build Data] Total (MB): Used   44  Alloctr   45  Proc 9418 
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 83 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc   80 
[End of Blocked Pin Detection] Total (MB): Used  148  Alloctr  149  Proc 9498 
Information: Using 8 threads for routing. (ZRT-444)
Information: Placement fast mode ON
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~271.0000um (451 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 83 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  148  Alloctr  149  Proc 9498 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     5 Max = 2 GRCs =     9 (0.07%)
Initial. H routing: Overflow =     1 Max = 1 (GRCs =  2) GRCs =     2 (0.03%)
Initial. V routing: Overflow =     3 Max = 2 (GRCs =  1) GRCs =     7 (0.10%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.01%)
Initial. M3         Overflow =     3 Max = 2 (GRCs =  1) GRCs =     6 (0.09%)
Initial. M4         Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.01%)
Initial. M5         Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.01%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 4074.12
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 1715.29
Initial. Layer M3 wire length = 1848.17
Initial. Layer M4 wire length = 435.51
Initial. Layer M5 wire length = 39.37
Initial. Layer M6 wire length = 32.35
Initial. Layer M7 wire length = 0.59
Initial. Layer M8 wire length = 2.83
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 2252
Initial. Via VIA12SQ_C count = 771
Initial. Via VIA23SQ_C count = 1147
Initial. Via VIA34SQ_C count = 122
Initial. Via VIA45SQ count = 106
Initial. Via VIA56SQ count = 102
Initial. Via VIA67SQ_C count = 2
Initial. Via VIA78SQ_C count = 2
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Mon Apr 28 07:33:03 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 83 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 83 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  148  Alloctr  149  Proc 9498 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =     4 Max = 2 GRCs =     3 (0.02%)
phase1. H routing: Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.01%)
phase1. V routing: Overflow =     3 Max = 2 (GRCs =  1) GRCs =     2 (0.03%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     2 Max = 2 (GRCs =  1) GRCs =     1 (0.01%)
phase1. M4         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.01%)
phase1. M5         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.01%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 4074.12
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 1696.65
phase1. Layer M3 wire length = 1848.17
phase1. Layer M4 wire length = 454.15
phase1. Layer M5 wire length = 39.37
phase1. Layer M6 wire length = 32.35
phase1. Layer M7 wire length = 0.59
phase1. Layer M8 wire length = 2.83
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 2257
phase1. Via VIA12SQ_C count = 771
phase1. Via VIA23SQ_C count = 1150
phase1. Via VIA34SQ_C count = 124
phase1. Via VIA45SQ count = 106
phase1. Via VIA56SQ count = 102
phase1. Via VIA67SQ_C count = 2
phase1. Via VIA78SQ_C count = 2
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  109  Alloctr  109  Proc   80 
[End of Whole Chip Routing] Total (MB): Used  148  Alloctr  149  Proc 9498 

Congestion utilization per direction:
Average vertical track utilization   =  3.03 %
Peak    vertical track utilization   = 50.00 %
Average horizontal track utilization =  3.01 %
Peak    horizontal track utilization = 50.00 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  107  Alloctr  107  Proc   80 
[End of Global Routing] Total (MB): Used  146  Alloctr  148  Proc 9498 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -32  Alloctr  -32  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 9498 
Using per-layer congestion maps for congestion reduction.
Information: 0.09% of design has horizontal routing density above target_routing_density of 0.80.
Information: 0.03% of design has vertical routing density above target_routing_density of 0.80.
Completed transferring placement data.
Running placement using 8 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.89. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 100% done.
Information: Reducing cell density for 4.0% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.06 to 0.06. (PLACE-030)
CGRW: permuting timing equivalent pins only
Corner Scaling is off, multiplier is 1.000000
Zbuf: Gathering all scenarios
ORB: timingScenario func::setup_ss0p72v125c timingCorner setup_ss0p72v125c
INFO: No active leakage scenarios. Leakage will be turned off
Using default layer M5
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0
maxCornerId = 2
corner=setup_ss0p72v125c, tran factor=1.0000 (0.0277 / 0.0277)
corner=hold_ff0p88v125c, tran factor=0.8781 (0.0244 / 0.0277)
ORB: Nominal = 0.0046393  Design MT = 0.300000  Target = 0.0277442 (5.980 nominal)  MaxRC = 0.019292
ORB: Fast Target = 0.008863 ( 1.910 nominal )
nplLib: default vr hor dist = 340
nplLib: default vr ver dist = 340
nplLib: default vr buf size = 2
nplLib: default vr buf size = 1

Placement Options:
Effort:                        high_effort         
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :        true                
place.coarse.enhanced_low_power_effort                  :        none                
Printing options for 'place.common.*' (non-default only)
place.common.use_placement_model                        :        true                

Start transferring placement data.
****** Net weight manager: report ******
Weights included: NDR     PostEffort  
Number of nets with non-default weights: 18
Non-default weight range: (5, 6.4)
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
DTDP placement: scenario=func::setup_ss0p72v125c
Information: The net parasitics of block ALU_votegui are cleared. (TIM-123)
Warning: Circuit has no valid timing endpoints (PLACE-015)
Completed transferring placement data.
Running placement using 8 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.89. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 50% done.
coarse place 60% done.
coarse place 70% done.
coarse place 80% done.
coarse place 90% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 4.44662e+06
Information: Extraction observers are detached as design net change threshold is reached.
Completed Timing-driven placement, Elapsed time =   0: 0: 1 
Moved 210 out of 895 cells, ratio = 0.234637
Total displacement = 153.173996(um)
Max displacement = 4.250000(um), compile_optlc_81 (43.363998, 20.400000, 0) => (39.912998, 21.198999, 0)
Displacement histogram:
  0 ~  10% cells displacement <=      0.22(um)
  0 ~  20% cells displacement <=      0.32(um)
  0 ~  30% cells displacement <=      0.42(um)
  0 ~  40% cells displacement <=      0.50(um)
  0 ~  50% cells displacement <=      0.60(um)
  0 ~  60% cells displacement <=      0.70(um)
  0 ~  70% cells displacement <=      0.80(um)
  0 ~  80% cells displacement <=      1.00(um)
  0 ~  90% cells displacement <=      1.35(um)
  0 ~ 100% cells displacement <=      4.25(um)
----------------------------------------------------------------
DFT optimization is skipped due to optimize_scan_chain being false
Information: The stitching and editing of coupling caps is turned OFF for design 'ALU_votegui_init_design:ALU_votegui/clock_opt_opto.design'. (TIM-125)
Information: Design ALU_votegui has 469 nets, 0 global routed, 13 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'ALU_votegui'. (NEX-022)
Information: Design Average RC for design ALU_votegui  (NEX-011)
Information: r = 2.192811 ohm/um, via_r = 0.637081 ohm/cut, c = 0.100154 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.437384 ohm/um, via_r = 0.662179 ohm/cut, c = 0.091588 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 467, routed nets = 13, across physical hierarchy nets = 0, parasitics cached nets = 467, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Done with post-clock timing-driven placement.
Clock-opt optimization Phase 11 Iter  2         0.00        0.00      0.00         -        210.72           -         377              0.12      2811
Clock-opt optimization Phase 11 Iter  3         0.00        0.00      0.00         -        210.72           -         377              0.12      2811
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Current design "technology_node" attribute is set to "s14"
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.legalize.exclude_unfixed_physical_only_cells : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : true
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cells saed14rvt:SAEDRVT14_ADDF_V1_0P5.frame and saed14rvt:SAEDRVT14_DELPROGS4_Y2_24.frame have different supply architectures. (LGL-048)
Total 0.0200 seconds to build cellmap data
INFO: creating 28(r) x 28(c) GridCells YDim 1.8 XDim 1.8
INFO: number of GridCells (0xb0942b60): 784
INFO: creating 28(r) x 28(c) GridCells YDim 1.8 XDim 1.8
INFO: number of GridCells (0xb0942b60): 784
Total 0.0000 seconds to load 905 cell instances into cellmap, 224 cells are off site row
Moveable cells: 228; Application fixed cells: 11; Macro cells: 0; User fixed cells: 666
0 out of 454 data nets is detail routed, 13 out of 13 clock nets are detail routed and total 467 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 0.8799, cell height 0.6000, cell area 0.5280 for total 239 placed and application fixed cells
Clock-opt optimization Phase 11 Iter  4         0.00        0.00      0.00         -        210.72           -         377              0.12      2811
Number of Site types in the design = 1
INFO: total number of constant pins: 72
INFO: constant pins which are scan-pins: 72
INFO: constant pins that are not scan-pins: 0
Added 0 tie-hi cells
Added 7 tie-low cells
Clock-opt optimization Phase 11 Iter  5         0.00        0.00      0.00         -        210.72           -         377              0.12      2811
Running post-clock legalization after dtdp.
----------------------------------------------------------------
Running legalize_placement
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Current design "technology_node" attribute is set to "s14"
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.legalize.exclude_unfixed_physical_only_cells : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : true
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cells saed14rvt:SAEDRVT14_ADDF_V1_0P5.frame and saed14rvt:SAEDRVT14_DELPROGS4_Y2_24.frame have different supply architectures. (LGL-048)
Total 0.0300 seconds to build cellmap data
INFO: creating 17(r) x 17(c) GridCells YDim 3 XDim 3
INFO: number of GridCells (0x10b512fc0): 289
INFO: creating 17(r) x 17(c) GridCells YDim 3 XDim 3
INFO: number of GridCells (0x10b512fc0): 289
Total 0.0000 seconds to load 905 cell instances into cellmap, 217 cells are off site row
Moveable cells: 228; Application fixed cells: 11; Macro cells: 0; User fixed cells: 666
0 out of 454 data nets is detail routed, 13 out of 13 clock nets are detail routed and total 467 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 0.8799, cell height 0.6000, cell area 0.5280 for total 239 placed and application fixed cells
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Warning: No tracks defined on metal layer PO. Pin access checking disabled for this layer. (PDC-007)
Layer PO: cached 0 shapes out of 0 total shapes.
Layer M1: cached 0 shapes out of 81 total shapes.
Layer M2: cached 0 shapes out of 19 total shapes.
Layer M3: cached 0 shapes out of 7 total shapes.
Cached 1800 vias out of 5043 total vias.

Legalizing Top Level Design ALU_votegui ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Current design "technology_node" attribute is set to "s14"
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.legalize.exclude_unfixed_physical_only_cells : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : true
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cells saed14rvt:SAEDRVT14_ADDF_V1_0P5.frame and saed14rvt:SAEDRVT14_DELPROGS4_Y2_24.frame have different supply architectures. (LGL-048)
Total 0.0200 seconds to build cellmap data
Information: Creating classic rule checker.
=====> Processed 215 ref cells (164 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     2258.89          905        Yes DEFAULT_VA

Warning: max_legality_failures=5000 ignored.
        To use it, set limit_legality_checks to true.
Warning: max_legality_check_range=500 ignored.
        To use it, set limit_legality_checks to true.
Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                    905
number of references:               215
number of site rows:                 79
number of locations attempted:     4703
number of locations failed:          26  (0.6%)

Legality of references at locations:
1 references had failures.

Worst 1 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1         24        13 ( 54.2%)         16        13 ( 81.2%)  SAEDRVT14_DCAP_PV1ECO_6

Worst 1 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1         24        13 ( 54.2%)         16        13 ( 81.2%)  SAEDRVT14_DCAP_PV1ECO_6

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         228 (2694 total sites)
avg row height over cells:        0.600 um
rms cell displacement:            0.233 um ( 0.39 row height)
rms weighted cell displacement:   0.233 um ( 0.39 row height)
max cell displacement:            0.724 um ( 1.21 row height)
avg cell displacement:            0.198 um ( 0.33 row height)
avg weighted cell displacement:   0.198 um ( 0.33 row height)
number of cells moved:              218
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: u_or/ctmi_91 (SAEDRVT14_OR2_1)
  Input location: (6.49,24.673)
  Legal location: (5.994,25.2)
  Displacement:   0.724 um ( 1.21 row height)
Cell: u_and/ctmi_103 (SAEDHVT14_AN2_MM_0P5)
  Input location: (13.915,12.631)
  Legal location: (13.912,13.2)
  Displacement:   0.569 um ( 0.95 row height)
Cell: u_or/ctmi_95 (SAEDRVT14_OR2_1)
  Input location: (3.208,25.203)
  Legal location: (2.664,25.2)
  Displacement:   0.544 um ( 0.91 row height)
Cell: u_mux/ctmi_518 (SAEDRVT14_AO221_0P5)
  Input location: (6.96,24.662)
  Legal location: (7.03,25.2)
  Displacement:   0.543 um ( 0.90 row height)
Cell: u_mux/ctmi_520 (SAEDRVT14_AO221_0P5)
  Input location: (5.795,24.531)
  Legal location: (5.772,24)
  Displacement:   0.531 um ( 0.89 row height)
Cell: u_and/ctmi_124 (SAEDHVT14_AN2_1)
  Input location: (5.066,24.509)
  Legal location: (5.032,24)
  Displacement:   0.510 um ( 0.85 row height)
Cell: u_and/ctmi_122 (SAEDHVT14_AN2_MM_0P5)
  Input location: (7.741,25.037)
  Legal location: (7.992,24.6)
  Displacement:   0.504 um ( 0.84 row height)
Cell: u_mux/ctmi_504 (SAEDRVT14_AO221_0P5)
  Input location: (13.792,16.1)
  Legal location: (13.764,15.6)
  Displacement:   0.501 um ( 0.83 row height)
Cell: u_mux/ctmi_494 (SAEDRVT14_AO221_0P5)
  Input location: (7.232,22.088)
  Legal location: (7.252,21.6)
  Displacement:   0.488 um ( 0.81 row height)
Cell: u_and/ctmi_104 (SAEDHVT14_AN2_MM_0P5)
  Input location: (14.011,14.886)
  Legal location: (13.986,14.4)
  Displacement:   0.487 um ( 0.81 row height)

Information: Extraction observers are detached as design net change threshold is reached.
Completed Legalization, Elapsed time =   0: 0: 0 
Moved 204 out of 895 cells, ratio = 0.227933
Total displacement = 55.548000(um)
Max displacement = 1.023000(um), u_or/ctmi_91 (6.490000, 25.273001, 4) => (5.994000, 25.200001, 0)
Displacement histogram:
  0 ~  10% cells displacement <=      0.10(um)
  0 ~  20% cells displacement <=      0.14(um)
  0 ~  30% cells displacement <=      0.18(um)
  0 ~  40% cells displacement <=      0.21(um)
  0 ~  50% cells displacement <=      0.25(um)
  0 ~  60% cells displacement <=      0.29(um)
  0 ~  70% cells displacement <=      0.33(um)
  0 ~  80% cells displacement <=      0.37(um)
  0 ~  90% cells displacement <=      0.48(um)
  0 ~ 100% cells displacement <=      1.02(um)
Information: The net parasitics of block ALU_votegui are cleared. (TIM-123)
Legalization succeeded.
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'ALU_votegui_init_design:ALU_votegui/clock_opt_opto.design'. (TIM-125)
Information: Design ALU_votegui has 469 nets, 0 global routed, 13 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'ALU_votegui'. (NEX-022)
Information: Design Average RC for design ALU_votegui  (NEX-011)
Information: r = 2.192811 ohm/um, via_r = 0.637081 ohm/cut, c = 0.100154 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.437384 ohm/um, via_r = 0.662179 ohm/cut, c = 0.091588 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 467, routed nets = 13, across physical hierarchy nets = 0, parasitics cached nets = 467, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Current design "technology_node" attribute is set to "s14"
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.legalize.exclude_unfixed_physical_only_cells : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : true
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cells saed14rvt:SAEDRVT14_ADDF_V1_0P5.frame and saed14rvt:SAEDRVT14_DELPROGS4_Y2_24.frame have different supply architectures. (LGL-048)
Total 0.0200 seconds to build cellmap data
INFO: creating 28(r) x 28(c) GridCells YDim 1.8 XDim 1.8
INFO: number of GridCells (0xb0942b60): 784
INFO: creating 28(r) x 28(c) GridCells YDim 1.8 XDim 1.8
INFO: number of GridCells (0xb0942b60): 784
Total 0.0100 seconds to load 905 cell instances into cellmap
Moveable cells: 228; Application fixed cells: 11; Macro cells: 0; User fixed cells: 666
0 out of 454 data nets is detail routed, 13 out of 13 clock nets are detail routed and total 467 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 0.8799, cell height 0.6000, cell area 0.5280 for total 239 placed and application fixed cells
Clock-opt optimization Phase 12 Iter  1         0.00        0.00      0.00         -        210.72           -         377              0.12      2811

Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (1184 1200) (48840 48600)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: Running FTB cleanup in end of npo flow.
Enable dominated scenarios


INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: Concurrent Legalization and Optimization (CLO) Reverted
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
runtime_assert false
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (1184 1200) (48840 48600)
Preroute opto area query mode: NDM
Using CLEO = true
APS-MCMM: Setup/DRC-only scenario grouping = [0 1]
Summary: is MV Ready (has MV info... UPF or derived)
Summary: design is not hierarchical
Voltage Area: id=0, index=0, name=DEFAULT_VA, is default, domain=DEFAULT_POWER_DOMAIN, scopeHier=, psn=VDD;
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Setup Voltages:
  Supply Net = VDD, voltages =  0.8800 0.7200
  Supply Net = VSS, voltages = 
Hold Voltages:
  Supply Net = VDD, voltages =  0.8800
  Supply Net = VSS, voltages = 
Unique Voltages in Design:  0.7200 0.8800
Default Voltage Area = DEFAULT_VA
Blocked VAs: 
{_snps_autoNdr_power}
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO

Clock-opt optimization Phase 16 Iter  1         0.00        0.00      0.00         -        210.72           -         377              0.12      2811
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
INFO: Running refresh_performance_via_ladder_constraints
INFO: Running refresh_via_ladders
Generating Timing information  
Design  Scenario func::setup_ss0p72v125c (Mode func Corner setup_ss0p72v125c)
Generating Timing information  ... Done
Information: The net parasitics of block ALU_votegui are cleared. (TIM-123)
[End of Generating Timing Information] Elapsed real time: 0:00:00 
[End of Generating Timing Information] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 8970 
Info: route.global.delay_based_route_rejection is 16.
Printing options for 'route.common.*'
common.via_array_mode                                   :        swap                

Printing options for 'route.global.*'
global.force_rerun_after_global_route_opt               :        true                
global.timing_driven                                    :        true                

Begin global routing.
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M8
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
rule ndr_leaf equivalent to default rule
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.074 may be too small: wire/via-down 0.074, wire/via-up 0.098. (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 pitch 0.060 may be too small: wire/via-down 0.098, wire/via-up 0.060. (ZRT-026)
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 pitch 0.074 may be too small: wire/via-down 0.060, wire/via-up 0.080. (ZRT-026)
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 4.000 may be too small: wire/via-down 4.500, wire/via-up 4.000. (ZRT-026)
Transition layer name: M3(2)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.04 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.04 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_ADDH_0P5/CO has no valid via regions. (ZRT-044)
soft rule _snps_autoNdr_power_3_8_wire is redundant
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   32  Alloctr   32  Proc   16 
[End of Read DB] Total (MB): Used   39  Alloctr   40  Proc 8986 
Info: route.global.delay_based_route_rejection is 16.
Loading timing information to the router from design
Timing information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,50.02um,49.80um)
Number of routing layers = 10
layer M1, dir Ver, min width = 0.034um, min space = 0.026um pitch = 0.074um
layer M2, dir Hor, min width = 0.034um, min space = 0.026um pitch = 0.06um
layer M3, dir Ver, min width = 0.034um, min space = 0.026um pitch = 0.074um
layer M4, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M5, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M6, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M7, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M8, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M9, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer MRDL, dir Hor, min width = 2um, min space = 2um pitch = 4um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Tech Data] Total (MB): Used   42  Alloctr   43  Proc 8986 
Net statistics:
Total number of nets     = 469
Number of nets to route  = 459
Number of nets with min-layer-mode soft = 13
Number of nets with min-layer-mode soft-cost-medium = 13
3 nets are partially connected,
 of which 3 are detail routed and 0 are global routed.
10 nets are fully connected,
 of which 10 are detail routed and 0 are global routed.
12 nets have non-default rule ndr_2w2s
         12 non-user-specified nets, 12 non-user-specified clock nets, 0 user-specified nets
Net length statistics: 
Net Count(Ignore Fully Rted) 459, Total Half Perimeter Wire Length (HPWL) 4386 microns
HPWL   0 ~   50 microns: Net Count      453     Total HPWL         3949 microns
HPWL  50 ~  100 microns: Net Count        6     Total HPWL          438 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   42  Alloctr   43  Proc 8986 
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 83 gCells
Average gCell capacity  0.72     on layer (1)    M1
Average gCell capacity  9.21     on layer (2)    M2
Average gCell capacity  6.71     on layer (3)    M3
Average gCell capacity  4.45     on layer (4)    M4
Average gCell capacity  4.53     on layer (5)    M5
Average gCell capacity  4.39     on layer (6)    M6
Average gCell capacity  4.57     on layer (7)    M7
Average gCell capacity  4.11     on layer (8)    M8
Average gCell capacity  3.39     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 8.16  on layer (1)    M1
Average number of tracks per gCell 10.01         on layer (2)    M2
Average number of tracks per gCell 8.16  on layer (3)    M3
Average number of tracks per gCell 5.01  on layer (4)    M4
Average number of tracks per gCell 5.04  on layer (5)    M5
Average number of tracks per gCell 5.01  on layer (6)    M6
Average number of tracks per gCell 5.04  on layer (7)    M7
Average number of tracks per gCell 5.01  on layer (8)    M8
Average number of tracks per gCell 5.04  on layer (9)    M9
Average number of tracks per gCell 0.17  on layer (10)   MRDL
Number of gCells = 68890
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Congestion Map] Total (MB): Used   44  Alloctr   45  Proc 8986 
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 83 gCells
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   44  Alloctr   46  Proc 8986 
Number of user frozen nets = 0
Timing criticality report: total 112 (23.88)% critical nets.
   Number of criticality 1 nets = 112 (23.88)%
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    5  Alloctr    5  Proc    0 
[End of Build Data] Total (MB): Used   44  Alloctr   46  Proc 8986 
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 83 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  220  Alloctr  222  Proc 8986 
Information: Using 8 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~271.0000um (451 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 83 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  221  Alloctr  222  Proc 8986 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =    11 Max = 2 GRCs =    19 (0.14%)
Initial. H routing: Overflow =     8 Max = 1 (GRCs =  8) GRCs =     8 (0.12%)
Initial. V routing: Overflow =     3 Max = 2 (GRCs =  1) GRCs =    11 (0.16%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.01%)
Initial. M3         Overflow =     3 Max = 2 (GRCs =  1) GRCs =    11 (0.16%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     7 Max = 1 (GRCs =  7) GRCs =     7 (0.10%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M2       85.3 10.3 1.73 1.57 0.19 0.57 0.13 0.03 0.01 0.00 0.04 0.00 0.00 0.01
M3       77.2 9.81 5.59 3.24 0.23 2.12 0.61 0.74 0.10 0.00 0.28 0.00 0.01 0.00
M4       70.7 17.9 5.15 5.86 0.00 0.19 0.03 0.00 0.00 0.00 0.03 0.00 0.00 0.00
M5       83.8 12.8 0.51 2.64 0.00 0.10 0.06 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M6       89.5 6.27 1.68 2.24 0.00 0.01 0.13 0.00 0.00 0.00 0.06 0.00 0.00 0.10
M7       98.7 1.16 0.00 0.00 0.00 0.06 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    90.5 5.86 1.47 1.56 0.04 0.31 0.10 0.08 0.01 0.00 0.04 0.00 0.00 0.01


Initial. Total Wire Length = 4039.20
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 650.52
Initial. Layer M3 wire length = 1248.69
Initial. Layer M4 wire length = 1090.12
Initial. Layer M5 wire length = 585.18
Initial. Layer M6 wire length = 421.01
Initial. Layer M7 wire length = 43.68
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 2473
Initial. Via VIA12SQ_C count = 771
Initial. Via VIA23SQ_C count = 1163
Initial. Via VIA34SQ_C count = 227
Initial. Via VIA45SQ count = 186
Initial. Via VIA56SQ count = 122
Initial. Via VIA67SQ_C count = 4
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Mon Apr 28 07:33:11 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 83 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  221  Alloctr  222  Proc 8986 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =     6 Max = 1 GRCs =     9 (0.07%)
phase1. H routing: Overflow =     6 Max = 1 (GRCs =  6) GRCs =     6 (0.09%)
phase1. V routing: Overflow =     0 Max = 1 (GRCs =  3) GRCs =     3 (0.04%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.01%)
phase1. M3         Overflow =     0 Max = 1 (GRCs =  3) GRCs =     3 (0.04%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     5 Max = 1 (GRCs =  5) GRCs =     5 (0.07%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M2       85.2 10.4 1.71 1.55 0.20 0.55 0.13 0.04 0.01 0.00 0.04 0.00 0.00 0.01
M3       77.4 9.89 5.36 3.22 0.23 2.21 0.57 0.78 0.15 0.00 0.19 0.00 0.00 0.00
M4       71.0 17.7 5.10 5.82 0.00 0.16 0.01 0.00 0.00 0.00 0.04 0.00 0.00 0.00
M5       83.6 13.0 0.52 2.66 0.00 0.13 0.06 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M6       89.0 6.58 1.81 2.28 0.00 0.01 0.13 0.00 0.00 0.00 0.09 0.00 0.00 0.07
M7       98.6 1.25 0.00 0.00 0.00 0.06 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    90.4 5.91 1.45 1.56 0.04 0.31 0.09 0.08 0.02 0.00 0.04 0.00 0.00 0.01


phase1. Total Wire Length = 4041.23
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 654.75
phase1. Layer M3 wire length = 1235.92
phase1. Layer M4 wire length = 1072.32
phase1. Layer M5 wire length = 592.50
phase1. Layer M6 wire length = 439.11
phase1. Layer M7 wire length = 46.64
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 2482
phase1. Via VIA12SQ_C count = 771
phase1. Via VIA23SQ_C count = 1162
phase1. Via VIA34SQ_C count = 231
phase1. Via VIA45SQ count = 190
phase1. Via VIA56SQ count = 122
phase1. Via VIA67SQ_C count = 6
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Mon Apr 28 07:33:11 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 83 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 83 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  221  Alloctr  222  Proc 8986 
phase2. Routing result:
phase2. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. Both Dirs: Overflow =     4 Max = 1 GRCs =     4 (0.03%)
phase2. H routing: Overflow =     4 Max = 1 (GRCs =  4) GRCs =     4 (0.06%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     4 Max = 1 (GRCs =  4) GRCs =     4 (0.06%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M2       85.2 10.6 1.96 1.34 0.23 0.38 0.10 0.03 0.01 0.00 0.06 0.00 0.00 0.00
M3       77.3 9.99 5.37 3.24 0.23 2.18 0.57 0.81 0.13 0.00 0.16 0.00 0.00 0.00
M4       71.1 17.7 5.10 5.84 0.00 0.16 0.01 0.00 0.00 0.00 0.04 0.00 0.00 0.00
M5       83.6 13.0 0.51 2.66 0.00 0.15 0.06 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M6       89.0 6.58 1.81 2.28 0.00 0.01 0.13 0.00 0.00 0.00 0.10 0.00 0.00 0.06
M7       98.6 1.25 0.00 0.00 0.00 0.06 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    90.4 5.94 1.48 1.54 0.05 0.29 0.09 0.08 0.01 0.00 0.04 0.00 0.00 0.01


phase2. Total Wire Length = 4041.23
phase2. Layer M1 wire length = 0.00
phase2. Layer M2 wire length = 656.55
phase2. Layer M3 wire length = 1235.60
phase2. Layer M4 wire length = 1071.40
phase2. Layer M5 wire length = 592.81
phase2. Layer M6 wire length = 438.23
phase2. Layer M7 wire length = 46.64
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 2484
phase2. Via VIA12SQ_C count = 771
phase2. Via VIA23SQ_C count = 1162
phase2. Via VIA34SQ_C count = 231
phase2. Via VIA45SQ count = 192
phase2. Via VIA56SQ count = 122
phase2. Via VIA67SQ_C count = 6
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.

Start GR phase 3
Mon Apr 28 07:33:12 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 83 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 83 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  221  Alloctr  222  Proc 8986 
phase3. Routing result:
phase3. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase3. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. Both Dirs: Overflow =     3 Max = 1 GRCs =     3 (0.02%)
phase3. H routing: Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.04%)
phase3. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.04%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M2       85.2 10.6 1.96 1.34 0.23 0.38 0.10 0.03 0.01 0.00 0.06 0.00 0.00 0.00
M3       77.3 9.99 5.37 3.24 0.23 2.18 0.57 0.81 0.13 0.00 0.16 0.00 0.00 0.00
M4       71.1 17.7 5.10 5.84 0.00 0.16 0.01 0.00 0.00 0.00 0.04 0.00 0.00 0.00
M5       83.5 13.0 0.51 2.63 0.00 0.16 0.06 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M6       89.0 6.58 1.81 2.28 0.00 0.01 0.13 0.00 0.00 0.00 0.12 0.00 0.00 0.04
M7       98.6 1.25 0.00 0.00 0.00 0.06 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    90.4 5.94 1.48 1.53 0.05 0.30 0.09 0.08 0.01 0.00 0.04 0.00 0.00 0.00


phase3. Total Wire Length = 4041.23
phase3. Layer M1 wire length = 0.00
phase3. Layer M2 wire length = 656.55
phase3. Layer M3 wire length = 1235.60
phase3. Layer M4 wire length = 1072.29
phase3. Layer M5 wire length = 592.81
phase3. Layer M6 wire length = 437.35
phase3. Layer M7 wire length = 46.64
phase3. Layer M8 wire length = 0.00
phase3. Layer M9 wire length = 0.00
phase3. Layer MRDL wire length = 0.00
phase3. Total Number of Contacts = 2484
phase3. Via VIA12SQ_C count = 771
phase3. Via VIA23SQ_C count = 1162
phase3. Via VIA34SQ_C count = 231
phase3. Via VIA45SQ count = 192
phase3. Via VIA56SQ count = 122
phase3. Via VIA67SQ_C count = 6
phase3. Via VIA78SQ_C count = 0
phase3. Via VIA89_C count = 0
phase3. Via VIA9RDL count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  181  Alloctr  181  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  221  Alloctr  222  Proc 8986 

Congestion utilization per direction:
Average vertical track utilization   =  3.19 %
Peak    vertical track utilization   = 54.55 %
Average horizontal track utilization =  3.06 %
Peak    horizontal track utilization = 43.75 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  180  Alloctr  180  Proc    0 
[End of Global Routing] Total (MB): Used  219  Alloctr  221  Proc 8986 
Updating the database ...
Updating congestion ...
Information: Extraction observers are detached as design net change threshold is reached.
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -32  Alloctr  -32  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 8986 
Information: The stitching and editing of coupling caps is turned OFF for design 'ALU_votegui_init_design:ALU_votegui/clock_opt_opto.design'. (TIM-125)
Information: Design ALU_votegui has 469 nets, 457 global routed, 10 detail routed. (NEX-024)
Information: build GR coup map successfully (NEX-012)
Information: The RC mode used is GR for design 'ALU_votegui'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 467, routed nets = 467, across physical hierarchy nets = 0, parasitics cached nets = 467, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: Freeing timing information from routing. (ZRT-574)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)

Clock-opt route-global QoR
__________________________
Scenario Mapping Table
1: func::hold_ff0p88v125c
2: func::setup_ss0p72v125c

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: CLOCK_MAIN
8: vir_CLOCK_MAIN
9: gen_clk_div2
10: gen_clk_div4
11: gen_clk_div8
12: reg2out
13: in2reg
14: in2out

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1        -          -      -   0.0000     0.0000      0
    1   2        -          -      -   0.0000     0.0000      0
    1   3        -          -      -   0.0000     0.0000      0
    1   4        -          -      -   0.0000     0.0000      0
    1   5        -          -      -   0.0000     0.0000      0
    1   6        -          -      -   0.0000     0.0000      0
    1   7        -          -      -   0.0000     0.0000      0
    1   8        -          -      -   0.0000     0.0000      0
    1   9        -          -      -   0.0000     0.0000      0
    1  10        -          -      -   0.0000     0.0000      0
    1  11        -          -      -   0.0000     0.0000      0
    1  12        -          -      -   0.0000     0.0000      0
    1  13        -          -      -   0.0000     0.0000      0
    1  14        -          -      -   0.0000     0.0000      0
    2   1   0.0000     0.0000      0        -          -      -
    2   2   0.0000     0.0000      0        -          -      -
    2   3   0.0000     0.0000      0        -          -      -
    2   4   0.0000     0.0000      0        -          -      -
    2   5   0.0000     0.0000      0        -          -      -
    2   6   0.0000     0.0000      0        -          -      -
    2   7   0.0000     0.0000      0        -          -      -
    2   8   0.0000     0.0000      0        -          -      -
    2   9   0.0000     0.0000      0        -          -      -
    2  10   0.0000     0.0000      0        -          -      -
    2  11   0.0000     0.0000      0        -          -      -
    2  12   0.0000     0.0000      0        -          -      -
    2  13   0.0000     0.0000      0        -          -      -
    2  14   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *        -          -        -      -   0.0000     0.0000      0        0     0.0000        -          -
    2   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0          -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0          -       210.72        377        108         13
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt route-global QoR Summary      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt route-global QoR Summary   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0          -       210.72        377

Clock-opt Global-routing complete         CPU:   158 s (  0.04 hr )  ELAPSE:   427 s (  0.12 hr )  MEM-PEAK:  2811 MB

Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M8
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
rule ndr_leaf equivalent to default rule
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.074 may be too small: wire/via-down 0.074, wire/via-up 0.098. (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 pitch 0.060 may be too small: wire/via-down 0.098, wire/via-up 0.060. (ZRT-026)
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 pitch 0.074 may be too small: wire/via-down 0.060, wire/via-up 0.080. (ZRT-026)
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 4.000 may be too small: wire/via-down 4.500, wire/via-up 4.000. (ZRT-026)
Transition layer name: M3(2)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.04 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.04 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_ADDH_0P5/CO has no valid via regions. (ZRT-044)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario func::setup_ss0p72v125c (Mode func Corner setup_ss0p72v125c)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 83 gCells
Average gCell capacity  0.72     on layer (1)    M1
Average gCell capacity  9.21     on layer (2)    M2
Average gCell capacity  6.71     on layer (3)    M3
Average gCell capacity  4.45     on layer (4)    M4
Average gCell capacity  4.53     on layer (5)    M5
Average gCell capacity  4.39     on layer (6)    M6
Average gCell capacity  4.57     on layer (7)    M7
Average gCell capacity  4.11     on layer (8)    M8
Average gCell capacity  3.39     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 8.16  on layer (1)    M1
Average number of tracks per gCell 10.01         on layer (2)    M2
Average number of tracks per gCell 8.16  on layer (3)    M3
Average number of tracks per gCell 5.01  on layer (4)    M4
Average number of tracks per gCell 5.04  on layer (5)    M5
Average number of tracks per gCell 5.01  on layer (6)    M6
Average number of tracks per gCell 5.04  on layer (7)    M7
Average number of tracks per gCell 5.01  on layer (8)    M8
Average number of tracks per gCell 5.04  on layer (9)    M9
Average number of tracks per gCell 0.17  on layer (10)   MRDL
Number of gCells = 68890
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 83 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 8 thread routing service with costIdx = 3. 
GR Routing Service: Setting costIdx to 3 
rtapi Thread-server 7: startup 
Mgr Thread-server 7: Ctor 
rtapi Thread-server 2: startup 
Mgr Thread-server 2: Ctor 
rtapi Thread-server 0: startup 
Mgr Thread-server 0: Ctor 
rtapi Thread-server 6: startup 
Mgr Thread-server 6: Ctor 
rtapi Thread-server 1: startup 
Mgr Thread-server 1: Ctor 
rtapi Thread-server 5: startup 
Mgr Thread-server 5: Ctor 
rtapi Thread-server 3: startup 
Mgr Thread-server 3: Ctor 
rtapi Thread-server 4: startup 
Mgr Thread-server 4: Ctor 
Corner Scaling is off, multiplier is 1.000000
Zbuf: Gathering all scenarios
Using default layer M5
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0
maxCornerId = 2
corner=setup_ss0p72v125c, tran factor=1.0000 (0.0277 / 0.0277)
corner=hold_ff0p88v125c, tran factor=0.8781 (0.0244 / 0.0277)
GR Routing Service: loadPermBufBlockages 

INFO: GRE flow is enabled.

Clock-opt optimization Phase 18 Iter  1         0.00        0.00      0.00         0        210.72           -         377              0.12      3067

INFO: New Levelizer turned on
Corner Scaling is off, multiplier is 1.000000
Zbuf: Gathering all scenarios
Using default layer M5
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0
maxCornerId = 2
corner=setup_ss0p72v125c, tran factor=1.0000 (0.0277 / 0.0277)
corner=hold_ff0p88v125c, tran factor=0.8781 (0.0244 / 0.0277)
Information: Design Average RC for design ALU_votegui  (NEX-011)
Information: r = 2.192811 ohm/um, via_r = 0.637081 ohm/cut, c = 0.100154 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.437384 ohm/um, via_r = 0.662179 ohm/cut, c = 0.091588 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Clock-opt optimization Phase 19 Iter  1         0.00        0.00      0.00         0        210.72           -         377              0.12      3067
Clock-opt optimization Phase 19 Iter  2         0.00        0.00      0.00         0        210.72           -         377              0.12      3067
Corner Scaling is off, multiplier is 1.000000
Zbuf: Gathering all scenarios
Using default layer M5
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0
maxCornerId = 2
corner=setup_ss0p72v125c, tran factor=1.0000 (0.0277 / 0.0277)
corner=hold_ff0p88v125c, tran factor=0.8781 (0.0244 / 0.0277)
Clock-opt optimization Phase 19 Iter  3         0.00        0.00      0.00         0        210.72           -         377              0.12      3067
Corner Scaling is off, multiplier is 1.000000
Zbuf: Gathering all scenarios
Using default layer M5
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0
maxCornerId = 2
corner=setup_ss0p72v125c, tran factor=1.0000 (0.0277 / 0.0277)
corner=hold_ff0p88v125c, tran factor=0.8781 (0.0244 / 0.0277)
Clock-opt optimization Phase 19 Iter  4         0.00        0.00      0.00         0        210.72           -         377              0.12      3067

Clock-opt optimization Phase 20 Iter  1         0.00        0.00      0.00         0        210.72           -         377              0.12      3067
Clock-opt optimization Phase 20 Iter  2         0.00        0.00      0.00         0        210.72           -         377              0.12      3067
Clock-opt optimization Phase 20 Iter  3         0.00        0.00      0.00         0        210.72           -         377              0.12      3067

Clock-opt optimization Phase 21 Iter  1         0.00        0.00      0.00         0        210.72           -         377              0.12      3067
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Information: CTS will work on the following scenarios. (CTS-101)
   func::hold_ff0p88v125c       (Mode: func; Corner: hold_ff0p88v125c)
   func::setup_ss0p72v125c      (Mode: func; Corner: setup_ss0p72v125c)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 3 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00pF
   Power       : 1.00mW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   cts.common.user_instance_name_prefix = clock_opt_opto_cts_

Buffer/Inverter reference list for clock tree synthesis:
   saed14slvt/SAEDSLVT14_INV_S_0P5
   saed14slvt/SAEDSLVT14_INV_S_0P75
   saed14slvt/SAEDSLVT14_INV_S_10
   saed14slvt/SAEDSLVT14_INV_S_12
   saed14slvt/SAEDSLVT14_INV_S_16
   saed14slvt/SAEDSLVT14_INV_S_1P5
   saed14slvt/SAEDSLVT14_INV_S_1
   saed14slvt/SAEDSLVT14_INV_S_20
   saed14slvt/SAEDSLVT14_INV_S_2
   saed14slvt/SAEDSLVT14_INV_S_3
   saed14slvt/SAEDSLVT14_INV_S_4
   saed14slvt/SAEDSLVT14_INV_S_5
   saed14slvt/SAEDSLVT14_INV_S_6
   saed14slvt/SAEDSLVT14_INV_S_7
   saed14slvt/SAEDSLVT14_INV_S_8
   saed14slvt/SAEDSLVT14_INV_S_9

ICG reference list:
   saed14slvt/SAEDSLVT14_CKGTPLT_V5_12
   saed14slvt/SAEDSLVT14_CKGTPLT_V5_16
   saed14slvt/SAEDSLVT14_CKGTPLT_V5_1
   saed14slvt/SAEDSLVT14_CKGTPLT_V5_20
   saed14slvt/SAEDSLVT14_CKGTPLT_V5_24
   saed14slvt/SAEDSLVT14_CKGTPLT_V5_2
   saed14slvt/SAEDSLVT14_CKGTPLT_V5_3
   saed14slvt/SAEDSLVT14_CKGTPLT_V5_4
   saed14slvt/SAEDSLVT14_CKGTPLT_V5_5
   saed14slvt/SAEDSLVT14_CKGTPLT_V5_6
   saed14slvt/SAEDSLVT14_CKGTPLT_V5_8
   saed14slvt/SAEDSLVT14_CKGTPL_V5_0P5
   saed14slvt/SAEDSLVT14_CKGTPL_V5_1
   saed14slvt/SAEDSLVT14_CKGTPL_V5_2
   saed14slvt/SAEDSLVT14_CKGTPL_V5_4


register reference list:
   saed14slvt/SAEDSLVT14_FDPCBQ_V2_0P5
   saed14slvt/SAEDSLVT14_FDPCBQ_V2_1
   saed14slvt/SAEDSLVT14_FDPCBQ_V2_2
   saed14slvt/SAEDSLVT14_FDPCBQ_V2_4
   saed14slvt/SAEDSLVT14_FDPCBQ_V2LP_0P5
   saed14slvt/SAEDSLVT14_FDPCBQ_V2LP_1
   saed14slvt/SAEDSLVT14_FDPCBQ_V2LP_2
   saed14slvt/SAEDSLVT14_FDPCBQ_V3_1
   saed14slvt/SAEDSLVT14_FDPCBQ_V3_2
   saed14slvt/SAEDSLVT14_FDPCBQ_V3_4
   saed14slvt/SAEDSLVT14_FDPMQ_0P5
   saed14slvt/SAEDSLVT14_FDPMQ_1
   saed14slvt/SAEDSLVT14_FDPMQ_2
   saed14slvt/SAEDSLVT14_FDPMQ_4
   saed14slvt/SAEDSLVT14_FSDPQ_V2LP_0P5
   saed14slvt/SAEDSLVT14_FSDPQ_V3_4
   saed14slvt/SAEDSLVT14_FDPQB_V2_1
   saed14slvt/SAEDSLVT14_FDPQB_V2_2
   saed14slvt/SAEDSLVT14_FDPQB_V2_4
   saed14slvt/SAEDSLVT14_FDPQB_V2_8
   saed14slvt/SAEDSLVT14_FDPQB_V2LP_0P5
   saed14slvt/SAEDSLVT14_FDPQB_V2LP_1
   saed14slvt/SAEDSLVT14_FDPQB_V2LP_2
   saed14slvt/SAEDSLVT14_FDPQB_V3_1
   saed14slvt/SAEDSLVT14_FDPQB_V3_2
   saed14slvt/SAEDSLVT14_FDPQB_V3_4
   saed14slvt/SAEDSLVT14_FDPQB_V3_8
   saed14slvt/SAEDSLVT14_FDPQ_V2_1
   saed14slvt/SAEDSLVT14_FDPQ_V2_6
   saed14slvt/SAEDSLVT14_FDPQ_V2_8
   saed14slvt/SAEDSLVT14_FDPQ_V2ECO_1
   saed14slvt/SAEDSLVT14_FDPQ_V3_1
   saed14slvt/SAEDSLVT14_FDPQ_V3_2
   saed14slvt/SAEDSLVT14_FDPQ_V3_4
   saed14slvt/SAEDSLVT14_FDPRBQ_V2_0P5
   saed14slvt/SAEDSLVT14_FDPRBQ_V2_1
   saed14slvt/SAEDSLVT14_FDPRBQ_V2_2
   saed14slvt/SAEDSLVT14_FDPRBQ_V2_4
   saed14slvt/SAEDSLVT14_FDPRBQ_V2LP_0P5
   saed14slvt/SAEDSLVT14_FDPRBQ_V2LP_1
   saed14slvt/SAEDSLVT14_FDPRBQ_V2LP_2
   saed14slvt/SAEDSLVT14_FDPRB_V3_2
   saed14slvt/SAEDSLVT14_FDPSBQ_0P5
   saed14slvt/SAEDSLVT14_FDPSBQ_1
   saed14slvt/SAEDSLVT14_FDPSBQ_2
   saed14slvt/SAEDSLVT14_FDPSBQ_4
   saed14slvt/SAEDSLVT14_FDPSQB_2
   saed14slvt/SAEDSLVT14_FDPS_V3_2
   saed14slvt/SAEDSLVT14_FDPSYNSBQ_V2_0P5
   saed14slvt/SAEDSLVT14_FDPSYNSBQ_V2_1
   saed14slvt/SAEDSLVT14_FDPSYNSBQ_V2_2
   saed14slvt/SAEDSLVT14_FDPSYNSBQ_V2_4
   saed14slvt/SAEDSLVT14_FDP_V2_0P5
   saed14slvt/SAEDSLVT14_FDP_V2_1
   saed14slvt/SAEDSLVT14_FDP_V2_2
   saed14slvt/SAEDSLVT14_FDP_V2_4
   saed14slvt/SAEDSLVT14_FDP_V2LP_0P5
   saed14slvt/SAEDSLVT14_FDP_V2LP_1
   saed14slvt/SAEDSLVT14_FDP_V2LP_2
   saed14slvt/SAEDSLVT14_FSDNQ_V3_1
   saed14slvt/SAEDSLVT14_FSDNQ_V3_2
   saed14slvt/SAEDSLVT14_FSDNQ_V3_4
   saed14slvt/SAEDSLVT14_FSDN_V2_1
   saed14slvt/SAEDSLVT14_FSDN_V2_2
   saed14slvt/SAEDSLVT14_FSDN_V2_4
   saed14slvt/SAEDSLVT14_FSDPMQ_0P5
   saed14slvt/SAEDSLVT14_FSDPMQ_1
   saed14slvt/SAEDSLVT14_FSDPMQ_2
   saed14slvt/SAEDSLVT14_FSDPMQ_4
   saed14slvt/SAEDSLVT14_FSDPMQ_LP_0P5
   saed14slvt/SAEDSLVT14_FSDPMQ_LP_1
   saed14slvt/SAEDSLVT14_FSDPMQ_LP_2
   saed14slvt/SAEDSLVT14_FSDPQB_V2_0P5
   saed14slvt/SAEDSLVT14_FSDPQB_V2_1
   saed14slvt/SAEDSLVT14_FSDPQB_V2_2
   saed14slvt/SAEDSLVT14_FSDPQB_V2_4
   saed14slvt/SAEDSLVT14_FSDPQB_V2_8
   saed14slvt/SAEDSLVT14_FSDPQB_V2LP_1
   saed14slvt/SAEDSLVT14_FSDPQB_V3_1
   saed14slvt/SAEDSLVT14_FSDPQB_V3_2
   saed14slvt/SAEDSLVT14_FSDPQB_V3_4
   saed14slvt/SAEDSLVT14_FSDPQB_V2LP_0P5
   saed14slvt/SAEDSLVT14_FSDPQB_V2LP_2
   saed14slvt/SAEDSLVT14_FSDPQB_V3_8
   saed14slvt/SAEDSLVT14_FSDPQ_V2_0P5
   saed14slvt/SAEDSLVT14_FSDPQ_V2_1
   saed14slvt/SAEDSLVT14_FSDPQ_V2_2
   saed14slvt/SAEDSLVT14_FSDPQ_V2_4
   saed14slvt/SAEDSLVT14_FSDPQ_V2LP_1
   saed14slvt/SAEDSLVT14_FSDPQ_V2LP_2
   saed14slvt/SAEDSLVT14_FSDPQ_V3_1
   saed14slvt/SAEDSLVT14_FSDPQ_V3_2
   saed14slvt/SAEDSLVT14_FSDPRBQ_V2_0P5
   saed14slvt/SAEDSLVT14_FSDPRBQ_V2_1
   saed14slvt/SAEDSLVT14_FSDPRBQ_V2_2
   saed14slvt/SAEDSLVT14_FSDPRBQ_V2_4
   saed14slvt/SAEDSLVT14_FSDPRBQ_V2LP_1
   saed14slvt/SAEDSLVT14_FSDPRBQ_V2LP_2
   saed14slvt/SAEDSLVT14_FSDPRBQ_V3_1
   saed14slvt/SAEDSLVT14_FSDPRBQ_V3_2
   saed14slvt/SAEDSLVT14_FSDPRBQ_V3_4
   saed14slvt/SAEDSLVT14_FSDPRBQ_V2LP_0P5
   saed14slvt/SAEDSLVT14_FSDPSBQ_V2_0P5
   saed14slvt/SAEDSLVT14_FSDPSBQ_V2_1
   saed14slvt/SAEDSLVT14_FSDPSBQ_V2_2
   saed14slvt/SAEDSLVT14_FSDPSBQ_V2LP_1
   saed14slvt/SAEDSLVT14_FSDPSBQ_V2LP_2
   saed14slvt/SAEDSLVT14_FSDPSBQ_V2_4
   saed14slvt/SAEDSLVT14_FSDPSBQ_V2LP_0P5
   saed14slvt/SAEDSLVT14_FSDPSYNRBQ_V2_0P5
   saed14slvt/SAEDSLVT14_FSDPSYNRBQ_V2_1
   saed14slvt/SAEDSLVT14_FSDPSYNRBQ_V2_2
   saed14slvt/SAEDSLVT14_FSDPSYNRBQ_V2_4
   saed14slvt/SAEDSLVT14_FSDPSYNRBQ_V2LP_1
   saed14slvt/SAEDSLVT14_FSDPSYNRBQ_V2LP_2
   saed14slvt/SAEDSLVT14_FSDPSYNRBQ_V3_1
   saed14slvt/SAEDSLVT14_FSDPSYNRBQ_V3_2
   saed14slvt/SAEDSLVT14_FSDPSYNRBQ_V2LP_0P5
   saed14slvt/SAEDSLVT14_FSDPSYNRBQ_V3_4
   saed14slvt/SAEDSLVT14_FSDPSYNSBQ_V2_0P5
   saed14slvt/SAEDSLVT14_FSDPSYNSBQ_V2_1
   saed14slvt/SAEDSLVT14_FSDPSYNSBQ_V2_2
   saed14slvt/SAEDSLVT14_FSDPSYNSBQ_V2_4
   saed14slvt/SAEDSLVT14_FSDPSYNSBQ_V2LP_1
   saed14slvt/SAEDSLVT14_FSDPSYNSBQ_V2LP_2
   saed14slvt/SAEDSLVT14_FSDPSYNSBQ_V2LP_0P5
   saed14slvt/SAEDSLVT14_FSDP_V2_0P5
   saed14slvt/SAEDSLVT14_FSDP_V2_1
   saed14slvt/SAEDSLVT14_FSDP_V2_2
   saed14slvt/SAEDSLVT14_FSDP_V2_4
   saed14slvt/SAEDSLVT14_FSDP_V2LP_1
   saed14slvt/SAEDSLVT14_FSDP_V2LP_2
   saed14slvt/SAEDSLVT14_FSDN2_V2_0P5
   saed14slvt/SAEDSLVT14_FSDN2_V2_1
   saed14slvt/SAEDSLVT14_FSDN2_V2_2
   saed14slvt/SAEDSLVT14_FSDN2_V2_4
   saed14slvt/SAEDSLVT14_FSDN4_V2_0P5
   saed14slvt/SAEDSLVT14_FSDN4_V2_1
   saed14slvt/SAEDSLVT14_FSDN4_V2_2
   saed14slvt/SAEDSLVT14_FSDN4_V2_4

Information: 'setup_ss0p72v125c' is identified as primary corner for initial clock tree building. (CTS-103)
CTS NDR rule list:
   Design Base; Net Type: sink;     Rule: ndr_leaf; Min Layer: M5; Max Layer: M8
   Design Base; Net Type: internal; Rule: ndr_2w2s; Min Layer: M5; Max Layer: M8
   Design Base; Net Type: root;     Rule: ndr_2w2s; Min Layer: M5; Max Layer: M8

Clock cell spacing rule list:
   No clock cell spacing rule is found.
DBG: ccdInfra::ccdInfra
Drc Mode Option: auto
Information: Legalizer's PDC rule check is NOT enabled
Information: Legalizer's advanced rule check is NOT enabled
DBG: ccdInfra::initAppOptions
DBG: ccdInfra::initCtsFixedBalancePins
CCD initialization runtime: cpu 0.016850, elapsed 0.009195, speed up 1.832518.

CCD-Info: App options set by user
   ccd.fmax_optimization_effort = high
   ccd.hold_control_effort = medium
   ccd.post_route_buffer_removal = true
   ccd.timing_effort = high
   clock_opt.flow.enable_clock_power_recovery = none
   clock_opt.flow.enable_power = false
   clock_opt.place.congestion_effort = medium
   clock_opt.place.effort = high

CCD: Netlist change observers are disabled for incremental timing updates
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The timing has been updated before disabling netlist and extraction change observers. (TIM-121)
CCD: using 8 threads
CTSSC route status detected: clock (VR 0, GR 17, DR 279), data (VR 0, GR 1856, DR 0); stage = auto, isPostRoute = FALSE
INFO: optApi switch to CTS purpose
Information: Creating classic rule checker.
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Warning: No tracks defined on metal layer PO. Pin access checking disabled for this layer. (PDC-007)
Layer PO: cached 0 shapes out of 0 total shapes.
Layer M1: cached 0 shapes out of 320 total shapes.
Layer M2: cached 0 shapes out of 570 total shapes.
Layer M3: cached 0 shapes out of 678 total shapes.
Cached 1800 vias out of 7527 total vias.
Number of Site types in the design = 1
Total power = 0.000000, Leakage = 0.000000, Internal = 0.000000, Switching = 0.000000

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = nan, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = nan, TNHS = 0.000000, NHVP = 0

    Scenario func::setup_ss0p72v125c
    Scenario func::hold_ff0p88v125c
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = nan, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = nan, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=0.000000, nvp=0)

CCD: Before drc optimization

Information: There is no DRC violation or all DRC violations are not fixable.

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     1.0000

-------------------------------------------------


CCD: After drc optimization:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = nan, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = nan, TNHS = 0.000000, NHVP = 0

    Scenario func::setup_ss0p72v125c
    Scenario func::hold_ff0p88v125c
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = nan, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = nan, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=0.000000, nvp=0)

Information: There is no DRC violation or all DRC violations are not fixable.

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     1.0025

-------------------------------------------------


CCD: After CG based optimization:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = nan, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = nan, TNHS = 0.000000, NHVP = 0

    Scenario func::setup_ss0p72v125c
    Scenario func::hold_ff0p88v125c
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = nan, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = nan, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=0.000000, nvp=0)

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     1.0000

-------------------------------------------------


CCD: After WNS optimization (wns opto):
---------------------------------------------------------------------------------------------
 Design (setup) WNS = nan, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = nan, TNHS = 0.000000, NHVP = 0

    Scenario func::setup_ss0p72v125c
    Scenario func::hold_ff0p88v125c
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = nan, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = nan, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=0.000000, nvp=0)
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Route Cleanup and Reuse: 0 shapes being reused for 0 clock nets
INFO: optApi switch to OPTO purpose
Number of Site types in the design = 1
 CCD flow runtime: cpu 0.759721, elapsed 0.757340, speed up 1.003144.
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Enable clock slack update
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Clock-opt optimization Phase 22 Iter  1         0.00        0.00      0.00         0        210.72           -         377              0.12      3144
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Clock-opt optimization Phase 23 Iter  1         0.00        0.00      0.00         0        210.72           -         377              0.12      3144
Corner Scaling is off, multiplier is 1.000000
Zbuf: Gathering all scenarios
Using default layer M5
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0
maxCornerId = 2
corner=setup_ss0p72v125c, tran factor=1.0000 (0.0277 / 0.0277)
corner=hold_ff0p88v125c, tran factor=0.8781 (0.0244 / 0.0277)
Clock-opt optimization Phase 23 Iter  2         0.00        0.00      0.00         0        210.72           -         377              0.12      3144
Clock-opt optimization Phase 23 Iter  3         0.00        0.00      0.00         0        210.72           -         377              0.12      3144
Corner Scaling is off, multiplier is 1.000000
Zbuf: Gathering all scenarios
Using default layer M5
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0
maxCornerId = 2
corner=setup_ss0p72v125c, tran factor=1.0000 (0.0277 / 0.0277)
corner=hold_ff0p88v125c, tran factor=0.8781 (0.0244 / 0.0277)
Clock-opt optimization Phase 23 Iter  4         0.00        0.00      0.00         0        210.72           -         377              0.12      3144
Corner Scaling is off, multiplier is 1.000000
Zbuf: Gathering all scenarios
Using default layer M5
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0
maxCornerId = 2
corner=setup_ss0p72v125c, tran factor=1.0000 (0.0277 / 0.0277)
corner=hold_ff0p88v125c, tran factor=0.8781 (0.0244 / 0.0277)
Corner Scaling is off, multiplier is 1.000000
Zbuf: Gathering all scenarios
Using default layer M5
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0
maxCornerId = 2
corner=setup_ss0p72v125c, tran factor=1.0000 (0.0277 / 0.0277)
corner=hold_ff0p88v125c, tran factor=0.8781 (0.0244 / 0.0277)
Clock-opt optimization Phase 23 Iter  5         0.00        0.00      0.00         0        210.72           -         377              0.12      3144
Corner Scaling is off, multiplier is 1.000000
Zbuf: Gathering all scenarios
Using default layer M5
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0
maxCornerId = 2
corner=setup_ss0p72v125c, tran factor=1.0000 (0.0277 / 0.0277)
corner=hold_ff0p88v125c, tran factor=0.8781 (0.0244 / 0.0277)
Corner Scaling is off, multiplier is 1.000000
Zbuf: Gathering all scenarios
Using default layer M5
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0
maxCornerId = 2
corner=setup_ss0p72v125c, tran factor=1.0000 (0.0277 / 0.0277)
corner=hold_ff0p88v125c, tran factor=0.8781 (0.0244 / 0.0277)
Clock-opt optimization Phase 23 Iter  6         0.00        0.00      0.00         0        210.72           -         377              0.12      3144

Clock-opt optimization Phase 24 Iter  1         0.00        0.00      0.00         0        210.72           -         377              0.12      3144
Clock-opt optimization Phase 24 Iter  2         0.00        0.00      0.00         0        210.72           -         377              0.12      3144

Enable clock slack update
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Clock-opt optimization Phase 25 Iter  1         0.00        0.00      0.00         0        210.72           -         377              0.12      3144
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Clock-opt optimization Phase 26 Iter  1         0.00        0.00      0.00         0        210.72           -         377              0.12      3144
INFO: New Levelizer turned on

Clock-opt optimization Phase 27 Iter  1         0.00        0.00      0.00         0        210.72           -         377              0.12      3144
INFO: New Levelizer turned on

Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 28 Iter  1         0.00        0.00      0.00         0        210.72           -         377              0.12      3144
Clock-opt optimization Phase 28 Iter  2         0.00        0.00      0.00         0        210.72           -         377              0.12      3144


Clock-opt route preserve complete         CPU:   168 s (  0.05 hr )  ELAPSE:   435 s (  0.12 hr )  MEM-PEAK:  3144 MB
INFO: Sending timing info to router
Generating Timing information  
Design  Scenario func::setup_ss0p72v125c (Mode func Corner setup_ss0p72v125c)
Generating Timing information  ... Done
Information: The net parasitics of block ALU_votegui are cleared. (TIM-123)
[End of Generating Timing Information] Elapsed real time: 0:00:00 
[End of Generating Timing Information] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Warning: No tracks defined on metal layer PO. Pin access checking disabled for this layer. (PDC-007)
Layer PO: cached 0 shapes out of 0 total shapes.
Layer M1: cached 0 shapes out of 320 total shapes.
Layer M2: cached 0 shapes out of 570 total shapes.
Layer M3: cached 0 shapes out of 678 total shapes.
Cached 1800 vias out of 7527 total vias.

Legalizing Top Level Design ALU_votegui ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Current design "technology_node" attribute is set to "s14"
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.legalize.exclude_unfixed_physical_only_cells : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : true
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cells saed14rvt:SAEDRVT14_ADDF_V1_0P5.frame and saed14rvt:SAEDRVT14_DELPROGS4_Y2_24.frame have different supply architectures. (LGL-048)
Total 0.0200 seconds to build cellmap data
Information: Creating classic rule checker.
=====> Processed 215 ref cells (164 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     2258.89          905        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                    905
number of references:               215
number of site rows:                 79
number of locations attempted:     3543
number of locations failed:           6  (0.2%)

Legality of references at locations:
1 references had failures.

Worst 1 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1         16         6 ( 37.5%)          0         0 (  0.0%)  SAEDRVT14_DCAP_PV1ECO_6

Worst 1 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1         16         6 ( 37.5%)          0         0 (  0.0%)  SAEDRVT14_DCAP_PV1ECO_6

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         228 (2694 total sites)
avg row height over cells:        0.600 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: u_mux/ctmi_466 (SAEDRVT14_AO221_0P5)
  Input location: (3.7,20.4)
  Legal location: (3.7,20.4)
  Displacement:   0.000 um ( 0.00 row height)
Cell: repuesto_9_0 (SAEDRVT14_AN2_ECO_2)
  Input location: (29.008,21.6)
  Legal location: (29.008,21.6)
  Displacement:   0.000 um ( 0.00 row height)
Cell: u_mux/ctmi_39 (SAEDRVT14_AN2B_MM_1)
  Input location: (5.772,19.8)
  Legal location: (5.772,19.8)
  Displacement:   0.000 um ( 0.00 row height)
Cell: u_mux/ctmi_38 (SAEDRVT14_AN2B_MM_1)
  Input location: (5.106,19.8)
  Legal location: (5.106,19.8)
  Displacement:   0.000 um ( 0.00 row height)
Cell: u_sum/add_7_U_33 (SAEDRVT14_ADDF_V1_0P5)
  Input location: (12.58,18.6)
  Legal location: (12.58,18.6)
  Displacement:   0.000 um ( 0.00 row height)
Cell: u_mux/ctmi_37 (SAEDRVT14_AN2_1)
  Input location: (4.366,19.8)
  Legal location: (4.366,19.8)
  Displacement:   0.000 um ( 0.00 row height)
Cell: u_sum/add_7_U_0 (SAEDRVT14_ADDH_0P5)
  Input location: (1.628,24.6)
  Legal location: (1.628,24.6)
  Displacement:   0.000 um ( 0.00 row height)
Cell: u_sum/add_7_U_50 (SAEDRVT14_ADDF_V1_0P5)
  Input location: (9.25,17.4)
  Legal location: (9.25,17.4)
  Displacement:   0.000 um ( 0.00 row height)
Cell: u_sum/add_7_U_38 (SAEDRVT14_ADDF_V1_0P5)
  Input location: (9.028,21.6)
  Legal location: (9.028,21.6)
  Displacement:   0.000 um ( 0.00 row height)
Cell: u_mux/ctmi_468 (SAEDRVT14_AO221_0P5)
  Input location: (6.808,18.6)
  Legal location: (6.808,18.6)
  Displacement:   0.000 um ( 0.00 row height)

Legalization succeeded.
Total Legalizer CPU: 0.125
Total Legalizer Wall Time: 0.125
----------------------------------------------------------------

Clock-opt legalization complete           CPU:   168 s (  0.05 hr )  ELAPSE:   435 s (  0.12 hr )  MEM-PEAK:  3144 MB
rtapi Thread-server 0: shutdown 
rtapi Thread-server 2: shutdown 
Mgr Thread-server 0: Dtor 
rtapi Thread-server 1: shutdown 
rtapi Thread-server 3: shutdown 
Mgr Thread-server 2: Dtor 
rtapi Thread-server 7: shutdown 
rtapi Thread-server 5: shutdown 
rtapi Thread-server 4: shutdown 
rtapi Thread-server 6: shutdown 
Mgr Thread-server 4: Dtor 
Mgr Thread-server 3: Dtor 
Mgr Thread-server 7: Dtor 
Mgr Thread-server 5: Dtor 
Mgr Thread-server 6: Dtor 
Mgr Thread-server 1: Dtor 

No. startProblems      =     0 

No. doRoutes           =     0 
No. doUnroutes         =     0 
No. redoRoutes         =     0 
No. redoUnroutes       =     0 
No. undoRoutes         =     0 
No. undoUnroutes       =     0 
No. commitRoutes       =     0 
No. commitUnroutes     =     0 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

rtapi Thread-server 0: Dtor 
rtapi Thread-server 1: Dtor 
rtapi Thread-server 2: Dtor 
rtapi Thread-server 3: Dtor 
rtapi Thread-server 4: Dtor 
rtapi Thread-server 5: Dtor 
rtapi Thread-server 6: Dtor 
rtapi Thread-server 7: Dtor 
Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 
GR Routing Service: Stopped IMRD 
Terminated routing service. 
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
INFO: Running refresh_via_ladders
Information: Forcing rerun of global router after global_route_opt due to app option route.global.force_rerun_after_global_route_opt being set. (ZRT-608)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    9  Proc 9318 
Info: route.global.delay_based_route_rejection is 16.
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   
common.via_array_mode                                   :        swap                

Printing options for 'route.global.*'
global.force_rerun_after_global_route_opt               :        true                
global.timing_driven                                    :        true                

Begin global routing.
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M8
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
rule ndr_leaf equivalent to default rule
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.074 may be too small: wire/via-down 0.074, wire/via-up 0.098. (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 pitch 0.060 may be too small: wire/via-down 0.098, wire/via-up 0.060. (ZRT-026)
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 pitch 0.074 may be too small: wire/via-down 0.060, wire/via-up 0.080. (ZRT-026)
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 4.000 may be too small: wire/via-down 4.500, wire/via-up 4.000. (ZRT-026)
Transition layer name: M3(2)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.04 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.04 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_ADDH_0P5/CO has no valid via regions. (ZRT-044)
soft rule _snps_autoNdr_power_3_8_wire is redundant
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   32  Alloctr   33  Proc    2 
[End of Read DB] Total (MB): Used   39  Alloctr   42  Proc 9320 
Info: route.global.delay_based_route_rejection is 16.
Loading timing information to the router from design
Timing information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,50.02um,49.80um)
Number of routing layers = 10
layer M1, dir Ver, min width = 0.034um, min space = 0.026um pitch = 0.074um
layer M2, dir Hor, min width = 0.034um, min space = 0.026um pitch = 0.06um
layer M3, dir Ver, min width = 0.034um, min space = 0.026um pitch = 0.074um
layer M4, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M5, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M6, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M7, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M8, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M9, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer MRDL, dir Hor, min width = 2um, min space = 2um pitch = 4um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Tech Data] Total (MB): Used   42  Alloctr   45  Proc 9320 
Net statistics:
Total number of nets     = 469
Number of nets to route  = 459
Number of nets with min-layer-mode soft = 13
Number of nets with min-layer-mode soft-cost-medium = 13
469 nets are fully connected,
 of which 10 are detail routed and 456 are global routed.
12 nets have non-default rule ndr_2w2s
         12 non-user-specified nets, 12 non-user-specified clock nets, 0 user-specified nets
Net length statistics: 
Net Count(Ignore Fully Rted) 0, Total Half Perimeter Wire Length (HPWL) 0 microns
HPWL   0 ~   50 microns: Net Count        0     Total HPWL            0 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   42  Alloctr   45  Proc 9320 
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 83 gCells
Average gCell capacity  0.72     on layer (1)    M1
Average gCell capacity  9.21     on layer (2)    M2
Average gCell capacity  6.71     on layer (3)    M3
Average gCell capacity  4.45     on layer (4)    M4
Average gCell capacity  4.53     on layer (5)    M5
Average gCell capacity  4.39     on layer (6)    M6
Average gCell capacity  4.57     on layer (7)    M7
Average gCell capacity  4.11     on layer (8)    M8
Average gCell capacity  3.39     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 8.16  on layer (1)    M1
Average number of tracks per gCell 10.01         on layer (2)    M2
Average number of tracks per gCell 8.16  on layer (3)    M3
Average number of tracks per gCell 5.01  on layer (4)    M4
Average number of tracks per gCell 5.04  on layer (5)    M5
Average number of tracks per gCell 5.01  on layer (6)    M6
Average number of tracks per gCell 5.04  on layer (7)    M7
Average number of tracks per gCell 5.01  on layer (8)    M8
Average number of tracks per gCell 5.04  on layer (9)    M9
Average number of tracks per gCell 0.17  on layer (10)   MRDL
Number of gCells = 68890
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Congestion Map] Total (MB): Used   45  Alloctr   47  Proc 9320 
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 83 gCells
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   45  Alloctr   48  Proc 9320 
Number of user frozen nets = 0
Timing criticality report: total 136 (29.00)% critical nets.
   Number of criticality 1 nets = 136 (29.00)%
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    5  Alloctr    5  Proc    0 
[End of Build Data] Total (MB): Used   45  Alloctr   48  Proc 9320 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   45  Alloctr   48  Proc 9320 
Information: Using 8 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~271.0000um (451 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 83 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 83 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Initial Routing] Total (MB): Used  221  Alloctr  224  Proc 9320 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     3 Max = 1 GRCs =     3 (0.02%)
Initial. H routing: Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.04%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.04%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M2       85.2 10.6 1.95 1.34 0.23 0.39 0.10 0.03 0.01 0.00 0.06 0.00 0.00 0.00
M3       77.3 9.99 5.37 3.24 0.23 2.18 0.57 0.81 0.13 0.00 0.16 0.00 0.00 0.00
M4       71.1 17.7 5.10 5.84 0.00 0.16 0.01 0.00 0.00 0.00 0.04 0.00 0.00 0.00
M5       83.5 13.0 0.51 2.63 0.00 0.16 0.06 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M6       89.0 6.58 1.81 2.28 0.00 0.01 0.13 0.00 0.00 0.00 0.12 0.00 0.00 0.04
M7       98.6 1.25 0.00 0.00 0.00 0.06 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    89.7 6.43 1.60 1.66 0.05 0.32 0.09 0.09 0.02 0.00 0.04 0.00 0.00 0.00


Initial. Total Wire Length = 4041.23
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 656.55
Initial. Layer M3 wire length = 1235.60
Initial. Layer M4 wire length = 1072.29
Initial. Layer M5 wire length = 592.81
Initial. Layer M6 wire length = 437.35
Initial. Layer M7 wire length = 46.64
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 2484
Initial. Via VIA12SQ_C count = 771
Initial. Via VIA23SQ_C count = 1162
Initial. Via VIA34SQ_C count = 231
Initial. Via VIA45SQ count = 192
Initial. Via VIA56SQ count = 122
Initial. Via VIA67SQ_C count = 6
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Mon Apr 28 07:33:21 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 83 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 83 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  221  Alloctr  224  Proc 9320 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =     2 Max = 1 GRCs =     2 (0.01%)
phase1. H routing: Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.03%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.03%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M2       85.2 10.6 1.95 1.34 0.23 0.39 0.10 0.03 0.01 0.00 0.06 0.00 0.00 0.00
M3       77.3 10.0 5.37 3.24 0.23 2.18 0.57 0.81 0.13 0.00 0.16 0.00 0.00 0.00
M4       71.1 17.7 5.10 5.85 0.00 0.16 0.01 0.00 0.00 0.00 0.04 0.00 0.00 0.00
M5       83.5 13.0 0.49 2.60 0.00 0.17 0.06 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M6       89.0 6.58 1.81 2.28 0.00 0.01 0.13 0.00 0.00 0.00 0.13 0.00 0.00 0.03
M7       98.6 1.25 0.00 0.00 0.00 0.06 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    89.7 6.43 1.59 1.66 0.05 0.32 0.09 0.09 0.02 0.00 0.04 0.00 0.00 0.00


phase1. Total Wire Length = 4041.33
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 656.58
phase1. Layer M3 wire length = 1236.07
phase1. Layer M4 wire length = 1073.19
phase1. Layer M5 wire length = 592.42
phase1. Layer M6 wire length = 436.43
phase1. Layer M7 wire length = 46.64
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 2484
phase1. Via VIA12SQ_C count = 771
phase1. Via VIA23SQ_C count = 1162
phase1. Via VIA34SQ_C count = 231
phase1. Via VIA45SQ count = 192
phase1. Via VIA56SQ count = 122
phase1. Via VIA67SQ_C count = 6
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Mon Apr 28 07:33:21 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 83 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 83 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  221  Alloctr  224  Proc 9320 
phase2. Routing result:
phase2. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. Both Dirs: Overflow =     2 Max = 1 GRCs =     2 (0.01%)
phase2. H routing: Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.03%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.03%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M2       85.2 10.6 1.95 1.34 0.23 0.39 0.10 0.03 0.01 0.00 0.06 0.00 0.00 0.00
M3       77.3 10.0 5.37 3.24 0.23 2.18 0.57 0.81 0.13 0.00 0.16 0.00 0.00 0.00
M4       71.1 17.7 5.10 5.85 0.00 0.16 0.01 0.00 0.00 0.00 0.04 0.00 0.00 0.00
M5       83.5 13.0 0.49 2.60 0.00 0.17 0.06 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M6       89.0 6.58 1.81 2.28 0.00 0.01 0.13 0.00 0.00 0.00 0.13 0.00 0.00 0.03
M7       98.6 1.25 0.00 0.00 0.00 0.06 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    89.7 6.43 1.59 1.66 0.05 0.32 0.09 0.09 0.02 0.00 0.04 0.00 0.00 0.00


phase2. Total Wire Length = 4041.33
phase2. Layer M1 wire length = 0.00
phase2. Layer M2 wire length = 656.58
phase2. Layer M3 wire length = 1236.07
phase2. Layer M4 wire length = 1073.19
phase2. Layer M5 wire length = 592.42
phase2. Layer M6 wire length = 436.43
phase2. Layer M7 wire length = 46.64
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 2484
phase2. Via VIA12SQ_C count = 771
phase2. Via VIA23SQ_C count = 1162
phase2. Via VIA34SQ_C count = 231
phase2. Via VIA45SQ count = 192
phase2. Via VIA56SQ count = 122
phase2. Via VIA67SQ_C count = 6
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.

Start GR phase 3
Mon Apr 28 07:33:21 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 83 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 83 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  221  Alloctr  224  Proc 9320 
phase3. Routing result:
phase3. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase3. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. Both Dirs: Overflow =     2 Max = 1 GRCs =     2 (0.01%)
phase3. H routing: Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.03%)
phase3. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.03%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M2       85.2 10.6 1.95 1.34 0.23 0.39 0.10 0.03 0.01 0.00 0.06 0.00 0.00 0.00
M3       77.3 10.0 5.37 3.24 0.23 2.18 0.57 0.81 0.13 0.00 0.16 0.00 0.00 0.00
M4       71.1 17.7 5.10 5.85 0.00 0.16 0.01 0.00 0.00 0.00 0.04 0.00 0.00 0.00
M5       83.5 13.0 0.49 2.60 0.00 0.17 0.06 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M6       89.0 6.58 1.81 2.28 0.00 0.01 0.13 0.00 0.00 0.00 0.13 0.00 0.00 0.03
M7       98.6 1.25 0.00 0.00 0.00 0.06 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    89.7 6.43 1.59 1.66 0.05 0.32 0.09 0.09 0.02 0.00 0.04 0.00 0.00 0.00


phase3. Total Wire Length = 4041.33
phase3. Layer M1 wire length = 0.00
phase3. Layer M2 wire length = 656.58
phase3. Layer M3 wire length = 1236.07
phase3. Layer M4 wire length = 1073.19
phase3. Layer M5 wire length = 592.42
phase3. Layer M6 wire length = 436.43
phase3. Layer M7 wire length = 46.64
phase3. Layer M8 wire length = 0.00
phase3. Layer M9 wire length = 0.00
phase3. Layer MRDL wire length = 0.00
phase3. Total Number of Contacts = 2484
phase3. Via VIA12SQ_C count = 771
phase3. Via VIA23SQ_C count = 1162
phase3. Via VIA34SQ_C count = 231
phase3. Via VIA45SQ count = 192
phase3. Via VIA56SQ count = 122
phase3. Via VIA67SQ_C count = 6
phase3. Via VIA78SQ_C count = 0
phase3. Via VIA89_C count = 0
phase3. Via VIA9RDL count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  181  Alloctr  181  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  221  Alloctr  224  Proc 9320 

Congestion utilization per direction:
Average vertical track utilization   =  3.19 %
Peak    vertical track utilization   = 54.55 %
Average horizontal track utilization =  3.06 %
Peak    horizontal track utilization = 43.75 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  180  Alloctr  180  Proc    0 
[End of Global Routing] Total (MB): Used  219  Alloctr  222  Proc 9320 
Updating the database ...
Updating congestion ...
Information: Extraction observers are detached as design net change threshold is reached.
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -32  Alloctr  -32  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   38  Proc 9320 

Clock-opt Incremental Global-routing complete  CPU:   169 s (  0.05 hr )  ELAPSE:   436 s (  0.12 hr )  MEM-PEAK:  3144 MB
Information: The stitching and editing of coupling caps is turned OFF for design 'ALU_votegui_init_design:ALU_votegui/clock_opt_opto.design'. (TIM-125)
Information: Design ALU_votegui has 469 nets, 454 global routed, 13 detail routed. (NEX-024)
Information: build GR coup map successfully (NEX-012)
Information: The RC mode used is GR for design 'ALU_votegui'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 467, routed nets = 467, across physical hierarchy nets = 0, parasitics cached nets = 467, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: Freeing timing information from routing. (ZRT-574)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)

Rebuilding Cell-Density Map
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: Concurrent Legalization and Optimization (CLO) Reverted
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Current design "technology_node" attribute is set to "s14"
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.legalize.exclude_unfixed_physical_only_cells : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : true
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cells saed14rvt:SAEDRVT14_ADDF_V1_0P5.frame and saed14rvt:SAEDRVT14_DELPROGS4_Y2_24.frame have different supply architectures. (LGL-048)
Total 0.0200 seconds to build cellmap data
INFO: creating 28(r) x 28(c) GridCells YDim 1.8 XDim 1.8
INFO: number of GridCells (0x102635ea0): 784
INFO: creating 28(r) x 28(c) GridCells YDim 1.8 XDim 1.8
INFO: number of GridCells (0x102635ea0): 784
Total 0.0000 seconds to load 905 cell instances into cellmap
Moveable cells: 228; Application fixed cells: 11; Macro cells: 0; User fixed cells: 666
0 out of 454 data nets is detail routed, 13 out of 13 clock nets are detail routed and total 467 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 0.8799, cell height 0.6000, cell area 0.5280 for total 239 placed and application fixed cells
runtime_assert false
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (1184 1200) (48840 48600)
Preroute opto area query mode: NDM
Using CLEO = true
APS-MCMM: Setup/DRC-only scenario grouping = [0 1]
Summary: is MV Ready (has MV info... UPF or derived)
Summary: design is not hierarchical
Voltage Area: id=0, index=0, name=DEFAULT_VA, is default, domain=DEFAULT_POWER_DOMAIN, scopeHier=, psn=VDD;
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Setup Voltages:
  Supply Net = VDD, voltages =  0.8800 0.7200
  Supply Net = VSS, voltages = 
Hold Voltages:
  Supply Net = VDD, voltages =  0.8800
  Supply Net = VSS, voltages = 
Unique Voltages in Design:  0.7200 0.8800
Default Voltage Area = DEFAULT_VA
Blocked VAs: 
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M8
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
rule ndr_leaf equivalent to default rule
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.074 may be too small: wire/via-down 0.074, wire/via-up 0.098. (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 pitch 0.060 may be too small: wire/via-down 0.098, wire/via-up 0.060. (ZRT-026)
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 pitch 0.074 may be too small: wire/via-down 0.060, wire/via-up 0.080. (ZRT-026)
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 4.000 may be too small: wire/via-down 4.500, wire/via-up 4.000. (ZRT-026)
Transition layer name: M3(2)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.04 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.04 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_ADDH_0P5/CO has no valid via regions. (ZRT-044)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario func::setup_ss0p72v125c (Mode func Corner setup_ss0p72v125c)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 83 gCells
Average gCell capacity  0.72     on layer (1)    M1
Average gCell capacity  9.21     on layer (2)    M2
Average gCell capacity  6.71     on layer (3)    M3
Average gCell capacity  4.45     on layer (4)    M4
Average gCell capacity  4.53     on layer (5)    M5
Average gCell capacity  4.39     on layer (6)    M6
Average gCell capacity  4.57     on layer (7)    M7
Average gCell capacity  4.11     on layer (8)    M8
Average gCell capacity  3.39     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 8.16  on layer (1)    M1
Average number of tracks per gCell 10.01         on layer (2)    M2
Average number of tracks per gCell 8.16  on layer (3)    M3
Average number of tracks per gCell 5.01  on layer (4)    M4
Average number of tracks per gCell 5.04  on layer (5)    M5
Average number of tracks per gCell 5.01  on layer (6)    M6
Average number of tracks per gCell 5.04  on layer (7)    M7
Average number of tracks per gCell 5.01  on layer (8)    M8
Average number of tracks per gCell 5.04  on layer (9)    M9
Average number of tracks per gCell 0.17  on layer (10)   MRDL
Number of gCells = 68890
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 83 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 8 thread routing service with costIdx = 3. 
GR Routing Service: Setting costIdx to 3 
rtapi Thread-server 0: startup 
Mgr Thread-server 0: Ctor 
rtapi Thread-server 1: startup 
Mgr Thread-server 1: Ctor 
rtapi Thread-server 4: startup 
Mgr Thread-server 4: Ctor 
rtapi Thread-server 6: startup 
Mgr Thread-server 6: Ctor 
rtapi Thread-server 5: startup 
Mgr Thread-server 5: Ctor 
rtapi Thread-server 2: startup 
Mgr Thread-server 2: Ctor 
rtapi Thread-server 3: startup 
Mgr Thread-server 3: Ctor 
rtapi Thread-server 7: startup 
Mgr Thread-server 7: Ctor 
Corner Scaling is off, multiplier is 1.000000
Zbuf: Gathering all scenarios
Using default layer M5
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0
maxCornerId = 2
corner=setup_ss0p72v125c, tran factor=1.0000 (0.0277 / 0.0277)
corner=hold_ff0p88v125c, tran factor=0.8781 (0.0244 / 0.0277)
GR Routing Service: loadPermBufBlockages 

INFO: GRE flow is enabled.

Clock-opt optimization Phase 31 Iter  1         0.00        0.00      0.00         0        210.72           -         377              0.12      3144
Clock-opt optimization Phase 31 Iter  2         0.00        0.00      0.00         0        210.72           -         377              0.12      3144
Clock-opt optimization Phase 31 Iter  3         0.00        0.00      0.00         0        210.72           -         377              0.12      3144

Clock-opt optimization Phase 32 Iter  1         0.00        0.00      0.00         0        210.72           -         377              0.12      3144
Clock-opt optimization Phase 32 Iter  2         0.00        0.00      0.00         0        210.72           -         377              0.12      3144
Clock-opt optimization Phase 32 Iter  3         0.00        0.00      0.00         0        210.72           -         377              0.12      3144
Clock-opt optimization Phase 32 Iter  4         0.00        0.00      0.00         0        210.72           -         377              0.12      3144

INFO: New Levelizer turned on
Corner Scaling is off, multiplier is 1.000000
Zbuf: Gathering all scenarios
Using default layer M5
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0
maxCornerId = 2
corner=setup_ss0p72v125c, tran factor=1.0000 (0.0277 / 0.0277)
corner=hold_ff0p88v125c, tran factor=0.8781 (0.0244 / 0.0277)
Information: Design Average RC for design ALU_votegui  (NEX-011)
Information: r = 2.192811 ohm/um, via_r = 0.637081 ohm/cut, c = 0.100154 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.437384 ohm/um, via_r = 0.662179 ohm/cut, c = 0.091588 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Clock-opt optimization Phase 33 Iter  1         0.00        0.00      0.00         0        210.72           -         377              0.12      3144
Clock-opt optimization Phase 33 Iter  2         0.00        0.00      0.00         0        210.72           -         377              0.12      3144
Corner Scaling is off, multiplier is 1.000000
Zbuf: Gathering all scenarios
Using default layer M5
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0
maxCornerId = 2
corner=setup_ss0p72v125c, tran factor=1.0000 (0.0277 / 0.0277)
corner=hold_ff0p88v125c, tran factor=0.8781 (0.0244 / 0.0277)
Clock-opt optimization Phase 33 Iter  3         0.00        0.00      0.00         0        210.72           -         377              0.12      3144
Corner Scaling is off, multiplier is 1.000000
Zbuf: Gathering all scenarios
Using default layer M5
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0
maxCornerId = 2
corner=setup_ss0p72v125c, tran factor=1.0000 (0.0277 / 0.0277)
corner=hold_ff0p88v125c, tran factor=0.8781 (0.0244 / 0.0277)
Clock-opt optimization Phase 33 Iter  4         0.00        0.00      0.00         0        210.72           -         377              0.12      3144

Clock-opt optimization Phase 34 Iter  1         0.00        0.00      0.00         0        210.72           -         377              0.12      3144
Clock-opt optimization Phase 34 Iter  2         0.00        0.00      0.00         0        210.72           -         377              0.12      3144


Clock-opt optimization complete                 0.00        0.00      0.00         0        210.72           -         377              0.12      3144

Clock-opt route preserve complete         CPU:   174 s (  0.05 hr )  ELAPSE:   439 s (  0.12 hr )  MEM-PEAK:  3144 MB
INFO: Sending timing info to router
Generating Timing information  
Design  Scenario func::setup_ss0p72v125c (Mode func Corner setup_ss0p72v125c)
Generating Timing information  ... Done
Information: The net parasitics of block ALU_votegui are cleared. (TIM-123)
[End of Generating Timing Information] Elapsed real time: 0:00:00 
[End of Generating Timing Information] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Warning: No tracks defined on metal layer PO. Pin access checking disabled for this layer. (PDC-007)
Layer PO: cached 0 shapes out of 0 total shapes.
Layer M1: cached 0 shapes out of 253 total shapes.
Layer M2: cached 0 shapes out of 557 total shapes.
Layer M3: cached 0 shapes out of 677 total shapes.
Cached 1800 vias out of 7527 total vias.

Legalizing Top Level Design ALU_votegui ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Current design "technology_node" attribute is set to "s14"
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.legalize.exclude_unfixed_physical_only_cells : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : true
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cells saed14rvt:SAEDRVT14_ADDF_V1_0P5.frame and saed14rvt:SAEDRVT14_DELPROGS4_Y2_24.frame have different supply architectures. (LGL-048)
Total 0.0600 seconds to build cellmap data
Information: Creating classic rule checker.
=====> Processed 215 ref cells (164 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     2258.89          905        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                    905
number of references:               215
number of site rows:                 79
number of locations attempted:     3543
number of locations failed:           6  (0.2%)

Legality of references at locations:
1 references had failures.

Worst 1 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1         16         6 ( 37.5%)          0         0 (  0.0%)  SAEDRVT14_DCAP_PV1ECO_6

Worst 1 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1         16         6 ( 37.5%)          0         0 (  0.0%)  SAEDRVT14_DCAP_PV1ECO_6

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         228 (2694 total sites)
avg row height over cells:        0.600 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: u_mux/ctmi_466 (SAEDRVT14_AO221_0P5)
  Input location: (3.7,20.4)
  Legal location: (3.7,20.4)
  Displacement:   0.000 um ( 0.00 row height)
Cell: repuesto_9_0 (SAEDRVT14_AN2_ECO_2)
  Input location: (29.008,21.6)
  Legal location: (29.008,21.6)
  Displacement:   0.000 um ( 0.00 row height)
Cell: u_mux/ctmi_39 (SAEDRVT14_AN2B_MM_1)
  Input location: (5.772,19.8)
  Legal location: (5.772,19.8)
  Displacement:   0.000 um ( 0.00 row height)
Cell: u_mux/ctmi_38 (SAEDRVT14_AN2B_MM_1)
  Input location: (5.106,19.8)
  Legal location: (5.106,19.8)
  Displacement:   0.000 um ( 0.00 row height)
Cell: u_sum/add_7_U_33 (SAEDRVT14_ADDF_V1_0P5)
  Input location: (12.58,18.6)
  Legal location: (12.58,18.6)
  Displacement:   0.000 um ( 0.00 row height)
Cell: u_mux/ctmi_37 (SAEDRVT14_AN2_1)
  Input location: (4.366,19.8)
  Legal location: (4.366,19.8)
  Displacement:   0.000 um ( 0.00 row height)
Cell: u_sum/add_7_U_0 (SAEDRVT14_ADDH_0P5)
  Input location: (1.628,24.6)
  Legal location: (1.628,24.6)
  Displacement:   0.000 um ( 0.00 row height)
Cell: u_sum/add_7_U_50 (SAEDRVT14_ADDF_V1_0P5)
  Input location: (9.25,17.4)
  Legal location: (9.25,17.4)
  Displacement:   0.000 um ( 0.00 row height)
Cell: u_sum/add_7_U_38 (SAEDRVT14_ADDF_V1_0P5)
  Input location: (9.028,21.6)
  Legal location: (9.028,21.6)
  Displacement:   0.000 um ( 0.00 row height)
Cell: u_mux/ctmi_468 (SAEDRVT14_AO221_0P5)
  Input location: (6.808,18.6)
  Legal location: (6.808,18.6)
  Displacement:   0.000 um ( 0.00 row height)

Legalization succeeded.
Total Legalizer CPU: 0.251
Total Legalizer Wall Time: 0.126
----------------------------------------------------------------

Clock-opt legalization complete           CPU:   175 s (  0.05 hr )  ELAPSE:   439 s (  0.12 hr )  MEM-PEAK:  3144 MB
rtapi Thread-server 0: shutdown 
rtapi Thread-server 1: shutdown 
Mgr Thread-server 0: Dtor 
rtapi Thread-server 6: shutdown 
rtapi Thread-server 4: shutdown 
rtapi Thread-server 2: shutdown 
rtapi Thread-server 7: shutdown 
rtapi Thread-server 3: shutdown 
Mgr Thread-server 2: Dtor 
rtapi Thread-server 5: shutdown 
Mgr Thread-server 6: Dtor 
Mgr Thread-server 4: Dtor 
Mgr Thread-server 7: Dtor 
Mgr Thread-server 3: Dtor 
Mgr Thread-server 1: Dtor 
Mgr Thread-server 5: Dtor 

No. startProblems      =     0 

No. doRoutes           =     0 
No. doUnroutes         =     0 
No. redoRoutes         =     0 
No. redoUnroutes       =     0 
No. undoRoutes         =     0 
No. undoUnroutes       =     0 
No. commitRoutes       =     0 
No. commitUnroutes     =     0 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

rtapi Thread-server 0: Dtor 
rtapi Thread-server 1: Dtor 
rtapi Thread-server 2: Dtor 
rtapi Thread-server 3: Dtor 
rtapi Thread-server 4: Dtor 
rtapi Thread-server 5: Dtor 
rtapi Thread-server 6: Dtor 
rtapi Thread-server 7: Dtor 
Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 
GR Routing Service: Stopped IMRD 
Terminated routing service. 
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
INFO: Running refresh_via_ladders
Information: Forcing rerun of global router after global_route_opt due to app option route.global.force_rerun_after_global_route_opt being set. (ZRT-608)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 8792 
Info: route.global.delay_based_route_rejection is 16.
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   
common.via_array_mode                                   :        swap                

Printing options for 'route.global.*'
global.force_rerun_after_global_route_opt               :        true                
global.timing_driven                                    :        true                

Begin global routing.
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M8
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
rule ndr_leaf equivalent to default rule
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.074 may be too small: wire/via-down 0.074, wire/via-up 0.098. (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 pitch 0.060 may be too small: wire/via-down 0.098, wire/via-up 0.060. (ZRT-026)
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 pitch 0.074 may be too small: wire/via-down 0.060, wire/via-up 0.080. (ZRT-026)
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 4.000 may be too small: wire/via-down 4.500, wire/via-up 4.000. (ZRT-026)
Transition layer name: M3(2)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.04 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.04 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_ADDH_0P5/CO has no valid via regions. (ZRT-044)
soft rule _snps_autoNdr_power_3_8_wire is redundant
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   32  Alloctr   32  Proc   16 
[End of Read DB] Total (MB): Used   39  Alloctr   40  Proc 8808 
Info: route.global.delay_based_route_rejection is 16.
Loading timing information to the router from design
Timing information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,50.02um,49.80um)
Number of routing layers = 10
layer M1, dir Ver, min width = 0.034um, min space = 0.026um pitch = 0.074um
layer M2, dir Hor, min width = 0.034um, min space = 0.026um pitch = 0.06um
layer M3, dir Ver, min width = 0.034um, min space = 0.026um pitch = 0.074um
layer M4, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M5, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M6, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M7, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M8, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M9, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer MRDL, dir Hor, min width = 2um, min space = 2um pitch = 4um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Tech Data] Total (MB): Used   42  Alloctr   43  Proc 8808 
Net statistics:
Total number of nets     = 469
Number of nets to route  = 459
Number of nets with min-layer-mode soft = 13
Number of nets with min-layer-mode soft-cost-medium = 13
469 nets are fully connected,
 of which 10 are detail routed and 456 are global routed.
12 nets have non-default rule ndr_2w2s
         12 non-user-specified nets, 12 non-user-specified clock nets, 0 user-specified nets
Net length statistics: 
Net Count(Ignore Fully Rted) 0, Total Half Perimeter Wire Length (HPWL) 0 microns
HPWL   0 ~   50 microns: Net Count        0     Total HPWL            0 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   42  Alloctr   44  Proc 8808 
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 83 gCells
Average gCell capacity  0.72     on layer (1)    M1
Average gCell capacity  9.21     on layer (2)    M2
Average gCell capacity  6.71     on layer (3)    M3
Average gCell capacity  4.45     on layer (4)    M4
Average gCell capacity  4.53     on layer (5)    M5
Average gCell capacity  4.39     on layer (6)    M6
Average gCell capacity  4.57     on layer (7)    M7
Average gCell capacity  4.11     on layer (8)    M8
Average gCell capacity  3.39     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 8.16  on layer (1)    M1
Average number of tracks per gCell 10.01         on layer (2)    M2
Average number of tracks per gCell 8.16  on layer (3)    M3
Average number of tracks per gCell 5.01  on layer (4)    M4
Average number of tracks per gCell 5.04  on layer (5)    M5
Average number of tracks per gCell 5.01  on layer (6)    M6
Average number of tracks per gCell 5.04  on layer (7)    M7
Average number of tracks per gCell 5.01  on layer (8)    M8
Average number of tracks per gCell 5.04  on layer (9)    M9
Average number of tracks per gCell 0.17  on layer (10)   MRDL
Number of gCells = 68890
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Congestion Map] Total (MB): Used   45  Alloctr   46  Proc 8808 
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 83 gCells
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   45  Alloctr   46  Proc 8808 
Number of user frozen nets = 0
Timing criticality report: total 137 (29.21)% critical nets.
   Number of criticality 1 nets = 137 (29.21)%
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    5  Alloctr    5  Proc    0 
[End of Build Data] Total (MB): Used   45  Alloctr   46  Proc 8808 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   45  Alloctr   46  Proc 8808 
Information: Using 8 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~271.0000um (451 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 83 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 83 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Initial Routing] Total (MB): Used  221  Alloctr  222  Proc 8808 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     2 Max = 1 GRCs =     2 (0.01%)
Initial. H routing: Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.03%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.03%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M2       85.2 10.6 1.95 1.34 0.23 0.39 0.10 0.03 0.01 0.00 0.06 0.00 0.00 0.00
M3       77.3 10.0 5.37 3.24 0.23 2.18 0.57 0.81 0.13 0.00 0.16 0.00 0.00 0.00
M4       71.1 17.7 5.10 5.85 0.00 0.16 0.01 0.00 0.00 0.00 0.04 0.00 0.00 0.00
M5       83.5 13.0 0.49 2.60 0.00 0.17 0.06 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M6       89.0 6.58 1.81 2.28 0.00 0.01 0.13 0.00 0.00 0.00 0.13 0.00 0.00 0.03
M7       98.6 1.25 0.00 0.00 0.00 0.06 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    89.7 6.43 1.59 1.66 0.05 0.32 0.09 0.09 0.02 0.00 0.04 0.00 0.00 0.00


Initial. Total Wire Length = 4041.33
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 656.58
Initial. Layer M3 wire length = 1236.07
Initial. Layer M4 wire length = 1073.19
Initial. Layer M5 wire length = 592.42
Initial. Layer M6 wire length = 436.43
Initial. Layer M7 wire length = 46.64
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 2484
Initial. Via VIA12SQ_C count = 771
Initial. Via VIA23SQ_C count = 1162
Initial. Via VIA34SQ_C count = 231
Initial. Via VIA45SQ count = 192
Initial. Via VIA56SQ count = 122
Initial. Via VIA67SQ_C count = 6
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Mon Apr 28 07:33:25 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 83 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 83 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  221  Alloctr  222  Proc 8808 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =     2 Max = 1 GRCs =     2 (0.01%)
phase1. H routing: Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.03%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.03%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M2       85.2 10.6 1.95 1.34 0.23 0.39 0.10 0.03 0.01 0.00 0.06 0.00 0.00 0.00
M3       77.3 10.0 5.37 3.24 0.23 2.18 0.57 0.81 0.13 0.00 0.16 0.00 0.00 0.00
M4       71.1 17.7 5.10 5.85 0.00 0.16 0.01 0.00 0.00 0.00 0.04 0.00 0.00 0.00
M5       83.5 13.0 0.49 2.60 0.00 0.17 0.06 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M6       89.0 6.58 1.81 2.28 0.00 0.01 0.13 0.00 0.00 0.00 0.13 0.00 0.00 0.03
M7       98.6 1.25 0.00 0.00 0.00 0.06 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    89.7 6.43 1.59 1.66 0.05 0.32 0.09 0.09 0.02 0.00 0.04 0.00 0.00 0.00


phase1. Total Wire Length = 4041.33
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 656.58
phase1. Layer M3 wire length = 1236.07
phase1. Layer M4 wire length = 1073.19
phase1. Layer M5 wire length = 592.42
phase1. Layer M6 wire length = 436.43
phase1. Layer M7 wire length = 46.64
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 2484
phase1. Via VIA12SQ_C count = 771
phase1. Via VIA23SQ_C count = 1162
phase1. Via VIA34SQ_C count = 231
phase1. Via VIA45SQ count = 192
phase1. Via VIA56SQ count = 122
phase1. Via VIA67SQ_C count = 6
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Mon Apr 28 07:33:25 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 83 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 83 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  221  Alloctr  222  Proc 8808 
phase2. Routing result:
phase2. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. Both Dirs: Overflow =     2 Max = 1 GRCs =     2 (0.01%)
phase2. H routing: Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.03%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.03%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M2       85.2 10.6 1.95 1.34 0.23 0.39 0.10 0.03 0.01 0.00 0.06 0.00 0.00 0.00
M3       77.3 10.0 5.37 3.24 0.23 2.18 0.57 0.81 0.13 0.00 0.16 0.00 0.00 0.00
M4       71.1 17.7 5.10 5.85 0.00 0.16 0.01 0.00 0.00 0.00 0.04 0.00 0.00 0.00
M5       83.5 13.0 0.49 2.60 0.00 0.17 0.06 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M6       89.0 6.58 1.81 2.28 0.00 0.01 0.13 0.00 0.00 0.00 0.13 0.00 0.00 0.03
M7       98.6 1.25 0.00 0.00 0.00 0.06 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    89.7 6.43 1.59 1.66 0.05 0.32 0.09 0.09 0.02 0.00 0.04 0.00 0.00 0.00


phase2. Total Wire Length = 4041.33
phase2. Layer M1 wire length = 0.00
phase2. Layer M2 wire length = 656.58
phase2. Layer M3 wire length = 1236.07
phase2. Layer M4 wire length = 1073.19
phase2. Layer M5 wire length = 592.42
phase2. Layer M6 wire length = 436.43
phase2. Layer M7 wire length = 46.64
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 2484
phase2. Via VIA12SQ_C count = 771
phase2. Via VIA23SQ_C count = 1162
phase2. Via VIA34SQ_C count = 231
phase2. Via VIA45SQ count = 192
phase2. Via VIA56SQ count = 122
phase2. Via VIA67SQ_C count = 6
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.

Start GR phase 3
Mon Apr 28 07:33:25 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 83 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 83 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  221  Alloctr  222  Proc 8808 
phase3. Routing result:
phase3. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase3. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. Both Dirs: Overflow =     2 Max = 1 GRCs =     2 (0.01%)
phase3. H routing: Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.03%)
phase3. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.03%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M2       85.2 10.6 1.95 1.34 0.23 0.39 0.10 0.03 0.01 0.00 0.06 0.00 0.00 0.00
M3       77.3 10.0 5.37 3.24 0.23 2.18 0.57 0.81 0.13 0.00 0.16 0.00 0.00 0.00
M4       71.1 17.7 5.10 5.85 0.00 0.16 0.01 0.00 0.00 0.00 0.04 0.00 0.00 0.00
M5       83.5 13.0 0.49 2.60 0.00 0.17 0.06 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M6       89.0 6.58 1.81 2.28 0.00 0.01 0.13 0.00 0.00 0.00 0.13 0.00 0.00 0.03
M7       98.6 1.25 0.00 0.00 0.00 0.06 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    89.7 6.43 1.59 1.66 0.05 0.32 0.09 0.09 0.02 0.00 0.04 0.00 0.00 0.00


phase3. Total Wire Length = 4041.33
phase3. Layer M1 wire length = 0.00
phase3. Layer M2 wire length = 656.58
phase3. Layer M3 wire length = 1236.07
phase3. Layer M4 wire length = 1073.19
phase3. Layer M5 wire length = 592.42
phase3. Layer M6 wire length = 436.43
phase3. Layer M7 wire length = 46.64
phase3. Layer M8 wire length = 0.00
phase3. Layer M9 wire length = 0.00
phase3. Layer MRDL wire length = 0.00
phase3. Total Number of Contacts = 2484
phase3. Via VIA12SQ_C count = 771
phase3. Via VIA23SQ_C count = 1162
phase3. Via VIA34SQ_C count = 231
phase3. Via VIA45SQ count = 192
phase3. Via VIA56SQ count = 122
phase3. Via VIA67SQ_C count = 6
phase3. Via VIA78SQ_C count = 0
phase3. Via VIA89_C count = 0
phase3. Via VIA9RDL count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  181  Alloctr  181  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  221  Alloctr  222  Proc 8808 

Congestion utilization per direction:
Average vertical track utilization   =  3.19 %
Peak    vertical track utilization   = 54.55 %
Average horizontal track utilization =  3.06 %
Peak    horizontal track utilization = 43.75 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  180  Alloctr  180  Proc    0 
[End of Global Routing] Total (MB): Used  219  Alloctr  221  Proc 8808 
Updating the database ...
Updating congestion ...
Information: Extraction observers are detached as design net change threshold is reached.
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -32  Alloctr  -32  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 8808 

Clock-opt Incremental Global-routing complete  CPU:   176 s (  0.05 hr )  ELAPSE:   440 s (  0.12 hr )  MEM-PEAK:  3144 MB
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017937505874  -3.104670900933  9.863450811851  6.078151264085  2.744218141123  8.318116504907
9.699225026083  2.464623950064  1.382370221226  9.387184029619  3.142429406669  0.968752789964  6.613180723294  4.146578793224  7.876358918112  2.191135103696  -0.963734241094  2.700169755881  3.840488364440  3.750216853169  7.663459742299
6.212201167950  7.759678473967  7.862243056717  0.402387977150  0.032845095897  0.596111512371  4.701287396892  7.205135512169  8.278351398268  1.183725190997  -3.334436508244  5.867620043622  7.173822685364  9.669829799761  7.591488247087
7.632106393266  7.679078063326  9.831314288630  1.878805817928  3.230072343539  1.226270037326  7.050450494780  2.403928173631  6.139852544054  4.100210066110  -1.274718689655  4.570767965063  5.624806108820  7.826867053678  4.759134318263
5.409027926377  2.609823652834  0.626142538674  6.381676652919  9.187474022495  0.513656796621  5.027570618562  6.119813446103  6.181472312107  1.581675365776  -7.486041922107  9.584583771756  2.041755687119  3.921170667338  0.650489582345
9.472458902409  3.368484394994  4.897111549020  6.860149244452  2.000104051691  9.095345907689  2.197041709512  0.915900067443  5.466092308426  8.142690055883  -4.607193365224  8.244484822307  3.504807405451  1.682726812888  7.173434018510
9.939562708373  3.617852772683  8.946772637652  1.169969532707  4.529946656262  3.090979409795  5.580726136993  1.131397763510  0.721709625254  7.515947417690  -0.649322309371  1.017052015753  5.811546366269  5.826740683342  4.349384592435
0.216216918317  9.612142422527  7.311156782104  0.823519141628  0.356161286693  8.022019569284  2.603132585844  5.024802551363  1.359359521353  5.407563451201  -2.804123577518  1.265321024440  0.417797013533  1.833882265081  6.448558037188
4.848373112548  2.936801055033  8.671494124225  4.212305316610  9.007627270112  3.308107178452  5.607471109985  8.514743640423  2.764676979434  9.324216938770  -1.551199089997  2.300529274865  0.754612730179  1.961431211696  2.781304641418
3.355375155650  9.437909893602  9.136702642545  9.020209208464  9.978471495117  7.467457734047  3.171274721421  9.815920740044  4.331414637138  0.413524984361  -3.309910298619  7.452719278343  1.902854624529  5.623417059547  7.269364308696
3.367403103784  7.093641515702  7.411336156476  6.944246976650  5.239565921087  4.802189647382  3.894401463832  4.531610419342  1.605155657803  8.173730247963  -9.287277874418  7.540422010745  0.000380017956  5.833794356721  4.754588589445
4.387461656592  1.217863901793  7.505874310467  0.800933986343  9.509851607812  3.964085274420  8.341123831811  5.604907969922  5.026083246462  3.950064138237  -0.221226038718  4.029630386482  9.406696796875  2.789974461318  0.723295714657
8.793224787635  8.918112219113  5.103696096373  4.141094270014  8.443881384045  0.064440375020  6.053169766345  8.842299621220  1.167950775967  8.473967786224  -3.056717140238  7.977171075424  5.095824759611  1.512381270128  7.396893020513
5.512169827835  1.398268118372  5.190997333443  6.408244586760  9.731622717389  4.385364966981  9.999761759148  7.347087763210  6.393266767907  8.063326983131  -4.288630287880  5.817949395247  2.343566822627  0.037336505045  0.494781540392
8.173631613985  2.544054410021  0.066110127471  8.589655457074  6.653063562487  8.808820782685  7.253678475913  3.418263540902  7.926377260982  3.652834062614  -2.538674738167  6.652930980987  4.022422751365  6.796631302757  0.618563911981
3.446103618147  2.312107158167  5.365776748604  1.822107958456  2.469756204172  7.387119392116  0.867338065048  8.682345947245  8.902409336848  4.394994489711  -1.549020786014  9.244473272250  4.051628609534  5.907699019704  1.709513391590
0.067443546609  2.308426814269  0.055883460719  3.265224824446  3.794567350487  0.705451168271  6.012888717343  3.718510993956  2.708373361785  2.772683894677  -2.637652216996  9.532728424134  6.656299009097  9.409705358072  6.136994413139
7.763510072170  9.625254751594  7.417690064932  2.209371101703  1.043513581151  9.666269582673  0.883342434938  3.292435021621  6.918317961214  2.422527731115  -6.782104182351  9.141649007856  1.286620502201  9.569294060313  2.585845802480
2.551363135935  9.521353540756  3.451201280412  3.477518126530  0.052200041776  0.313533183387  2.465081644855  7.737188484837  3.112548293680  1.055033867149  -4.124225521230  5.316631972902  7.270149030810  7.178462360747  1.109986151474
3.640423276467  6.979434932421  6.938770155119  9.989997230050  8.202625075468  5.030179196142  1.411696278130  3.341418335537  5.155650943790  9.893602913670  -2.642545002020  9.208485969087  1.495144446745  7.734057117127  4.721422281592
0.740044433141  4.637138041352  4.984361330991  0.198619745279  8.206103190282  7.924529562340  7.259547726936  3.008696336740  3.103784709364  1.515702741133  -6.156476794424  6.976671595196  5.921014180218  9.647392189440  1.463833753161
0.419342160515  5.657803817373  0.247963928727  7.774418754040  1.048505000035  3.317956583378  4.556721475458  7.289445438746  1.656592121786  3.901793750587  -4.310467180093  3.986364922125  1.607849096408  5.274430634112  3.831812860490
7.969922502608  3.246462395006  4.138237022122  6.938718402961  9.314242940666  9.096875278996  4.661318072329  4.414657879322  4.787635891811  2.219113510369  -6.096373514109  4.270035816528  1.384072706444  0.375030405316  9.766346184229
9.621220116795  0.775967847396  7.786224305671  7.040238797715  0.003284509589  7.059611151237  1.470128739689  2.720513551216  9.827835139826  8.118372519099  -7.333443740824  4.586781945302  2.717316138536  4.966991799976  1.759149034708
7.763210639326  6.767907806332  6.983131428863  0.187880581792  8.323007234353  9.122627003732  6.705045049478  0.240392817363  1.613985254405  4.410021006611  -0.127471958965  5.457095637546  3.562414580882  0.782695525367  8.475914641826
3.540902792637  7.260982365283  4.062614253867  4.638167665291  9.918747402249  5.051365679662  1.502757061856  2.611981344610  3.618147231210  7.158167536577  -6.748604282210  7.958477218115  6.204109438711  9.392126886733  8.065049168234
5.947245890240  9.336848439499  4.489711154902  0.686014924445  2.200010405169  1.909534590768  9.219704170951  2.091590006744  3.546609230842  6.814269005588  -3.460719426522  4.824467341696  7.350414770545  1.168281401288  8.717344671851
0.993956270837  3.361785277268  3.894677263765  2.116996953270  7.452994665626  2.309097940979  5.558072613699  3.113139776351  0.072170962525  4.751594741769  -0.064932320937  1.101724176591  3.581188666626  9.582683888334  2.434939629243
5.021621691831  7.961214242252  7.731115678210  4.082351914162  8.035616128669  3.802201956928  4.260313258584  4.502480255136  3.135935952135  3.540756345120  -1.280412447751  8.126551077460  0.041703731353  3.183397046508  1.644856073718
8.484837311254  8.293680105503  3.867149412422  5.421230531661  0.900762727011  2.330810717845  2.560747110998  5.851474364042  3.276467697943  4.932421693877  -0.155119098999  7.230071892402  5.075495203017  9.196152941169  6.278131634141
8.335537515565  0.943790989360  2.913670264254  5.902020920846  4.997847149511  7.746745773404  7.317127472142  1.981592074004  4.433141463713  8.041352498436  -1.330991119861  9.745290892850  3.190219492452  9.562350525954  7.726937600869
6.336740310378  4.709364151570  2.741133615647  6.694424697665  0.523956592108  7.480218964738  2.389440146383  2.453161041934  2.160515565780  3.817373024796  -3.928727877441  8.754061176090  5.000062031795  6.583388255672  1.475459028944
5.438746165659  2.121786390179  3.750587431046  7.080093398634  3.950985160781  2.396408527442  0.834112383181  1.560490796992  2.502608324646  2.395006413823  -7.022122793871  8.402982903664  2.940693609687  5.278906266131  8.072320741465
Information: The stitching and editing of coupling caps is turned OFF for design 'ALU_votegui_init_design:ALU_votegui/clock_opt_opto.design'. (TIM-125)
Information: Design ALU_votegui has 469 nets, 454 global routed, 13 detail routed. (NEX-024)
Information: build GR coup map successfully (NEX-012)
Information: The RC mode used is GR for design 'ALU_votegui'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 467, routed nets = 467, across physical hierarchy nets = 0, parasitics cached nets = 467, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: Freeing timing information from routing. (ZRT-574)

Clock-opt final QoR
___________________
Scenario Mapping Table
1: func::hold_ff0p88v125c
2: func::setup_ss0p72v125c

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: CLOCK_MAIN
8: vir_CLOCK_MAIN
9: gen_clk_div2
10: gen_clk_div4
11: gen_clk_div8
12: reg2out
13: in2reg
14: in2out

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1        -          -      -   0.0000     0.0000      0
    1   2        -          -      -   0.0000     0.0000      0
    1   3        -          -      -   0.0000     0.0000      0
    1   4        -          -      -   0.0000     0.0000      0
    1   5        -          -      -   0.0000     0.0000      0
    1   6        -          -      -   0.0000     0.0000      0
    1   7        -          -      -   0.0000     0.0000      0
    1   8        -          -      -   0.0000     0.0000      0
    1   9        -          -      -   0.0000     0.0000      0
    1  10        -          -      -   0.0000     0.0000      0
    1  11        -          -      -   0.0000     0.0000      0
    1  12        -          -      -   0.0000     0.0000      0
    1  13        -          -      -   0.0000     0.0000      0
    1  14        -          -      -   0.0000     0.0000      0
    2   1   0.0000     0.0000      0        -          -      -
    2   2   0.0000     0.0000      0        -          -      -
    2   3   0.0000     0.0000      0        -          -      -
    2   4   0.0000     0.0000      0        -          -      -
    2   5   0.0000     0.0000      0        -          -      -
    2   6   0.0000     0.0000      0        -          -      -
    2   7   0.0000     0.0000      0        -          -      -
    2   8   0.0000     0.0000      0        -          -      -
    2   9   0.0000     0.0000      0        -          -      -
    2  10   0.0000     0.0000      0        -          -      -
    2  11   0.0000     0.0000      0        -          -      -
    2  12   0.0000     0.0000      0        -          -      -
    2  13   0.0000     0.0000      0        -          -      -
    2  14   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *        -          -        -      -   0.0000     0.0000      0        0     0.0000        -          -
    2   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0          -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0          -       210.72        377        108         13
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0          -       210.72        377

Clock-opt command complete                CPU:   176 s (  0.05 hr )  ELAPSE:   440 s (  0.12 hr )  MEM-PEAK:  3144 MB
Clock-opt command statistics  CPU=111 sec (0.03 hr) ELAPSED=52 sec (0.01 hr) MEM-PEAK=3.070 GB
1
TEST: runCore final-init
TEST: runCore final-end
Information: Running auto PG connection. (NDM-099)
Warning: Incomplete clock_opt / final_opto (FLW-8004)
Information: Ending 'clock_opt -from final_opto -to final_opto' (FLW-8001)
Information: Time: 2025-04-28 07:33:25 / Session: 0.12 hr / Command: 0.01 hr / Memory: 3145 MB (FLW-8100)
1
Information: 35 out of 40 LGL-050 messages were not printed due to limit 5  (MSG-3913)
# Conexion de power y ground
####################################################################################################
connect_pg_net****************************************
Report : Power/Ground Connection Summary
Design : ALU_votegui
Version: U-2022.12
Date   : Mon Apr 28 07:35:25 2025
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 910/910
Ground net VSS                909/909
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
1
# Rehablitacion de escenarios de potencia si fueron deshabilitados por "set_qor_strategy -metric timing"
if {[info exists escenarios_leakage] && [llength $escenarios_leakage] > 0} {
   puts "\nINFO: Habilitando el analisis de potencia leakage para ${escenarios_leakage}\n"
   set_scenario_status -leakage_power true [get_scenarios $escenarios_leakage]
}

INFO: Habilitando el analisis de potencia leakage para func::hold_ff0p88v125c func::setup_ss0p72v125c

Information: The command 'set_scenario_status' cleared the undo history. (UNDO-016)
Scenario func::hold_ff0p88v125c (mode func corner hold_ff0p88v125c) is active for hold/leakage_power/max_transition/min_capacitance analysis.
Scenario func::setup_ss0p72v125c (mode func corner setup_ss0p72v125c) is active for setup/leakage_power/max_transition/max_capacitance analysis.
1
if {[info exists escenarios_dinamica] && [llength $escenarios_dinamica] > 0} {
   puts "\nINFO: Habilitando el analisis de potencia dinamica para ${escenarios_dinamica}\n"
   set_scenario_status -dynamic_power true [get_scenarios $escenarios_dinamica]
}

INFO: Habilitando el analisis de potencia dinamica para func::setup_ss0p72v125c

Scenario func::setup_ss0p72v125c (mode func corner setup_ss0p72v125c) is active for setup/leakage_power/dynamic_power/max_transition/max_capacitance analysis.
1
# Guarda el bloque
save_blockInformation: Saving block 'ALU_votegui_init_design:ALU_votegui/clock_opt_opto.design'
1
# Reportes de QoR
####################################################################################################
set reportar_etapa post_cts_opt
post_cts_opt
set reportar_escenarios_activos $escenarios_activos_clock_opt_opto
func::setup_ss0p72v125c func::hold_ff0p88v125c
source "report_qor.tcl"
INFO: Etapa a reportar post_cts_opt

Scenario func::hold_ff0p88v125c (mode func corner hold_ff0p88v125c) is configured for hold/leakage_power/max_transition/min_capacitance, but is inactive.
Scenario func::setup_ss0p72v125c (mode func corner setup_ss0p72v125c) is configured for setup/leakage_power/dynamic_power/max_transition/max_capacitance, but is inactive.
Scenario func::setup_ss0p72v125c (mode func corner setup_ss0p72v125c) is active for setup/leakage_power/dynamic_power/max_transition/max_capacitance analysis.
Scenario func::hold_ff0p88v125c (mode func corner hold_ff0p88v125c) is active for hold/leakage_power/max_transition/min_capacitance analysis.

INFO: Reportando timing y QoR ...

****************************************
Report : qor
        -summary
Design : ALU_votegui
Version: U-2022.12
Date   : Mon Apr 28 07:35:47 2025
****************************************
Information: Timer using 'CRPR'. (TIM-050)

Timing
---------------------------------------------------------------------------
Context                                 WNS            TNS            NVE
---------------------------------------------------------------------------
func::setup_ss0p72v125c (Setup)             --          0.000              0
Design             (Setup)               --          0.000              0

func::hold_ff0p88v125c (Hold)             --          0.000              0
Design             (Hold)                --          0.000              0
---------------------------------------------------------------------------

Miscellaneous
---------------------------------------------------------------------------
Cell Area (netlist):                           210.722
Cell Area (netlist and physical only):         318.215
Nets with DRC Violations:        0
1
Information: Timer using 'CRPR'. (TIM-050)
****************************************
Report : global timing
        -format { narrow }
        -report_by design
Design : ALU_votegui
Version: U-2022.12
Date   : Mon Apr 28 07:35:47 2025
****************************************

No setup violations found.


No hold violations found.


1

INFO: Analizando violaciones del diseno ...

Information: Starting 'analyze_design_violations' (FLW-8000)
Information: Time: 2025-04-28 07:35:47 / Session: 0.16 hr / Command: 0.00 hr / Memory: 3145 MB (FLW-8100)

****************************************
Report : Violation analysis
Design : ALU_votegui
Block  : ALU_votegui_init_design:ALU_votegui/clock_opt_opto.design
Version: U-2022.12
Date   : Mon Apr 28 07:35:47 2025
****************************************

START_CMD: analyze_design_violations CPU:    246 s ( 0.07 hr) ELAPSE:    582 s ( 0.16 hr) MEM-PEAK:  3144 Mb Mon Apr 28 07:35:47 2025
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (1184 1200) (48840 48600)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Current design "technology_node" attribute is set to "s14"
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.legalize.exclude_unfixed_physical_only_cells : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : true
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cells saed14rvt:SAEDRVT14_ADDF_V1_0P5.frame and saed14rvt:SAEDRVT14_DELPROGS4_Y2_24.frame have different supply architectures. (LGL-048)
Warning: Library cell saed14rvt:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14hvt:SAEDHVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14lvt:SAEDLVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14slvt:SAEDSLVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Total 0.0300 seconds to build cellmap data
INFO: creating 17(r) x 17(c) GridCells YDim 3 XDim 3
INFO: number of GridCells (0xf4c5e000): 289
INFO: creating 17(r) x 17(c) GridCells YDim 3 XDim 3
INFO: number of GridCells (0xf4c5e000): 289
Total 0.0100 seconds to load 905 cell instances into cellmap
Moveable cells: 228; Application fixed cells: 11; Macro cells: 0; User fixed cells: 666
0 out of 454 data nets is detail routed, 13 out of 13 clock nets are detail routed and total 467 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 0.8799, cell height 0.6000, cell area 0.5280 for total 239 placed and application fixed cells
Design utilization is 0.243152

  Start analyzing SETUP violations.

    No setup violation was found. 

END_CMD: analyze_design_violations CPU:    246 s ( 0.07 hr) ELAPSE:    582 s ( 0.16 hr) MEM-PEAK:  3144 Mb Mon Apr 28 07:35:47 2025
Information: Ending 'analyze_design_violations' (FLW-8001)
Information: Time: 2025-04-28 07:35:47 / Session: 0.16 hr / Command: 0.00 hr / Memory: 3145 MB (FLW-8100)
Information: Starting 'analyze_design_violations' (FLW-8000)
Information: Time: 2025-04-28 07:35:47 / Session: 0.16 hr / Command: 0.00 hr / Memory: 3145 MB (FLW-8100)

****************************************
Report : Violation analysis
Design : ALU_votegui
Block  : ALU_votegui_init_design:ALU_votegui/clock_opt_opto.design
Version: U-2022.12
Date   : Mon Apr 28 07:35:47 2025
****************************************

START_CMD: analyze_design_violations CPU:    246 s ( 0.07 hr) ELAPSE:    582 s ( 0.16 hr) MEM-PEAK:  3144 Mb Mon Apr 28 07:35:47 2025
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (1184 1200) (48840 48600)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Current design "technology_node" attribute is set to "s14"
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.legalize.exclude_unfixed_physical_only_cells : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : true
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cells saed14rvt:SAEDRVT14_ADDF_V1_0P5.frame and saed14rvt:SAEDRVT14_DELPROGS4_Y2_24.frame have different supply architectures. (LGL-048)
Warning: Library cell saed14rvt:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Total 0.0200 seconds to build cellmap data
INFO: creating 17(r) x 17(c) GridCells YDim 3 XDim 3
INFO: number of GridCells (0x116260f30): 289
INFO: creating 17(r) x 17(c) GridCells YDim 3 XDim 3
INFO: number of GridCells (0x116260f30): 289
Total 0.0000 seconds to load 905 cell instances into cellmap
Moveable cells: 228; Application fixed cells: 11; Macro cells: 0; User fixed cells: 666
0 out of 454 data nets is detail routed, 13 out of 13 clock nets are detail routed and total 467 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 0.8799, cell height 0.6000, cell area 0.5280 for total 239 placed and application fixed cells
Design utilization is 0.243152

  Start analyzing HOLD violations.

    No hold violation was found. 

END_CMD: analyze_design_violations CPU:    246 s ( 0.07 hr) ELAPSE:    583 s ( 0.16 hr) MEM-PEAK:  3144 Mb Mon Apr 28 07:35:48 2025
Information: Ending 'analyze_design_violations' (FLW-8001)
Information: Time: 2025-04-28 07:35:48 / Session: 0.16 hr / Command: 0.00 hr / Memory: 3145 MB (FLW-8100)

INFO: Reportando informacion de las redes de clock y QoR ...

 Info: Initializing timer in CLOCK_SYN_REPORT_MODE
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: The scenario func::hold_ff0p88v125c has max capacitance DRC fixing disabled using the set_scenario_status command.  High DRC count may be expected.
****************************************
Report : clock qor
        -type summary
        -nosplit
Design : ALU_votegui
Version: U-2022.12
Date   : Mon Apr 28 07:35:48 2025
****************************************

Attributes
===========
M Master Clock
G Generated Clock
& Internal Generated Clock
U User Defined Skew Group
D Default Skew Group
* Generated Clock Balanced Separately

=======================================================
==== Summary Reporting for Corner hold_ff0p88v125c ====
=======================================================

====================================================== Summary Table for Corner hold_ff0p88v125c =======================================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC      Wire
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count    Length
                                                                Count      Area      Area
--------------------------------------------------------------------------------------------------------------------------------------------------------
### Mode: func, Scenario: func::hold_ff0p88v125c
CLOCK_MAIN                              M,D        33     11        9     2.220     8.081     0.092     0.054         0         0   214.184
 gen_clk_div2                             G        33      9        9     2.220     6.127     0.074     0.037         0         0   176.699
  gen_clk_div4                            G        33      8        8     2.042     4.662     0.060     0.017         0         0   163.611
   gen_clk_div8                           G        33      7        7     1.865     3.197     0.047     0.003         0         0   157.133
--------------------------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                         33     11        9     2.220     8.081     0.092     0.054         0         0   214.184


Warning: Please use -largest / -smallest / -all switches with -show_verbose_paths / -show_paths to report the clock paths. (CTS-956)
========================================================
==== Summary Reporting for Corner setup_ss0p72v125c ====
========================================================

====================================================== Summary Table for Corner setup_ss0p72v125c ======================================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC      Wire
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count    Length
                                                                Count      Area      Area
--------------------------------------------------------------------------------------------------------------------------------------------------------
### Mode: func, Scenario: func::setup_ss0p72v125c
CLOCK_MAIN                              M,D        33     11        9     2.220     8.081     0.152     0.085         0         0   214.184
 gen_clk_div2                             G        33      9        9     2.220     6.127     0.126     0.058         0         0   176.699
  gen_clk_div4                            G        33      8        8     2.042     4.662     0.105     0.028         0         0   163.611
   gen_clk_div8                           G        33      7        7     1.865     3.197     0.086     0.006         0         0   157.133
--------------------------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                         33     11        9     2.220     8.081     0.152     0.085         0         0   214.184


Warning: Please use -largest / -smallest / -all switches with -show_verbose_paths / -show_paths to report the clock paths. (CTS-956)
1
Dispatching command : 'report_clock_qor -type latency -show_paths -nosplit' > ${dir_reportes}/${etapa_actual}/${dir_clocks}/latencia_clocks.rpt
Dispatching command : 'report_clock_qor -type area -nosplit' > ${dir_reportes}/${etapa_actual}/${dir_clocks}/area_celdas_clock.rpt
Dispatching command : 'report_clock_qor -type structure -nosplit' > ${dir_reportes}/${etapa_actual}/${dir_clocks}/estructura_clocks.rpt
Dispatching command : 'report_clock_qor -type drc_violators -all -nosplit' > ${dir_reportes}/${etapa_actual}/${dir_clocks}/drc_clocks.rpt
Dispatching command : 'report_clock_timing -type summary -clock_synthesis_view -scenarios [get_scenarios -filter active] -nosplit' > ${dir_reportes}/${etapa_actual}/${dir_clocks}/resumen_timing_clocks.rpt
Dispatching command : 'report_clock_timing -type skew -clock_synthesis_view -scenarios [get_scenarios -filter active] -nosplit' > ${dir_reportes}/${etapa_actual}/${dir_clocks}/skew_clocks.rpt
Dispatching command : 'report_clock_timing -type latency -clock_synthesis_view -scenarios [get_scenarios -filter active] -nosplit' > ${dir_reportes}/${etapa_actual}/${dir_clocks}/latencia_timing_clocks.rpt
Waiting for all dispatched commands to complete ...
Done.

All command runs are done. Below is the status.

Completed 'report_clock_qor -type latency -show_paths -nosplit' successfully.
Output is in log '${dir_reportes}/${etapa_actual}/${dir_clocks}/latencia_clocks.rpt'

Completed 'report_clock_qor -type area -nosplit' successfully.
Output is in log '${dir_reportes}/${etapa_actual}/${dir_clocks}/area_celdas_clock.rpt'

Completed 'report_clock_qor -type structure -nosplit' successfully.
Output is in log '${dir_reportes}/${etapa_actual}/${dir_clocks}/estructura_clocks.rpt'

Completed 'report_clock_qor -type drc_violators -all -nosplit' successfully.
Output is in log '${dir_reportes}/${etapa_actual}/${dir_clocks}/drc_clocks.rpt'

Completed 'report_clock_timing -type summary -clock_synthesis_view -scenarios [get_scenarios -filter active] -nosplit' successfully.
Output is in log '${dir_reportes}/${etapa_actual}/${dir_clocks}/resumen_timing_clocks.rpt'

Completed 'report_clock_timing -type skew -clock_synthesis_view -scenarios [get_scenarios -filter active] -nosplit' successfully.
Output is in log '${dir_reportes}/${etapa_actual}/${dir_clocks}/skew_clocks.rpt'

Completed 'report_clock_timing -type latency -clock_synthesis_view -scenarios [get_scenarios -filter active] -nosplit' successfully.
Output is in log '${dir_reportes}/${etapa_actual}/${dir_clocks}/latencia_timing_clocks.rpt'


INFO: Ejecutando report_power ...


INFO: Ejecutando report_power ...

****************************************
Report : power
        -significant_digits 3
Design : ALU_votegui
Version: U-2022.12
Date   : Mon Apr 28 07:35:58 2025
****************************************
Information: Activity for scenario func::setup_ss0p72v125c was cached, no propagation required. (POW-005)
Information: Activity for scenario func::hold_ff0p88v125c was cached, no propagation required. (POW-005)
Mode: func
Corner: hold_ff0p88v125c
Scenario: func::hold_ff0p88v125c
Voltage: 0.880
Temperature: 125.000

Voltage Unit         : 1V
Capacitance Unit     : 1pF
Time Unit            : 1ns
Temperature Unit     : 1C
Dynamic Power Unit   : 1mW
Leakage Power Unit   : 1mW

Switched supply net power scaling:
scaling for leakage power

Supply nets:
VDD (power) probability 1.000 (default)
VSS (ground) probability 1.000 (default)

  Cell Internal Power    = N/A ( N/A )
  Net Switching Power    = N/A ( N/A )
Total Dynamic Power      = N/A (  0.0%)

Cell Leakage Power       = 2.370e-02 mW


  Attributes
  ----------
      u  -  User defined power group
      i  -  Includes clock pin internal power

Power Group         Internal Power        Switching Power          Leakage Power            Total Power    (   %  )    Attrs
-----------------------------------------------------------------------------------------------------------------------------
io_pad                         N/A                    N/A              0.000e+00              0.000e+00    (  0.0%)         
memory                         N/A                    N/A              0.000e+00              0.000e+00    (  0.0%)         
black_box                      N/A                    N/A              1.170e-06              1.170e-06    (  0.0%)         
clock_network                  N/A                    N/A              1.089e-02              1.089e-02    ( 46.0%)        i
register                       N/A                    N/A              1.626e-03              1.626e-03    (  6.9%)         
sequential                     N/A                    N/A              1.309e-04              1.309e-04    (  0.6%)         
combinational                  N/A                    N/A              1.105e-02              1.105e-02    ( 46.6%)         
-----------------------------------------------------------------------------------------------------------------------------
Total                          N/A                    N/A              2.370e-02 mW           2.370e-02 mW
Mode: func
Corner: setup_ss0p72v125c
Scenario: func::setup_ss0p72v125c
Voltage: 0.720
Temperature: 125.000

Voltage Unit         : 1V
Capacitance Unit     : 1pF
Time Unit            : 1ns
Temperature Unit     : 1C
Dynamic Power Unit   : 1mW
Leakage Power Unit   : 1mW

Switched supply net power scaling:
scaling for leakage power

Supply nets:
VDD (power) probability 1.000 (default)
VSS (ground) probability 1.000 (default)

  Cell Internal Power    = 3.373e-03 mW ( 45.0%)
  Net Switching Power    = 4.121e-03 mW ( 55.0%)
Total Dynamic Power      = 7.494e-03 mW (100.0%)

Cell Leakage Power       = 2.296e-03 mW


  Attributes
  ----------
      u  -  User defined power group
      i  -  Includes clock pin internal power

Power Group         Internal Power        Switching Power          Leakage Power            Total Power    (   %  )    Attrs
-----------------------------------------------------------------------------------------------------------------------------
io_pad                   0.000e+00              0.000e+00              0.000e+00              0.000e+00    (  0.0%)         
memory                   0.000e+00              0.000e+00              0.000e+00              0.000e+00    (  0.0%)         
black_box                0.000e+00              0.000e+00              1.144e-07              1.144e-07    (  0.0%)         
clock_network            1.711e-03              1.204e-03              8.837e-04              3.798e-03    ( 38.8%)        i
register                 3.180e-04              1.392e-04              7.742e-05              5.346e-04    (  5.5%)         
sequential               0.000e+00              0.000e+00              1.879e-05              1.879e-05    (  0.2%)         
combinational            1.344e-03              2.778e-03              1.316e-03              5.438e-03    ( 55.5%)         
-----------------------------------------------------------------------------------------------------------------------------
Total                    3.373e-03 mW           4.121e-03 mW           2.296e-03 mW           9.790e-03 mW
1

INFO: Ejecutando timing constraints ...

Dispatching command : 'report_modes -nosplit' > ${dir_reportes}/${etapa_actual}/${dir_escenarios}/modos.rpt
Dispatching command : 'report_pvt -nosplit' > ${dir_reportes}/${etapa_actual}/${dir_escenarios}/pvt.rpt
Dispatching command : 'report_corners [all_corners]' > ${dir_reportes}/${etapa_actual}/${dir_escenarios}/corners.rpt
Waiting for all dispatched commands to complete ...
Done.

All command runs are done. Below is the status.

Completed 'report_modes -nosplit' successfully.
Output is in log '${dir_reportes}/${etapa_actual}/${dir_escenarios}/modos.rpt'

Completed 'report_pvt -nosplit' successfully.
Output is in log '${dir_reportes}/${etapa_actual}/${dir_escenarios}/pvt.rpt'

Completed 'report_corners [all_corners]' successfully.
Output is in log '${dir_reportes}/${etapa_actual}/${dir_escenarios}/corners.rpt'


INFO: Reportando informacion del diseno ...

****************************************
Report : report_utilization
Design : ALU_votegui
Version: U-2022.12
Date   : Mon Apr 28 07:36:01 2025
****************************************
Utilization Ratio:                      0.1912
Utilization options:
 - Area calculation based on:           site_row of block ALU_votegui/clock_opt_opto
 - Categories of objects excluded:      hard_macros macro_keepouts soft_macros io_cells hard_blockages 
Total Area:                             2258.8944
Total Capacity Area:                    2251.9680
Total Area of cells:                    430.5468
Area of excluded objects:
 - hard_macros         :                0.0000
 - macro_keepouts      :                0.0000
 - soft_macros         :                0.0000
 - io_cells            :                2.6640
 - hard_blockages      :                0.0000
Total Area of excluded objects:         2.6640
Ratio of excluded objects:              0.0012

Utilization of site-rows with:
 - Site 'unit':                         0.1912

0.1912

INFO: Chequeando problemas del diseno ...


INFO: Reportando unidades ...


INFO: Reportando configuraciones que no estan por defecto ...


INFO: Reportando informacion de redes ideales ...

****************************************
Report : congestion
Design : ALU_votegui
Version: U-2022.12
Date   : Mon Apr 28 07:36:01 2025
****************************************

Layer     |    overflow     |               # GRCs has
Name      |  total  |  max  | overflow (%)       | max overflow
---------------------------------------------------------------
M1        |       0 |     0 |       0  ( 0.000%) |       0
M2        |       0 |     0 |       0  ( 0.000%) |       0
M3        |       0 |     0 |       0  ( 0.000%) |       0
M4        |       0 |     0 |       0  ( 0.000%) |       0
M5        |       0 |     0 |       0  ( 0.000%) |       0
M6        |       2 |     1 |       2  ( 0.029%) |       2
M7        |       0 |     0 |       0  ( 0.000%) |       0
M8        |       0 |     0 |       0  ( 0.000%) |       0
M9        |       0 |     0 |       0  ( 0.000%) |       0
MRDL      |       0 |     0 |       0  ( 0.000%) |       0
---------------------------------------------------------------
Both Dirs |       2 |     1 |       2  ( 0.015%) |       2
H routing |       2 |     1 |       2  ( 0.029%) |       2
V routing |       0 |     0 |       0  ( 0.000%) |       0

1
fc_shell> set_working_design_stack ALU_votegui_init_design:ALU_votegui/clock_opt_cts.design
fc_shell> 
Information: write_qor_data is capturing data for label clock_opt_opto to the ./datos_qor directory.  (RPT-180)
Information: Running write_qor_data for label 'clock_opt_opto' and report 'report_area'  (RPT-190)
Information: Running write_qor_data for label 'clock_opt_opto' and report 'report_design'  (RPT-190)
Information: Running write_qor_data for label 'clock_opt_opto' and report 'report_multibit'  (RPT-190)
Information: Running write_qor_data for label 'clock_opt_opto' and report 'report_threshold_voltage_groups'  (RPT-190)
Information: Running write_qor_data for label 'clock_opt_opto' and report 'report_utilization'  (RPT-190)
Information: Running write_qor_data for label 'clock_opt_opto' and report 'report_qor'  (RPT-190)
Information: Running write_qor_data for label 'clock_opt_opto' and report 'report_global_timing'  (RPT-190)
Information: Running write_qor_data for label 'clock_opt_opto' and report 'report_constraints'  (RPT-190)
Information: Running write_qor_data for label 'clock_opt_opto' and report 'report_clock_gating'  (RPT-190)
Information: Running write_qor_data for label 'clock_opt_opto' and report 'report_power'  (RPT-190)
Information: Using scenario func::setup_ss0p72v125c for dynamic power in summary reports.  (RPT-134)
Information: Using scenario func::setup_ss0p72v125c for leakage power in summary reports.  (RPT-134)
Information: Running write_qor_data for label 'clock_opt_opto' and report 'report_clock_qor'  (RPT-190)
Information: Clock or skew group used for the write_qor_data 'report_clock_qor' report is CLOCK_MAIN in scenario func::setup_ss0p72v125c.  (RPT-112)
Information: Running write_qor_data for label 'clock_opt_opto' and report 'report_congestion'  (RPT-190)
Information: compare_qor_data has written the QORsum report.  View it using view_qor_data -location ./comparacion_qor/index.html  (RPT-200)
Information: 7 out of 12 LGL-050 messages were not printed due to limit 5 (after 'source' at fc_shell-be-2.NKMUEf:6) (MSG-3913)
Information: 381 out of 391 POW-046 messages were not printed due to limit 10 (after 'source' at fc_shell-be-2.NKMUEf:6) (MSG-3913)
Information: 54 out of 64 SQM-1061 messages were not printed due to limit 10 (after 'source' at fc_shell-be-2.NKMUEf:6) (MSG-3913)
Information: 27 out of 32 SQM-1079 messages were not printed due to limit 5 (after 'source' at fc_shell-be-2.NKMUEf:6) (MSG-3913)
Information: 22 out of 32 SQM-2004 messages were not printed due to limit 10 (after 'source' at fc_shell-be-2.NKMUEf:6) (MSG-3913)
fc_shell> gui_start
Load ICV ICCII menu file: /home/tools/synopsys/icvalidator/U-2022.12/etc/tcl-u/Icc2Menu.tcl
 + VUE INFO: Found a usable port: 2446

fc_shell> 
# Finalizacion de la ejecucion
####################################################################################################
# Informacion de la ejecucion
set tiempo_final [clock seconds]
1745836601
set runtime [expr $tiempo_final - $tiempo_comienzo]
352
set runtime [expr $runtime/60]
5
set memKB [get_mem]
3220356
set memGB [expr ($memKB * 1.0)/(1024*1024)]
3.07117080688
puts 
Error: wrong # args: should be "puts ?-nonewline? ?channelId? string"
        Use error_info for more info. (CMD-013)
Information: script '/tmp/fc_shell-be-2.GDTNoV'
                stopped at line 11 due to error. (CMD-081)
Extended error info:
wrong # args: should be "puts ?-nonewline? ?channelId? string"
    while executing
"puts "
    (file "/tmp/fc_shell-be-2.GDTNoV" line 11)
 -- End Extended Error Info
####################################################################################################
# Finalizacion de la ejecucion
####################################################################################################
# Informacion de la ejecucion
set tiempo_final [clock seconds]
1745836615
set runtime [expr $tiempo_final - $tiempo_comienzo]
366
set runtime [expr $runtime/60]
6
set memKB [get_mem]
3220356
set memGB [expr ($memKB * 1.0)/(1024*1024)]
3.07117080688
puts "INFO: Informacion de la ejecucion:"
INFO: Informacion de la ejecucion:
puts " - Comienzo: [clock format $tiempo_comienzo -format {%H:%M:%S - %d %b %Y}]"
 - Comienzo: 07:30:49 - 28 Apr 2025
puts " - Final: [clock format $tiempo_final -format {%H:%M:%S - %d %b %Y}]"
 - Final: 07:36:55 - 28 Apr 2025
puts " - Runtime: $runtime min"
 - Runtime: 6 min
puts " - Memoria usada: [format "%.3f" $memGB] GB"
 - Memoria usada: 3.071 GB
# Reportes de QoR
write_qor_data -report_list "performance host_machine report_app_options" -label $etapa_actual -output $dir_qor
Information: write_qor_data is capturing data for label clock_opt_opto to the ./datos_qor directory.  (RPT-180)
Information: Running write_qor_data for label 'clock_opt_opto' and report 'report_app_options'  (RPT-190)
Information: Running write_qor_data for label 'clock_opt_opto' and report 'host_machine'  (RPT-190)
Information: Running write_qor_data for label 'clock_opt_opto' and report 'performance'  (RPT-190)
if {[file exists ${etapa_actual}.log]} {
    exec gzip ${etapa_actual}.log
    file rename -force ${etapa_actual}.log.gz $dir_logs
}
fc_shell> change_selection [get_nets * -filter net_type==clock]
fc_shell> change_selection [get_cells * -filter is_sequential==true]
fc_shell> gui_set_highlight_options -current_color red
fc_shell> quit!
Maximum memory usage for this session: 3144.88 MB
Maximum memory usage for this session including child processes: 3144.88 MB
CPU usage for this session:    239 seconds (  0.07 hours)
Elapsed time for this session:    816 seconds (  0.23 hours)
Thank you for using Fusion Compiler.

