git clone --depth 1 --no-tags https://github.com/K10SHI/AND_NOT_AND_OR.git f:/verilog_sva_gh_scraper/data/full_repos/408398588
git clone --depth 1 --no-tags https://github.com/SaeedVajdi/DigitalDesignLab.git f:/verilog_sva_gh_scraper/data/full_repos/410451930
git clone --depth 1 --no-tags https://github.com/IoannisKaskampas/VGA-and-Keyboard-driver-for-a-simple-coloring-Project.git f:/verilog_sva_gh_scraper/data/full_repos/413345709
git clone --depth 1 --no-tags https://github.com/zwmurray23/adler32checksum.git f:/verilog_sva_gh_scraper/data/full_repos/412953975
git clone --depth 1 --no-tags https://github.com/MariaChiaraMC/IEEETC-experiments.git f:/verilog_sva_gh_scraper/data/full_repos/414968825
git clone --depth 1 --no-tags https://github.com/mmitri/ECE128.git f:/verilog_sva_gh_scraper/data/full_repos/414990563
git clone --depth 1 --no-tags https://github.com/jakobstoeckl/FPGA-VGA.git f:/verilog_sva_gh_scraper/data/full_repos/414654067
git clone --depth 1 --no-tags https://github.com/Husseinm1/SIT329.git f:/verilog_sva_gh_scraper/data/full_repos/413119457
git clone --depth 1 --no-tags https://github.com/megloudOmar/FPGA-implementation-for-real-time-sobel-edge-detector.git f:/verilog_sva_gh_scraper/data/full_repos/413185923
git clone --depth 1 --no-tags https://github.com/ENGR599/P3_SPA.git f:/verilog_sva_gh_scraper/data/full_repos/413485615
git clone --depth 1 --no-tags https://github.com/made-o/Arqui-2021-tp2.git f:/verilog_sva_gh_scraper/data/full_repos/414613352
git clone --depth 1 --no-tags https://github.com/zchliu/Single-Cycle-Processor-Designed-in-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/414533155
git clone --depth 1 --no-tags https://github.com/tom23785886/LogicDesignLab6.git f:/verilog_sva_gh_scraper/data/full_repos/415769701
git clone --depth 1 --no-tags https://github.com/vibgyor-s/dd_hdl.git f:/verilog_sva_gh_scraper/data/full_repos/408199642
git clone --depth 1 --no-tags https://github.com/DianisCaro99/M04-BIBLIOTECA-SECUENCIAL.git f:/verilog_sva_gh_scraper/data/full_repos/412301633
git clone --depth 1 --no-tags https://github.com/xiao11lam/Passive-Buzzer-in-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/413037739
git clone --depth 1 --no-tags https://github.com/desxxxi/Activity3---Gates.git f:/verilog_sva_gh_scraper/data/full_repos/410917163
git clone --depth 1 --no-tags https://github.com/anjiapulu/DE0-NANO-Air-Monitor.git f:/verilog_sva_gh_scraper/data/full_repos/410493157
git clone --depth 1 --no-tags https://github.com/Mostafa-Hassanien/Digital-Design-System.git f:/verilog_sva_gh_scraper/data/full_repos/413737579
git clone --depth 1 --no-tags https://github.com/Aadil-Eyasim/WorkPackage6_ASMABU002_EYSMUH002.git f:/verilog_sva_gh_scraper/data/full_repos/419905548
git clone --depth 1 --no-tags https://github.com/nk-vo/CPEN211-RISC-Machine.git f:/verilog_sva_gh_scraper/data/full_repos/420283104
git clone --depth 1 --no-tags https://github.com/Shroubovak/FPGA_LCD_Control.git f:/verilog_sva_gh_scraper/data/full_repos/420493350
git clone --depth 1 --no-tags https://github.com/why-does-ie-still-exist/IrohCPU.git f:/verilog_sva_gh_scraper/data/full_repos/417979131
git clone --depth 1 --no-tags https://github.com/wasdfre/Four-adder.git f:/verilog_sva_gh_scraper/data/full_repos/418553178
git clone --depth 1 --no-tags https://github.com/rawanalaa/digital-lock.git f:/verilog_sva_gh_scraper/data/full_repos/419828130
git clone --depth 1 --no-tags https://github.com/jrmoulton/DoubleSevenSegment.git f:/verilog_sva_gh_scraper/data/full_repos/419785843
git clone --depth 1 --no-tags https://github.com/ycpss91255/verilog_test.git f:/verilog_sva_gh_scraper/data/full_repos/418089870
git clone --depth 1 --no-tags https://github.com/zionx07/gate-level-modeling2.git f:/verilog_sva_gh_scraper/data/full_repos/408869396
git clone --depth 1 --no-tags https://github.com/zhuoerhahaha/ECE-550.git f:/verilog_sva_gh_scraper/data/full_repos/408951244
git clone --depth 1 --no-tags https://github.com/JDaniloC/Projeto-IF674-2021.git f:/verilog_sva_gh_scraper/data/full_repos/409594175
git clone --depth 1 --no-tags https://github.com/Monko2k/Digital-Design-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/411467446
git clone --depth 1 --no-tags https://github.com/Mohammad-Sharifi-Sadeghi/DigitalDesignLab.git f:/verilog_sva_gh_scraper/data/full_repos/410451309
git clone --depth 1 --no-tags https://github.com/MuLinjiu/Riscv-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/410496154
git clone --depth 1 --no-tags https://github.com/tucanae47/turbo-pancake.git f:/verilog_sva_gh_scraper/data/full_repos/410413587
git clone --depth 1 --no-tags https://github.com/rahelmiz/ECE369A_Labs_6-9.git f:/verilog_sva_gh_scraper/data/full_repos/411064192
git clone --depth 1 --no-tags https://github.com/dusanbozilov/PRINCETI.git f:/verilog_sva_gh_scraper/data/full_repos/411201486
git clone --depth 1 --no-tags https://github.com/yiyang0207/RISCV-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/411254901
git clone --depth 1 --no-tags https://github.com/ZoroGH/IC_Practice.git f:/verilog_sva_gh_scraper/data/full_repos/420117502
git clone --depth 1 --no-tags https://github.com/anthonyle-ql/raptor_validation_withEVK.git f:/verilog_sva_gh_scraper/data/full_repos/416415788
git clone --depth 1 --no-tags https://github.com/unal-edigital2-labs/lab01-2021-2-Gr-01.git f:/verilog_sva_gh_scraper/data/full_repos/416513622
git clone --depth 1 --no-tags https://github.com/efabless/caravel_pico.git f:/verilog_sva_gh_scraper/data/full_repos/416433663
git clone --depth 1 --no-tags https://github.com/97Albino/Vivado-practice.git f:/verilog_sva_gh_scraper/data/full_repos/415336092
git clone --depth 1 --no-tags https://github.com/david-bradburn/ButtonCounter.git f:/verilog_sva_gh_scraper/data/full_repos/416482867
git clone --depth 1 --no-tags https://github.com/Habib-Shahzad/RISC-V-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/409068995
git clone --depth 1 --no-tags https://github.com/K10SHI/VERILOG_PROGRAM.git f:/verilog_sva_gh_scraper/data/full_repos/408443065
git clone --depth 1 --no-tags https://github.com/sabbari/DPI_MODULES.git f:/verilog_sva_gh_scraper/data/full_repos/415816170
git clone --depth 1 --no-tags https://github.com/jc123488/B_ICC2016_preliminary_grad_cell-based.git f:/verilog_sva_gh_scraper/data/full_repos/415870833
git clone --depth 1 --no-tags https://github.com/SM2A/Digital_Logic_Design_Course_Projects.git f:/verilog_sva_gh_scraper/data/full_repos/414360951
git clone --depth 1 --no-tags https://github.com/Zelyder/ALU.git f:/verilog_sva_gh_scraper/data/full_repos/416085442
git clone --depth 1 --no-tags https://github.com/MrTUC/HDLBits.git f:/verilog_sva_gh_scraper/data/full_repos/411627734
git clone --depth 1 --no-tags https://github.com/rodhuega/mpw3-memory-test.git f:/verilog_sva_gh_scraper/data/full_repos/420015593
git clone --depth 1 --no-tags https://github.com/JulianKemmerer/PipelineC-Graphics.git f:/verilog_sva_gh_scraper/data/full_repos/426420528
git clone --depth 1 --no-tags https://github.com/FPGADude/Digital-Design.git f:/verilog_sva_gh_scraper/data/full_repos/423547971
git clone --depth 1 --no-tags https://github.com/mopfel-winrux/NockPU.git f:/verilog_sva_gh_scraper/data/full_repos/422702660
git clone --depth 1 --no-tags https://github.com/mikeroyal/CPLD-Guide.git f:/verilog_sva_gh_scraper/data/full_repos/426018727
git clone --depth 1 --no-tags https://github.com/terriblefire/tf1230.git f:/verilog_sva_gh_scraper/data/full_repos/422827975
git clone --depth 1 --no-tags https://github.com/NAOSI-DLUT/DLUT_IC_Courses.git f:/verilog_sva_gh_scraper/data/full_repos/420598598
git clone --depth 1 --no-tags https://github.com/ultraembedded/core_enet.git f:/verilog_sva_gh_scraper/data/full_repos/423216890
git clone --depth 1 --no-tags https://github.com/kemalderya/pqc-param-ntt.git f:/verilog_sva_gh_scraper/data/full_repos/424919673
git clone --depth 1 --no-tags https://github.com/tomverbeure/intel_jtag_primitive_blog.git f:/verilog_sva_gh_scraper/data/full_repos/423070038
git clone --depth 1 --no-tags https://github.com/JackHCC/Digital-Integrated-Circuit-Design.git f:/verilog_sva_gh_scraper/data/full_repos/423054485
git clone --depth 1 --no-tags https://github.com/AngeloJacobo/ULX3S_FPGA_Sobel_Edge_Detection_OV7670.git f:/verilog_sva_gh_scraper/data/full_repos/423667690
git clone --depth 1 --no-tags https://github.com/AngeloJacobo/ULX3S_FPGA_Camera_Streaming.git f:/verilog_sva_gh_scraper/data/full_repos/422139337
git clone --depth 1 --no-tags https://github.com/timot3/ECE385-Ethernet.git f:/verilog_sva_gh_scraper/data/full_repos/423306331
git clone --depth 1 --no-tags https://github.com/Milo-F/8051mcu_core.git f:/verilog_sva_gh_scraper/data/full_repos/422074636
git clone --depth 1 --no-tags https://github.com/lenzencoders/BISS-C.git f:/verilog_sva_gh_scraper/data/full_repos/423205045
git clone --depth 1 --no-tags https://github.com/Wang-Yingjie1/zju-isee.git f:/verilog_sva_gh_scraper/data/full_repos/426118903
git clone --depth 1 --no-tags https://github.com/lsils/SCE-benchmarks.git f:/verilog_sva_gh_scraper/data/full_repos/426016479
git clone --depth 1 --no-tags https://github.com/avlakshmy/power-side-channel-analysis.git f:/verilog_sva_gh_scraper/data/full_repos/420671157
git clone --depth 1 --no-tags https://github.com/Sakits/CPU_Shieru.git f:/verilog_sva_gh_scraper/data/full_repos/423211934
git clone --depth 1 --no-tags https://github.com/ruanjiancheng/taximeter.git f:/verilog_sva_gh_scraper/data/full_repos/423785998
git clone --depth 1 --no-tags https://github.com/IEEE-NITK/VLSI_design-of-RISC.git f:/verilog_sva_gh_scraper/data/full_repos/426090863
git clone --depth 1 --no-tags https://github.com/Terraonion-dev/SHSD3_NES.git f:/verilog_sva_gh_scraper/data/full_repos/424376038
git clone --depth 1 --no-tags https://github.com/aap/fpga-vt.git f:/verilog_sva_gh_scraper/data/full_repos/425816165
git clone --depth 1 --no-tags https://github.com/borti4938/n64rgb_fw.git f:/verilog_sva_gh_scraper/data/full_repos/423262203
git clone --depth 1 --no-tags https://github.com/AzharRISC-V/p1_2021ysyx.git f:/verilog_sva_gh_scraper/data/full_repos/422015381
git clone --depth 1 --no-tags https://github.com/JosephQiu21/LoongArchCPU.git f:/verilog_sva_gh_scraper/data/full_repos/424271897
git clone --depth 1 --no-tags https://github.com/secworks/figaro.git f:/verilog_sva_gh_scraper/data/full_repos/423410371
git clone --depth 1 --no-tags https://github.com/siva12a/caravel_peripheral_extender.git f:/verilog_sva_gh_scraper/data/full_repos/422178762
git clone --depth 1 --no-tags https://github.com/chinese-ic-jun/E203.git f:/verilog_sva_gh_scraper/data/full_repos/423783006
git clone --depth 1 --no-tags https://github.com/Princepk13/AHB-to-APB-bridge-RTL-design-using-Verilog-HDL.git f:/verilog_sva_gh_scraper/data/full_repos/421380233
git clone --depth 1 --no-tags https://github.com/EmJunaid/RISC-V-32I-5-stage-Pipeline-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/424826327
git clone --depth 1 --no-tags https://github.com/akshatjoshi2001/Harris-Corner-Detection-on-hardware.git f:/verilog_sva_gh_scraper/data/full_repos/422575698
git clone --depth 1 --no-tags https://github.com/timschuerewegen/tang-nano-4k.git f:/verilog_sva_gh_scraper/data/full_repos/421864408
git clone --depth 1 --no-tags https://github.com/shrutiprakashgupta/AMBA-APB-Slave-Memory-Block.git f:/verilog_sva_gh_scraper/data/full_repos/420638018
git clone --depth 1 --no-tags https://github.com/siriusBl4ck/AES-Accelerator.git f:/verilog_sva_gh_scraper/data/full_repos/425194399
git clone --depth 1 --no-tags https://github.com/siva12a/ipcores.git f:/verilog_sva_gh_scraper/data/full_repos/423895332
git clone --depth 1 --no-tags https://github.com/alex-nguyen18/SoCLab3.git f:/verilog_sva_gh_scraper/data/full_repos/421093204
git clone --depth 1 --no-tags https://github.com/theatomb/Elpis-Light-MPW3.git f:/verilog_sva_gh_scraper/data/full_repos/422650017
git clone --depth 1 --no-tags https://github.com/borti4938/n64adv_fw.git f:/verilog_sva_gh_scraper/data/full_repos/423107324
git clone --depth 1 --no-tags https://github.com/mbelissary1/OoO_SC.git f:/verilog_sva_gh_scraper/data/full_repos/424713866
git clone --depth 1 --no-tags https://github.com/nobodymx/CPU-design-verilog-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/423693009
git clone --depth 1 --no-tags https://github.com/YangZiyi121/GoldMiner_Verilog_VGA.git f:/verilog_sva_gh_scraper/data/full_repos/423939251
git clone --depth 1 --no-tags https://github.com/royenheart/DigitalLogic.git f:/verilog_sva_gh_scraper/data/full_repos/422827341
git clone --depth 1 --no-tags https://github.com/huaixil/ILA_CCP.git f:/verilog_sva_gh_scraper/data/full_repos/421869209
git clone --depth 1 --no-tags https://github.com/Shroubovak/FPGA_Modbus_RTU.git f:/verilog_sva_gh_scraper/data/full_repos/424692894
git clone --depth 1 --no-tags https://github.com/cn-jacklc/SnowV-RTL-.git f:/verilog_sva_gh_scraper/data/full_repos/421348149
git clone --depth 1 --no-tags https://github.com/jmaselbas/risk.v.git f:/verilog_sva_gh_scraper/data/full_repos/425302892
git clone --depth 1 --no-tags https://github.com/Obijuan/FemtoRV-learn.git f:/verilog_sva_gh_scraper/data/full_repos/424330917
git clone --depth 1 --no-tags https://github.com/EdwinTsai1231/DigitalSystem.git f:/verilog_sva_gh_scraper/data/full_repos/422043443
