// Seed: 3959463568
module module_0 (
    output tri id_0,
    output wand id_1,
    input supply1 id_2
);
  logic ["" ==  -1  -  (  1  ) : -1] id_4;
endmodule
module module_1 #(
    parameter id_2 = 32'd45
) (
    output wor id_0,
    input wire id_1,
    output tri0 _id_2,
    output wand id_3,
    output uwire id_4,
    input tri1 id_5,
    input wand id_6,
    input wire id_7,
    input wire id_8,
    input tri0 id_9,
    input wand id_10,
    output wor id_11,
    input tri0 id_12,
    input tri0 id_13,
    output wor id_14,
    input tri1 id_15,
    input supply1 id_16,
    input wor id_17
);
  wire id_19;
  final $unsigned(3);
  ;
  wire id_20;
  genvar id_21;
  logic [-1 : 1] id_22;
  logic [1 : -1 'b0 ==  id_2] id_23;
  parameter id_24 = -1;
  logic id_25;
  module_0 modCall_1 (
      id_14,
      id_4,
      id_13
  );
endmodule
