<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.9.1"/>
<title>XDPP1100 Firmware: system_shasta.c File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="stylesheet.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="logo_infineon.jpg"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">XDPP1100 Firmware
   </div>
   <div id="projectbrief">The firmware documentation for the XDPP1100 device family.</div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.9.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('system__shasta_8c.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">system_shasta.c File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>CMSIS Cortex-M0 Device Peripheral Access Layer Header File for Device Shasta.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="fw__config_8h.html">fw_config.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="environment_8h.html">environment.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="linker__sections_8h.html">linker_sections.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="system__shasta_8h.html">system_shasta.h</a>&quot;</code><br />
<code>#include &lt;stdint.h&gt;</code><br />
<code>#include &quot;<a class="el" href="fw__bool_8h.html">fw_bool.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="shasta__hal__cgu_8h.html">shasta_hal_cgu.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="shasta__hal__rgu_8h.html">shasta_hal_rgu.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="shasta__hal__scu_8h.html">shasta_hal_scu.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="shasta__hal__tstctrl_8h.html">shasta_hal_tstctrl.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="shasta_8h.html">shasta.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="sys__boot__descr__format_8h.html">sys_boot_descr_format.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="fw__params_8h.html">fw_params.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="log__app_8h.html">log_app.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="clk__ctrl__drv_8h.html">clk_ctrl_drv.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="wdt__drv_8h.html">wdt_drv.h</a>&quot;</code><br />
</div><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gaeb41b69684dedff28c6e650f68ae2f93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__grp_shasta___clock___values.html#gaeb41b69684dedff28c6e650f68ae2f93">FREQ_ALPHA_CLOCK</a>&#160;&#160;&#160;((uint32_t) 100)</td></tr>
<tr class="separator:gaeb41b69684dedff28c6e650f68ae2f93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ef6b8cb7b2c3d316fa12b64c3c26973"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__grp_shasta___clock___values.html#ga3ef6b8cb7b2c3d316fa12b64c3c26973">FREQ_OTP_CLOCK</a>&#160;&#160;&#160;((uint32_t) 25)</td></tr>
<tr class="separator:ga3ef6b8cb7b2c3d316fa12b64c3c26973"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae7f3383e5d95e75a87d87b59d1c4256"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__grp_shasta___clock___values.html#gaae7f3383e5d95e75a87d87b59d1c4256">SYS_ALPHA_CLK_DIVIDER</a>&#160;&#160;&#160;(uint8_t) (<a class="el" href="fw__config_8h.html#aca241dfd011abe48c0efb28763028acc">FREQ_PRIMARY_CLOCK</a> / <a class="el" href="group__grp_shasta___clock___values.html#gaeb41b69684dedff28c6e650f68ae2f93">FREQ_ALPHA_CLOCK</a>)</td></tr>
<tr class="separator:gaae7f3383e5d95e75a87d87b59d1c4256"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1aa0a0f0fd5c61de76274cf4c873d566"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__grp_shasta___clock___values.html#ga1aa0a0f0fd5c61de76274cf4c873d566">SYS_CPU_CLK_DIVIDER</a>(freq_cpu_clock)&#160;&#160;&#160;(uint8_t) (<a class="el" href="group__grp_shasta___clock___values.html#gaeb41b69684dedff28c6e650f68ae2f93">FREQ_ALPHA_CLOCK</a> / freq_cpu_clock)</td></tr>
<tr class="separator:ga1aa0a0f0fd5c61de76274cf4c873d566"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dedb01f76c8cb689a982fcb26ac596d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__grp_shasta___clock___values.html#ga2dedb01f76c8cb689a982fcb26ac596d">SYS_OTP_CLK_DIVIDER</a>(freq_cpu_clock)&#160;&#160;&#160;(uint8_t) (freq_cpu_clock / <a class="el" href="group__grp_shasta___clock___values.html#ga3ef6b8cb7b2c3d316fa12b64c3c26973">FREQ_OTP_CLOCK</a>)</td></tr>
<tr class="separator:ga2dedb01f76c8cb689a982fcb26ac596d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc871b73021dec1a25f5c3291a800045"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="system__shasta_8c.html#adc871b73021dec1a25f5c3291a800045">SYS_LOOP_ITER_PER_US</a>&#160;&#160;&#160;(uint32_t)(<a class="el" href="group__grp_shasta___clock___values.html#gaeb41b69684dedff28c6e650f68ae2f93">FREQ_ALPHA_CLOCK</a> / 4)</td></tr>
<tr class="separator:adc871b73021dec1a25f5c3291a800045"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5c5661004a79572d894c34f5ef3a602"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="system__shasta_8c.html#aa5c5661004a79572d894c34f5ef3a602">NUM_IRQS_PRIORITY_0</a>&#160;&#160;&#160;(sizeof(<a class="el" href="system__shasta_8c.html#aea6db4cb8a72e7961211a8f99f9774bf">priority_0_IRQs</a>)/sizeof(<a class="el" href="group___shasta___c_m_s_i_s.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a>))</td></tr>
<tr class="separator:aa5c5661004a79572d894c34f5ef3a602"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c7eafb7ee82d1024c2032a363f6874d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="system__shasta_8c.html#a3c7eafb7ee82d1024c2032a363f6874d">NUM_IRQS_PRIORITY_1</a>&#160;&#160;&#160;(sizeof(<a class="el" href="system__shasta_8c.html#af630e7699f9377252aee0a4264f49436">priority_1_IRQs</a>)/sizeof(<a class="el" href="group___shasta___c_m_s_i_s.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a>))</td></tr>
<tr class="separator:a3c7eafb7ee82d1024c2032a363f6874d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd7350363ed9db7be7f836b08b60ed63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="system__shasta_8c.html#abd7350363ed9db7be7f836b08b60ed63">NUM_IRQS_PRIORITY_3</a>&#160;&#160;&#160;(sizeof(<a class="el" href="system__shasta_8c.html#a7be5661d30cb9d46be1178e9230821e4">priority_3_IRQs</a>)/sizeof(<a class="el" href="group___shasta___c_m_s_i_s.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a>))</td></tr>
<tr class="separator:abd7350363ed9db7be7f836b08b60ed63"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:af9c911f167f1526ef81b45fdcd0ec5a9"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="system__shasta_8c.html#af9c911f167f1526ef81b45fdcd0ec5a9">RESET_RESISTANT_DECLARE</a> (<a class="el" href="system__shasta_8h.html#a7eb5bd2ba04788466a8f2c3cb10e9d00">Osys_Boot_State_t</a>, <a class="el" href="group__grp_shasta___system___globals.html#ga87ee3b1b47d8ac25ea3260d7c623160e">sys_boot_state</a>)</td></tr>
<tr class="separator:af9c911f167f1526ef81b45fdcd0ec5a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e37c018c54f1adf9fa4ab37f0203812"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="system__shasta_8c.html#a8e37c018c54f1adf9fa4ab37f0203812">RESET_RESISTANT_DECLARE</a> (uint8_t, sys_filler_byte)</td></tr>
<tr class="separator:a8e37c018c54f1adf9fa4ab37f0203812"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5367183c6fc94cb774be8e450aa295ae"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="system__shasta_8c.html#a5367183c6fc94cb774be8e450aa295ae">RESET_RESISTANT_DECLARE</a> (uint32_t, <a class="el" href="group__grp_shasta___system___globals.html#gaaacb790c3717e3204627a11dfa45dbf8">sys_boot_descriptor</a>)</td></tr>
<tr class="separator:a5367183c6fc94cb774be8e450aa295ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab418b2b985b0018e5539a9f9e94ddc01"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="system__shasta_8c.html#ab418b2b985b0018e5539a9f9e94ddc01">RESET_RESISTANT_DECLARE</a> (uint8_t, <a class="el" href="group__grp_shasta___system___globals.html#gad2727867907f0797f481d1e4e9bd3b20">sys_num_critical_reboots</a>)</td></tr>
<tr class="separator:ab418b2b985b0018e5539a9f9e94ddc01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcf315507c4863fc9073ec7dfdc22de0"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="system__shasta_8c.html#abcf315507c4863fc9073ec7dfdc22de0">RESET_RESISTANT_DECLARE</a> (uint32_t, <a class="el" href="group__grp_shasta___system___globals.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a>)</td></tr>
<tr class="separator:abcf315507c4863fc9073ec7dfdc22de0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a760771504f8aef21a5e6381f1f2e35b0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="environment_8h.html#a10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="system__shasta_8c.html#a760771504f8aef21a5e6381f1f2e35b0">sys_delay_by_nops</a> (uint32_t iters)</td></tr>
<tr class="separator:a760771504f8aef21a5e6381f1f2e35b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed234801b00a429b610e69b58ace3462"><td class="memItemLeft" align="right" valign="top"><a class="el" href="environment_8h.html#a10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="system__shasta_8c.html#aed234801b00a429b610e69b58ace3462">sys_interrupt_priorities_configure</a> (void)</td></tr>
<tr class="separator:aed234801b00a429b610e69b58ace3462"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93f514700ccf00d08dbdcff7f1224eb2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="system__shasta_8c.html#a93f514700ccf00d08dbdcff7f1224eb2">SystemInit</a> (void)</td></tr>
<tr class="separator:a93f514700ccf00d08dbdcff7f1224eb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0c36a9591fe6e9c45ecb21a794f0f0f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="system__shasta_8c.html#ae0c36a9591fe6e9c45ecb21a794f0f0f">SystemCoreClockUpdate</a> (void)</td></tr>
<tr class="separator:ae0c36a9591fe6e9c45ecb21a794f0f0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d9981227135a8b52d82a2fe404d16c4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="system__shasta_8c.html#a4d9981227135a8b52d82a2fe404d16c4">sys_delay_by_us</a> (uint32_t delay_us)</td></tr>
<tr class="separator:a4d9981227135a8b52d82a2fe404d16c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b1ed233a180d3991b4832e9de38e176"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="system__shasta_8c.html#a2b1ed233a180d3991b4832e9de38e176">sys_reset</a> (void)</td></tr>
<tr class="separator:a2b1ed233a180d3991b4832e9de38e176"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15b4d4ed70528d28ab8c7ba938f064a9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="system__shasta_8c.html#a15b4d4ed70528d28ab8c7ba938f064a9">sys_power_down</a> (void)</td></tr>
<tr class="separator:a15b4d4ed70528d28ab8c7ba938f064a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8126083b81bea2e99090b5c678a58a5c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="fw__bool_8h.html#a9201c1178e191a87a38dd59c7fc36ff6">boolean</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="system__shasta_8c.html#a8126083b81bea2e99090b5c678a58a5c">sys_irq_is_pending</a> (<a class="el" href="group___shasta___c_m_s_i_s.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> irq_id)</td></tr>
<tr class="separator:a8126083b81bea2e99090b5c678a58a5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae845515908acb961071a9ea3b3a4bad0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="system__shasta_8h.html#a3a3dc3e760988086c6aa01728d1f5265">Irq_Handler</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="system__shasta_8c.html#ae845515908acb961071a9ea3b3a4bad0">sys_irq_handler_get</a> (<a class="el" href="group___shasta___c_m_s_i_s.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> irq_id)</td></tr>
<tr class="separator:ae845515908acb961071a9ea3b3a4bad0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc64d0a7c00cceffa82065a0b295328c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="system__shasta_8c.html#afc64d0a7c00cceffa82065a0b295328c">sys_irq_handler_set</a> (<a class="el" href="group___shasta___c_m_s_i_s.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> irq_id, <a class="el" href="system__shasta_8h.html#a3a3dc3e760988086c6aa01728d1f5265">Irq_Handler</a> handler)</td></tr>
<tr class="separator:afc64d0a7c00cceffa82065a0b295328c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:aea6db4cb8a72e7961211a8f99f9774bf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="environment_8h.html#a10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> const <a class="el" href="group___shasta___c_m_s_i_s.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="system__shasta_8c.html#aea6db4cb8a72e7961211a8f99f9774bf">priority_0_IRQs</a> []</td></tr>
<tr class="separator:aea6db4cb8a72e7961211a8f99f9774bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af630e7699f9377252aee0a4264f49436"><td class="memItemLeft" align="right" valign="top"><a class="el" href="environment_8h.html#a10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> const <a class="el" href="group___shasta___c_m_s_i_s.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="system__shasta_8c.html#af630e7699f9377252aee0a4264f49436">priority_1_IRQs</a> []</td></tr>
<tr class="separator:af630e7699f9377252aee0a4264f49436"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7be5661d30cb9d46be1178e9230821e4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="environment_8h.html#a10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> const <a class="el" href="group___shasta___c_m_s_i_s.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="system__shasta_8c.html#a7be5661d30cb9d46be1178e9230821e4">priority_3_IRQs</a> []</td></tr>
<tr class="separator:a7be5661d30cb9d46be1178e9230821e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>CMSIS Cortex-M0 Device Peripheral Access Layer Header File for Device Shasta. </p>
<p>From CMSIS-CORE-&gt;Reference-&gt;System and Clock Configuration:<br />
 ARM provides a template file system_device.c that must be adapted by the silicon vendor to match their actual device. As a minimum requirement, this file must provide:</p><ul>
<li>A device-specific system configuration function, <a class="el" href="system__shasta_8c.html#a93f514700ccf00d08dbdcff7f1224eb2">SystemInit()</a>.</li>
<li>A global variable that contains the system frequency, SystemCoreClock.</li>
</ul>
<p>The file configures the device and, typically, initializes the oscillator (PLL) that is part of the microcontroller device. This file might export other functions or variables that provide a more flexible configuration of the microcontroller system. </p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="aa5c5661004a79572d894c34f5ef3a602"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NUM_IRQS_PRIORITY_0&#160;&#160;&#160;(sizeof(<a class="el" href="system__shasta_8c.html#aea6db4cb8a72e7961211a8f99f9774bf">priority_0_IRQs</a>)/sizeof(<a class="el" href="group___shasta___c_m_s_i_s.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Calculate number of entries for each level of interrupt priority </p>

</div>
</div>
<a class="anchor" id="a3c7eafb7ee82d1024c2032a363f6874d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NUM_IRQS_PRIORITY_1&#160;&#160;&#160;(sizeof(<a class="el" href="system__shasta_8c.html#af630e7699f9377252aee0a4264f49436">priority_1_IRQs</a>)/sizeof(<a class="el" href="group___shasta___c_m_s_i_s.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abd7350363ed9db7be7f836b08b60ed63"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NUM_IRQS_PRIORITY_3&#160;&#160;&#160;(sizeof(<a class="el" href="system__shasta_8c.html#a7be5661d30cb9d46be1178e9230821e4">priority_3_IRQs</a>)/sizeof(<a class="el" href="group___shasta___c_m_s_i_s.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adc871b73021dec1a25f5c3291a800045"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_LOOP_ITER_PER_US&#160;&#160;&#160;(uint32_t)(<a class="el" href="group__grp_shasta___clock___values.html#gaeb41b69684dedff28c6e650f68ae2f93">FREQ_ALPHA_CLOCK</a> / 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>For a delay loop this is the number of loop iterations per 1 microsecond (us), assuming that one loop iteration takes 4 cycles and that we use a 100MHz core clock: </p><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;iter = 1 * 10e-9 s / (4 cycles * 1/100e9 MHz) = 100 / 4</div>
</div><!-- fragment --> 
</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="af9c911f167f1526ef81b45fdcd0ec5a9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RESET_RESISTANT_DECLARE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="system__shasta_8h.html#a7eb5bd2ba04788466a8f2c3cb10e9d00">Osys_Boot_State_t</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__grp_shasta___system___globals.html#ga87ee3b1b47d8ac25ea3260d7c623160e">sys_boot_state</a>&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Holds the system core clock, which is the system clock frequency supplied to the SysTick timer and the processor core clock. This variable can be used by debuggers to query the frequency of the debug timer or to configure the trace clock speed.</p>
<dl class="section attention"><dt>Attention</dt><dd>Compilers must be configured to avoid removing this variable in case the application program is not using it. Debugging systems require the variable to be physically present in memory so that it can be examined to configure the debugger.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>CamelCase due to CMSIS naming convention. </dd></dl>

</div>
</div>
<a class="anchor" id="a8e37c018c54f1adf9fa4ab37f0203812"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RESET_RESISTANT_DECLARE </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">sys_filler_byte&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5367183c6fc94cb774be8e450aa295ae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RESET_RESISTANT_DECLARE </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__grp_shasta___system___globals.html#gaaacb790c3717e3204627a11dfa45dbf8">sys_boot_descriptor</a>&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab418b2b985b0018e5539a9f9e94ddc01"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RESET_RESISTANT_DECLARE </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__grp_shasta___system___globals.html#gad2727867907f0797f481d1e4e9bd3b20">sys_num_critical_reboots</a>&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abcf315507c4863fc9073ec7dfdc22de0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RESET_RESISTANT_DECLARE </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__grp_shasta___system___globals.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a>&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a760771504f8aef21a5e6381f1f2e35b0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="environment_8h.html#a10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> void sys_delay_by_nops </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>iters</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p><a class="el" href="system__shasta_8c.html#a4d9981227135a8b52d82a2fe404d16c4">sys_delay_by_us()</a> burns time by running through an empty while() loop. Each iteration consumes 4 clock cycles at the given optimization level <code>O3</code>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">iters</td><td>number of loop iterations, each one consuming 4 cycles.</td></tr>
  </table>
  </dd>
</dl>
<h1><a class="anchor" id="sctShasta_NopDelayLoop"></a>
Usage of a No-Operation delay loop for busy-waiting delays</h1>
<p>The idea is pretty simple: Use an empty loop and use its execution to obtain a specific delay. Using a carefully calibrated while loop allows to implement a minimum delay even in the presence of an RTOS that is scheduled at a higher scheduling period. </p>

</div>
</div>
<a class="anchor" id="a4d9981227135a8b52d82a2fe404d16c4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void sys_delay_by_us </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>delay_us</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Returns after a minimum of <code>delay_us</code> microseconds.</p>
<p>The accuracy is better for higher delays:</p><ul>
<li>1 us delay actually yields 158 cycles @100MHz ==&gt; 1.58 us</li>
<li>10us delay actually yields 1058 cycles @100MHZ ==&gt; 10.58 us</li>
</ul>
<dl class="section note"><dt>Note</dt><dd>This function is delaying to a lower limit, it cannot guarantee to exactly return after a given delay. In an RTOS environment, an accurate delay below the actual scheduling period of the RTOS is not possible. Context switching of RTOS-controlled threads prevents any accuracy below the scheduling period.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">delay_us</td><td>delay in aggregates of (integer) microseconds </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="aed234801b00a429b610e69b58ace3462"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="environment_8h.html#a10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> void sys_interrupt_priorities_configure </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p><a class="el" href="system__shasta_8c.html#aed234801b00a429b610e69b58ace3462">sys_interrupt_priorities_configure()</a> configures IRQs into four levels of decreasing interrupt priority ranging 0..3 with 0 as the highest. </p>

</div>
</div>
<a class="anchor" id="ae845515908acb961071a9ea3b3a4bad0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="system__shasta_8h.html#a3a3dc3e760988086c6aa01728d1f5265">Irq_Handler</a> sys_irq_handler_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___shasta___c_m_s_i_s.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a>&#160;</td>
          <td class="paramname"><em>irq_id</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Returns the IRQ handler from the vector table that corresponds to the indicated IRQ. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">irq_id</td><td>IRQ for which the handler shall be retrieved </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>the IRQ handler from the vector table for <code>irq_id</code> </dd></dl>

</div>
</div>
<a class="anchor" id="afc64d0a7c00cceffa82065a0b295328c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void sys_irq_handler_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___shasta___c_m_s_i_s.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a>&#160;</td>
          <td class="paramname"><em>irq_id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="system__shasta_8h.html#a3a3dc3e760988086c6aa01728d1f5265">Irq_Handler</a>&#160;</td>
          <td class="paramname"><em>handler</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Set the IRQ handler inside the vector table that corresponds to the indicated IRQ. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">irq_id</td><td>IRQ of the handler that shall be installed </td></tr>
    <tr><td class="paramname">handler</td><td>IRQ handler to install in the vector table for <code>irq_id</code> </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none </dd></dl>

</div>
</div>
<a class="anchor" id="a8126083b81bea2e99090b5c678a58a5c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="fw__bool_8h.html#a9201c1178e191a87a38dd59c7fc36ff6">boolean</a> sys_irq_is_pending </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___shasta___c_m_s_i_s.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a>&#160;</td>
          <td class="paramname"><em>irq_id</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Determines if an IRQ is pending and enabled. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">irq_id</td><td>Indicator of the IRQ </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><code>true</code> if the IRQ is pending and enabled, otherwise <code>false</code>. </dd></dl>

</div>
</div>
<a class="anchor" id="a15b4d4ed70528d28ab8c7ba938f064a9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void sys_power_down </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Powers the CPU Subsystem down. Also the wakeup sources will be disabled to prevent any peripheral to power the CPUS up again. </p>

</div>
</div>
<a class="anchor" id="a2b1ed233a180d3991b4832e9de38e176"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void sys_reset </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Resets the CPU Subsystem. Program execution will start from the vector table again. </p>

</div>
</div>
<a class="anchor" id="ae0c36a9591fe6e9c45ecb21a794f0f0f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SystemCoreClockUpdate </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Updates the variable SystemCoreClock and must be called whenever the core clock is changed during program execution. The function evaluates the clock register settings and calculates the current core clock.</p>
<dl class="section note"><dt>Note</dt><dd>CamelCase due to CMSIS naming convention. </dd></dl>

</div>
</div>
<a class="anchor" id="a93f514700ccf00d08dbdcff7f1224eb2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SystemInit </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p><a class="el" href="system__shasta_8h.html#a93f514700ccf00d08dbdcff7f1224eb2">SystemInit()</a> initializes the CPU subsystem (CPUS) upon reset. It is called as part of Reset_Handler(), the assembler routine executed on startup.</p>
<p>The initialization of the CPU subsystem (CPUS) broadly comprises the following steps:</p>
<ul>
<li>Initialize the reset-resistant log buffer if booting from power on. See <a class="el" href="log__app_8c.html#a88043bb1dc401a42c36b10f497a76675">log_buffer_reset()</a>.</li>
<li>Enable dynamic clock gating for some internal modules (but not PMBus, SVID or OTP) of the CPU subsystem. This allows the relevant clocks to be gated when the processor executes a 'WFI' (Wait For Interrupt) or 'WFE' (Wait For Event) instruction. The hardware requires some time before becoming active. The WFI or WFE instruction notifies the Shasta FW of the readiness of the hardware. See <a class="el" href="group__cgu.html#ga285a56ab500dabfccbfe63b2b825c2e0">CGU_CLK_SLEEP_MSK_CNFG__SET()</a>.</li>
<li>Enable all wakeup sources for the CPU. See <a class="el" href="group__scu.html#ga74590d5fc499caa5ab7a392efd46ded1">SCU_CPUS_CFG__GET()</a>.</li>
<li>Disable PMBus interrupts by masking. See sys_restore_pmbus_interrupt_mask().</li>
<li>Read the boot descriptor from SCU_SPARE_FF[29:16] into sys_boot_descriptor and wait endlessly (through 'wfi') until the boot descriptor becomes non-zero (see also <a class="el" href="sys__boot__descr__format_8h.html" title="Boot descriptor format description. ">sys_boot_descr_format.h</a>).</li>
<li>Check sys_boot_descriptor whether the CPUS is supposed to be disabled. If this is the case, the CPUS is disabled (<a class="el" href="system__shasta_8h.html#a15b4d4ed70528d28ab8c7ba938f064a9">sys_power_down()</a>).</li>
<li>Assign interrupt priorities. See <a class="el" href="system__shasta_8c.html#aed234801b00a429b610e69b58ace3462">sys_interrupt_priorities_configure()</a>.</li>
<li>Configure the system clock according to the boot descriptor setting. See <a class="el" href="system__shasta_8h.html#ae0c36a9591fe6e9c45ecb21a794f0f0f">SystemCoreClockUpdate()</a>.</li>
<li>Activate the block interface (BIF) peripheral clocks to allow FW drivers access to the BIF registers.</li>
<li>Activate the watchdog timer (WDT) unless otherwise specified.</li>
<li>Put the master state machine (MSM) on hold before the DC/DC module is started to implement the DC/DC configuration.</li>
</ul>
<p>In addition to the above sequence, <a class="el" href="system__shasta_8h.html#a93f514700ccf00d08dbdcff7f1224eb2">SystemInit()</a> keeps track of the boot sequence by logging the boot progress through SYS_BOOT_STATE_TRACK.</p>
<dl class="section note"><dt>Note</dt><dd>Nothing other than the initialization of hardware is done here. All software initialization follows in a different function of a different file (<a class="el" href="____main_8c.html#a0960c8571aac1536f7e7e5f2590d1ff9">__main()</a> in <a class="el" href="____main_8c.html" title="Contains the initialisation of all software parts. It is assumed that the hardware part is already in...">__main.c</a>).</dd>
<dd>
CamelCase due to CMSIS naming convention. </dd></dl>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a class="anchor" id="aea6db4cb8a72e7961211a8f99f9774bf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="environment_8h.html#a10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> const <a class="el" href="group___shasta___c_m_s_i_s.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> priority_0_IRQs[]</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    <a class="code" href="group___shasta___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a328f7c6fe195fdb45d25b0f32539da8e">FH_FAULT1_IRQn</a>,                 </div>
<div class="line">    <a class="code" href="group___shasta___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083abcdacbb248648d3099cedd281375cb3c">RAMP0_T1_IRQn</a>,                  </div>
<div class="line">    <a class="code" href="group___shasta___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aac2a10152a8c2035b5057ccb33817d57">RAMP0_T2_IRQn</a>,                  </div>
<div class="line">    <a class="code" href="group___shasta___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a776bd19758bbdc7a9a53575b87a2bc60">RAMP1_T1_IRQn</a>,                  </div>
<div class="line">    <a class="code" href="group___shasta___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aa1959cb689d54b080a8e5d656d30244f">RAMP1_T2_IRQn</a>,                  </div>
<div class="line">    <a class="code" href="group___shasta___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ab34b1a54d71a0ba58e11850703104637">FSW_IRQn</a>,                       </div>
<div class="line">}</div>
<div class="ttc" id="group___shasta___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083ab34b1a54d71a0ba58e11850703104637"><div class="ttname"><a href="group___shasta___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ab34b1a54d71a0ba58e11850703104637">FSW_IRQn</a></div><div class="ttdef"><b>Definition:</b> shasta.h:107</div></div>
<div class="ttc" id="group___shasta___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083abcdacbb248648d3099cedd281375cb3c"><div class="ttname"><a href="group___shasta___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083abcdacbb248648d3099cedd281375cb3c">RAMP0_T1_IRQn</a></div><div class="ttdef"><b>Definition:</b> shasta.h:79</div></div>
<div class="ttc" id="group___shasta___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a776bd19758bbdc7a9a53575b87a2bc60"><div class="ttname"><a href="group___shasta___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a776bd19758bbdc7a9a53575b87a2bc60">RAMP1_T1_IRQn</a></div><div class="ttdef"><b>Definition:</b> shasta.h:86</div></div>
<div class="ttc" id="group___shasta___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a328f7c6fe195fdb45d25b0f32539da8e"><div class="ttname"><a href="group___shasta___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a328f7c6fe195fdb45d25b0f32539da8e">FH_FAULT1_IRQn</a></div><div class="ttdef"><b>Definition:</b> shasta.h:102</div></div>
<div class="ttc" id="group___shasta___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083aa1959cb689d54b080a8e5d656d30244f"><div class="ttname"><a href="group___shasta___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aa1959cb689d54b080a8e5d656d30244f">RAMP1_T2_IRQn</a></div><div class="ttdef"><b>Definition:</b> shasta.h:87</div></div>
<div class="ttc" id="group___shasta___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083aac2a10152a8c2035b5057ccb33817d57"><div class="ttname"><a href="group___shasta___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aac2a10152a8c2035b5057ccb33817d57">RAMP0_T2_IRQn</a></div><div class="ttdef"><b>Definition:</b> shasta.h:85</div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="af630e7699f9377252aee0a4264f49436"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="environment_8h.html#a10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> const <a class="el" href="group___shasta___c_m_s_i_s.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> priority_1_IRQs[]</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line"></div>
<div class="line">    <a class="code" href="group___shasta___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a663d8a23688313ea54da79e42fcf5d2b">INT_SVID0_IRQn</a>,                 </div>
<div class="line">    <a class="code" href="group___shasta___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a27d20ff9d819efd2b5f82dda71c71992">INT_SVID1_IRQn</a>,                 </div>
<div class="line">    <a class="code" href="group___shasta___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083af5fe6485bc0f4cc45e40f9689ad76fb2">PMBUS_IRQn</a>,                     </div>
<div class="line">    <a class="code" href="group___shasta___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a91a7a38ad2f048e2813b98dc68f88adc">SSP_IRQn</a>,                       </div>
<div class="line">    <a class="code" href="group___shasta___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a9d9be6e918c912367e393dae3480eabb">UART_IRQn</a>,                      </div>
<div class="line">    <a class="code" href="group___shasta___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083adf8c31fe1c7ade2eb05f1414710dbce7">I2C_IRQn</a>,                       </div>
<div class="line">    <a class="code" href="group___shasta___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a78573b84a4133ef5812b33ce10dcba12">WDT_IRQn</a>,                        </div>
<div class="line">    <a class="code" href="group___shasta___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a48266a31d2b3d800368d6268706d39e9">TEST_IRQn</a>                       </div>
<div class="line">}</div>
<div class="ttc" id="group___shasta___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a78573b84a4133ef5812b33ce10dcba12"><div class="ttname"><a href="group___shasta___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a78573b84a4133ef5812b33ce10dcba12">WDT_IRQn</a></div><div class="ttdef"><b>Definition:</b> shasta.h:92</div></div>
<div class="ttc" id="group___shasta___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083af5fe6485bc0f4cc45e40f9689ad76fb2"><div class="ttname"><a href="group___shasta___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083af5fe6485bc0f4cc45e40f9689ad76fb2">PMBUS_IRQn</a></div><div class="ttdef"><b>Definition:</b> shasta.h:83</div></div>
<div class="ttc" id="group___shasta___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a663d8a23688313ea54da79e42fcf5d2b"><div class="ttname"><a href="group___shasta___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a663d8a23688313ea54da79e42fcf5d2b">INT_SVID0_IRQn</a></div><div class="ttdef"><b>Definition:</b> shasta.h:80</div></div>
<div class="ttc" id="group___shasta___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a48266a31d2b3d800368d6268706d39e9"><div class="ttname"><a href="group___shasta___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a48266a31d2b3d800368d6268706d39e9">TEST_IRQn</a></div><div class="ttdef"><b>Definition:</b> shasta.h:103</div></div>
<div class="ttc" id="group___shasta___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a27d20ff9d819efd2b5f82dda71c71992"><div class="ttname"><a href="group___shasta___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a27d20ff9d819efd2b5f82dda71c71992">INT_SVID1_IRQn</a></div><div class="ttdef"><b>Definition:</b> shasta.h:81</div></div>
<div class="ttc" id="group___shasta___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083adf8c31fe1c7ade2eb05f1414710dbce7"><div class="ttname"><a href="group___shasta___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083adf8c31fe1c7ade2eb05f1414710dbce7">I2C_IRQn</a></div><div class="ttdef"><b>Definition:</b> shasta.h:111</div></div>
<div class="ttc" id="group___shasta___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a91a7a38ad2f048e2813b98dc68f88adc"><div class="ttname"><a href="group___shasta___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a91a7a38ad2f048e2813b98dc68f88adc">SSP_IRQn</a></div><div class="ttdef"><b>Definition:</b> shasta.h:110</div></div>
<div class="ttc" id="group___shasta___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a9d9be6e918c912367e393dae3480eabb"><div class="ttname"><a href="group___shasta___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a9d9be6e918c912367e393dae3480eabb">UART_IRQn</a></div><div class="ttdef"><b>Definition:</b> shasta.h:112</div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a7be5661d30cb9d46be1178e9230821e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="environment_8h.html#a10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> const <a class="el" href="group___shasta___c_m_s_i_s.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> priority_3_IRQs[]</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    <a class="code" href="group___shasta___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aead1db8f97d73397f077b8416700d2bf">OTP1_W_IRQn</a>,                    </div>
<div class="line">    <a class="code" href="group___shasta___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a3863af1930b06bb90dedeefc09eb7447">GPIO0_IRQn</a>,                     </div>
<div class="line">    <a class="code" href="group___shasta___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aed99f8ade2925fb7f924fafc2dec89d6">GPIO1_IRQn</a>,                     </div>
<div class="line">    <a class="code" href="group___shasta___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a7f1ca371f1faf86e14a3be4c18ab8d03">CSC_IRQn</a>,                       </div>
<div class="line">    <a class="code" href="group___shasta___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083af2dc908dac3c7fad11a1c5e20ceadb7f">DTIMER1_0_IRQn</a>,                 </div>
<div class="line">    <a class="code" href="group___shasta___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a62e9cd835423a650eb59ea0cd5c042d1">DTIMER1_1_IRQn</a>,                 </div>
<div class="line">    <a class="code" href="group___shasta___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ad982c6072d81e40d2784d805514c68fe">DTIMER2_0_IRQn</a>,                 </div>
<div class="line">    <a class="code" href="group___shasta___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a770c7faa078a15a11dffd19c601e18ff">DTIMER2_1_IRQn</a>,                 </div>
<div class="line">    <a class="code" href="group___shasta___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a270504a6559895d67a28f5c4034c7742">DTIMER3_0_IRQn</a>,                 </div>
<div class="line">    <a class="code" href="group___shasta___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a7f4079aa0d800b1c99a057ecd4d06e35">DTIMER3_1_IRQn</a>,                 </div>
<div class="line">    <a class="code" href="group___shasta___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a2f5755dbcb96352bb43b5edbd352eedb">VC0_VCONTROL_IRQn</a>,              </div>
<div class="line">    <a class="code" href="group___shasta___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a85874000831513196cefff3f5c76fb01">VC1_VCONTROL_IRQn</a>,              </div>
<div class="line">    <a class="code" href="group___shasta___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a293c5a6b9659ec38cf5efbb07b012dd9">TLM_IRQn</a>,                       </div>
<div class="line">    <a class="code" href="group___shasta___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a4968eb85558b7cd25e0f0fa1b839f881">DMA_IRQn</a>,                       </div>
<div class="line">    <a class="code" href="group___shasta___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a62d731e75680735e633556ef45950cc2">CAL_ALL_DONE_IRQn</a>              </div>
<div class="line"></div>
<div class="line">}</div>
<div class="ttc" id="group___shasta___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a293c5a6b9659ec38cf5efbb07b012dd9"><div class="ttname"><a href="group___shasta___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a293c5a6b9659ec38cf5efbb07b012dd9">TLM_IRQn</a></div><div class="ttdef"><b>Definition:</b> shasta.h:106</div></div>
<div class="ttc" id="group___shasta___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a2f5755dbcb96352bb43b5edbd352eedb"><div class="ttname"><a href="group___shasta___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a2f5755dbcb96352bb43b5edbd352eedb">VC0_VCONTROL_IRQn</a></div><div class="ttdef"><b>Definition:</b> shasta.h:104</div></div>
<div class="ttc" id="group___shasta___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a7f4079aa0d800b1c99a057ecd4d06e35"><div class="ttname"><a href="group___shasta___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a7f4079aa0d800b1c99a057ecd4d06e35">DTIMER3_1_IRQn</a></div><div class="ttdef"><b>Definition:</b> shasta.h:98</div></div>
<div class="ttc" id="group___shasta___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a270504a6559895d67a28f5c4034c7742"><div class="ttname"><a href="group___shasta___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a270504a6559895d67a28f5c4034c7742">DTIMER3_0_IRQn</a></div><div class="ttdef"><b>Definition:</b> shasta.h:97</div></div>
<div class="ttc" id="group___shasta___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083ad982c6072d81e40d2784d805514c68fe"><div class="ttname"><a href="group___shasta___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ad982c6072d81e40d2784d805514c68fe">DTIMER2_0_IRQn</a></div><div class="ttdef"><b>Definition:</b> shasta.h:95</div></div>
<div class="ttc" id="group___shasta___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a3863af1930b06bb90dedeefc09eb7447"><div class="ttname"><a href="group___shasta___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a3863af1930b06bb90dedeefc09eb7447">GPIO0_IRQn</a></div><div class="ttdef"><b>Definition:</b> shasta.h:99</div></div>
<div class="ttc" id="group___shasta___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a7f1ca371f1faf86e14a3be4c18ab8d03"><div class="ttname"><a href="group___shasta___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a7f1ca371f1faf86e14a3be4c18ab8d03">CSC_IRQn</a></div><div class="ttdef"><b>Definition:</b> shasta.h:82</div></div>
<div class="ttc" id="group___shasta___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a62d731e75680735e633556ef45950cc2"><div class="ttname"><a href="group___shasta___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a62d731e75680735e633556ef45950cc2">CAL_ALL_DONE_IRQn</a></div><div class="ttdef"><b>Definition:</b> shasta.h:88</div></div>
<div class="ttc" id="group___shasta___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083aed99f8ade2925fb7f924fafc2dec89d6"><div class="ttname"><a href="group___shasta___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aed99f8ade2925fb7f924fafc2dec89d6">GPIO1_IRQn</a></div><div class="ttdef"><b>Definition:</b> shasta.h:100</div></div>
<div class="ttc" id="group___shasta___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a85874000831513196cefff3f5c76fb01"><div class="ttname"><a href="group___shasta___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a85874000831513196cefff3f5c76fb01">VC1_VCONTROL_IRQn</a></div><div class="ttdef"><b>Definition:</b> shasta.h:105</div></div>
<div class="ttc" id="group___shasta___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a770c7faa078a15a11dffd19c601e18ff"><div class="ttname"><a href="group___shasta___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a770c7faa078a15a11dffd19c601e18ff">DTIMER2_1_IRQn</a></div><div class="ttdef"><b>Definition:</b> shasta.h:96</div></div>
<div class="ttc" id="group___shasta___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a4968eb85558b7cd25e0f0fa1b839f881"><div class="ttname"><a href="group___shasta___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a4968eb85558b7cd25e0f0fa1b839f881">DMA_IRQn</a></div><div class="ttdef"><b>Definition:</b> shasta.h:109</div></div>
<div class="ttc" id="group___shasta___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083af2dc908dac3c7fad11a1c5e20ceadb7f"><div class="ttname"><a href="group___shasta___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083af2dc908dac3c7fad11a1c5e20ceadb7f">DTIMER1_0_IRQn</a></div><div class="ttdef"><b>Definition:</b> shasta.h:93</div></div>
<div class="ttc" id="group___shasta___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083aead1db8f97d73397f077b8416700d2bf"><div class="ttname"><a href="group___shasta___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aead1db8f97d73397f077b8416700d2bf">OTP1_W_IRQn</a></div><div class="ttdef"><b>Definition:</b> shasta.h:84</div></div>
<div class="ttc" id="group___shasta___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a62e9cd835423a650eb59ea0cd5c042d1"><div class="ttname"><a href="group___shasta___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a62e9cd835423a650eb59ea0cd5c042d1">DTIMER1_1_IRQn</a></div><div class="ttdef"><b>Definition:</b> shasta.h:94</div></div>
</div><!-- fragment -->
</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_bdd9a5d540de89e9fe90efdfc6973a4f.html">common</a></li><li class="navelem"><a class="el" href="dir_d52f7f52f412a942de55fb463ecb0248.html">modules</a></li><li class="navelem"><a class="el" href="dir_ea40cf38b2ef84e391e8ff24bd2ce91d.html">startup</a></li><li class="navelem"><a class="el" href="system__shasta_8c.html">system_shasta.c</a></li>
    <li class="footer">Generated on Wed Nov 8 2023 10:17:00 for XDPP1100 Firmware by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.9.1 </li>
  </ul>
</div>
</body>
</html>
