

================================================================
== Synthesis Summary Report of 'cabac_top'
================================================================
+ General Information: 
    * Date:           Thu Mar 30 10:45:21 2023
    * Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
    * Project:        cabac_top
    * Solution:       solution2 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg484-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+---------+----+-----------+-----------+-----+
    |                    Modules                   |  Issue |       | Latency |  Latency  | Iteration|         | Trip |          |         |    |           |           |     |
    |                    & Loops                   |  Type  | Slack | (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   | DSP|     FF    |    LUT    | URAM|
    +----------------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+---------+----+-----------+-----------+-----+
    |+ cabac_top                                   |  Timing|  -1.28|        -|          -|         -|        -|     -|        no|   5 (1%)|   -|  2049 (1%)|  4084 (7%)|    -|
    | + cabac_top_Pipeline_VITIS_LOOP_40_1         |       -|   0.15|       11|    110.000|         -|       11|     -|        no|        -|   -|   86 (~0%)|  228 (~0%)|    -|
    |  o VITIS_LOOP_40_1                           |       -|   7.30|        9|     90.000|         6|        1|     5|       yes|        -|   -|          -|          -|    -|
    | + cabac_top_Pipeline_VITIS_LOOP_29_1         |  Timing|  -0.00|      584|  5.840e+03|         -|      584|     -|        no|        -|   -|   93 (~0%)|  429 (~0%)|    -|
    |  o VITIS_LOOP_29_1                           |       -|   7.30|      513|  5.130e+03|         3|        1|   512|       yes|        -|   -|          -|          -|    -|
    | + cabac_top_Pipeline_VITIS_LOOP_7_1          |       -|   0.43|      514|  5.140e+03|         -|      514|     -|        no|        -|   -|   23 (~0%)|   73 (~0%)|    -|
    |  o VITIS_LOOP_7_1                            |       -|   7.30|      512|  5.120e+03|         2|        1|   512|       yes|        -|   -|          -|          -|    -|
    | + cabac_top_Pipeline_VITIS_LOOP_40_11        |       -|   3.82|        6|     60.000|         -|        6|     -|        no|        -|   -|   24 (~0%)|   69 (~0%)|    -|
    |  o VITIS_LOOP_40_1                           |       -|   7.30|        4|     40.000|         2|        1|     4|       yes|        -|   -|          -|          -|    -|
    | + decode_decision                            |       -|   0.54|        -|          -|         -|        -|     -|        no|  1 (~0%)|   -|  670 (~0%)|  1401 (2%)|    -|
    |  + decode_decision_Pipeline_VITIS_LOOP_53_1  |       -|   0.54|        -|          -|         -|        -|     -|        no|        -|   -|  115 (~0%)|  461 (~0%)|    -|
    |   o VITIS_LOOP_53_1                          |       -|   7.30|        -|          -|         1|        1|     -|       yes|        -|   -|          -|          -|    -|
    | + cabac_top_Pipeline_VITIS_LOOP_13_1         |  Timing|  -0.00|      582|  5.820e+03|         -|      582|     -|        no|        -|   -|   91 (~0%)|  413 (~0%)|    -|
    |  o VITIS_LOOP_13_1                           |       -|   7.30|      513|  5.130e+03|         3|        1|   512|       yes|        -|   -|          -|          -|    -|
    +----------------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+---------+----+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+-----------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|           | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+-----------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_ctx | 8 -> 8     | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=2            |
+-----------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 5             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+-------------+--------+-------+--------+--------------------------+
| Interface     | Register    | Offset | Width | Access | Description              |
+---------------+-------------+--------+-------+--------+--------------------------+
| s_axi_control | globalCtx_1 | 0x10   | 32    | W      | Data signal of globalCtx |
| s_axi_control | globalCtx_2 | 0x14   | 32    | W      | Data signal of globalCtx |
+---------------+-------------+--------+-------+--------+--------------------------+

* AP_FIFO
+-----------+------------+
| Interface | Data Width |
+-----------+------------+
| bitOut    | 32         |
| bitStream | 8          |
+-----------+------------+

* REGISTER
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| initd     | ap_none | 128      |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst_n  | reset      | ap_rst_n                          |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-----------+-----------+---------------------------+
| Argument  | Direction | Datatype                  |
+-----------+-----------+---------------------------+
| globalCtx | inout     | pointer                   |
| bitStream | in        | stream<unsigned char, 0>& |
| bitOut    | out       | stream<unsigned int, 0>&  |
| initd     | in        | _initData_t               |
+-----------+-----------+---------------------------+

* SW-to-HW Mapping
+-----------+---------------+-----------+----------+---------------------------------------+
| Argument  | HW Interface  | HW Type   | HW Usage | HW Info                               |
+-----------+---------------+-----------+----------+---------------------------------------+
| globalCtx | m_axi_ctx     | interface |          |                                       |
| globalCtx | s_axi_control | register  | offset   | name=globalCtx_1 offset=0x10 range=32 |
| globalCtx | s_axi_control | register  | offset   | name=globalCtx_2 offset=0x14 range=32 |
| bitStream | bitStream     | interface |          |                                       |
| bitOut    | bitOut        | interface |          |                                       |
| initd     | initd         | port      |          |                                       |
+-----------+---------------+-----------+----------+---------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Bursts and Widening Missed
+--------------+-----------+-------------------------------------------------+------------+---------------------------+
| HW Interface | Variable  | Problem                                         | Resolution | Location                  |
+--------------+-----------+-------------------------------------------------+------------+---------------------------+
| m_axi_ctx    | globalCtx | Volatile or Atomic access cannot be transformed | 214-227    | src/initializer.cpp:30:15 |
| m_axi_ctx    | globalCtx | Volatile or Atomic access cannot be transformed | 214-227    | src/top.cpp:14:16         |
+--------------+-----------+-------------------------------------------------+------------+---------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+----------------------------------------------+-----+--------+-------------+-----+--------+---------+
| Name                                         | DSP | Pragma | Variable    | Op  | Impl   | Latency |
+----------------------------------------------+-----+--------+-------------+-----+--------+---------+
| + cabac_top                                  | 0   |        |             |     |        |         |
|  + cabac_top_Pipeline_VITIS_LOOP_40_1        | 0   |        |             |     |        |         |
|    add_ln40_fu_174_p2                        | -   |        | add_ln40    | add | fabric | 0       |
|    add_ln11_fu_232_p2                        | -   |        | add_ln11    | add | tadder | 0       |
|    slope_fu_238_p2                           | -   |        | slope       | add | tadder | 0       |
|    mul_7s_6ns_13_1_1_U4                      | -   |        | mul_ln14    | mul | auto   | 0       |
|    add_ln14_fu_280_p2                        | -   |        | add_ln14    | add | tadder | 0       |
|    add_ln14_1_fu_286_p2                      | -   |        | add_ln14_1  | add | tadder | 0       |
|    sub_ln16_fu_335_p2                        | -   |        | sub_ln16    | sub | fabric | 0       |
|  + cabac_top_Pipeline_VITIS_LOOP_29_1        | 0   |        |             |     |        |         |
|    add_ln29_fu_108_p2                        | -   |        | add_ln29    | add | fabric | 0       |
|  + cabac_top_Pipeline_VITIS_LOOP_7_1         | 0   |        |             |     |        |         |
|    add_ln7_fu_86_p2                          | -   |        | add_ln7     | add | fabric | 0       |
|  + cabac_top_Pipeline_VITIS_LOOP_40_11       | 0   |        |             |     |        |         |
|    add_ln40_fu_112_p2                        | -   |        | add_ln40    | add | fabric | 0       |
|  + decode_decision                           | 0   |        |             |     |        |         |
|    sub_ln229_1_fu_440_p2                     | -   |        | sub_ln229_1 | sub | fabric | 0       |
|    sub_ln229_2_fu_459_p2                     | -   |        | sub_ln229_2 | sub | fabric | 0       |
|    add_ln6_fu_617_p2                         | -   |        | add_ln6     | add | fabric | 0       |
|    add_ln14_fu_639_p2                        | -   |        | add_ln14    | add | fabric | 0       |
|    add_ln16_fu_663_p2                        | -   |        | add_ln16    | add | fabric | 0       |
|    sub_ln229_fu_741_p2                       | -   |        | sub_ln229   | sub | fabric | 0       |
|   + decode_decision_Pipeline_VITIS_LOOP_53_1 | 0   |        |             |     |        |         |
|     add_ln6_fu_310_p2                        | -   |        | add_ln6     | add | fabric | 0       |
|     add_ln14_fu_332_p2                       | -   |        | add_ln14    | add | fabric | 0       |
|     add_ln16_fu_356_p2                       | -   |        | add_ln16    | add | fabric | 0       |
|  + cabac_top_Pipeline_VITIS_LOOP_13_1        | 0   |        |             |     |        |         |
|    add_ln13_fu_139_p2                        | -   |        | add_ln13    | add | fabric | 0       |
+----------------------------------------------+-----+--------+-------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+---------------------------------------+------+------+--------+-------------------+---------+--------+---------+
| Name                                  | BRAM | URAM | Pragma | Variable          | Storage | Impl   | Latency |
+---------------------------------------+------+------+--------+-------------------+---------+--------+---------+
| + cabac_top                           | 5    | 0    |        |                   |         |        |         |
|   streamCtxRAM_fifo_U                 | 1    | -    |        | streamCtxRAM      | fifo    | memory | 0       |
|   ctxTables_U                         | 1    | -    |        | ctxTables         | ram_1p  | auto   | 1       |
|  + cabac_top_Pipeline_VITIS_LOOP_40_1 | 0    | 0    |        |                   |         |        |         |
|    B_FRAME_INIT_VALS_U                | -    | -    |        | B_FRAME_INIT_VALS | rom_1p  | auto   | 1       |
|    P_FRAME_INIT_VALS_U                | -    | -    |        | P_FRAME_INIT_VALS | rom_1p  | auto   | 1       |
|    I_FRAME_INIT_VALS_U                | -    | -    |        | I_FRAME_INIT_VALS | rom_1p  | auto   | 1       |
|  + decode_decision                    | 1    | 0    |        |                   |         |        |         |
|    lpsTable_U                         | 1    | -    |        | lpsTable          | rom_1p  | auto   | 1       |
|    transMPS_U                         | -    | -    |        | transMPS          | rom_1p  | auto   | 1       |
|    transLPS_U                         | -    | -    |        | transLPS          | rom_1p  | auto   | 1       |
+---------------------------------------+------+------+--------+-------------------+---------+--------+---------+


================================================================
== User Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+------------------------------------------------+-------------------------------------------+
| Type      | Options                                        | Location                                  |
+-----------+------------------------------------------------+-------------------------------------------+
| interface | mode=m_axi bundle=ctx name=gCtx port=globalCtx | src/top.cpp:23 in cabac_top, globalCtx    |
| interface | mode=s_axilite port=globalCtx                  | src/top.cpp:24 in cabac_top, globalCtx    |
| stream    | depth=512 type=fifo variable=streamCtxRAM      | src/top.cpp:27 in cabac_top, streamCtxRAM |
+-----------+------------------------------------------------+-------------------------------------------+


