{ "Info" "ICPT_EVAL_MODE" "2 Oct 22, 2016 " "Thank you for using the Quartus Prime software 30-day evaluation. You have 2 days remaining (until Oct 22, 2016) to use the Quartus Prime software with compilation and simulation support." {  } {  } 0 292036 "Thank you for using the Quartus Prime software 30-day evaluation. You have %1!d! days remaining (until %2!s!) to use the Quartus Prime software with compilation and simulation support." 0 0 "Design Software" 0 -1 1476906980721 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1476906980721 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1476906980725 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 20 01:26:20 2016 " "Processing started: Thu Oct 20 01:26:20 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1476906980725 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476906980725 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off completeDataPath -c completeDataPath " "Command: quartus_map --read_settings_files=on --write_settings_files=off completeDataPath -c completeDataPath" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476906980725 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1476906981249 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1476906981249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-formulas " "Found design unit 1: alu-formulas" {  } { { "alu.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/alu.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476906996385 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/alu.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476906996385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476906996385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8-Behave " "Found design unit 1: mux8-Behave" {  } { { "mux8.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/mux8.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476906996386 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8 " "Found entity 1: mux8" {  } { { "mux8.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/mux8.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476906996386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476906996386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4-Behave " "Found design unit 1: mux4-Behave" {  } { { "mux4.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/mux4.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476906996387 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/mux4.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476906996387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476906996387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3-Behave " "Found design unit 1: mux3-Behave" {  } { { "mux3.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/mux3.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476906996389 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "mux3.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/mux3.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476906996389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476906996389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2-Behave " "Found design unit 1: mux2-Behave" {  } { { "mux2.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/mux2.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476906996394 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/mux2.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476906996394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476906996394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtractor_16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subtractor_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subtractor_16bit-formulas " "Found design unit 1: subtractor_16bit-formulas" {  } { { "subtractor_16bit.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/subtractor_16bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476906996395 ""} { "Info" "ISGN_ENTITY_NAME" "1 subtractor_16bit " "Found entity 1: subtractor_16bit" {  } { { "subtractor_16bit.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/subtractor_16bit.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476906996395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476906996395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extender_9bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sign_extender_9bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_extender_9bit-form " "Found design unit 1: sign_extender_9bit-form" {  } { { "sign_extender_9bit.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/sign_extender_9bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476906996398 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_extender_9bit " "Found entity 1: sign_extender_9bit" {  } { { "sign_extender_9bit.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/sign_extender_9bit.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476906996398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476906996398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extender_6bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sign_extender_6bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_extender_6bit-form " "Found design unit 1: sign_extender_6bit-form" {  } { { "sign_extender_6bit.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/sign_extender_6bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476906996400 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_extender_6bit " "Found entity 1: sign_extender_6bit" {  } { { "sign_extender_6bit.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/sign_extender_6bit.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476906996400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476906996400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerbank.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerbank.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerBank-RB " "Found design unit 1: registerBank-RB" {  } { { "registerBank.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/registerBank.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476906996401 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerBank " "Found entity 1: registerBank" {  } { { "registerBank.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/registerBank.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476906996401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476906996401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register16-reg " "Found design unit 1: register16-reg" {  } { { "register16.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/register16.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476906996402 ""} { "Info" "ISGN_ENTITY_NAME" "1 register16 " "Found entity 1: register16" {  } { { "register16.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/register16.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476906996402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476906996402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register8-reg " "Found design unit 1: register8-reg" {  } { { "register8.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/register8.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476906996404 ""} { "Info" "ISGN_ENTITY_NAME" "1 register8 " "Found entity 1: register8" {  } { { "register8.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/register8.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476906996404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476906996404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_1bit-reg " "Found design unit 1: register_1bit-reg" {  } { { "register_1bit.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/register_1bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476906996405 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_1bit " "Found entity 1: register_1bit" {  } { { "register_1bit.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/register_1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476906996405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476906996405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nand_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nand_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nand_logic-form " "Found design unit 1: nand_logic-form" {  } { { "nand_logic.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/nand_logic.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476906996409 ""} { "Info" "ISGN_ENTITY_NAME" "1 nand_logic " "Found entity 1: nand_logic" {  } { { "nand_logic.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/nand_logic.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476906996409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476906996409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-SYN " "Found design unit 1: memory-SYN" {  } { { "memory.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/memory.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476906996411 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/memory.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476906996411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476906996411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lh.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LH-form " "Found design unit 1: LH-form" {  } { { "LH.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/LH.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476906996412 ""} { "Info" "ISGN_ENTITY_NAME" "1 LH " "Found entity 1: LH" {  } { { "LH.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/LH.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476906996412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476906996412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-Decode " "Found design unit 1: decoder-Decode" {  } { { "decoder.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/decoder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476906996413 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/decoder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476906996413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476906996413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapathcomponents.vhd 1 0 " "Found 1 design units, including 0 entities, in source file datapathcomponents.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapathComponents " "Found design unit 1: datapathComponents" {  } { { "datapathComponents.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/datapathComponents.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476906996415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476906996415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components_rb.vhd 1 0 " "Found 1 design units, including 0 entities, in source file components_rb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 components_RB " "Found design unit 1: components_RB" {  } { { "components_RB.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/components_RB.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476906996417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476906996417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "completedatapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file completedatapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 completeDataPath-dp " "Found design unit 1: completeDataPath-dp" {  } { { "completeDataPath.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/completeDataPath.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476906996418 ""} { "Info" "ISGN_ENTITY_NAME" "1 completeDataPath " "Found entity 1: completeDataPath" {  } { { "completeDataPath.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/completeDataPath.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476906996418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476906996418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_gate_3input.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and_gate_3input.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and_gate_3input-Behave " "Found design unit 1: and_gate_3input-Behave" {  } { { "and_gate_3input.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/and_gate_3input.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476906996420 ""} { "Info" "ISGN_ENTITY_NAME" "1 and_gate_3input " "Found entity 1: and_gate_3input" {  } { { "and_gate_3input.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/and_gate_3input.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476906996420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476906996420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_16bit-formulas " "Found design unit 1: adder_16bit-formulas" {  } { { "adder_16bit.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/adder_16bit.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476906996421 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_16bit " "Found entity 1: adder_16bit" {  } { { "adder_16bit.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/adder_16bit.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476906996421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476906996421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder_4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_4bit-formulas " "Found design unit 1: adder_4bit-formulas" {  } { { "adder_4bit.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/adder_4bit.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476906996422 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_4bit " "Found entity 1: adder_4bit" {  } { { "adder_4bit.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/adder_4bit.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476906996422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476906996422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_1bit-Formulas " "Found design unit 1: adder_1bit-Formulas" {  } { { "adder_1bit.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/adder_1bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476906996424 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_1bit " "Found entity 1: adder_1bit" {  } { { "adder_1bit.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/adder_1bit.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476906996424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476906996424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-SYN " "Found design unit 1: counter-SYN" {  } { { "counter.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/counter.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476906996427 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/counter.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476906996427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476906996427 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "completeDataPath " "Elaborating entity \"completeDataPath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1476906996494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register16 register16:PC " "Elaborating entity \"register16\" for hierarchy \"register16:PC\"" {  } { { "completeDataPath.vhd" "PC" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/completeDataPath.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476906996499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:adress_mux " "Elaborating entity \"mux2\" for hierarchy \"mux2:adress_mux\"" {  } { { "completeDataPath.vhd" "adress_mux" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/completeDataPath.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476906996501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:RAM " "Elaborating entity \"memory\" for hierarchy \"memory:RAM\"" {  } { { "completeDataPath.vhd" "RAM" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/completeDataPath.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476906996511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram memory:RAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"memory:RAM\|altsyncram:altsyncram_component\"" {  } { { "memory.vhd" "altsyncram_component" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/memory.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476906996550 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory:RAM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"memory:RAM\|altsyncram:altsyncram_component\"" {  } { { "memory.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/memory.vhd" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476906996583 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory:RAM\|altsyncram:altsyncram_component " "Instantiated megafunction \"memory:RAM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476906996583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476906996583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476906996583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476906996583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476906996583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476906996583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476906996583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476906996583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476906996583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476906996583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476906996583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476906996583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476906996583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476906996583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476906996583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476906996583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476906996583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476906996583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476906996583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476906996583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file input.hex " "Parameter \"init_file\" = \"input.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476906996583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476906996583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476906996583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476906996583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476906996583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476906996583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476906996583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476906996583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476906996583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476906996583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476906996583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476906996583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476906996583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476906996583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476906996583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476906996583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476906996583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476906996583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476906996583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476906996583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476906996583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476906996583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476906996583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476906996583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476906996583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476906996583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476906996583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476906996583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476906996583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476906996583 ""}  } { { "memory.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/memory.vhd" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1476906996583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rfr3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rfr3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rfr3 " "Found entity 1: altsyncram_rfr3" {  } { { "db/altsyncram_rfr3.tdf" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/db/altsyncram_rfr3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476906996636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476906996636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rfr3 memory:RAM\|altsyncram:altsyncram_component\|altsyncram_rfr3:auto_generated " "Elaborating entity \"altsyncram_rfr3\" for hierarchy \"memory:RAM\|altsyncram:altsyncram_component\|altsyncram_rfr3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476906996636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3 mux3:rf_data_mux " "Elaborating entity \"mux3\" for hierarchy \"mux3:rf_data_mux\"" {  } { { "completeDataPath.vhd" "rf_data_mux" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/completeDataPath.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476906996642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 mux4:rf_in_sel " "Elaborating entity \"mux4\" for hierarchy \"mux4:rf_in_sel\"" {  } { { "completeDataPath.vhd" "rf_in_sel" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/completeDataPath.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476906996643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerBank registerBank:RF " "Elaborating entity \"registerBank\" for hierarchy \"registerBank:RF\"" {  } { { "completeDataPath.vhd" "RF" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/completeDataPath.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476906996644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder registerBank:RF\|decoder:inSel " "Elaborating entity \"decoder\" for hierarchy \"registerBank:RF\|decoder:inSel\"" {  } { { "registerBank.vhd" "inSel" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/registerBank.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476906996646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8 registerBank:RF\|mux8:muxA " "Elaborating entity \"mux8\" for hierarchy \"registerBank:RF\|mux8:muxA\"" {  } { { "registerBank.vhd" "muxA" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/registerBank.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476906996649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:RB_B_mux " "Elaborating entity \"mux2\" for hierarchy \"mux2:RB_B_mux\"" {  } { { "completeDataPath.vhd" "RB_B_mux" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/completeDataPath.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476906996651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 mux4:alu_A_mux " "Elaborating entity \"mux4\" for hierarchy \"mux4:alu_A_mux\"" {  } { { "completeDataPath.vhd" "alu_A_mux" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/completeDataPath.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476906996652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:ALU_1 " "Elaborating entity \"alu\" for hierarchy \"alu:ALU_1\"" {  } { { "completeDataPath.vhd" "ALU_1" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/completeDataPath.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476906996654 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "subtractor_output alu.vhd(58) " "Verilog HDL or VHDL warning at alu.vhd(58): object \"subtractor_output\" assigned a value but never read" {  } { { "alu.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/alu.vhd" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1476906996655 "|completeDataPath|alu:ALU_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_16bit alu:ALU_1\|adder_16bit:add1 " "Elaborating entity \"adder_16bit\" for hierarchy \"alu:ALU_1\|adder_16bit:add1\"" {  } { { "alu.vhd" "add1" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/alu.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476906996655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_4bit alu:ALU_1\|adder_16bit:add1\|adder_4bit:adder5 " "Elaborating entity \"adder_4bit\" for hierarchy \"alu:ALU_1\|adder_16bit:add1\|adder_4bit:adder5\"" {  } { { "adder_16bit.vhd" "adder5" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/adder_16bit.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476906996656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_1bit alu:ALU_1\|adder_16bit:add1\|adder_4bit:adder5\|adder_1bit:adder1 " "Elaborating entity \"adder_1bit\" for hierarchy \"alu:ALU_1\|adder_16bit:add1\|adder_4bit:adder5\|adder_1bit:adder1\"" {  } { { "adder_4bit.vhd" "adder1" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/adder_4bit.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476906996658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtractor_16bit alu:ALU_1\|subtractor_16bit:sub1 " "Elaborating entity \"subtractor_16bit\" for hierarchy \"alu:ALU_1\|subtractor_16bit:sub1\"" {  } { { "alu.vhd" "sub1" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/alu.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476906996666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nand_logic alu:ALU_1\|nand_logic:nnd1 " "Elaborating entity \"nand_logic\" for hierarchy \"alu:ALU_1\|nand_logic:nnd1\"" {  } { { "alu.vhd" "nnd1" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/alu.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476906996668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_1bit alu:ALU_1\|register_1bit:reg1 " "Elaborating entity \"register_1bit\" for hierarchy \"alu:ALU_1\|register_1bit:reg1\"" {  } { { "alu.vhd" "reg1" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/alu.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476906996669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extender_9bit sign_extender_9bit:se9to16 " "Elaborating entity \"sign_extender_9bit\" for hierarchy \"sign_extender_9bit:se9to16\"" {  } { { "completeDataPath.vhd" "se9to16" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/completeDataPath.vhd" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476906996672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extender_6bit sign_extender_6bit:se6to16 " "Elaborating entity \"sign_extender_6bit\" for hierarchy \"sign_extender_6bit:se6to16\"" {  } { { "completeDataPath.vhd" "se6to16" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/completeDataPath.vhd" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476906996674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LH LH:load_higher " "Elaborating entity \"LH\" for hierarchy \"LH:load_higher\"" {  } { { "completeDataPath.vhd" "load_higher" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/completeDataPath.vhd" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476906996676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:count " "Elaborating entity \"counter\" for hierarchy \"counter:count\"" {  } { { "completeDataPath.vhd" "count" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/completeDataPath.vhd" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476906996689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter counter:count\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"counter:count\|lpm_counter:LPM_COUNTER_component\"" {  } { { "counter.vhd" "LPM_COUNTER_component" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/counter.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476906996719 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "counter:count\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"counter:count\|lpm_counter:LPM_COUNTER_component\"" {  } { { "counter.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/counter.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476906996720 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "counter:count\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"counter:count\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476906996720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476906996720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476906996720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Parameter \"lpm_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476906996720 ""}  } { { "counter.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/counter.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1476906996720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2si.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2si.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2si " "Found entity 1: cntr_2si" {  } { { "db/cntr_2si.tdf" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/db/cntr_2si.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476906996845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476906996845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_2si counter:count\|lpm_counter:LPM_COUNTER_component\|cntr_2si:auto_generated " "Elaborating entity \"cntr_2si\" for hierarchy \"counter:count\|lpm_counter:LPM_COUNTER_component\|cntr_2si:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476906996847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8 mux8:cntr_mux " "Elaborating entity \"mux8\" for hierarchy \"mux8:cntr_mux\"" {  } { { "completeDataPath.vhd" "cntr_mux" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/completeDataPath.vhd" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476906996852 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1476906999661 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1476907001014 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476907001014 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "memory:RAM\|altsyncram:altsyncram_component\|altsyncram_rfr3:auto_generated\|ram_block1a12 clk0 VCC " "WYSIWYG primitive \"memory:RAM\|altsyncram:altsyncram_component\|altsyncram_rfr3:auto_generated\|ram_block1a12\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_rfr3.tdf" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/db/altsyncram_rfr3.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "memory.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/memory.vhd" 63 0 0 } } { "completeDataPath.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/completeDataPath.vhd" 81 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1476907001143 "|completeDataPath|memory:RAM|altsyncram:altsyncram_component|altsyncram_rfr3:auto_generated|ram_block1a12"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "memory:RAM\|altsyncram:altsyncram_component\|altsyncram_rfr3:auto_generated\|ram_block1a13 clk0 VCC " "WYSIWYG primitive \"memory:RAM\|altsyncram:altsyncram_component\|altsyncram_rfr3:auto_generated\|ram_block1a13\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_rfr3.tdf" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/db/altsyncram_rfr3.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "memory.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/memory.vhd" 63 0 0 } } { "completeDataPath.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/completeDataPath.vhd" 81 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1476907001144 "|completeDataPath|memory:RAM|altsyncram:altsyncram_component|altsyncram_rfr3:auto_generated|ram_block1a13"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "memory:RAM\|altsyncram:altsyncram_component\|altsyncram_rfr3:auto_generated\|ram_block1a14 clk0 VCC " "WYSIWYG primitive \"memory:RAM\|altsyncram:altsyncram_component\|altsyncram_rfr3:auto_generated\|ram_block1a14\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_rfr3.tdf" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/db/altsyncram_rfr3.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "memory.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/memory.vhd" 63 0 0 } } { "completeDataPath.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/completeDataPath.vhd" 81 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1476907001144 "|completeDataPath|memory:RAM|altsyncram:altsyncram_component|altsyncram_rfr3:auto_generated|ram_block1a14"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "memory:RAM\|altsyncram:altsyncram_component\|altsyncram_rfr3:auto_generated\|ram_block1a15 clk0 VCC " "WYSIWYG primitive \"memory:RAM\|altsyncram:altsyncram_component\|altsyncram_rfr3:auto_generated\|ram_block1a15\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_rfr3.tdf" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/db/altsyncram_rfr3.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "memory.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/memory.vhd" 63 0 0 } } { "completeDataPath.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/completeDataPath.vhd" 81 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1476907001144 "|completeDataPath|memory:RAM|altsyncram:altsyncram_component|altsyncram_rfr3:auto_generated|ram_block1a15"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "memory:RAM\|altsyncram:altsyncram_component\|altsyncram_rfr3:auto_generated\|ram_block1a0 clk0 VCC " "WYSIWYG primitive \"memory:RAM\|altsyncram:altsyncram_component\|altsyncram_rfr3:auto_generated\|ram_block1a0\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_rfr3.tdf" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/db/altsyncram_rfr3.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "memory.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/memory.vhd" 63 0 0 } } { "completeDataPath.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/completeDataPath.vhd" 81 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1476907001144 "|completeDataPath|memory:RAM|altsyncram:altsyncram_component|altsyncram_rfr3:auto_generated|ram_block1a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "memory:RAM\|altsyncram:altsyncram_component\|altsyncram_rfr3:auto_generated\|ram_block1a1 clk0 VCC " "WYSIWYG primitive \"memory:RAM\|altsyncram:altsyncram_component\|altsyncram_rfr3:auto_generated\|ram_block1a1\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_rfr3.tdf" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/db/altsyncram_rfr3.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "memory.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/memory.vhd" 63 0 0 } } { "completeDataPath.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/completeDataPath.vhd" 81 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1476907001145 "|completeDataPath|memory:RAM|altsyncram:altsyncram_component|altsyncram_rfr3:auto_generated|ram_block1a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "memory:RAM\|altsyncram:altsyncram_component\|altsyncram_rfr3:auto_generated\|ram_block1a8 clk0 VCC " "WYSIWYG primitive \"memory:RAM\|altsyncram:altsyncram_component\|altsyncram_rfr3:auto_generated\|ram_block1a8\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_rfr3.tdf" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/db/altsyncram_rfr3.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "memory.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/memory.vhd" 63 0 0 } } { "completeDataPath.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/completeDataPath.vhd" 81 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1476907001145 "|completeDataPath|memory:RAM|altsyncram:altsyncram_component|altsyncram_rfr3:auto_generated|ram_block1a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "memory:RAM\|altsyncram:altsyncram_component\|altsyncram_rfr3:auto_generated\|ram_block1a5 clk0 VCC " "WYSIWYG primitive \"memory:RAM\|altsyncram:altsyncram_component\|altsyncram_rfr3:auto_generated\|ram_block1a5\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_rfr3.tdf" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/db/altsyncram_rfr3.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "memory.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/memory.vhd" 63 0 0 } } { "completeDataPath.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/completeDataPath.vhd" 81 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1476907001145 "|completeDataPath|memory:RAM|altsyncram:altsyncram_component|altsyncram_rfr3:auto_generated|ram_block1a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "memory:RAM\|altsyncram:altsyncram_component\|altsyncram_rfr3:auto_generated\|ram_block1a7 clk0 VCC " "WYSIWYG primitive \"memory:RAM\|altsyncram:altsyncram_component\|altsyncram_rfr3:auto_generated\|ram_block1a7\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_rfr3.tdf" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/db/altsyncram_rfr3.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "memory.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/memory.vhd" 63 0 0 } } { "completeDataPath.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/completeDataPath.vhd" 81 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1476907001145 "|completeDataPath|memory:RAM|altsyncram:altsyncram_component|altsyncram_rfr3:auto_generated|ram_block1a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "memory:RAM\|altsyncram:altsyncram_component\|altsyncram_rfr3:auto_generated\|ram_block1a6 clk0 VCC " "WYSIWYG primitive \"memory:RAM\|altsyncram:altsyncram_component\|altsyncram_rfr3:auto_generated\|ram_block1a6\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_rfr3.tdf" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/db/altsyncram_rfr3.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "memory.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/memory.vhd" 63 0 0 } } { "completeDataPath.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/completeDataPath.vhd" 81 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1476907001146 "|completeDataPath|memory:RAM|altsyncram:altsyncram_component|altsyncram_rfr3:auto_generated|ram_block1a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "memory:RAM\|altsyncram:altsyncram_component\|altsyncram_rfr3:auto_generated\|ram_block1a4 clk0 VCC " "WYSIWYG primitive \"memory:RAM\|altsyncram:altsyncram_component\|altsyncram_rfr3:auto_generated\|ram_block1a4\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_rfr3.tdf" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/db/altsyncram_rfr3.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "memory.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/memory.vhd" 63 0 0 } } { "completeDataPath.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/completeDataPath.vhd" 81 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1476907001146 "|completeDataPath|memory:RAM|altsyncram:altsyncram_component|altsyncram_rfr3:auto_generated|ram_block1a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "memory:RAM\|altsyncram:altsyncram_component\|altsyncram_rfr3:auto_generated\|ram_block1a3 clk0 VCC " "WYSIWYG primitive \"memory:RAM\|altsyncram:altsyncram_component\|altsyncram_rfr3:auto_generated\|ram_block1a3\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_rfr3.tdf" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/db/altsyncram_rfr3.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "memory.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/memory.vhd" 63 0 0 } } { "completeDataPath.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/completeDataPath.vhd" 81 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1476907001146 "|completeDataPath|memory:RAM|altsyncram:altsyncram_component|altsyncram_rfr3:auto_generated|ram_block1a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "memory:RAM\|altsyncram:altsyncram_component\|altsyncram_rfr3:auto_generated\|ram_block1a2 clk0 VCC " "WYSIWYG primitive \"memory:RAM\|altsyncram:altsyncram_component\|altsyncram_rfr3:auto_generated\|ram_block1a2\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_rfr3.tdf" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/db/altsyncram_rfr3.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "memory.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/memory.vhd" 63 0 0 } } { "completeDataPath.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/completeDataPath.vhd" 81 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1476907001147 "|completeDataPath|memory:RAM|altsyncram:altsyncram_component|altsyncram_rfr3:auto_generated|ram_block1a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "memory:RAM\|altsyncram:altsyncram_component\|altsyncram_rfr3:auto_generated\|ram_block1a10 clk0 VCC " "WYSIWYG primitive \"memory:RAM\|altsyncram:altsyncram_component\|altsyncram_rfr3:auto_generated\|ram_block1a10\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_rfr3.tdf" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/db/altsyncram_rfr3.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "memory.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/memory.vhd" 63 0 0 } } { "completeDataPath.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/completeDataPath.vhd" 81 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1476907001147 "|completeDataPath|memory:RAM|altsyncram:altsyncram_component|altsyncram_rfr3:auto_generated|ram_block1a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "memory:RAM\|altsyncram:altsyncram_component\|altsyncram_rfr3:auto_generated\|ram_block1a9 clk0 VCC " "WYSIWYG primitive \"memory:RAM\|altsyncram:altsyncram_component\|altsyncram_rfr3:auto_generated\|ram_block1a9\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_rfr3.tdf" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/db/altsyncram_rfr3.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "memory.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/memory.vhd" 63 0 0 } } { "completeDataPath.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/completeDataPath.vhd" 81 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1476907001148 "|completeDataPath|memory:RAM|altsyncram:altsyncram_component|altsyncram_rfr3:auto_generated|ram_block1a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "memory:RAM\|altsyncram:altsyncram_component\|altsyncram_rfr3:auto_generated\|ram_block1a11 clk0 VCC " "WYSIWYG primitive \"memory:RAM\|altsyncram:altsyncram_component\|altsyncram_rfr3:auto_generated\|ram_block1a11\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_rfr3.tdf" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/db/altsyncram_rfr3.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "memory.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/memory.vhd" 63 0 0 } } { "completeDataPath.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/completeDataPath.vhd" 81 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1476907001148 "|completeDataPath|memory:RAM|altsyncram:altsyncram_component|altsyncram_rfr3:auto_generated|ram_block1a11"}
{ "Info" "ICUT_CUT_TM_SUMMARY" "741 " "Implemented 741 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "32 " "Implemented 32 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1476907001277 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1476907001277 ""} { "Info" "ICUT_CUT_TM_LCELLS" "687 " "Implemented 687 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1476907001277 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1476907001277 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1476907001277 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "909 " "Peak virtual memory: 909 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1476907001350 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 20 01:26:41 2016 " "Processing ended: Thu Oct 20 01:26:41 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1476907001350 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1476907001350 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1476907001350 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1476907001350 ""}
{ "Info" "ICPT_EVAL_MODE" "2 Oct 22, 2016 " "Thank you for using the Quartus Prime software 30-day evaluation. You have 2 days remaining (until Oct 22, 2016) to use the Quartus Prime software with compilation and simulation support." {  } {  } 0 292036 "Thank you for using the Quartus Prime software 30-day evaluation. You have %1!d! days remaining (until %2!s!) to use the Quartus Prime software with compilation and simulation support." 0 0 "Analysis & Synthesis" 0 -1 1476907002753 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1476907003012 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1476907003018 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 20 01:26:42 2016 " "Processing started: Thu Oct 20 01:26:42 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1476907003018 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1476907003018 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off completeDataPath -c completeDataPath " "Command: quartus_fit --read_settings_files=off --write_settings_files=off completeDataPath -c completeDataPath" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1476907003018 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1476907003214 ""}
{ "Info" "0" "" "Project  = completeDataPath" {  } {  } 0 0 "Project  = completeDataPath" 0 0 "Fitter" 0 0 1476907003216 ""}
{ "Info" "0" "" "Revision = completeDataPath" {  } {  } 0 0 "Revision = completeDataPath" 0 0 "Fitter" 0 0 1476907003216 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1476907003322 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1476907003323 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "completeDataPath EP4CE6E22C6 " "Automatically selected device EP4CE6E22C6 for design completeDataPath" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1476907003656 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1476907003756 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1476907003758 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "memory:RAM\|altsyncram:altsyncram_component\|altsyncram_rfr3:auto_generated\|ram_block1a12 clk0 VCC " "WYSIWYG primitive \"memory:RAM\|altsyncram:altsyncram_component\|altsyncram_rfr3:auto_generated\|ram_block1a12\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_rfr3.tdf" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/db/altsyncram_rfr3.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "memory.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/memory.vhd" 63 0 0 } } { "completeDataPath.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/completeDataPath.vhd" 81 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1476907004242 "|completeDataPath|memory:RAM|altsyncram:altsyncram_component|altsyncram_rfr3:auto_generated|ram_block1a12"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "memory:RAM\|altsyncram:altsyncram_component\|altsyncram_rfr3:auto_generated\|ram_block1a13 clk0 VCC " "WYSIWYG primitive \"memory:RAM\|altsyncram:altsyncram_component\|altsyncram_rfr3:auto_generated\|ram_block1a13\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_rfr3.tdf" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/db/altsyncram_rfr3.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "memory.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/memory.vhd" 63 0 0 } } { "completeDataPath.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/completeDataPath.vhd" 81 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1476907004245 "|completeDataPath|memory:RAM|altsyncram:altsyncram_component|altsyncram_rfr3:auto_generated|ram_block1a13"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "memory:RAM\|altsyncram:altsyncram_component\|altsyncram_rfr3:auto_generated\|ram_block1a14 clk0 VCC " "WYSIWYG primitive \"memory:RAM\|altsyncram:altsyncram_component\|altsyncram_rfr3:auto_generated\|ram_block1a14\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_rfr3.tdf" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/db/altsyncram_rfr3.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "memory.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/memory.vhd" 63 0 0 } } { "completeDataPath.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/completeDataPath.vhd" 81 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1476907004247 "|completeDataPath|memory:RAM|altsyncram:altsyncram_component|altsyncram_rfr3:auto_generated|ram_block1a14"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "memory:RAM\|altsyncram:altsyncram_component\|altsyncram_rfr3:auto_generated\|ram_block1a15 clk0 VCC " "WYSIWYG primitive \"memory:RAM\|altsyncram:altsyncram_component\|altsyncram_rfr3:auto_generated\|ram_block1a15\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_rfr3.tdf" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/db/altsyncram_rfr3.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "memory.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/memory.vhd" 63 0 0 } } { "completeDataPath.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/completeDataPath.vhd" 81 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1476907004247 "|completeDataPath|memory:RAM|altsyncram:altsyncram_component|altsyncram_rfr3:auto_generated|ram_block1a15"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "memory:RAM\|altsyncram:altsyncram_component\|altsyncram_rfr3:auto_generated\|ram_block1a0 clk0 VCC " "WYSIWYG primitive \"memory:RAM\|altsyncram:altsyncram_component\|altsyncram_rfr3:auto_generated\|ram_block1a0\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_rfr3.tdf" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/db/altsyncram_rfr3.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "memory.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/memory.vhd" 63 0 0 } } { "completeDataPath.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/completeDataPath.vhd" 81 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1476907004247 "|completeDataPath|memory:RAM|altsyncram:altsyncram_component|altsyncram_rfr3:auto_generated|ram_block1a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "memory:RAM\|altsyncram:altsyncram_component\|altsyncram_rfr3:auto_generated\|ram_block1a1 clk0 VCC " "WYSIWYG primitive \"memory:RAM\|altsyncram:altsyncram_component\|altsyncram_rfr3:auto_generated\|ram_block1a1\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_rfr3.tdf" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/db/altsyncram_rfr3.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "memory.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/memory.vhd" 63 0 0 } } { "completeDataPath.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/completeDataPath.vhd" 81 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1476907004248 "|completeDataPath|memory:RAM|altsyncram:altsyncram_component|altsyncram_rfr3:auto_generated|ram_block1a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "memory:RAM\|altsyncram:altsyncram_component\|altsyncram_rfr3:auto_generated\|ram_block1a8 clk0 VCC " "WYSIWYG primitive \"memory:RAM\|altsyncram:altsyncram_component\|altsyncram_rfr3:auto_generated\|ram_block1a8\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_rfr3.tdf" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/db/altsyncram_rfr3.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "memory.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/memory.vhd" 63 0 0 } } { "completeDataPath.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/completeDataPath.vhd" 81 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1476907004248 "|completeDataPath|memory:RAM|altsyncram:altsyncram_component|altsyncram_rfr3:auto_generated|ram_block1a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "memory:RAM\|altsyncram:altsyncram_component\|altsyncram_rfr3:auto_generated\|ram_block1a5 clk0 VCC " "WYSIWYG primitive \"memory:RAM\|altsyncram:altsyncram_component\|altsyncram_rfr3:auto_generated\|ram_block1a5\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_rfr3.tdf" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/db/altsyncram_rfr3.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "memory.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/memory.vhd" 63 0 0 } } { "completeDataPath.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/completeDataPath.vhd" 81 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1476907004248 "|completeDataPath|memory:RAM|altsyncram:altsyncram_component|altsyncram_rfr3:auto_generated|ram_block1a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "memory:RAM\|altsyncram:altsyncram_component\|altsyncram_rfr3:auto_generated\|ram_block1a7 clk0 VCC " "WYSIWYG primitive \"memory:RAM\|altsyncram:altsyncram_component\|altsyncram_rfr3:auto_generated\|ram_block1a7\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_rfr3.tdf" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/db/altsyncram_rfr3.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "memory.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/memory.vhd" 63 0 0 } } { "completeDataPath.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/completeDataPath.vhd" 81 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1476907004249 "|completeDataPath|memory:RAM|altsyncram:altsyncram_component|altsyncram_rfr3:auto_generated|ram_block1a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "memory:RAM\|altsyncram:altsyncram_component\|altsyncram_rfr3:auto_generated\|ram_block1a6 clk0 VCC " "WYSIWYG primitive \"memory:RAM\|altsyncram:altsyncram_component\|altsyncram_rfr3:auto_generated\|ram_block1a6\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_rfr3.tdf" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/db/altsyncram_rfr3.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "memory.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/memory.vhd" 63 0 0 } } { "completeDataPath.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/completeDataPath.vhd" 81 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1476907004249 "|completeDataPath|memory:RAM|altsyncram:altsyncram_component|altsyncram_rfr3:auto_generated|ram_block1a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "memory:RAM\|altsyncram:altsyncram_component\|altsyncram_rfr3:auto_generated\|ram_block1a4 clk0 VCC " "WYSIWYG primitive \"memory:RAM\|altsyncram:altsyncram_component\|altsyncram_rfr3:auto_generated\|ram_block1a4\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_rfr3.tdf" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/db/altsyncram_rfr3.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "memory.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/memory.vhd" 63 0 0 } } { "completeDataPath.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/completeDataPath.vhd" 81 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1476907004249 "|completeDataPath|memory:RAM|altsyncram:altsyncram_component|altsyncram_rfr3:auto_generated|ram_block1a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "memory:RAM\|altsyncram:altsyncram_component\|altsyncram_rfr3:auto_generated\|ram_block1a3 clk0 VCC " "WYSIWYG primitive \"memory:RAM\|altsyncram:altsyncram_component\|altsyncram_rfr3:auto_generated\|ram_block1a3\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_rfr3.tdf" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/db/altsyncram_rfr3.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "memory.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/memory.vhd" 63 0 0 } } { "completeDataPath.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/completeDataPath.vhd" 81 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1476907004250 "|completeDataPath|memory:RAM|altsyncram:altsyncram_component|altsyncram_rfr3:auto_generated|ram_block1a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "memory:RAM\|altsyncram:altsyncram_component\|altsyncram_rfr3:auto_generated\|ram_block1a2 clk0 VCC " "WYSIWYG primitive \"memory:RAM\|altsyncram:altsyncram_component\|altsyncram_rfr3:auto_generated\|ram_block1a2\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_rfr3.tdf" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/db/altsyncram_rfr3.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "memory.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/memory.vhd" 63 0 0 } } { "completeDataPath.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/completeDataPath.vhd" 81 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1476907004250 "|completeDataPath|memory:RAM|altsyncram:altsyncram_component|altsyncram_rfr3:auto_generated|ram_block1a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "memory:RAM\|altsyncram:altsyncram_component\|altsyncram_rfr3:auto_generated\|ram_block1a10 clk0 VCC " "WYSIWYG primitive \"memory:RAM\|altsyncram:altsyncram_component\|altsyncram_rfr3:auto_generated\|ram_block1a10\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_rfr3.tdf" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/db/altsyncram_rfr3.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "memory.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/memory.vhd" 63 0 0 } } { "completeDataPath.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/completeDataPath.vhd" 81 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1476907004250 "|completeDataPath|memory:RAM|altsyncram:altsyncram_component|altsyncram_rfr3:auto_generated|ram_block1a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "memory:RAM\|altsyncram:altsyncram_component\|altsyncram_rfr3:auto_generated\|ram_block1a9 clk0 VCC " "WYSIWYG primitive \"memory:RAM\|altsyncram:altsyncram_component\|altsyncram_rfr3:auto_generated\|ram_block1a9\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_rfr3.tdf" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/db/altsyncram_rfr3.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "memory.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/memory.vhd" 63 0 0 } } { "completeDataPath.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/completeDataPath.vhd" 81 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1476907004251 "|completeDataPath|memory:RAM|altsyncram:altsyncram_component|altsyncram_rfr3:auto_generated|ram_block1a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "memory:RAM\|altsyncram:altsyncram_component\|altsyncram_rfr3:auto_generated\|ram_block1a11 clk0 VCC " "WYSIWYG primitive \"memory:RAM\|altsyncram:altsyncram_component\|altsyncram_rfr3:auto_generated\|ram_block1a11\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_rfr3.tdf" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/db/altsyncram_rfr3.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "memory.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/memory.vhd" 63 0 0 } } { "completeDataPath.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/completeDataPath.vhd" 81 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1476907004251 "|completeDataPath|memory:RAM|altsyncram:altsyncram_component|altsyncram_rfr3:auto_generated|ram_block1a11"}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1476907004254 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C6 " "Device EP4CE10E22C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1476907004403 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C6 " "Device EP4CE15E22C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1476907004403 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C6 " "Device EP4CE22E22C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1476907004403 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1476907004403 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/" { { 0 { 0 ""} 0 1257 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1476907004409 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/" { { 0 { 0 ""} 0 1259 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1476907004409 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/" { { 0 { 0 ""} 0 1261 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1476907004409 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/" { { 0 { 0 ""} 0 1263 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1476907004409 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/" { { 0 { 0 ""} 0 1265 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1476907004409 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1476907004409 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1476907004411 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1476907004425 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "38 38 " "No exact pin location assignment(s) for 38 pins of 38 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1476907004808 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "completeDataPath.sdc " "Synopsys Design Constraints File file not found: 'completeDataPath.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1476907005065 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1476907005066 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1476907005075 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1476907005076 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1476907005076 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clock~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1476907005202 ""}  } { { "completeDataPath.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/completeDataPath.vhd" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/" { { 0 { 0 ""} 0 1223 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1476907005202 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "counter_clr~input (placed in PIN 24 (CLK2, DIFFCLK_1p)) " "Automatically promoted node counter_clr~input (placed in PIN 24 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1476907005202 ""}  } { { "completeDataPath.vhd" "" { Text "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/completeDataPath.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/" { { 0 { 0 ""} 0 1247 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1476907005202 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1476907005482 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1476907005484 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1476907005484 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1476907005485 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1476907005489 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1476907005491 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1476907005491 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1476907005492 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1476907005493 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1476907005494 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1476907005494 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "36 unused 2.5V 30 6 0 " "Number of I/O pins in group: 36 (unused VREF, 2.5V VCCIO, 30 input, 6 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1476907005497 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1476907005497 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1476907005497 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 6 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1476907005498 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 7 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1476907005498 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1476907005498 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1476907005498 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 13 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1476907005498 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1476907005498 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1476907005498 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1476907005498 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1476907005498 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1476907005498 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1476907005565 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1476907005577 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1476907006262 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1476907006497 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1476907006517 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1476907009605 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1476907009605 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1476907010099 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X23_Y12 X34_Y24 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24" {  } { { "loc" "" { Generic "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} { { 12 { 0 ""} 23 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1476907011653 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1476907011653 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1476907013247 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1476907013247 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1476907013250 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.70 " "Total time spent on timing analysis during the Fitter is 0.70 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1476907013455 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1476907013462 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1476907013732 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1476907013733 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1476907014096 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1476907014873 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/output_files/completeDataPath.fit.smsg " "Generated suppressed messages file C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/output_files/completeDataPath.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1476907015374 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 20 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1329 " "Peak virtual memory: 1329 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1476907016040 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 20 01:26:56 2016 " "Processing ended: Thu Oct 20 01:26:56 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1476907016040 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1476907016040 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1476907016040 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1476907016040 ""}
{ "Info" "ICPT_EVAL_MODE" "2 Oct 22, 2016 " "Thank you for using the Quartus Prime software 30-day evaluation. You have 2 days remaining (until Oct 22, 2016) to use the Quartus Prime software with compilation and simulation support." {  } {  } 0 292036 "Thank you for using the Quartus Prime software 30-day evaluation. You have %1!d! days remaining (until %2!s!) to use the Quartus Prime software with compilation and simulation support." 0 0 "Fitter" 0 -1 1476907017370 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1476907017372 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1476907017380 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 20 01:26:57 2016 " "Processing started: Thu Oct 20 01:26:57 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1476907017380 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1476907017380 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off completeDataPath -c completeDataPath " "Command: quartus_asm --read_settings_files=off --write_settings_files=off completeDataPath -c completeDataPath" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1476907017380 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1476907017766 ""}
{ "Warning" "WCPT_ASSEMBLER_DISABLED_IN_EVAL_MODE" "" "Can't generate programming files because you are currently using the Quartus Prime software in Evaluation Mode." {  } {  } 0 292011 "Can't generate programming files because you are currently using the Quartus Prime software in Evaluation Mode." 0 0 "Assembler" 0 -1 1476907017766 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 2 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "747 " "Peak virtual memory: 747 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1476907017954 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 20 01:26:57 2016 " "Processing ended: Thu Oct 20 01:26:57 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1476907017954 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1476907017954 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1476907017954 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1476907017954 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1476907019096 ""}
{ "Info" "ICPT_EVAL_MODE" "2 Oct 22, 2016 " "Thank you for using the Quartus Prime software 30-day evaluation. You have 2 days remaining (until Oct 22, 2016) to use the Quartus Prime software with compilation and simulation support." {  } {  } 0 292036 "Thank you for using the Quartus Prime software 30-day evaluation. You have %1!d! days remaining (until %2!s!) to use the Quartus Prime software with compilation and simulation support." 0 0 "Assembler" 0 -1 1476907019559 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1476907019752 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1476907019757 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 20 01:26:59 2016 " "Processing started: Thu Oct 20 01:26:59 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1476907019757 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1476907019757 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta completeDataPath -c completeDataPath " "Command: quartus_sta completeDataPath -c completeDataPath" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1476907019757 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1476907019891 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1476907020064 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1476907020065 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "TimeQuest Timing Analyzer" 0 -1 1476907020162 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "TimeQuest Timing Analyzer" 0 -1 1476907020162 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "completeDataPath.sdc " "Synopsys Design Constraints File file not found: 'completeDataPath.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1476907020419 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1476907020420 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1476907020422 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1476907020422 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1476907020426 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1476907020427 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1476907020428 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1476907020438 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1476907020473 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1476907020473 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.712 " "Worst-case setup slack is -6.712" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1476907020477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1476907020477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.712            -917.878 clock  " "   -6.712            -917.878 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1476907020477 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1476907020477 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.342 " "Worst-case hold slack is 0.342" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1476907020482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1476907020482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 clock  " "    0.342               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1476907020482 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1476907020482 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1476907020486 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1476907020489 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1476907020493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1476907020493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -234.000 clock  " "   -3.000            -234.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1476907020493 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1476907020493 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1476907020562 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1476907020592 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1476907021211 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1476907021295 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1476907021320 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1476907021320 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.900 " "Worst-case setup slack is -5.900" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1476907021332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1476907021332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.900            -805.947 clock  " "   -5.900            -805.947 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1476907021332 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1476907021332 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.297 " "Worst-case hold slack is 0.297" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1476907021348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1476907021348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.297               0.000 clock  " "    0.297               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1476907021348 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1476907021348 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1476907021360 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1476907021370 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1476907021377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1476907021377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -234.000 clock  " "   -3.000            -234.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1476907021377 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1476907021377 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1476907021467 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1476907021579 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1476907021582 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1476907021582 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.320 " "Worst-case setup slack is -3.320" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1476907021589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1476907021589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.320            -446.811 clock  " "   -3.320            -446.811 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1476907021589 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1476907021589 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.178 " "Worst-case hold slack is 0.178" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1476907021760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1476907021760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 clock  " "    0.178               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1476907021760 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1476907021760 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1476907021991 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1476907022010 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1476907022021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1476907022021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -249.001 clock  " "   -3.000            -249.001 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1476907022021 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1476907022021 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1476907022704 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1476907022708 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "852 " "Peak virtual memory: 852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1476907022802 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 20 01:27:02 2016 " "Processing ended: Thu Oct 20 01:27:02 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1476907022802 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1476907022802 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1476907022802 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1476907022802 ""}
{ "Info" "ICPT_EVAL_MODE" "2 Oct 22, 2016 " "Thank you for using the Quartus Prime software 30-day evaluation. You have 2 days remaining (until Oct 22, 2016) to use the Quartus Prime software with compilation and simulation support." {  } {  } 0 292036 "Thank you for using the Quartus Prime software 30-day evaluation. You have %1!d! days remaining (until %2!s!) to use the Quartus Prime software with compilation and simulation support." 0 0 "TimeQuest Timing Analyzer" 0 -1 1476907024059 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1476907024060 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1476907024065 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 20 01:27:03 2016 " "Processing started: Thu Oct 20 01:27:03 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1476907024065 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1476907024065 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off completeDataPath -c completeDataPath " "Command: quartus_eda --read_settings_files=off --write_settings_files=off completeDataPath -c completeDataPath" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1476907024065 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1476907024584 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "completeDataPath_6_1200mv_85c_slow.vo C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/simulation/modelsim/ simulation " "Generated file completeDataPath_6_1200mv_85c_slow.vo in folder \"C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1476907024870 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "completeDataPath_6_1200mv_0c_slow.vo C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/simulation/modelsim/ simulation " "Generated file completeDataPath_6_1200mv_0c_slow.vo in folder \"C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1476907025162 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "completeDataPath_min_1200mv_0c_fast.vo C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/simulation/modelsim/ simulation " "Generated file completeDataPath_min_1200mv_0c_fast.vo in folder \"C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1476907025385 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "completeDataPath.vo C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/simulation/modelsim/ simulation " "Generated file completeDataPath.vo in folder \"C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1476907025537 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "completeDataPath_6_1200mv_85c_v_slow.sdo C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/simulation/modelsim/ simulation " "Generated file completeDataPath_6_1200mv_85c_v_slow.sdo in folder \"C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1476907025671 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "completeDataPath_6_1200mv_0c_v_slow.sdo C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/simulation/modelsim/ simulation " "Generated file completeDataPath_6_1200mv_0c_v_slow.sdo in folder \"C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1476907025792 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "completeDataPath_min_1200mv_0c_v_fast.sdo C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/simulation/modelsim/ simulation " "Generated file completeDataPath_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1476907025911 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "completeDataPath_v.sdo C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/simulation/modelsim/ simulation " "Generated file completeDataPath_v.sdo in folder \"C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1476907026029 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "738 " "Peak virtual memory: 738 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1476907026100 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 20 01:27:06 2016 " "Processing ended: Thu Oct 20 01:27:06 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1476907026100 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1476907026100 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1476907026100 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1476907026100 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 46 s " "Quartus Prime Full Compilation was successful. 0 errors, 46 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1476907026911 ""}
{ "Info" "ICPT_EVAL_MODE" "2 Oct 22, 2016 " "Thank you for using the Quartus Prime software 30-day evaluation. You have 2 days remaining (until Oct 22, 2016) to use the Quartus Prime software with compilation and simulation support." {  } {  } 0 292036 "Thank you for using the Quartus Prime software 30-day evaluation. You have %1!d! days remaining (until %2!s!) to use the Quartus Prime software with compilation and simulation support." 0 0 "Design Software" 0 -1 1476907143611 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1476907143613 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1476907143617 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 20 01:29:03 2016 " "Processing started: Thu Oct 20 01:29:03 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1476907143617 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1476907143617 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp completeDataPath -c completeDataPath --netlist_type=sgate " "Command: quartus_npp completeDataPath -c completeDataPath --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1476907143617 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1476907143803 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "415 " "Peak virtual memory: 415 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1476907143929 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 20 01:29:03 2016 " "Processing ended: Thu Oct 20 01:29:03 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1476907143929 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1476907143929 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1476907143929 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1476907143929 ""}
