<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <title>SDFG Viewer</title>
    <link rel="stylesheet" type="text/css" href="/home/jannis/Desktop/base+test/dace/diode/./webclient/external_lib/material/material-icons.css">
    <link rel="stylesheet" type="text/css" href="/home/jannis/Desktop/base+test/dace/diode/./webclient/sdfv.css">
    <script src="/home/jannis/Desktop/base+test/dace/diode/./webclient/renderer_dir/dagre.js"></script>
    <script src="/home/jannis/Desktop/base+test/dace/diode/./webclient/external_lib/jquery.min.js"></script>
    <script src="/home/jannis/Desktop/base+test/dace/diode/./webclient/external_lib/pdfkit.standalone.js"></script>
    <script src="/home/jannis/Desktop/base+test/dace/diode/./webclient/external_lib/blob-stream.js"></script>
    <script src="/home/jannis/Desktop/base+test/dace/diode/./webclient/external_lib/canvas2pdf.js"></script>
    <script src="/home/jannis/Desktop/base+test/dace/diode/./webclient/external_lib/math.min.js"></script>

    <script src="/home/jannis/Desktop/base+test/dace/diode/./webclient/renderer_dir/global_vars.js"></script>
    <script src="/home/jannis/Desktop/base+test/dace/diode/./webclient/renderer_elements.js"></script>
    <script src="/home/jannis/Desktop/base+test/dace/diode/./webclient/context_menu.js"></script>
	<script src="/home/jannis/Desktop/base+test/dace/diode/./webclient/overlay_manager.js"></script>
    <script src="/home/jannis/Desktop/base+test/dace/diode/./webclient/sdfg_utils.js"></script>
    <script src="/home/jannis/Desktop/base+test/dace/diode/./webclient/renderer.js"></script>
</head>
<body>
<div class="w3-sidebar w3-bar-block w3-card w3-animate-right" style="display:none;right:0;" id="sidebar">
    <div class="dragbar" id="dragbar"></div>
    <div class="sidebar-inner">
        <button onclick="close_menu()" class="w3-bar-item w3-button w3-large">Close &times;</button>
        <h3 id="sidebar-header">Nothing selected</h3>
        <div id="sidebar-contents"></div>
    </div>
</div>
<div id="filepicker"><form>
    <input type="file" id="sdfg-file-input" accept=".sdfg,.json"> <input type="button" id="reload" value="Refresh">
    <input type="button" id="outline" value="SDFG Outline">
</form></div>
<input type="file" accept=".json" id="instrumentation-report-file-input" style="display: none;">
<input type="button" value="Load Instrumentation Report" id="load-instrumentation-report-btn" onclick="$('#instrumentation-report-file-input').click();">
<div><form>
    <input id="search" type="text" placeholder="Search in graph elements">
    <input type="button" id="search-btn" value="Search">
    <input type="checkbox" id="search-case"> Case Sensitive
</form></div>
<div id="contents"></div>
<script src="/home/jannis/Desktop/base+test/dace/diode/./webclient/sdfv.js"></script>
<script>
$(document).ready(function(){
    var sdfg_json = "{\n  \"type\": \"SDFG\",\n  \"attributes\": {\n    \"arg_names\": [\n      \"x\",\n      \"y\",\n      \"z\"\n    ],\n    \"constants_prop\": {},\n    \"_arrays\": {\n      \"x\": {\n        \"type\": \"Array\",\n        \"attributes\": {\n          \"allow_conflicts\": false,\n          \"strides\": [\n            \"1\"\n          ],\n          \"total_size\": \"10*floor(N/160)\",\n          \"offset\": [\n            \"0\"\n          ],\n          \"may_alias\": false,\n          \"alignment\": 0,\n          \"dtype\": {\n            \"type\": \"vector\",\n            \"dtype\": \"float32\",\n            \"elements\": \"16\"\n          },\n          \"shape\": [\n            \"10*floor(N/160)\"\n          ],\n          \"transient\": false,\n          \"storage\": \"CPU_Heap\",\n          \"lifetime\": \"Scope\",\n          \"location\": {},\n          \"debuginfo\": null\n        }\n      },\n      \"y\": {\n        \"type\": \"Array\",\n        \"attributes\": {\n          \"allow_conflicts\": false,\n          \"strides\": [\n            \"1\"\n          ],\n          \"total_size\": \"10*floor(N/160)\",\n          \"offset\": [\n            \"0\"\n          ],\n          \"may_alias\": false,\n          \"alignment\": 0,\n          \"dtype\": {\n            \"type\": \"vector\",\n            \"dtype\": \"float32\",\n            \"elements\": \"16\"\n          },\n          \"shape\": [\n            \"10*floor(N/160)\"\n          ],\n          \"transient\": false,\n          \"storage\": \"CPU_Heap\",\n          \"lifetime\": \"Scope\",\n          \"location\": {},\n          \"debuginfo\": null\n        }\n      },\n      \"z\": {\n        \"type\": \"Array\",\n        \"attributes\": {\n          \"allow_conflicts\": false,\n          \"strides\": [\n            \"1\"\n          ],\n          \"total_size\": \"10*floor(N/160)\",\n          \"offset\": [\n            \"0\"\n          ],\n          \"may_alias\": false,\n          \"alignment\": 0,\n          \"dtype\": {\n            \"type\": \"vector\",\n            \"dtype\": \"float32\",\n            \"elements\": \"16\"\n          },\n          \"shape\": [\n            \"10*floor(N/160)\"\n          ],\n          \"transient\": false,\n          \"storage\": \"CPU_Heap\",\n          \"lifetime\": \"Scope\",\n          \"location\": {},\n          \"debuginfo\": null\n        }\n      },\n      \"fpga_x\": {\n        \"type\": \"Array\",\n        \"attributes\": {\n          \"allow_conflicts\": false,\n          \"strides\": [\n            \"floor(N/160)\",\n            \"1\"\n          ],\n          \"total_size\": \"10*floor(N/160)\",\n          \"offset\": [\n            \"0\",\n            \"0\"\n          ],\n          \"may_alias\": false,\n          \"alignment\": 0,\n          \"dtype\": {\n            \"type\": \"vector\",\n            \"dtype\": \"float32\",\n            \"elements\": \"16\"\n          },\n          \"shape\": [\n            \"10\",\n            \"floor(N/160)\"\n          ],\n          \"transient\": true,\n          \"storage\": \"FPGA_Global\",\n          \"lifetime\": \"Scope\",\n          \"location\": {\n            \"bank\": \"0:10\",\n            \"memorytype\": \"HBM\"\n          },\n          \"debuginfo\": null\n        }\n      },\n      \"fpga_y\": {\n        \"type\": \"Array\",\n        \"attributes\": {\n          \"allow_conflicts\": false,\n          \"strides\": [\n            \"floor(N/160)\",\n            \"1\"\n          ],\n          \"total_size\": \"10*floor(N/160)\",\n          \"offset\": [\n            \"0\",\n            \"0\"\n          ],\n          \"may_alias\": false,\n          \"alignment\": 0,\n          \"dtype\": {\n            \"type\": \"vector\",\n            \"dtype\": \"float32\",\n            \"elements\": \"16\"\n          },\n          \"shape\": [\n            \"10\",\n            \"floor(N/160)\"\n          ],\n          \"transient\": true,\n          \"storage\": \"FPGA_Global\",\n          \"lifetime\": \"Scope\",\n          \"location\": {\n            \"bank\": \"10:20\",\n            \"memorytype\": \"HBM\"\n          },\n          \"debuginfo\": null\n        }\n      },\n      \"fpga_z\": {\n        \"type\": \"Array\",\n        \"attributes\": {\n          \"allow_conflicts\": false,\n          \"strides\": [\n            \"floor(N/160)\",\n            \"1\"\n          ],\n          \"total_size\": \"10*floor(N/160)\",\n          \"offset\": [\n            \"0\",\n            \"0\"\n          ],\n          \"may_alias\": false,\n          \"alignment\": 0,\n          \"dtype\": {\n            \"type\": \"vector\",\n            \"dtype\": \"float32\",\n            \"elements\": \"16\"\n          },\n          \"shape\": [\n            \"10\",\n            \"floor(N/160)\"\n          ],\n          \"transient\": true,\n          \"storage\": \"FPGA_Global\",\n          \"lifetime\": \"Scope\",\n          \"location\": {\n            \"bank\": \"20:30\",\n            \"memorytype\": \"HBM\"\n          },\n          \"debuginfo\": null\n        }\n      }\n    },\n    \"symbols\": {\n      \"N\": \"int32\",\n      \"alpha\": \"float32\"\n    },\n    \"instrument\": \"No_Instrumentation\",\n    \"global_code\": {\n      \"frame\": {\n        \"string_data\": \"\",\n        \"language\": \"CPP\"\n      }\n    },\n    \"init_code\": {\n      \"frame\": {\n        \"string_data\": \"\",\n        \"language\": \"CPP\"\n      }\n    },\n    \"exit_code\": {\n      \"frame\": {\n        \"string_data\": \"\",\n        \"language\": \"CPP\"\n      }\n    },\n    \"orig_sdfg\": null,\n    \"transformation_hist\": [],\n    \"openmp_sections\": true,\n    \"name\": \"axpy_1\"\n  },\n  \"nodes\": [\n    {\n      \"type\": \"SDFGState\",\n      \"label\": \"axpy_1\",\n      \"id\": 0,\n      \"collapsed\": false,\n      \"scope_dict\": {\n        \"-1\": [\n          0,\n          1,\n          2,\n          3\n        ],\n        \"3\": [\n          4,\n          8\n        ],\n        \"5\": [\n          6,\n          7\n        ],\n        \"8\": [\n          5,\n          9\n        ]\n      },\n      \"nodes\": [\n        {\n          \"type\": \"AccessNode\",\n          \"label\": \"fpga_x\",\n          \"attributes\": {\n            \"access\": \"ReadOnly\",\n            \"setzero\": false,\n            \"debuginfo\": {\n              \"type\": \"DebugInfo\",\n              \"start_line\": 202,\n              \"end_line\": 202,\n              \"start_column\": 0,\n              \"end_column\": 0,\n              \"filename\": \"/home/jannis/Desktop/base+test/dace/dace/transformation/interstate/fpga_transform_state.py\"\n            },\n            \"data\": \"fpga_x\",\n            \"in_connectors\": {},\n            \"out_connectors\": {}\n          },\n          \"id\": 0,\n          \"scope_entry\": null,\n          \"scope_exit\": null\n        },\n        {\n          \"type\": \"AccessNode\",\n          \"label\": \"fpga_y\",\n          \"attributes\": {\n            \"access\": \"ReadOnly\",\n            \"setzero\": false,\n            \"debuginfo\": {\n              \"type\": \"DebugInfo\",\n              \"start_line\": 202,\n              \"end_line\": 202,\n              \"start_column\": 0,\n              \"end_column\": 0,\n              \"filename\": \"/home/jannis/Desktop/base+test/dace/dace/transformation/interstate/fpga_transform_state.py\"\n            },\n            \"data\": \"fpga_y\",\n            \"in_connectors\": {},\n            \"out_connectors\": {}\n          },\n          \"id\": 1,\n          \"scope_entry\": null,\n          \"scope_exit\": null\n        },\n        {\n          \"type\": \"AccessNode\",\n          \"label\": \"fpga_z\",\n          \"attributes\": {\n            \"access\": \"WriteOnly\",\n            \"setzero\": false,\n            \"debuginfo\": {\n              \"type\": \"DebugInfo\",\n              \"start_line\": 246,\n              \"end_line\": 246,\n              \"start_column\": 0,\n              \"end_column\": 0,\n              \"filename\": \"/home/jannis/Desktop/base+test/dace/dace/transformation/interstate/fpga_transform_state.py\"\n            },\n            \"data\": \"fpga_z\",\n            \"in_connectors\": {},\n            \"out_connectors\": {}\n          },\n          \"id\": 2,\n          \"scope_entry\": null,\n          \"scope_exit\": null\n        },\n        {\n          \"type\": \"MapEntry\",\n          \"label\": \"hbm_unrolled_map[k=0:10]\",\n          \"attributes\": {\n            \"label\": \"hbm_unrolled_map\",\n            \"params\": [\n              \"k\"\n            ],\n            \"range\": {\n              \"type\": \"Range\",\n              \"ranges\": [\n                {\n                  \"start\": \"0\",\n                  \"end\": \"9\",\n                  \"step\": \"1\",\n                  \"tile\": \"1\"\n                }\n              ]\n            },\n            \"schedule\": \"Unrolled\",\n            \"unroll\": false,\n            \"collapse\": 1,\n            \"debuginfo\": {\n              \"type\": \"DebugInfo\",\n              \"start_line\": 143,\n              \"end_line\": 143,\n              \"start_column\": 0,\n              \"end_column\": 0,\n              \"filename\": \"/home/jannis/Desktop/base+test/FpgaHbmForDaCe/Evaluation/hbm_transform.py\"\n            },\n            \"is_collapsed\": false,\n            \"instrument\": \"No_Instrumentation\",\n            \"in_connectors\": {\n              \"IN_x\": null,\n              \"IN_y\": null\n            },\n            \"out_connectors\": {\n              \"OUT_x\": null,\n              \"OUT_y\": null\n            }\n          },\n          \"id\": 3,\n          \"scope_entry\": null,\n          \"scope_exit\": \"4\"\n        },\n        {\n          \"type\": \"MapExit\",\n          \"label\": \"hbm_unrolled_map[k=0:10]\",\n          \"attributes\": {\n            \"in_connectors\": {\n              \"IN_z\": null\n            },\n            \"out_connectors\": {\n              \"OUT_z\": null\n            }\n          },\n          \"id\": 4,\n          \"scope_entry\": \"3\",\n          \"scope_exit\": \"4\"\n        },\n        {\n          \"type\": \"MapEntry\",\n          \"label\": \"axpy_30[i=tile_i:tile_i + 4096]\",\n          \"attributes\": {\n            \"label\": \"axpy_30\",\n            \"params\": [\n              \"i\"\n            ],\n            \"range\": {\n              \"type\": \"Range\",\n              \"ranges\": [\n                {\n                  \"start\": \"tile_i\",\n                  \"end\": \"tile_i + 4095\",\n                  \"step\": \"1\",\n                  \"tile\": \"1\"\n                }\n              ]\n            },\n            \"schedule\": \"FPGA_Device\",\n            \"unroll\": false,\n            \"collapse\": 1,\n            \"debuginfo\": {\n              \"type\": \"DebugInfo\",\n              \"start_line\": 30,\n              \"end_line\": 30,\n              \"start_column\": 26,\n              \"end_column\": 26,\n              \"filename\": \"/home/jannis/Desktop/base+test/FpgaHbmForDaCe/Evaluation/hbm_axpy_dot_based.py\"\n            },\n            \"is_collapsed\": false,\n            \"instrument\": \"No_Instrumentation\",\n            \"in_connectors\": {\n              \"IN_x\": null,\n              \"IN_y\": null\n            },\n            \"out_connectors\": {\n              \"OUT_x\": null,\n              \"OUT_y\": null\n            }\n          },\n          \"id\": 5,\n          \"scope_entry\": \"8\",\n          \"scope_exit\": \"6\"\n        },\n        {\n          \"type\": \"MapExit\",\n          \"label\": \"axpy_30[i=tile_i:tile_i + 4096]\",\n          \"attributes\": {\n            \"in_connectors\": {\n              \"IN_z\": null\n            },\n            \"out_connectors\": {\n              \"OUT_z\": null\n            }\n          },\n          \"id\": 6,\n          \"scope_entry\": \"5\",\n          \"scope_exit\": \"6\"\n        },\n        {\n          \"type\": \"Tasklet\",\n          \"label\": \"axpy_31\",\n          \"attributes\": {\n            \"code\": {\n              \"string_data\": \"zout = (xin + (yin * alpha))\",\n              \"language\": \"Python\"\n            },\n            \"state_fields\": [],\n            \"code_global\": {\n              \"string_data\": \"\",\n              \"language\": \"CPP\"\n            },\n            \"code_init\": {\n              \"string_data\": \"\",\n              \"language\": \"CPP\"\n            },\n            \"code_exit\": {\n              \"string_data\": \"\",\n              \"language\": \"CPP\"\n            },\n            \"debuginfo\": {\n              \"type\": \"DebugInfo\",\n              \"start_line\": 31,\n              \"end_line\": 35,\n              \"start_column\": 8,\n              \"end_column\": 12,\n              \"filename\": \"/home/jannis/Desktop/base+test/FpgaHbmForDaCe/Evaluation/hbm_axpy_dot_based.py\"\n            },\n            \"instrument\": \"No_Instrumentation\",\n            \"label\": \"axpy_31\",\n            \"location\": {},\n            \"environments\": [],\n            \"in_connectors\": {\n              \"xin\": null,\n              \"yin\": null\n            },\n            \"out_connectors\": {\n              \"zout\": null\n            }\n          },\n          \"id\": 7,\n          \"scope_entry\": \"5\",\n          \"scope_exit\": \"6\"\n        },\n        {\n          \"type\": \"MapEntry\",\n          \"label\": \"axpy_30[tile_i=0:floor(0.00625*N):4096]\",\n          \"attributes\": {\n            \"label\": \"axpy_30\",\n            \"params\": [\n              \"tile_i\"\n            ],\n            \"range\": {\n              \"type\": \"Range\",\n              \"ranges\": [\n                {\n                  \"start\": \"0\",\n                  \"end\": \"floor(0.00625*N) - 1\",\n                  \"step\": \"4096\",\n                  \"tile\": \"1\"\n                }\n              ]\n            },\n            \"schedule\": \"FPGA_Device\",\n            \"unroll\": false,\n            \"collapse\": 1,\n            \"debuginfo\": null,\n            \"is_collapsed\": false,\n            \"instrument\": \"No_Instrumentation\",\n            \"in_connectors\": {\n              \"IN_x\": null,\n              \"IN_y\": null\n            },\n            \"out_connectors\": {\n              \"OUT_x\": null,\n              \"OUT_y\": null\n            }\n          },\n          \"id\": 8,\n          \"scope_entry\": \"3\",\n          \"scope_exit\": \"9\"\n        },\n        {\n          \"type\": \"MapExit\",\n          \"label\": \"axpy_30[tile_i=0:floor(0.00625*N):4096]\",\n          \"attributes\": {\n            \"in_connectors\": {\n              \"IN_z\": null\n            },\n            \"out_connectors\": {\n              \"OUT_z\": null\n            }\n          },\n          \"id\": 9,\n          \"scope_entry\": \"8\",\n          \"scope_exit\": \"9\"\n        }\n      ],\n      \"edges\": [\n        {\n          \"type\": \"MultiConnectorEdge\",\n          \"attributes\": {\n            \"data\": {\n              \"type\": \"Memlet\",\n              \"attributes\": {\n                \"volume\": \"40960*ceiling(floor(0.00625*N)/4096)\",\n                \"dynamic\": false,\n                \"subset\": {\n                  \"type\": \"Range\",\n                  \"ranges\": [\n                    {\n                      \"start\": \"0\",\n                      \"end\": \"9\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    },\n                    {\n                      \"start\": \"0\",\n                      \"end\": \"floor(0.00625*N) - 1\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    }\n                  ]\n                },\n                \"other_subset\": null,\n                \"data\": \"fpga_x\",\n                \"wcr\": null,\n                \"debuginfo\": null,\n                \"wcr_nonatomic\": false,\n                \"allow_oob\": false,\n                \"src_subset\": {\n                  \"type\": \"Range\",\n                  \"ranges\": [\n                    {\n                      \"start\": \"0\",\n                      \"end\": \"9\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    },\n                    {\n                      \"start\": \"0\",\n                      \"end\": \"floor(0.00625*N) - 1\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    }\n                  ]\n                },\n                \"dst_subset\": null,\n                \"num_accesses\": \"40960*ceiling(floor(0.00625*N)/4096)\"\n              }\n            }\n          },\n          \"src\": \"0\",\n          \"dst\": \"3\",\n          \"dst_connector\": \"IN_x\",\n          \"src_connector\": null\n        },\n        {\n          \"type\": \"MultiConnectorEdge\",\n          \"attributes\": {\n            \"data\": {\n              \"type\": \"Memlet\",\n              \"attributes\": {\n                \"volume\": \"40960*ceiling(floor(0.00625*N)/4096)\",\n                \"dynamic\": false,\n                \"subset\": {\n                  \"type\": \"Range\",\n                  \"ranges\": [\n                    {\n                      \"start\": \"0\",\n                      \"end\": \"9\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    },\n                    {\n                      \"start\": \"0\",\n                      \"end\": \"floor(0.00625*N) - 1\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    }\n                  ]\n                },\n                \"other_subset\": null,\n                \"data\": \"fpga_y\",\n                \"wcr\": null,\n                \"debuginfo\": null,\n                \"wcr_nonatomic\": false,\n                \"allow_oob\": false,\n                \"src_subset\": {\n                  \"type\": \"Range\",\n                  \"ranges\": [\n                    {\n                      \"start\": \"0\",\n                      \"end\": \"9\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    },\n                    {\n                      \"start\": \"0\",\n                      \"end\": \"floor(0.00625*N) - 1\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    }\n                  ]\n                },\n                \"dst_subset\": null,\n                \"num_accesses\": \"40960*ceiling(floor(0.00625*N)/4096)\"\n              }\n            }\n          },\n          \"src\": \"1\",\n          \"dst\": \"3\",\n          \"dst_connector\": \"IN_y\",\n          \"src_connector\": null\n        },\n        {\n          \"type\": \"MultiConnectorEdge\",\n          \"attributes\": {\n            \"data\": {\n              \"type\": \"Memlet\",\n              \"attributes\": {\n                \"volume\": \"4096\",\n                \"dynamic\": false,\n                \"subset\": {\n                  \"type\": \"Range\",\n                  \"ranges\": [\n                    {\n                      \"start\": \"k\",\n                      \"end\": \"k\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    },\n                    {\n                      \"start\": \"tile_i\",\n                      \"end\": \"tile_i + 4095\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    }\n                  ]\n                },\n                \"other_subset\": null,\n                \"data\": \"fpga_x\",\n                \"wcr\": null,\n                \"debuginfo\": null,\n                \"wcr_nonatomic\": false,\n                \"allow_oob\": false,\n                \"src_subset\": {\n                  \"type\": \"Range\",\n                  \"ranges\": [\n                    {\n                      \"start\": \"k\",\n                      \"end\": \"k\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    },\n                    {\n                      \"start\": \"tile_i\",\n                      \"end\": \"tile_i + 4095\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    }\n                  ]\n                },\n                \"dst_subset\": null,\n                \"num_accesses\": \"4096\"\n              }\n            }\n          },\n          \"src\": \"8\",\n          \"dst\": \"5\",\n          \"dst_connector\": \"IN_x\",\n          \"src_connector\": \"OUT_x\"\n        },\n        {\n          \"type\": \"MultiConnectorEdge\",\n          \"attributes\": {\n            \"data\": {\n              \"type\": \"Memlet\",\n              \"attributes\": {\n                \"volume\": \"4096*ceiling(floor(0.00625*N)/4096)\",\n                \"dynamic\": false,\n                \"subset\": {\n                  \"type\": \"Range\",\n                  \"ranges\": [\n                    {\n                      \"start\": \"k\",\n                      \"end\": \"k\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    },\n                    {\n                      \"start\": \"0\",\n                      \"end\": \"floor(0.00625*N) - 1\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    }\n                  ]\n                },\n                \"other_subset\": null,\n                \"data\": \"fpga_x\",\n                \"wcr\": null,\n                \"debuginfo\": null,\n                \"wcr_nonatomic\": false,\n                \"allow_oob\": false,\n                \"src_subset\": {\n                  \"type\": \"Range\",\n                  \"ranges\": [\n                    {\n                      \"start\": \"k\",\n                      \"end\": \"k\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    },\n                    {\n                      \"start\": \"0\",\n                      \"end\": \"floor(0.00625*N) - 1\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    }\n                  ]\n                },\n                \"dst_subset\": null,\n                \"num_accesses\": \"4096*ceiling(floor(0.00625*N)/4096)\"\n              }\n            }\n          },\n          \"src\": \"3\",\n          \"dst\": \"8\",\n          \"dst_connector\": \"IN_x\",\n          \"src_connector\": \"OUT_x\"\n        },\n        {\n          \"type\": \"MultiConnectorEdge\",\n          \"attributes\": {\n            \"data\": {\n              \"type\": \"Memlet\",\n              \"attributes\": {\n                \"volume\": \"1\",\n                \"dynamic\": false,\n                \"subset\": {\n                  \"type\": \"Range\",\n                  \"ranges\": [\n                    {\n                      \"start\": \"k\",\n                      \"end\": \"k\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    },\n                    {\n                      \"start\": \"i\",\n                      \"end\": \"i\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    }\n                  ]\n                },\n                \"other_subset\": null,\n                \"data\": \"fpga_x\",\n                \"wcr\": null,\n                \"debuginfo\": null,\n                \"wcr_nonatomic\": false,\n                \"allow_oob\": false,\n                \"src_subset\": {\n                  \"type\": \"Range\",\n                  \"ranges\": [\n                    {\n                      \"start\": \"k\",\n                      \"end\": \"k\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    },\n                    {\n                      \"start\": \"i\",\n                      \"end\": \"i\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    }\n                  ]\n                },\n                \"dst_subset\": null,\n                \"num_accesses\": \"1\"\n              }\n            }\n          },\n          \"src\": \"5\",\n          \"dst\": \"7\",\n          \"dst_connector\": \"xin\",\n          \"src_connector\": \"OUT_x\"\n        },\n        {\n          \"type\": \"MultiConnectorEdge\",\n          \"attributes\": {\n            \"data\": {\n              \"type\": \"Memlet\",\n              \"attributes\": {\n                \"volume\": \"4096\",\n                \"dynamic\": false,\n                \"subset\": {\n                  \"type\": \"Range\",\n                  \"ranges\": [\n                    {\n                      \"start\": \"k\",\n                      \"end\": \"k\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    },\n                    {\n                      \"start\": \"tile_i\",\n                      \"end\": \"tile_i + 4095\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    }\n                  ]\n                },\n                \"other_subset\": null,\n                \"data\": \"fpga_y\",\n                \"wcr\": null,\n                \"debuginfo\": null,\n                \"wcr_nonatomic\": false,\n                \"allow_oob\": false,\n                \"src_subset\": {\n                  \"type\": \"Range\",\n                  \"ranges\": [\n                    {\n                      \"start\": \"k\",\n                      \"end\": \"k\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    },\n                    {\n                      \"start\": \"tile_i\",\n                      \"end\": \"tile_i + 4095\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    }\n                  ]\n                },\n                \"dst_subset\": null,\n                \"num_accesses\": \"4096\"\n              }\n            }\n          },\n          \"src\": \"8\",\n          \"dst\": \"5\",\n          \"dst_connector\": \"IN_y\",\n          \"src_connector\": \"OUT_y\"\n        },\n        {\n          \"type\": \"MultiConnectorEdge\",\n          \"attributes\": {\n            \"data\": {\n              \"type\": \"Memlet\",\n              \"attributes\": {\n                \"volume\": \"4096*ceiling(floor(0.00625*N)/4096)\",\n                \"dynamic\": false,\n                \"subset\": {\n                  \"type\": \"Range\",\n                  \"ranges\": [\n                    {\n                      \"start\": \"k\",\n                      \"end\": \"k\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    },\n                    {\n                      \"start\": \"0\",\n                      \"end\": \"floor(0.00625*N) - 1\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    }\n                  ]\n                },\n                \"other_subset\": null,\n                \"data\": \"fpga_y\",\n                \"wcr\": null,\n                \"debuginfo\": null,\n                \"wcr_nonatomic\": false,\n                \"allow_oob\": false,\n                \"src_subset\": {\n                  \"type\": \"Range\",\n                  \"ranges\": [\n                    {\n                      \"start\": \"k\",\n                      \"end\": \"k\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    },\n                    {\n                      \"start\": \"0\",\n                      \"end\": \"floor(0.00625*N) - 1\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    }\n                  ]\n                },\n                \"dst_subset\": null,\n                \"num_accesses\": \"4096*ceiling(floor(0.00625*N)/4096)\"\n              }\n            }\n          },\n          \"src\": \"3\",\n          \"dst\": \"8\",\n          \"dst_connector\": \"IN_y\",\n          \"src_connector\": \"OUT_y\"\n        },\n        {\n          \"type\": \"MultiConnectorEdge\",\n          \"attributes\": {\n            \"data\": {\n              \"type\": \"Memlet\",\n              \"attributes\": {\n                \"volume\": \"1\",\n                \"dynamic\": false,\n                \"subset\": {\n                  \"type\": \"Range\",\n                  \"ranges\": [\n                    {\n                      \"start\": \"k\",\n                      \"end\": \"k\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    },\n                    {\n                      \"start\": \"i\",\n                      \"end\": \"i\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    }\n                  ]\n                },\n                \"other_subset\": null,\n                \"data\": \"fpga_y\",\n                \"wcr\": null,\n                \"debuginfo\": null,\n                \"wcr_nonatomic\": false,\n                \"allow_oob\": false,\n                \"src_subset\": {\n                  \"type\": \"Range\",\n                  \"ranges\": [\n                    {\n                      \"start\": \"k\",\n                      \"end\": \"k\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    },\n                    {\n                      \"start\": \"i\",\n                      \"end\": \"i\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    }\n                  ]\n                },\n                \"dst_subset\": null,\n                \"num_accesses\": \"1\"\n              }\n            }\n          },\n          \"src\": \"5\",\n          \"dst\": \"7\",\n          \"dst_connector\": \"yin\",\n          \"src_connector\": \"OUT_y\"\n        },\n        {\n          \"type\": \"MultiConnectorEdge\",\n          \"attributes\": {\n            \"data\": {\n              \"type\": \"Memlet\",\n              \"attributes\": {\n                \"volume\": \"40960*ceiling(floor(0.00625*N)/4096)\",\n                \"dynamic\": false,\n                \"subset\": {\n                  \"type\": \"Range\",\n                  \"ranges\": [\n                    {\n                      \"start\": \"0\",\n                      \"end\": \"9\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    },\n                    {\n                      \"start\": \"0\",\n                      \"end\": \"floor(0.00625*N) - 1\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    }\n                  ]\n                },\n                \"other_subset\": null,\n                \"data\": \"fpga_z\",\n                \"wcr\": null,\n                \"debuginfo\": null,\n                \"wcr_nonatomic\": false,\n                \"allow_oob\": false,\n                \"src_subset\": null,\n                \"dst_subset\": {\n                  \"type\": \"Range\",\n                  \"ranges\": [\n                    {\n                      \"start\": \"0\",\n                      \"end\": \"9\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    },\n                    {\n                      \"start\": \"0\",\n                      \"end\": \"floor(0.00625*N) - 1\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    }\n                  ]\n                },\n                \"num_accesses\": \"40960*ceiling(floor(0.00625*N)/4096)\"\n              }\n            }\n          },\n          \"src\": \"4\",\n          \"dst\": \"2\",\n          \"dst_connector\": null,\n          \"src_connector\": \"OUT_z\"\n        },\n        {\n          \"type\": \"MultiConnectorEdge\",\n          \"attributes\": {\n            \"data\": {\n              \"type\": \"Memlet\",\n              \"attributes\": {\n                \"volume\": \"4096\",\n                \"dynamic\": false,\n                \"subset\": {\n                  \"type\": \"Range\",\n                  \"ranges\": [\n                    {\n                      \"start\": \"k\",\n                      \"end\": \"k\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    },\n                    {\n                      \"start\": \"tile_i\",\n                      \"end\": \"tile_i + 4095\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    }\n                  ]\n                },\n                \"other_subset\": null,\n                \"data\": \"fpga_z\",\n                \"wcr\": null,\n                \"debuginfo\": null,\n                \"wcr_nonatomic\": false,\n                \"allow_oob\": false,\n                \"src_subset\": null,\n                \"dst_subset\": {\n                  \"type\": \"Range\",\n                  \"ranges\": [\n                    {\n                      \"start\": \"k\",\n                      \"end\": \"k\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    },\n                    {\n                      \"start\": \"tile_i\",\n                      \"end\": \"tile_i + 4095\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    }\n                  ]\n                },\n                \"num_accesses\": \"4096\"\n              }\n            }\n          },\n          \"src\": \"6\",\n          \"dst\": \"9\",\n          \"dst_connector\": \"IN_z\",\n          \"src_connector\": \"OUT_z\"\n        },\n        {\n          \"type\": \"MultiConnectorEdge\",\n          \"attributes\": {\n            \"data\": {\n              \"type\": \"Memlet\",\n              \"attributes\": {\n                \"volume\": \"4096*ceiling(floor(0.00625*N)/4096)\",\n                \"dynamic\": false,\n                \"subset\": {\n                  \"type\": \"Range\",\n                  \"ranges\": [\n                    {\n                      \"start\": \"k\",\n                      \"end\": \"k\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    },\n                    {\n                      \"start\": \"0\",\n                      \"end\": \"floor(0.00625*N) - 1\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    }\n                  ]\n                },\n                \"other_subset\": null,\n                \"data\": \"fpga_z\",\n                \"wcr\": null,\n                \"debuginfo\": null,\n                \"wcr_nonatomic\": false,\n                \"allow_oob\": false,\n                \"src_subset\": null,\n                \"dst_subset\": {\n                  \"type\": \"Range\",\n                  \"ranges\": [\n                    {\n                      \"start\": \"k\",\n                      \"end\": \"k\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    },\n                    {\n                      \"start\": \"0\",\n                      \"end\": \"floor(0.00625*N) - 1\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    }\n                  ]\n                },\n                \"num_accesses\": \"4096*ceiling(floor(0.00625*N)/4096)\"\n              }\n            }\n          },\n          \"src\": \"9\",\n          \"dst\": \"4\",\n          \"dst_connector\": \"IN_z\",\n          \"src_connector\": \"OUT_z\"\n        },\n        {\n          \"type\": \"MultiConnectorEdge\",\n          \"attributes\": {\n            \"data\": {\n              \"type\": \"Memlet\",\n              \"attributes\": {\n                \"volume\": \"1\",\n                \"dynamic\": false,\n                \"subset\": {\n                  \"type\": \"Range\",\n                  \"ranges\": [\n                    {\n                      \"start\": \"k\",\n                      \"end\": \"k\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    },\n                    {\n                      \"start\": \"i\",\n                      \"end\": \"i\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    }\n                  ]\n                },\n                \"other_subset\": null,\n                \"data\": \"fpga_z\",\n                \"wcr\": null,\n                \"debuginfo\": null,\n                \"wcr_nonatomic\": false,\n                \"allow_oob\": false,\n                \"src_subset\": null,\n                \"dst_subset\": {\n                  \"type\": \"Range\",\n                  \"ranges\": [\n                    {\n                      \"start\": \"k\",\n                      \"end\": \"k\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    },\n                    {\n                      \"start\": \"i\",\n                      \"end\": \"i\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    }\n                  ]\n                },\n                \"num_accesses\": \"1\"\n              }\n            }\n          },\n          \"src\": \"7\",\n          \"dst\": \"6\",\n          \"dst_connector\": \"IN_z\",\n          \"src_connector\": \"zout\"\n        }\n      ],\n      \"attributes\": {\n        \"is_collapsed\": false,\n        \"nosync\": false,\n        \"instrument\": \"No_Instrumentation\",\n        \"executions\": \"0\",\n        \"dynamic_executions\": true,\n        \"ranges\": {},\n        \"location\": {}\n      }\n    },\n    {\n      \"type\": \"SDFGState\",\n      \"label\": \"pre_axpy_1\",\n      \"id\": 1,\n      \"collapsed\": false,\n      \"scope_dict\": {\n        \"-1\": [\n          4,\n          6\n        ],\n        \"4\": [\n          0,\n          1,\n          5\n        ],\n        \"6\": [\n          2,\n          3,\n          7\n        ]\n      },\n      \"nodes\": [\n        {\n          \"type\": \"AccessNode\",\n          \"label\": \"x\",\n          \"attributes\": {\n            \"access\": \"ReadOnly\",\n            \"setzero\": false,\n            \"debuginfo\": {\n              \"type\": \"DebugInfo\",\n              \"start_line\": 195,\n              \"end_line\": 195,\n              \"start_column\": 0,\n              \"end_column\": 0,\n              \"filename\": \"/home/jannis/Desktop/base+test/dace/dace/transformation/interstate/fpga_transform_state.py\"\n            },\n            \"data\": \"x\",\n            \"in_connectors\": {},\n            \"out_connectors\": {}\n          },\n          \"id\": 0,\n          \"scope_entry\": \"4\",\n          \"scope_exit\": \"5\"\n        },\n        {\n          \"type\": \"AccessNode\",\n          \"label\": \"fpga_x\",\n          \"attributes\": {\n            \"access\": \"WriteOnly\",\n            \"setzero\": false,\n            \"debuginfo\": {\n              \"type\": \"DebugInfo\",\n              \"start_line\": 196,\n              \"end_line\": 196,\n              \"start_column\": 0,\n              \"end_column\": 0,\n              \"filename\": \"/home/jannis/Desktop/base+test/dace/dace/transformation/interstate/fpga_transform_state.py\"\n            },\n            \"data\": \"fpga_x\",\n            \"in_connectors\": {},\n            \"out_connectors\": {}\n          },\n          \"id\": 1,\n          \"scope_entry\": \"4\",\n          \"scope_exit\": \"5\"\n        },\n        {\n          \"type\": \"AccessNode\",\n          \"label\": \"y\",\n          \"attributes\": {\n            \"access\": \"ReadOnly\",\n            \"setzero\": false,\n            \"debuginfo\": {\n              \"type\": \"DebugInfo\",\n              \"start_line\": 195,\n              \"end_line\": 195,\n              \"start_column\": 0,\n              \"end_column\": 0,\n              \"filename\": \"/home/jannis/Desktop/base+test/dace/dace/transformation/interstate/fpga_transform_state.py\"\n            },\n            \"data\": \"y\",\n            \"in_connectors\": {},\n            \"out_connectors\": {}\n          },\n          \"id\": 2,\n          \"scope_entry\": \"6\",\n          \"scope_exit\": \"7\"\n        },\n        {\n          \"type\": \"AccessNode\",\n          \"label\": \"fpga_y\",\n          \"attributes\": {\n            \"access\": \"WriteOnly\",\n            \"setzero\": false,\n            \"debuginfo\": {\n              \"type\": \"DebugInfo\",\n              \"start_line\": 196,\n              \"end_line\": 196,\n              \"start_column\": 0,\n              \"end_column\": 0,\n              \"filename\": \"/home/jannis/Desktop/base+test/dace/dace/transformation/interstate/fpga_transform_state.py\"\n            },\n            \"data\": \"fpga_y\",\n            \"in_connectors\": {},\n            \"out_connectors\": {}\n          },\n          \"id\": 3,\n          \"scope_entry\": \"6\",\n          \"scope_exit\": \"7\"\n        },\n        {\n          \"type\": \"MapEntry\",\n          \"label\": \"hbm_bank_split[i0=0:10]\",\n          \"attributes\": {\n            \"label\": \"hbm_bank_split\",\n            \"params\": [\n              \"i0\"\n            ],\n            \"range\": {\n              \"type\": \"Range\",\n              \"ranges\": [\n                {\n                  \"start\": \"0\",\n                  \"end\": \"9\",\n                  \"step\": \"1\",\n                  \"tile\": \"1\"\n                }\n              ]\n            },\n            \"schedule\": \"Unrolled\",\n            \"unroll\": false,\n            \"collapse\": 1,\n            \"debuginfo\": {\n              \"type\": \"DebugInfo\",\n              \"start_line\": 167,\n              \"end_line\": 167,\n              \"start_column\": 0,\n              \"end_column\": 0,\n              \"filename\": \"/home/jannis/Desktop/base+test/FpgaHbmForDaCe/Evaluation/hbm_bank_split.py\"\n            },\n            \"is_collapsed\": false,\n            \"instrument\": \"No_Instrumentation\",\n            \"in_connectors\": {},\n            \"out_connectors\": {}\n          },\n          \"id\": 4,\n          \"scope_entry\": null,\n          \"scope_exit\": \"5\"\n        },\n        {\n          \"type\": \"MapExit\",\n          \"label\": \"hbm_bank_split[i0=0:10]\",\n          \"attributes\": {\n            \"in_connectors\": {},\n            \"out_connectors\": {}\n          },\n          \"id\": 5,\n          \"scope_entry\": \"4\",\n          \"scope_exit\": \"5\"\n        },\n        {\n          \"type\": \"MapEntry\",\n          \"label\": \"hbm_bank_split[i0=0:10]\",\n          \"attributes\": {\n            \"label\": \"hbm_bank_split\",\n            \"params\": [\n              \"i0\"\n            ],\n            \"range\": {\n              \"type\": \"Range\",\n              \"ranges\": [\n                {\n                  \"start\": \"0\",\n                  \"end\": \"9\",\n                  \"step\": \"1\",\n                  \"tile\": \"1\"\n                }\n              ]\n            },\n            \"schedule\": \"Unrolled\",\n            \"unroll\": false,\n            \"collapse\": 1,\n            \"debuginfo\": {\n              \"type\": \"DebugInfo\",\n              \"start_line\": 167,\n              \"end_line\": 167,\n              \"start_column\": 0,\n              \"end_column\": 0,\n              \"filename\": \"/home/jannis/Desktop/base+test/FpgaHbmForDaCe/Evaluation/hbm_bank_split.py\"\n            },\n            \"is_collapsed\": false,\n            \"instrument\": \"No_Instrumentation\",\n            \"in_connectors\": {},\n            \"out_connectors\": {}\n          },\n          \"id\": 6,\n          \"scope_entry\": null,\n          \"scope_exit\": \"7\"\n        },\n        {\n          \"type\": \"MapExit\",\n          \"label\": \"hbm_bank_split[i0=0:10]\",\n          \"attributes\": {\n            \"in_connectors\": {},\n            \"out_connectors\": {}\n          },\n          \"id\": 7,\n          \"scope_entry\": \"6\",\n          \"scope_exit\": \"7\"\n        }\n      ],\n      \"edges\": [\n        {\n          \"type\": \"MultiConnectorEdge\",\n          \"attributes\": {\n            \"data\": {\n              \"type\": \"Memlet\",\n              \"attributes\": {\n                \"volume\": \"1\",\n                \"dynamic\": false,\n                \"subset\": null,\n                \"other_subset\": null,\n                \"data\": null,\n                \"wcr\": null,\n                \"debuginfo\": null,\n                \"wcr_nonatomic\": false,\n                \"allow_oob\": false,\n                \"src_subset\": null,\n                \"dst_subset\": null,\n                \"num_accesses\": \"1\"\n              }\n            }\n          },\n          \"src\": \"4\",\n          \"dst\": \"0\",\n          \"dst_connector\": null,\n          \"src_connector\": null\n        },\n        {\n          \"type\": \"MultiConnectorEdge\",\n          \"attributes\": {\n            \"data\": {\n              \"type\": \"Memlet\",\n              \"attributes\": {\n                \"volume\": \"1\",\n                \"dynamic\": false,\n                \"subset\": null,\n                \"other_subset\": null,\n                \"data\": null,\n                \"wcr\": null,\n                \"debuginfo\": null,\n                \"wcr_nonatomic\": false,\n                \"allow_oob\": false,\n                \"src_subset\": null,\n                \"dst_subset\": null,\n                \"num_accesses\": \"1\"\n              }\n            }\n          },\n          \"src\": \"1\",\n          \"dst\": \"5\",\n          \"dst_connector\": null,\n          \"src_connector\": null\n        },\n        {\n          \"type\": \"MultiConnectorEdge\",\n          \"attributes\": {\n            \"data\": {\n              \"type\": \"Memlet\",\n              \"attributes\": {\n                \"volume\": \"floor(N/160)\",\n                \"dynamic\": false,\n                \"subset\": {\n                  \"type\": \"Range\",\n                  \"ranges\": [\n                    {\n                      \"start\": \"i0*floor(N/160)\",\n                      \"end\": \"i0*floor(N/160) + floor(N/160) - 1\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    }\n                  ]\n                },\n                \"other_subset\": {\n                  \"type\": \"Range\",\n                  \"ranges\": [\n                    {\n                      \"start\": \"i0\",\n                      \"end\": \"i0\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    },\n                    {\n                      \"start\": \"0\",\n                      \"end\": \"floor(N/160) - 1\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    }\n                  ]\n                },\n                \"data\": \"x\",\n                \"wcr\": null,\n                \"debuginfo\": null,\n                \"wcr_nonatomic\": false,\n                \"allow_oob\": false,\n                \"src_subset\": {\n                  \"type\": \"Range\",\n                  \"ranges\": [\n                    {\n                      \"start\": \"i0*floor(N/160)\",\n                      \"end\": \"i0*floor(N/160) + floor(N/160) - 1\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    }\n                  ]\n                },\n                \"dst_subset\": {\n                  \"type\": \"Range\",\n                  \"ranges\": [\n                    {\n                      \"start\": \"i0\",\n                      \"end\": \"i0\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    },\n                    {\n                      \"start\": \"0\",\n                      \"end\": \"floor(N/160) - 1\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    }\n                  ]\n                },\n                \"num_accesses\": \"floor(N/160)\"\n              }\n            }\n          },\n          \"src\": \"0\",\n          \"dst\": \"1\",\n          \"dst_connector\": null,\n          \"src_connector\": null\n        },\n        {\n          \"type\": \"MultiConnectorEdge\",\n          \"attributes\": {\n            \"data\": {\n              \"type\": \"Memlet\",\n              \"attributes\": {\n                \"volume\": \"1\",\n                \"dynamic\": false,\n                \"subset\": null,\n                \"other_subset\": null,\n                \"data\": null,\n                \"wcr\": null,\n                \"debuginfo\": null,\n                \"wcr_nonatomic\": false,\n                \"allow_oob\": false,\n                \"src_subset\": null,\n                \"dst_subset\": null,\n                \"num_accesses\": \"1\"\n              }\n            }\n          },\n          \"src\": \"6\",\n          \"dst\": \"2\",\n          \"dst_connector\": null,\n          \"src_connector\": null\n        },\n        {\n          \"type\": \"MultiConnectorEdge\",\n          \"attributes\": {\n            \"data\": {\n              \"type\": \"Memlet\",\n              \"attributes\": {\n                \"volume\": \"1\",\n                \"dynamic\": false,\n                \"subset\": null,\n                \"other_subset\": null,\n                \"data\": null,\n                \"wcr\": null,\n                \"debuginfo\": null,\n                \"wcr_nonatomic\": false,\n                \"allow_oob\": false,\n                \"src_subset\": null,\n                \"dst_subset\": null,\n                \"num_accesses\": \"1\"\n              }\n            }\n          },\n          \"src\": \"3\",\n          \"dst\": \"7\",\n          \"dst_connector\": null,\n          \"src_connector\": null\n        },\n        {\n          \"type\": \"MultiConnectorEdge\",\n          \"attributes\": {\n            \"data\": {\n              \"type\": \"Memlet\",\n              \"attributes\": {\n                \"volume\": \"floor(N/160)\",\n                \"dynamic\": false,\n                \"subset\": {\n                  \"type\": \"Range\",\n                  \"ranges\": [\n                    {\n                      \"start\": \"i0*floor(N/160)\",\n                      \"end\": \"i0*floor(N/160) + floor(N/160) - 1\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    }\n                  ]\n                },\n                \"other_subset\": {\n                  \"type\": \"Range\",\n                  \"ranges\": [\n                    {\n                      \"start\": \"i0\",\n                      \"end\": \"i0\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    },\n                    {\n                      \"start\": \"0\",\n                      \"end\": \"floor(N/160) - 1\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    }\n                  ]\n                },\n                \"data\": \"y\",\n                \"wcr\": null,\n                \"debuginfo\": null,\n                \"wcr_nonatomic\": false,\n                \"allow_oob\": false,\n                \"src_subset\": {\n                  \"type\": \"Range\",\n                  \"ranges\": [\n                    {\n                      \"start\": \"i0*floor(N/160)\",\n                      \"end\": \"i0*floor(N/160) + floor(N/160) - 1\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    }\n                  ]\n                },\n                \"dst_subset\": {\n                  \"type\": \"Range\",\n                  \"ranges\": [\n                    {\n                      \"start\": \"i0\",\n                      \"end\": \"i0\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    },\n                    {\n                      \"start\": \"0\",\n                      \"end\": \"floor(N/160) - 1\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    }\n                  ]\n                },\n                \"num_accesses\": \"floor(N/160)\"\n              }\n            }\n          },\n          \"src\": \"2\",\n          \"dst\": \"3\",\n          \"dst_connector\": null,\n          \"src_connector\": null\n        }\n      ],\n      \"attributes\": {\n        \"is_collapsed\": false,\n        \"nosync\": false,\n        \"instrument\": \"No_Instrumentation\",\n        \"executions\": \"0\",\n        \"dynamic_executions\": true,\n        \"ranges\": {},\n        \"location\": {}\n      }\n    },\n    {\n      \"type\": \"SDFGState\",\n      \"label\": \"post_axpy_1\",\n      \"id\": 2,\n      \"collapsed\": false,\n      \"scope_dict\": {\n        \"-1\": [\n          2\n        ],\n        \"2\": [\n          0,\n          1,\n          3\n        ]\n      },\n      \"nodes\": [\n        {\n          \"type\": \"AccessNode\",\n          \"label\": \"z\",\n          \"attributes\": {\n            \"access\": \"WriteOnly\",\n            \"setzero\": false,\n            \"debuginfo\": {\n              \"type\": \"DebugInfo\",\n              \"start_line\": 240,\n              \"end_line\": 240,\n              \"start_column\": 0,\n              \"end_column\": 0,\n              \"filename\": \"/home/jannis/Desktop/base+test/dace/dace/transformation/interstate/fpga_transform_state.py\"\n            },\n            \"data\": \"z\",\n            \"in_connectors\": {},\n            \"out_connectors\": {}\n          },\n          \"id\": 0,\n          \"scope_entry\": \"2\",\n          \"scope_exit\": \"3\"\n        },\n        {\n          \"type\": \"AccessNode\",\n          \"label\": \"fpga_z\",\n          \"attributes\": {\n            \"access\": \"ReadOnly\",\n            \"setzero\": false,\n            \"debuginfo\": {\n              \"type\": \"DebugInfo\",\n              \"start_line\": 241,\n              \"end_line\": 241,\n              \"start_column\": 0,\n              \"end_column\": 0,\n              \"filename\": \"/home/jannis/Desktop/base+test/dace/dace/transformation/interstate/fpga_transform_state.py\"\n            },\n            \"data\": \"fpga_z\",\n            \"in_connectors\": {},\n            \"out_connectors\": {}\n          },\n          \"id\": 1,\n          \"scope_entry\": \"2\",\n          \"scope_exit\": \"3\"\n        },\n        {\n          \"type\": \"MapEntry\",\n          \"label\": \"hbm_bank_split[i0=0:10]\",\n          \"attributes\": {\n            \"label\": \"hbm_bank_split\",\n            \"params\": [\n              \"i0\"\n            ],\n            \"range\": {\n              \"type\": \"Range\",\n              \"ranges\": [\n                {\n                  \"start\": \"0\",\n                  \"end\": \"9\",\n                  \"step\": \"1\",\n                  \"tile\": \"1\"\n                }\n              ]\n            },\n            \"schedule\": \"Unrolled\",\n            \"unroll\": false,\n            \"collapse\": 1,\n            \"debuginfo\": {\n              \"type\": \"DebugInfo\",\n              \"start_line\": 167,\n              \"end_line\": 167,\n              \"start_column\": 0,\n              \"end_column\": 0,\n              \"filename\": \"/home/jannis/Desktop/base+test/FpgaHbmForDaCe/Evaluation/hbm_bank_split.py\"\n            },\n            \"is_collapsed\": false,\n            \"instrument\": \"No_Instrumentation\",\n            \"in_connectors\": {},\n            \"out_connectors\": {}\n          },\n          \"id\": 2,\n          \"scope_entry\": null,\n          \"scope_exit\": \"3\"\n        },\n        {\n          \"type\": \"MapExit\",\n          \"label\": \"hbm_bank_split[i0=0:10]\",\n          \"attributes\": {\n            \"in_connectors\": {},\n            \"out_connectors\": {}\n          },\n          \"id\": 3,\n          \"scope_entry\": \"2\",\n          \"scope_exit\": \"3\"\n        }\n      ],\n      \"edges\": [\n        {\n          \"type\": \"MultiConnectorEdge\",\n          \"attributes\": {\n            \"data\": {\n              \"type\": \"Memlet\",\n              \"attributes\": {\n                \"volume\": \"1\",\n                \"dynamic\": false,\n                \"subset\": null,\n                \"other_subset\": null,\n                \"data\": null,\n                \"wcr\": null,\n                \"debuginfo\": null,\n                \"wcr_nonatomic\": false,\n                \"allow_oob\": false,\n                \"src_subset\": null,\n                \"dst_subset\": null,\n                \"num_accesses\": \"1\"\n              }\n            }\n          },\n          \"src\": \"2\",\n          \"dst\": \"1\",\n          \"dst_connector\": null,\n          \"src_connector\": null\n        },\n        {\n          \"type\": \"MultiConnectorEdge\",\n          \"attributes\": {\n            \"data\": {\n              \"type\": \"Memlet\",\n              \"attributes\": {\n                \"volume\": \"1\",\n                \"dynamic\": false,\n                \"subset\": null,\n                \"other_subset\": null,\n                \"data\": null,\n                \"wcr\": null,\n                \"debuginfo\": null,\n                \"wcr_nonatomic\": false,\n                \"allow_oob\": false,\n                \"src_subset\": null,\n                \"dst_subset\": null,\n                \"num_accesses\": \"1\"\n              }\n            }\n          },\n          \"src\": \"0\",\n          \"dst\": \"3\",\n          \"dst_connector\": null,\n          \"src_connector\": null\n        },\n        {\n          \"type\": \"MultiConnectorEdge\",\n          \"attributes\": {\n            \"data\": {\n              \"type\": \"Memlet\",\n              \"attributes\": {\n                \"volume\": \"floor(N/160)\",\n                \"dynamic\": false,\n                \"subset\": {\n                  \"type\": \"Range\",\n                  \"ranges\": [\n                    {\n                      \"start\": \"i0\",\n                      \"end\": \"i0\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    },\n                    {\n                      \"start\": \"0\",\n                      \"end\": \"floor(N/160) - 1\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    }\n                  ]\n                },\n                \"other_subset\": {\n                  \"type\": \"Range\",\n                  \"ranges\": [\n                    {\n                      \"start\": \"i0*floor(N/160)\",\n                      \"end\": \"i0*floor(N/160) + floor(N/160) - 1\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    }\n                  ]\n                },\n                \"data\": \"fpga_z\",\n                \"wcr\": null,\n                \"debuginfo\": null,\n                \"wcr_nonatomic\": false,\n                \"allow_oob\": false,\n                \"src_subset\": {\n                  \"type\": \"Range\",\n                  \"ranges\": [\n                    {\n                      \"start\": \"i0\",\n                      \"end\": \"i0\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    },\n                    {\n                      \"start\": \"0\",\n                      \"end\": \"floor(N/160) - 1\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    }\n                  ]\n                },\n                \"dst_subset\": {\n                  \"type\": \"Range\",\n                  \"ranges\": [\n                    {\n                      \"start\": \"i0*floor(N/160)\",\n                      \"end\": \"i0*floor(N/160) + floor(N/160) - 1\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    }\n                  ]\n                },\n                \"num_accesses\": \"floor(N/160)\"\n              }\n            }\n          },\n          \"src\": \"1\",\n          \"dst\": \"0\",\n          \"dst_connector\": null,\n          \"src_connector\": null\n        }\n      ],\n      \"attributes\": {\n        \"is_collapsed\": false,\n        \"nosync\": false,\n        \"instrument\": \"No_Instrumentation\",\n        \"executions\": \"0\",\n        \"dynamic_executions\": true,\n        \"ranges\": {},\n        \"location\": {}\n      }\n    }\n  ],\n  \"edges\": [\n    {\n      \"type\": \"Edge\",\n      \"attributes\": {\n        \"data\": {\n          \"type\": \"InterstateEdge\",\n          \"attributes\": {\n            \"assignments\": {},\n            \"condition\": {\n              \"string_data\": \"1\",\n              \"language\": \"Python\"\n            }\n          },\n          \"label\": \"\"\n        }\n      },\n      \"src\": \"1\",\n      \"dst\": \"0\"\n    },\n    {\n      \"type\": \"Edge\",\n      \"attributes\": {\n        \"data\": {\n          \"type\": \"InterstateEdge\",\n          \"attributes\": {\n            \"assignments\": {},\n            \"condition\": {\n              \"string_data\": \"1\",\n              \"language\": \"Python\"\n            }\n          },\n          \"label\": \"\"\n        }\n      },\n      \"src\": \"0\",\n      \"dst\": \"2\"\n    }\n  ],\n  \"sdfg_list_id\": 0,\n  \"start_state\": 0\n}";
    var sdfg = parse_sdfg(sdfg_json);
    init_sdfv(sdfg);
});
</script>
</body>
</html>