Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2023.1.1 (win64) Build 3900603 Fri Jun 16 19:31:24 MDT 2023
| Date             : Fri Aug 25 02:06:00 2023
| Host             : DESKTOP-7P0D6RH running 64-bit major release  (build 9200)
| Command          : report_power -file Block_Design_wrapper_power_routed.rpt -pb Block_Design_wrapper_power_summary_routed.pb -rpx Block_Design_wrapper_power_routed.rpx
| Design           : Block_Design_wrapper
| Device           : xc7z020clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.254        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.146        |
| Device Static (W)        | 0.108        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 82.1         |
| Junction Temperature (C) | 27.9         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.015 |        7 |       --- |             --- |
| Slice Logic              |     0.007 |     6771 |       --- |             --- |
|   LUT as Logic           |     0.005 |     2496 |     53200 |            4.69 |
|   LUT as Distributed RAM |    <0.001 |       64 |     17400 |            0.37 |
|   CARRY4                 |    <0.001 |      278 |     13300 |            2.09 |
|   Register               |    <0.001 |     2642 |    106400 |            2.48 |
|   F7/F8 Muxes            |    <0.001 |      189 |     53200 |            0.36 |
|   LUT as Shift Register  |    <0.001 |       74 |     17400 |            0.43 |
|   Others                 |    <0.001 |      533 |       --- |             --- |
| Signals                  |     0.011 |     4516 |       --- |             --- |
| Block RAM                |     0.007 |       32 |       140 |           22.86 |
| MMCM                     |     0.106 |        1 |         4 |           25.00 |
| I/O                      |    <0.001 |        4 |       125 |            3.20 |
| Static Power             |     0.108 |          |           |                 |
| Total                    |     0.254 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.048 |       0.039 |      0.009 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.069 |       0.059 |      0.011 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.002 |       0.001 |      0.002 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccpint   |       1.000 |     0.017 |       0.000 |      0.017 |       NA    | Unspecified | NA         |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |       NA    | Unspecified | NA         |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |       NA    | Unspecified | NA         |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+----------------------------------------------------------------+-----------------------------------------------------------------+-----------------+
| Clock                                                          | Domain                                                          | Constraint (ns) |
+----------------------------------------------------------------+-----------------------------------------------------------------+-----------------+
| Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK   | Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/DRCK                     |            33.3 |
| Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE | Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0             |            33.3 |
| clk_out1_Block_Design_clk_wiz_0_0                              | Block_Design_i/clk_wiz_0/inst/clk_out1_Block_Design_clk_wiz_0_0 |            10.0 |
| clkfbout_Block_Design_clk_wiz_0_0                              | Block_Design_i/clk_wiz_0/inst/clkfbout_Block_Design_clk_wiz_0_0 |             8.0 |
| sys_clock                                                      | sys_clock                                                       |             8.0 |
+----------------------------------------------------------------+-----------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------+-----------+
| Name                          | Power (W) |
+-------------------------------+-----------+
| Block_Design_wrapper          |     0.146 |
|   Block_Design_i              |     0.146 |
|     FFT_8_Points_IP_0         |     0.014 |
|       inst                    |     0.014 |
|     clk_wiz_0                 |     0.107 |
|       inst                    |     0.107 |
|     microblaze_0              |     0.015 |
|       U0                      |     0.015 |
|     microblaze_0_local_memory |     0.007 |
|       lmb_bram                |     0.007 |
+-------------------------------+-----------+


