--------------------------------------------------------------------------------
Release 14.5 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.5/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 30 -s 2
-n 3 -fastpaths -xml Pico_Toplevel.twx Pico_Toplevel.ncd -o Pico_Toplevel.twr
Pico_Toplevel.pcf

Design file:              Pico_Toplevel.ncd
Physical constraint file: Pico_Toplevel.pcf
Device,package,speed:     xc7k325t,ffg900,C,-2 (PRODUCTION 1.09 2013-03-26)
Report level:             verbose report, limited to 30 items per endpoint, 3 endpoints per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_SYSCLK = PERIOD TIMEGRP "SYSCLK" 100 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.538ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYSCLK = PERIOD TIMEGRP "SYSCLK" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.462ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_GTSOUTHREFCLK)
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
  Location pin: GTXE2_CHANNEL_X0Y1.GTSOUTHREFCLK1
  Clock network: PicoFramework/sys_clk_c
--------------------------------------------------------------------------------
Slack: 8.462ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_GTSOUTHREFCLK)
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
  Location pin: GTXE2_CHANNEL_X0Y0.GTSOUTHREFCLK1
  Clock network: PicoFramework/sys_clk_c
--------------------------------------------------------------------------------
Slack: 8.462ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_GTREFCLK)
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
  Location pin: GTXE2_CHANNEL_X0Y4.GTREFCLK0
  Clock network: PicoFramework/sys_clk_c
--------------------------------------------------------------------------------
Slack: 8.462ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_GTREFCLK)
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
  Location pin: GTXE2_CHANNEL_X0Y7.GTREFCLK0
  Clock network: PicoFramework/sys_clk_c
--------------------------------------------------------------------------------
Slack: 8.462ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_GTSOUTHREFCLK)
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
  Location pin: GTXE2_CHANNEL_X0Y3.GTSOUTHREFCLK1
  Clock network: PicoFramework/sys_clk_c
--------------------------------------------------------------------------------
Slack: 8.462ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_GTSOUTHREFCLK)
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
  Location pin: GTXE2_CHANNEL_X0Y2.GTSOUTHREFCLK1
  Clock network: PicoFramework/sys_clk_c
--------------------------------------------------------------------------------
Slack: 8.462ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_GTREFCLK)
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
  Location pin: GTXE2_CHANNEL_X0Y6.GTREFCLK0
  Clock network: PicoFramework/sys_clk_c
--------------------------------------------------------------------------------
Slack: 8.462ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_GTREFCLK)
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
  Location pin: GTXE2_CHANNEL_X0Y5.GTREFCLK0
  Clock network: PicoFramework/sys_clk_c
--------------------------------------------------------------------------------
Slack: 8.507ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.493ns (669.792MHz) (Tgtxper_GTSOUTHREFCLK)
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.pipe_common.qpll_wrapper_i/gtx_common.gtxe2_common_i/GTREFCLK0
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.pipe_common.qpll_wrapper_i/gtx_common.gtxe2_common_i/GTREFCLK0
  Location pin: GTXE2_COMMON_X0Y0.GTSOUTHREFCLK1
  Clock network: PicoFramework/sys_clk_c
--------------------------------------------------------------------------------
Slack: 8.507ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.493ns (669.792MHz) (Tgtxper_GTREFCLK)
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i/gtx_common.gtxe2_common_i/GTREFCLK0
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i/gtx_common.gtxe2_common_i/GTREFCLK0
  Location pin: GTXE2_COMMON_X0Y1.GTREFCLK0
  Clock network: PicoFramework/sys_clk_c
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_125 = PERIOD TIMEGRP "CLK_125" TS_SYSCLK * 1.25 HIGH 
50% PRIORITY 2;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2975 paths analyzed, 2725 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.714ns.
--------------------------------------------------------------------------------

Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/start_reg1 (SLICE_X133Y210.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.951ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/fsm_FSM_FFd5 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/start_reg1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.014ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Destination Clock:    PicoFramework/PIPE_DCLK_IN rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/fsm_FSM_FFd5 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/start_reg1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X144Y214.BQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/qrst_drp_start
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/fsm_FSM_FFd5
    SLICE_X133Y210.AX    net (fanout=5)        0.769   PicoFramework/core/gt_top_i/pipe_wrapper_i/qrst_drp_start
    SLICE_X133Y210.CLK   Tdick                 0.022   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/start_reg2
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/start_reg1
    -------------------------------------------------  ---------------------------
    Total                                      1.014ns (0.245ns logic, 0.769ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------

Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.pipe_common.qpll_drp_i/start_reg1 (SLICE_X142Y206.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.302ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/fsm_FSM_FFd5 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.pipe_common.qpll_drp_i/start_reg1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      0.663ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Destination Clock:    PicoFramework/PIPE_DCLK_IN rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/fsm_FSM_FFd5 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.pipe_common.qpll_drp_i/start_reg1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X144Y214.BQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/qrst_drp_start
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/fsm_FSM_FFd5
    SLICE_X142Y206.BX    net (fanout=5)        0.444   PicoFramework/core/gt_top_i/pipe_wrapper_i/qrst_drp_start
    SLICE_X142Y206.CLK   Tdick                -0.004   PicoFramework/core/gt_top_i/pipe_wrapper_i/drp_mux_di<63>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.pipe_common.qpll_drp_i/start_reg1
    -------------------------------------------------  ---------------------------
    Total                                      0.663ns (0.219ns logic, 0.444ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------

Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg1_8 (SLICE_X138Y161.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.660ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg1_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.305ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         PicoFramework/PIPE_DCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_DCLK_IN rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg1_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X130Y201.DQ    Tcko                  0.259   PicoFramework/core/gt_top_i/pipe_wrapper_i/rst_dclk_reset
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2
    SLICE_X138Y161.SR    net (fanout=153)      3.765   PicoFramework/core/gt_top_i/pipe_wrapper_i/rst_dclk_reset
    SLICE_X138Y161.CLK   Tsrck                 0.281   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg1<11>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg1_8
    -------------------------------------------------  ---------------------------
    Total                                      4.305ns (0.540ns logic, 3.765ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_125 = PERIOD TIMEGRP "CLK_125" TS_SYSCLK * 1.25 HIGH 50% PRIORITY 2;
--------------------------------------------------------------------------------

Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_4 (SLICE_X141Y244.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.134ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_4 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.134ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         PicoFramework/PIPE_DCLK_IN rising at 8.000ns
  Destination Clock:    PicoFramework/PIPE_DCLK_IN rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_4 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X140Y244.AQ    Tcko                  0.100   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_4
    SLICE_X141Y244.A5    net (fanout=1)        0.079   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1<4>
    SLICE_X141Y244.CLK   Tah         (-Th)     0.045   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1<4>_rt
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_4
    -------------------------------------------------  ---------------------------
    Total                                      0.134ns (0.055ns logic, 0.079ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------

Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/do_reg2_15 (SLICE_X144Y193.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.138ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/do_reg1_15 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/do_reg2_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.138ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         PicoFramework/PIPE_DCLK_IN rising at 8.000ns
  Destination Clock:    PicoFramework/PIPE_DCLK_IN rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/do_reg1_15 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/do_reg2_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X145Y193.DQ    Tcko                  0.100   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/do_reg1<15>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/do_reg1_15
    SLICE_X144Y193.D5    net (fanout=1)        0.083   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/do_reg1<15>
    SLICE_X144Y193.CLK   Tah         (-Th)     0.045   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/do_reg2<11>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/do_reg1<15>_rt
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/do_reg2_15
    -------------------------------------------------  ---------------------------
    Total                                      0.138ns (0.055ns logic, 0.083ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------

Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_0 (SLICE_X140Y244.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.139ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_0 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.139ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         PicoFramework/PIPE_DCLK_IN rising at 8.000ns
  Destination Clock:    PicoFramework/PIPE_DCLK_IN rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_0 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y244.AQ    Tcko                  0.100   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_0
    SLICE_X140Y244.A5    net (fanout=1)        0.084   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1<0>
    SLICE_X140Y244.CLK   Tah         (-Th)     0.045   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1<0>_rt
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_0
    -------------------------------------------------  ---------------------------
    Total                                      0.139ns (0.055ns logic, 0.084ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_125 = PERIOD TIMEGRP "CLK_125" TS_SYSCLK * 1.25 HIGH 50% PRIORITY 2;
--------------------------------------------------------------------------------
Slack: 2.286ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 5.714ns (175.009MHz) (Tgtxper_DRPCLK)
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
  Location pin: GTXE2_CHANNEL_X0Y1.DRPCLK
  Clock network: PicoFramework/PIPE_DCLK_IN
--------------------------------------------------------------------------------
Slack: 2.286ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 5.714ns (175.009MHz) (Tgtxper_DRPCLK)
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
  Location pin: GTXE2_CHANNEL_X0Y0.DRPCLK
  Clock network: PicoFramework/PIPE_DCLK_IN
--------------------------------------------------------------------------------
Slack: 2.286ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 5.714ns (175.009MHz) (Tgtxper_DRPCLK)
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
  Location pin: GTXE2_CHANNEL_X0Y4.DRPCLK
  Clock network: PicoFramework/PIPE_DCLK_IN
--------------------------------------------------------------------------------
Slack: 2.286ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 5.714ns (175.009MHz) (Tgtxper_DRPCLK)
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.pipe_common.qpll_wrapper_i/gtx_common.gtxe2_common_i/DRPCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.pipe_common.qpll_wrapper_i/gtx_common.gtxe2_common_i/DRPCLK
  Location pin: GTXE2_COMMON_X0Y0.DRPCLK
  Clock network: PicoFramework/PIPE_DCLK_IN
--------------------------------------------------------------------------------
Slack: 2.286ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 5.714ns (175.009MHz) (Tgtxper_DRPCLK)
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
  Location pin: GTXE2_CHANNEL_X0Y7.DRPCLK
  Clock network: PicoFramework/PIPE_DCLK_IN
--------------------------------------------------------------------------------
Slack: 2.286ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 5.714ns (175.009MHz) (Tgtxper_DRPCLK)
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
  Location pin: GTXE2_CHANNEL_X0Y3.DRPCLK
  Clock network: PicoFramework/PIPE_DCLK_IN
--------------------------------------------------------------------------------
Slack: 2.286ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 5.714ns (175.009MHz) (Tgtxper_DRPCLK)
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
  Location pin: GTXE2_CHANNEL_X0Y2.DRPCLK
  Clock network: PicoFramework/PIPE_DCLK_IN
--------------------------------------------------------------------------------
Slack: 2.286ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 5.714ns (175.009MHz) (Tgtxper_DRPCLK)
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
  Location pin: GTXE2_CHANNEL_X0Y6.DRPCLK
  Clock network: PicoFramework/PIPE_DCLK_IN
--------------------------------------------------------------------------------
Slack: 2.286ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 5.714ns (175.009MHz) (Tgtxper_DRPCLK)
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i/gtx_common.gtxe2_common_i/DRPCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i/gtx_common.gtxe2_common_i/DRPCLK
  Location pin: GTXE2_COMMON_X0Y1.DRPCLK
  Clock network: PicoFramework/PIPE_DCLK_IN
--------------------------------------------------------------------------------
Slack: 2.286ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 5.714ns (175.009MHz) (Tgtxper_DRPCLK)
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
  Location pin: GTXE2_CHANNEL_X0Y5.DRPCLK
  Clock network: PicoFramework/PIPE_DCLK_IN
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tpciper_PIPECLK(Fpipeclk))
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  Location pin: PCIE_X0Y0.PIPECLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK(Trx))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y1.RXUSRCLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK2(Trx2))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Location pin: GTXE2_CHANNEL_X0Y1.RXUSRCLK2
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK(Ttx))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y1.TXUSRCLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK2(Ttx2))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
  Location pin: GTXE2_CHANNEL_X0Y1.TXUSRCLK2
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK(Trx))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y0.RXUSRCLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK2(Trx2))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Location pin: GTXE2_CHANNEL_X0Y0.RXUSRCLK2
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK(Ttx))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y0.TXUSRCLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK2(Ttx2))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
  Location pin: GTXE2_CHANNEL_X0Y0.TXUSRCLK2
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK(Trx))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y4.RXUSRCLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK2(Trx2))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Location pin: GTXE2_CHANNEL_X0Y4.RXUSRCLK2
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK(Ttx))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y4.TXUSRCLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK2(Ttx2))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
  Location pin: GTXE2_CHANNEL_X0Y4.TXUSRCLK2
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK(Trx))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y7.RXUSRCLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK2(Trx2))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Location pin: GTXE2_CHANNEL_X0Y7.RXUSRCLK2
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK(Ttx))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y7.TXUSRCLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK2(Ttx2))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
  Location pin: GTXE2_CHANNEL_X0Y7.TXUSRCLK2
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK(Trx))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y3.RXUSRCLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK2(Trx2))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Location pin: GTXE2_CHANNEL_X0Y3.RXUSRCLK2
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK(Ttx))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y3.TXUSRCLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_250 = PERIOD TIMEGRP "CLK_250" TS_SYSCLK * 2.5 HIGH 
50% PRIORITY 1;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 9761 paths analyzed, 3542 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i (GTXE2_CHANNEL_X0Y1.RXCHBONDI2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.034ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i (HSIO)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i (HSIO)
  Requirement:          4.000ns
  Data Path Delay:      3.767ns (Levels of Logic = 0)
  Clock Path Skew:      -0.134ns (1.329 - 1.463)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i
    Location                      Delay type         Delay(ns)  Physical Resource
                                                                Logical Resource(s)
    ----------------------------------------------------------  -------------------
    GTXE2_CHANNEL_X0Y7.RXCHBONDO2 Tgtxcko_CHBONDO       0.902   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i
                                                                PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i
    GTXE2_CHANNEL_X0Y1.RXCHBONDI2 net (fanout=7)        2.562   PicoFramework/core/gt_top_i/pipe_wrapper_i/gt_rxchbondo<1><2>
    GTXE2_CHANNEL_X0Y1.RXUSRCLK2  Tgtxcck_CHBONDI       0.303   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i
                                                                PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i
    ----------------------------------------------------------  ---------------------------
    Total                                               3.767ns (1.205ns logic, 2.562ns route)
                                                                (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------

Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i (GTXE2_CHANNEL_X0Y1.RXCHBONDI3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.091ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i (HSIO)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i (HSIO)
  Requirement:          4.000ns
  Data Path Delay:      3.710ns (Levels of Logic = 0)
  Clock Path Skew:      -0.134ns (1.329 - 1.463)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i
    Location                      Delay type         Delay(ns)  Physical Resource
                                                                Logical Resource(s)
    ----------------------------------------------------------  -------------------
    GTXE2_CHANNEL_X0Y7.RXCHBONDO3 Tgtxcko_CHBONDO       0.902   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i
                                                                PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i
    GTXE2_CHANNEL_X0Y1.RXCHBONDI3 net (fanout=7)        2.505   PicoFramework/core/gt_top_i/pipe_wrapper_i/gt_rxchbondo<1><3>
    GTXE2_CHANNEL_X0Y1.RXUSRCLK2  Tgtxcck_CHBONDI       0.303   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i
                                                                PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i
    ----------------------------------------------------------  ---------------------------
    Total                                               3.710ns (1.205ns logic, 2.505ns route)
                                                                (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------

Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i (GTXE2_CHANNEL_X0Y0.RXCHBONDI4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.346ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i (HSIO)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i (HSIO)
  Requirement:          4.000ns
  Data Path Delay:      3.463ns (Levels of Logic = 0)
  Clock Path Skew:      -0.126ns (1.337 - 1.463)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i
    Location                      Delay type         Delay(ns)  Physical Resource
                                                                Logical Resource(s)
    ----------------------------------------------------------  -------------------
    GTXE2_CHANNEL_X0Y7.RXCHBONDO4 Tgtxcko_CHBONDO       0.902   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i
                                                                PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i
    GTXE2_CHANNEL_X0Y0.RXCHBONDI4 net (fanout=7)        2.258   PicoFramework/core/gt_top_i/pipe_wrapper_i/gt_rxchbondo<1><4>
    GTXE2_CHANNEL_X0Y0.RXUSRCLK2  Tgtxcck_CHBONDI       0.303   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i
                                                                PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i
    ----------------------------------------------------------  ---------------------------
    Total                                               3.463ns (1.205ns logic, 2.258ns route)
                                                                (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_250 = PERIOD TIMEGRP "CLK_250" TS_SYSCLK * 2.5 HIGH 50% PRIORITY 1;
--------------------------------------------------------------------------------

Paths for end point PicoFramework/core/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q_BRB3 (SLICE_X143Y198.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.023ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rate_idle_reg2 (FF)
  Destination:          PicoFramework/core/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q_BRB3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.239ns (Levels of Logic = 0)
  Clock Path Skew:      0.216ns (0.793 - 0.577)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rate_idle_reg2 to PicoFramework/core/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q_BRB3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X140Y205.DQ    Tcko                  0.100   PicoFramework/core/gt_top_i/rate_idle_reg2_3
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rate_idle_reg2
    SLICE_X143Y198.DX    net (fanout=3)        0.188   PicoFramework/core/gt_top_i/rate_idle_reg2_3
    SLICE_X143Y198.CLK   Tckdi       (-Th)     0.049   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd8
                                                       PicoFramework/core/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q_BRB3
    -------------------------------------------------  ---------------------------
    Total                                      0.239ns (0.051ns logic, 0.188ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------

Paths for end point PicoFramework/core/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q_BRB3 (SLICE_X143Y198.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.068ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/rate_idle_reg2 (FF)
  Destination:          PicoFramework/core/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q_BRB3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.284ns (Levels of Logic = 0)
  Clock Path Skew:      0.216ns (0.793 - 0.577)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/rate_idle_reg2 to PicoFramework/core/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q_BRB3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X140Y205.BQ    Tcko                  0.100   PicoFramework/core/gt_top_i/rate_idle_reg2_3
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/rate_idle_reg2
    SLICE_X143Y198.BX    net (fanout=3)        0.228   PicoFramework/core/gt_top_i/rate_idle_reg2_1
    SLICE_X143Y198.CLK   Tckdi       (-Th)     0.044   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd8
                                                       PicoFramework/core/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q_BRB3
    -------------------------------------------------  ---------------------------
    Total                                      0.284ns (0.056ns logic, 0.228ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------

Paths for end point PicoFramework/core/gt_top_i/gt_rx_valid_filter[5].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q_BRB3 (SLICE_X143Y198.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.069ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/rate_idle_reg2 (FF)
  Destination:          PicoFramework/core/gt_top_i/gt_rx_valid_filter[5].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q_BRB3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.285ns (Levels of Logic = 0)
  Clock Path Skew:      0.216ns (0.793 - 0.577)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/rate_idle_reg2 to PicoFramework/core/gt_top_i/gt_rx_valid_filter[5].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q_BRB3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X140Y205.CQ    Tcko                  0.100   PicoFramework/core/gt_top_i/rate_idle_reg2_3
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/rate_idle_reg2
    SLICE_X143Y198.CX    net (fanout=3)        0.232   PicoFramework/core/gt_top_i/rate_idle_reg2_2
    SLICE_X143Y198.CLK   Tckdi       (-Th)     0.047   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd8
                                                       PicoFramework/core/gt_top_i/gt_rx_valid_filter[5].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q_BRB3
    -------------------------------------------------  ---------------------------
    Total                                      0.285ns (0.053ns logic, 0.232ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_250 = PERIOD TIMEGRP "CLK_250" TS_SYSCLK * 2.5 HIGH 50% PRIORITY 1;
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tpciper_PIPECLK(Fpipeclk))
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  Location pin: PCIE_X0Y0.PIPECLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK(Trx))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y1.RXUSRCLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK2(Trx2))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Location pin: GTXE2_CHANNEL_X0Y1.RXUSRCLK2
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK(Ttx))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y1.TXUSRCLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK2(Ttx2))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
  Location pin: GTXE2_CHANNEL_X0Y1.TXUSRCLK2
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK(Trx))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y0.RXUSRCLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK2(Trx2))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Location pin: GTXE2_CHANNEL_X0Y0.RXUSRCLK2
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK(Ttx))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y0.TXUSRCLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK2(Ttx2))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
  Location pin: GTXE2_CHANNEL_X0Y0.TXUSRCLK2
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK(Trx))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y4.RXUSRCLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK2(Trx2))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Location pin: GTXE2_CHANNEL_X0Y4.RXUSRCLK2
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK(Ttx))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y4.TXUSRCLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK2(Ttx2))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
  Location pin: GTXE2_CHANNEL_X0Y4.TXUSRCLK2
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK(Trx))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y7.RXUSRCLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK2(Trx2))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Location pin: GTXE2_CHANNEL_X0Y7.RXUSRCLK2
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK(Ttx))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y7.TXUSRCLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK2(Ttx2))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
  Location pin: GTXE2_CHANNEL_X0Y7.TXUSRCLK2
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK(Trx))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y3.RXUSRCLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK2(Trx2))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Location pin: GTXE2_CHANNEL_X0Y3.RXUSRCLK2
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK(Ttx))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y3.TXUSRCLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK2(Ttx2))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
  Location pin: GTXE2_CHANNEL_X0Y3.TXUSRCLK2
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK(Trx))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y2.RXUSRCLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK2(Trx2))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Location pin: GTXE2_CHANNEL_X0Y2.RXUSRCLK2
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK(Ttx))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y2.TXUSRCLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK2(Ttx2))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
  Location pin: GTXE2_CHANNEL_X0Y2.TXUSRCLK2
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK(Trx))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y6.RXUSRCLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK2(Trx2))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Location pin: GTXE2_CHANNEL_X0Y6.RXUSRCLK2
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK(Ttx))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y6.TXUSRCLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK2(Ttx2))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
  Location pin: GTXE2_CHANNEL_X0Y6.TXUSRCLK2
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK(Trx))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y5.RXUSRCLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_USERCLK = PERIOD TIMEGRP "CLK_USERCLK" TS_SYSCLK * 5 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 832 paths analyzed, 768 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.000ns.
--------------------------------------------------------------------------------

Paths for end point PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl (RAMB36_X4Y33.DIBDI26), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.014ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q_62 (FF)
  Destination:          PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl (RAM)
  Requirement:          2.000ns
  Data Path Delay:      1.952ns (Levels of Logic = 0)
  Clock Path Skew:      0.025ns (0.641 - 0.616)
  Source Clock:         PicoFramework/PIPE_USERCLK1_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_USERCLK1_IN rising at 2.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.095ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q_62 to PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X118Y159.CQ       Tcko                  0.259   PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q<63>
                                                          PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q_62
    RAMB36_X4Y33.DIBDI26    net (fanout=1)        1.150   PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q<62>
    RAMB36_X4Y33.CLKBWRCLKL Trdck_DIB             0.543   PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl
                                                          PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl
    ----------------------------------------------------  ---------------------------
    Total                                         1.952ns (0.802ns logic, 1.150ns route)
                                                          (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------

Paths for end point PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl (RAMB36_X4Y31.DIPBDIP1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.014ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q_33 (FF)
  Destination:          PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl (RAM)
  Requirement:          2.000ns
  Data Path Delay:      1.932ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.136 - 0.131)
  Source Clock:         PicoFramework/PIPE_USERCLK1_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_USERCLK1_IN rising at 2.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.095ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q_33 to PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X122Y157.BQ       Tcko                  0.259   PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q<35>
                                                          PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q_33
    RAMB36_X4Y31.DIPBDIP1   net (fanout=1)        1.130   PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q<33>
    RAMB36_X4Y31.CLKBWRCLKU Trdck_DIPB            0.543   PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl
                                                          PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl
    ----------------------------------------------------  ---------------------------
    Total                                         1.932ns (0.802ns logic, 1.130ns route)
                                                          (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------

Paths for end point PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl (RAMB36_X4Y34.DIBDI6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q_6 (FF)
  Destination:          PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl (RAM)
  Requirement:          2.000ns
  Data Path Delay:      1.957ns (Levels of Logic = 0)
  Clock Path Skew:      0.031ns (0.636 - 0.605)
  Source Clock:         PicoFramework/PIPE_USERCLK1_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_USERCLK1_IN rising at 2.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.095ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q_6 to PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X121Y170.CMUX     Tshcko                0.285   PicoFramework/core/pcie_top_i/pcie_7x_i/n0133<39>
                                                          PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q_6
    RAMB36_X4Y34.DIBDI6     net (fanout=1)        1.129   PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q<6>
    RAMB36_X4Y34.CLKBWRCLKL Trdck_DIB             0.543   PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl
                                                          PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl
    ----------------------------------------------------  ---------------------------
    Total                                         1.957ns (0.828ns logic, 1.129ns route)
                                                          (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_USERCLK = PERIOD TIMEGRP "CLK_USERCLK" TS_SYSCLK * 5 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl (RAMB36_X4Y30.DIBDI23), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.000ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q_59 (FF)
  Destination:          PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.123ns (Levels of Logic = 0)
  Clock Path Skew:      0.123ns (0.695 - 0.572)
  Source Clock:         PicoFramework/PIPE_USERCLK1_IN rising at 2.000ns
  Destination Clock:    PicoFramework/PIPE_USERCLK1_IN rising at 2.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q_59 to PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X118Y151.DMUX     Tshcko                0.257   PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q<43>
                                                          PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q_59
    RAMB36_X4Y30.DIBDI23    net (fanout=1)        0.393   PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q<59>
    RAMB36_X4Y30.CLKBWRCLKU Trckd_DIB   (-Th)     0.527   PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl
                                                          PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl
    ----------------------------------------------------  ---------------------------
    Total                                         0.123ns (-0.270ns logic, 0.393ns route)
                                                          (-219.5% logic, 319.5% route)

--------------------------------------------------------------------------------

Paths for end point PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl (RAMB36_X4Y30.DIBDI15), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.001ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q_51 (FF)
  Destination:          PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.124ns (Levels of Logic = 0)
  Clock Path Skew:      0.123ns (0.695 - 0.572)
  Source Clock:         PicoFramework/PIPE_USERCLK1_IN rising at 2.000ns
  Destination Clock:    PicoFramework/PIPE_USERCLK1_IN rising at 2.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q_51 to PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X120Y151.DMUX     Tshcko                0.257   PicoFramework/core/pcie_top_i/pcie_7x_i/n0129<59>
                                                          PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q_51
    RAMB36_X4Y30.DIBDI15    net (fanout=1)        0.394   PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q<51>
    RAMB36_X4Y30.CLKBWRCLKU Trckd_DIB   (-Th)     0.527   PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl
                                                          PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl
    ----------------------------------------------------  ---------------------------
    Total                                         0.124ns (-0.270ns logic, 0.394ns route)
                                                          (-217.7% logic, 317.7% route)

--------------------------------------------------------------------------------

Paths for end point PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i (PCIE_X0Y0.MIMTXRDATA64), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.007ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/rdata_lat_3.rdata_q_64 (FF)
  Destination:          PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.038ns (Levels of Logic = 0)
  Clock Path Skew:      0.031ns (0.365 - 0.334)
  Source Clock:         PicoFramework/PIPE_USERCLK1_IN rising at 2.000ns
  Destination Clock:    PicoFramework/PIPE_USERCLK1_IN rising at 2.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/rdata_lat_3.rdata_q_64 to PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X122Y152.AQ      Tcko                  0.118   PicoFramework/core/pcie_top_i/pcie_7x_i/n0129<67>
                                                         PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/rdata_lat_3.rdata_q_64
    PCIE_X0Y0.MIMTXRDATA64 net (fanout=1)        0.434   PicoFramework/core/pcie_top_i/pcie_7x_i/n0129<64>
    PCIE_X0Y0.USERCLK      Tpcickd_TXRAM(-Th)     0.514   PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i
                                                         PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i
    ---------------------------------------------------  ---------------------------
    Total                                        0.038ns (-0.396ns logic, 0.434ns route)
                                                         (-1042.1% logic, 1142.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_USERCLK = PERIOD TIMEGRP "CLK_USERCLK" TS_SYSCLK * 5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 2.000ns (500.000MHz) (Tpciper_USERCLK(Fuserclk))
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  Location pin: PCIE_X0Y0.USERCLK
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 0.161ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKL
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKL
  Location pin: RAMB36_X4Y34.CLKARDCLKL
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 0.161ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKU
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKU
  Location pin: RAMB36_X4Y34.CLKARDCLKU
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 0.161ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKL
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKL
  Location pin: RAMB36_X4Y34.CLKBWRCLKL
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 0.161ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKU
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKU
  Location pin: RAMB36_X4Y34.CLKBWRCLKU
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 0.161ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKL
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKL
  Location pin: RAMB36_X4Y33.CLKARDCLKL
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 0.161ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKU
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKU
  Location pin: RAMB36_X4Y33.CLKARDCLKU
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 0.161ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKL
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKL
  Location pin: RAMB36_X4Y33.CLKBWRCLKL
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 0.161ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKU
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKU
  Location pin: RAMB36_X4Y33.CLKBWRCLKU
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 0.161ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKL
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKL
  Location pin: RAMB36_X4Y31.CLKARDCLKL
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 0.161ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKU
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKU
  Location pin: RAMB36_X4Y31.CLKARDCLKU
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 0.161ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKL
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKL
  Location pin: RAMB36_X4Y31.CLKBWRCLKL
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 0.161ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKU
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKU
  Location pin: RAMB36_X4Y31.CLKBWRCLKU
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 0.161ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKL
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKL
  Location pin: RAMB36_X4Y30.CLKARDCLKL
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 0.161ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKU
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKU
  Location pin: RAMB36_X4Y30.CLKARDCLKU
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 0.161ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKL
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKL
  Location pin: RAMB36_X4Y30.CLKBWRCLKL
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 0.161ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKU
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKU
  Location pin: RAMB36_X4Y30.CLKBWRCLKU
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 0.591ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.409ns (709.723MHz) (Tbcper_I(Fmax))
  Physical resource: PicoFramework/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/I0
  Logical resource: PicoFramework/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: PicoFramework/ext_clk.pipe_clock_i/userclk1
--------------------------------------------------------------------------------
Slack: 1.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.000ns
  Low pulse: 1.000ns
  Low pulse limit: 0.400ns (Tcl)
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q<3>/CLK
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/rdata_lat_3.rdata_q_8/CK
  Location pin: SLICE_X117Y155.CLK
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 1.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.000ns
  Low pulse: 1.000ns
  Low pulse limit: 0.400ns (Tcl)
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q<3>/CLK
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/rdata_lat_3.rdata_q_9/CK
  Location pin: SLICE_X117Y155.CLK
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 1.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.000ns
  Low pulse: 1.000ns
  Low pulse limit: 0.400ns (Tcl)
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q<3>/CLK
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/rdata_lat_3.rdata_q_10/CK
  Location pin: SLICE_X117Y155.CLK
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 1.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.000ns
  Low pulse: 1.000ns
  Low pulse limit: 0.400ns (Tcl)
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q<3>/CLK
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/rdata_lat_3.rdata_q_11/CK
  Location pin: SLICE_X117Y155.CLK
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 1.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.000ns
  Low pulse: 1.000ns
  Low pulse limit: 0.400ns (Tcl)
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/n0129<39>/CLK
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/rdata_lat_3.rdata_q_40/CK
  Location pin: SLICE_X119Y155.CLK
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 1.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.000ns
  Low pulse: 1.000ns
  Low pulse limit: 0.400ns (Tcl)
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/n0129<39>/CLK
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/rdata_lat_3.rdata_q_41/CK
  Location pin: SLICE_X119Y155.CLK
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 1.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.000ns
  Low pulse: 1.000ns
  Low pulse limit: 0.400ns (Tcl)
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/n0129<39>/CLK
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/rdata_lat_3.rdata_q_42/CK
  Location pin: SLICE_X119Y155.CLK
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 1.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.000ns
  Low pulse: 1.000ns
  Low pulse limit: 0.400ns (Tcl)
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/n0129<39>/CLK
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/rdata_lat_3.rdata_q_43/CK
  Location pin: SLICE_X119Y155.CLK
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 1.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.000ns
  Low pulse: 1.000ns
  Low pulse limit: 0.400ns (Tcl)
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q<19>/CLK
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q_20/CK
  Location pin: SLICE_X119Y156.CLK
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 1.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.000ns
  Low pulse: 1.000ns
  Low pulse limit: 0.400ns (Tcl)
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q<19>/CLK
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q_21/CK
  Location pin: SLICE_X119Y156.CLK
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 1.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.000ns
  Low pulse: 1.000ns
  Low pulse limit: 0.400ns (Tcl)
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q<19>/CLK
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q_22/CK
  Location pin: SLICE_X119Y156.CLK
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 1.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.000ns
  Low pulse: 1.000ns
  Low pulse limit: 0.400ns (Tcl)
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q<19>/CLK
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q_23/CK
  Location pin: SLICE_X119Y156.CLK
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_USERCLK2 = PERIOD TIMEGRP "CLK_USERCLK2" TS_SYSCLK * 
2.5 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 345875 paths analyzed, 128954 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Paths for end point UserWrapper/stream_out[10].gen_stream_out/s0_desc_fifo_din_23 (SLICE_X122Y247.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.000ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/app/PIO_EP/EP_RX/stream_data_23 (FF)
  Destination:          UserWrapper/stream_out[10].gen_stream_out/s0_desc_fifo_din_23 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.845ns (Levels of Logic = 0)
  Clock Path Skew:      -0.090ns (1.146 - 1.236)
  Source Clock:         s_clk rising at 0.000ns
  Destination Clock:    s_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/app/PIO_EP/EP_RX/stream_data_23 to UserWrapper/stream_out[10].gen_stream_out/s0_desc_fifo_din_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X117Y169.DQ    Tcko                  0.223   s_in_data<23>
                                                       PicoFramework/app/PIO_EP/EP_RX/stream_data_23
    SLICE_X122Y247.DX    net (fanout=24)       3.622   s_in_data<23>
    SLICE_X122Y247.CLK   Tdick                 0.000   UserWrapper/stream_out[10].gen_stream_out/s0_desc_fifo_din<23>
                                                       UserWrapper/stream_out[10].gen_stream_out/s0_desc_fifo_din_23
    -------------------------------------------------  ---------------------------
    Total                                      3.845ns (0.223ns logic, 3.622ns route)
                                                       (5.8% logic, 94.2% route)

--------------------------------------------------------------------------------

Paths for end point UserWrapper/stream_in[3].gen_stream_in/s_poll_next_desc_63 (SLICE_X110Y170.SR), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.003ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/app/PIO_EP/istream_desc_inx_p5_3 (FF)
  Destination:          UserWrapper/stream_in[3].gen_stream_in/s_poll_next_desc_63 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.801ns (Levels of Logic = 2)
  Clock Path Skew:      -0.131ns (1.104 - 1.235)
  Source Clock:         s_clk rising at 0.000ns
  Destination Clock:    s_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/app/PIO_EP/istream_desc_inx_p5_3 to UserWrapper/stream_in[3].gen_stream_in/s_poll_next_desc_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X117Y212.DMUX  Tshcko                0.286   PicoFramework/app/PIO_EP/s_out_data_q<123>
                                                       PicoFramework/app/PIO_EP/istream_desc_inx_p5_3
    SLICE_X108Y186.A2    net (fanout=41)       1.670   s_poll_id<3>
    SLICE_X108Y186.A     Tilo                  0.043   UserWrapper/stream_in[3].gen_stream_in/s0_seq<30>
                                                       UserWrapper/stream_in[3].gen_stream_in/s_poll_id[8]_desc_id[8]_equal_6_o<8>1
    SLICE_X108Y186.B5    net (fanout=94)       0.188   UserWrapper/stream_in[3].gen_stream_in/s_poll_id[8]_desc_id[8]_equal_6_o<8>1
    SLICE_X108Y186.BMUX  Tilo                  0.146   UserWrapper/stream_in[3].gen_stream_in/s0_seq<30>
                                                       UserWrapper/stream_in[3].gen_stream_in/_n00811
    SLICE_X110Y170.SR    net (fanout=17)       1.187   UserWrapper/stream_in[3].gen_stream_in/_n0081
    SLICE_X110Y170.CLK   Tsrck                 0.281   UserWrapper/stream_in_desc_poll_next_desc<8><71>
                                                       UserWrapper/stream_in[3].gen_stream_in/s_poll_next_desc_63
    -------------------------------------------------  ---------------------------
    Total                                      3.801ns (0.756ns logic, 3.045ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.197ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/app/PIO_EP/istream_desc_inx_p5_4 (FF)
  Destination:          UserWrapper/stream_in[3].gen_stream_in/s_poll_next_desc_63 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.556ns (Levels of Logic = 2)
  Clock Path Skew:      -0.182ns (1.104 - 1.286)
  Source Clock:         s_clk rising at 0.000ns
  Destination Clock:    s_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/app/PIO_EP/istream_desc_inx_p5_4 to UserWrapper/stream_in[3].gen_stream_in/s_poll_next_desc_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X123Y203.AMUX  Tshcko                0.287   PicoFramework/app/PIO_EP/inext_desc<11>
                                                       PicoFramework/app/PIO_EP/istream_desc_inx_p5_4
    SLICE_X108Y186.A5    net (fanout=39)       1.424   s_poll_id<4>
    SLICE_X108Y186.A     Tilo                  0.043   UserWrapper/stream_in[3].gen_stream_in/s0_seq<30>
                                                       UserWrapper/stream_in[3].gen_stream_in/s_poll_id[8]_desc_id[8]_equal_6_o<8>1
    SLICE_X108Y186.B5    net (fanout=94)       0.188   UserWrapper/stream_in[3].gen_stream_in/s_poll_id[8]_desc_id[8]_equal_6_o<8>1
    SLICE_X108Y186.BMUX  Tilo                  0.146   UserWrapper/stream_in[3].gen_stream_in/s0_seq<30>
                                                       UserWrapper/stream_in[3].gen_stream_in/_n00811
    SLICE_X110Y170.SR    net (fanout=17)       1.187   UserWrapper/stream_in[3].gen_stream_in/_n0081
    SLICE_X110Y170.CLK   Tsrck                 0.281   UserWrapper/stream_in_desc_poll_next_desc<8><71>
                                                       UserWrapper/stream_in[3].gen_stream_in/s_poll_next_desc_63
    -------------------------------------------------  ---------------------------
    Total                                      3.556ns (0.757ns logic, 2.799ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.255ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/stream_in[3].gen_stream_in/rst_q (FF)
  Destination:          UserWrapper/stream_in[3].gen_stream_in/s_poll_next_desc_63 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.625ns (Levels of Logic = 1)
  Clock Path Skew:      -0.055ns (0.560 - 0.615)
  Source Clock:         s_clk rising at 0.000ns
  Destination Clock:    s_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/stream_in[3].gen_stream_in/rst_q to UserWrapper/stream_in[3].gen_stream_in/s_poll_next_desc_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y159.AQ    Tcko                  0.223   UserWrapper/stream_in[3].gen_stream_in/rst_q
                                                       UserWrapper/stream_in[3].gen_stream_in/rst_q
    SLICE_X108Y186.B3    net (fanout=41)       1.786   UserWrapper/stream_in[3].gen_stream_in/rst_q
    SLICE_X108Y186.BMUX  Tilo                  0.148   UserWrapper/stream_in[3].gen_stream_in/s0_seq<30>
                                                       UserWrapper/stream_in[3].gen_stream_in/_n00811
    SLICE_X110Y170.SR    net (fanout=17)       1.187   UserWrapper/stream_in[3].gen_stream_in/_n0081
    SLICE_X110Y170.CLK   Tsrck                 0.281   UserWrapper/stream_in_desc_poll_next_desc<8><71>
                                                       UserWrapper/stream_in[3].gen_stream_in/s_poll_next_desc_63
    -------------------------------------------------  ---------------------------
    Total                                      3.625ns (0.652ns logic, 2.973ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.368ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/app/PIO_EP/istream_desc_inx_p5_6 (FF)
  Destination:          UserWrapper/stream_in[3].gen_stream_in/s_poll_next_desc_63 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.434ns (Levels of Logic = 2)
  Clock Path Skew:      -0.133ns (1.104 - 1.237)
  Source Clock:         s_clk rising at 0.000ns
  Destination Clock:    s_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/app/PIO_EP/istream_desc_inx_p5_6 to UserWrapper/stream_in[3].gen_stream_in/s_poll_next_desc_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y207.CMUX  Tshcko                0.317   PicoFramework/app/PIO_EP/s_out_data_q<13>
                                                       PicoFramework/app/PIO_EP/istream_desc_inx_p5_6
    SLICE_X108Y186.A1    net (fanout=39)       1.272   s_poll_id<6>
    SLICE_X108Y186.A     Tilo                  0.043   UserWrapper/stream_in[3].gen_stream_in/s0_seq<30>
                                                       UserWrapper/stream_in[3].gen_stream_in/s_poll_id[8]_desc_id[8]_equal_6_o<8>1
    SLICE_X108Y186.B5    net (fanout=94)       0.188   UserWrapper/stream_in[3].gen_stream_in/s_poll_id[8]_desc_id[8]_equal_6_o<8>1
    SLICE_X108Y186.BMUX  Tilo                  0.146   UserWrapper/stream_in[3].gen_stream_in/s0_seq<30>
                                                       UserWrapper/stream_in[3].gen_stream_in/_n00811
    SLICE_X110Y170.SR    net (fanout=17)       1.187   UserWrapper/stream_in[3].gen_stream_in/_n0081
    SLICE_X110Y170.CLK   Tsrck                 0.281   UserWrapper/stream_in_desc_poll_next_desc<8><71>
                                                       UserWrapper/stream_in[3].gen_stream_in/s_poll_next_desc_63
    -------------------------------------------------  ---------------------------
    Total                                      3.434ns (0.787ns logic, 2.647ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.388ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/app/PIO_EP/istream_desc_inx_p5_5 (FF)
  Destination:          UserWrapper/stream_in[3].gen_stream_in/s_poll_next_desc_63 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.415ns (Levels of Logic = 2)
  Clock Path Skew:      -0.132ns (1.104 - 1.236)
  Source Clock:         s_clk rising at 0.000ns
  Destination Clock:    s_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/app/PIO_EP/istream_desc_inx_p5_5 to UserWrapper/stream_in[3].gen_stream_in/s_poll_next_desc_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y209.BMUX  Tshcko                0.319   PicoFramework/app/PIO_EP/s_out_data_q<113>
                                                       PicoFramework/app/PIO_EP/istream_desc_inx_p5_5
    SLICE_X108Y186.A3    net (fanout=39)       1.251   s_poll_id<5>
    SLICE_X108Y186.A     Tilo                  0.043   UserWrapper/stream_in[3].gen_stream_in/s0_seq<30>
                                                       UserWrapper/stream_in[3].gen_stream_in/s_poll_id[8]_desc_id[8]_equal_6_o<8>1
    SLICE_X108Y186.B5    net (fanout=94)       0.188   UserWrapper/stream_in[3].gen_stream_in/s_poll_id[8]_desc_id[8]_equal_6_o<8>1
    SLICE_X108Y186.BMUX  Tilo                  0.146   UserWrapper/stream_in[3].gen_stream_in/s0_seq<30>
                                                       UserWrapper/stream_in[3].gen_stream_in/_n00811
    SLICE_X110Y170.SR    net (fanout=17)       1.187   UserWrapper/stream_in[3].gen_stream_in/_n0081
    SLICE_X110Y170.CLK   Tsrck                 0.281   UserWrapper/stream_in_desc_poll_next_desc<8><71>
                                                       UserWrapper/stream_in[3].gen_stream_in/s_poll_next_desc_63
    -------------------------------------------------  ---------------------------
    Total                                      3.415ns (0.789ns logic, 2.626ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.468ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/app/PIO_EP/istream_desc_inx_p5_1 (FF)
  Destination:          UserWrapper/stream_in[3].gen_stream_in/s_poll_next_desc_63 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.333ns (Levels of Logic = 3)
  Clock Path Skew:      -0.134ns (1.104 - 1.238)
  Source Clock:         s_clk rising at 0.000ns
  Destination Clock:    s_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/app/PIO_EP/istream_desc_inx_p5_1 to UserWrapper/stream_in[3].gen_stream_in/s_poll_next_desc_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y200.BMUX  Tshcko                0.284   PicoFramework/app/PIO_EP/s_out_data_q<53>
                                                       PicoFramework/app/PIO_EP/istream_desc_inx_p5_1
    SLICE_X105Y198.D4    net (fanout=16)       0.589   s_poll_id<1>
    SLICE_X105Y198.D     Tilo                  0.043   UserWrapper/stream_in[5].gen_stream_in/s0_desc_fifo_dout<35>
                                                       UserWrapper/stream_out[3].gen_stream_out/s_poll_id[8]_desc_id[8]_equal_8_o<8>1_SW0
    SLICE_X108Y186.A6    net (fanout=3)        0.572   UserWrapper/N288
    SLICE_X108Y186.A     Tilo                  0.043   UserWrapper/stream_in[3].gen_stream_in/s0_seq<30>
                                                       UserWrapper/stream_in[3].gen_stream_in/s_poll_id[8]_desc_id[8]_equal_6_o<8>1
    SLICE_X108Y186.B5    net (fanout=94)       0.188   UserWrapper/stream_in[3].gen_stream_in/s_poll_id[8]_desc_id[8]_equal_6_o<8>1
    SLICE_X108Y186.BMUX  Tilo                  0.146   UserWrapper/stream_in[3].gen_stream_in/s0_seq<30>
                                                       UserWrapper/stream_in[3].gen_stream_in/_n00811
    SLICE_X110Y170.SR    net (fanout=17)       1.187   UserWrapper/stream_in[3].gen_stream_in/_n0081
    SLICE_X110Y170.CLK   Tsrck                 0.281   UserWrapper/stream_in_desc_poll_next_desc<8><71>
                                                       UserWrapper/stream_in[3].gen_stream_in/s_poll_next_desc_63
    -------------------------------------------------  ---------------------------
    Total                                      3.333ns (0.797ns logic, 2.536ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.532ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/app/PIO_EP/istream_desc_inx_p5_0 (FF)
  Destination:          UserWrapper/stream_in[3].gen_stream_in/s_poll_next_desc_63 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.269ns (Levels of Logic = 3)
  Clock Path Skew:      -0.134ns (1.104 - 1.238)
  Source Clock:         s_clk rising at 0.000ns
  Destination Clock:    s_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/app/PIO_EP/istream_desc_inx_p5_0 to UserWrapper/stream_in[3].gen_stream_in/s_poll_next_desc_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y203.AMUX  Tshcko                0.287   PicoFramework/app/PIO_EP/s_out_data_q<17>
                                                       PicoFramework/app/PIO_EP/istream_desc_inx_p5_0
    SLICE_X105Y198.D5    net (fanout=16)       0.522   s_poll_id<0>
    SLICE_X105Y198.D     Tilo                  0.043   UserWrapper/stream_in[5].gen_stream_in/s0_desc_fifo_dout<35>
                                                       UserWrapper/stream_out[3].gen_stream_out/s_poll_id[8]_desc_id[8]_equal_8_o<8>1_SW0
    SLICE_X108Y186.A6    net (fanout=3)        0.572   UserWrapper/N288
    SLICE_X108Y186.A     Tilo                  0.043   UserWrapper/stream_in[3].gen_stream_in/s0_seq<30>
                                                       UserWrapper/stream_in[3].gen_stream_in/s_poll_id[8]_desc_id[8]_equal_6_o<8>1
    SLICE_X108Y186.B5    net (fanout=94)       0.188   UserWrapper/stream_in[3].gen_stream_in/s_poll_id[8]_desc_id[8]_equal_6_o<8>1
    SLICE_X108Y186.BMUX  Tilo                  0.146   UserWrapper/stream_in[3].gen_stream_in/s0_seq<30>
                                                       UserWrapper/stream_in[3].gen_stream_in/_n00811
    SLICE_X110Y170.SR    net (fanout=17)       1.187   UserWrapper/stream_in[3].gen_stream_in/_n0081
    SLICE_X110Y170.CLK   Tsrck                 0.281   UserWrapper/stream_in_desc_poll_next_desc<8><71>
                                                       UserWrapper/stream_in[3].gen_stream_in/s_poll_next_desc_63
    -------------------------------------------------  ---------------------------
    Total                                      3.269ns (0.800ns logic, 2.469ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.579ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/app/PIO_EP/istream_desc_inx_p5_7 (FF)
  Destination:          UserWrapper/stream_in[3].gen_stream_in/s_poll_next_desc_63 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.174ns (Levels of Logic = 2)
  Clock Path Skew:      -0.182ns (1.104 - 1.286)
  Source Clock:         s_clk rising at 0.000ns
  Destination Clock:    s_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/app/PIO_EP/istream_desc_inx_p5_7 to UserWrapper/stream_in[3].gen_stream_in/s_poll_next_desc_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X123Y203.DMUX  Tshcko                0.286   PicoFramework/app/PIO_EP/inext_desc<11>
                                                       PicoFramework/app/PIO_EP/istream_desc_inx_p5_7
    SLICE_X108Y186.A4    net (fanout=41)       1.043   s_poll_id<7>
    SLICE_X108Y186.A     Tilo                  0.043   UserWrapper/stream_in[3].gen_stream_in/s0_seq<30>
                                                       UserWrapper/stream_in[3].gen_stream_in/s_poll_id[8]_desc_id[8]_equal_6_o<8>1
    SLICE_X108Y186.B5    net (fanout=94)       0.188   UserWrapper/stream_in[3].gen_stream_in/s_poll_id[8]_desc_id[8]_equal_6_o<8>1
    SLICE_X108Y186.BMUX  Tilo                  0.146   UserWrapper/stream_in[3].gen_stream_in/s0_seq<30>
                                                       UserWrapper/stream_in[3].gen_stream_in/_n00811
    SLICE_X110Y170.SR    net (fanout=17)       1.187   UserWrapper/stream_in[3].gen_stream_in/_n0081
    SLICE_X110Y170.CLK   Tsrck                 0.281   UserWrapper/stream_in_desc_poll_next_desc<8><71>
                                                       UserWrapper/stream_in[3].gen_stream_in/s_poll_next_desc_63
    -------------------------------------------------  ---------------------------
    Total                                      3.174ns (0.756ns logic, 2.418ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.710ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/app/PIO_EP/istream_desc_inx_p5_2 (FF)
  Destination:          UserWrapper/stream_in[3].gen_stream_in/s_poll_next_desc_63 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.168ns (Levels of Logic = 3)
  Clock Path Skew:      -0.057ns (0.560 - 0.617)
  Source Clock:         s_clk rising at 0.000ns
  Destination Clock:    s_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/app/PIO_EP/istream_desc_inx_p5_2 to UserWrapper/stream_in[3].gen_stream_in/s_poll_next_desc_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y198.CMUX  Tshcko                0.285   PicoFramework/app/TestCounter32/FreeRunning
                                                       PicoFramework/app/PIO_EP/istream_desc_inx_p5_2
    SLICE_X105Y198.D6    net (fanout=16)       0.423   s_poll_id<2>
    SLICE_X105Y198.D     Tilo                  0.043   UserWrapper/stream_in[5].gen_stream_in/s0_desc_fifo_dout<35>
                                                       UserWrapper/stream_out[3].gen_stream_out/s_poll_id[8]_desc_id[8]_equal_8_o<8>1_SW0
    SLICE_X108Y186.A6    net (fanout=3)        0.572   UserWrapper/N288
    SLICE_X108Y186.A     Tilo                  0.043   UserWrapper/stream_in[3].gen_stream_in/s0_seq<30>
                                                       UserWrapper/stream_in[3].gen_stream_in/s_poll_id[8]_desc_id[8]_equal_6_o<8>1
    SLICE_X108Y186.B5    net (fanout=94)       0.188   UserWrapper/stream_in[3].gen_stream_in/s_poll_id[8]_desc_id[8]_equal_6_o<8>1
    SLICE_X108Y186.BMUX  Tilo                  0.146   UserWrapper/stream_in[3].gen_stream_in/s0_seq<30>
                                                       UserWrapper/stream_in[3].gen_stream_in/_n00811
    SLICE_X110Y170.SR    net (fanout=17)       1.187   UserWrapper/stream_in[3].gen_stream_in/_n0081
    SLICE_X110Y170.CLK   Tsrck                 0.281   UserWrapper/stream_in_desc_poll_next_desc<8><71>
                                                       UserWrapper/stream_in[3].gen_stream_in/s_poll_next_desc_63
    -------------------------------------------------  ---------------------------
    Total                                      3.168ns (0.798ns logic, 2.370ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.242ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/app/PIO_EP/istream_desc_inx_p5_8 (FF)
  Destination:          UserWrapper/stream_in[3].gen_stream_in/s_poll_next_desc_63 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.637ns (Levels of Logic = 1)
  Clock Path Skew:      -0.056ns (0.560 - 0.616)
  Source Clock:         s_clk rising at 0.000ns
  Destination Clock:    s_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/app/PIO_EP/istream_desc_inx_p5_8 to UserWrapper/stream_in[3].gen_stream_in/s_poll_next_desc_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X119Y190.AMUX  Tshcko                0.287   PicoFramework/app/FrameworkPicoBus/s126i_stream/s0_fifo_din<59>
                                                       PicoFramework/app/PIO_EP/istream_desc_inx_p5_8
    SLICE_X108Y186.B4    net (fanout=2121)     0.734   s_poll_id<8>
    SLICE_X108Y186.BMUX  Tilo                  0.148   UserWrapper/stream_in[3].gen_stream_in/s0_seq<30>
                                                       UserWrapper/stream_in[3].gen_stream_in/_n00811
    SLICE_X110Y170.SR    net (fanout=17)       1.187   UserWrapper/stream_in[3].gen_stream_in/_n0081
    SLICE_X110Y170.CLK   Tsrck                 0.281   UserWrapper/stream_in_desc_poll_next_desc<8><71>
                                                       UserWrapper/stream_in[3].gen_stream_in/s_poll_next_desc_63
    -------------------------------------------------  ---------------------------
    Total                                      2.637ns (0.716ns logic, 1.921ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------

Paths for end point UserWrapper/stream_in[3].gen_stream_in/s_poll_next_desc_64 (SLICE_X110Y170.SR), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.003ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/app/PIO_EP/istream_desc_inx_p5_3 (FF)
  Destination:          UserWrapper/stream_in[3].gen_stream_in/s_poll_next_desc_64 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.801ns (Levels of Logic = 2)
  Clock Path Skew:      -0.131ns (1.104 - 1.235)
  Source Clock:         s_clk rising at 0.000ns
  Destination Clock:    s_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/app/PIO_EP/istream_desc_inx_p5_3 to UserWrapper/stream_in[3].gen_stream_in/s_poll_next_desc_64
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X117Y212.DMUX  Tshcko                0.286   PicoFramework/app/PIO_EP/s_out_data_q<123>
                                                       PicoFramework/app/PIO_EP/istream_desc_inx_p5_3
    SLICE_X108Y186.A2    net (fanout=41)       1.670   s_poll_id<3>
    SLICE_X108Y186.A     Tilo                  0.043   UserWrapper/stream_in[3].gen_stream_in/s0_seq<30>
                                                       UserWrapper/stream_in[3].gen_stream_in/s_poll_id[8]_desc_id[8]_equal_6_o<8>1
    SLICE_X108Y186.B5    net (fanout=94)       0.188   UserWrapper/stream_in[3].gen_stream_in/s_poll_id[8]_desc_id[8]_equal_6_o<8>1
    SLICE_X108Y186.BMUX  Tilo                  0.146   UserWrapper/stream_in[3].gen_stream_in/s0_seq<30>
                                                       UserWrapper/stream_in[3].gen_stream_in/_n00811
    SLICE_X110Y170.SR    net (fanout=17)       1.187   UserWrapper/stream_in[3].gen_stream_in/_n0081
    SLICE_X110Y170.CLK   Tsrck                 0.281   UserWrapper/stream_in_desc_poll_next_desc<8><71>
                                                       UserWrapper/stream_in[3].gen_stream_in/s_poll_next_desc_64
    -------------------------------------------------  ---------------------------
    Total                                      3.801ns (0.756ns logic, 3.045ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.197ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/app/PIO_EP/istream_desc_inx_p5_4 (FF)
  Destination:          UserWrapper/stream_in[3].gen_stream_in/s_poll_next_desc_64 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.556ns (Levels of Logic = 2)
  Clock Path Skew:      -0.182ns (1.104 - 1.286)
  Source Clock:         s_clk rising at 0.000ns
  Destination Clock:    s_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/app/PIO_EP/istream_desc_inx_p5_4 to UserWrapper/stream_in[3].gen_stream_in/s_poll_next_desc_64
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X123Y203.AMUX  Tshcko                0.287   PicoFramework/app/PIO_EP/inext_desc<11>
                                                       PicoFramework/app/PIO_EP/istream_desc_inx_p5_4
    SLICE_X108Y186.A5    net (fanout=39)       1.424   s_poll_id<4>
    SLICE_X108Y186.A     Tilo                  0.043   UserWrapper/stream_in[3].gen_stream_in/s0_seq<30>
                                                       UserWrapper/stream_in[3].gen_stream_in/s_poll_id[8]_desc_id[8]_equal_6_o<8>1
    SLICE_X108Y186.B5    net (fanout=94)       0.188   UserWrapper/stream_in[3].gen_stream_in/s_poll_id[8]_desc_id[8]_equal_6_o<8>1
    SLICE_X108Y186.BMUX  Tilo                  0.146   UserWrapper/stream_in[3].gen_stream_in/s0_seq<30>
                                                       UserWrapper/stream_in[3].gen_stream_in/_n00811
    SLICE_X110Y170.SR    net (fanout=17)       1.187   UserWrapper/stream_in[3].gen_stream_in/_n0081
    SLICE_X110Y170.CLK   Tsrck                 0.281   UserWrapper/stream_in_desc_poll_next_desc<8><71>
                                                       UserWrapper/stream_in[3].gen_stream_in/s_poll_next_desc_64
    -------------------------------------------------  ---------------------------
    Total                                      3.556ns (0.757ns logic, 2.799ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.255ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/stream_in[3].gen_stream_in/rst_q (FF)
  Destination:          UserWrapper/stream_in[3].gen_stream_in/s_poll_next_desc_64 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.625ns (Levels of Logic = 1)
  Clock Path Skew:      -0.055ns (0.560 - 0.615)
  Source Clock:         s_clk rising at 0.000ns
  Destination Clock:    s_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/stream_in[3].gen_stream_in/rst_q to UserWrapper/stream_in[3].gen_stream_in/s_poll_next_desc_64
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y159.AQ    Tcko                  0.223   UserWrapper/stream_in[3].gen_stream_in/rst_q
                                                       UserWrapper/stream_in[3].gen_stream_in/rst_q
    SLICE_X108Y186.B3    net (fanout=41)       1.786   UserWrapper/stream_in[3].gen_stream_in/rst_q
    SLICE_X108Y186.BMUX  Tilo                  0.148   UserWrapper/stream_in[3].gen_stream_in/s0_seq<30>
                                                       UserWrapper/stream_in[3].gen_stream_in/_n00811
    SLICE_X110Y170.SR    net (fanout=17)       1.187   UserWrapper/stream_in[3].gen_stream_in/_n0081
    SLICE_X110Y170.CLK   Tsrck                 0.281   UserWrapper/stream_in_desc_poll_next_desc<8><71>
                                                       UserWrapper/stream_in[3].gen_stream_in/s_poll_next_desc_64
    -------------------------------------------------  ---------------------------
    Total                                      3.625ns (0.652ns logic, 2.973ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.368ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/app/PIO_EP/istream_desc_inx_p5_6 (FF)
  Destination:          UserWrapper/stream_in[3].gen_stream_in/s_poll_next_desc_64 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.434ns (Levels of Logic = 2)
  Clock Path Skew:      -0.133ns (1.104 - 1.237)
  Source Clock:         s_clk rising at 0.000ns
  Destination Clock:    s_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/app/PIO_EP/istream_desc_inx_p5_6 to UserWrapper/stream_in[3].gen_stream_in/s_poll_next_desc_64
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y207.CMUX  Tshcko                0.317   PicoFramework/app/PIO_EP/s_out_data_q<13>
                                                       PicoFramework/app/PIO_EP/istream_desc_inx_p5_6
    SLICE_X108Y186.A1    net (fanout=39)       1.272   s_poll_id<6>
    SLICE_X108Y186.A     Tilo                  0.043   UserWrapper/stream_in[3].gen_stream_in/s0_seq<30>
                                                       UserWrapper/stream_in[3].gen_stream_in/s_poll_id[8]_desc_id[8]_equal_6_o<8>1
    SLICE_X108Y186.B5    net (fanout=94)       0.188   UserWrapper/stream_in[3].gen_stream_in/s_poll_id[8]_desc_id[8]_equal_6_o<8>1
    SLICE_X108Y186.BMUX  Tilo                  0.146   UserWrapper/stream_in[3].gen_stream_in/s0_seq<30>
                                                       UserWrapper/stream_in[3].gen_stream_in/_n00811
    SLICE_X110Y170.SR    net (fanout=17)       1.187   UserWrapper/stream_in[3].gen_stream_in/_n0081
    SLICE_X110Y170.CLK   Tsrck                 0.281   UserWrapper/stream_in_desc_poll_next_desc<8><71>
                                                       UserWrapper/stream_in[3].gen_stream_in/s_poll_next_desc_64
    -------------------------------------------------  ---------------------------
    Total                                      3.434ns (0.787ns logic, 2.647ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.388ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/app/PIO_EP/istream_desc_inx_p5_5 (FF)
  Destination:          UserWrapper/stream_in[3].gen_stream_in/s_poll_next_desc_64 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.415ns (Levels of Logic = 2)
  Clock Path Skew:      -0.132ns (1.104 - 1.236)
  Source Clock:         s_clk rising at 0.000ns
  Destination Clock:    s_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/app/PIO_EP/istream_desc_inx_p5_5 to UserWrapper/stream_in[3].gen_stream_in/s_poll_next_desc_64
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y209.BMUX  Tshcko                0.319   PicoFramework/app/PIO_EP/s_out_data_q<113>
                                                       PicoFramework/app/PIO_EP/istream_desc_inx_p5_5
    SLICE_X108Y186.A3    net (fanout=39)       1.251   s_poll_id<5>
    SLICE_X108Y186.A     Tilo                  0.043   UserWrapper/stream_in[3].gen_stream_in/s0_seq<30>
                                                       UserWrapper/stream_in[3].gen_stream_in/s_poll_id[8]_desc_id[8]_equal_6_o<8>1
    SLICE_X108Y186.B5    net (fanout=94)       0.188   UserWrapper/stream_in[3].gen_stream_in/s_poll_id[8]_desc_id[8]_equal_6_o<8>1
    SLICE_X108Y186.BMUX  Tilo                  0.146   UserWrapper/stream_in[3].gen_stream_in/s0_seq<30>
                                                       UserWrapper/stream_in[3].gen_stream_in/_n00811
    SLICE_X110Y170.SR    net (fanout=17)       1.187   UserWrapper/stream_in[3].gen_stream_in/_n0081
    SLICE_X110Y170.CLK   Tsrck                 0.281   UserWrapper/stream_in_desc_poll_next_desc<8><71>
                                                       UserWrapper/stream_in[3].gen_stream_in/s_poll_next_desc_64
    -------------------------------------------------  ---------------------------
    Total                                      3.415ns (0.789ns logic, 2.626ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.468ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/app/PIO_EP/istream_desc_inx_p5_1 (FF)
  Destination:          UserWrapper/stream_in[3].gen_stream_in/s_poll_next_desc_64 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.333ns (Levels of Logic = 3)
  Clock Path Skew:      -0.134ns (1.104 - 1.238)
  Source Clock:         s_clk rising at 0.000ns
  Destination Clock:    s_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/app/PIO_EP/istream_desc_inx_p5_1 to UserWrapper/stream_in[3].gen_stream_in/s_poll_next_desc_64
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y200.BMUX  Tshcko                0.284   PicoFramework/app/PIO_EP/s_out_data_q<53>
                                                       PicoFramework/app/PIO_EP/istream_desc_inx_p5_1
    SLICE_X105Y198.D4    net (fanout=16)       0.589   s_poll_id<1>
    SLICE_X105Y198.D     Tilo                  0.043   UserWrapper/stream_in[5].gen_stream_in/s0_desc_fifo_dout<35>
                                                       UserWrapper/stream_out[3].gen_stream_out/s_poll_id[8]_desc_id[8]_equal_8_o<8>1_SW0
    SLICE_X108Y186.A6    net (fanout=3)        0.572   UserWrapper/N288
    SLICE_X108Y186.A     Tilo                  0.043   UserWrapper/stream_in[3].gen_stream_in/s0_seq<30>
                                                       UserWrapper/stream_in[3].gen_stream_in/s_poll_id[8]_desc_id[8]_equal_6_o<8>1
    SLICE_X108Y186.B5    net (fanout=94)       0.188   UserWrapper/stream_in[3].gen_stream_in/s_poll_id[8]_desc_id[8]_equal_6_o<8>1
    SLICE_X108Y186.BMUX  Tilo                  0.146   UserWrapper/stream_in[3].gen_stream_in/s0_seq<30>
                                                       UserWrapper/stream_in[3].gen_stream_in/_n00811
    SLICE_X110Y170.SR    net (fanout=17)       1.187   UserWrapper/stream_in[3].gen_stream_in/_n0081
    SLICE_X110Y170.CLK   Tsrck                 0.281   UserWrapper/stream_in_desc_poll_next_desc<8><71>
                                                       UserWrapper/stream_in[3].gen_stream_in/s_poll_next_desc_64
    -------------------------------------------------  ---------------------------
    Total                                      3.333ns (0.797ns logic, 2.536ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.532ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/app/PIO_EP/istream_desc_inx_p5_0 (FF)
  Destination:          UserWrapper/stream_in[3].gen_stream_in/s_poll_next_desc_64 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.269ns (Levels of Logic = 3)
  Clock Path Skew:      -0.134ns (1.104 - 1.238)
  Source Clock:         s_clk rising at 0.000ns
  Destination Clock:    s_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/app/PIO_EP/istream_desc_inx_p5_0 to UserWrapper/stream_in[3].gen_stream_in/s_poll_next_desc_64
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y203.AMUX  Tshcko                0.287   PicoFramework/app/PIO_EP/s_out_data_q<17>
                                                       PicoFramework/app/PIO_EP/istream_desc_inx_p5_0
    SLICE_X105Y198.D5    net (fanout=16)       0.522   s_poll_id<0>
    SLICE_X105Y198.D     Tilo                  0.043   UserWrapper/stream_in[5].gen_stream_in/s0_desc_fifo_dout<35>
                                                       UserWrapper/stream_out[3].gen_stream_out/s_poll_id[8]_desc_id[8]_equal_8_o<8>1_SW0
    SLICE_X108Y186.A6    net (fanout=3)        0.572   UserWrapper/N288
    SLICE_X108Y186.A     Tilo                  0.043   UserWrapper/stream_in[3].gen_stream_in/s0_seq<30>
                                                       UserWrapper/stream_in[3].gen_stream_in/s_poll_id[8]_desc_id[8]_equal_6_o<8>1
    SLICE_X108Y186.B5    net (fanout=94)       0.188   UserWrapper/stream_in[3].gen_stream_in/s_poll_id[8]_desc_id[8]_equal_6_o<8>1
    SLICE_X108Y186.BMUX  Tilo                  0.146   UserWrapper/stream_in[3].gen_stream_in/s0_seq<30>
                                                       UserWrapper/stream_in[3].gen_stream_in/_n00811
    SLICE_X110Y170.SR    net (fanout=17)       1.187   UserWrapper/stream_in[3].gen_stream_in/_n0081
    SLICE_X110Y170.CLK   Tsrck                 0.281   UserWrapper/stream_in_desc_poll_next_desc<8><71>
                                                       UserWrapper/stream_in[3].gen_stream_in/s_poll_next_desc_64
    -------------------------------------------------  ---------------------------
    Total                                      3.269ns (0.800ns logic, 2.469ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.579ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/app/PIO_EP/istream_desc_inx_p5_7 (FF)
  Destination:          UserWrapper/stream_in[3].gen_stream_in/s_poll_next_desc_64 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.174ns (Levels of Logic = 2)
  Clock Path Skew:      -0.182ns (1.104 - 1.286)
  Source Clock:         s_clk rising at 0.000ns
  Destination Clock:    s_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/app/PIO_EP/istream_desc_inx_p5_7 to UserWrapper/stream_in[3].gen_stream_in/s_poll_next_desc_64
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X123Y203.DMUX  Tshcko                0.286   PicoFramework/app/PIO_EP/inext_desc<11>
                                                       PicoFramework/app/PIO_EP/istream_desc_inx_p5_7
    SLICE_X108Y186.A4    net (fanout=41)       1.043   s_poll_id<7>
    SLICE_X108Y186.A     Tilo                  0.043   UserWrapper/stream_in[3].gen_stream_in/s0_seq<30>
                                                       UserWrapper/stream_in[3].gen_stream_in/s_poll_id[8]_desc_id[8]_equal_6_o<8>1
    SLICE_X108Y186.B5    net (fanout=94)       0.188   UserWrapper/stream_in[3].gen_stream_in/s_poll_id[8]_desc_id[8]_equal_6_o<8>1
    SLICE_X108Y186.BMUX  Tilo                  0.146   UserWrapper/stream_in[3].gen_stream_in/s0_seq<30>
                                                       UserWrapper/stream_in[3].gen_stream_in/_n00811
    SLICE_X110Y170.SR    net (fanout=17)       1.187   UserWrapper/stream_in[3].gen_stream_in/_n0081
    SLICE_X110Y170.CLK   Tsrck                 0.281   UserWrapper/stream_in_desc_poll_next_desc<8><71>
                                                       UserWrapper/stream_in[3].gen_stream_in/s_poll_next_desc_64
    -------------------------------------------------  ---------------------------
    Total                                      3.174ns (0.756ns logic, 2.418ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.710ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/app/PIO_EP/istream_desc_inx_p5_2 (FF)
  Destination:          UserWrapper/stream_in[3].gen_stream_in/s_poll_next_desc_64 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.168ns (Levels of Logic = 3)
  Clock Path Skew:      -0.057ns (0.560 - 0.617)
  Source Clock:         s_clk rising at 0.000ns
  Destination Clock:    s_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/app/PIO_EP/istream_desc_inx_p5_2 to UserWrapper/stream_in[3].gen_stream_in/s_poll_next_desc_64
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y198.CMUX  Tshcko                0.285   PicoFramework/app/TestCounter32/FreeRunning
                                                       PicoFramework/app/PIO_EP/istream_desc_inx_p5_2
    SLICE_X105Y198.D6    net (fanout=16)       0.423   s_poll_id<2>
    SLICE_X105Y198.D     Tilo                  0.043   UserWrapper/stream_in[5].gen_stream_in/s0_desc_fifo_dout<35>
                                                       UserWrapper/stream_out[3].gen_stream_out/s_poll_id[8]_desc_id[8]_equal_8_o<8>1_SW0
    SLICE_X108Y186.A6    net (fanout=3)        0.572   UserWrapper/N288
    SLICE_X108Y186.A     Tilo                  0.043   UserWrapper/stream_in[3].gen_stream_in/s0_seq<30>
                                                       UserWrapper/stream_in[3].gen_stream_in/s_poll_id[8]_desc_id[8]_equal_6_o<8>1
    SLICE_X108Y186.B5    net (fanout=94)       0.188   UserWrapper/stream_in[3].gen_stream_in/s_poll_id[8]_desc_id[8]_equal_6_o<8>1
    SLICE_X108Y186.BMUX  Tilo                  0.146   UserWrapper/stream_in[3].gen_stream_in/s0_seq<30>
                                                       UserWrapper/stream_in[3].gen_stream_in/_n00811
    SLICE_X110Y170.SR    net (fanout=17)       1.187   UserWrapper/stream_in[3].gen_stream_in/_n0081
    SLICE_X110Y170.CLK   Tsrck                 0.281   UserWrapper/stream_in_desc_poll_next_desc<8><71>
                                                       UserWrapper/stream_in[3].gen_stream_in/s_poll_next_desc_64
    -------------------------------------------------  ---------------------------
    Total                                      3.168ns (0.798ns logic, 2.370ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.242ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/app/PIO_EP/istream_desc_inx_p5_8 (FF)
  Destination:          UserWrapper/stream_in[3].gen_stream_in/s_poll_next_desc_64 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.637ns (Levels of Logic = 1)
  Clock Path Skew:      -0.056ns (0.560 - 0.616)
  Source Clock:         s_clk rising at 0.000ns
  Destination Clock:    s_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/app/PIO_EP/istream_desc_inx_p5_8 to UserWrapper/stream_in[3].gen_stream_in/s_poll_next_desc_64
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X119Y190.AMUX  Tshcko                0.287   PicoFramework/app/FrameworkPicoBus/s126i_stream/s0_fifo_din<59>
                                                       PicoFramework/app/PIO_EP/istream_desc_inx_p5_8
    SLICE_X108Y186.B4    net (fanout=2121)     0.734   s_poll_id<8>
    SLICE_X108Y186.BMUX  Tilo                  0.148   UserWrapper/stream_in[3].gen_stream_in/s0_seq<30>
                                                       UserWrapper/stream_in[3].gen_stream_in/_n00811
    SLICE_X110Y170.SR    net (fanout=17)       1.187   UserWrapper/stream_in[3].gen_stream_in/_n0081
    SLICE_X110Y170.CLK   Tsrck                 0.281   UserWrapper/stream_in_desc_poll_next_desc<8><71>
                                                       UserWrapper/stream_in[3].gen_stream_in/s_poll_next_desc_64
    -------------------------------------------------  ---------------------------
    Total                                      2.637ns (0.716ns logic, 1.921ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_USERCLK2 = PERIOD TIMEGRP "CLK_USERCLK2" TS_SYSCLK * 2.5 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point UserWrapper/stream_out[3].gen_stream_out/s0_fifo/fifo1 (RAMB36_X1Y42.DIBDI1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.000ns (requirement - (clock path skew + uncertainty - data path))
  Source:               UserWrapper/stream_out[3].gen_stream_out/s0_fifo_din_33 (FF)
  Destination:          UserWrapper/stream_out[3].gen_stream_out/s0_fifo/fifo1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.228ns (Levels of Logic = 0)
  Clock Path Skew:      0.228ns (0.808 - 0.580)
  Source Clock:         s_clk rising at 4.000ns
  Destination Clock:    s_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: UserWrapper/stream_out[3].gen_stream_out/s0_fifo_din_33 to UserWrapper/stream_out[3].gen_stream_out/s0_fifo/fifo1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X36Y196.BQ        Tcko                  0.100   UserWrapper/stream_out[3].gen_stream_out/s0_fifo_din<35>
                                                          UserWrapper/stream_out[3].gen_stream_out/s0_fifo_din_33
    RAMB36_X1Y42.DIBDI1     net (fanout=1)        0.424   UserWrapper/stream_out[3].gen_stream_out/s0_fifo_din<33>
    RAMB36_X1Y42.CLKBWRCLKU Trckd_DIB   (-Th)     0.296   UserWrapper/stream_out[3].gen_stream_out/s0_fifo/fifo1
                                                          UserWrapper/stream_out[3].gen_stream_out/s0_fifo/fifo1
    ----------------------------------------------------  ---------------------------
    Total                                         0.228ns (-0.196ns logic, 0.424ns route)
                                                          (-86.0% logic, 186.0% route)

--------------------------------------------------------------------------------

Paths for end point UserWrapper/stream_in[0].gen_stream_in/s0_fifo/fifo1 (RAMB36_X3Y19.DIBDI20), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.000ns (requirement - (clock path skew + uncertainty - data path))
  Source:               UserWrapper/stream_in[0].gen_stream_in/s0_fifo_din_52 (FF)
  Destination:          UserWrapper/stream_in[0].gen_stream_in/s0_fifo/fifo1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.302ns (Levels of Logic = 0)
  Clock Path Skew:      0.302ns (0.790 - 0.488)
  Source Clock:         s_clk rising at 4.000ns
  Destination Clock:    s_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: UserWrapper/stream_in[0].gen_stream_in/s0_fifo_din_52 to UserWrapper/stream_in[0].gen_stream_in/s0_fifo/fifo1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X101Y114.AQ       Tcko                  0.100   UserWrapper/stream_in[0].gen_stream_in/s0_fifo_din<55>
                                                          UserWrapper/stream_in[0].gen_stream_in/s0_fifo_din_52
    RAMB36_X3Y19.DIBDI20    net (fanout=2)        0.498   UserWrapper/stream_in[0].gen_stream_in/s0_fifo_din<52>
    RAMB36_X3Y19.CLKBWRCLKL Trckd_DIB   (-Th)     0.296   UserWrapper/stream_in[0].gen_stream_in/s0_fifo/fifo1
                                                          UserWrapper/stream_in[0].gen_stream_in/s0_fifo/fifo1
    ----------------------------------------------------  ---------------------------
    Total                                         0.302ns (-0.196ns logic, 0.498ns route)
                                                          (-64.9% logic, 164.9% route)

--------------------------------------------------------------------------------

Paths for end point PicoFramework/app/PIO_EP/axibuffer/fifo/fifo1 (RAMB36_X5Y35.DIBDI16), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.000ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PicoFramework/core/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_48 (FF)
  Destination:          PicoFramework/app/PIO_EP/axibuffer/fifo/fifo1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.073ns (Levels of Logic = 0)
  Clock Path Skew:      0.073ns (0.681 - 0.608)
  Source Clock:         s_clk rising at 4.000ns
  Destination Clock:    s_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: PicoFramework/core/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_48 to PicoFramework/app/PIO_EP/axibuffer/fifo/fifo1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X125Y170.AQ       Tcko                  0.178   PicoFramework/m_axis_rx_tdata<51>
                                                          PicoFramework/core/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_48
    RAMB36_X5Y35.DIBDI16    net (fanout=1)        0.422   PicoFramework/m_axis_rx_tdata<48>
    RAMB36_X5Y35.CLKBWRCLKL Trckd_DIB   (-Th)     0.527   PicoFramework/app/PIO_EP/axibuffer/fifo/fifo1
                                                          PicoFramework/app/PIO_EP/axibuffer/fifo/fifo1
    ----------------------------------------------------  ---------------------------
    Total                                         0.073ns (-0.349ns logic, 0.422ns route)
                                                          (-478.1% logic, 578.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_USERCLK2 = PERIOD TIMEGRP "CLK_USERCLK2" TS_SYSCLK * 2.5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tpciper_USERCLK2(Fuserclk2))
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
  Location pin: PCIE_X0Y0.USERCLK2
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.000ns
  Low pulse: 2.000ns
  Low pulse limit: 1.167ns (Tmmcmpw_CLKIN1_250_300)
  Physical resource: UserWrapper/UserModule/scg/mmcm_adv_inst/CLKIN1
  Logical resource: UserWrapper/UserModule/scg/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X0Y2.CLKIN1
  Clock network: UserWrapper/UserModule/scg/clkin1
--------------------------------------------------------------------------------
Slack: 1.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.000ns
  High pulse: 2.000ns
  High pulse limit: 1.167ns (Tmmcmpw_CLKIN1_250_300)
  Physical resource: UserWrapper/UserModule/scg/mmcm_adv_inst/CLKIN1
  Logical resource: UserWrapper/UserModule/scg/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X0Y2.CLKIN1
  Clock network: UserWrapper/UserModule/scg/clkin1
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: PicoFramework/app/PIO_EP/Mram_host_sd_table_a/CLKARDCLK
  Logical resource: PicoFramework/app/PIO_EP/Mram_host_sd_table_a/CLKARDCLK
  Location pin: RAMB18_X4Y90.RDCLK
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKB)
  Physical resource: PicoFramework/app/PIO_EP/Mram_host_sd_table_a/CLKBWRCLK
  Logical resource: PicoFramework/app/PIO_EP/Mram_host_sd_table_a/CLKBWRCLK
  Location pin: RAMB18_X4Y90.WRCLK
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: PicoFramework/app/PIO_EP/Mram_host_sd_table_b/CLKARDCLK
  Logical resource: PicoFramework/app/PIO_EP/Mram_host_sd_table_b/CLKARDCLK
  Location pin: RAMB18_X4Y91.CLKARDCLK
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKB)
  Physical resource: PicoFramework/app/PIO_EP/Mram_host_sd_table_b/CLKBWRCLK
  Logical resource: PicoFramework/app/PIO_EP/Mram_host_sd_table_b/CLKBWRCLK
  Location pin: RAMB18_X4Y91.CLKBWRCLK
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: PicoFramework/app/PIO_EP/Mram_host_sd_table_c/CLKARDCLK
  Logical resource: PicoFramework/app/PIO_EP/Mram_host_sd_table_c/CLKARDCLK
  Location pin: RAMB18_X4Y92.RDCLK
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKB)
  Physical resource: PicoFramework/app/PIO_EP/Mram_host_sd_table_c/CLKBWRCLK
  Logical resource: PicoFramework/app/PIO_EP/Mram_host_sd_table_c/CLKBWRCLK
  Location pin: RAMB18_X4Y92.WRCLK
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: PicoFramework/app/PIO_EP/Mram_host_sd_table_d/CLKARDCLK
  Logical resource: PicoFramework/app/PIO_EP/Mram_host_sd_table_d/CLKARDCLK
  Location pin: RAMB18_X4Y93.CLKARDCLK
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKB)
  Physical resource: PicoFramework/app/PIO_EP/Mram_host_sd_table_d/CLKBWRCLK
  Logical resource: PicoFramework/app/PIO_EP/Mram_host_sd_table_d/CLKBWRCLK
  Location pin: RAMB18_X4Y93.CLKBWRCLK
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: PicoFramework/app/PIO_EP/Mram_itx_seq_table/CLKARDCLK
  Logical resource: PicoFramework/app/PIO_EP/Mram_itx_seq_table/CLKARDCLK
  Location pin: RAMB18_X5Y91.CLKARDCLK
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKB)
  Physical resource: PicoFramework/app/PIO_EP/Mram_itx_seq_table/CLKBWRCLK
  Logical resource: PicoFramework/app/PIO_EP/Mram_itx_seq_table/CLKBWRCLK
  Location pin: RAMB18_X5Y91.CLKBWRCLK
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: PicoFramework/app/PIO_EP/EP_RX/Reorderer/Mram_tag_seq_end/CLKARDCLK
  Logical resource: PicoFramework/app/PIO_EP/EP_RX/Reorderer/Mram_tag_seq_end/CLKARDCLK
  Location pin: RAMB18_X5Y75.CLKARDCLK
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: PicoFramework/app/PIO_EP/EP_RX/Reorderer/Mram_tag_arr/CLKARDCLK
  Logical resource: PicoFramework/app/PIO_EP/EP_RX/Reorderer/Mram_tag_arr/CLKARDCLK
  Location pin: RAMB18_X4Y78.RDCLK
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: PicoFramework/app/PIO_EP/Mram_read_log/CLKARDCLK
  Logical resource: PicoFramework/app/PIO_EP/Mram_read_log/CLKARDCLK
  Location pin: RAMB18_X4Y79.CLKARDCLK
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: PicoFramework/app/PIO_EP/Mram_seq_push_addr_table_hi/CLKARDCLK
  Logical resource: PicoFramework/app/PIO_EP/Mram_seq_push_addr_table_hi/CLKARDCLK
  Location pin: RAMB18_X5Y90.RDCLK
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: PicoFramework/app/PIO_EP/Mram_seq_push_addr_table_lo/CLKARDCLK
  Logical resource: PicoFramework/app/PIO_EP/Mram_seq_push_addr_table_lo/CLKARDCLK
  Location pin: RAMB18_X5Y89.CLKARDCLK
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKB)
  Physical resource: PicoFramework/app/PIO_EP/Mram_seq_push_addr_table_lo/CLKBWRCLK
  Logical resource: PicoFramework/app/PIO_EP/Mram_seq_push_addr_table_lo/CLKBWRCLK
  Location pin: RAMB18_X5Y89.CLKBWRCLK
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: PicoFramework/app/PIO_EP/Mram_istream_desc_table1/CLKARDCLKL
  Logical resource: PicoFramework/app/PIO_EP/Mram_istream_desc_table1/CLKARDCLKL
  Location pin: RAMB36_X4Y44.CLKARDCLKL
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: PicoFramework/app/PIO_EP/Mram_istream_desc_table1/CLKARDCLKU
  Logical resource: PicoFramework/app/PIO_EP/Mram_istream_desc_table1/CLKARDCLKU
  Location pin: RAMB36_X4Y44.CLKARDCLKU
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKB)
  Physical resource: PicoFramework/app/PIO_EP/Mram_istream_desc_table1/CLKBWRCLKL
  Logical resource: PicoFramework/app/PIO_EP/Mram_istream_desc_table1/CLKBWRCLKL
  Location pin: RAMB36_X4Y44.CLKBWRCLKL
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKB)
  Physical resource: PicoFramework/app/PIO_EP/Mram_istream_desc_table1/CLKBWRCLKU
  Logical resource: PicoFramework/app/PIO_EP/Mram_istream_desc_table1/CLKBWRCLKU
  Location pin: RAMB36_X4Y44.CLKBWRCLKU
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: PicoFramework/app/PIO_EP/Mram_istream_desc_table2/CLKARDCLKL
  Logical resource: PicoFramework/app/PIO_EP/Mram_istream_desc_table2/CLKARDCLKL
  Location pin: RAMB36_X5Y47.CLKARDCLKL
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: PicoFramework/app/PIO_EP/Mram_istream_desc_table2/CLKARDCLKU
  Logical resource: PicoFramework/app/PIO_EP/Mram_istream_desc_table2/CLKARDCLKU
  Location pin: RAMB36_X5Y47.CLKARDCLKU
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKB)
  Physical resource: PicoFramework/app/PIO_EP/Mram_istream_desc_table2/CLKBWRCLKL
  Logical resource: PicoFramework/app/PIO_EP/Mram_istream_desc_table2/CLKBWRCLKL
  Location pin: RAMB36_X5Y47.CLKBWRCLKL
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKB)
  Physical resource: PicoFramework/app/PIO_EP/Mram_istream_desc_table2/CLKBWRCLKU
  Logical resource: PicoFramework/app/PIO_EP/Mram_istream_desc_table2/CLKBWRCLKU
  Location pin: RAMB36_X5Y47.CLKBWRCLKU
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: PicoFramework/app/PIO_EP/Mram_irem_seq_table/CLKARDCLK
  Logical resource: PicoFramework/app/PIO_EP/Mram_irem_seq_table/CLKARDCLK
  Location pin: RAMB18_X5Y93.CLKARDCLK
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKB)
  Physical resource: PicoFramework/app/PIO_EP/Mram_irem_seq_table/CLKBWRCLK
  Logical resource: PicoFramework/app/PIO_EP/Mram_irem_seq_table/CLKBWRCLK
  Location pin: RAMB18_X5Y93.CLKBWRCLK
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: PicoFramework/app/PIO_EP/Mram_last_rpt_seq_peer_table/CLKARDCLK
  Logical resource: PicoFramework/app/PIO_EP/Mram_last_rpt_seq_peer_table/CLKARDCLK
  Location pin: RAMB18_X4Y95.CLKARDCLK
  Clock network: s_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PIPE_RATE = MAXDELAY FROM TIMEGRP "MC_PIPE" 
TS_CLK_USERCLK * 0.5;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1744 paths analyzed, 968 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.445ns.
--------------------------------------------------------------------------------

Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0 (SLICE_X141Y188.C1), 15 paths
--------------------------------------------------------------------------------
Slack (setup paths):    1.555ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd9 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.364ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.103 - 0.119)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd9 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X142Y179.AQ    Tcko                  0.259   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd10
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd9
    SLICE_X143Y185.D1    net (fanout=5)        0.797   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd9
    SLICE_X143Y185.DMUX  Tilo                  0.143   PicoFramework/core/pipe_rx2_status_gt<2>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711_SW0
    SLICE_X143Y185.C6    net (fanout=1)        0.098   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/N404
    SLICE_X143Y185.C     Tilo                  0.043   PicoFramework/core/pipe_rx2_status_gt<2>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X140Y187.A2    net (fanout=2)        0.525   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X140Y187.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X141Y188.C1    net (fanout=2)        0.447   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X141Y188.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<21>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      2.364ns (0.497ns logic, 1.867ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.748ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd14 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.139ns (Levels of Logic = 4)
  Clock Path Skew:      -0.048ns (0.619 - 0.667)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd14 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X144Y187.CMUX  Tshcko                0.285   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_drp_start<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd14
    SLICE_X143Y185.D2    net (fanout=3)        0.544   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd14
    SLICE_X143Y185.DMUX  Tilo                  0.145   PicoFramework/core/pipe_rx2_status_gt<2>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711_SW0
    SLICE_X143Y185.C6    net (fanout=1)        0.098   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/N404
    SLICE_X143Y185.C     Tilo                  0.043   PicoFramework/core/pipe_rx2_status_gt<2>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X140Y187.A2    net (fanout=2)        0.525   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X140Y187.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X141Y188.C1    net (fanout=2)        0.447   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X141Y188.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<21>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      2.139ns (0.525ns logic, 1.614ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.830ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd12 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.083ns (Levels of Logic = 4)
  Clock Path Skew:      -0.022ns (0.103 - 0.125)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd12 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y185.BQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rxratedone_reg2
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd12
    SLICE_X143Y185.D4    net (fanout=4)        0.550   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd12
    SLICE_X143Y185.DMUX  Tilo                  0.145   PicoFramework/core/pipe_rx2_status_gt<2>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711_SW0
    SLICE_X143Y185.C6    net (fanout=1)        0.098   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/N404
    SLICE_X143Y185.C     Tilo                  0.043   PicoFramework/core/pipe_rx2_status_gt<2>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X140Y187.A2    net (fanout=2)        0.525   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X140Y187.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X141Y188.C1    net (fanout=2)        0.447   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X141Y188.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<21>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      2.083ns (0.463ns logic, 1.620ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.846ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd10 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.073ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.103 - 0.119)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd10 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X142Y179.DQ    Tcko                  0.259   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd10
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd10
    SLICE_X143Y185.D5    net (fanout=4)        0.507   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd10
    SLICE_X143Y185.DMUX  Tilo                  0.142   PicoFramework/core/pipe_rx2_status_gt<2>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711_SW0
    SLICE_X143Y185.C6    net (fanout=1)        0.098   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/N404
    SLICE_X143Y185.C     Tilo                  0.043   PicoFramework/core/pipe_rx2_status_gt<2>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X140Y187.A2    net (fanout=2)        0.525   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X140Y187.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X141Y188.C1    net (fanout=2)        0.447   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X141Y188.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<21>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      2.073ns (0.496ns logic, 1.577ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.967ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd21 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.950ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.103 - 0.121)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd21 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X142Y181.DQ    Tcko                  0.259   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd21
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd21
    SLICE_X143Y185.C1    net (fanout=3)        0.624   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd21
    SLICE_X143Y185.C     Tilo                  0.043   PicoFramework/core/pipe_rx2_status_gt<2>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X140Y187.A2    net (fanout=2)        0.525   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X140Y187.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X141Y188.C1    net (fanout=2)        0.447   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X141Y188.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<21>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      1.950ns (0.354ns logic, 1.596ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.984ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd6 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.933ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.103 - 0.121)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd6 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y181.DQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd6
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd6
    SLICE_X143Y185.C2    net (fanout=7)        0.643   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd6
    SLICE_X143Y185.C     Tilo                  0.043   PicoFramework/core/pipe_rx2_status_gt<2>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X140Y187.A2    net (fanout=2)        0.525   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X140Y187.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X141Y188.C1    net (fanout=2)        0.447   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X141Y188.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<21>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      1.933ns (0.318ns logic, 1.615ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.136ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd2 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.774ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.103 - 0.128)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd2 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y188.AQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd2
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd2
    SLICE_X143Y185.C3    net (fanout=3)        0.484   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd2
    SLICE_X143Y185.C     Tilo                  0.043   PicoFramework/core/pipe_rx2_status_gt<2>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X140Y187.A2    net (fanout=2)        0.525   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X140Y187.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X141Y188.C1    net (fanout=2)        0.447   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X141Y188.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<21>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      1.774ns (0.318ns logic, 1.456ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd3 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.712ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.103 - 0.127)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd3 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X140Y186.BQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd3
    SLICE_X143Y185.C4    net (fanout=5)        0.422   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start<6>
    SLICE_X143Y185.C     Tilo                  0.043   PicoFramework/core/pipe_rx2_status_gt<2>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X140Y187.A2    net (fanout=2)        0.525   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X140Y187.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X141Y188.C1    net (fanout=2)        0.447   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X141Y188.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<21>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      1.712ns (0.318ns logic, 1.394ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.217ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd1 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.693ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.103 - 0.128)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd1 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y188.AMUX  Tshcko                0.287   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd2
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd1
    SLICE_X143Y185.C5    net (fanout=3)        0.339   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_done<6>
    SLICE_X143Y185.C     Tilo                  0.043   PicoFramework/core/pipe_rx2_status_gt<2>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X140Y187.A2    net (fanout=2)        0.525   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X140Y187.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X141Y188.C1    net (fanout=2)        0.447   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X141Y188.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<21>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      1.693ns (0.382ns logic, 1.311ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.384ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd5 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.531ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.103 - 0.123)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd5 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y183.CQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_FSM_FFd11
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd5
    SLICE_X141Y187.D2    net (fanout=4)        0.551   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd5
    SLICE_X141Y187.D     Tilo                  0.043   PicoFramework/app/PIO_EP/axibuffer/wr_q_2_BRB1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371_SW0
    SLICE_X140Y187.A6    net (fanout=1)        0.215   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/N400
    SLICE_X140Y187.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X141Y188.C1    net (fanout=2)        0.447   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X141Y188.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<21>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      1.531ns (0.318ns logic, 1.213ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.424ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd11 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.491ns (Levels of Logic = 2)
  Clock Path Skew:      -0.020ns (0.103 - 0.123)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd11 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X142Y183.AQ    Tcko                  0.259   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd11
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd11
    SLICE_X140Y187.A1    net (fanout=5)        0.733   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd11
    SLICE_X140Y187.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X141Y188.C1    net (fanout=2)        0.447   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X141Y188.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<21>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      1.491ns (0.311ns logic, 1.180ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.583ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd16 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.311ns (Levels of Logic = 2)
  Clock Path Skew:      -0.041ns (0.619 - 0.660)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd16 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X144Y181.DQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd16
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd16
    SLICE_X140Y187.A3    net (fanout=5)        0.589   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd16
    SLICE_X140Y187.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X141Y188.C1    net (fanout=2)        0.447   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X141Y188.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<21>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      1.311ns (0.275ns logic, 1.036ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.593ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd8 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.326ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.103 - 0.119)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd8 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X140Y179.DQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd8
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd8
    SLICE_X140Y187.A4    net (fanout=5)        0.604   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd8
    SLICE_X140Y187.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X141Y188.C1    net (fanout=2)        0.447   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X141Y188.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<21>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      1.326ns (0.275ns logic, 1.051ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.613ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd15 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.297ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.103 - 0.128)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd15 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y187.AMUX  Tshcko                0.287   PicoFramework/core/gt_top_i/pipe_wrapper_i/sync_txdlysreset<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd15
    SLICE_X141Y187.D5    net (fanout=4)        0.253   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd15
    SLICE_X141Y187.D     Tilo                  0.043   PicoFramework/app/PIO_EP/axibuffer/wr_q_2_BRB1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371_SW0
    SLICE_X140Y187.A6    net (fanout=1)        0.215   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/N400
    SLICE_X140Y187.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X141Y188.C1    net (fanout=2)        0.447   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X141Y188.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<21>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      1.297ns (0.382ns logic, 0.915ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.912ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd19 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.001ns (Levels of Logic = 2)
  Clock Path Skew:      -0.022ns (0.103 - 0.125)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd19 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X140Y185.AQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_idle<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd19
    SLICE_X140Y187.A5    net (fanout=7)        0.279   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_idle<6>
    SLICE_X140Y187.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X141Y188.C1    net (fanout=2)        0.447   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X141Y188.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<21>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      1.001ns (0.275ns logic, 0.726ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------

Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0 (SLICE_X141Y188.A5), 15 paths
--------------------------------------------------------------------------------
Slack (setup paths):    1.559ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd14 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.328ns (Levels of Logic = 4)
  Clock Path Skew:      -0.048ns (0.619 - 0.667)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd14 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X144Y187.AMUX  Tshcko                0.287   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_drp_start<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd14
    SLICE_X140Y197.B5    net (fanout=3)        0.617   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd14
    SLICE_X140Y197.BMUX  Tilo                  0.148   PicoFramework/core/gt_top_i/pipe_wrapper_i/rxresetdone_reg2_3
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n033711_SW0
    SLICE_X140Y197.A6    net (fanout=1)        0.392   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/N420
    SLICE_X140Y197.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rxresetdone_reg2_3
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X140Y193.A6    net (fanout=2)        0.367   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X140Y193.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<5>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X141Y188.A5    net (fanout=2)        0.422   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X141Y188.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<21>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      2.328ns (0.530ns logic, 1.798ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.569ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd9 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.337ns (Levels of Logic = 4)
  Clock Path Skew:      -0.029ns (0.103 - 0.132)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd9 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X142Y199.AQ    Tcko                  0.259   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd10
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd9
    SLICE_X140Y197.B1    net (fanout=5)        0.654   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd9
    SLICE_X140Y197.BMUX  Tilo                  0.148   PicoFramework/core/gt_top_i/pipe_wrapper_i/rxresetdone_reg2_3
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n033711_SW0
    SLICE_X140Y197.A6    net (fanout=1)        0.392   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/N420
    SLICE_X140Y197.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rxresetdone_reg2_3
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X140Y193.A6    net (fanout=2)        0.367   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X140Y193.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<5>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X141Y188.A5    net (fanout=2)        0.422   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X141Y188.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<21>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      2.337ns (0.502ns logic, 1.835ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.634ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd12 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.275ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.103 - 0.129)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd12 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X142Y189.AQ    Tcko                  0.259   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_sync_i/txphaligndone_reg2
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd12
    SLICE_X140Y197.B3    net (fanout=4)        0.592   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd12
    SLICE_X140Y197.BMUX  Tilo                  0.148   PicoFramework/core/gt_top_i/pipe_wrapper_i/rxresetdone_reg2_3
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n033711_SW0
    SLICE_X140Y197.A6    net (fanout=1)        0.392   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/N420
    SLICE_X140Y197.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rxresetdone_reg2_3
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X140Y193.A6    net (fanout=2)        0.367   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X140Y193.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<5>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X141Y188.A5    net (fanout=2)        0.422   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X141Y188.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<21>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      2.275ns (0.502ns logic, 1.773ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.713ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd10 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.193ns (Levels of Logic = 4)
  Clock Path Skew:      -0.029ns (0.103 - 0.132)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd10 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X142Y199.DQ    Tcko                  0.259   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd10
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd10
    SLICE_X140Y197.B4    net (fanout=4)        0.509   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd10
    SLICE_X140Y197.BMUX  Tilo                  0.149   PicoFramework/core/gt_top_i/pipe_wrapper_i/rxresetdone_reg2_3
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n033711_SW0
    SLICE_X140Y197.A6    net (fanout=1)        0.392   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/N420
    SLICE_X140Y197.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rxresetdone_reg2_3
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X140Y193.A6    net (fanout=2)        0.367   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X140Y193.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<5>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X141Y188.A5    net (fanout=2)        0.422   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X141Y188.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<21>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      2.193ns (0.503ns logic, 1.690ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.104ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd1 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.802ns (Levels of Logic = 3)
  Clock Path Skew:      -0.029ns (0.103 - 0.132)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd1 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y197.BMUX  Tshcko                0.284   PicoFramework/core/gt_top_i/pipe_wrapper_i/resetdone_reg1_3_BRB1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd1
    SLICE_X140Y197.A1    net (fanout=3)        0.634   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_done<4>
    SLICE_X140Y197.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rxresetdone_reg2_3
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X140Y193.A6    net (fanout=2)        0.367   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X140Y193.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<5>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X141Y188.A5    net (fanout=2)        0.422   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X141Y188.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<21>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      1.802ns (0.379ns logic, 1.423ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.110ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd6 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.797ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.103 - 0.131)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd6 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X142Y193.AQ    Tcko                  0.259   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd21
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd6
    SLICE_X140Y197.A2    net (fanout=7)        0.654   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd6
    SLICE_X140Y197.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rxresetdone_reg2_3
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X140Y193.A6    net (fanout=2)        0.367   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X140Y193.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<5>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X141Y188.A5    net (fanout=2)        0.422   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X141Y188.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<21>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      1.797ns (0.354ns logic, 1.443ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.124ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd5 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.782ns (Levels of Logic = 3)
  Clock Path Skew:      -0.029ns (0.103 - 0.132)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd5 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X142Y194.AQ    Tcko                  0.259   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd5
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd5
    SLICE_X138Y193.B4    net (fanout=4)        0.442   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd5
    SLICE_X138Y193.B     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd16
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n03371_SW0
    SLICE_X140Y193.A1    net (fanout=1)        0.564   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/N416
    SLICE_X140Y193.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<5>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X141Y188.A5    net (fanout=2)        0.422   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X141Y188.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<21>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      1.782ns (0.354ns logic, 1.428ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.220ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd21 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.687ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.103 - 0.131)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd21 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X142Y193.CQ    Tcko                  0.259   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd21
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd21
    SLICE_X140Y197.A3    net (fanout=3)        0.544   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd21
    SLICE_X140Y197.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rxresetdone_reg2_3
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X140Y193.A6    net (fanout=2)        0.367   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X140Y193.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<5>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X141Y188.A5    net (fanout=2)        0.422   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X141Y188.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<21>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      1.687ns (0.354ns logic, 1.333ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.269ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd15 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.638ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.103 - 0.131)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd15 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X140Y193.DMUX  Tshcko                0.286   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<5>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd15
    SLICE_X138Y193.B5    net (fanout=4)        0.271   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd15
    SLICE_X138Y193.B     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd16
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n03371_SW0
    SLICE_X140Y193.A1    net (fanout=1)        0.564   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/N416
    SLICE_X140Y193.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<5>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X141Y188.A5    net (fanout=2)        0.422   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X141Y188.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<21>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      1.638ns (0.381ns logic, 1.257ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.444ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd3 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.462ns (Levels of Logic = 3)
  Clock Path Skew:      -0.029ns (0.103 - 0.132)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd3 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X140Y194.BQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start<5>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd3
    SLICE_X140Y197.A5    net (fanout=5)        0.355   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start<4>
    SLICE_X140Y197.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rxresetdone_reg2_3
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X140Y193.A6    net (fanout=2)        0.367   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X140Y193.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<5>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X141Y188.A5    net (fanout=2)        0.422   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X141Y188.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<21>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      1.462ns (0.318ns logic, 1.144ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.541ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd2 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.365ns (Levels of Logic = 3)
  Clock Path Skew:      -0.029ns (0.103 - 0.132)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd2 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y197.BQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/resetdone_reg1_3_BRB1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd2
    SLICE_X140Y197.A4    net (fanout=3)        0.258   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd2
    SLICE_X140Y197.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rxresetdone_reg2_3
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X140Y193.A6    net (fanout=2)        0.367   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X140Y193.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<5>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X141Y188.A5    net (fanout=2)        0.422   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X141Y188.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<21>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      1.365ns (0.318ns logic, 1.047ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.590ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd16 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.295ns (Levels of Logic = 2)
  Clock Path Skew:      -0.050ns (0.619 - 0.669)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd16 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X138Y193.DQ    Tcko                  0.259   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd16
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd16
    SLICE_X140Y193.A2    net (fanout=5)        0.562   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd16
    SLICE_X140Y193.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<5>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X141Y188.A5    net (fanout=2)        0.422   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X141Y188.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<21>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      1.295ns (0.311ns logic, 0.984ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.653ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd8 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.253ns (Levels of Logic = 2)
  Clock Path Skew:      -0.029ns (0.103 - 0.132)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd8 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y198.AQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd8
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd8
    SLICE_X140Y193.A3    net (fanout=5)        0.556   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd8
    SLICE_X140Y193.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<5>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X141Y188.A5    net (fanout=2)        0.422   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X141Y188.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<21>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      1.253ns (0.275ns logic, 0.978ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.705ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd11 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.180ns (Levels of Logic = 2)
  Clock Path Skew:      -0.050ns (0.619 - 0.669)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd11 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X138Y193.AQ    Tcko                  0.259   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd16
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd11
    SLICE_X140Y193.A4    net (fanout=5)        0.447   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd11
    SLICE_X140Y193.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<5>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X141Y188.A5    net (fanout=2)        0.422   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X141Y188.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<21>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      1.180ns (0.311ns logic, 0.869ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.844ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd19 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.062ns (Levels of Logic = 2)
  Clock Path Skew:      -0.029ns (0.103 - 0.132)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd19 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y196.AQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_idle<5>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd19
    SLICE_X140Y193.A5    net (fanout=7)        0.365   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_idle<4>
    SLICE_X140Y193.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<5>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X141Y188.A5    net (fanout=2)        0.422   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X141Y188.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<21>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      1.062ns (0.275ns logic, 0.787ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------

Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/rate_out_0 (SLICE_X141Y188.D1), 15 paths
--------------------------------------------------------------------------------
Slack (setup paths):    1.568ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_FSM_FFd14 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.319ns (Levels of Logic = 4)
  Clock Path Skew:      -0.048ns (0.619 - 0.667)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_FSM_FFd14 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X144Y187.DMUX  Tshcko                0.286   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_drp_start<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_FSM_FFd14
    SLICE_X141Y184.B4    net (fanout=3)        0.456   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_FSM_FFd14
    SLICE_X141Y184.BMUX  Tilo                  0.149   PicoFramework/core/pipe_rx4_data_gt<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm__n033711_SW0
    SLICE_X141Y184.A5    net (fanout=1)        0.232   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/N396
    SLICE_X141Y184.A     Tilo                  0.043   PicoFramework/core/pipe_rx4_data_gt<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X140Y187.C1    net (fanout=2)        0.543   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X140Y187.C     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X141Y188.D1    net (fanout=2)        0.558   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X141Y188.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<21>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      2.319ns (0.530ns logic, 1.789ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.599ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_FSM_FFd9 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.323ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (0.103 - 0.116)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_FSM_FFd9 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y177.AQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_FSM_FFd10
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_FSM_FFd9
    SLICE_X141Y184.B3    net (fanout=5)        0.524   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_FSM_FFd9
    SLICE_X141Y184.BMUX  Tilo                  0.148   PicoFramework/core/pipe_rx4_data_gt<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm__n033711_SW0
    SLICE_X141Y184.A5    net (fanout=1)        0.232   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/N396
    SLICE_X141Y184.A     Tilo                  0.043   PicoFramework/core/pipe_rx4_data_gt<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X140Y187.C1    net (fanout=2)        0.543   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X140Y187.C     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X141Y188.D1    net (fanout=2)        0.558   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X141Y188.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<21>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      2.323ns (0.466ns logic, 1.857ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.612ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_FSM_FFd10 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.310ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (0.103 - 0.116)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_FSM_FFd10 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y177.CQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_FSM_FFd10
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_FSM_FFd10
    SLICE_X141Y184.B5    net (fanout=4)        0.511   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_FSM_FFd10
    SLICE_X141Y184.BMUX  Tilo                  0.148   PicoFramework/core/pipe_rx4_data_gt<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm__n033711_SW0
    SLICE_X141Y184.A5    net (fanout=1)        0.232   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/N396
    SLICE_X141Y184.A     Tilo                  0.043   PicoFramework/core/pipe_rx4_data_gt<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X140Y187.C1    net (fanout=2)        0.543   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X140Y187.C     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X141Y188.D1    net (fanout=2)        0.558   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X141Y188.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<21>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      2.310ns (0.466ns logic, 1.844ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.656ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_FSM_FFd12 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.257ns (Levels of Logic = 4)
  Clock Path Skew:      -0.022ns (0.103 - 0.125)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_FSM_FFd12 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y185.AQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rxratedone_reg2
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_FSM_FFd12
    SLICE_X141Y184.B2    net (fanout=4)        0.458   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_FSM_FFd12
    SLICE_X141Y184.BMUX  Tilo                  0.148   PicoFramework/core/pipe_rx4_data_gt<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm__n033711_SW0
    SLICE_X141Y184.A5    net (fanout=1)        0.232   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/N396
    SLICE_X141Y184.A     Tilo                  0.043   PicoFramework/core/pipe_rx4_data_gt<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X140Y187.C1    net (fanout=2)        0.543   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X140Y187.C     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X141Y188.D1    net (fanout=2)        0.558   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X141Y188.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<21>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      2.257ns (0.466ns logic, 1.791ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.891ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_FSM_FFd6 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.030ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.103 - 0.117)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_FSM_FFd6 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y178.AQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_FSM_FFd6
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_FSM_FFd6
    SLICE_X141Y184.A1    net (fanout=7)        0.611   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_FSM_FFd6
    SLICE_X141Y184.A     Tilo                  0.043   PicoFramework/core/pipe_rx4_data_gt<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X140Y187.C1    net (fanout=2)        0.543   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X140Y187.C     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X141Y188.D1    net (fanout=2)        0.558   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X141Y188.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<21>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      2.030ns (0.318ns logic, 1.712ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.955ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_FSM_FFd2 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.960ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.103 - 0.123)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_FSM_FFd2 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X140Y183.AQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_FSM_FFd2
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_FSM_FFd2
    SLICE_X141Y184.A2    net (fanout=3)        0.541   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_FSM_FFd2
    SLICE_X141Y184.A     Tilo                  0.043   PicoFramework/core/pipe_rx4_data_gt<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X140Y187.C1    net (fanout=2)        0.543   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X140Y187.C     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X141Y188.D1    net (fanout=2)        0.558   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X141Y188.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<21>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      1.960ns (0.318ns logic, 1.642ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.043ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_FSM_FFd21 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.874ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.103 - 0.121)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_FSM_FFd21 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y181.AQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd6
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_FSM_FFd21
    SLICE_X141Y184.A3    net (fanout=3)        0.455   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_FSM_FFd21
    SLICE_X141Y184.A     Tilo                  0.043   PicoFramework/core/pipe_rx4_data_gt<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X140Y187.C1    net (fanout=2)        0.543   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X140Y187.C     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X141Y188.D1    net (fanout=2)        0.558   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X141Y188.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<21>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      1.874ns (0.318ns logic, 1.556ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.058ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_FSM_FFd3 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.853ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.103 - 0.127)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_FSM_FFd3 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X140Y186.DQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_FSM_FFd3
    SLICE_X141Y184.A4    net (fanout=5)        0.434   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start<7>
    SLICE_X141Y184.A     Tilo                  0.043   PicoFramework/core/pipe_rx4_data_gt<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X140Y187.C1    net (fanout=2)        0.543   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X140Y187.C     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X141Y188.D1    net (fanout=2)        0.558   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X141Y188.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<21>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      1.853ns (0.318ns logic, 1.535ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.069ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_FSM_FFd5 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.852ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.103 - 0.117)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_FSM_FFd5 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y178.CQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_FSM_FFd5
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_FSM_FFd5
    SLICE_X139Y186.A2    net (fanout=4)        0.696   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_FSM_FFd5
    SLICE_X139Y186.A     Tilo                  0.043   PicoFramework/app/PIO_EP/req_td
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm__n03371_SW0
    SLICE_X140Y187.C6    net (fanout=1)        0.280   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/N392
    SLICE_X140Y187.C     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X141Y188.D1    net (fanout=2)        0.558   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X141Y188.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<21>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      1.852ns (0.318ns logic, 1.534ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.194ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_FSM_FFd15 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.697ns (Levels of Logic = 3)
  Clock Path Skew:      -0.044ns (0.619 - 0.663)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_FSM_FFd15 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X137Y185.CQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_FSM_FFd15
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_FSM_FFd15
    SLICE_X139Y186.A1    net (fanout=4)        0.541   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_FSM_FFd15
    SLICE_X139Y186.A     Tilo                  0.043   PicoFramework/app/PIO_EP/req_td
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm__n03371_SW0
    SLICE_X140Y187.C6    net (fanout=1)        0.280   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/N392
    SLICE_X140Y187.C     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X141Y188.D1    net (fanout=2)        0.558   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X141Y188.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<21>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      1.697ns (0.318ns logic, 1.379ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.239ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_FSM_FFd1 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.676ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.103 - 0.123)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_FSM_FFd1 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X140Y183.AMUX  Tshcko                0.287   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_FSM_FFd2
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_FSM_FFd1
    SLICE_X141Y184.A6    net (fanout=3)        0.193   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_done<7>
    SLICE_X141Y184.A     Tilo                  0.043   PicoFramework/core/pipe_rx4_data_gt<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X140Y187.C1    net (fanout=2)        0.543   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X140Y187.C     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X141Y188.D1    net (fanout=2)        0.558   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X141Y188.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<21>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      1.676ns (0.382ns logic, 1.294ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.307ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_FSM_FFd19 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.606ns (Levels of Logic = 2)
  Clock Path Skew:      -0.022ns (0.103 - 0.125)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_FSM_FFd19 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X140Y185.CQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_idle<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_FSM_FFd19
    SLICE_X140Y187.C2    net (fanout=7)        0.773   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_idle<7>
    SLICE_X140Y187.C     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X141Y188.D1    net (fanout=2)        0.558   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X141Y188.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<21>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      1.606ns (0.275ns logic, 1.331ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.393ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_FSM_FFd8 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.529ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.103 - 0.116)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_FSM_FFd8 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X140Y177.AQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_FSM_FFd8
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_FSM_FFd8
    SLICE_X140Y187.C5    net (fanout=5)        0.696   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_FSM_FFd8
    SLICE_X140Y187.C     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X141Y188.D1    net (fanout=2)        0.558   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X141Y188.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<21>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      1.529ns (0.275ns logic, 1.254ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.421ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_FSM_FFd16 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.494ns (Levels of Logic = 2)
  Clock Path Skew:      -0.020ns (0.103 - 0.123)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_FSM_FFd16 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y183.AQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_FSM_FFd11
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_FSM_FFd16
    SLICE_X140Y187.C3    net (fanout=5)        0.661   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_FSM_FFd16
    SLICE_X140Y187.C     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X141Y188.D1    net (fanout=2)        0.558   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X141Y188.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<21>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      1.494ns (0.275ns logic, 1.219ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.560ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_FSM_FFd11 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.355ns (Levels of Logic = 2)
  Clock Path Skew:      -0.020ns (0.103 - 0.123)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_FSM_FFd11 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y183.DQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_FSM_FFd11
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_FSM_FFd11
    SLICE_X140Y187.C4    net (fanout=5)        0.522   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_FSM_FFd11
    SLICE_X140Y187.C     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X141Y188.D1    net (fanout=2)        0.558   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X141Y188.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<21>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      1.355ns (0.275ns logic, 1.080ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_PIPE_RATE = MAXDELAY FROM TIMEGRP "MC_PIPE" TS_CLK_USERCLK * 0.5;
--------------------------------------------------------------------------------

Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd10 (SLICE_X142Y199.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.058ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/txresetdone_reg2 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.274ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.216ns (0.793 - 0.577)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/txresetdone_reg2 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X145Y203.BMUX  Tshcko                0.127   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_sync_i/txsync_start_reg2
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/txresetdone_reg2
    SLICE_X142Y199.D5    net (fanout=2)        0.206   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/txresetdone_reg2
    SLICE_X142Y199.CLK   Tah         (-Th)     0.059   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd10
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd10-In1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd10
    -------------------------------------------------  ---------------------------
    Total                                      0.274ns (0.068ns logic, 0.206ns route)
                                                       (24.8% logic, 75.2% route)
--------------------------------------------------------------------------------

Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/rate_idle_reg1_4 (SLICE_X145Y202.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.076ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd19 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/rate_idle_reg1_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.269ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.193ns (0.784 - 0.591)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd19 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/rate_idle_reg1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y196.AQ    Tcko                  0.100   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_idle<5>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd19
    SLICE_X145Y202.A5    net (fanout=7)        0.214   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_idle<4>
    SLICE_X145Y202.CLK   Tah         (-Th)     0.045   PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllreset_in_reg1<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_idle<4>_rt
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/rate_idle_reg1_4
    -------------------------------------------------  ---------------------------
    Total                                      0.269ns (0.055ns logic, 0.214ns route)
                                                       (20.4% logic, 79.6% route)
--------------------------------------------------------------------------------

Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllreset_in_reg1_4 (SLICE_X145Y202.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.100ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/qpllreset (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllreset_in_reg1_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.293ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.193ns (0.784 - 0.591)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/qpllreset to PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllreset_in_reg1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X140Y194.AQ    Tcko                  0.100   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start<5>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/qpllreset
    SLICE_X145Y202.AX    net (fanout=2)        0.233   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllreset<4>
    SLICE_X145Y202.CLK   Tckdi       (-Th)     0.040   PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllreset_in_reg1<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllreset_in_reg1_4
    -------------------------------------------------  ---------------------------
    Total                                      0.293ns (0.060ns logic, 0.233ns route)
                                                       (20.5% logic, 79.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_400 = PERIOD TIMEGRP "TNM_clk_400" 2.5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.778ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_400 = PERIOD TIMEGRP "TNM_clk_400" 2.5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.429ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.071ns (933.707MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKOUT0
  Logical resource: mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKOUT0
  Location pin: PLLE2_ADV_X1Y1.CLKOUT0
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 0.429ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.071ns (933.707MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKOUT1
  Logical resource: mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKOUT1
  Location pin: PLLE2_ADV_X1Y1.CLKOUT1
  Clock network: mig_DDR3_0/mem_refclk
--------------------------------------------------------------------------------
Slack: 0.722ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.500ns
  Low pulse: 1.250ns
  Low pulse limit: 0.889ns (Tmmcmpw_CLKIN1_400_450)
  Physical resource: mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKIN1
  Logical resource: mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKIN1
  Location pin: PLLE2_ADV_X1Y1.CLKIN1
  Clock network: mig_DDR3_0/mmcm_clk
--------------------------------------------------------------------------------
Slack: 0.722ns (period - (min high pulse limit / (high pulse / period)))
  Period: 2.500ns
  High pulse: 1.250ns
  High pulse limit: 0.889ns (Tmmcmpw_CLKIN1_400_450)
  Physical resource: mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKIN1
  Logical resource: mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKIN1
  Location pin: PLLE2_ADV_X1Y1.CLKIN1
  Clock network: mig_DDR3_0/mmcm_clk
--------------------------------------------------------------------------------
Slack: 1.429ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.071ns (933.707MHz) (Tpllper_CLKIN(Finmax))
  Physical resource: mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKIN1
  Logical resource: mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKIN1
  Location pin: PLLE2_ADV_X1Y1.CLKIN1
  Clock network: mig_DDR3_0/mmcm_clk
--------------------------------------------------------------------------------
Slack: 4.929ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.071ns (933.707MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKOUT3
  Logical resource: mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKOUT3
  Location pin: PLLE2_ADV_X1Y1.CLKOUT3
  Clock network: mig_DDR3_0/u_ddr3_infrastructure/pll_clk3
--------------------------------------------------------------------------------
Slack: 6.429ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 1.071ns (933.707MHz) (Tpllper_CLKFB)
  Physical resource: mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKFBOUT
  Logical resource: mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKFBOUT
  Location pin: PLLE2_ADV_X1Y1.CLKFBOUT
  Clock network: mig_DDR3_0/u_ddr3_infrastructure/pll_clkfbout
--------------------------------------------------------------------------------
Slack: 22.929ns (period - min period limit)
  Period: 24.000ns
  Min period limit: 1.071ns (933.707MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKOUT2
  Logical resource: mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKOUT2
  Location pin: PLLE2_ADV_X1Y1.CLKOUT2
  Clock network: mig_DDR3_0/sync_pulse
--------------------------------------------------------------------------------
Slack: 50.133ns (max period limit - period)
  Period: 2.500ns
  Max period limit: 52.633ns (18.999MHz) (Tpllper_CLKIN)
  Physical resource: mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKIN1
  Logical resource: mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKIN1
  Location pin: PLLE2_ADV_X1Y1.CLKIN1
  Clock network: mig_DDR3_0/mmcm_clk
--------------------------------------------------------------------------------
Slack: 136.000ns (max period limit - period)
  Period: 24.000ns
  Max period limit: 160.000ns (6.250MHz) (Tpllper_CLKOUT)
  Physical resource: mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKOUT2
  Logical resource: mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKOUT2
  Location pin: PLLE2_ADV_X1Y1.CLKOUT2
  Clock network: mig_DDR3_0/sync_pulse
--------------------------------------------------------------------------------
Slack: 152.500ns (max period limit - period)
  Period: 7.500ns
  Max period limit: 160.000ns (6.250MHz) (Tpllper_CLKFB)
  Physical resource: mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKFBOUT
  Logical resource: mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKFBOUT
  Location pin: PLLE2_ADV_X1Y1.CLKFBOUT
  Clock network: mig_DDR3_0/u_ddr3_infrastructure/pll_clkfbout
--------------------------------------------------------------------------------
Slack: 154.000ns (max period limit - period)
  Period: 6.000ns
  Max period limit: 160.000ns (6.250MHz) (Tpllper_CLKOUT)
  Physical resource: mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKOUT3
  Logical resource: mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKOUT3
  Location pin: PLLE2_ADV_X1Y1.CLKOUT3
  Clock network: mig_DDR3_0/u_ddr3_infrastructure/pll_clk3
--------------------------------------------------------------------------------
Slack: 158.500ns (max period limit - period)
  Period: 1.500ns
  Max period limit: 160.000ns (6.250MHz) (Tpllper_CLKOUT)
  Physical resource: mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKOUT0
  Logical resource: mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKOUT0
  Location pin: PLLE2_ADV_X1Y1.CLKOUT0
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 158.500ns (max period limit - period)
  Period: 1.500ns
  Max period limit: 160.000ns (6.250MHz) (Tpllper_CLKOUT)
  Physical resource: mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKOUT1
  Logical resource: mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKOUT1
  Location pin: PLLE2_ADV_X1Y1.CLKOUT1
  Clock network: mig_DDR3_0/mem_refclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ISERDES_CLOCK = PERIOD TIMEGRP "TNM_ISERDES_CLK" 1.5 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.070ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ISERDES_CLOCK = PERIOD TIMEGRP "TNM_ISERDES_CLK" 1.5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y40.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y40.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y14.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y14.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y42.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y42.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y35.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y35.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y134.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y134.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y114.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y114.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y29.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y29.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y24.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y24.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y33.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y33.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y16.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y16.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y18.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y18.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y1.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y1.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y124.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y124.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y126.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y126.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y147.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y147.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MULTICYCLEPATH_DEVICE_TEMP_SYNC = MAXDELAY TO TIMEGRP     
    "TNM_MULTICYCLEPATH_DEVICE_TEMP_SYNC" 20 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 30 paths analyzed, 20 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.554ns.
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_11 (SLICE_X110Y148.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  17.446ns (requirement - data path)
  Source:               clk_400_p (PAD)
  Destination:          mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.554ns (Levels of Logic = 4)

  Maximum Data Path at Slow Process Corner: clk_400_p to mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_11
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    AE10.I                   Tiopi                 0.818   clk_400_p
                                                           clk_400_p
                                                           mig_DDR3_0/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/IBUFDS
    PLLE2_ADV_X1Y1.CLKIN1    net (fanout=1)        1.098   mig_DDR3_0/mmcm_clk
    PLLE2_ADV_X1Y1.CLKOUT3   Tpllcko_CLK           0.077   mig_DDR3_0/u_ddr3_infrastructure/plle2_i
                                                           mig_DDR3_0/u_ddr3_infrastructure/plle2_i
    MMCME2_ADV_X1Y1.CLKIN1   net (fanout=1)        0.838   mig_DDR3_0/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1.CLKFBOUT Tmmcmcko_CLKFBOUT    -3.918   mig_DDR3_0/u_ddr3_infrastructure/mmcm_i
                                                           mig_DDR3_0/u_ddr3_infrastructure/mmcm_i
    BUFGCTRL_X0Y4.I0         net (fanout=1)        2.130   mig_DDR3_0/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y4.O          Tbccko_O              0.093   mig_DDR3_0/u_ddr3_infrastructure/u_bufg_clkdiv0
                                                           mig_DDR3_0/u_ddr3_infrastructure/u_bufg_clkdiv0
    SLICE_X110Y148.CLK       net (fanout=7316)     1.418   c0_clk
    -----------------------------------------------------  ---------------------------
    Total                                          2.554ns (-2.930ns logic, 5.484ns route)

--------------------------------------------------------------------------------
Slack (slowest paths):  17.446ns (requirement - data path)
  Source:               clk_400_n (PAD)
  Destination:          mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.554ns (Levels of Logic = 5)

  Maximum Data Path at Slow Process Corner: clk_400_n to mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_11
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    AF10.PADOUT              Tiopp                 0.000   clk_400_n
                                                           clk_400_n
                                                           mig_DDR3_0/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/SLAVEBUF.DIFFIN
    AE10.DIFFI_IN            net (fanout=1)        0.000   mig_DDR3_0/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/SLAVEBUF.DIFFIN
    AE10.I                   Tiodi                 0.818   clk_400_p
                                                           mig_DDR3_0/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/IBUFDS
    PLLE2_ADV_X1Y1.CLKIN1    net (fanout=1)        1.098   mig_DDR3_0/mmcm_clk
    PLLE2_ADV_X1Y1.CLKOUT3   Tpllcko_CLK           0.077   mig_DDR3_0/u_ddr3_infrastructure/plle2_i
                                                           mig_DDR3_0/u_ddr3_infrastructure/plle2_i
    MMCME2_ADV_X1Y1.CLKIN1   net (fanout=1)        0.838   mig_DDR3_0/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1.CLKFBOUT Tmmcmcko_CLKFBOUT    -3.918   mig_DDR3_0/u_ddr3_infrastructure/mmcm_i
                                                           mig_DDR3_0/u_ddr3_infrastructure/mmcm_i
    BUFGCTRL_X0Y4.I0         net (fanout=1)        2.130   mig_DDR3_0/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y4.O          Tbccko_O              0.093   mig_DDR3_0/u_ddr3_infrastructure/u_bufg_clkdiv0
                                                           mig_DDR3_0/u_ddr3_infrastructure/u_bufg_clkdiv0
    SLICE_X110Y148.CLK       net (fanout=7316)     1.418   c0_clk
    -----------------------------------------------------  ---------------------------
    Total                                          2.554ns (-2.930ns logic, 5.484ns route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_9 (SLICE_X103Y148.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  17.454ns (requirement - data path)
  Source:               clk_400_p (PAD)
  Destination:          mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.546ns (Levels of Logic = 4)

  Maximum Data Path at Slow Process Corner: clk_400_p to mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_9
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    AE10.I                   Tiopi                 0.818   clk_400_p
                                                           clk_400_p
                                                           mig_DDR3_0/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/IBUFDS
    PLLE2_ADV_X1Y1.CLKIN1    net (fanout=1)        1.098   mig_DDR3_0/mmcm_clk
    PLLE2_ADV_X1Y1.CLKOUT3   Tpllcko_CLK           0.077   mig_DDR3_0/u_ddr3_infrastructure/plle2_i
                                                           mig_DDR3_0/u_ddr3_infrastructure/plle2_i
    MMCME2_ADV_X1Y1.CLKIN1   net (fanout=1)        0.838   mig_DDR3_0/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1.CLKFBOUT Tmmcmcko_CLKFBOUT    -3.918   mig_DDR3_0/u_ddr3_infrastructure/mmcm_i
                                                           mig_DDR3_0/u_ddr3_infrastructure/mmcm_i
    BUFGCTRL_X0Y4.I0         net (fanout=1)        2.130   mig_DDR3_0/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y4.O          Tbccko_O              0.093   mig_DDR3_0/u_ddr3_infrastructure/u_bufg_clkdiv0
                                                           mig_DDR3_0/u_ddr3_infrastructure/u_bufg_clkdiv0
    SLICE_X103Y148.CLK       net (fanout=7316)     1.410   c0_clk
    -----------------------------------------------------  ---------------------------
    Total                                          2.546ns (-2.930ns logic, 5.476ns route)

--------------------------------------------------------------------------------
Slack (slowest paths):  17.454ns (requirement - data path)
  Source:               clk_400_n (PAD)
  Destination:          mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.546ns (Levels of Logic = 5)

  Maximum Data Path at Slow Process Corner: clk_400_n to mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_9
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    AF10.PADOUT              Tiopp                 0.000   clk_400_n
                                                           clk_400_n
                                                           mig_DDR3_0/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/SLAVEBUF.DIFFIN
    AE10.DIFFI_IN            net (fanout=1)        0.000   mig_DDR3_0/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/SLAVEBUF.DIFFIN
    AE10.I                   Tiodi                 0.818   clk_400_p
                                                           mig_DDR3_0/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/IBUFDS
    PLLE2_ADV_X1Y1.CLKIN1    net (fanout=1)        1.098   mig_DDR3_0/mmcm_clk
    PLLE2_ADV_X1Y1.CLKOUT3   Tpllcko_CLK           0.077   mig_DDR3_0/u_ddr3_infrastructure/plle2_i
                                                           mig_DDR3_0/u_ddr3_infrastructure/plle2_i
    MMCME2_ADV_X1Y1.CLKIN1   net (fanout=1)        0.838   mig_DDR3_0/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1.CLKFBOUT Tmmcmcko_CLKFBOUT    -3.918   mig_DDR3_0/u_ddr3_infrastructure/mmcm_i
                                                           mig_DDR3_0/u_ddr3_infrastructure/mmcm_i
    BUFGCTRL_X0Y4.I0         net (fanout=1)        2.130   mig_DDR3_0/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y4.O          Tbccko_O              0.093   mig_DDR3_0/u_ddr3_infrastructure/u_bufg_clkdiv0
                                                           mig_DDR3_0/u_ddr3_infrastructure/u_bufg_clkdiv0
    SLICE_X103Y148.CLK       net (fanout=7316)     1.410   c0_clk
    -----------------------------------------------------  ---------------------------
    Total                                          2.546ns (-2.930ns logic, 5.476ns route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_3 (SLICE_X117Y150.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  17.616ns (requirement - data path)
  Source:               clk_400_p (PAD)
  Destination:          mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.384ns (Levels of Logic = 4)

  Maximum Data Path at Slow Process Corner: clk_400_p to mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_3
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    AE10.I                   Tiopi                 0.818   clk_400_p
                                                           clk_400_p
                                                           mig_DDR3_0/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/IBUFDS
    PLLE2_ADV_X1Y1.CLKIN1    net (fanout=1)        1.098   mig_DDR3_0/mmcm_clk
    PLLE2_ADV_X1Y1.CLKOUT3   Tpllcko_CLK           0.077   mig_DDR3_0/u_ddr3_infrastructure/plle2_i
                                                           mig_DDR3_0/u_ddr3_infrastructure/plle2_i
    MMCME2_ADV_X1Y1.CLKIN1   net (fanout=1)        0.838   mig_DDR3_0/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1.CLKFBOUT Tmmcmcko_CLKFBOUT    -3.918   mig_DDR3_0/u_ddr3_infrastructure/mmcm_i
                                                           mig_DDR3_0/u_ddr3_infrastructure/mmcm_i
    BUFGCTRL_X0Y4.I0         net (fanout=1)        2.130   mig_DDR3_0/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y4.O          Tbccko_O              0.093   mig_DDR3_0/u_ddr3_infrastructure/u_bufg_clkdiv0
                                                           mig_DDR3_0/u_ddr3_infrastructure/u_bufg_clkdiv0
    SLICE_X117Y150.CLK       net (fanout=7316)     1.248   c0_clk
    -----------------------------------------------------  ---------------------------
    Total                                          2.384ns (-2.930ns logic, 5.314ns route)

--------------------------------------------------------------------------------
Slack (slowest paths):  17.616ns (requirement - data path)
  Source:               clk_400_n (PAD)
  Destination:          mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.384ns (Levels of Logic = 5)

  Maximum Data Path at Slow Process Corner: clk_400_n to mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_3
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    AF10.PADOUT              Tiopp                 0.000   clk_400_n
                                                           clk_400_n
                                                           mig_DDR3_0/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/SLAVEBUF.DIFFIN
    AE10.DIFFI_IN            net (fanout=1)        0.000   mig_DDR3_0/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/SLAVEBUF.DIFFIN
    AE10.I                   Tiodi                 0.818   clk_400_p
                                                           mig_DDR3_0/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/IBUFDS
    PLLE2_ADV_X1Y1.CLKIN1    net (fanout=1)        1.098   mig_DDR3_0/mmcm_clk
    PLLE2_ADV_X1Y1.CLKOUT3   Tpllcko_CLK           0.077   mig_DDR3_0/u_ddr3_infrastructure/plle2_i
                                                           mig_DDR3_0/u_ddr3_infrastructure/plle2_i
    MMCME2_ADV_X1Y1.CLKIN1   net (fanout=1)        0.838   mig_DDR3_0/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1.CLKFBOUT Tmmcmcko_CLKFBOUT    -3.918   mig_DDR3_0/u_ddr3_infrastructure/mmcm_i
                                                           mig_DDR3_0/u_ddr3_infrastructure/mmcm_i
    BUFGCTRL_X0Y4.I0         net (fanout=1)        2.130   mig_DDR3_0/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y4.O          Tbccko_O              0.093   mig_DDR3_0/u_ddr3_infrastructure/u_bufg_clkdiv0
                                                           mig_DDR3_0/u_ddr3_infrastructure/u_bufg_clkdiv0
    SLICE_X117Y150.CLK       net (fanout=7316)     1.248   c0_clk
    -----------------------------------------------------  ---------------------------
    Total                                          2.384ns (-2.930ns logic, 5.314ns route)

--------------------------------------------------------------------------------
Hold Paths: TS_MULTICYCLEPATH_DEVICE_TEMP_SYNC = MAXDELAY TO TIMEGRP         "TNM_MULTICYCLEPATH_DEVICE_TEMP_SYNC" 20 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_7 (SLICE_X113Y152.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.634ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PicoFramework/app/SystemMonitor/temp_5 (FF)
  Destination:          mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.634ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         PicoFramework/app/SystemMonitor/PicoClkCnt_5_BUFG rising
  Destination Clock:    c0_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PicoFramework/app/SystemMonitor/temp_5 to mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y177.BQ    Tcko                  0.100   temp<7>
                                                       PicoFramework/app/SystemMonitor/temp_5
    SLICE_X113Y152.D3    net (fanout=2)        0.579   temp<5>
    SLICE_X113Y152.CLK   Tah         (-Th)     0.045   mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r5<7>
                                                       temp<5>_rt
                                                       mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_7
    -------------------------------------------------  ---------------------------
    Total                                      0.634ns (0.055ns logic, 0.579ns route)
                                                       (8.7% logic, 91.3% route)
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_8 (SLICE_X111Y151.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.674ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PicoFramework/app/SystemMonitor/temp_6 (FF)
  Destination:          mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.674ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         PicoFramework/app/SystemMonitor/PicoClkCnt_5_BUFG rising
  Destination Clock:    c0_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PicoFramework/app/SystemMonitor/temp_6 to mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y177.CQ    Tcko                  0.100   temp<7>
                                                       PicoFramework/app/SystemMonitor/temp_6
    SLICE_X111Y151.D4    net (fanout=2)        0.619   temp<6>
    SLICE_X111Y151.CLK   Tah         (-Th)     0.045   mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r5<8>
                                                       temp<6>_rt
                                                       mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_8
    -------------------------------------------------  ---------------------------
    Total                                      0.674ns (0.055ns logic, 0.619ns route)
                                                       (8.2% logic, 91.8% route)
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_6 (SLICE_X112Y154.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.688ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PicoFramework/app/SystemMonitor/temp_4 (FF)
  Destination:          mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.688ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         PicoFramework/app/SystemMonitor/PicoClkCnt_5_BUFG rising
  Destination Clock:    c0_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PicoFramework/app/SystemMonitor/temp_4 to mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y177.AQ    Tcko                  0.100   temp<7>
                                                       PicoFramework/app/SystemMonitor/temp_4
    SLICE_X112Y154.D1    net (fanout=2)        0.630   temp<4>
    SLICE_X112Y154.CLK   Tah         (-Th)     0.042   mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r5<6>
                                                       temp<4>_rt
                                                       mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_6
    -------------------------------------------------  ---------------------------
    Total                                      0.688ns (0.058ns logic, 0.630ns route)
                                                       (8.4% logic, 91.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_c0_axi_clk_to_s_clk_path" TIG;

 5250 paths analyzed, 5250 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point UserWrapper/UserModule/engine_gen[0].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMC (SLICE_X132Y266.C1), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.713ns (data path)
  Source:               UserWrapper/UserModule/engine_gen[0].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[0].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMC (RAM)
  Data Path Delay:      3.713ns (Levels of Logic = 1)
  Source Clock:         UserWrapper/c0_axi_clk<1> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[0].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0 to UserWrapper/UserModule/engine_gen[0].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y297.CQ    Tcko                  0.259   UserWrapper/UserModule/engine_gen[0].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<0>
                                                       UserWrapper/UserModule/engine_gen[0].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0
    SLICE_X115Y284.C5    net (fanout=6)        0.709   UserWrapper/UserModule/engine_gen[0].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<0>
    SLICE_X115Y284.C     Tilo                  0.043   UserWrapper/UserModule/engine_gen[0].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rd_pntr_plus1<0>_inv
                                                       UserWrapper/UserModule/engine_gen[0].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[3]_GND_23_o_add_0_OUT_xor<0>11_INV_0
    SLICE_X132Y266.C1    net (fanout=65)       2.702   UserWrapper/UserModule/engine_gen[0].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rd_pntr_plus1<0>_inv
    -------------------------------------------------  ---------------------------
    Total                                      3.713ns (0.302ns logic, 3.411ns route)
                                                       (8.1% logic, 91.9% route)

--------------------------------------------------------------------------------

Paths for end point UserWrapper/UserModule/engine_gen[0].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMC_D1 (SLICE_X132Y266.C1), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.713ns (data path)
  Source:               UserWrapper/UserModule/engine_gen[0].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[0].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMC_D1 (RAM)
  Data Path Delay:      3.713ns (Levels of Logic = 1)
  Source Clock:         UserWrapper/c0_axi_clk<1> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[0].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0 to UserWrapper/UserModule/engine_gen[0].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y297.CQ    Tcko                  0.259   UserWrapper/UserModule/engine_gen[0].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<0>
                                                       UserWrapper/UserModule/engine_gen[0].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0
    SLICE_X115Y284.C5    net (fanout=6)        0.709   UserWrapper/UserModule/engine_gen[0].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<0>
    SLICE_X115Y284.C     Tilo                  0.043   UserWrapper/UserModule/engine_gen[0].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rd_pntr_plus1<0>_inv
                                                       UserWrapper/UserModule/engine_gen[0].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[3]_GND_23_o_add_0_OUT_xor<0>11_INV_0
    SLICE_X132Y266.C1    net (fanout=65)       2.702   UserWrapper/UserModule/engine_gen[0].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rd_pntr_plus1<0>_inv
    -------------------------------------------------  ---------------------------
    Total                                      3.713ns (0.302ns logic, 3.411ns route)
                                                       (8.1% logic, 91.9% route)

--------------------------------------------------------------------------------

Paths for end point UserWrapper/UserModule/engine_gen[0].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMA (SLICE_X132Y266.A1), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.542ns (data path)
  Source:               UserWrapper/UserModule/engine_gen[0].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[0].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMA (RAM)
  Data Path Delay:      3.542ns (Levels of Logic = 1)
  Source Clock:         UserWrapper/c0_axi_clk<1> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[0].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0 to UserWrapper/UserModule/engine_gen[0].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y297.CQ    Tcko                  0.259   UserWrapper/UserModule/engine_gen[0].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<0>
                                                       UserWrapper/UserModule/engine_gen[0].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0
    SLICE_X115Y284.C5    net (fanout=6)        0.709   UserWrapper/UserModule/engine_gen[0].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<0>
    SLICE_X115Y284.C     Tilo                  0.043   UserWrapper/UserModule/engine_gen[0].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rd_pntr_plus1<0>_inv
                                                       UserWrapper/UserModule/engine_gen[0].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[3]_GND_23_o_add_0_OUT_xor<0>11_INV_0
    SLICE_X132Y266.A1    net (fanout=65)       2.531   UserWrapper/UserModule/engine_gen[0].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rd_pntr_plus1<0>_inv
    -------------------------------------------------  ---------------------------
    Total                                      3.542ns (0.302ns logic, 3.240ns route)
                                                       (8.5% logic, 91.5% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_c0_axi_clk_to_s_clk_path" TIG;
--------------------------------------------------------------------------------

Paths for end point UserWrapper/UserModule/engine_gen[6].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0 (SLICE_X58Y95.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.323ns (datapath - clock path skew - uncertainty)
  Source:               UserWrapper/UserModule/engine_gen[6].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[6].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0 (FF)
  Data Path Delay:      0.170ns (Levels of Logic = 0)
  Clock Path Skew:      0.178ns (0.886 - 0.708)
  Source Clock:         UserWrapper/c0_axi_clk<1> rising at 6.666ns
  Destination Clock:    s_clk rising at 4.000ns
  Clock Uncertainty:    0.315ns

  Clock Uncertainty:          0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.185ns

  Minimum Data Path at Fast Process Corner: UserWrapper/UserModule/engine_gen[6].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0 to UserWrapper/UserModule/engine_gen[6].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y95.AQ      Tcko                  0.100   UserWrapper/UserModule/engine_gen[6].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<3>
                                                       UserWrapper/UserModule/engine_gen[6].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0
    SLICE_X58Y95.AX      net (fanout=1)        0.107   UserWrapper/UserModule/engine_gen[6].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<0>
    SLICE_X58Y95.CLK     Tckdi       (-Th)     0.037   UserWrapper/UserModule/engine_gen[6].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg<1>
                                                       UserWrapper/UserModule/engine_gen[6].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      0.170ns (0.063ns logic, 0.107ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------

Paths for end point UserWrapper/UserModule/engine_gen[4].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2 (SLICE_X153Y137.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.319ns (datapath - clock path skew - uncertainty)
  Source:               UserWrapper/UserModule/engine_gen[4].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[4].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2 (FF)
  Data Path Delay:      0.154ns (Levels of Logic = 0)
  Clock Path Skew:      0.158ns (0.892 - 0.734)
  Source Clock:         UserWrapper/c0_axi_clk<1> rising at 6.666ns
  Destination Clock:    s_clk rising at 4.000ns
  Clock Uncertainty:    0.315ns

  Clock Uncertainty:          0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.185ns

  Minimum Data Path at Fast Process Corner: UserWrapper/UserModule/engine_gen[4].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2 to UserWrapper/UserModule/engine_gen[4].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X151Y137.BQ    Tcko                  0.100   UserWrapper/UserModule/engine_gen[4].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<3>
                                                       UserWrapper/UserModule/engine_gen[4].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2
    SLICE_X153Y137.AX    net (fanout=1)        0.094   UserWrapper/UserModule/engine_gen[4].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<2>
    SLICE_X153Y137.CLK   Tckdi       (-Th)     0.040   UserWrapper/UserModule/engine_gen[4].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg<3>
                                                       UserWrapper/UserModule/engine_gen[4].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      0.154ns (0.060ns logic, 0.094ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------

Paths for end point UserWrapper/UserModule/engine_gen[9].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0 (SLICE_X97Y294.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.314ns (datapath - clock path skew - uncertainty)
  Source:               UserWrapper/UserModule/engine_gen[9].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[9].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0 (FF)
  Data Path Delay:      0.165ns (Levels of Logic = 0)
  Clock Path Skew:      0.164ns (0.841 - 0.677)
  Source Clock:         UserWrapper/c0_axi_clk<1> rising at 6.666ns
  Destination Clock:    s_clk rising at 4.000ns
  Clock Uncertainty:    0.315ns

  Clock Uncertainty:          0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.185ns

  Minimum Data Path at Fast Process Corner: UserWrapper/UserModule/engine_gen[9].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0 to UserWrapper/UserModule/engine_gen[9].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y292.AQ     Tcko                  0.100   UserWrapper/UserModule/engine_gen[9].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<3>
                                                       UserWrapper/UserModule/engine_gen[9].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0
    SLICE_X97Y294.AX     net (fanout=1)        0.105   UserWrapper/UserModule/engine_gen[9].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<0>
    SLICE_X97Y294.CLK    Tckdi       (-Th)     0.040   UserWrapper/UserModule/engine_gen[9].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg<1>
                                                       UserWrapper/UserModule/engine_gen[9].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      0.165ns (0.060ns logic, 0.105ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_s_clk_to_c0_axi_clk_path" TIG;

 74417 paths analyzed, 74417 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point UserWrapper/UserModule/sys_rst_cnt_4 (SLICE_X0Y2.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     5.908ns (data path - clock path skew + uncertainty)
  Source:               PicoFramework/app/PIO_EP/rst_q3 (FF)
  Destination:          UserWrapper/UserModule/sys_rst_cnt_4 (FF)
  Data Path Delay:      6.279ns (Levels of Logic = 0)
  Clock Path Skew:      0.686ns (1.934 - 1.248)
  Source Clock:         s_clk rising at 12.000ns
  Destination Clock:    UserWrapper/c0_axi_clk<1> rising at 13.333ns
  Clock Uncertainty:    0.315ns

  Clock Uncertainty:          0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.185ns

  Maximum Data Path at Slow Process Corner: PicoFramework/app/PIO_EP/rst_q3 to UserWrapper/UserModule/sys_rst_cnt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X118Y196.BQ    Tcko                  0.259   PicoFramework/app/inext_desc_pre_0_BRB0
                                                       PicoFramework/app/PIO_EP/rst_q3
    SLICE_X0Y2.SR        net (fanout=412)      5.808   s_rst
    SLICE_X0Y2.CLK       Trck                  0.212   UserWrapper/UserModule/sys_rst_cnt<6>
                                                       UserWrapper/UserModule/sys_rst_cnt_4
    -------------------------------------------------  ---------------------------
    Total                                      6.279ns (0.471ns logic, 5.808ns route)
                                                       (7.5% logic, 92.5% route)

--------------------------------------------------------------------------------

Paths for end point UserWrapper/UserModule/sys_rst_cnt_5 (SLICE_X0Y2.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     5.908ns (data path - clock path skew + uncertainty)
  Source:               PicoFramework/app/PIO_EP/rst_q3 (FF)
  Destination:          UserWrapper/UserModule/sys_rst_cnt_5 (FF)
  Data Path Delay:      6.279ns (Levels of Logic = 0)
  Clock Path Skew:      0.686ns (1.934 - 1.248)
  Source Clock:         s_clk rising at 12.000ns
  Destination Clock:    UserWrapper/c0_axi_clk<1> rising at 13.333ns
  Clock Uncertainty:    0.315ns

  Clock Uncertainty:          0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.185ns

  Maximum Data Path at Slow Process Corner: PicoFramework/app/PIO_EP/rst_q3 to UserWrapper/UserModule/sys_rst_cnt_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X118Y196.BQ    Tcko                  0.259   PicoFramework/app/inext_desc_pre_0_BRB0
                                                       PicoFramework/app/PIO_EP/rst_q3
    SLICE_X0Y2.SR        net (fanout=412)      5.808   s_rst
    SLICE_X0Y2.CLK       Trck                  0.212   UserWrapper/UserModule/sys_rst_cnt<6>
                                                       UserWrapper/UserModule/sys_rst_cnt_5
    -------------------------------------------------  ---------------------------
    Total                                      6.279ns (0.471ns logic, 5.808ns route)
                                                       (7.5% logic, 92.5% route)

--------------------------------------------------------------------------------

Paths for end point UserWrapper/UserModule/sys_rst_cnt_6 (SLICE_X0Y2.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     5.908ns (data path - clock path skew + uncertainty)
  Source:               PicoFramework/app/PIO_EP/rst_q3 (FF)
  Destination:          UserWrapper/UserModule/sys_rst_cnt_6 (FF)
  Data Path Delay:      6.279ns (Levels of Logic = 0)
  Clock Path Skew:      0.686ns (1.934 - 1.248)
  Source Clock:         s_clk rising at 12.000ns
  Destination Clock:    UserWrapper/c0_axi_clk<1> rising at 13.333ns
  Clock Uncertainty:    0.315ns

  Clock Uncertainty:          0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.185ns

  Maximum Data Path at Slow Process Corner: PicoFramework/app/PIO_EP/rst_q3 to UserWrapper/UserModule/sys_rst_cnt_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X118Y196.BQ    Tcko                  0.259   PicoFramework/app/inext_desc_pre_0_BRB0
                                                       PicoFramework/app/PIO_EP/rst_q3
    SLICE_X0Y2.SR        net (fanout=412)      5.808   s_rst
    SLICE_X0Y2.CLK       Trck                  0.212   UserWrapper/UserModule/sys_rst_cnt<6>
                                                       UserWrapper/UserModule/sys_rst_cnt_6
    -------------------------------------------------  ---------------------------
    Total                                      6.279ns (0.471ns logic, 5.808ns route)
                                                       (7.5% logic, 92.5% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_s_clk_to_c0_axi_clk_path" TIG;
--------------------------------------------------------------------------------

Paths for end point UserWrapper/UserModule/engine_gen[6].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1 (SLICE_X59Y90.CX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.468ns (datapath - clock path skew - uncertainty)
  Source:               UserWrapper/UserModule/engine_gen[6].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[6].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1 (FF)
  Data Path Delay:      0.155ns (Levels of Logic = 0)
  Clock Path Skew:      0.308ns (0.954 - 0.646)
  Source Clock:         s_clk rising at 16.000ns
  Destination Clock:    UserWrapper/c0_axi_clk<1> rising at 13.333ns
  Clock Uncertainty:    0.315ns

  Clock Uncertainty:          0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.185ns

  Minimum Data Path at Fast Process Corner: UserWrapper/UserModule/engine_gen[6].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1 to UserWrapper/UserModule/engine_gen[6].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y91.AQ      Tcko                  0.100   UserWrapper/UserModule/engine_gen[6].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<3>
                                                       UserWrapper/UserModule/engine_gen[6].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1
    SLICE_X59Y90.CX      net (fanout=1)        0.096   UserWrapper/UserModule/engine_gen[6].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<1>
    SLICE_X59Y90.CLK     Tckdi       (-Th)     0.041   UserWrapper/UserModule/engine_gen[6].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg<1>
                                                       UserWrapper/UserModule/engine_gen[6].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.155ns (0.059ns logic, 0.096ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------

Paths for end point UserWrapper/UserModule/engine_gen[7].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2 (SLICE_X64Y91.BX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.459ns (datapath - clock path skew - uncertainty)
  Source:               UserWrapper/UserModule/engine_gen[7].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[7].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2 (FF)
  Data Path Delay:      0.163ns (Levels of Logic = 0)
  Clock Path Skew:      0.307ns (0.953 - 0.646)
  Source Clock:         s_clk rising at 16.000ns
  Destination Clock:    UserWrapper/c0_axi_clk<1> rising at 13.333ns
  Clock Uncertainty:    0.315ns

  Clock Uncertainty:          0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.185ns

  Minimum Data Path at Fast Process Corner: UserWrapper/UserModule/engine_gen[7].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2 to UserWrapper/UserModule/engine_gen[7].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y93.BQ      Tcko                  0.100   UserWrapper/UserModule/engine_gen[7].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<3>
                                                       UserWrapper/UserModule/engine_gen[7].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2
    SLICE_X64Y91.BX      net (fanout=1)        0.101   UserWrapper/UserModule/engine_gen[7].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<2>
    SLICE_X64Y91.CLK     Tckdi       (-Th)     0.038   UserWrapper/UserModule/engine_gen[7].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg<2>
                                                       UserWrapper/UserModule/engine_gen[7].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      0.163ns (0.062ns logic, 0.101ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------

Paths for end point UserWrapper/UserModule/engine_gen[6].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2 (SLICE_X58Y91.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.453ns (datapath - clock path skew - uncertainty)
  Source:               UserWrapper/UserModule/engine_gen[6].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[6].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2 (FF)
  Data Path Delay:      0.170ns (Levels of Logic = 0)
  Clock Path Skew:      0.308ns (0.954 - 0.646)
  Source Clock:         s_clk rising at 16.000ns
  Destination Clock:    UserWrapper/c0_axi_clk<1> rising at 13.333ns
  Clock Uncertainty:    0.315ns

  Clock Uncertainty:          0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.185ns

  Minimum Data Path at Fast Process Corner: UserWrapper/UserModule/engine_gen[6].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2 to UserWrapper/UserModule/engine_gen[6].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y91.BQ      Tcko                  0.100   UserWrapper/UserModule/engine_gen[6].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<3>
                                                       UserWrapper/UserModule/engine_gen[6].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2
    SLICE_X58Y91.AX      net (fanout=1)        0.107   UserWrapper/UserModule/engine_gen[6].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<2>
    SLICE_X58Y91.CLK     Tckdi       (-Th)     0.037   UserWrapper/UserModule/engine_gen[6].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg<3>
                                                       UserWrapper/UserModule/engine_gen[6].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      0.170ns (0.063ns logic, 0.107ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_UserWrapper_UserModule_scg_clkout0 = PERIOD TIMEGRP       
  "UserWrapper_UserModule_scg_clkout0" TS_CLK_USERCLK2 * 0.6 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 126545282 paths analyzed, 331458 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.666ns.
--------------------------------------------------------------------------------

Paths for end point UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/V_4 (SLICE_X102Y189.C2), 4673 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.000ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/F_4 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/V_4 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.404ns (Levels of Logic = 8)
  Clock Path Skew:      -0.132ns (1.104 - 1.236)
  Source Clock:         UserWrapper/c0_axi_clk<1> rising at 0.000ns
  Destination Clock:    UserWrapper/c0_axi_clk<1> rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/F_4 to UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/V_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y207.DQ    Tcko                  0.259   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/F<4>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/F_4
    SLICE_X105Y200.D2    net (fanout=9)        1.375   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/F<4>
    SLICE_X105Y200.D     Tilo                  0.043   UserWrapper/stream_out[1].gen_stream_out/s0_desc_fifo_dout<87>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Madd_n0080_Madd_cy<7>1_SW1
    SLICE_X107Y201.D5    net (fanout=1)        0.246   UserWrapper/UserModule/engine_gen[8].eng0/swa/N1476
    SLICE_X107Y201.D     Tilo                  0.043   UserWrapper/stream_in[5].gen_stream_in/s0_desc_fifo_dout<115>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Madd_n0080_Madd_xor<9>11
    SLICE_X98Y199.A4     net (fanout=2)        0.715   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/n0080<9>
    SLICE_X98Y199.AMUX   Topaa                 0.319   UserWrapper/stream_out[8].gen_stream_out/s0_desc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_GND_133_o_LessThan_16_o_lut<4>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_GND_133_o_LessThan_16_o_cy<4>
    SLICE_X103Y190.B5    net (fanout=20)       0.840   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_GND_133_o_LessThan_16_o_cy<4>
    SLICE_X103Y190.B     Tilo                  0.043   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/F<2>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mmux_new_F21
    SLICE_X98Y194.A2     net (fanout=2)        0.645   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/new_F<1>
    SLICE_X98Y194.COUT   Topcya                0.289   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_lut<0>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<3>
    SLICE_X98Y195.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<3>
    SLICE_X98Y195.AMUX   Tcina                 0.218   UserWrapper/stream_out[8].gen_stream_out/s0_desc_fifo_dout<59>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<4>
    SLICE_X100Y194.A1    net (fanout=10)       0.562   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<4>
    SLICE_X100Y194.A     Tilo                  0.043   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/V_diag<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT15_SW0
    SLICE_X102Y189.C2    net (fanout=1)        0.787   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/N4
    SLICE_X102Y189.CLK   Tas                  -0.023   UserWrapper/UserModule/engine_gen[8].eng0/V_out_swa2csf<285>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT15
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/V_4
    -------------------------------------------------  ---------------------------
    Total                                      6.404ns (1.234ns logic, 5.170ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/F_4 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/V_4 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.393ns (Levels of Logic = 8)
  Clock Path Skew:      -0.132ns (1.104 - 1.236)
  Source Clock:         UserWrapper/c0_axi_clk<1> rising at 0.000ns
  Destination Clock:    UserWrapper/c0_axi_clk<1> rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/F_4 to UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/V_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y207.DQ    Tcko                  0.259   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/F<4>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/F_4
    SLICE_X105Y200.D2    net (fanout=9)        1.375   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/F<4>
    SLICE_X105Y200.D     Tilo                  0.043   UserWrapper/stream_out[1].gen_stream_out/s0_desc_fifo_dout<87>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Madd_n0080_Madd_cy<7>1_SW1
    SLICE_X107Y201.D5    net (fanout=1)        0.246   UserWrapper/UserModule/engine_gen[8].eng0/swa/N1476
    SLICE_X107Y201.D     Tilo                  0.043   UserWrapper/stream_in[5].gen_stream_in/s0_desc_fifo_dout<115>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Madd_n0080_Madd_xor<9>11
    SLICE_X98Y199.A4     net (fanout=2)        0.715   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/n0080<9>
    SLICE_X98Y199.AMUX   Topaa                 0.319   UserWrapper/stream_out[8].gen_stream_out/s0_desc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_GND_133_o_LessThan_16_o_lut<4>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_GND_133_o_LessThan_16_o_cy<4>
    SLICE_X103Y190.B5    net (fanout=20)       0.840   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_GND_133_o_LessThan_16_o_cy<4>
    SLICE_X103Y190.B     Tilo                  0.043   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/F<2>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mmux_new_F21
    SLICE_X98Y194.A2     net (fanout=2)        0.645   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/new_F<1>
    SLICE_X98Y194.COUT   Topcya                0.278   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_lutdi
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<3>
    SLICE_X98Y195.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<3>
    SLICE_X98Y195.AMUX   Tcina                 0.218   UserWrapper/stream_out[8].gen_stream_out/s0_desc_fifo_dout<59>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<4>
    SLICE_X100Y194.A1    net (fanout=10)       0.562   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<4>
    SLICE_X100Y194.A     Tilo                  0.043   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/V_diag<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT15_SW0
    SLICE_X102Y189.C2    net (fanout=1)        0.787   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/N4
    SLICE_X102Y189.CLK   Tas                  -0.023   UserWrapper/UserModule/engine_gen[8].eng0/V_out_swa2csf<285>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT15
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/V_4
    -------------------------------------------------  ---------------------------
    Total                                      6.393ns (1.223ns logic, 5.170ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/F_4 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/V_4 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.355ns (Levels of Logic = 8)
  Clock Path Skew:      -0.132ns (1.104 - 1.236)
  Source Clock:         UserWrapper/c0_axi_clk<1> rising at 0.000ns
  Destination Clock:    UserWrapper/c0_axi_clk<1> rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/F_4 to UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/V_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y207.DQ    Tcko                  0.259   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/F<4>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/F_4
    SLICE_X105Y200.D2    net (fanout=9)        1.375   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/F<4>
    SLICE_X105Y200.D     Tilo                  0.043   UserWrapper/stream_out[1].gen_stream_out/s0_desc_fifo_dout<87>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Madd_n0080_Madd_cy<7>1_SW1
    SLICE_X107Y201.D5    net (fanout=1)        0.246   UserWrapper/UserModule/engine_gen[8].eng0/swa/N1476
    SLICE_X107Y201.D     Tilo                  0.043   UserWrapper/stream_in[5].gen_stream_in/s0_desc_fifo_dout<115>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Madd_n0080_Madd_xor<9>11
    SLICE_X98Y199.A4     net (fanout=2)        0.715   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/n0080<9>
    SLICE_X98Y199.AMUX   Topaa                 0.270   UserWrapper/stream_out[8].gen_stream_out/s0_desc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_GND_133_o_LessThan_16_o_lutdi4
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_GND_133_o_LessThan_16_o_cy<4>
    SLICE_X103Y190.B5    net (fanout=20)       0.840   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_GND_133_o_LessThan_16_o_cy<4>
    SLICE_X103Y190.B     Tilo                  0.043   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/F<2>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mmux_new_F21
    SLICE_X98Y194.A2     net (fanout=2)        0.645   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/new_F<1>
    SLICE_X98Y194.COUT   Topcya                0.289   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_lut<0>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<3>
    SLICE_X98Y195.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<3>
    SLICE_X98Y195.AMUX   Tcina                 0.218   UserWrapper/stream_out[8].gen_stream_out/s0_desc_fifo_dout<59>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<4>
    SLICE_X100Y194.A1    net (fanout=10)       0.562   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<4>
    SLICE_X100Y194.A     Tilo                  0.043   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/V_diag<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT15_SW0
    SLICE_X102Y189.C2    net (fanout=1)        0.787   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/N4
    SLICE_X102Y189.CLK   Tas                  -0.023   UserWrapper/UserModule/engine_gen[8].eng0/V_out_swa2csf<285>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT15
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/V_4
    -------------------------------------------------  ---------------------------
    Total                                      6.355ns (1.185ns logic, 5.170ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/F_4 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/V_4 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.344ns (Levels of Logic = 8)
  Clock Path Skew:      -0.132ns (1.104 - 1.236)
  Source Clock:         UserWrapper/c0_axi_clk<1> rising at 0.000ns
  Destination Clock:    UserWrapper/c0_axi_clk<1> rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/F_4 to UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/V_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y207.DQ    Tcko                  0.259   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/F<4>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/F_4
    SLICE_X105Y200.D2    net (fanout=9)        1.375   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/F<4>
    SLICE_X105Y200.D     Tilo                  0.043   UserWrapper/stream_out[1].gen_stream_out/s0_desc_fifo_dout<87>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Madd_n0080_Madd_cy<7>1_SW1
    SLICE_X107Y201.D5    net (fanout=1)        0.246   UserWrapper/UserModule/engine_gen[8].eng0/swa/N1476
    SLICE_X107Y201.D     Tilo                  0.043   UserWrapper/stream_in[5].gen_stream_in/s0_desc_fifo_dout<115>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Madd_n0080_Madd_xor<9>11
    SLICE_X98Y199.A4     net (fanout=2)        0.715   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/n0080<9>
    SLICE_X98Y199.AMUX   Topaa                 0.270   UserWrapper/stream_out[8].gen_stream_out/s0_desc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_GND_133_o_LessThan_16_o_lutdi4
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_GND_133_o_LessThan_16_o_cy<4>
    SLICE_X103Y190.B5    net (fanout=20)       0.840   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_GND_133_o_LessThan_16_o_cy<4>
    SLICE_X103Y190.B     Tilo                  0.043   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/F<2>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mmux_new_F21
    SLICE_X98Y194.A2     net (fanout=2)        0.645   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/new_F<1>
    SLICE_X98Y194.COUT   Topcya                0.278   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_lutdi
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<3>
    SLICE_X98Y195.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<3>
    SLICE_X98Y195.AMUX   Tcina                 0.218   UserWrapper/stream_out[8].gen_stream_out/s0_desc_fifo_dout<59>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<4>
    SLICE_X100Y194.A1    net (fanout=10)       0.562   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<4>
    SLICE_X100Y194.A     Tilo                  0.043   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/V_diag<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT15_SW0
    SLICE_X102Y189.C2    net (fanout=1)        0.787   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/N4
    SLICE_X102Y189.CLK   Tas                  -0.023   UserWrapper/UserModule/engine_gen[8].eng0/V_out_swa2csf<285>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT15
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/V_4
    -------------------------------------------------  ---------------------------
    Total                                      6.344ns (1.174ns logic, 5.170ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.098ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/F_4 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/V_4 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.306ns (Levels of Logic = 8)
  Clock Path Skew:      -0.132ns (1.104 - 1.236)
  Source Clock:         UserWrapper/c0_axi_clk<1> rising at 0.000ns
  Destination Clock:    UserWrapper/c0_axi_clk<1> rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/F_4 to UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/V_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y207.DQ    Tcko                  0.259   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/F<4>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/F_4
    SLICE_X105Y200.D2    net (fanout=9)        1.375   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/F<4>
    SLICE_X105Y200.D     Tilo                  0.043   UserWrapper/stream_out[1].gen_stream_out/s0_desc_fifo_dout<87>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Madd_n0080_Madd_cy<7>1_SW1
    SLICE_X107Y201.D5    net (fanout=1)        0.246   UserWrapper/UserModule/engine_gen[8].eng0/swa/N1476
    SLICE_X107Y201.D     Tilo                  0.043   UserWrapper/stream_in[5].gen_stream_in/s0_desc_fifo_dout<115>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Madd_n0080_Madd_xor<9>11
    SLICE_X98Y199.A4     net (fanout=2)        0.715   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/n0080<9>
    SLICE_X98Y199.AMUX   Topaa                 0.319   UserWrapper/stream_out[8].gen_stream_out/s0_desc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_GND_133_o_LessThan_16_o_lut<4>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_GND_133_o_LessThan_16_o_cy<4>
    SLICE_X103Y190.C6    net (fanout=20)       0.669   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_GND_133_o_LessThan_16_o_cy<4>
    SLICE_X103Y190.C     Tilo                  0.043   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/F<2>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mmux_new_F31
    SLICE_X98Y194.B5     net (fanout=2)        0.708   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/new_F<2>
    SLICE_X98Y194.COUT   Topcyb                0.299   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_lut<1>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<3>
    SLICE_X98Y195.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<3>
    SLICE_X98Y195.AMUX   Tcina                 0.218   UserWrapper/stream_out[8].gen_stream_out/s0_desc_fifo_dout<59>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<4>
    SLICE_X100Y194.A1    net (fanout=10)       0.562   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<4>
    SLICE_X100Y194.A     Tilo                  0.043   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/V_diag<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT15_SW0
    SLICE_X102Y189.C2    net (fanout=1)        0.787   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/N4
    SLICE_X102Y189.CLK   Tas                  -0.023   UserWrapper/UserModule/engine_gen[8].eng0/V_out_swa2csf<285>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT15
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/V_4
    -------------------------------------------------  ---------------------------
    Total                                      6.306ns (1.244ns logic, 5.062ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.139ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/F_4 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/V_4 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.265ns (Levels of Logic = 8)
  Clock Path Skew:      -0.132ns (1.104 - 1.236)
  Source Clock:         UserWrapper/c0_axi_clk<1> rising at 0.000ns
  Destination Clock:    UserWrapper/c0_axi_clk<1> rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/F_4 to UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/V_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y207.DQ    Tcko                  0.259   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/F<4>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/F_4
    SLICE_X105Y200.D2    net (fanout=9)        1.375   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/F<4>
    SLICE_X105Y200.D     Tilo                  0.043   UserWrapper/stream_out[1].gen_stream_out/s0_desc_fifo_dout<87>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Madd_n0080_Madd_cy<7>1_SW1
    SLICE_X107Y201.D5    net (fanout=1)        0.246   UserWrapper/UserModule/engine_gen[8].eng0/swa/N1476
    SLICE_X107Y201.D     Tilo                  0.043   UserWrapper/stream_in[5].gen_stream_in/s0_desc_fifo_dout<115>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Madd_n0080_Madd_xor<9>11
    SLICE_X98Y199.A4     net (fanout=2)        0.715   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/n0080<9>
    SLICE_X98Y199.AMUX   Topaa                 0.319   UserWrapper/stream_out[8].gen_stream_out/s0_desc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_GND_133_o_LessThan_16_o_lut<4>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_GND_133_o_LessThan_16_o_cy<4>
    SLICE_X103Y190.C6    net (fanout=20)       0.669   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_GND_133_o_LessThan_16_o_cy<4>
    SLICE_X103Y190.C     Tilo                  0.043   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/F<2>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mmux_new_F31
    SLICE_X98Y194.B5     net (fanout=2)        0.708   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/new_F<2>
    SLICE_X98Y194.COUT   Topcyb                0.258   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_lutdi1
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<3>
    SLICE_X98Y195.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<3>
    SLICE_X98Y195.AMUX   Tcina                 0.218   UserWrapper/stream_out[8].gen_stream_out/s0_desc_fifo_dout<59>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<4>
    SLICE_X100Y194.A1    net (fanout=10)       0.562   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<4>
    SLICE_X100Y194.A     Tilo                  0.043   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/V_diag<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT15_SW0
    SLICE_X102Y189.C2    net (fanout=1)        0.787   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/N4
    SLICE_X102Y189.CLK   Tas                  -0.023   UserWrapper/UserModule/engine_gen[8].eng0/V_out_swa2csf<285>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT15
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/V_4
    -------------------------------------------------  ---------------------------
    Total                                      6.265ns (1.203ns logic, 5.062ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.147ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/F_4 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/V_4 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.257ns (Levels of Logic = 8)
  Clock Path Skew:      -0.132ns (1.104 - 1.236)
  Source Clock:         UserWrapper/c0_axi_clk<1> rising at 0.000ns
  Destination Clock:    UserWrapper/c0_axi_clk<1> rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/F_4 to UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/V_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y207.DQ    Tcko                  0.259   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/F<4>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/F_4
    SLICE_X105Y200.D2    net (fanout=9)        1.375   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/F<4>
    SLICE_X105Y200.D     Tilo                  0.043   UserWrapper/stream_out[1].gen_stream_out/s0_desc_fifo_dout<87>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Madd_n0080_Madd_cy<7>1_SW1
    SLICE_X107Y201.D5    net (fanout=1)        0.246   UserWrapper/UserModule/engine_gen[8].eng0/swa/N1476
    SLICE_X107Y201.D     Tilo                  0.043   UserWrapper/stream_in[5].gen_stream_in/s0_desc_fifo_dout<115>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Madd_n0080_Madd_xor<9>11
    SLICE_X98Y199.A4     net (fanout=2)        0.715   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/n0080<9>
    SLICE_X98Y199.AMUX   Topaa                 0.270   UserWrapper/stream_out[8].gen_stream_out/s0_desc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_GND_133_o_LessThan_16_o_lutdi4
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_GND_133_o_LessThan_16_o_cy<4>
    SLICE_X103Y190.C6    net (fanout=20)       0.669   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_GND_133_o_LessThan_16_o_cy<4>
    SLICE_X103Y190.C     Tilo                  0.043   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/F<2>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mmux_new_F31
    SLICE_X98Y194.B5     net (fanout=2)        0.708   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/new_F<2>
    SLICE_X98Y194.COUT   Topcyb                0.299   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_lut<1>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<3>
    SLICE_X98Y195.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<3>
    SLICE_X98Y195.AMUX   Tcina                 0.218   UserWrapper/stream_out[8].gen_stream_out/s0_desc_fifo_dout<59>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<4>
    SLICE_X100Y194.A1    net (fanout=10)       0.562   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<4>
    SLICE_X100Y194.A     Tilo                  0.043   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/V_diag<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT15_SW0
    SLICE_X102Y189.C2    net (fanout=1)        0.787   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/N4
    SLICE_X102Y189.CLK   Tas                  -0.023   UserWrapper/UserModule/engine_gen[8].eng0/V_out_swa2csf<285>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT15
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/V_4
    -------------------------------------------------  ---------------------------
    Total                                      6.257ns (1.195ns logic, 5.062ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.188ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/F_4 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/V_4 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.216ns (Levels of Logic = 8)
  Clock Path Skew:      -0.132ns (1.104 - 1.236)
  Source Clock:         UserWrapper/c0_axi_clk<1> rising at 0.000ns
  Destination Clock:    UserWrapper/c0_axi_clk<1> rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/F_4 to UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/V_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y207.DQ    Tcko                  0.259   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/F<4>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/F_4
    SLICE_X105Y200.D2    net (fanout=9)        1.375   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/F<4>
    SLICE_X105Y200.D     Tilo                  0.043   UserWrapper/stream_out[1].gen_stream_out/s0_desc_fifo_dout<87>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Madd_n0080_Madd_cy<7>1_SW1
    SLICE_X107Y201.D5    net (fanout=1)        0.246   UserWrapper/UserModule/engine_gen[8].eng0/swa/N1476
    SLICE_X107Y201.D     Tilo                  0.043   UserWrapper/stream_in[5].gen_stream_in/s0_desc_fifo_dout<115>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Madd_n0080_Madd_xor<9>11
    SLICE_X98Y199.A4     net (fanout=2)        0.715   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/n0080<9>
    SLICE_X98Y199.AMUX   Topaa                 0.270   UserWrapper/stream_out[8].gen_stream_out/s0_desc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_GND_133_o_LessThan_16_o_lutdi4
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_GND_133_o_LessThan_16_o_cy<4>
    SLICE_X103Y190.C6    net (fanout=20)       0.669   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_GND_133_o_LessThan_16_o_cy<4>
    SLICE_X103Y190.C     Tilo                  0.043   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/F<2>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mmux_new_F31
    SLICE_X98Y194.B5     net (fanout=2)        0.708   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/new_F<2>
    SLICE_X98Y194.COUT   Topcyb                0.258   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_lutdi1
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<3>
    SLICE_X98Y195.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<3>
    SLICE_X98Y195.AMUX   Tcina                 0.218   UserWrapper/stream_out[8].gen_stream_out/s0_desc_fifo_dout<59>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<4>
    SLICE_X100Y194.A1    net (fanout=10)       0.562   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<4>
    SLICE_X100Y194.A     Tilo                  0.043   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/V_diag<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT15_SW0
    SLICE_X102Y189.C2    net (fanout=1)        0.787   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/N4
    SLICE_X102Y189.CLK   Tas                  -0.023   UserWrapper/UserModule/engine_gen[8].eng0/V_out_swa2csf<285>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT15
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/V_4
    -------------------------------------------------  ---------------------------
    Total                                      6.216ns (1.154ns logic, 5.062ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.205ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/V_4 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/V_4 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.198ns (Levels of Logic = 9)
  Clock Path Skew:      -0.133ns (1.104 - 1.237)
  Source Clock:         UserWrapper/c0_axi_clk<1> rising at 0.000ns
  Destination Clock:    UserWrapper/c0_axi_clk<1> rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/V_4 to UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/V_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y205.CQ    Tcko                  0.223   UserWrapper/UserModule/engine_gen[8].eng0/V_out_swa2csf<275>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/V_4
    SLICE_X109Y198.A4    net (fanout=11)       0.676   UserWrapper/UserModule/engine_gen[8].eng0/V_out_swa2csf<274>
    SLICE_X109Y198.A     Tilo                  0.043   UserWrapper/stream_out[10].gen_stream_out/s0_desc_fifo_dout<75>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Madd_n0079_Madd_xor<4>111
    SLICE_X103Y192.D5    net (fanout=7)        0.566   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Madd_n0079_Madd_xor<4>11
    SLICE_X103Y192.D     Tilo                  0.043   UserWrapper/stream_out[9].gen_stream_out/s0_desc_fifo_din<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Madd_n0079_Madd_xor<7>11
    SLICE_X98Y198.D5     net (fanout=2)        0.802   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/n0079<7>
    SLICE_X98Y198.COUT   Topcyd                0.223   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_GND_133_o_LessThan_16_o_cy<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_GND_133_o_LessThan_16_o_lut<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_GND_133_o_LessThan_16_o_cy<3>
    SLICE_X98Y199.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_GND_133_o_LessThan_16_o_cy<3>
    SLICE_X98Y199.AMUX   Tcina                 0.218   UserWrapper/stream_out[8].gen_stream_out/s0_desc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_GND_133_o_LessThan_16_o_cy<4>
    SLICE_X103Y190.B5    net (fanout=20)       0.840   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_GND_133_o_LessThan_16_o_cy<4>
    SLICE_X103Y190.B     Tilo                  0.043   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/F<2>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mmux_new_F21
    SLICE_X98Y194.A2     net (fanout=2)        0.645   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/new_F<1>
    SLICE_X98Y194.COUT   Topcya                0.289   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_lut<0>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<3>
    SLICE_X98Y195.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<3>
    SLICE_X98Y195.AMUX   Tcina                 0.218   UserWrapper/stream_out[8].gen_stream_out/s0_desc_fifo_dout<59>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<4>
    SLICE_X100Y194.A1    net (fanout=10)       0.562   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<4>
    SLICE_X100Y194.A     Tilo                  0.043   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/V_diag<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT15_SW0
    SLICE_X102Y189.C2    net (fanout=1)        0.787   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/N4
    SLICE_X102Y189.CLK   Tas                  -0.023   UserWrapper/UserModule/engine_gen[8].eng0/V_out_swa2csf<285>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT15
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/V_4
    -------------------------------------------------  ---------------------------
    Total                                      6.198ns (1.320ns logic, 4.878ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.216ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/V_4 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/V_4 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.187ns (Levels of Logic = 9)
  Clock Path Skew:      -0.133ns (1.104 - 1.237)
  Source Clock:         UserWrapper/c0_axi_clk<1> rising at 0.000ns
  Destination Clock:    UserWrapper/c0_axi_clk<1> rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/V_4 to UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/V_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y205.CQ    Tcko                  0.223   UserWrapper/UserModule/engine_gen[8].eng0/V_out_swa2csf<275>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/V_4
    SLICE_X109Y198.A4    net (fanout=11)       0.676   UserWrapper/UserModule/engine_gen[8].eng0/V_out_swa2csf<274>
    SLICE_X109Y198.A     Tilo                  0.043   UserWrapper/stream_out[10].gen_stream_out/s0_desc_fifo_dout<75>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Madd_n0079_Madd_xor<4>111
    SLICE_X103Y192.D5    net (fanout=7)        0.566   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Madd_n0079_Madd_xor<4>11
    SLICE_X103Y192.D     Tilo                  0.043   UserWrapper/stream_out[9].gen_stream_out/s0_desc_fifo_din<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Madd_n0079_Madd_xor<7>11
    SLICE_X98Y198.D5     net (fanout=2)        0.802   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/n0079<7>
    SLICE_X98Y198.COUT   Topcyd                0.223   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_GND_133_o_LessThan_16_o_cy<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_GND_133_o_LessThan_16_o_lut<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_GND_133_o_LessThan_16_o_cy<3>
    SLICE_X98Y199.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_GND_133_o_LessThan_16_o_cy<3>
    SLICE_X98Y199.AMUX   Tcina                 0.218   UserWrapper/stream_out[8].gen_stream_out/s0_desc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_GND_133_o_LessThan_16_o_cy<4>
    SLICE_X103Y190.B5    net (fanout=20)       0.840   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_GND_133_o_LessThan_16_o_cy<4>
    SLICE_X103Y190.B     Tilo                  0.043   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/F<2>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mmux_new_F21
    SLICE_X98Y194.A2     net (fanout=2)        0.645   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/new_F<1>
    SLICE_X98Y194.COUT   Topcya                0.278   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_lutdi
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<3>
    SLICE_X98Y195.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<3>
    SLICE_X98Y195.AMUX   Tcina                 0.218   UserWrapper/stream_out[8].gen_stream_out/s0_desc_fifo_dout<59>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<4>
    SLICE_X100Y194.A1    net (fanout=10)       0.562   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<4>
    SLICE_X100Y194.A     Tilo                  0.043   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/V_diag<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT15_SW0
    SLICE_X102Y189.C2    net (fanout=1)        0.787   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/N4
    SLICE_X102Y189.CLK   Tas                  -0.023   UserWrapper/UserModule/engine_gen[8].eng0/V_out_swa2csf<285>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT15
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/V_4
    -------------------------------------------------  ---------------------------
    Total                                      6.187ns (1.309ns logic, 4.878ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.224ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/F_4 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/V_4 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.180ns (Levels of Logic = 8)
  Clock Path Skew:      -0.132ns (1.104 - 1.236)
  Source Clock:         UserWrapper/c0_axi_clk<1> rising at 0.000ns
  Destination Clock:    UserWrapper/c0_axi_clk<1> rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/F_4 to UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/V_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y207.DQ    Tcko                  0.259   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/F<4>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/F_4
    SLICE_X105Y200.D2    net (fanout=9)        1.375   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/F<4>
    SLICE_X105Y200.D     Tilo                  0.043   UserWrapper/stream_out[1].gen_stream_out/s0_desc_fifo_dout<87>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Madd_n0080_Madd_cy<7>1_SW1
    SLICE_X107Y201.D5    net (fanout=1)        0.246   UserWrapper/UserModule/engine_gen[8].eng0/swa/N1476
    SLICE_X107Y201.D     Tilo                  0.043   UserWrapper/stream_in[5].gen_stream_in/s0_desc_fifo_dout<115>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Madd_n0080_Madd_xor<9>11
    SLICE_X98Y199.A4     net (fanout=2)        0.715   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/n0080<9>
    SLICE_X98Y199.AMUX   Topaa                 0.319   UserWrapper/stream_out[8].gen_stream_out/s0_desc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_GND_133_o_LessThan_16_o_lut<4>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_GND_133_o_LessThan_16_o_cy<4>
    SLICE_X100Y196.B2    net (fanout=20)       0.705   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_GND_133_o_LessThan_16_o_cy<4>
    SLICE_X100Y196.B     Tilo                  0.043   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/F<7>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mmux_new_F71
    SLICE_X98Y194.D2     net (fanout=2)        0.622   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/new_F<6>
    SLICE_X98Y194.COUT   Topcyd                0.223   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_lut<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<3>
    SLICE_X98Y195.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<3>
    SLICE_X98Y195.AMUX   Tcina                 0.218   UserWrapper/stream_out[8].gen_stream_out/s0_desc_fifo_dout<59>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<4>
    SLICE_X100Y194.A1    net (fanout=10)       0.562   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<4>
    SLICE_X100Y194.A     Tilo                  0.043   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/V_diag<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT15_SW0
    SLICE_X102Y189.C2    net (fanout=1)        0.787   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/N4
    SLICE_X102Y189.CLK   Tas                  -0.023   UserWrapper/UserModule/engine_gen[8].eng0/V_out_swa2csf<285>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT15
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/V_4
    -------------------------------------------------  ---------------------------
    Total                                      6.180ns (1.168ns logic, 5.012ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.229ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/F_4 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/V_4 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.175ns (Levels of Logic = 7)
  Clock Path Skew:      -0.132ns (1.104 - 1.236)
  Source Clock:         UserWrapper/c0_axi_clk<1> rising at 0.000ns
  Destination Clock:    UserWrapper/c0_axi_clk<1> rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/F_4 to UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/V_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y207.DQ    Tcko                  0.259   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/F<4>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/F_4
    SLICE_X105Y200.D2    net (fanout=9)        1.375   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/F<4>
    SLICE_X105Y200.D     Tilo                  0.043   UserWrapper/stream_out[1].gen_stream_out/s0_desc_fifo_dout<87>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Madd_n0080_Madd_cy<7>1_SW1
    SLICE_X107Y201.D5    net (fanout=1)        0.246   UserWrapper/UserModule/engine_gen[8].eng0/swa/N1476
    SLICE_X107Y201.D     Tilo                  0.043   UserWrapper/stream_in[5].gen_stream_in/s0_desc_fifo_dout<115>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Madd_n0080_Madd_xor<9>11
    SLICE_X98Y199.A4     net (fanout=2)        0.715   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/n0080<9>
    SLICE_X98Y199.AMUX   Topaa                 0.319   UserWrapper/stream_out[8].gen_stream_out/s0_desc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_GND_133_o_LessThan_16_o_lut<4>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_GND_133_o_LessThan_16_o_cy<4>
    SLICE_X103Y197.C6    net (fanout=20)       0.379   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_GND_133_o_LessThan_16_o_cy<4>
    SLICE_X103Y197.C     Tilo                  0.043   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/F<9>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mmux_new_F101
    SLICE_X98Y195.A1     net (fanout=12)       1.065   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/new_F<9>
    SLICE_X98Y195.AMUX   Topaa                 0.319   UserWrapper/stream_out[8].gen_stream_out/s0_desc_fifo_dout<59>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_lut<4>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<4>
    SLICE_X100Y194.A1    net (fanout=10)       0.562   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<4>
    SLICE_X100Y194.A     Tilo                  0.043   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/V_diag<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT15_SW0
    SLICE_X102Y189.C2    net (fanout=1)        0.787   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/N4
    SLICE_X102Y189.CLK   Tas                  -0.023   UserWrapper/UserModule/engine_gen[8].eng0/V_out_swa2csf<285>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT15
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/V_4
    -------------------------------------------------  ---------------------------
    Total                                      6.175ns (1.046ns logic, 5.129ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.232ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/V_4 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/V_4 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.171ns (Levels of Logic = 9)
  Clock Path Skew:      -0.133ns (1.104 - 1.237)
  Source Clock:         UserWrapper/c0_axi_clk<1> rising at 0.000ns
  Destination Clock:    UserWrapper/c0_axi_clk<1> rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/V_4 to UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/V_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y205.CQ    Tcko                  0.223   UserWrapper/UserModule/engine_gen[8].eng0/V_out_swa2csf<275>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/V_4
    SLICE_X109Y198.A4    net (fanout=11)       0.676   UserWrapper/UserModule/engine_gen[8].eng0/V_out_swa2csf<274>
    SLICE_X109Y198.A     Tilo                  0.043   UserWrapper/stream_out[10].gen_stream_out/s0_desc_fifo_dout<75>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Madd_n0079_Madd_xor<4>111
    SLICE_X103Y192.D5    net (fanout=7)        0.566   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Madd_n0079_Madd_xor<4>11
    SLICE_X103Y192.D     Tilo                  0.043   UserWrapper/stream_out[9].gen_stream_out/s0_desc_fifo_din<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Madd_n0079_Madd_xor<7>11
    SLICE_X98Y198.D5     net (fanout=2)        0.802   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/n0079<7>
    SLICE_X98Y198.COUT   Topcyd                0.196   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_GND_133_o_LessThan_16_o_cy<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_GND_133_o_LessThan_16_o_lutdi3
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_GND_133_o_LessThan_16_o_cy<3>
    SLICE_X98Y199.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_GND_133_o_LessThan_16_o_cy<3>
    SLICE_X98Y199.AMUX   Tcina                 0.218   UserWrapper/stream_out[8].gen_stream_out/s0_desc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_GND_133_o_LessThan_16_o_cy<4>
    SLICE_X103Y190.B5    net (fanout=20)       0.840   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_GND_133_o_LessThan_16_o_cy<4>
    SLICE_X103Y190.B     Tilo                  0.043   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/F<2>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mmux_new_F21
    SLICE_X98Y194.A2     net (fanout=2)        0.645   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/new_F<1>
    SLICE_X98Y194.COUT   Topcya                0.289   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_lut<0>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<3>
    SLICE_X98Y195.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<3>
    SLICE_X98Y195.AMUX   Tcina                 0.218   UserWrapper/stream_out[8].gen_stream_out/s0_desc_fifo_dout<59>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<4>
    SLICE_X100Y194.A1    net (fanout=10)       0.562   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<4>
    SLICE_X100Y194.A     Tilo                  0.043   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/V_diag<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT15_SW0
    SLICE_X102Y189.C2    net (fanout=1)        0.787   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/N4
    SLICE_X102Y189.CLK   Tas                  -0.023   UserWrapper/UserModule/engine_gen[8].eng0/V_out_swa2csf<285>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT15
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/V_4
    -------------------------------------------------  ---------------------------
    Total                                      6.171ns (1.293ns logic, 4.878ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.234ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/F_4 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/V_4 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.170ns (Levels of Logic = 8)
  Clock Path Skew:      -0.132ns (1.104 - 1.236)
  Source Clock:         UserWrapper/c0_axi_clk<1> rising at 0.000ns
  Destination Clock:    UserWrapper/c0_axi_clk<1> rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/F_4 to UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/V_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y207.DQ    Tcko                  0.259   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/F<4>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/F_4
    SLICE_X105Y200.D2    net (fanout=9)        1.375   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/F<4>
    SLICE_X105Y200.D     Tilo                  0.043   UserWrapper/stream_out[1].gen_stream_out/s0_desc_fifo_dout<87>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Madd_n0080_Madd_cy<7>1_SW1
    SLICE_X107Y201.D5    net (fanout=1)        0.246   UserWrapper/UserModule/engine_gen[8].eng0/swa/N1476
    SLICE_X107Y201.D     Tilo                  0.043   UserWrapper/stream_in[5].gen_stream_in/s0_desc_fifo_dout<115>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Madd_n0080_Madd_xor<9>11
    SLICE_X98Y199.A4     net (fanout=2)        0.715   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/n0080<9>
    SLICE_X98Y199.AMUX   Topaa                 0.319   UserWrapper/stream_out[8].gen_stream_out/s0_desc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_GND_133_o_LessThan_16_o_lut<4>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_GND_133_o_LessThan_16_o_cy<4>
    SLICE_X103Y190.A4    net (fanout=20)       0.803   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_GND_133_o_LessThan_16_o_cy<4>
    SLICE_X103Y190.A     Tilo                  0.043   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/F<2>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mmux_new_F11
    SLICE_X98Y194.A5     net (fanout=2)        0.448   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/new_F<0>
    SLICE_X98Y194.COUT   Topcya                0.289   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_lut<0>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<3>
    SLICE_X98Y195.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<3>
    SLICE_X98Y195.AMUX   Tcina                 0.218   UserWrapper/stream_out[8].gen_stream_out/s0_desc_fifo_dout<59>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<4>
    SLICE_X100Y194.A1    net (fanout=10)       0.562   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<4>
    SLICE_X100Y194.A     Tilo                  0.043   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/V_diag<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT15_SW0
    SLICE_X102Y189.C2    net (fanout=1)        0.787   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/N4
    SLICE_X102Y189.CLK   Tas                  -0.023   UserWrapper/UserModule/engine_gen[8].eng0/V_out_swa2csf<285>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT15
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/V_4
    -------------------------------------------------  ---------------------------
    Total                                      6.170ns (1.234ns logic, 4.936ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.243ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/V_4 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/V_4 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.160ns (Levels of Logic = 9)
  Clock Path Skew:      -0.133ns (1.104 - 1.237)
  Source Clock:         UserWrapper/c0_axi_clk<1> rising at 0.000ns
  Destination Clock:    UserWrapper/c0_axi_clk<1> rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/V_4 to UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/V_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y205.CQ    Tcko                  0.223   UserWrapper/UserModule/engine_gen[8].eng0/V_out_swa2csf<275>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/V_4
    SLICE_X109Y198.A4    net (fanout=11)       0.676   UserWrapper/UserModule/engine_gen[8].eng0/V_out_swa2csf<274>
    SLICE_X109Y198.A     Tilo                  0.043   UserWrapper/stream_out[10].gen_stream_out/s0_desc_fifo_dout<75>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Madd_n0079_Madd_xor<4>111
    SLICE_X103Y192.D5    net (fanout=7)        0.566   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Madd_n0079_Madd_xor<4>11
    SLICE_X103Y192.D     Tilo                  0.043   UserWrapper/stream_out[9].gen_stream_out/s0_desc_fifo_din<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Madd_n0079_Madd_xor<7>11
    SLICE_X98Y198.D5     net (fanout=2)        0.802   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/n0079<7>
    SLICE_X98Y198.COUT   Topcyd                0.196   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_GND_133_o_LessThan_16_o_cy<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_GND_133_o_LessThan_16_o_lutdi3
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_GND_133_o_LessThan_16_o_cy<3>
    SLICE_X98Y199.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_GND_133_o_LessThan_16_o_cy<3>
    SLICE_X98Y199.AMUX   Tcina                 0.218   UserWrapper/stream_out[8].gen_stream_out/s0_desc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_GND_133_o_LessThan_16_o_cy<4>
    SLICE_X103Y190.B5    net (fanout=20)       0.840   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_GND_133_o_LessThan_16_o_cy<4>
    SLICE_X103Y190.B     Tilo                  0.043   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/F<2>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mmux_new_F21
    SLICE_X98Y194.A2     net (fanout=2)        0.645   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/new_F<1>
    SLICE_X98Y194.COUT   Topcya                0.278   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_lutdi
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<3>
    SLICE_X98Y195.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<3>
    SLICE_X98Y195.AMUX   Tcina                 0.218   UserWrapper/stream_out[8].gen_stream_out/s0_desc_fifo_dout<59>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<4>
    SLICE_X100Y194.A1    net (fanout=10)       0.562   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<4>
    SLICE_X100Y194.A     Tilo                  0.043   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/V_diag<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT15_SW0
    SLICE_X102Y189.C2    net (fanout=1)        0.787   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/N4
    SLICE_X102Y189.CLK   Tas                  -0.023   UserWrapper/UserModule/engine_gen[8].eng0/V_out_swa2csf<285>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT15
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/V_4
    -------------------------------------------------  ---------------------------
    Total                                      6.160ns (1.282ns logic, 4.878ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.245ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/F_4 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/V_4 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.159ns (Levels of Logic = 8)
  Clock Path Skew:      -0.132ns (1.104 - 1.236)
  Source Clock:         UserWrapper/c0_axi_clk<1> rising at 0.000ns
  Destination Clock:    UserWrapper/c0_axi_clk<1> rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/F_4 to UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/V_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y207.DQ    Tcko                  0.259   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/F<4>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/F_4
    SLICE_X105Y200.D2    net (fanout=9)        1.375   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/F<4>
    SLICE_X105Y200.D     Tilo                  0.043   UserWrapper/stream_out[1].gen_stream_out/s0_desc_fifo_dout<87>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Madd_n0080_Madd_cy<7>1_SW1
    SLICE_X107Y201.D5    net (fanout=1)        0.246   UserWrapper/UserModule/engine_gen[8].eng0/swa/N1476
    SLICE_X107Y201.D     Tilo                  0.043   UserWrapper/stream_in[5].gen_stream_in/s0_desc_fifo_dout<115>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Madd_n0080_Madd_xor<9>11
    SLICE_X98Y199.A4     net (fanout=2)        0.715   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/n0080<9>
    SLICE_X98Y199.AMUX   Topaa                 0.319   UserWrapper/stream_out[8].gen_stream_out/s0_desc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_GND_133_o_LessThan_16_o_lut<4>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_GND_133_o_LessThan_16_o_cy<4>
    SLICE_X103Y190.A4    net (fanout=20)       0.803   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_GND_133_o_LessThan_16_o_cy<4>
    SLICE_X103Y190.A     Tilo                  0.043   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/F<2>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mmux_new_F11
    SLICE_X98Y194.A5     net (fanout=2)        0.448   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/new_F<0>
    SLICE_X98Y194.COUT   Topcya                0.278   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_lutdi
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<3>
    SLICE_X98Y195.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<3>
    SLICE_X98Y195.AMUX   Tcina                 0.218   UserWrapper/stream_out[8].gen_stream_out/s0_desc_fifo_dout<59>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<4>
    SLICE_X100Y194.A1    net (fanout=10)       0.562   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<4>
    SLICE_X100Y194.A     Tilo                  0.043   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/V_diag<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT15_SW0
    SLICE_X102Y189.C2    net (fanout=1)        0.787   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/N4
    SLICE_X102Y189.CLK   Tas                  -0.023   UserWrapper/UserModule/engine_gen[8].eng0/V_out_swa2csf<285>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT15
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/V_4
    -------------------------------------------------  ---------------------------
    Total                                      6.159ns (1.223ns logic, 4.936ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.250ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/F_4 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/V_4 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.154ns (Levels of Logic = 8)
  Clock Path Skew:      -0.132ns (1.104 - 1.236)
  Source Clock:         UserWrapper/c0_axi_clk<1> rising at 0.000ns
  Destination Clock:    UserWrapper/c0_axi_clk<1> rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/F_4 to UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/V_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y207.DQ    Tcko                  0.259   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/F<4>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/F_4
    SLICE_X105Y200.D2    net (fanout=9)        1.375   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/F<4>
    SLICE_X105Y200.D     Tilo                  0.043   UserWrapper/stream_out[1].gen_stream_out/s0_desc_fifo_dout<87>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Madd_n0080_Madd_cy<7>1_SW1
    SLICE_X107Y201.D5    net (fanout=1)        0.246   UserWrapper/UserModule/engine_gen[8].eng0/swa/N1476
    SLICE_X107Y201.D     Tilo                  0.043   UserWrapper/stream_in[5].gen_stream_in/s0_desc_fifo_dout<115>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Madd_n0080_Madd_xor<9>11
    SLICE_X98Y199.A4     net (fanout=2)        0.715   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/n0080<9>
    SLICE_X98Y199.AMUX   Topaa                 0.319   UserWrapper/stream_out[8].gen_stream_out/s0_desc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_GND_133_o_LessThan_16_o_lut<4>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_GND_133_o_LessThan_16_o_cy<4>
    SLICE_X100Y196.B2    net (fanout=20)       0.705   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_GND_133_o_LessThan_16_o_cy<4>
    SLICE_X100Y196.B     Tilo                  0.043   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/F<7>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mmux_new_F71
    SLICE_X98Y194.D2     net (fanout=2)        0.622   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/new_F<6>
    SLICE_X98Y194.COUT   Topcyd                0.197   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_lutdi3
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<3>
    SLICE_X98Y195.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<3>
    SLICE_X98Y195.AMUX   Tcina                 0.218   UserWrapper/stream_out[8].gen_stream_out/s0_desc_fifo_dout<59>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<4>
    SLICE_X100Y194.A1    net (fanout=10)       0.562   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<4>
    SLICE_X100Y194.A     Tilo                  0.043   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/V_diag<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT15_SW0
    SLICE_X102Y189.C2    net (fanout=1)        0.787   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/N4
    SLICE_X102Y189.CLK   Tas                  -0.023   UserWrapper/UserModule/engine_gen[8].eng0/V_out_swa2csf<285>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT15
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/V_4
    -------------------------------------------------  ---------------------------
    Total                                      6.154ns (1.142ns logic, 5.012ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.257ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/F_7 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/V_4 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.148ns (Levels of Logic = 7)
  Clock Path Skew:      -0.131ns (1.104 - 1.235)
  Source Clock:         UserWrapper/c0_axi_clk<1> rising at 0.000ns
  Destination Clock:    UserWrapper/c0_axi_clk<1> rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/F_7 to UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/V_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y208.DQ    Tcko                  0.223   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/F<7>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/F_7
    SLICE_X121Y203.D2    net (fanout=4)        1.249   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/F<7>
    SLICE_X121Y203.D     Tilo                  0.043   PicoFramework/app/s_out_data_systempb<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Madd_n0080_Madd_xor<8>11
    SLICE_X98Y199.A5     net (fanout=1)        0.910   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/n0080<8>
    SLICE_X98Y199.AMUX   Topaa                 0.319   UserWrapper/stream_out[8].gen_stream_out/s0_desc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_GND_133_o_LessThan_16_o_lut<4>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_GND_133_o_LessThan_16_o_cy<4>
    SLICE_X103Y190.B5    net (fanout=20)       0.840   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_GND_133_o_LessThan_16_o_cy<4>
    SLICE_X103Y190.B     Tilo                  0.043   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/F<2>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mmux_new_F21
    SLICE_X98Y194.A2     net (fanout=2)        0.645   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/new_F<1>
    SLICE_X98Y194.COUT   Topcya                0.289   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_lut<0>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<3>
    SLICE_X98Y195.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<3>
    SLICE_X98Y195.AMUX   Tcina                 0.218   UserWrapper/stream_out[8].gen_stream_out/s0_desc_fifo_dout<59>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<4>
    SLICE_X100Y194.A1    net (fanout=10)       0.562   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<4>
    SLICE_X100Y194.A     Tilo                  0.043   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/V_diag<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT15_SW0
    SLICE_X102Y189.C2    net (fanout=1)        0.787   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/N4
    SLICE_X102Y189.CLK   Tas                  -0.023   UserWrapper/UserModule/engine_gen[8].eng0/V_out_swa2csf<285>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT15
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/V_4
    -------------------------------------------------  ---------------------------
    Total                                      6.148ns (1.155ns logic, 4.993ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.263ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/V_1 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/V_4 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.141ns (Levels of Logic = 9)
  Clock Path Skew:      -0.132ns (1.104 - 1.236)
  Source Clock:         UserWrapper/c0_axi_clk<1> rising at 0.000ns
  Destination Clock:    UserWrapper/c0_axi_clk<1> rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/V_1 to UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/V_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y206.CQ    Tcko                  0.259   UserWrapper/UserModule/engine_gen[8].eng0/V_out_swa2csf<272>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/V_1
    SLICE_X109Y198.A6    net (fanout=23)       0.583   UserWrapper/UserModule/engine_gen[8].eng0/V_out_swa2csf<271>
    SLICE_X109Y198.A     Tilo                  0.043   UserWrapper/stream_out[10].gen_stream_out/s0_desc_fifo_dout<75>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Madd_n0079_Madd_xor<4>111
    SLICE_X103Y192.D5    net (fanout=7)        0.566   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Madd_n0079_Madd_xor<4>11
    SLICE_X103Y192.D     Tilo                  0.043   UserWrapper/stream_out[9].gen_stream_out/s0_desc_fifo_din<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Madd_n0079_Madd_xor<7>11
    SLICE_X98Y198.D5     net (fanout=2)        0.802   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/n0079<7>
    SLICE_X98Y198.COUT   Topcyd                0.223   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_GND_133_o_LessThan_16_o_cy<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_GND_133_o_LessThan_16_o_lut<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_GND_133_o_LessThan_16_o_cy<3>
    SLICE_X98Y199.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_GND_133_o_LessThan_16_o_cy<3>
    SLICE_X98Y199.AMUX   Tcina                 0.218   UserWrapper/stream_out[8].gen_stream_out/s0_desc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_GND_133_o_LessThan_16_o_cy<4>
    SLICE_X103Y190.B5    net (fanout=20)       0.840   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_GND_133_o_LessThan_16_o_cy<4>
    SLICE_X103Y190.B     Tilo                  0.043   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/F<2>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mmux_new_F21
    SLICE_X98Y194.A2     net (fanout=2)        0.645   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/new_F<1>
    SLICE_X98Y194.COUT   Topcya                0.289   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_lut<0>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<3>
    SLICE_X98Y195.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<3>
    SLICE_X98Y195.AMUX   Tcina                 0.218   UserWrapper/stream_out[8].gen_stream_out/s0_desc_fifo_dout<59>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<4>
    SLICE_X100Y194.A1    net (fanout=10)       0.562   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<4>
    SLICE_X100Y194.A     Tilo                  0.043   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/V_diag<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT15_SW0
    SLICE_X102Y189.C2    net (fanout=1)        0.787   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/N4
    SLICE_X102Y189.CLK   Tas                  -0.023   UserWrapper/UserModule/engine_gen[8].eng0/V_out_swa2csf<285>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT15
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/V_4
    -------------------------------------------------  ---------------------------
    Total                                      6.141ns (1.356ns logic, 4.785ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.268ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/F_7 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/V_4 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.137ns (Levels of Logic = 7)
  Clock Path Skew:      -0.131ns (1.104 - 1.235)
  Source Clock:         UserWrapper/c0_axi_clk<1> rising at 0.000ns
  Destination Clock:    UserWrapper/c0_axi_clk<1> rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/F_7 to UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/V_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y208.DQ    Tcko                  0.223   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/F<7>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/F_7
    SLICE_X121Y203.D2    net (fanout=4)        1.249   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/F<7>
    SLICE_X121Y203.D     Tilo                  0.043   PicoFramework/app/s_out_data_systempb<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Madd_n0080_Madd_xor<8>11
    SLICE_X98Y199.A5     net (fanout=1)        0.910   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/n0080<8>
    SLICE_X98Y199.AMUX   Topaa                 0.319   UserWrapper/stream_out[8].gen_stream_out/s0_desc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_GND_133_o_LessThan_16_o_lut<4>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_GND_133_o_LessThan_16_o_cy<4>
    SLICE_X103Y190.B5    net (fanout=20)       0.840   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_GND_133_o_LessThan_16_o_cy<4>
    SLICE_X103Y190.B     Tilo                  0.043   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/F<2>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mmux_new_F21
    SLICE_X98Y194.A2     net (fanout=2)        0.645   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/new_F<1>
    SLICE_X98Y194.COUT   Topcya                0.278   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_lutdi
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<3>
    SLICE_X98Y195.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<3>
    SLICE_X98Y195.AMUX   Tcina                 0.218   UserWrapper/stream_out[8].gen_stream_out/s0_desc_fifo_dout<59>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<4>
    SLICE_X100Y194.A1    net (fanout=10)       0.562   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<4>
    SLICE_X100Y194.A     Tilo                  0.043   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/V_diag<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT15_SW0
    SLICE_X102Y189.C2    net (fanout=1)        0.787   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/N4
    SLICE_X102Y189.CLK   Tas                  -0.023   UserWrapper/UserModule/engine_gen[8].eng0/V_out_swa2csf<285>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT15
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/V_4
    -------------------------------------------------  ---------------------------
    Total                                      6.137ns (1.144ns logic, 4.993ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.273ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/F_4 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/V_4 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.131ns (Levels of Logic = 8)
  Clock Path Skew:      -0.132ns (1.104 - 1.236)
  Source Clock:         UserWrapper/c0_axi_clk<1> rising at 0.000ns
  Destination Clock:    UserWrapper/c0_axi_clk<1> rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/F_4 to UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/V_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y207.DQ    Tcko                  0.259   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/F<4>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/F_4
    SLICE_X105Y200.D2    net (fanout=9)        1.375   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/F<4>
    SLICE_X105Y200.D     Tilo                  0.043   UserWrapper/stream_out[1].gen_stream_out/s0_desc_fifo_dout<87>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Madd_n0080_Madd_cy<7>1_SW1
    SLICE_X107Y201.D5    net (fanout=1)        0.246   UserWrapper/UserModule/engine_gen[8].eng0/swa/N1476
    SLICE_X107Y201.D     Tilo                  0.043   UserWrapper/stream_in[5].gen_stream_in/s0_desc_fifo_dout<115>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Madd_n0080_Madd_xor<9>11
    SLICE_X98Y199.A4     net (fanout=2)        0.715   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/n0080<9>
    SLICE_X98Y199.AMUX   Topaa                 0.270   UserWrapper/stream_out[8].gen_stream_out/s0_desc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_GND_133_o_LessThan_16_o_lutdi4
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_GND_133_o_LessThan_16_o_cy<4>
    SLICE_X100Y196.B2    net (fanout=20)       0.705   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_GND_133_o_LessThan_16_o_cy<4>
    SLICE_X100Y196.B     Tilo                  0.043   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/F<7>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mmux_new_F71
    SLICE_X98Y194.D2     net (fanout=2)        0.622   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/new_F<6>
    SLICE_X98Y194.COUT   Topcyd                0.223   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_lut<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<3>
    SLICE_X98Y195.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<3>
    SLICE_X98Y195.AMUX   Tcina                 0.218   UserWrapper/stream_out[8].gen_stream_out/s0_desc_fifo_dout<59>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<4>
    SLICE_X100Y194.A1    net (fanout=10)       0.562   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<4>
    SLICE_X100Y194.A     Tilo                  0.043   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/V_diag<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT15_SW0
    SLICE_X102Y189.C2    net (fanout=1)        0.787   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/N4
    SLICE_X102Y189.CLK   Tas                  -0.023   UserWrapper/UserModule/engine_gen[8].eng0/V_out_swa2csf<285>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT15
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/V_4
    -------------------------------------------------  ---------------------------
    Total                                      6.131ns (1.119ns logic, 5.012ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.273ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/F_1 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/V_4 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.130ns (Levels of Logic = 8)
  Clock Path Skew:      -0.133ns (1.104 - 1.237)
  Source Clock:         UserWrapper/c0_axi_clk<1> rising at 0.000ns
  Destination Clock:    UserWrapper/c0_axi_clk<1> rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/F_1 to UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/V_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y206.CQ    Tcko                  0.223   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/F<0>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/F_1
    SLICE_X98Y195.C2     net (fanout=10)       1.097   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/F<1>
    SLICE_X98Y195.C      Tilo                  0.043   UserWrapper/stream_out[8].gen_stream_out/s0_desc_fifo_dout<59>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Madd_n0080_Madd_xor<2>11
    SLICE_X98Y198.B3     net (fanout=2)        0.846   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/n0080<2>
    SLICE_X98Y198.COUT   Topcyb                0.299   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_GND_133_o_LessThan_16_o_cy<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_GND_133_o_LessThan_16_o_lut<1>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_GND_133_o_LessThan_16_o_cy<3>
    SLICE_X98Y199.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_GND_133_o_LessThan_16_o_cy<3>
    SLICE_X98Y199.AMUX   Tcina                 0.218   UserWrapper/stream_out[8].gen_stream_out/s0_desc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_GND_133_o_LessThan_16_o_cy<4>
    SLICE_X103Y190.B5    net (fanout=20)       0.840   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_GND_133_o_LessThan_16_o_cy<4>
    SLICE_X103Y190.B     Tilo                  0.043   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/F<2>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mmux_new_F21
    SLICE_X98Y194.A2     net (fanout=2)        0.645   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/new_F<1>
    SLICE_X98Y194.COUT   Topcya                0.289   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_lut<0>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<3>
    SLICE_X98Y195.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<3>
    SLICE_X98Y195.AMUX   Tcina                 0.218   UserWrapper/stream_out[8].gen_stream_out/s0_desc_fifo_dout<59>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<4>
    SLICE_X100Y194.A1    net (fanout=10)       0.562   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<4>
    SLICE_X100Y194.A     Tilo                  0.043   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/V_diag<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT15_SW0
    SLICE_X102Y189.C2    net (fanout=1)        0.787   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/N4
    SLICE_X102Y189.CLK   Tas                  -0.023   UserWrapper/UserModule/engine_gen[8].eng0/V_out_swa2csf<285>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT15
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/V_4
    -------------------------------------------------  ---------------------------
    Total                                      6.130ns (1.353ns logic, 4.777ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.274ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/V_1 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/V_4 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.130ns (Levels of Logic = 9)
  Clock Path Skew:      -0.132ns (1.104 - 1.236)
  Source Clock:         UserWrapper/c0_axi_clk<1> rising at 0.000ns
  Destination Clock:    UserWrapper/c0_axi_clk<1> rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/V_1 to UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/V_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y206.CQ    Tcko                  0.259   UserWrapper/UserModule/engine_gen[8].eng0/V_out_swa2csf<272>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/V_1
    SLICE_X109Y198.A6    net (fanout=23)       0.583   UserWrapper/UserModule/engine_gen[8].eng0/V_out_swa2csf<271>
    SLICE_X109Y198.A     Tilo                  0.043   UserWrapper/stream_out[10].gen_stream_out/s0_desc_fifo_dout<75>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Madd_n0079_Madd_xor<4>111
    SLICE_X103Y192.D5    net (fanout=7)        0.566   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Madd_n0079_Madd_xor<4>11
    SLICE_X103Y192.D     Tilo                  0.043   UserWrapper/stream_out[9].gen_stream_out/s0_desc_fifo_din<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Madd_n0079_Madd_xor<7>11
    SLICE_X98Y198.D5     net (fanout=2)        0.802   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/n0079<7>
    SLICE_X98Y198.COUT   Topcyd                0.223   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_GND_133_o_LessThan_16_o_cy<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_GND_133_o_LessThan_16_o_lut<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_GND_133_o_LessThan_16_o_cy<3>
    SLICE_X98Y199.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_GND_133_o_LessThan_16_o_cy<3>
    SLICE_X98Y199.AMUX   Tcina                 0.218   UserWrapper/stream_out[8].gen_stream_out/s0_desc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_GND_133_o_LessThan_16_o_cy<4>
    SLICE_X103Y190.B5    net (fanout=20)       0.840   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_GND_133_o_LessThan_16_o_cy<4>
    SLICE_X103Y190.B     Tilo                  0.043   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/F<2>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mmux_new_F21
    SLICE_X98Y194.A2     net (fanout=2)        0.645   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/new_F<1>
    SLICE_X98Y194.COUT   Topcya                0.278   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_lutdi
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<3>
    SLICE_X98Y195.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<3>
    SLICE_X98Y195.AMUX   Tcina                 0.218   UserWrapper/stream_out[8].gen_stream_out/s0_desc_fifo_dout<59>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<4>
    SLICE_X100Y194.A1    net (fanout=10)       0.562   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<4>
    SLICE_X100Y194.A     Tilo                  0.043   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/V_diag<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT15_SW0
    SLICE_X102Y189.C2    net (fanout=1)        0.787   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/N4
    SLICE_X102Y189.CLK   Tas                  -0.023   UserWrapper/UserModule/engine_gen[8].eng0/V_out_swa2csf<285>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT15
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/V_4
    -------------------------------------------------  ---------------------------
    Total                                      6.130ns (1.345ns logic, 4.785ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.278ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/F_4 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/V_4 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.126ns (Levels of Logic = 7)
  Clock Path Skew:      -0.132ns (1.104 - 1.236)
  Source Clock:         UserWrapper/c0_axi_clk<1> rising at 0.000ns
  Destination Clock:    UserWrapper/c0_axi_clk<1> rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/F_4 to UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/V_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y207.DQ    Tcko                  0.259   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/F<4>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/F_4
    SLICE_X105Y200.D2    net (fanout=9)        1.375   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/F<4>
    SLICE_X105Y200.D     Tilo                  0.043   UserWrapper/stream_out[1].gen_stream_out/s0_desc_fifo_dout<87>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Madd_n0080_Madd_cy<7>1_SW1
    SLICE_X107Y201.D5    net (fanout=1)        0.246   UserWrapper/UserModule/engine_gen[8].eng0/swa/N1476
    SLICE_X107Y201.D     Tilo                  0.043   UserWrapper/stream_in[5].gen_stream_in/s0_desc_fifo_dout<115>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Madd_n0080_Madd_xor<9>11
    SLICE_X98Y199.A4     net (fanout=2)        0.715   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/n0080<9>
    SLICE_X98Y199.AMUX   Topaa                 0.270   UserWrapper/stream_out[8].gen_stream_out/s0_desc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_GND_133_o_LessThan_16_o_lutdi4
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_GND_133_o_LessThan_16_o_cy<4>
    SLICE_X103Y197.C6    net (fanout=20)       0.379   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_GND_133_o_LessThan_16_o_cy<4>
    SLICE_X103Y197.C     Tilo                  0.043   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/F<9>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mmux_new_F101
    SLICE_X98Y195.A1     net (fanout=12)       1.065   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/new_F<9>
    SLICE_X98Y195.AMUX   Topaa                 0.319   UserWrapper/stream_out[8].gen_stream_out/s0_desc_fifo_dout<59>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_lut<4>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<4>
    SLICE_X100Y194.A1    net (fanout=10)       0.562   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<4>
    SLICE_X100Y194.A     Tilo                  0.043   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/V_diag<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT15_SW0
    SLICE_X102Y189.C2    net (fanout=1)        0.787   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/N4
    SLICE_X102Y189.CLK   Tas                  -0.023   UserWrapper/UserModule/engine_gen[8].eng0/V_out_swa2csf<285>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT15
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/V_4
    -------------------------------------------------  ---------------------------
    Total                                      6.126ns (0.997ns logic, 5.129ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.282ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/F_4 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/V_4 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.122ns (Levels of Logic = 7)
  Clock Path Skew:      -0.132ns (1.104 - 1.236)
  Source Clock:         UserWrapper/c0_axi_clk<1> rising at 0.000ns
  Destination Clock:    UserWrapper/c0_axi_clk<1> rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/F_4 to UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/V_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y207.DQ    Tcko                  0.259   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/F<4>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/F_4
    SLICE_X105Y200.D2    net (fanout=9)        1.375   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/F<4>
    SLICE_X105Y200.D     Tilo                  0.043   UserWrapper/stream_out[1].gen_stream_out/s0_desc_fifo_dout<87>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Madd_n0080_Madd_cy<7>1_SW1
    SLICE_X107Y201.D5    net (fanout=1)        0.246   UserWrapper/UserModule/engine_gen[8].eng0/swa/N1476
    SLICE_X107Y201.D     Tilo                  0.043   UserWrapper/stream_in[5].gen_stream_in/s0_desc_fifo_dout<115>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Madd_n0080_Madd_xor<9>11
    SLICE_X98Y199.A4     net (fanout=2)        0.715   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/n0080<9>
    SLICE_X98Y199.AMUX   Topaa                 0.319   UserWrapper/stream_out[8].gen_stream_out/s0_desc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_GND_133_o_LessThan_16_o_lut<4>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_GND_133_o_LessThan_16_o_cy<4>
    SLICE_X103Y197.C6    net (fanout=20)       0.379   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_GND_133_o_LessThan_16_o_cy<4>
    SLICE_X103Y197.C     Tilo                  0.043   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/F<9>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mmux_new_F101
    SLICE_X98Y195.A1     net (fanout=12)       1.065   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/new_F<9>
    SLICE_X98Y195.AMUX   Topaa                 0.266   UserWrapper/stream_out[8].gen_stream_out/s0_desc_fifo_dout<59>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_lutdi4
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<4>
    SLICE_X100Y194.A1    net (fanout=10)       0.562   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<4>
    SLICE_X100Y194.A     Tilo                  0.043   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/V_diag<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT15_SW0
    SLICE_X102Y189.C2    net (fanout=1)        0.787   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/N4
    SLICE_X102Y189.CLK   Tas                  -0.023   UserWrapper/UserModule/engine_gen[8].eng0/V_out_swa2csf<285>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT15
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/V_4
    -------------------------------------------------  ---------------------------
    Total                                      6.122ns (0.993ns logic, 5.129ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.283ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/F_4 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/V_4 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.121ns (Levels of Logic = 8)
  Clock Path Skew:      -0.132ns (1.104 - 1.236)
  Source Clock:         UserWrapper/c0_axi_clk<1> rising at 0.000ns
  Destination Clock:    UserWrapper/c0_axi_clk<1> rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/F_4 to UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/V_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y207.DQ    Tcko                  0.259   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/F<4>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/F_4
    SLICE_X105Y200.D2    net (fanout=9)        1.375   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/F<4>
    SLICE_X105Y200.D     Tilo                  0.043   UserWrapper/stream_out[1].gen_stream_out/s0_desc_fifo_dout<87>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Madd_n0080_Madd_cy<7>1_SW1
    SLICE_X107Y201.D5    net (fanout=1)        0.246   UserWrapper/UserModule/engine_gen[8].eng0/swa/N1476
    SLICE_X107Y201.D     Tilo                  0.043   UserWrapper/stream_in[5].gen_stream_in/s0_desc_fifo_dout<115>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Madd_n0080_Madd_xor<9>11
    SLICE_X98Y199.A4     net (fanout=2)        0.715   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/n0080<9>
    SLICE_X98Y199.AMUX   Topaa                 0.270   UserWrapper/stream_out[8].gen_stream_out/s0_desc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_GND_133_o_LessThan_16_o_lutdi4
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_GND_133_o_LessThan_16_o_cy<4>
    SLICE_X103Y190.A4    net (fanout=20)       0.803   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_GND_133_o_LessThan_16_o_cy<4>
    SLICE_X103Y190.A     Tilo                  0.043   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/F<2>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mmux_new_F11
    SLICE_X98Y194.A5     net (fanout=2)        0.448   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/new_F<0>
    SLICE_X98Y194.COUT   Topcya                0.289   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_lut<0>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<3>
    SLICE_X98Y195.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<3>
    SLICE_X98Y195.AMUX   Tcina                 0.218   UserWrapper/stream_out[8].gen_stream_out/s0_desc_fifo_dout<59>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<4>
    SLICE_X100Y194.A1    net (fanout=10)       0.562   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<4>
    SLICE_X100Y194.A     Tilo                  0.043   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/V_diag<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT15_SW0
    SLICE_X102Y189.C2    net (fanout=1)        0.787   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/N4
    SLICE_X102Y189.CLK   Tas                  -0.023   UserWrapper/UserModule/engine_gen[8].eng0/V_out_swa2csf<285>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT15
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/V_4
    -------------------------------------------------  ---------------------------
    Total                                      6.121ns (1.185ns logic, 4.936ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.284ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/F_1 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/V_4 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.119ns (Levels of Logic = 8)
  Clock Path Skew:      -0.133ns (1.104 - 1.237)
  Source Clock:         UserWrapper/c0_axi_clk<1> rising at 0.000ns
  Destination Clock:    UserWrapper/c0_axi_clk<1> rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/F_1 to UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/V_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y206.CQ    Tcko                  0.223   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/F<0>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/F_1
    SLICE_X98Y195.C2     net (fanout=10)       1.097   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/F<1>
    SLICE_X98Y195.C      Tilo                  0.043   UserWrapper/stream_out[8].gen_stream_out/s0_desc_fifo_dout<59>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Madd_n0080_Madd_xor<2>11
    SLICE_X98Y198.B3     net (fanout=2)        0.846   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/n0080<2>
    SLICE_X98Y198.COUT   Topcyb                0.299   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_GND_133_o_LessThan_16_o_cy<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_GND_133_o_LessThan_16_o_lut<1>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_GND_133_o_LessThan_16_o_cy<3>
    SLICE_X98Y199.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_GND_133_o_LessThan_16_o_cy<3>
    SLICE_X98Y199.AMUX   Tcina                 0.218   UserWrapper/stream_out[8].gen_stream_out/s0_desc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_GND_133_o_LessThan_16_o_cy<4>
    SLICE_X103Y190.B5    net (fanout=20)       0.840   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_GND_133_o_LessThan_16_o_cy<4>
    SLICE_X103Y190.B     Tilo                  0.043   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/F<2>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mmux_new_F21
    SLICE_X98Y194.A2     net (fanout=2)        0.645   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/new_F<1>
    SLICE_X98Y194.COUT   Topcya                0.278   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_lutdi
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<3>
    SLICE_X98Y195.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<3>
    SLICE_X98Y195.AMUX   Tcina                 0.218   UserWrapper/stream_out[8].gen_stream_out/s0_desc_fifo_dout<59>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<4>
    SLICE_X100Y194.A1    net (fanout=10)       0.562   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<4>
    SLICE_X100Y194.A     Tilo                  0.043   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/V_diag<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT15_SW0
    SLICE_X102Y189.C2    net (fanout=1)        0.787   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/N4
    SLICE_X102Y189.CLK   Tas                  -0.023   UserWrapper/UserModule/engine_gen[8].eng0/V_out_swa2csf<285>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT15
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/V_4
    -------------------------------------------------  ---------------------------
    Total                                      6.119ns (1.342ns logic, 4.777ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.290ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/V_1 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/V_4 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.114ns (Levels of Logic = 9)
  Clock Path Skew:      -0.132ns (1.104 - 1.236)
  Source Clock:         UserWrapper/c0_axi_clk<1> rising at 0.000ns
  Destination Clock:    UserWrapper/c0_axi_clk<1> rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/V_1 to UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/V_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y206.CQ    Tcko                  0.259   UserWrapper/UserModule/engine_gen[8].eng0/V_out_swa2csf<272>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/V_1
    SLICE_X109Y198.A6    net (fanout=23)       0.583   UserWrapper/UserModule/engine_gen[8].eng0/V_out_swa2csf<271>
    SLICE_X109Y198.A     Tilo                  0.043   UserWrapper/stream_out[10].gen_stream_out/s0_desc_fifo_dout<75>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Madd_n0079_Madd_xor<4>111
    SLICE_X103Y192.D5    net (fanout=7)        0.566   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Madd_n0079_Madd_xor<4>11
    SLICE_X103Y192.D     Tilo                  0.043   UserWrapper/stream_out[9].gen_stream_out/s0_desc_fifo_din<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Madd_n0079_Madd_xor<7>11
    SLICE_X98Y198.D5     net (fanout=2)        0.802   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/n0079<7>
    SLICE_X98Y198.COUT   Topcyd                0.196   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_GND_133_o_LessThan_16_o_cy<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_GND_133_o_LessThan_16_o_lutdi3
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_GND_133_o_LessThan_16_o_cy<3>
    SLICE_X98Y199.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_GND_133_o_LessThan_16_o_cy<3>
    SLICE_X98Y199.AMUX   Tcina                 0.218   UserWrapper/stream_out[8].gen_stream_out/s0_desc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_GND_133_o_LessThan_16_o_cy<4>
    SLICE_X103Y190.B5    net (fanout=20)       0.840   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_GND_133_o_LessThan_16_o_cy<4>
    SLICE_X103Y190.B     Tilo                  0.043   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/F<2>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mmux_new_F21
    SLICE_X98Y194.A2     net (fanout=2)        0.645   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/new_F<1>
    SLICE_X98Y194.COUT   Topcya                0.289   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_lut<0>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<3>
    SLICE_X98Y195.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<3>
    SLICE_X98Y195.AMUX   Tcina                 0.218   UserWrapper/stream_out[8].gen_stream_out/s0_desc_fifo_dout<59>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<4>
    SLICE_X100Y194.A1    net (fanout=10)       0.562   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<4>
    SLICE_X100Y194.A     Tilo                  0.043   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/V_diag<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT15_SW0
    SLICE_X102Y189.C2    net (fanout=1)        0.787   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/N4
    SLICE_X102Y189.CLK   Tas                  -0.023   UserWrapper/UserModule/engine_gen[8].eng0/V_out_swa2csf<285>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT15
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/V_4
    -------------------------------------------------  ---------------------------
    Total                                      6.114ns (1.329ns logic, 4.785ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.294ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/F_4 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/V_4 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.110ns (Levels of Logic = 8)
  Clock Path Skew:      -0.132ns (1.104 - 1.236)
  Source Clock:         UserWrapper/c0_axi_clk<1> rising at 0.000ns
  Destination Clock:    UserWrapper/c0_axi_clk<1> rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/F_4 to UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/V_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y207.DQ    Tcko                  0.259   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/F<4>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/F_4
    SLICE_X105Y200.D2    net (fanout=9)        1.375   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/F<4>
    SLICE_X105Y200.D     Tilo                  0.043   UserWrapper/stream_out[1].gen_stream_out/s0_desc_fifo_dout<87>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Madd_n0080_Madd_cy<7>1_SW1
    SLICE_X107Y201.D5    net (fanout=1)        0.246   UserWrapper/UserModule/engine_gen[8].eng0/swa/N1476
    SLICE_X107Y201.D     Tilo                  0.043   UserWrapper/stream_in[5].gen_stream_in/s0_desc_fifo_dout<115>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Madd_n0080_Madd_xor<9>11
    SLICE_X98Y199.A4     net (fanout=2)        0.715   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/n0080<9>
    SLICE_X98Y199.AMUX   Topaa                 0.270   UserWrapper/stream_out[8].gen_stream_out/s0_desc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_GND_133_o_LessThan_16_o_lutdi4
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_GND_133_o_LessThan_16_o_cy<4>
    SLICE_X103Y190.A4    net (fanout=20)       0.803   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_GND_133_o_LessThan_16_o_cy<4>
    SLICE_X103Y190.A     Tilo                  0.043   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/F<2>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mmux_new_F11
    SLICE_X98Y194.A5     net (fanout=2)        0.448   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/new_F<0>
    SLICE_X98Y194.COUT   Topcya                0.278   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_lutdi
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<3>
    SLICE_X98Y195.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<3>
    SLICE_X98Y195.AMUX   Tcina                 0.218   UserWrapper/stream_out[8].gen_stream_out/s0_desc_fifo_dout<59>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<4>
    SLICE_X100Y194.A1    net (fanout=10)       0.562   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<4>
    SLICE_X100Y194.A     Tilo                  0.043   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/V_diag<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT15_SW0
    SLICE_X102Y189.C2    net (fanout=1)        0.787   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/N4
    SLICE_X102Y189.CLK   Tas                  -0.023   UserWrapper/UserModule/engine_gen[8].eng0/V_out_swa2csf<285>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT15
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/V_4
    -------------------------------------------------  ---------------------------
    Total                                      6.110ns (1.174ns logic, 4.936ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.299ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/F_4 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/V_4 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.105ns (Levels of Logic = 8)
  Clock Path Skew:      -0.132ns (1.104 - 1.236)
  Source Clock:         UserWrapper/c0_axi_clk<1> rising at 0.000ns
  Destination Clock:    UserWrapper/c0_axi_clk<1> rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/F_4 to UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/V_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y207.DQ    Tcko                  0.259   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/F<4>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/F_4
    SLICE_X105Y200.D2    net (fanout=9)        1.375   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[27].swpe/F<4>
    SLICE_X105Y200.D     Tilo                  0.043   UserWrapper/stream_out[1].gen_stream_out/s0_desc_fifo_dout<87>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Madd_n0080_Madd_cy<7>1_SW1
    SLICE_X107Y201.D5    net (fanout=1)        0.246   UserWrapper/UserModule/engine_gen[8].eng0/swa/N1476
    SLICE_X107Y201.D     Tilo                  0.043   UserWrapper/stream_in[5].gen_stream_in/s0_desc_fifo_dout<115>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Madd_n0080_Madd_xor<9>11
    SLICE_X98Y199.A4     net (fanout=2)        0.715   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/n0080<9>
    SLICE_X98Y199.AMUX   Topaa                 0.270   UserWrapper/stream_out[8].gen_stream_out/s0_desc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_GND_133_o_LessThan_16_o_lutdi4
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_GND_133_o_LessThan_16_o_cy<4>
    SLICE_X100Y196.B2    net (fanout=20)       0.705   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_GND_133_o_LessThan_16_o_cy<4>
    SLICE_X100Y196.B     Tilo                  0.043   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/F<7>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mmux_new_F71
    SLICE_X98Y194.D2     net (fanout=2)        0.622   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/new_F<6>
    SLICE_X98Y194.COUT   Topcyd                0.197   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_lutdi3
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<3>
    SLICE_X98Y195.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<3>
    SLICE_X98Y195.AMUX   Tcina                 0.218   UserWrapper/stream_out[8].gen_stream_out/s0_desc_fifo_dout<59>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<4>
    SLICE_X100Y194.A1    net (fanout=10)       0.562   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mcompar_GND_133_o_V_diag[9]_LessThan_23_o_cy<4>
    SLICE_X100Y194.A     Tilo                  0.043   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/V_diag<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT15_SW0
    SLICE_X102Y189.C2    net (fanout=1)        0.787   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/N4
    SLICE_X102Y189.CLK   Tas                  -0.023   UserWrapper/UserModule/engine_gen[8].eng0/V_out_swa2csf<285>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT15
                                                       UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[28].swpe/V_4
    -------------------------------------------------  ---------------------------
    Total                                      6.105ns (1.093ns logic, 5.012ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------

Paths for end point UserWrapper/UserModule/engine_gen[7].eng0/ec/T_sreg<74>_1 (SLICE_X80Y258.B2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.006ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[7].eng0/ec/rd_state_FSM_FFd2 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[7].eng0/ec/T_sreg<74>_1 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.167ns (Levels of Logic = 1)
  Clock Path Skew:      -0.363ns (1.210 - 1.573)
  Source Clock:         UserWrapper/c0_axi_clk<1> rising at 0.000ns
  Destination Clock:    UserWrapper/c0_axi_clk<1> rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[7].eng0/ec/rd_state_FSM_FFd2 to UserWrapper/UserModule/engine_gen[7].eng0/ec/T_sreg<74>_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y62.CQ      Tcko                  0.259   UserWrapper/UserModule/engine_gen[7].eng0/ec/rd_state_FSM_FFd2
                                                       UserWrapper/UserModule/engine_gen[7].eng0/ec/rd_state_FSM_FFd2
    SLICE_X80Y258.B2     net (fanout=273)      5.898   UserWrapper/UserModule/engine_gen[7].eng0/ec/rd_state_FSM_FFd2
    SLICE_X80Y258.CLK    Tas                   0.010   UserWrapper/UserModule/engine_gen[7].eng0/ec/T_sreg<74>_1
                                                       UserWrapper/UserModule/engine_gen[7].eng0/ec/Mmux_T_sreg[74][1]_ref_seq_block_in[149]_MUX_6326_o11
                                                       UserWrapper/UserModule/engine_gen[7].eng0/ec/T_sreg<74>_1
    -------------------------------------------------  ---------------------------
    Total                                      6.167ns (0.269ns logic, 5.898ns route)
                                                       (4.4% logic, 95.6% route)

--------------------------------------------------------------------------------

Paths for end point UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_20 (SLICE_X58Y201.SR), 243 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.009ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_10 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_20 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.380ns (Levels of Logic = 5)
  Clock Path Skew:      -0.147ns (1.075 - 1.222)
  Source Clock:         UserWrapper/c0_axi_clk<1> rising at 0.000ns
  Destination Clock:    UserWrapper/c0_axi_clk<1> rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_10 to UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y198.CQ     Tcko                  0.259   UserWrapper/UserModule/engine_gen[8].eng0/ref_block_cnt_ec2csf<11>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_10
    SLICE_X62Y194.D1     net (fanout=6)        0.960   UserWrapper/UserModule/engine_gen[8].eng0/ref_block_cnt_ec2csf<10>
    SLICE_X62Y194.COUT   Topcyd                0.223   UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_lut<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<3>
    SLICE_X62Y195.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<3>
    SLICE_X62Y195.COUT   Tbyp                  0.054   UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<7>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<7>
    SLICE_X62Y196.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<7>
    SLICE_X62Y196.BMUX   Tcinb                 0.157   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[56].swpe/V_diag<9>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<9>
    SLICE_X60Y155.A1     net (fanout=2)        2.368   UserWrapper/UserModule/engine_gen[8].eng0/ec/GND_126_o_GND_126_o_equal_331_o
    SLICE_X60Y155.A      Tilo                  0.043   UserWrapper/UserModule/engine_gen[8].eng0/swa/last_ref_block<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/last_ref_block1
    SLICE_X61Y197.A1     net (fanout=3)        1.172   UserWrapper/UserModule/engine_gen[8].eng0/last_ref_block_ec2swa
    SLICE_X61Y197.AMUX   Tilo                  0.142   UserWrapper/stream_in[9].gen_stream_in/s0_desc_fifo_dout<91>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Reset_OR_DriverANDClockEnable281
    SLICE_X58Y201.SR     net (fanout=7)        0.721   UserWrapper/UserModule/engine_gen[8].eng0/ec/Reset_OR_DriverANDClockEnable
    SLICE_X58Y201.CLK    Tsrck                 0.281   UserWrapper/UserModule/engine_gen[8].eng0/ref_block_cnt_ec2csf<23>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_20
    -------------------------------------------------  ---------------------------
    Total                                      6.380ns (1.159ns logic, 5.221ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[8].eng0/ec/GND_126_o_GND_126_o_sub_330_OUT<14>_FRB (FF)
  Destination:          UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_20 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.371ns (Levels of Logic = 4)
  Clock Path Skew:      -0.141ns (1.075 - 1.216)
  Source Clock:         UserWrapper/c0_axi_clk<1> rising at 0.000ns
  Destination Clock:    UserWrapper/c0_axi_clk<1> rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[8].eng0/ec/GND_126_o_GND_126_o_sub_330_OUT<14>_FRB to UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y189.CQ     Tcko                  0.223   UserWrapper/UserModule/engine_gen[8].eng0/ec/GND_126_o_GND_126_o_sub_330_OUT<15>_FRB
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/GND_126_o_GND_126_o_sub_330_OUT<14>_FRB
    SLICE_X62Y195.A1     net (fanout=1)        0.975   UserWrapper/UserModule/engine_gen[8].eng0/ec/GND_126_o_GND_126_o_sub_330_OUT<14>_FRB
    SLICE_X62Y195.COUT   Topcya                0.289   UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<7>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_lut<4>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<7>
    SLICE_X62Y196.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<7>
    SLICE_X62Y196.BMUX   Tcinb                 0.157   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[56].swpe/V_diag<9>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<9>
    SLICE_X60Y155.A1     net (fanout=2)        2.368   UserWrapper/UserModule/engine_gen[8].eng0/ec/GND_126_o_GND_126_o_equal_331_o
    SLICE_X60Y155.A      Tilo                  0.043   UserWrapper/UserModule/engine_gen[8].eng0/swa/last_ref_block<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/last_ref_block1
    SLICE_X61Y197.A1     net (fanout=3)        1.172   UserWrapper/UserModule/engine_gen[8].eng0/last_ref_block_ec2swa
    SLICE_X61Y197.AMUX   Tilo                  0.142   UserWrapper/stream_in[9].gen_stream_in/s0_desc_fifo_dout<91>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Reset_OR_DriverANDClockEnable281
    SLICE_X58Y201.SR     net (fanout=7)        0.721   UserWrapper/UserModule/engine_gen[8].eng0/ec/Reset_OR_DriverANDClockEnable
    SLICE_X58Y201.CLK    Tsrck                 0.281   UserWrapper/UserModule/engine_gen[8].eng0/ref_block_cnt_ec2csf<23>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_20
    -------------------------------------------------  ---------------------------
    Total                                      6.371ns (1.135ns logic, 5.236ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.134ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[8].eng0/ec/GND_126_o_GND_126_o_sub_330_OUT<8>_FRB (FF)
  Destination:          UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_20 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.262ns (Levels of Logic = 5)
  Clock Path Skew:      -0.140ns (1.075 - 1.215)
  Source Clock:         UserWrapper/c0_axi_clk<1> rising at 0.000ns
  Destination Clock:    UserWrapper/c0_axi_clk<1> rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[8].eng0/ec/GND_126_o_GND_126_o_sub_330_OUT<8>_FRB to UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y188.AQ     Tcko                  0.223   UserWrapper/UserModule/engine_gen[8].eng0/ec/GND_126_o_GND_126_o_sub_330_OUT<11>_FRB
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/GND_126_o_GND_126_o_sub_330_OUT<8>_FRB
    SLICE_X62Y194.C4     net (fanout=1)        0.875   UserWrapper/UserModule/engine_gen[8].eng0/ec/GND_126_o_GND_126_o_sub_330_OUT<8>_FRB
    SLICE_X62Y194.COUT   Topcyc                0.226   UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_lut<2>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<3>
    SLICE_X62Y195.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<3>
    SLICE_X62Y195.COUT   Tbyp                  0.054   UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<7>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<7>
    SLICE_X62Y196.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<7>
    SLICE_X62Y196.BMUX   Tcinb                 0.157   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[56].swpe/V_diag<9>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<9>
    SLICE_X60Y155.A1     net (fanout=2)        2.368   UserWrapper/UserModule/engine_gen[8].eng0/ec/GND_126_o_GND_126_o_equal_331_o
    SLICE_X60Y155.A      Tilo                  0.043   UserWrapper/UserModule/engine_gen[8].eng0/swa/last_ref_block<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/last_ref_block1
    SLICE_X61Y197.A1     net (fanout=3)        1.172   UserWrapper/UserModule/engine_gen[8].eng0/last_ref_block_ec2swa
    SLICE_X61Y197.AMUX   Tilo                  0.142   UserWrapper/stream_in[9].gen_stream_in/s0_desc_fifo_dout<91>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Reset_OR_DriverANDClockEnable281
    SLICE_X58Y201.SR     net (fanout=7)        0.721   UserWrapper/UserModule/engine_gen[8].eng0/ec/Reset_OR_DriverANDClockEnable
    SLICE_X58Y201.CLK    Tsrck                 0.281   UserWrapper/UserModule/engine_gen[8].eng0/ref_block_cnt_ec2csf<23>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_20
    -------------------------------------------------  ---------------------------
    Total                                      6.262ns (1.126ns logic, 5.136ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.148ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[8].eng0/ec/GND_126_o_GND_126_o_sub_330_OUT<0>_FRB (FF)
  Destination:          UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_20 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.249ns (Levels of Logic = 5)
  Clock Path Skew:      -0.139ns (1.075 - 1.214)
  Source Clock:         UserWrapper/c0_axi_clk<1> rising at 0.000ns
  Destination Clock:    UserWrapper/c0_axi_clk<1> rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[8].eng0/ec/GND_126_o_GND_126_o_sub_330_OUT<0>_FRB to UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y186.AQ     Tcko                  0.223   UserWrapper/UserModule/engine_gen[8].eng0/ec/GND_126_o_GND_126_o_sub_330_OUT<3>_FRB
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/GND_126_o_GND_126_o_sub_330_OUT<0>_FRB
    SLICE_X62Y194.A1     net (fanout=1)        0.799   UserWrapper/UserModule/engine_gen[8].eng0/ec/GND_126_o_GND_126_o_sub_330_OUT<0>_FRB
    SLICE_X62Y194.COUT   Topcya                0.289   UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_lut<0>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<3>
    SLICE_X62Y195.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<3>
    SLICE_X62Y195.COUT   Tbyp                  0.054   UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<7>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<7>
    SLICE_X62Y196.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<7>
    SLICE_X62Y196.BMUX   Tcinb                 0.157   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[56].swpe/V_diag<9>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<9>
    SLICE_X60Y155.A1     net (fanout=2)        2.368   UserWrapper/UserModule/engine_gen[8].eng0/ec/GND_126_o_GND_126_o_equal_331_o
    SLICE_X60Y155.A      Tilo                  0.043   UserWrapper/UserModule/engine_gen[8].eng0/swa/last_ref_block<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/last_ref_block1
    SLICE_X61Y197.A1     net (fanout=3)        1.172   UserWrapper/UserModule/engine_gen[8].eng0/last_ref_block_ec2swa
    SLICE_X61Y197.AMUX   Tilo                  0.142   UserWrapper/stream_in[9].gen_stream_in/s0_desc_fifo_dout<91>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Reset_OR_DriverANDClockEnable281
    SLICE_X58Y201.SR     net (fanout=7)        0.721   UserWrapper/UserModule/engine_gen[8].eng0/ec/Reset_OR_DriverANDClockEnable
    SLICE_X58Y201.CLK    Tsrck                 0.281   UserWrapper/UserModule/engine_gen[8].eng0/ref_block_cnt_ec2csf<23>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_20
    -------------------------------------------------  ---------------------------
    Total                                      6.249ns (1.189ns logic, 5.060ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.167ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[8].eng0/ec/GND_126_o_GND_126_o_sub_330_OUT<11>_FRB (FF)
  Destination:          UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_20 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.229ns (Levels of Logic = 5)
  Clock Path Skew:      -0.140ns (1.075 - 1.215)
  Source Clock:         UserWrapper/c0_axi_clk<1> rising at 0.000ns
  Destination Clock:    UserWrapper/c0_axi_clk<1> rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[8].eng0/ec/GND_126_o_GND_126_o_sub_330_OUT<11>_FRB to UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y188.DQ     Tcko                  0.223   UserWrapper/UserModule/engine_gen[8].eng0/ec/GND_126_o_GND_126_o_sub_330_OUT<11>_FRB
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/GND_126_o_GND_126_o_sub_330_OUT<11>_FRB
    SLICE_X62Y194.D2     net (fanout=1)        0.845   UserWrapper/UserModule/engine_gen[8].eng0/ec/GND_126_o_GND_126_o_sub_330_OUT<11>_FRB
    SLICE_X62Y194.COUT   Topcyd                0.223   UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_lut<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<3>
    SLICE_X62Y195.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<3>
    SLICE_X62Y195.COUT   Tbyp                  0.054   UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<7>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<7>
    SLICE_X62Y196.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<7>
    SLICE_X62Y196.BMUX   Tcinb                 0.157   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[56].swpe/V_diag<9>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<9>
    SLICE_X60Y155.A1     net (fanout=2)        2.368   UserWrapper/UserModule/engine_gen[8].eng0/ec/GND_126_o_GND_126_o_equal_331_o
    SLICE_X60Y155.A      Tilo                  0.043   UserWrapper/UserModule/engine_gen[8].eng0/swa/last_ref_block<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/last_ref_block1
    SLICE_X61Y197.A1     net (fanout=3)        1.172   UserWrapper/UserModule/engine_gen[8].eng0/last_ref_block_ec2swa
    SLICE_X61Y197.AMUX   Tilo                  0.142   UserWrapper/stream_in[9].gen_stream_in/s0_desc_fifo_dout<91>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Reset_OR_DriverANDClockEnable281
    SLICE_X58Y201.SR     net (fanout=7)        0.721   UserWrapper/UserModule/engine_gen[8].eng0/ec/Reset_OR_DriverANDClockEnable
    SLICE_X58Y201.CLK    Tsrck                 0.281   UserWrapper/UserModule/engine_gen[8].eng0/ref_block_cnt_ec2csf<23>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_20
    -------------------------------------------------  ---------------------------
    Total                                      6.229ns (1.123ns logic, 5.106ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.170ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_3 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_20 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.219ns (Levels of Logic = 5)
  Clock Path Skew:      -0.147ns (1.075 - 1.222)
  Source Clock:         UserWrapper/c0_axi_clk<1> rising at 0.000ns
  Destination Clock:    UserWrapper/c0_axi_clk<1> rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_3 to UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y196.DQ     Tcko                  0.259   UserWrapper/UserModule/engine_gen[8].eng0/ref_block_cnt_ec2csf<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_3
    SLICE_X62Y194.B1     net (fanout=6)        0.723   UserWrapper/UserModule/engine_gen[8].eng0/ref_block_cnt_ec2csf<3>
    SLICE_X62Y194.COUT   Topcyb                0.299   UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_lut<1>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<3>
    SLICE_X62Y195.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<3>
    SLICE_X62Y195.COUT   Tbyp                  0.054   UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<7>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<7>
    SLICE_X62Y196.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<7>
    SLICE_X62Y196.BMUX   Tcinb                 0.157   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[56].swpe/V_diag<9>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<9>
    SLICE_X60Y155.A1     net (fanout=2)        2.368   UserWrapper/UserModule/engine_gen[8].eng0/ec/GND_126_o_GND_126_o_equal_331_o
    SLICE_X60Y155.A      Tilo                  0.043   UserWrapper/UserModule/engine_gen[8].eng0/swa/last_ref_block<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/last_ref_block1
    SLICE_X61Y197.A1     net (fanout=3)        1.172   UserWrapper/UserModule/engine_gen[8].eng0/last_ref_block_ec2swa
    SLICE_X61Y197.AMUX   Tilo                  0.142   UserWrapper/stream_in[9].gen_stream_in/s0_desc_fifo_dout<91>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Reset_OR_DriverANDClockEnable281
    SLICE_X58Y201.SR     net (fanout=7)        0.721   UserWrapper/UserModule/engine_gen[8].eng0/ec/Reset_OR_DriverANDClockEnable
    SLICE_X58Y201.CLK    Tsrck                 0.281   UserWrapper/UserModule/engine_gen[8].eng0/ref_block_cnt_ec2csf<23>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_20
    -------------------------------------------------  ---------------------------
    Total                                      6.219ns (1.235ns logic, 4.984ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[8].eng0/ec/GND_126_o_GND_126_o_sub_330_OUT<23>_FRB (FF)
  Destination:          UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_20 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.195ns (Levels of Logic = 4)
  Clock Path Skew:      -0.142ns (1.075 - 1.217)
  Source Clock:         UserWrapper/c0_axi_clk<1> rising at 0.000ns
  Destination Clock:    UserWrapper/c0_axi_clk<1> rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[8].eng0/ec/GND_126_o_GND_126_o_sub_330_OUT<23>_FRB to UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y191.DQ     Tcko                  0.223   UserWrapper/UserModule/engine_gen[8].eng0/ec/GND_126_o_GND_126_o_sub_330_OUT<23>_FRB
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/GND_126_o_GND_126_o_sub_330_OUT<23>_FRB
    SLICE_X62Y195.D1     net (fanout=1)        0.865   UserWrapper/UserModule/engine_gen[8].eng0/ec/GND_126_o_GND_126_o_sub_330_OUT<23>_FRB
    SLICE_X62Y195.COUT   Topcyd                0.223   UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<7>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_lut<7>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<7>
    SLICE_X62Y196.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<7>
    SLICE_X62Y196.BMUX   Tcinb                 0.157   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[56].swpe/V_diag<9>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<9>
    SLICE_X60Y155.A1     net (fanout=2)        2.368   UserWrapper/UserModule/engine_gen[8].eng0/ec/GND_126_o_GND_126_o_equal_331_o
    SLICE_X60Y155.A      Tilo                  0.043   UserWrapper/UserModule/engine_gen[8].eng0/swa/last_ref_block<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/last_ref_block1
    SLICE_X61Y197.A1     net (fanout=3)        1.172   UserWrapper/UserModule/engine_gen[8].eng0/last_ref_block_ec2swa
    SLICE_X61Y197.AMUX   Tilo                  0.142   UserWrapper/stream_in[9].gen_stream_in/s0_desc_fifo_dout<91>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Reset_OR_DriverANDClockEnable281
    SLICE_X58Y201.SR     net (fanout=7)        0.721   UserWrapper/UserModule/engine_gen[8].eng0/ec/Reset_OR_DriverANDClockEnable
    SLICE_X58Y201.CLK    Tsrck                 0.281   UserWrapper/UserModule/engine_gen[8].eng0/ref_block_cnt_ec2csf<23>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_20
    -------------------------------------------------  ---------------------------
    Total                                      6.195ns (1.069ns logic, 5.126ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.216ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[8].eng0/ec/GND_126_o_GND_126_o_sub_330_OUT<7>_FRB (FF)
  Destination:          UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_20 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.180ns (Levels of Logic = 5)
  Clock Path Skew:      -0.140ns (1.075 - 1.215)
  Source Clock:         UserWrapper/c0_axi_clk<1> rising at 0.000ns
  Destination Clock:    UserWrapper/c0_axi_clk<1> rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[8].eng0/ec/GND_126_o_GND_126_o_sub_330_OUT<7>_FRB to UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y187.DQ     Tcko                  0.223   UserWrapper/UserModule/engine_gen[8].eng0/ec/GND_126_o_GND_126_o_sub_330_OUT<7>_FRB
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/GND_126_o_GND_126_o_sub_330_OUT<7>_FRB
    SLICE_X62Y194.C1     net (fanout=1)        0.793   UserWrapper/UserModule/engine_gen[8].eng0/ec/GND_126_o_GND_126_o_sub_330_OUT<7>_FRB
    SLICE_X62Y194.COUT   Topcyc                0.226   UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_lut<2>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<3>
    SLICE_X62Y195.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<3>
    SLICE_X62Y195.COUT   Tbyp                  0.054   UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<7>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<7>
    SLICE_X62Y196.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<7>
    SLICE_X62Y196.BMUX   Tcinb                 0.157   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[56].swpe/V_diag<9>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<9>
    SLICE_X60Y155.A1     net (fanout=2)        2.368   UserWrapper/UserModule/engine_gen[8].eng0/ec/GND_126_o_GND_126_o_equal_331_o
    SLICE_X60Y155.A      Tilo                  0.043   UserWrapper/UserModule/engine_gen[8].eng0/swa/last_ref_block<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/last_ref_block1
    SLICE_X61Y197.A1     net (fanout=3)        1.172   UserWrapper/UserModule/engine_gen[8].eng0/last_ref_block_ec2swa
    SLICE_X61Y197.AMUX   Tilo                  0.142   UserWrapper/stream_in[9].gen_stream_in/s0_desc_fifo_dout<91>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Reset_OR_DriverANDClockEnable281
    SLICE_X58Y201.SR     net (fanout=7)        0.721   UserWrapper/UserModule/engine_gen[8].eng0/ec/Reset_OR_DriverANDClockEnable
    SLICE_X58Y201.CLK    Tsrck                 0.281   UserWrapper/UserModule/engine_gen[8].eng0/ref_block_cnt_ec2csf<23>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_20
    -------------------------------------------------  ---------------------------
    Total                                      6.180ns (1.126ns logic, 5.054ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.226ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[8].eng0/ec/GND_126_o_GND_126_o_sub_330_OUT<12>_FRB (FF)
  Destination:          UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_20 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.169ns (Levels of Logic = 4)
  Clock Path Skew:      -0.141ns (1.075 - 1.216)
  Source Clock:         UserWrapper/c0_axi_clk<1> rising at 0.000ns
  Destination Clock:    UserWrapper/c0_axi_clk<1> rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[8].eng0/ec/GND_126_o_GND_126_o_sub_330_OUT<12>_FRB to UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y189.AQ     Tcko                  0.223   UserWrapper/UserModule/engine_gen[8].eng0/ec/GND_126_o_GND_126_o_sub_330_OUT<15>_FRB
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/GND_126_o_GND_126_o_sub_330_OUT<12>_FRB
    SLICE_X62Y195.A2     net (fanout=1)        0.773   UserWrapper/UserModule/engine_gen[8].eng0/ec/GND_126_o_GND_126_o_sub_330_OUT<12>_FRB
    SLICE_X62Y195.COUT   Topcya                0.289   UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<7>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_lut<4>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<7>
    SLICE_X62Y196.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<7>
    SLICE_X62Y196.BMUX   Tcinb                 0.157   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[56].swpe/V_diag<9>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<9>
    SLICE_X60Y155.A1     net (fanout=2)        2.368   UserWrapper/UserModule/engine_gen[8].eng0/ec/GND_126_o_GND_126_o_equal_331_o
    SLICE_X60Y155.A      Tilo                  0.043   UserWrapper/UserModule/engine_gen[8].eng0/swa/last_ref_block<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/last_ref_block1
    SLICE_X61Y197.A1     net (fanout=3)        1.172   UserWrapper/UserModule/engine_gen[8].eng0/last_ref_block_ec2swa
    SLICE_X61Y197.AMUX   Tilo                  0.142   UserWrapper/stream_in[9].gen_stream_in/s0_desc_fifo_dout<91>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Reset_OR_DriverANDClockEnable281
    SLICE_X58Y201.SR     net (fanout=7)        0.721   UserWrapper/UserModule/engine_gen[8].eng0/ec/Reset_OR_DriverANDClockEnable
    SLICE_X58Y201.CLK    Tsrck                 0.281   UserWrapper/UserModule/engine_gen[8].eng0/ref_block_cnt_ec2csf<23>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_20
    -------------------------------------------------  ---------------------------
    Total                                      6.169ns (1.135ns logic, 5.034ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.230ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_11 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_20 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.159ns (Levels of Logic = 5)
  Clock Path Skew:      -0.147ns (1.075 - 1.222)
  Source Clock:         UserWrapper/c0_axi_clk<1> rising at 0.000ns
  Destination Clock:    UserWrapper/c0_axi_clk<1> rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_11 to UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y198.DQ     Tcko                  0.259   UserWrapper/UserModule/engine_gen[8].eng0/ref_block_cnt_ec2csf<11>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_11
    SLICE_X62Y194.D5     net (fanout=6)        0.739   UserWrapper/UserModule/engine_gen[8].eng0/ref_block_cnt_ec2csf<11>
    SLICE_X62Y194.COUT   Topcyd                0.223   UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_lut<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<3>
    SLICE_X62Y195.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<3>
    SLICE_X62Y195.COUT   Tbyp                  0.054   UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<7>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<7>
    SLICE_X62Y196.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<7>
    SLICE_X62Y196.BMUX   Tcinb                 0.157   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[56].swpe/V_diag<9>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<9>
    SLICE_X60Y155.A1     net (fanout=2)        2.368   UserWrapper/UserModule/engine_gen[8].eng0/ec/GND_126_o_GND_126_o_equal_331_o
    SLICE_X60Y155.A      Tilo                  0.043   UserWrapper/UserModule/engine_gen[8].eng0/swa/last_ref_block<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/last_ref_block1
    SLICE_X61Y197.A1     net (fanout=3)        1.172   UserWrapper/UserModule/engine_gen[8].eng0/last_ref_block_ec2swa
    SLICE_X61Y197.AMUX   Tilo                  0.142   UserWrapper/stream_in[9].gen_stream_in/s0_desc_fifo_dout<91>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Reset_OR_DriverANDClockEnable281
    SLICE_X58Y201.SR     net (fanout=7)        0.721   UserWrapper/UserModule/engine_gen[8].eng0/ec/Reset_OR_DriverANDClockEnable
    SLICE_X58Y201.CLK    Tsrck                 0.281   UserWrapper/UserModule/engine_gen[8].eng0/ref_block_cnt_ec2csf<23>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_20
    -------------------------------------------------  ---------------------------
    Total                                      6.159ns (1.159ns logic, 5.000ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.235ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[8].eng0/ec/GND_126_o_GND_126_o_sub_330_OUT<4>_FRB (FF)
  Destination:          UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_20 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.161ns (Levels of Logic = 5)
  Clock Path Skew:      -0.140ns (1.075 - 1.215)
  Source Clock:         UserWrapper/c0_axi_clk<1> rising at 0.000ns
  Destination Clock:    UserWrapper/c0_axi_clk<1> rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[8].eng0/ec/GND_126_o_GND_126_o_sub_330_OUT<4>_FRB to UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y187.AQ     Tcko                  0.223   UserWrapper/UserModule/engine_gen[8].eng0/ec/GND_126_o_GND_126_o_sub_330_OUT<7>_FRB
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/GND_126_o_GND_126_o_sub_330_OUT<4>_FRB
    SLICE_X62Y194.B3     net (fanout=1)        0.701   UserWrapper/UserModule/engine_gen[8].eng0/ec/GND_126_o_GND_126_o_sub_330_OUT<4>_FRB
    SLICE_X62Y194.COUT   Topcyb                0.299   UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_lut<1>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<3>
    SLICE_X62Y195.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<3>
    SLICE_X62Y195.COUT   Tbyp                  0.054   UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<7>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<7>
    SLICE_X62Y196.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<7>
    SLICE_X62Y196.BMUX   Tcinb                 0.157   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[56].swpe/V_diag<9>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<9>
    SLICE_X60Y155.A1     net (fanout=2)        2.368   UserWrapper/UserModule/engine_gen[8].eng0/ec/GND_126_o_GND_126_o_equal_331_o
    SLICE_X60Y155.A      Tilo                  0.043   UserWrapper/UserModule/engine_gen[8].eng0/swa/last_ref_block<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/last_ref_block1
    SLICE_X61Y197.A1     net (fanout=3)        1.172   UserWrapper/UserModule/engine_gen[8].eng0/last_ref_block_ec2swa
    SLICE_X61Y197.AMUX   Tilo                  0.142   UserWrapper/stream_in[9].gen_stream_in/s0_desc_fifo_dout<91>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Reset_OR_DriverANDClockEnable281
    SLICE_X58Y201.SR     net (fanout=7)        0.721   UserWrapper/UserModule/engine_gen[8].eng0/ec/Reset_OR_DriverANDClockEnable
    SLICE_X58Y201.CLK    Tsrck                 0.281   UserWrapper/UserModule/engine_gen[8].eng0/ref_block_cnt_ec2csf<23>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_20
    -------------------------------------------------  ---------------------------
    Total                                      6.161ns (1.199ns logic, 4.962ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.241ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[8].eng0/ec/GND_126_o_GND_126_o_sub_330_OUT<1>_FRB (FF)
  Destination:          UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_20 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.156ns (Levels of Logic = 5)
  Clock Path Skew:      -0.139ns (1.075 - 1.214)
  Source Clock:         UserWrapper/c0_axi_clk<1> rising at 0.000ns
  Destination Clock:    UserWrapper/c0_axi_clk<1> rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[8].eng0/ec/GND_126_o_GND_126_o_sub_330_OUT<1>_FRB to UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y186.BQ     Tcko                  0.223   UserWrapper/UserModule/engine_gen[8].eng0/ec/GND_126_o_GND_126_o_sub_330_OUT<3>_FRB
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/GND_126_o_GND_126_o_sub_330_OUT<1>_FRB
    SLICE_X62Y194.A3     net (fanout=1)        0.706   UserWrapper/UserModule/engine_gen[8].eng0/ec/GND_126_o_GND_126_o_sub_330_OUT<1>_FRB
    SLICE_X62Y194.COUT   Topcya                0.289   UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_lut<0>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<3>
    SLICE_X62Y195.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<3>
    SLICE_X62Y195.COUT   Tbyp                  0.054   UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<7>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<7>
    SLICE_X62Y196.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<7>
    SLICE_X62Y196.BMUX   Tcinb                 0.157   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[56].swpe/V_diag<9>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<9>
    SLICE_X60Y155.A1     net (fanout=2)        2.368   UserWrapper/UserModule/engine_gen[8].eng0/ec/GND_126_o_GND_126_o_equal_331_o
    SLICE_X60Y155.A      Tilo                  0.043   UserWrapper/UserModule/engine_gen[8].eng0/swa/last_ref_block<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/last_ref_block1
    SLICE_X61Y197.A1     net (fanout=3)        1.172   UserWrapper/UserModule/engine_gen[8].eng0/last_ref_block_ec2swa
    SLICE_X61Y197.AMUX   Tilo                  0.142   UserWrapper/stream_in[9].gen_stream_in/s0_desc_fifo_dout<91>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Reset_OR_DriverANDClockEnable281
    SLICE_X58Y201.SR     net (fanout=7)        0.721   UserWrapper/UserModule/engine_gen[8].eng0/ec/Reset_OR_DriverANDClockEnable
    SLICE_X58Y201.CLK    Tsrck                 0.281   UserWrapper/UserModule/engine_gen[8].eng0/ref_block_cnt_ec2csf<23>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_20
    -------------------------------------------------  ---------------------------
    Total                                      6.156ns (1.189ns logic, 4.967ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.245ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[8].eng0/ec/GND_126_o_GND_126_o_sub_330_OUT<5>_FRB (FF)
  Destination:          UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_20 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.151ns (Levels of Logic = 5)
  Clock Path Skew:      -0.140ns (1.075 - 1.215)
  Source Clock:         UserWrapper/c0_axi_clk<1> rising at 0.000ns
  Destination Clock:    UserWrapper/c0_axi_clk<1> rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[8].eng0/ec/GND_126_o_GND_126_o_sub_330_OUT<5>_FRB to UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y187.BQ     Tcko                  0.223   UserWrapper/UserModule/engine_gen[8].eng0/ec/GND_126_o_GND_126_o_sub_330_OUT<7>_FRB
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/GND_126_o_GND_126_o_sub_330_OUT<5>_FRB
    SLICE_X62Y194.B5     net (fanout=1)        0.691   UserWrapper/UserModule/engine_gen[8].eng0/ec/GND_126_o_GND_126_o_sub_330_OUT<5>_FRB
    SLICE_X62Y194.COUT   Topcyb                0.299   UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_lut<1>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<3>
    SLICE_X62Y195.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<3>
    SLICE_X62Y195.COUT   Tbyp                  0.054   UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<7>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<7>
    SLICE_X62Y196.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<7>
    SLICE_X62Y196.BMUX   Tcinb                 0.157   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[56].swpe/V_diag<9>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<9>
    SLICE_X60Y155.A1     net (fanout=2)        2.368   UserWrapper/UserModule/engine_gen[8].eng0/ec/GND_126_o_GND_126_o_equal_331_o
    SLICE_X60Y155.A      Tilo                  0.043   UserWrapper/UserModule/engine_gen[8].eng0/swa/last_ref_block<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/last_ref_block1
    SLICE_X61Y197.A1     net (fanout=3)        1.172   UserWrapper/UserModule/engine_gen[8].eng0/last_ref_block_ec2swa
    SLICE_X61Y197.AMUX   Tilo                  0.142   UserWrapper/stream_in[9].gen_stream_in/s0_desc_fifo_dout<91>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Reset_OR_DriverANDClockEnable281
    SLICE_X58Y201.SR     net (fanout=7)        0.721   UserWrapper/UserModule/engine_gen[8].eng0/ec/Reset_OR_DriverANDClockEnable
    SLICE_X58Y201.CLK    Tsrck                 0.281   UserWrapper/UserModule/engine_gen[8].eng0/ref_block_cnt_ec2csf<23>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_20
    -------------------------------------------------  ---------------------------
    Total                                      6.151ns (1.199ns logic, 4.952ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.252ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_0 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_20 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.137ns (Levels of Logic = 5)
  Clock Path Skew:      -0.147ns (1.075 - 1.222)
  Source Clock:         UserWrapper/c0_axi_clk<1> rising at 0.000ns
  Destination Clock:    UserWrapper/c0_axi_clk<1> rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_0 to UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y196.AQ     Tcko                  0.259   UserWrapper/UserModule/engine_gen[8].eng0/ref_block_cnt_ec2csf<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_0
    SLICE_X62Y194.A2     net (fanout=6)        0.651   UserWrapper/UserModule/engine_gen[8].eng0/ref_block_cnt_ec2csf<0>
    SLICE_X62Y194.COUT   Topcya                0.289   UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_lut<0>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<3>
    SLICE_X62Y195.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<3>
    SLICE_X62Y195.COUT   Tbyp                  0.054   UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<7>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<7>
    SLICE_X62Y196.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<7>
    SLICE_X62Y196.BMUX   Tcinb                 0.157   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[56].swpe/V_diag<9>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<9>
    SLICE_X60Y155.A1     net (fanout=2)        2.368   UserWrapper/UserModule/engine_gen[8].eng0/ec/GND_126_o_GND_126_o_equal_331_o
    SLICE_X60Y155.A      Tilo                  0.043   UserWrapper/UserModule/engine_gen[8].eng0/swa/last_ref_block<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/last_ref_block1
    SLICE_X61Y197.A1     net (fanout=3)        1.172   UserWrapper/UserModule/engine_gen[8].eng0/last_ref_block_ec2swa
    SLICE_X61Y197.AMUX   Tilo                  0.142   UserWrapper/stream_in[9].gen_stream_in/s0_desc_fifo_dout<91>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Reset_OR_DriverANDClockEnable281
    SLICE_X58Y201.SR     net (fanout=7)        0.721   UserWrapper/UserModule/engine_gen[8].eng0/ec/Reset_OR_DriverANDClockEnable
    SLICE_X58Y201.CLK    Tsrck                 0.281   UserWrapper/UserModule/engine_gen[8].eng0/ref_block_cnt_ec2csf<23>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_20
    -------------------------------------------------  ---------------------------
    Total                                      6.137ns (1.225ns logic, 4.912ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.259ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[8].eng0/ec/GND_126_o_GND_126_o_sub_330_OUT<6>_FRB (FF)
  Destination:          UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_20 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.137ns (Levels of Logic = 5)
  Clock Path Skew:      -0.140ns (1.075 - 1.215)
  Source Clock:         UserWrapper/c0_axi_clk<1> rising at 0.000ns
  Destination Clock:    UserWrapper/c0_axi_clk<1> rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[8].eng0/ec/GND_126_o_GND_126_o_sub_330_OUT<6>_FRB to UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y187.CQ     Tcko                  0.223   UserWrapper/UserModule/engine_gen[8].eng0/ec/GND_126_o_GND_126_o_sub_330_OUT<7>_FRB
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/GND_126_o_GND_126_o_sub_330_OUT<6>_FRB
    SLICE_X62Y194.C5     net (fanout=1)        0.750   UserWrapper/UserModule/engine_gen[8].eng0/ec/GND_126_o_GND_126_o_sub_330_OUT<6>_FRB
    SLICE_X62Y194.COUT   Topcyc                0.226   UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_lut<2>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<3>
    SLICE_X62Y195.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<3>
    SLICE_X62Y195.COUT   Tbyp                  0.054   UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<7>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<7>
    SLICE_X62Y196.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<7>
    SLICE_X62Y196.BMUX   Tcinb                 0.157   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[56].swpe/V_diag<9>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<9>
    SLICE_X60Y155.A1     net (fanout=2)        2.368   UserWrapper/UserModule/engine_gen[8].eng0/ec/GND_126_o_GND_126_o_equal_331_o
    SLICE_X60Y155.A      Tilo                  0.043   UserWrapper/UserModule/engine_gen[8].eng0/swa/last_ref_block<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/last_ref_block1
    SLICE_X61Y197.A1     net (fanout=3)        1.172   UserWrapper/UserModule/engine_gen[8].eng0/last_ref_block_ec2swa
    SLICE_X61Y197.AMUX   Tilo                  0.142   UserWrapper/stream_in[9].gen_stream_in/s0_desc_fifo_dout<91>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Reset_OR_DriverANDClockEnable281
    SLICE_X58Y201.SR     net (fanout=7)        0.721   UserWrapper/UserModule/engine_gen[8].eng0/ec/Reset_OR_DriverANDClockEnable
    SLICE_X58Y201.CLK    Tsrck                 0.281   UserWrapper/UserModule/engine_gen[8].eng0/ref_block_cnt_ec2csf<23>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_20
    -------------------------------------------------  ---------------------------
    Total                                      6.137ns (1.126ns logic, 5.011ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.263ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[8].eng0/ec/GND_126_o_GND_126_o_sub_330_OUT<3>_FRB (FF)
  Destination:          UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_20 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.134ns (Levels of Logic = 5)
  Clock Path Skew:      -0.139ns (1.075 - 1.214)
  Source Clock:         UserWrapper/c0_axi_clk<1> rising at 0.000ns
  Destination Clock:    UserWrapper/c0_axi_clk<1> rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[8].eng0/ec/GND_126_o_GND_126_o_sub_330_OUT<3>_FRB to UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y186.DQ     Tcko                  0.223   UserWrapper/UserModule/engine_gen[8].eng0/ec/GND_126_o_GND_126_o_sub_330_OUT<3>_FRB
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/GND_126_o_GND_126_o_sub_330_OUT<3>_FRB
    SLICE_X62Y194.B4     net (fanout=1)        0.674   UserWrapper/UserModule/engine_gen[8].eng0/ec/GND_126_o_GND_126_o_sub_330_OUT<3>_FRB
    SLICE_X62Y194.COUT   Topcyb                0.299   UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_lut<1>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<3>
    SLICE_X62Y195.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<3>
    SLICE_X62Y195.COUT   Tbyp                  0.054   UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<7>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<7>
    SLICE_X62Y196.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<7>
    SLICE_X62Y196.BMUX   Tcinb                 0.157   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[56].swpe/V_diag<9>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<9>
    SLICE_X60Y155.A1     net (fanout=2)        2.368   UserWrapper/UserModule/engine_gen[8].eng0/ec/GND_126_o_GND_126_o_equal_331_o
    SLICE_X60Y155.A      Tilo                  0.043   UserWrapper/UserModule/engine_gen[8].eng0/swa/last_ref_block<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/last_ref_block1
    SLICE_X61Y197.A1     net (fanout=3)        1.172   UserWrapper/UserModule/engine_gen[8].eng0/last_ref_block_ec2swa
    SLICE_X61Y197.AMUX   Tilo                  0.142   UserWrapper/stream_in[9].gen_stream_in/s0_desc_fifo_dout<91>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Reset_OR_DriverANDClockEnable281
    SLICE_X58Y201.SR     net (fanout=7)        0.721   UserWrapper/UserModule/engine_gen[8].eng0/ec/Reset_OR_DriverANDClockEnable
    SLICE_X58Y201.CLK    Tsrck                 0.281   UserWrapper/UserModule/engine_gen[8].eng0/ref_block_cnt_ec2csf<23>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_20
    -------------------------------------------------  ---------------------------
    Total                                      6.134ns (1.199ns logic, 4.935ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.268ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_9 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_20 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.121ns (Levels of Logic = 5)
  Clock Path Skew:      -0.147ns (1.075 - 1.222)
  Source Clock:         UserWrapper/c0_axi_clk<1> rising at 0.000ns
  Destination Clock:    UserWrapper/c0_axi_clk<1> rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_9 to UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y198.BQ     Tcko                  0.259   UserWrapper/UserModule/engine_gen[8].eng0/ref_block_cnt_ec2csf<11>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_9
    SLICE_X62Y194.D6     net (fanout=6)        0.701   UserWrapper/UserModule/engine_gen[8].eng0/ref_block_cnt_ec2csf<9>
    SLICE_X62Y194.COUT   Topcyd                0.223   UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_lut<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<3>
    SLICE_X62Y195.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<3>
    SLICE_X62Y195.COUT   Tbyp                  0.054   UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<7>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<7>
    SLICE_X62Y196.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<7>
    SLICE_X62Y196.BMUX   Tcinb                 0.157   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[56].swpe/V_diag<9>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<9>
    SLICE_X60Y155.A1     net (fanout=2)        2.368   UserWrapper/UserModule/engine_gen[8].eng0/ec/GND_126_o_GND_126_o_equal_331_o
    SLICE_X60Y155.A      Tilo                  0.043   UserWrapper/UserModule/engine_gen[8].eng0/swa/last_ref_block<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/last_ref_block1
    SLICE_X61Y197.A1     net (fanout=3)        1.172   UserWrapper/UserModule/engine_gen[8].eng0/last_ref_block_ec2swa
    SLICE_X61Y197.AMUX   Tilo                  0.142   UserWrapper/stream_in[9].gen_stream_in/s0_desc_fifo_dout<91>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Reset_OR_DriverANDClockEnable281
    SLICE_X58Y201.SR     net (fanout=7)        0.721   UserWrapper/UserModule/engine_gen[8].eng0/ec/Reset_OR_DriverANDClockEnable
    SLICE_X58Y201.CLK    Tsrck                 0.281   UserWrapper/UserModule/engine_gen[8].eng0/ref_block_cnt_ec2csf<23>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_20
    -------------------------------------------------  ---------------------------
    Total                                      6.121ns (1.159ns logic, 4.962ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.275ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_2 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_20 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.114ns (Levels of Logic = 5)
  Clock Path Skew:      -0.147ns (1.075 - 1.222)
  Source Clock:         UserWrapper/c0_axi_clk<1> rising at 0.000ns
  Destination Clock:    UserWrapper/c0_axi_clk<1> rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_2 to UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y196.CQ     Tcko                  0.259   UserWrapper/UserModule/engine_gen[8].eng0/ref_block_cnt_ec2csf<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_2
    SLICE_X62Y194.A5     net (fanout=6)        0.628   UserWrapper/UserModule/engine_gen[8].eng0/ref_block_cnt_ec2csf<2>
    SLICE_X62Y194.COUT   Topcya                0.289   UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_lut<0>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<3>
    SLICE_X62Y195.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<3>
    SLICE_X62Y195.COUT   Tbyp                  0.054   UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<7>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<7>
    SLICE_X62Y196.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<7>
    SLICE_X62Y196.BMUX   Tcinb                 0.157   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[56].swpe/V_diag<9>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<9>
    SLICE_X60Y155.A1     net (fanout=2)        2.368   UserWrapper/UserModule/engine_gen[8].eng0/ec/GND_126_o_GND_126_o_equal_331_o
    SLICE_X60Y155.A      Tilo                  0.043   UserWrapper/UserModule/engine_gen[8].eng0/swa/last_ref_block<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/last_ref_block1
    SLICE_X61Y197.A1     net (fanout=3)        1.172   UserWrapper/UserModule/engine_gen[8].eng0/last_ref_block_ec2swa
    SLICE_X61Y197.AMUX   Tilo                  0.142   UserWrapper/stream_in[9].gen_stream_in/s0_desc_fifo_dout<91>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Reset_OR_DriverANDClockEnable281
    SLICE_X58Y201.SR     net (fanout=7)        0.721   UserWrapper/UserModule/engine_gen[8].eng0/ec/Reset_OR_DriverANDClockEnable
    SLICE_X58Y201.CLK    Tsrck                 0.281   UserWrapper/UserModule/engine_gen[8].eng0/ref_block_cnt_ec2csf<23>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_20
    -------------------------------------------------  ---------------------------
    Total                                      6.114ns (1.225ns logic, 4.889ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.280ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_15 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_20 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.109ns (Levels of Logic = 4)
  Clock Path Skew:      -0.147ns (1.075 - 1.222)
  Source Clock:         UserWrapper/c0_axi_clk<1> rising at 0.000ns
  Destination Clock:    UserWrapper/c0_axi_clk<1> rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_15 to UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y199.DQ     Tcko                  0.259   UserWrapper/UserModule/engine_gen[8].eng0/ref_block_cnt_ec2csf<15>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_15
    SLICE_X62Y195.B1     net (fanout=6)        0.667   UserWrapper/UserModule/engine_gen[8].eng0/ref_block_cnt_ec2csf<15>
    SLICE_X62Y195.COUT   Topcyb                0.299   UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<7>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_lut<5>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<7>
    SLICE_X62Y196.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<7>
    SLICE_X62Y196.BMUX   Tcinb                 0.157   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[56].swpe/V_diag<9>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<9>
    SLICE_X60Y155.A1     net (fanout=2)        2.368   UserWrapper/UserModule/engine_gen[8].eng0/ec/GND_126_o_GND_126_o_equal_331_o
    SLICE_X60Y155.A      Tilo                  0.043   UserWrapper/UserModule/engine_gen[8].eng0/swa/last_ref_block<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/last_ref_block1
    SLICE_X61Y197.A1     net (fanout=3)        1.172   UserWrapper/UserModule/engine_gen[8].eng0/last_ref_block_ec2swa
    SLICE_X61Y197.AMUX   Tilo                  0.142   UserWrapper/stream_in[9].gen_stream_in/s0_desc_fifo_dout<91>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Reset_OR_DriverANDClockEnable281
    SLICE_X58Y201.SR     net (fanout=7)        0.721   UserWrapper/UserModule/engine_gen[8].eng0/ec/Reset_OR_DriverANDClockEnable
    SLICE_X58Y201.CLK    Tsrck                 0.281   UserWrapper/UserModule/engine_gen[8].eng0/ref_block_cnt_ec2csf<23>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_20
    -------------------------------------------------  ---------------------------
    Total                                      6.109ns (1.181ns logic, 4.928ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.302ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[8].eng0/ec/GND_126_o_GND_126_o_sub_330_OUT<10>_FRB (FF)
  Destination:          UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_20 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.094ns (Levels of Logic = 5)
  Clock Path Skew:      -0.140ns (1.075 - 1.215)
  Source Clock:         UserWrapper/c0_axi_clk<1> rising at 0.000ns
  Destination Clock:    UserWrapper/c0_axi_clk<1> rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[8].eng0/ec/GND_126_o_GND_126_o_sub_330_OUT<10>_FRB to UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y188.CQ     Tcko                  0.223   UserWrapper/UserModule/engine_gen[8].eng0/ec/GND_126_o_GND_126_o_sub_330_OUT<11>_FRB
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/GND_126_o_GND_126_o_sub_330_OUT<10>_FRB
    SLICE_X62Y194.D3     net (fanout=1)        0.710   UserWrapper/UserModule/engine_gen[8].eng0/ec/GND_126_o_GND_126_o_sub_330_OUT<10>_FRB
    SLICE_X62Y194.COUT   Topcyd                0.223   UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_lut<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<3>
    SLICE_X62Y195.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<3>
    SLICE_X62Y195.COUT   Tbyp                  0.054   UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<7>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<7>
    SLICE_X62Y196.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<7>
    SLICE_X62Y196.BMUX   Tcinb                 0.157   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[56].swpe/V_diag<9>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<9>
    SLICE_X60Y155.A1     net (fanout=2)        2.368   UserWrapper/UserModule/engine_gen[8].eng0/ec/GND_126_o_GND_126_o_equal_331_o
    SLICE_X60Y155.A      Tilo                  0.043   UserWrapper/UserModule/engine_gen[8].eng0/swa/last_ref_block<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/last_ref_block1
    SLICE_X61Y197.A1     net (fanout=3)        1.172   UserWrapper/UserModule/engine_gen[8].eng0/last_ref_block_ec2swa
    SLICE_X61Y197.AMUX   Tilo                  0.142   UserWrapper/stream_in[9].gen_stream_in/s0_desc_fifo_dout<91>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Reset_OR_DriverANDClockEnable281
    SLICE_X58Y201.SR     net (fanout=7)        0.721   UserWrapper/UserModule/engine_gen[8].eng0/ec/Reset_OR_DriverANDClockEnable
    SLICE_X58Y201.CLK    Tsrck                 0.281   UserWrapper/UserModule/engine_gen[8].eng0/ref_block_cnt_ec2csf<23>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_20
    -------------------------------------------------  ---------------------------
    Total                                      6.094ns (1.123ns logic, 4.971ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.304ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_12 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_20 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.085ns (Levels of Logic = 4)
  Clock Path Skew:      -0.147ns (1.075 - 1.222)
  Source Clock:         UserWrapper/c0_axi_clk<1> rising at 0.000ns
  Destination Clock:    UserWrapper/c0_axi_clk<1> rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_12 to UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y199.AQ     Tcko                  0.259   UserWrapper/UserModule/engine_gen[8].eng0/ref_block_cnt_ec2csf<15>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_12
    SLICE_X62Y195.A3     net (fanout=6)        0.653   UserWrapper/UserModule/engine_gen[8].eng0/ref_block_cnt_ec2csf<12>
    SLICE_X62Y195.COUT   Topcya                0.289   UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<7>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_lut<4>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<7>
    SLICE_X62Y196.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<7>
    SLICE_X62Y196.BMUX   Tcinb                 0.157   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[56].swpe/V_diag<9>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<9>
    SLICE_X60Y155.A1     net (fanout=2)        2.368   UserWrapper/UserModule/engine_gen[8].eng0/ec/GND_126_o_GND_126_o_equal_331_o
    SLICE_X60Y155.A      Tilo                  0.043   UserWrapper/UserModule/engine_gen[8].eng0/swa/last_ref_block<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/last_ref_block1
    SLICE_X61Y197.A1     net (fanout=3)        1.172   UserWrapper/UserModule/engine_gen[8].eng0/last_ref_block_ec2swa
    SLICE_X61Y197.AMUX   Tilo                  0.142   UserWrapper/stream_in[9].gen_stream_in/s0_desc_fifo_dout<91>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Reset_OR_DriverANDClockEnable281
    SLICE_X58Y201.SR     net (fanout=7)        0.721   UserWrapper/UserModule/engine_gen[8].eng0/ec/Reset_OR_DriverANDClockEnable
    SLICE_X58Y201.CLK    Tsrck                 0.281   UserWrapper/UserModule/engine_gen[8].eng0/ref_block_cnt_ec2csf<23>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_20
    -------------------------------------------------  ---------------------------
    Total                                      6.085ns (1.171ns logic, 4.914ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.307ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_5 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_20 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.082ns (Levels of Logic = 5)
  Clock Path Skew:      -0.147ns (1.075 - 1.222)
  Source Clock:         UserWrapper/c0_axi_clk<1> rising at 0.000ns
  Destination Clock:    UserWrapper/c0_axi_clk<1> rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_5 to UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y197.BQ     Tcko                  0.259   UserWrapper/UserModule/engine_gen[8].eng0/ref_block_cnt_ec2csf<7>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_5
    SLICE_X62Y194.B2     net (fanout=6)        0.586   UserWrapper/UserModule/engine_gen[8].eng0/ref_block_cnt_ec2csf<5>
    SLICE_X62Y194.COUT   Topcyb                0.299   UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_lut<1>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<3>
    SLICE_X62Y195.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<3>
    SLICE_X62Y195.COUT   Tbyp                  0.054   UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<7>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<7>
    SLICE_X62Y196.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<7>
    SLICE_X62Y196.BMUX   Tcinb                 0.157   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[56].swpe/V_diag<9>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<9>
    SLICE_X60Y155.A1     net (fanout=2)        2.368   UserWrapper/UserModule/engine_gen[8].eng0/ec/GND_126_o_GND_126_o_equal_331_o
    SLICE_X60Y155.A      Tilo                  0.043   UserWrapper/UserModule/engine_gen[8].eng0/swa/last_ref_block<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/last_ref_block1
    SLICE_X61Y197.A1     net (fanout=3)        1.172   UserWrapper/UserModule/engine_gen[8].eng0/last_ref_block_ec2swa
    SLICE_X61Y197.AMUX   Tilo                  0.142   UserWrapper/stream_in[9].gen_stream_in/s0_desc_fifo_dout<91>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Reset_OR_DriverANDClockEnable281
    SLICE_X58Y201.SR     net (fanout=7)        0.721   UserWrapper/UserModule/engine_gen[8].eng0/ec/Reset_OR_DriverANDClockEnable
    SLICE_X58Y201.CLK    Tsrck                 0.281   UserWrapper/UserModule/engine_gen[8].eng0/ref_block_cnt_ec2csf<23>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_20
    -------------------------------------------------  ---------------------------
    Total                                      6.082ns (1.235ns logic, 4.847ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.320ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[8].eng0/ec/GND_126_o_GND_126_o_sub_330_OUT<2>_FRB (FF)
  Destination:          UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_20 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.077ns (Levels of Logic = 5)
  Clock Path Skew:      -0.139ns (1.075 - 1.214)
  Source Clock:         UserWrapper/c0_axi_clk<1> rising at 0.000ns
  Destination Clock:    UserWrapper/c0_axi_clk<1> rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[8].eng0/ec/GND_126_o_GND_126_o_sub_330_OUT<2>_FRB to UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y186.CQ     Tcko                  0.223   UserWrapper/UserModule/engine_gen[8].eng0/ec/GND_126_o_GND_126_o_sub_330_OUT<3>_FRB
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/GND_126_o_GND_126_o_sub_330_OUT<2>_FRB
    SLICE_X62Y194.A6     net (fanout=1)        0.627   UserWrapper/UserModule/engine_gen[8].eng0/ec/GND_126_o_GND_126_o_sub_330_OUT<2>_FRB
    SLICE_X62Y194.COUT   Topcya                0.289   UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_lut<0>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<3>
    SLICE_X62Y195.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<3>
    SLICE_X62Y195.COUT   Tbyp                  0.054   UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<7>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<7>
    SLICE_X62Y196.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<7>
    SLICE_X62Y196.BMUX   Tcinb                 0.157   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[56].swpe/V_diag<9>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<9>
    SLICE_X60Y155.A1     net (fanout=2)        2.368   UserWrapper/UserModule/engine_gen[8].eng0/ec/GND_126_o_GND_126_o_equal_331_o
    SLICE_X60Y155.A      Tilo                  0.043   UserWrapper/UserModule/engine_gen[8].eng0/swa/last_ref_block<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/last_ref_block1
    SLICE_X61Y197.A1     net (fanout=3)        1.172   UserWrapper/UserModule/engine_gen[8].eng0/last_ref_block_ec2swa
    SLICE_X61Y197.AMUX   Tilo                  0.142   UserWrapper/stream_in[9].gen_stream_in/s0_desc_fifo_dout<91>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Reset_OR_DriverANDClockEnable281
    SLICE_X58Y201.SR     net (fanout=7)        0.721   UserWrapper/UserModule/engine_gen[8].eng0/ec/Reset_OR_DriverANDClockEnable
    SLICE_X58Y201.CLK    Tsrck                 0.281   UserWrapper/UserModule/engine_gen[8].eng0/ref_block_cnt_ec2csf<23>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_20
    -------------------------------------------------  ---------------------------
    Total                                      6.077ns (1.189ns logic, 4.888ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.332ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_13 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_20 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.057ns (Levels of Logic = 4)
  Clock Path Skew:      -0.147ns (1.075 - 1.222)
  Source Clock:         UserWrapper/c0_axi_clk<1> rising at 0.000ns
  Destination Clock:    UserWrapper/c0_axi_clk<1> rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_13 to UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y199.BQ     Tcko                  0.259   UserWrapper/UserModule/engine_gen[8].eng0/ref_block_cnt_ec2csf<15>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_13
    SLICE_X62Y195.A4     net (fanout=6)        0.625   UserWrapper/UserModule/engine_gen[8].eng0/ref_block_cnt_ec2csf<13>
    SLICE_X62Y195.COUT   Topcya                0.289   UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<7>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_lut<4>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<7>
    SLICE_X62Y196.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<7>
    SLICE_X62Y196.BMUX   Tcinb                 0.157   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[56].swpe/V_diag<9>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<9>
    SLICE_X60Y155.A1     net (fanout=2)        2.368   UserWrapper/UserModule/engine_gen[8].eng0/ec/GND_126_o_GND_126_o_equal_331_o
    SLICE_X60Y155.A      Tilo                  0.043   UserWrapper/UserModule/engine_gen[8].eng0/swa/last_ref_block<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/last_ref_block1
    SLICE_X61Y197.A1     net (fanout=3)        1.172   UserWrapper/UserModule/engine_gen[8].eng0/last_ref_block_ec2swa
    SLICE_X61Y197.AMUX   Tilo                  0.142   UserWrapper/stream_in[9].gen_stream_in/s0_desc_fifo_dout<91>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Reset_OR_DriverANDClockEnable281
    SLICE_X58Y201.SR     net (fanout=7)        0.721   UserWrapper/UserModule/engine_gen[8].eng0/ec/Reset_OR_DriverANDClockEnable
    SLICE_X58Y201.CLK    Tsrck                 0.281   UserWrapper/UserModule/engine_gen[8].eng0/ref_block_cnt_ec2csf<23>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_20
    -------------------------------------------------  ---------------------------
    Total                                      6.057ns (1.171ns logic, 4.886ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.342ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[8].eng0/ec/GND_126_o_GND_126_o_sub_330_OUT<9>_FRB (FF)
  Destination:          UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_20 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.054ns (Levels of Logic = 5)
  Clock Path Skew:      -0.140ns (1.075 - 1.215)
  Source Clock:         UserWrapper/c0_axi_clk<1> rising at 0.000ns
  Destination Clock:    UserWrapper/c0_axi_clk<1> rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[8].eng0/ec/GND_126_o_GND_126_o_sub_330_OUT<9>_FRB to UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y188.BQ     Tcko                  0.223   UserWrapper/UserModule/engine_gen[8].eng0/ec/GND_126_o_GND_126_o_sub_330_OUT<11>_FRB
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/GND_126_o_GND_126_o_sub_330_OUT<9>_FRB
    SLICE_X62Y194.D4     net (fanout=1)        0.670   UserWrapper/UserModule/engine_gen[8].eng0/ec/GND_126_o_GND_126_o_sub_330_OUT<9>_FRB
    SLICE_X62Y194.COUT   Topcyd                0.223   UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_lut<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<3>
    SLICE_X62Y195.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<3>
    SLICE_X62Y195.COUT   Tbyp                  0.054   UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<7>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<7>
    SLICE_X62Y196.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<7>
    SLICE_X62Y196.BMUX   Tcinb                 0.157   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[56].swpe/V_diag<9>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<9>
    SLICE_X60Y155.A1     net (fanout=2)        2.368   UserWrapper/UserModule/engine_gen[8].eng0/ec/GND_126_o_GND_126_o_equal_331_o
    SLICE_X60Y155.A      Tilo                  0.043   UserWrapper/UserModule/engine_gen[8].eng0/swa/last_ref_block<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/last_ref_block1
    SLICE_X61Y197.A1     net (fanout=3)        1.172   UserWrapper/UserModule/engine_gen[8].eng0/last_ref_block_ec2swa
    SLICE_X61Y197.AMUX   Tilo                  0.142   UserWrapper/stream_in[9].gen_stream_in/s0_desc_fifo_dout<91>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Reset_OR_DriverANDClockEnable281
    SLICE_X58Y201.SR     net (fanout=7)        0.721   UserWrapper/UserModule/engine_gen[8].eng0/ec/Reset_OR_DriverANDClockEnable
    SLICE_X58Y201.CLK    Tsrck                 0.281   UserWrapper/UserModule/engine_gen[8].eng0/ref_block_cnt_ec2csf<23>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_20
    -------------------------------------------------  ---------------------------
    Total                                      6.054ns (1.123ns logic, 4.931ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.343ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_16 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_20 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.168ns (Levels of Logic = 4)
  Clock Path Skew:      -0.025ns (0.107 - 0.132)
  Source Clock:         UserWrapper/c0_axi_clk<1> rising at 0.000ns
  Destination Clock:    UserWrapper/c0_axi_clk<1> rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_16 to UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y200.AQ     Tcko                  0.259   UserWrapper/UserModule/engine_gen[8].eng0/ref_block_cnt_ec2csf<19>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_16
    SLICE_X62Y195.B4     net (fanout=6)        0.726   UserWrapper/UserModule/engine_gen[8].eng0/ref_block_cnt_ec2csf<16>
    SLICE_X62Y195.COUT   Topcyb                0.299   UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<7>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_lut<5>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<7>
    SLICE_X62Y196.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<7>
    SLICE_X62Y196.BMUX   Tcinb                 0.157   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[56].swpe/V_diag<9>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<9>
    SLICE_X60Y155.A1     net (fanout=2)        2.368   UserWrapper/UserModule/engine_gen[8].eng0/ec/GND_126_o_GND_126_o_equal_331_o
    SLICE_X60Y155.A      Tilo                  0.043   UserWrapper/UserModule/engine_gen[8].eng0/swa/last_ref_block<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/last_ref_block1
    SLICE_X61Y197.A1     net (fanout=3)        1.172   UserWrapper/UserModule/engine_gen[8].eng0/last_ref_block_ec2swa
    SLICE_X61Y197.AMUX   Tilo                  0.142   UserWrapper/stream_in[9].gen_stream_in/s0_desc_fifo_dout<91>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Reset_OR_DriverANDClockEnable281
    SLICE_X58Y201.SR     net (fanout=7)        0.721   UserWrapper/UserModule/engine_gen[8].eng0/ec/Reset_OR_DriverANDClockEnable
    SLICE_X58Y201.CLK    Tsrck                 0.281   UserWrapper/UserModule/engine_gen[8].eng0/ref_block_cnt_ec2csf<23>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_20
    -------------------------------------------------  ---------------------------
    Total                                      6.168ns (1.181ns logic, 4.987ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.363ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[8].eng0/ec/GND_126_o_GND_126_o_sub_330_OUT<15>_FRB (FF)
  Destination:          UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_20 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.032ns (Levels of Logic = 4)
  Clock Path Skew:      -0.141ns (1.075 - 1.216)
  Source Clock:         UserWrapper/c0_axi_clk<1> rising at 0.000ns
  Destination Clock:    UserWrapper/c0_axi_clk<1> rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[8].eng0/ec/GND_126_o_GND_126_o_sub_330_OUT<15>_FRB to UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y189.DQ     Tcko                  0.223   UserWrapper/UserModule/engine_gen[8].eng0/ec/GND_126_o_GND_126_o_sub_330_OUT<15>_FRB
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/GND_126_o_GND_126_o_sub_330_OUT<15>_FRB
    SLICE_X62Y195.B6     net (fanout=1)        0.626   UserWrapper/UserModule/engine_gen[8].eng0/ec/GND_126_o_GND_126_o_sub_330_OUT<15>_FRB
    SLICE_X62Y195.COUT   Topcyb                0.299   UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<7>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_lut<5>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<7>
    SLICE_X62Y196.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<7>
    SLICE_X62Y196.BMUX   Tcinb                 0.157   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[56].swpe/V_diag<9>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<9>
    SLICE_X60Y155.A1     net (fanout=2)        2.368   UserWrapper/UserModule/engine_gen[8].eng0/ec/GND_126_o_GND_126_o_equal_331_o
    SLICE_X60Y155.A      Tilo                  0.043   UserWrapper/UserModule/engine_gen[8].eng0/swa/last_ref_block<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/last_ref_block1
    SLICE_X61Y197.A1     net (fanout=3)        1.172   UserWrapper/UserModule/engine_gen[8].eng0/last_ref_block_ec2swa
    SLICE_X61Y197.AMUX   Tilo                  0.142   UserWrapper/stream_in[9].gen_stream_in/s0_desc_fifo_dout<91>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Reset_OR_DriverANDClockEnable281
    SLICE_X58Y201.SR     net (fanout=7)        0.721   UserWrapper/UserModule/engine_gen[8].eng0/ec/Reset_OR_DriverANDClockEnable
    SLICE_X58Y201.CLK    Tsrck                 0.281   UserWrapper/UserModule/engine_gen[8].eng0/ref_block_cnt_ec2csf<23>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_20
    -------------------------------------------------  ---------------------------
    Total                                      6.032ns (1.145ns logic, 4.887ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.371ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_8 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_20 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.018ns (Levels of Logic = 5)
  Clock Path Skew:      -0.147ns (1.075 - 1.222)
  Source Clock:         UserWrapper/c0_axi_clk<1> rising at 0.000ns
  Destination Clock:    UserWrapper/c0_axi_clk<1> rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_8 to UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y198.AQ     Tcko                  0.259   UserWrapper/UserModule/engine_gen[8].eng0/ref_block_cnt_ec2csf<11>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_8
    SLICE_X62Y194.C6     net (fanout=6)        0.595   UserWrapper/UserModule/engine_gen[8].eng0/ref_block_cnt_ec2csf<8>
    SLICE_X62Y194.COUT   Topcyc                0.226   UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_lut<2>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<3>
    SLICE_X62Y195.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<3>
    SLICE_X62Y195.COUT   Tbyp                  0.054   UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<7>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<7>
    SLICE_X62Y196.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<7>
    SLICE_X62Y196.BMUX   Tcinb                 0.157   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[56].swpe/V_diag<9>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<9>
    SLICE_X60Y155.A1     net (fanout=2)        2.368   UserWrapper/UserModule/engine_gen[8].eng0/ec/GND_126_o_GND_126_o_equal_331_o
    SLICE_X60Y155.A      Tilo                  0.043   UserWrapper/UserModule/engine_gen[8].eng0/swa/last_ref_block<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/last_ref_block1
    SLICE_X61Y197.A1     net (fanout=3)        1.172   UserWrapper/UserModule/engine_gen[8].eng0/last_ref_block_ec2swa
    SLICE_X61Y197.AMUX   Tilo                  0.142   UserWrapper/stream_in[9].gen_stream_in/s0_desc_fifo_dout<91>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Reset_OR_DriverANDClockEnable281
    SLICE_X58Y201.SR     net (fanout=7)        0.721   UserWrapper/UserModule/engine_gen[8].eng0/ec/Reset_OR_DriverANDClockEnable
    SLICE_X58Y201.CLK    Tsrck                 0.281   UserWrapper/UserModule/engine_gen[8].eng0/ref_block_cnt_ec2csf<23>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_20
    -------------------------------------------------  ---------------------------
    Total                                      6.018ns (1.162ns logic, 4.856ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.371ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_6 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_20 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.018ns (Levels of Logic = 5)
  Clock Path Skew:      -0.147ns (1.075 - 1.222)
  Source Clock:         UserWrapper/c0_axi_clk<1> rising at 0.000ns
  Destination Clock:    UserWrapper/c0_axi_clk<1> rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_6 to UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y197.CQ     Tcko                  0.259   UserWrapper/UserModule/engine_gen[8].eng0/ref_block_cnt_ec2csf<7>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_6
    SLICE_X62Y194.C2     net (fanout=6)        0.595   UserWrapper/UserModule/engine_gen[8].eng0/ref_block_cnt_ec2csf<6>
    SLICE_X62Y194.COUT   Topcyc                0.226   UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_lut<2>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<3>
    SLICE_X62Y195.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<3>
    SLICE_X62Y195.COUT   Tbyp                  0.054   UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<7>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<7>
    SLICE_X62Y196.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<7>
    SLICE_X62Y196.BMUX   Tcinb                 0.157   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[56].swpe/V_diag<9>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<9>
    SLICE_X60Y155.A1     net (fanout=2)        2.368   UserWrapper/UserModule/engine_gen[8].eng0/ec/GND_126_o_GND_126_o_equal_331_o
    SLICE_X60Y155.A      Tilo                  0.043   UserWrapper/UserModule/engine_gen[8].eng0/swa/last_ref_block<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/last_ref_block1
    SLICE_X61Y197.A1     net (fanout=3)        1.172   UserWrapper/UserModule/engine_gen[8].eng0/last_ref_block_ec2swa
    SLICE_X61Y197.AMUX   Tilo                  0.142   UserWrapper/stream_in[9].gen_stream_in/s0_desc_fifo_dout<91>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Reset_OR_DriverANDClockEnable281
    SLICE_X58Y201.SR     net (fanout=7)        0.721   UserWrapper/UserModule/engine_gen[8].eng0/ec/Reset_OR_DriverANDClockEnable
    SLICE_X58Y201.CLK    Tsrck                 0.281   UserWrapper/UserModule/engine_gen[8].eng0/ref_block_cnt_ec2csf<23>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_20
    -------------------------------------------------  ---------------------------
    Total                                      6.018ns (1.162ns logic, 4.856ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.373ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[8].eng0/ec/GND_126_o_GND_126_o_sub_330_OUT<19>_FRB (FF)
  Destination:          UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_20 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.021ns (Levels of Logic = 4)
  Clock Path Skew:      -0.142ns (1.075 - 1.217)
  Source Clock:         UserWrapper/c0_axi_clk<1> rising at 0.000ns
  Destination Clock:    UserWrapper/c0_axi_clk<1> rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[8].eng0/ec/GND_126_o_GND_126_o_sub_330_OUT<19>_FRB to UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y190.DQ     Tcko                  0.223   UserWrapper/UserModule/engine_gen[8].eng0/ec/GND_126_o_GND_126_o_sub_330_OUT<19>_FRB
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/GND_126_o_GND_126_o_sub_330_OUT<19>_FRB
    SLICE_X62Y195.C2     net (fanout=1)        0.688   UserWrapper/UserModule/engine_gen[8].eng0/ec/GND_126_o_GND_126_o_sub_330_OUT<19>_FRB
    SLICE_X62Y195.COUT   Topcyc                0.226   UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<7>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_lut<6>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<7>
    SLICE_X62Y196.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<7>
    SLICE_X62Y196.BMUX   Tcinb                 0.157   UserWrapper/UserModule/engine_gen[8].eng0/swa/swpe_gen[56].swpe/V_diag<9>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Mcompar_GND_126_o_GND_126_o_equal_331_o_cy<9>
    SLICE_X60Y155.A1     net (fanout=2)        2.368   UserWrapper/UserModule/engine_gen[8].eng0/ec/GND_126_o_GND_126_o_equal_331_o
    SLICE_X60Y155.A      Tilo                  0.043   UserWrapper/UserModule/engine_gen[8].eng0/swa/last_ref_block<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/last_ref_block1
    SLICE_X61Y197.A1     net (fanout=3)        1.172   UserWrapper/UserModule/engine_gen[8].eng0/last_ref_block_ec2swa
    SLICE_X61Y197.AMUX   Tilo                  0.142   UserWrapper/stream_in[9].gen_stream_in/s0_desc_fifo_dout<91>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/Reset_OR_DriverANDClockEnable281
    SLICE_X58Y201.SR     net (fanout=7)        0.721   UserWrapper/UserModule/engine_gen[8].eng0/ec/Reset_OR_DriverANDClockEnable
    SLICE_X58Y201.CLK    Tsrck                 0.281   UserWrapper/UserModule/engine_gen[8].eng0/ref_block_cnt_ec2csf<23>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/ec/ref_block_cnt_20
    -------------------------------------------------  ---------------------------
    Total                                      6.021ns (1.072ns logic, 4.949ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_UserWrapper_UserModule_scg_clkout0 = PERIOD TIMEGRP
        "UserWrapper_UserModule_scg_clkout0" TS_CLK_USERCLK2 * 0.6 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point UserWrapper/UserModule/engine_gen[4].eng0/ec/T_sreg<11>_1 (SLICE_X59Y251.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.000ns (requirement - (clock path skew + uncertainty - data path))
  Source:               UserWrapper/UserModule/engine_gen[4].eng0/rr/rsbb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_23 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[4].eng0/ec/T_sreg<11>_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.297ns (Levels of Logic = 1)
  Clock Path Skew:      0.297ns (0.764 - 0.467)
  Source Clock:         UserWrapper/c0_axi_clk<1> rising at 0.000ns
  Destination Clock:    UserWrapper/c0_axi_clk<1> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: UserWrapper/UserModule/engine_gen[4].eng0/rr/rsbb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_23 to UserWrapper/UserModule/engine_gen[4].eng0/ec/T_sreg<11>_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y246.DQ     Tcko                  0.118   UserWrapper/UserModule/engine_gen[4].eng0/ref_seq_block_rr2ec<23>
                                                       UserWrapper/UserModule/engine_gen[4].eng0/rr/rsbb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_23
    SLICE_X59Y251.B6     net (fanout=1)        0.211   UserWrapper/UserModule/engine_gen[4].eng0/ref_seq_block_rr2ec<23>
    SLICE_X59Y251.CLK    Tah         (-Th)     0.032   UserWrapper/UserModule/engine_gen[4].eng0/ec/T_sreg<11>_1
                                                       UserWrapper/UserModule/engine_gen[4].eng0/ec/Mmux_T_sreg[11][1]_ref_seq_block_in[23]_MUX_5822_o11
                                                       UserWrapper/UserModule/engine_gen[4].eng0/ec/T_sreg<11>_1
    -------------------------------------------------  ---------------------------
    Total                                      0.297ns (0.086ns logic, 0.211ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------

Paths for end point UserWrapper/UserModule/engine_gen[8].eng0/rr/rsbb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_RAMA (SLICE_X70Y251.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.000ns (requirement - (clock path skew + uncertainty - data path))
  Source:               UserWrapper/UserModule/engine_gen[8].eng0/rr/rsbb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_0 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[8].eng0/rr/rsbb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.294ns (Levels of Logic = 0)
  Clock Path Skew:      0.294ns (0.762 - 0.468)
  Source Clock:         UserWrapper/c0_axi_clk<1> rising at 0.000ns
  Destination Clock:    UserWrapper/c0_axi_clk<1> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: UserWrapper/UserModule/engine_gen[8].eng0/rr/rsbb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_0 to UserWrapper/UserModule/engine_gen[8].eng0/rr/rsbb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y248.AQ     Tcko                  0.100   UserWrapper/UserModule/engine_gen[8].eng0/rr/rsbb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/rr/rsbb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_0
    SLICE_X70Y251.D1     net (fanout=52)       0.491   UserWrapper/UserModule/engine_gen[8].eng0/rr/rsbb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1<0>
    SLICE_X70Y251.CLK    Tah         (-Th)     0.297   UserWrapper/UserModule/engine_gen[8].eng0/rr/rsbb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i<185>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/rr/rsbb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.294ns (-0.197ns logic, 0.491ns route)
                                                       (-67.0% logic, 167.0% route)

--------------------------------------------------------------------------------

Paths for end point UserWrapper/UserModule/engine_gen[8].eng0/rr/rsbb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_RAMA_D1 (SLICE_X70Y251.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.000ns (requirement - (clock path skew + uncertainty - data path))
  Source:               UserWrapper/UserModule/engine_gen[8].eng0/rr/rsbb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_0 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[8].eng0/rr/rsbb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_RAMA_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.294ns (Levels of Logic = 0)
  Clock Path Skew:      0.294ns (0.762 - 0.468)
  Source Clock:         UserWrapper/c0_axi_clk<1> rising at 0.000ns
  Destination Clock:    UserWrapper/c0_axi_clk<1> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: UserWrapper/UserModule/engine_gen[8].eng0/rr/rsbb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_0 to UserWrapper/UserModule/engine_gen[8].eng0/rr/rsbb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y248.AQ     Tcko                  0.100   UserWrapper/UserModule/engine_gen[8].eng0/rr/rsbb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1<3>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/rr/rsbb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_0
    SLICE_X70Y251.D1     net (fanout=52)       0.491   UserWrapper/UserModule/engine_gen[8].eng0/rr/rsbb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1<0>
    SLICE_X70Y251.CLK    Tah         (-Th)     0.297   UserWrapper/UserModule/engine_gen[8].eng0/rr/rsbb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i<185>
                                                       UserWrapper/UserModule/engine_gen[8].eng0/rr/rsbb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.294ns (-0.197ns logic, 0.491ns route)
                                                       (-67.0% logic, 167.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_UserWrapper_UserModule_scg_clkout0 = PERIOD TIMEGRP
        "UserWrapper_UserModule_scg_clkout0" TS_CLK_USERCLK2 * 0.6 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.571ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: UserWrapper/UserModule/engine_gen[1].eng0/swa/inter_ref_block_fifo_gen[15].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK
  Logical resource: UserWrapper/UserModule/engine_gen[1].eng0/swa/inter_ref_block_fifo_gen[15].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK
  Location pin: RAMB18_X0Y103.CLKARDCLK
  Clock network: UserWrapper/c0_axi_clk<1>
--------------------------------------------------------------------------------
Slack: 4.571ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: UserWrapper/UserModule/engine_gen[1].eng0/swa/inter_ref_block_fifo_gen[15].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  Logical resource: UserWrapper/UserModule/engine_gen[1].eng0/swa/inter_ref_block_fifo_gen[15].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  Location pin: RAMB18_X0Y103.CLKBWRCLK
  Clock network: UserWrapper/c0_axi_clk<1>
--------------------------------------------------------------------------------
Slack: 4.571ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: UserWrapper/UserModule/engine_gen[8].eng0/swa/inter_ref_block_fifo_gen[8].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK
  Logical resource: UserWrapper/UserModule/engine_gen[8].eng0/swa/inter_ref_block_fifo_gen[8].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK
  Location pin: RAMB18_X2Y43.CLKARDCLK
  Clock network: UserWrapper/c0_axi_clk<1>
--------------------------------------------------------------------------------
Slack: 4.571ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: UserWrapper/UserModule/engine_gen[8].eng0/swa/inter_ref_block_fifo_gen[8].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  Logical resource: UserWrapper/UserModule/engine_gen[8].eng0/swa/inter_ref_block_fifo_gen[8].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  Location pin: RAMB18_X2Y43.CLKBWRCLK
  Clock network: UserWrapper/c0_axi_clk<1>
--------------------------------------------------------------------------------
Slack: 4.571ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: UserWrapper/UserModule/engine_gen[3].eng0/swa/inter_ref_block_fifo_gen[3].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK
  Logical resource: UserWrapper/UserModule/engine_gen[3].eng0/swa/inter_ref_block_fifo_gen[3].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK
  Location pin: RAMB18_X1Y126.RDCLK
  Clock network: UserWrapper/c0_axi_clk<1>
--------------------------------------------------------------------------------
Slack: 4.571ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: UserWrapper/UserModule/engine_gen[3].eng0/swa/inter_ref_block_fifo_gen[3].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  Logical resource: UserWrapper/UserModule/engine_gen[3].eng0/swa/inter_ref_block_fifo_gen[3].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  Location pin: RAMB18_X1Y126.WRCLK
  Clock network: UserWrapper/c0_axi_clk<1>
--------------------------------------------------------------------------------
Slack: 4.571ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: UserWrapper/UserModule/engine_gen[9].eng0/swa/inter_ref_block_fifo_gen[13].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK
  Logical resource: UserWrapper/UserModule/engine_gen[9].eng0/swa/inter_ref_block_fifo_gen[13].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK
  Location pin: RAMB18_X5Y121.CLKARDCLK
  Clock network: UserWrapper/c0_axi_clk<1>
--------------------------------------------------------------------------------
Slack: 4.571ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: UserWrapper/UserModule/engine_gen[9].eng0/swa/inter_ref_block_fifo_gen[13].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  Logical resource: UserWrapper/UserModule/engine_gen[9].eng0/swa/inter_ref_block_fifo_gen[13].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  Location pin: RAMB18_X5Y121.CLKBWRCLK
  Clock network: UserWrapper/c0_axi_clk<1>
--------------------------------------------------------------------------------
Slack: 4.571ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: UserWrapper/UserModule/engine_gen[3].eng0/swa/inter_ref_block_fifo_gen[8].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK
  Logical resource: UserWrapper/UserModule/engine_gen[3].eng0/swa/inter_ref_block_fifo_gen[8].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK
  Location pin: RAMB18_X1Y136.RDCLK
  Clock network: UserWrapper/c0_axi_clk<1>
--------------------------------------------------------------------------------
Slack: 4.571ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: UserWrapper/UserModule/engine_gen[3].eng0/swa/inter_ref_block_fifo_gen[8].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  Logical resource: UserWrapper/UserModule/engine_gen[3].eng0/swa/inter_ref_block_fifo_gen[8].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  Location pin: RAMB18_X1Y136.WRCLK
  Clock network: UserWrapper/c0_axi_clk<1>
--------------------------------------------------------------------------------
Slack: 4.571ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: UserWrapper/UserModule/engine_gen[5].eng0/swa/inter_ref_block_fifo_gen[13].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK
  Logical resource: UserWrapper/UserModule/engine_gen[5].eng0/swa/inter_ref_block_fifo_gen[13].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK
  Location pin: RAMB18_X0Y101.CLKARDCLK
  Clock network: UserWrapper/c0_axi_clk<1>
--------------------------------------------------------------------------------
Slack: 4.571ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: UserWrapper/UserModule/engine_gen[5].eng0/swa/inter_ref_block_fifo_gen[13].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  Logical resource: UserWrapper/UserModule/engine_gen[5].eng0/swa/inter_ref_block_fifo_gen[13].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  Location pin: RAMB18_X0Y101.CLKBWRCLK
  Clock network: UserWrapper/c0_axi_clk<1>
--------------------------------------------------------------------------------
Slack: 4.571ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: UserWrapper/UserModule/engine_gen[8].eng0/swa/inter_ref_block_fifo_gen[13].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK
  Logical resource: UserWrapper/UserModule/engine_gen[8].eng0/swa/inter_ref_block_fifo_gen[13].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK
  Location pin: RAMB18_X2Y55.CLKARDCLK
  Clock network: UserWrapper/c0_axi_clk<1>
--------------------------------------------------------------------------------
Slack: 4.571ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: UserWrapper/UserModule/engine_gen[8].eng0/swa/inter_ref_block_fifo_gen[13].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  Logical resource: UserWrapper/UserModule/engine_gen[8].eng0/swa/inter_ref_block_fifo_gen[13].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  Location pin: RAMB18_X2Y55.CLKBWRCLK
  Clock network: UserWrapper/c0_axi_clk<1>
--------------------------------------------------------------------------------
Slack: 4.571ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: UserWrapper/UserModule/engine_gen[2].eng0/swa/inter_ref_block_fifo_gen[13].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK
  Logical resource: UserWrapper/UserModule/engine_gen[2].eng0/swa/inter_ref_block_fifo_gen[13].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK
  Location pin: RAMB18_X6Y49.CLKARDCLK
  Clock network: UserWrapper/c0_axi_clk<1>
--------------------------------------------------------------------------------
Slack: 4.571ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: UserWrapper/UserModule/engine_gen[2].eng0/swa/inter_ref_block_fifo_gen[13].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  Logical resource: UserWrapper/UserModule/engine_gen[2].eng0/swa/inter_ref_block_fifo_gen[13].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  Location pin: RAMB18_X6Y49.CLKBWRCLK
  Clock network: UserWrapper/c0_axi_clk<1>
--------------------------------------------------------------------------------
Slack: 4.571ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: UserWrapper/UserModule/engine_gen[6].eng0/swa/inter_ref_block_fifo_gen[13].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK
  Logical resource: UserWrapper/UserModule/engine_gen[6].eng0/swa/inter_ref_block_fifo_gen[13].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK
  Location pin: RAMB18_X1Y28.RDCLK
  Clock network: UserWrapper/c0_axi_clk<1>
--------------------------------------------------------------------------------
Slack: 4.571ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: UserWrapper/UserModule/engine_gen[6].eng0/swa/inter_ref_block_fifo_gen[13].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  Logical resource: UserWrapper/UserModule/engine_gen[6].eng0/swa/inter_ref_block_fifo_gen[13].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  Location pin: RAMB18_X1Y28.WRCLK
  Clock network: UserWrapper/c0_axi_clk<1>
--------------------------------------------------------------------------------
Slack: 4.571ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: UserWrapper/UserModule/engine_gen[0].eng0/swa/inter_ref_block_fifo_gen[13].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK
  Logical resource: UserWrapper/UserModule/engine_gen[0].eng0/swa/inter_ref_block_fifo_gen[13].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK
  Location pin: RAMB18_X1Y139.CLKARDCLK
  Clock network: UserWrapper/c0_axi_clk<1>
--------------------------------------------------------------------------------
Slack: 4.571ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: UserWrapper/UserModule/engine_gen[0].eng0/swa/inter_ref_block_fifo_gen[13].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  Logical resource: UserWrapper/UserModule/engine_gen[0].eng0/swa/inter_ref_block_fifo_gen[13].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  Location pin: RAMB18_X1Y139.CLKBWRCLK
  Clock network: UserWrapper/c0_axi_clk<1>
--------------------------------------------------------------------------------
Slack: 4.571ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: UserWrapper/UserModule/engine_gen[4].eng0/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: UserWrapper/UserModule/engine_gen[4].eng0/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X4Y28.CLKARDCLKL
  Clock network: UserWrapper/c0_axi_clk<1>
--------------------------------------------------------------------------------
Slack: 4.571ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: UserWrapper/UserModule/engine_gen[4].eng0/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: UserWrapper/UserModule/engine_gen[4].eng0/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X4Y28.CLKARDCLKU
  Clock network: UserWrapper/c0_axi_clk<1>
--------------------------------------------------------------------------------
Slack: 4.571ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKB)
  Physical resource: UserWrapper/UserModule/engine_gen[4].eng0/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: UserWrapper/UserModule/engine_gen[4].eng0/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X4Y28.CLKBWRCLKL
  Clock network: UserWrapper/c0_axi_clk<1>
--------------------------------------------------------------------------------
Slack: 4.571ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLK_RF(FMAX_BRAM_RF_PERFORMANCE))
  Physical resource: UserWrapper/UserModule/engine_gen[4].eng0/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKU
  Logical resource: UserWrapper/UserModule/engine_gen[4].eng0/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKU
  Location pin: RAMB36_X4Y28.CLKBWRCLKU
  Clock network: UserWrapper/c0_axi_clk<1>
--------------------------------------------------------------------------------
Slack: 4.571ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: UserWrapper/UserModule/engine_gen[4].eng0/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: UserWrapper/UserModule/engine_gen[4].eng0/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X5Y27.CLKARDCLKL
  Clock network: UserWrapper/c0_axi_clk<1>
--------------------------------------------------------------------------------
Slack: 4.571ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: UserWrapper/UserModule/engine_gen[4].eng0/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: UserWrapper/UserModule/engine_gen[4].eng0/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X5Y27.CLKARDCLKU
  Clock network: UserWrapper/c0_axi_clk<1>
--------------------------------------------------------------------------------
Slack: 4.571ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKB)
  Physical resource: UserWrapper/UserModule/engine_gen[4].eng0/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: UserWrapper/UserModule/engine_gen[4].eng0/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X5Y27.CLKBWRCLKL
  Clock network: UserWrapper/c0_axi_clk<1>
--------------------------------------------------------------------------------
Slack: 4.571ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLK_RF(FMAX_BRAM_RF_PERFORMANCE))
  Physical resource: UserWrapper/UserModule/engine_gen[4].eng0/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKU
  Logical resource: UserWrapper/UserModule/engine_gen[4].eng0/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKU
  Location pin: RAMB36_X5Y27.CLKBWRCLKU
  Clock network: UserWrapper/c0_axi_clk<1>
--------------------------------------------------------------------------------
Slack: 4.571ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: UserWrapper/UserModule/engine_gen[4].eng0/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: UserWrapper/UserModule/engine_gen[4].eng0/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X4Y27.CLKARDCLKL
  Clock network: UserWrapper/c0_axi_clk<1>
--------------------------------------------------------------------------------
Slack: 4.571ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: UserWrapper/UserModule/engine_gen[4].eng0/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: UserWrapper/UserModule/engine_gen[4].eng0/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X4Y27.CLKARDCLKU
  Clock network: UserWrapper/c0_axi_clk<1>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_mig_DDR3_0_u_ddr3_infrastructure_pll_clk3 = PERIOD 
TIMEGRP         "mig_DDR3_0_u_ddr3_infrastructure_pll_clk3" TS_clk_400 / 
0.416666667         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_ddr3_infrastructure_pll_clk3 = PERIOD TIMEGRP
        "mig_DDR3_0_u_ddr3_infrastructure_pll_clk3" TS_clk_400 / 0.416666667
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.000ns
  Low pulse: 3.000ns
  Low pulse limit: 1.500ns (Tmmcmpw_CLKIN1_150_200)
  Physical resource: mig_DDR3_0/u_ddr3_infrastructure/mmcm_i/CLKIN1
  Logical resource: mig_DDR3_0/u_ddr3_infrastructure/mmcm_i/CLKIN1
  Location pin: MMCME2_ADV_X1Y1.CLKIN1
  Clock network: mig_DDR3_0/u_ddr3_infrastructure/pll_clk3
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.000ns
  High pulse: 3.000ns
  High pulse limit: 1.500ns (Tmmcmpw_CLKIN1_150_200)
  Physical resource: mig_DDR3_0/u_ddr3_infrastructure/mmcm_i/CLKIN1
  Logical resource: mig_DDR3_0/u_ddr3_infrastructure/mmcm_i/CLKIN1
  Location pin: MMCME2_ADV_X1Y1.CLKIN1
  Clock network: mig_DDR3_0/u_ddr3_infrastructure/pll_clk3
--------------------------------------------------------------------------------
Slack: 4.929ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.071ns (933.707MHz) (Tmmcmper_CLKIN(Finmax))
  Physical resource: mig_DDR3_0/u_ddr3_infrastructure/mmcm_i/CLKIN1
  Logical resource: mig_DDR3_0/u_ddr3_infrastructure/mmcm_i/CLKIN1
  Location pin: MMCME2_ADV_X1Y1.CLKIN1
  Clock network: mig_DDR3_0/u_ddr3_infrastructure/pll_clk3
--------------------------------------------------------------------------------
Slack: 4.929ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.071ns (933.707MHz) (Tmmcmper_CLKFBOUT(Foutmax))
  Physical resource: mig_DDR3_0/u_ddr3_infrastructure/mmcm_i/CLKFBOUT
  Logical resource: mig_DDR3_0/u_ddr3_infrastructure/mmcm_i/CLKFBOUT
  Location pin: MMCME2_ADV_X1Y1.CLKFBOUT
  Clock network: mig_DDR3_0/u_ddr3_infrastructure/clk_pll_i
--------------------------------------------------------------------------------
Slack: 94.000ns (max period limit - period)
  Period: 6.000ns
  Max period limit: 100.000ns (10.000MHz) (Tmmcmper_CLKIN(Finmin))
  Physical resource: mig_DDR3_0/u_ddr3_infrastructure/mmcm_i/CLKIN1
  Logical resource: mig_DDR3_0/u_ddr3_infrastructure/mmcm_i/CLKIN1
  Location pin: MMCME2_ADV_X1Y1.CLKIN1
  Clock network: mig_DDR3_0/u_ddr3_infrastructure/pll_clk3
--------------------------------------------------------------------------------
Slack: 207.360ns (max period limit - period)
  Period: 6.000ns
  Max period limit: 213.360ns (4.687MHz) (Tmmcmper_CLKFBOUT(Foutmin))
  Physical resource: mig_DDR3_0/u_ddr3_infrastructure/mmcm_i/CLKFBOUT
  Logical resource: mig_DDR3_0/u_ddr3_infrastructure/mmcm_i/CLKFBOUT
  Location pin: MMCME2_ADV_X1Y1.CLKFBOUT
  Clock network: mig_DDR3_0/u_ddr3_infrastructure/clk_pll_i
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_mig_DDR3_0_freq_refclk = PERIOD TIMEGRP 
"mig_DDR3_0_freq_refclk" TS_clk_400         / 1.66666667 PHASE 1.40625 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.072ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_freq_refclk = PERIOD TIMEGRP "mig_DDR3_0_freq_refclk" TS_clk_400
        / 1.66666667 PHASE 1.40625 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.428ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.072ns (932.836MHz) (Tpopper_FRQ)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK
  Location pin: PHASER_OUT_PHY_X1Y2.FREQREFCLK
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 0.428ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.072ns (932.836MHz) (Tpopper_FRQ)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK
  Location pin: PHASER_OUT_PHY_X1Y11.FREQREFCLK
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 0.428ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.072ns (932.836MHz) (Tpopper_FRQ)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
  Location pin: PHASER_OUT_PHY_X1Y5.FREQREFCLK
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 0.428ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.072ns (932.836MHz) (Tpopper_FRQ)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK
  Location pin: PHASER_OUT_PHY_X1Y7.FREQREFCLK
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 0.428ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.072ns (932.836MHz) (Tpopper_FRQ)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
  Location pin: PHASER_OUT_PHY_X1Y1.FREQREFCLK
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 0.428ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.072ns (932.836MHz) (Tpopper_FRQ)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
  Location pin: PHASER_OUT_PHY_X1Y8.FREQREFCLK
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 0.428ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.072ns (932.836MHz) (Tpopper_FRQ)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK
  Location pin: PHASER_OUT_PHY_X1Y3.FREQREFCLK
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 0.428ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.072ns (932.836MHz) (Tpopper_FRQ)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK
  Location pin: PHASER_OUT_PHY_X1Y10.FREQREFCLK
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 0.428ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.072ns (932.836MHz) (Tpopper_FRQ)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK
  Location pin: PHASER_OUT_PHY_X1Y6.FREQREFCLK
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 0.428ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.072ns (932.836MHz) (Tpopper_FRQ)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
  Location pin: PHASER_OUT_PHY_X1Y0.FREQREFCLK
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 0.428ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.072ns (932.836MHz) (Tpopper_FRQ)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
  Location pin: PHASER_OUT_PHY_X1Y9.FREQREFCLK
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 0.429ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.071ns (933.707MHz) (Tphrper_CLKIN)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
  Location pin: PHASER_REF_X1Y2.CLKIN
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 0.429ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.071ns (933.707MHz) (Tphrper_CLKIN)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
  Location pin: PHASER_REF_X1Y0.CLKIN
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 0.429ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.071ns (933.707MHz) (Tphrper_CLKIN)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
  Location pin: PHASER_REF_X1Y1.CLKIN
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 0.536ns (period - (min high pulse limit / (high pulse / period)))
  Period: 1.500ns
  High pulse: 0.750ns
  High pulse limit: 0.482ns (Tpoppwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK
  Location pin: PHASER_OUT_PHY_X1Y2.FREQREFCLK
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 0.536ns (period - (min high pulse limit / (high pulse / period)))
  Period: 1.500ns
  High pulse: 0.750ns
  High pulse limit: 0.482ns (Tpoppwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK
  Location pin: PHASER_OUT_PHY_X1Y11.FREQREFCLK
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 0.536ns (period - (min high pulse limit / (high pulse / period)))
  Period: 1.500ns
  High pulse: 0.750ns
  High pulse limit: 0.482ns (Tpoppwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
  Location pin: PHASER_OUT_PHY_X1Y5.FREQREFCLK
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 0.536ns (period - (min low pulse limit / (low pulse / period)))
  Period: 1.500ns
  Low pulse: 0.750ns
  Low pulse limit: 0.482ns (Tphrpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
  Location pin: PHASER_REF_X1Y2.CLKIN
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 0.536ns (period - (min high pulse limit / (high pulse / period)))
  Period: 1.500ns
  High pulse: 0.750ns
  High pulse limit: 0.482ns (Tphrpwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
  Location pin: PHASER_REF_X1Y2.CLKIN
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 0.536ns (period - (min high pulse limit / (high pulse / period)))
  Period: 1.500ns
  High pulse: 0.750ns
  High pulse limit: 0.482ns (Tpippwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/FREQREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/FREQREFCLK
  Location pin: PHASER_IN_PHY_X1Y3.FREQREFCLK
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 0.536ns (period - (min high pulse limit / (high pulse / period)))
  Period: 1.500ns
  High pulse: 0.750ns
  High pulse limit: 0.482ns (Tpippwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/FREQREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/FREQREFCLK
  Location pin: PHASER_IN_PHY_X1Y11.FREQREFCLK
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 0.536ns (period - (min high pulse limit / (high pulse / period)))
  Period: 1.500ns
  High pulse: 0.750ns
  High pulse limit: 0.482ns (Tpippwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/FREQREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/FREQREFCLK
  Location pin: PHASER_IN_PHY_X1Y1.FREQREFCLK
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 0.536ns (period - (min high pulse limit / (high pulse / period)))
  Period: 1.500ns
  High pulse: 0.750ns
  High pulse limit: 0.482ns (Tpippwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/FREQREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/FREQREFCLK
  Location pin: PHASER_IN_PHY_X1Y9.FREQREFCLK
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 0.536ns (period - (min high pulse limit / (high pulse / period)))
  Period: 1.500ns
  High pulse: 0.750ns
  High pulse limit: 0.482ns (Tpoppwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK
  Location pin: PHASER_OUT_PHY_X1Y7.FREQREFCLK
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 0.536ns (period - (min high pulse limit / (high pulse / period)))
  Period: 1.500ns
  High pulse: 0.750ns
  High pulse limit: 0.482ns (Tpoppwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
  Location pin: PHASER_OUT_PHY_X1Y1.FREQREFCLK
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 0.536ns (period - (min high pulse limit / (high pulse / period)))
  Period: 1.500ns
  High pulse: 0.750ns
  High pulse limit: 0.482ns (Tpoppwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
  Location pin: PHASER_OUT_PHY_X1Y8.FREQREFCLK
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 0.536ns (period - (min high pulse limit / (high pulse / period)))
  Period: 1.500ns
  High pulse: 0.750ns
  High pulse limit: 0.482ns (Tpippwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/FREQREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/FREQREFCLK
  Location pin: PHASER_IN_PHY_X1Y0.FREQREFCLK
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 0.536ns (period - (min high pulse limit / (high pulse / period)))
  Period: 1.500ns
  High pulse: 0.750ns
  High pulse limit: 0.482ns (Tpippwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/FREQREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/FREQREFCLK
  Location pin: PHASER_IN_PHY_X1Y8.FREQREFCLK
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 0.536ns (period - (min low pulse limit / (low pulse / period)))
  Period: 1.500ns
  Low pulse: 0.750ns
  Low pulse limit: 0.482ns (Tphrpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
  Location pin: PHASER_REF_X1Y0.CLKIN
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 0.536ns (period - (min high pulse limit / (high pulse / period)))
  Period: 1.500ns
  High pulse: 0.750ns
  High pulse limit: 0.482ns (Tphrpwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
  Location pin: PHASER_REF_X1Y0.CLKIN
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_mig_DDR3_0_mem_refclk = PERIOD TIMEGRP 
"mig_DDR3_0_mem_refclk" TS_clk_400 /         1.66666667 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.070ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_mem_refclk = PERIOD TIMEGRP "mig_DDR3_0_mem_refclk" TS_clk_400 /
        1.66666667 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.430ns (period - (min low pulse limit / (low pulse / period)))
  Period: 1.500ns
  Low pulse: 0.750ns
  Low pulse limit: 0.535ns (Tpctpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Location pin: PHY_CONTROL_X1Y0.MEMREFCLK
  Clock network: mig_DDR3_0/mem_refclk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - (min high pulse limit / (high pulse / period)))
  Period: 1.500ns
  High pulse: 0.750ns
  High pulse limit: 0.535ns (Tpctpwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Location pin: PHY_CONTROL_X1Y0.MEMREFCLK
  Clock network: mig_DDR3_0/mem_refclk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tpct_MCLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Location pin: PHY_CONTROL_X1Y0.MEMREFCLK
  Clock network: mig_DDR3_0/mem_refclk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - (min low pulse limit / (low pulse / period)))
  Period: 1.500ns
  Low pulse: 0.750ns
  Low pulse limit: 0.535ns (Tpctpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Location pin: PHY_CONTROL_X1Y2.MEMREFCLK
  Clock network: mig_DDR3_0/mem_refclk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - (min high pulse limit / (high pulse / period)))
  Period: 1.500ns
  High pulse: 0.750ns
  High pulse limit: 0.535ns (Tpctpwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Location pin: PHY_CONTROL_X1Y2.MEMREFCLK
  Clock network: mig_DDR3_0/mem_refclk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tpct_MCLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Location pin: PHY_CONTROL_X1Y2.MEMREFCLK
  Clock network: mig_DDR3_0/mem_refclk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - (min low pulse limit / (low pulse / period)))
  Period: 1.500ns
  Low pulse: 0.750ns
  Low pulse limit: 0.535ns (Tpctpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Location pin: PHY_CONTROL_X1Y1.MEMREFCLK
  Clock network: mig_DDR3_0/mem_refclk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - (min high pulse limit / (high pulse / period)))
  Period: 1.500ns
  High pulse: 0.750ns
  High pulse limit: 0.535ns (Tpctpwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Location pin: PHY_CONTROL_X1Y1.MEMREFCLK
  Clock network: mig_DDR3_0/mem_refclk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tpct_MCLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Location pin: PHY_CONTROL_X1Y1.MEMREFCLK
  Clock network: mig_DDR3_0/mem_refclk
--------------------------------------------------------------------------------
Slack: 0.536ns (period - (min high pulse limit / (high pulse / period)))
  Period: 1.500ns
  High pulse: 0.750ns
  High pulse limit: 0.482ns (Tpoppwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
  Location pin: PHASER_OUT_PHY_X1Y2.MEMREFCLK
  Clock network: mig_DDR3_0/mem_refclk
--------------------------------------------------------------------------------
Slack: 0.536ns (period - (min high pulse limit / (high pulse / period)))
  Period: 1.500ns
  High pulse: 0.750ns
  High pulse limit: 0.482ns (Tpoppwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK
  Location pin: PHASER_OUT_PHY_X1Y11.MEMREFCLK
  Clock network: mig_DDR3_0/mem_refclk
--------------------------------------------------------------------------------
Slack: 0.536ns (period - (min high pulse limit / (high pulse / period)))
  Period: 1.500ns
  High pulse: 0.750ns
  High pulse limit: 0.482ns (Tpoppwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
  Location pin: PHASER_OUT_PHY_X1Y5.MEMREFCLK
  Clock network: mig_DDR3_0/mem_refclk
--------------------------------------------------------------------------------
Slack: 0.536ns (period - (min high pulse limit / (high pulse / period)))
  Period: 1.500ns
  High pulse: 0.750ns
  High pulse limit: 0.482ns (Tpoppwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK
  Location pin: PHASER_OUT_PHY_X1Y7.MEMREFCLK
  Clock network: mig_DDR3_0/mem_refclk
--------------------------------------------------------------------------------
Slack: 0.536ns (period - (min high pulse limit / (high pulse / period)))
  Period: 1.500ns
  High pulse: 0.750ns
  High pulse limit: 0.482ns (Tpoppwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
  Location pin: PHASER_OUT_PHY_X1Y1.MEMREFCLK
  Clock network: mig_DDR3_0/mem_refclk
--------------------------------------------------------------------------------
Slack: 0.536ns (period - (min high pulse limit / (high pulse / period)))
  Period: 1.500ns
  High pulse: 0.750ns
  High pulse limit: 0.482ns (Tpoppwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
  Location pin: PHASER_OUT_PHY_X1Y8.MEMREFCLK
  Clock network: mig_DDR3_0/mem_refclk
--------------------------------------------------------------------------------
Slack: 0.536ns (period - (min high pulse limit / (high pulse / period)))
  Period: 1.500ns
  High pulse: 0.750ns
  High pulse limit: 0.482ns (Tpoppwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK
  Location pin: PHASER_OUT_PHY_X1Y3.MEMREFCLK
  Clock network: mig_DDR3_0/mem_refclk
--------------------------------------------------------------------------------
Slack: 0.536ns (period - (min high pulse limit / (high pulse / period)))
  Period: 1.500ns
  High pulse: 0.750ns
  High pulse limit: 0.482ns (Tpoppwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
  Location pin: PHASER_OUT_PHY_X1Y10.MEMREFCLK
  Clock network: mig_DDR3_0/mem_refclk
--------------------------------------------------------------------------------
Slack: 0.536ns (period - (min high pulse limit / (high pulse / period)))
  Period: 1.500ns
  High pulse: 0.750ns
  High pulse limit: 0.482ns (Tpoppwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
  Location pin: PHASER_OUT_PHY_X1Y6.MEMREFCLK
  Clock network: mig_DDR3_0/mem_refclk
--------------------------------------------------------------------------------
Slack: 0.536ns (period - (min high pulse limit / (high pulse / period)))
  Period: 1.500ns
  High pulse: 0.750ns
  High pulse limit: 0.482ns (Tpoppwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
  Location pin: PHASER_OUT_PHY_X1Y0.MEMREFCLK
  Clock network: mig_DDR3_0/mem_refclk
--------------------------------------------------------------------------------
Slack: 0.536ns (period - (min high pulse limit / (high pulse / period)))
  Period: 1.500ns
  High pulse: 0.750ns
  High pulse limit: 0.482ns (Tpoppwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
  Location pin: PHASER_OUT_PHY_X1Y9.MEMREFCLK
  Clock network: mig_DDR3_0/mem_refclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_mig_DDR3_0_sync_pulse = PERIOD TIMEGRP 
"mig_DDR3_0_sync_pulse" TS_clk_400 /         0.104166667 PHASE 0.65625 ns HIGH 
6.25%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.560ns.
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i (PHY_CONTROL_X1Y2.PHYCTLMSTREMPTY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     22.914ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i (OTHER)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i (OTHER)
  Requirement:          24.000ns
  Data Path Delay:      1.191ns (Levels of Logic = 0)
  Clock Path Skew:      0.156ns (0.644 - 0.488)
  Source Clock:         mig_DDR3_0/mem_refclk rising at 0.656ns
  Destination Clock:    mig_DDR3_0/mem_refclk rising at 24.656ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
    Location                         Delay type         Delay(ns)  Physical Resource
                                                                   Logical Resource(s)
    -------------------------------------------------------------  -------------------
    PHY_CONTROL_X1Y1.PHYCTLEMPTY     Tpctcko_EMP           0.576   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i
                                                                   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i
    PHY_CONTROL_X1Y2.PHYCTLMSTREMPTY net (fanout=3)        0.607   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/phy_ctl_empty<1>
    PHY_CONTROL_X1Y2.MEMREFCLK       Tpctckd_EMP           0.008   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
                                                                   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
    -------------------------------------------------------------  ---------------------------
    Total                                                  1.191ns (0.584ns logic, 0.607ns route)
                                                                   (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i (PHY_CONTROL_X1Y0.PHYCTLMSTREMPTY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     22.929ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i (OTHER)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i (OTHER)
  Requirement:          24.000ns
  Data Path Delay:      1.175ns (Levels of Logic = 0)
  Clock Path Skew:      0.155ns (0.643 - 0.488)
  Source Clock:         mig_DDR3_0/mem_refclk rising at 0.656ns
  Destination Clock:    mig_DDR3_0/mem_refclk rising at 24.656ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i
    Location                         Delay type         Delay(ns)  Physical Resource
                                                                   Logical Resource(s)
    -------------------------------------------------------------  -------------------
    PHY_CONTROL_X1Y1.PHYCTLEMPTY     Tpctcko_EMP           0.576   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i
                                                                   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i
    PHY_CONTROL_X1Y0.PHYCTLMSTREMPTY net (fanout=3)        0.591   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/phy_ctl_empty<1>
    PHY_CONTROL_X1Y0.MEMREFCLK       Tpctckd_EMP           0.008   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i
                                                                   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i
    -------------------------------------------------------------  ---------------------------
    Total                                                  1.175ns (0.584ns logic, 0.591ns route)
                                                                   (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i (PHY_CONTROL_X1Y1.PHYCTLMSTREMPTY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     22.991ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i (OTHER)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i (OTHER)
  Requirement:          24.000ns
  Data Path Delay:      0.958ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         mig_DDR3_0/mem_refclk rising at 0.656ns
  Destination Clock:    mig_DDR3_0/mem_refclk rising at 24.656ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i
    Location                         Delay type         Delay(ns)  Physical Resource
                                                                   Logical Resource(s)
    -------------------------------------------------------------  -------------------
    PHY_CONTROL_X1Y1.PHYCTLEMPTY     Tpctcko_EMP           0.576   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i
                                                                   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i
    PHY_CONTROL_X1Y1.PHYCTLMSTREMPTY net (fanout=3)        0.374   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/phy_ctl_empty<1>
    PHY_CONTROL_X1Y1.MEMREFCLK       Tpctckd_EMP           0.008   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i
                                                                   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i
    -------------------------------------------------------------  ---------------------------
    Total                                                  0.958ns (0.584ns logic, 0.374ns route)
                                                                   (61.0% logic, 39.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_mig_DDR3_0_sync_pulse = PERIOD TIMEGRP "mig_DDR3_0_sync_pulse" TS_clk_400 /
        0.104166667 PHASE 0.65625 ns HIGH 6.25%;
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i (PHY_CONTROL_X1Y0.PHYCTLMSTREMPTY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.310ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i (OTHER)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i (OTHER)
  Requirement:          0.000ns
  Data Path Delay:      0.480ns (Levels of Logic = 0)
  Clock Path Skew:      0.170ns (0.375 - 0.205)
  Source Clock:         mig_DDR3_0/mem_refclk rising at 24.656ns
  Destination Clock:    mig_DDR3_0/mem_refclk rising at 24.656ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i
    Location                         Delay type         Delay(ns)  Physical Resource
                                                                   Logical Resource(s)
    -------------------------------------------------------------  -------------------
    PHY_CONTROL_X1Y1.PHYCTLEMPTY     Tpctcko_EMP           0.340   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i
                                                                   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i
    PHY_CONTROL_X1Y0.PHYCTLMSTREMPTY net (fanout=3)        0.273   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/phy_ctl_empty<1>
    PHY_CONTROL_X1Y0.MEMREFCLK       Tpctdck_EMP (-Th)     0.133   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i
                                                                   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i
    -------------------------------------------------------------  ---------------------------
    Total                                                  0.480ns (0.207ns logic, 0.273ns route)
                                                                   (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i (PHY_CONTROL_X1Y2.PHYCTLMSTREMPTY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.320ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i (OTHER)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i (OTHER)
  Requirement:          0.000ns
  Data Path Delay:      0.487ns (Levels of Logic = 0)
  Clock Path Skew:      0.167ns (0.372 - 0.205)
  Source Clock:         mig_DDR3_0/mem_refclk rising at 24.656ns
  Destination Clock:    mig_DDR3_0/mem_refclk rising at 24.656ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
    Location                         Delay type         Delay(ns)  Physical Resource
                                                                   Logical Resource(s)
    -------------------------------------------------------------  -------------------
    PHY_CONTROL_X1Y1.PHYCTLEMPTY     Tpctcko_EMP           0.340   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i
                                                                   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i
    PHY_CONTROL_X1Y2.PHYCTLMSTREMPTY net (fanout=3)        0.280   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/phy_ctl_empty<1>
    PHY_CONTROL_X1Y2.MEMREFCLK       Tpctdck_EMP (-Th)     0.133   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
                                                                   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
    -------------------------------------------------------------  ---------------------------
    Total                                                  0.487ns (0.207ns logic, 0.280ns route)
                                                                   (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i (PHY_CONTROL_X1Y1.PHYCTLMSTREMPTY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.385ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i (OTHER)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i (OTHER)
  Requirement:          0.000ns
  Data Path Delay:      0.385ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         mig_DDR3_0/mem_refclk rising at 24.656ns
  Destination Clock:    mig_DDR3_0/mem_refclk rising at 24.656ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i
    Location                         Delay type         Delay(ns)  Physical Resource
                                                                   Logical Resource(s)
    -------------------------------------------------------------  -------------------
    PHY_CONTROL_X1Y1.PHYCTLEMPTY     Tpctcko_EMP           0.340   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i
                                                                   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i
    PHY_CONTROL_X1Y1.PHYCTLMSTREMPTY net (fanout=3)        0.178   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/phy_ctl_empty<1>
    PHY_CONTROL_X1Y1.MEMREFCLK       Tpctdck_EMP (-Th)     0.133   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i
                                                                   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i
    -------------------------------------------------------------  ---------------------------
    Total                                                  0.385ns (0.207ns logic, 0.178ns route)
                                                                   (53.8% logic, 46.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_sync_pulse = PERIOD TIMEGRP "mig_DDR3_0_sync_pulse" TS_clk_400 /
        0.104166667 PHASE 0.65625 ns HIGH 6.25%;
--------------------------------------------------------------------------------
Slack: 15.440ns (period - (min high pulse limit / (high pulse / period)))
  Period: 24.000ns
  High pulse: 1.500ns
  High pulse limit: 0.535ns (Tpctpwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Location pin: PHY_CONTROL_X1Y0.MEMREFCLK
  Clock network: mig_DDR3_0/mem_refclk
--------------------------------------------------------------------------------
Slack: 15.440ns (period - (min high pulse limit / (high pulse / period)))
  Period: 24.000ns
  High pulse: 1.500ns
  High pulse limit: 0.535ns (Tpctpwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Location pin: PHY_CONTROL_X1Y2.MEMREFCLK
  Clock network: mig_DDR3_0/mem_refclk
--------------------------------------------------------------------------------
Slack: 15.440ns (period - (min high pulse limit / (high pulse / period)))
  Period: 24.000ns
  High pulse: 1.500ns
  High pulse limit: 0.535ns (Tpctpwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Location pin: PHY_CONTROL_X1Y1.MEMREFCLK
  Clock network: mig_DDR3_0/mem_refclk
--------------------------------------------------------------------------------
Slack: 22.930ns (period - min period limit)
  Period: 24.000ns
  Min period limit: 1.070ns (934.579MHz) (Tpct_MCLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Location pin: PHY_CONTROL_X1Y0.MEMREFCLK
  Clock network: mig_DDR3_0/mem_refclk
--------------------------------------------------------------------------------
Slack: 22.930ns (period - min period limit)
  Period: 24.000ns
  Min period limit: 1.070ns (934.579MHz) (Tpct_MCLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Location pin: PHY_CONTROL_X1Y2.MEMREFCLK
  Clock network: mig_DDR3_0/mem_refclk
--------------------------------------------------------------------------------
Slack: 22.930ns (period - min period limit)
  Period: 24.000ns
  Min period limit: 1.070ns (934.579MHz) (Tpct_MCLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Location pin: PHY_CONTROL_X1Y1.MEMREFCLK
  Clock network: mig_DDR3_0/mem_refclk
--------------------------------------------------------------------------------
Slack: 23.429ns (period - (min low pulse limit / (low pulse / period)))
  Period: 24.000ns
  Low pulse: 22.500ns
  Low pulse limit: 0.535ns (Tpctpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Location pin: PHY_CONTROL_X1Y0.MEMREFCLK
  Clock network: mig_DDR3_0/mem_refclk
--------------------------------------------------------------------------------
Slack: 23.429ns (period - (min low pulse limit / (low pulse / period)))
  Period: 24.000ns
  Low pulse: 22.500ns
  Low pulse limit: 0.535ns (Tpctpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Location pin: PHY_CONTROL_X1Y2.MEMREFCLK
  Clock network: mig_DDR3_0/mem_refclk
--------------------------------------------------------------------------------
Slack: 23.429ns (period - (min low pulse limit / (low pulse / period)))
  Period: 24.000ns
  Low pulse: 22.500ns
  Low pulse limit: 0.535ns (Tpctpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Location pin: PHY_CONTROL_X1Y1.MEMREFCLK
  Clock network: mig_DDR3_0/mem_refclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_mig_DDR3_0_u_ddr3_infrastructure_clk_pll_i = PERIOD 
TIMEGRP         "mig_DDR3_0_u_ddr3_infrastructure_clk_pll_i"         
TS_mig_DDR3_0_u_ddr3_infrastructure_pll_clk3 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 746221 paths analyzed, 94504 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.955ns.
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst (SLICE_X64Y7.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst (FF)
  Requirement:          6.000ns
  Data Path Delay:      5.961ns (Levels of Logic = 0)
  Clock Path Skew:      0.065ns (1.154 - 1.089)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y71.AQ      Tcko                  0.223   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET
    SLICE_X64Y7.SR       net (fanout=534)      5.434   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET
    SLICE_X64Y7.CLK      Tsrck                 0.304   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/wdata_wrap_buffer<285>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst
    -------------------------------------------------  ---------------------------
    Total                                      5.961ns (0.527ns logic, 5.434ns route)
                                                       (8.8% logic, 91.2% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst (SLICE_X64Y7.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst (FF)
  Requirement:          6.000ns
  Data Path Delay:      5.961ns (Levels of Logic = 0)
  Clock Path Skew:      0.065ns (1.154 - 1.089)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y71.AQ      Tcko                  0.223   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET
    SLICE_X64Y7.SR       net (fanout=534)      5.434   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET
    SLICE_X64Y7.CLK      Tsrck                 0.304   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/wdata_wrap_buffer<285>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst
    -------------------------------------------------  ---------------------------
    Total                                      5.961ns (0.527ns logic, 5.434ns route)
                                                       (8.8% logic, 91.2% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst (SLICE_X64Y7.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst (FF)
  Requirement:          6.000ns
  Data Path Delay:      5.961ns (Levels of Logic = 0)
  Clock Path Skew:      0.065ns (1.154 - 1.089)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y71.AQ      Tcko                  0.223   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET
    SLICE_X64Y7.SR       net (fanout=534)      5.434   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET
    SLICE_X64Y7.CLK      Tsrck                 0.304   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/wdata_wrap_buffer<285>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst
    -------------------------------------------------  ---------------------------
    Total                                      5.961ns (0.527ns logic, 5.434ns route)
                                                       (8.8% logic, 91.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_mig_DDR3_0_u_ddr3_infrastructure_clk_pll_i = PERIOD TIMEGRP
        "mig_DDR3_0_u_ddr3_infrastructure_clk_pll_i"
        TS_mig_DDR3_0_u_ddr3_infrastructure_pll_clk3 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point UserWrapper/interconnect_inst_0/master/wdataFifo/create_fifos[289].fifo2 (RAMB36_X2Y3.DIADI2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.000ns (requirement - (clock path skew + uncertainty - data path))
  Source:               UserWrapper/interconnect_inst_0/master/wdataFifo/middleDin_146 (FF)
  Destination:          UserWrapper/interconnect_inst_0/master/wdataFifo/create_fifos[289].fifo2 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.074ns (Levels of Logic = 0)
  Clock Path Skew:      0.074ns (0.613 - 0.539)
  Source Clock:         c0_clk rising at 6.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: UserWrapper/interconnect_inst_0/master/wdataFifo/middleDin_146 to UserWrapper/interconnect_inst_0/master/wdataFifo/create_fifos[289].fifo2
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X64Y16.CQ        Tcko                  0.178   UserWrapper/interconnect_inst_0/master/wdataFifo/middleDin<147>
                                                         UserWrapper/interconnect_inst_0/master/wdataFifo/middleDin_146
    RAMB36_X2Y3.DIADI2     net (fanout=1)        0.423   UserWrapper/interconnect_inst_0/master/wdataFifo/middleDin<146>
    RAMB36_X2Y3.CLKBWRCLKL Trckd_DIA   (-Th)     0.527   UserWrapper/interconnect_inst_0/master/wdataFifo/create_fifos[289].fifo2
                                                         UserWrapper/interconnect_inst_0/master/wdataFifo/create_fifos[289].fifo2
    ---------------------------------------------------  ---------------------------
    Total                                        0.074ns (-0.349ns logic, 0.423ns route)
                                                         (-471.6% logic, 571.6% route)

--------------------------------------------------------------------------------

Paths for end point UserWrapper/interconnect_inst_0/master/wdataFifo/create_fifos[289].fifo3 (RAMB36_X2Y4.DIBDI22), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.000ns (requirement - (clock path skew + uncertainty - data path))
  Source:               UserWrapper/interconnect_inst_0/master/wdataFifo/middleDin_270 (FF)
  Destination:          UserWrapper/interconnect_inst_0/master/wdataFifo/create_fifos[289].fifo3 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.071ns (Levels of Logic = 0)
  Clock Path Skew:      0.071ns (0.607 - 0.536)
  Source Clock:         c0_clk rising at 6.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: UserWrapper/interconnect_inst_0/master/wdataFifo/middleDin_270 to UserWrapper/interconnect_inst_0/master/wdataFifo/create_fifos[289].fifo3
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X64Y20.CQ        Tcko                  0.178   UserWrapper/interconnect_inst_0/master/wdataFifo/middleDin<271>
                                                         UserWrapper/interconnect_inst_0/master/wdataFifo/middleDin_270
    RAMB36_X2Y4.DIBDI22    net (fanout=1)        0.420   UserWrapper/interconnect_inst_0/master/wdataFifo/middleDin<270>
    RAMB36_X2Y4.CLKBWRCLKL Trckd_DIB   (-Th)     0.527   UserWrapper/interconnect_inst_0/master/wdataFifo/create_fifos[289].fifo3
                                                         UserWrapper/interconnect_inst_0/master/wdataFifo/create_fifos[289].fifo3
    ---------------------------------------------------  ---------------------------
    Total                                        0.071ns (-0.349ns logic, 0.420ns route)
                                                         (-491.5% logic, 591.5% route)

--------------------------------------------------------------------------------

Paths for end point UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_1/rdataFifo/create_fifos[267].fifo2 (RAMB36_X3Y46.DIADI25), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.000ns (requirement - (clock path skew + uncertainty - data path))
  Source:               UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_1/rdataFifo/middleDin_169 (FF)
  Destination:          UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_1/rdataFifo/create_fifos[267].fifo2 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.238ns (Levels of Logic = 0)
  Clock Path Skew:      0.238ns (0.698 - 0.460)
  Source Clock:         c0_clk rising at 6.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_1/rdataFifo/middleDin_169 to UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_1/rdataFifo/create_fifos[267].fifo2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X75Y237.BQ        Tcko                  0.100   UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_1/rdataFifo/middleDin<171>
                                                          UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_1/rdataFifo/middleDin_169
    RAMB36_X3Y46.DIADI25    net (fanout=1)        0.434   UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_1/rdataFifo/middleDin<169>
    RAMB36_X3Y46.CLKBWRCLKU Trckd_DIA   (-Th)     0.296   UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_1/rdataFifo/create_fifos[267].fifo2
                                                          UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_1/rdataFifo/create_fifos[267].fifo2
    ----------------------------------------------------  ---------------------------
    Total                                         0.238ns (-0.196ns logic, 0.434ns route)
                                                          (-82.4% logic, 182.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_ddr3_infrastructure_clk_pll_i = PERIOD TIMEGRP
        "mig_DDR3_0_u_ddr3_infrastructure_clk_pll_i"
        TS_mig_DDR3_0_u_ddr3_infrastructure_pll_clk3 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.500ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.000ns
  Low pulse: 3.000ns
  Low pulse limit: 1.250ns (Tpctpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/PHYCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/PHYCLK
  Location pin: PHY_CONTROL_X1Y0.PHYCLK
  Clock network: c0_clk
--------------------------------------------------------------------------------
Slack: 3.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.000ns
  High pulse: 3.000ns
  High pulse limit: 1.250ns (Tpctpwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/PHYCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/PHYCLK
  Location pin: PHY_CONTROL_X1Y0.PHYCLK
  Clock network: c0_clk
--------------------------------------------------------------------------------
Slack: 3.500ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.500ns (400.000MHz) (Tpct_PCLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/PHYCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/PHYCLK
  Location pin: PHY_CONTROL_X1Y0.PHYCLK
  Clock network: c0_clk
--------------------------------------------------------------------------------
Slack: 3.500ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.000ns
  Low pulse: 3.000ns
  Low pulse limit: 1.250ns (Tpctpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCLK
  Location pin: PHY_CONTROL_X1Y2.PHYCLK
  Clock network: c0_clk
--------------------------------------------------------------------------------
Slack: 3.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.000ns
  High pulse: 3.000ns
  High pulse limit: 1.250ns (Tpctpwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCLK
  Location pin: PHY_CONTROL_X1Y2.PHYCLK
  Clock network: c0_clk
--------------------------------------------------------------------------------
Slack: 3.500ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.500ns (400.000MHz) (Tpct_PCLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCLK
  Location pin: PHY_CONTROL_X1Y2.PHYCLK
  Clock network: c0_clk
--------------------------------------------------------------------------------
Slack: 3.500ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.000ns
  Low pulse: 3.000ns
  Low pulse limit: 1.250ns (Tpctpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/PHYCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/PHYCLK
  Location pin: PHY_CONTROL_X1Y1.PHYCLK
  Clock network: c0_clk
--------------------------------------------------------------------------------
Slack: 3.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.000ns
  High pulse: 3.000ns
  High pulse limit: 1.250ns (Tpctpwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/PHYCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/PHYCLK
  Location pin: PHY_CONTROL_X1Y1.PHYCLK
  Clock network: c0_clk
--------------------------------------------------------------------------------
Slack: 3.500ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.500ns (400.000MHz) (Tpct_PCLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/PHYCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/PHYCLK
  Location pin: PHY_CONTROL_X1Y1.PHYCLK
  Clock network: c0_clk
--------------------------------------------------------------------------------
Slack: 3.874ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.126ns (470.367MHz) (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK
  Location pin: OUT_FIFO_X1Y2.WRCLK
  Clock network: c0_clk
--------------------------------------------------------------------------------
Slack: 3.874ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.126ns (470.367MHz) (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/WRCLK
  Location pin: OUT_FIFO_X1Y3.WRCLK
  Clock network: c0_clk
--------------------------------------------------------------------------------
Slack: 3.874ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.126ns (470.367MHz) (Tiffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/RDCLK
  Location pin: IN_FIFO_X1Y1.RDCLK
  Clock network: c0_clk
--------------------------------------------------------------------------------
Slack: 3.874ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.126ns (470.367MHz) (Tiffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/RDCLK
  Location pin: IN_FIFO_X1Y8.RDCLK
  Clock network: c0_clk
--------------------------------------------------------------------------------
Slack: 3.874ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.126ns (470.367MHz) (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
  Location pin: OUT_FIFO_X1Y5.WRCLK
  Clock network: c0_clk
--------------------------------------------------------------------------------
Slack: 3.874ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.126ns (470.367MHz) (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK
  Location pin: OUT_FIFO_X1Y6.WRCLK
  Clock network: c0_clk
--------------------------------------------------------------------------------
Slack: 3.874ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.126ns (470.367MHz) (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK
  Location pin: OUT_FIFO_X1Y8.WRCLK
  Clock network: c0_clk
--------------------------------------------------------------------------------
Slack: 3.874ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.126ns (470.367MHz) (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/WRCLK
  Location pin: OUT_FIFO_X1Y7.WRCLK
  Clock network: c0_clk
--------------------------------------------------------------------------------
Slack: 3.874ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.126ns (470.367MHz) (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
  Location pin: OUT_FIFO_X1Y9.WRCLK
  Clock network: c0_clk
--------------------------------------------------------------------------------
Slack: 3.874ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.126ns (470.367MHz) (Tiffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/RDCLK
  Location pin: IN_FIFO_X1Y2.RDCLK
  Clock network: c0_clk
--------------------------------------------------------------------------------
Slack: 3.874ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.126ns (470.367MHz) (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK
  Location pin: OUT_FIFO_X1Y10.WRCLK
  Clock network: c0_clk
--------------------------------------------------------------------------------
Slack: 3.874ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.126ns (470.367MHz) (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/WRCLK
  Location pin: OUT_FIFO_X1Y11.WRCLK
  Clock network: c0_clk
--------------------------------------------------------------------------------
Slack: 3.874ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.126ns (470.367MHz) (Tiffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/RDCLK
  Location pin: IN_FIFO_X1Y9.RDCLK
  Clock network: c0_clk
--------------------------------------------------------------------------------
Slack: 3.874ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.126ns (470.367MHz) (Tiffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/RDCLK
  Location pin: IN_FIFO_X1Y10.RDCLK
  Clock network: c0_clk
--------------------------------------------------------------------------------
Slack: 3.874ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.126ns (470.367MHz) (Tiffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/RDCLK
  Location pin: IN_FIFO_X1Y3.RDCLK
  Clock network: c0_clk
--------------------------------------------------------------------------------
Slack: 3.874ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.126ns (470.367MHz) (Tiffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/RDCLK
  Location pin: IN_FIFO_X1Y0.RDCLK
  Clock network: c0_clk
--------------------------------------------------------------------------------
Slack: 3.874ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.126ns (470.367MHz) (Tiffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/RDCLK
  Location pin: IN_FIFO_X1Y11.RDCLK
  Clock network: c0_clk
--------------------------------------------------------------------------------
Slack: 3.874ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.126ns (470.367MHz) (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK
  Location pin: OUT_FIFO_X1Y0.WRCLK
  Clock network: c0_clk
--------------------------------------------------------------------------------
Slack: 3.874ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.126ns (470.367MHz) (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
  Location pin: OUT_FIFO_X1Y1.WRCLK
  Clock network: c0_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.000ns (500.000MHz) (Tidelayper_C)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.idelaye2/C
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.idelaye2/C
  Location pin: IDELAY_X1Y114.C
  Clock network: c0_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.000ns (500.000MHz) (Tidelayper_C)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.idelaye2/C
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.idelaye2/C
  Location pin: IDELAY_X1Y14.C
  Clock network: c0_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr
_byte_lane_A_iserdes_clk         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_b
yte_lane_A_iserdes_clk"         TS_mig_DDR3_0_freq_refclk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.070ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clk
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clk"
        TS_mig_DDR3_0_freq_refclk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y101.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y101.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y103.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y103.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y105.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y105.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y109.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y109.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y110.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y110.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y102.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y102.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y112.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y112.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y106.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y106.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr
_byte_lane_A_iserdes_clkdiv         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_b
yte_lane_A_iserdes_clkdiv"         TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 32 paths analyzed, 32 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.126ns.
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo (IN_FIFO_X1Y8.D13), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.479ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo (RAM)
  Requirement:          3.000ns
  Data Path Delay:      1.112ns (Levels of Logic = 0)
  Clock Path Skew:      -0.358ns (0.000 - 0.358)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv rising at 1.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y102.Q1     Tiscko_Q              0.326   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y8.D13     net (fanout=1)        0.317   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_dout<7>
    IN_FIFO_X1Y8.WRCLK   Tiffckd_WRC           0.469   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      1.112ns (0.795ns logic, 0.317ns route)
                                                       (71.5% logic, 28.5% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo (IN_FIFO_X1Y8.D12), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.481ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo (RAM)
  Requirement:          3.000ns
  Data Path Delay:      1.110ns (Levels of Logic = 0)
  Clock Path Skew:      -0.358ns (0.000 - 0.358)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv rising at 1.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y102.Q2     Tiscko_Q              0.326   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y8.D12     net (fanout=1)        0.315   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_dout<6>
    IN_FIFO_X1Y8.WRCLK   Tiffckd_WRC           0.469   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      1.110ns (0.795ns logic, 0.315ns route)
                                                       (71.6% logic, 28.4% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo (IN_FIFO_X1Y8.D10), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.485ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo (RAM)
  Requirement:          3.000ns
  Data Path Delay:      1.106ns (Levels of Logic = 0)
  Clock Path Skew:      -0.358ns (0.000 - 0.358)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv rising at 1.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y102.Q4     Tiscko_Q              0.326   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y8.D10     net (fanout=1)        0.311   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_dout<4>
    IN_FIFO_X1Y8.WRCLK   Tiffckd_WRC           0.469   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      1.106ns (0.795ns logic, 0.311ns route)
                                                       (71.9% logic, 28.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clkdiv"
        TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo (IN_FIFO_X1Y8.D60), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.523ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.341ns (Levels of Logic = 0)
  Clock Path Skew:      -0.182ns (0.000 - 0.182)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv rising at 4.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y109.Q4     Tiscko_Q              0.142   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y8.D60     net (fanout=1)        0.165   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_dout<24>
    IN_FIFO_X1Y8.WRCLK   Tiffdck_WRC (-Th)    -0.034   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      0.341ns (0.176ns logic, 0.165ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo (IN_FIFO_X1Y8.D61), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.523ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.341ns (Levels of Logic = 0)
  Clock Path Skew:      -0.182ns (0.000 - 0.182)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv rising at 4.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y109.Q3     Tiscko_Q              0.142   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y8.D61     net (fanout=1)        0.165   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_dout<25>
    IN_FIFO_X1Y8.WRCLK   Tiffdck_WRC (-Th)    -0.034   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      0.341ns (0.176ns logic, 0.165ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo (IN_FIFO_X1Y8.D62), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.525ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.343ns (Levels of Logic = 0)
  Clock Path Skew:      -0.182ns (0.000 - 0.182)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv rising at 4.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y109.Q2     Tiscko_Q              0.142   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y8.D62     net (fanout=1)        0.167   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_dout<26>
    IN_FIFO_X1Y8.WRCLK   Tiffdck_WRC (-Th)    -0.034   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      0.343ns (0.176ns logic, 0.167ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clkdiv"
        TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.874ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 2.126ns (470.367MHz) (Tiffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
  Location pin: IN_FIFO_X1Y8.WRCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.000ns
  Low pulse: 1.500ns
  Low pulse limit: 0.914ns (Tiffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
  Location pin: IN_FIFO_X1Y8.WRCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.000ns
  High pulse: 1.500ns
  High pulse limit: 0.914ns (Tiffpwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
  Location pin: IN_FIFO_X1Y8.WRCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y101.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y103.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y105.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y109.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y110.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y102.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y112.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y106.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr
_byte_lane_B_iserdes_clk         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_b
yte_lane_B_iserdes_clk"         TS_mig_DDR3_0_freq_refclk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.070ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clk
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clk"
        TS_mig_DDR3_0_freq_refclk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y114.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y114.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y124.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y124.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y116.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y116.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y118.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y118.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y123.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y123.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y117.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y117.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y121.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y121.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y122.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y122.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr
_byte_lane_B_iserdes_clkdiv         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_b
yte_lane_B_iserdes_clkdiv"         TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 32 paths analyzed, 32 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.126ns.
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo (IN_FIFO_X1Y9.D13), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.493ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo (RAM)
  Requirement:          3.000ns
  Data Path Delay:      1.112ns (Levels of Logic = 0)
  Clock Path Skew:      -0.344ns (0.000 - 0.344)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv rising at 1.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y114.Q1     Tiscko_Q              0.326   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y9.D13     net (fanout=1)        0.317   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_dout<7>
    IN_FIFO_X1Y9.WRCLK   Tiffckd_WRC           0.469   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      1.112ns (0.795ns logic, 0.317ns route)
                                                       (71.5% logic, 28.5% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo (IN_FIFO_X1Y9.D12), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.495ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo (RAM)
  Requirement:          3.000ns
  Data Path Delay:      1.110ns (Levels of Logic = 0)
  Clock Path Skew:      -0.344ns (0.000 - 0.344)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv rising at 1.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y114.Q2     Tiscko_Q              0.326   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y9.D12     net (fanout=1)        0.315   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_dout<6>
    IN_FIFO_X1Y9.WRCLK   Tiffckd_WRC           0.469   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      1.110ns (0.795ns logic, 0.315ns route)
                                                       (71.6% logic, 28.4% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo (IN_FIFO_X1Y9.D10), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.499ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo (RAM)
  Requirement:          3.000ns
  Data Path Delay:      1.106ns (Levels of Logic = 0)
  Clock Path Skew:      -0.344ns (0.000 - 0.344)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv rising at 1.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y114.Q4     Tiscko_Q              0.326   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y9.D10     net (fanout=1)        0.311   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_dout<4>
    IN_FIFO_X1Y9.WRCLK   Tiffckd_WRC           0.469   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      1.106ns (0.795ns logic, 0.311ns route)
                                                       (71.9% logic, 28.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clkdiv"
        TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo (IN_FIFO_X1Y9.D60), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.518ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.341ns (Levels of Logic = 0)
  Clock Path Skew:      -0.177ns (0.000 - 0.177)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv rising at 4.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y121.Q4     Tiscko_Q              0.142   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y9.D60     net (fanout=1)        0.165   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_dout<24>
    IN_FIFO_X1Y9.WRCLK   Tiffdck_WRC (-Th)    -0.034   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      0.341ns (0.176ns logic, 0.165ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo (IN_FIFO_X1Y9.D61), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.518ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.341ns (Levels of Logic = 0)
  Clock Path Skew:      -0.177ns (0.000 - 0.177)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv rising at 4.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y121.Q3     Tiscko_Q              0.142   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y9.D61     net (fanout=1)        0.165   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_dout<25>
    IN_FIFO_X1Y9.WRCLK   Tiffdck_WRC (-Th)    -0.034   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      0.341ns (0.176ns logic, 0.165ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo (IN_FIFO_X1Y9.D62), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.520ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.343ns (Levels of Logic = 0)
  Clock Path Skew:      -0.177ns (0.000 - 0.177)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv rising at 4.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y121.Q2     Tiscko_Q              0.142   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y9.D62     net (fanout=1)        0.167   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_dout<26>
    IN_FIFO_X1Y9.WRCLK   Tiffdck_WRC (-Th)    -0.034   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      0.343ns (0.176ns logic, 0.167ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clkdiv"
        TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.874ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 2.126ns (470.367MHz) (Tiffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
  Location pin: IN_FIFO_X1Y9.WRCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.000ns
  Low pulse: 1.500ns
  Low pulse limit: 0.914ns (Tiffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
  Location pin: IN_FIFO_X1Y9.WRCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.000ns
  High pulse: 1.500ns
  High pulse limit: 0.914ns (Tiffpwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
  Location pin: IN_FIFO_X1Y9.WRCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y114.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y124.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y116.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y118.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y123.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y117.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y121.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y122.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr
_byte_lane_C_iserdes_clk         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_b
yte_lane_C_iserdes_clk"         TS_mig_DDR3_0_freq_refclk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.070ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clk
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clk"
        TS_mig_DDR3_0_freq_refclk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y134.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y134.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y126.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y126.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y136.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y136.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y128.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y128.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y130.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y130.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y127.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y127.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y129.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y129.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y133.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y133.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr
_byte_lane_C_iserdes_clkdiv         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_b
yte_lane_C_iserdes_clkdiv"         TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 32 paths analyzed, 32 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.126ns.
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (IN_FIFO_X1Y10.D13), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.498ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (RAM)
  Requirement:          3.000ns
  Data Path Delay:      1.112ns (Levels of Logic = 0)
  Clock Path Skew:      -0.339ns (0.000 - 0.339)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 1.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y126.Q1     Tiscko_Q              0.326   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y10.D13    net (fanout=1)        0.317   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_dout<7>
    IN_FIFO_X1Y10.WRCLK  Tiffckd_WRC           0.469   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      1.112ns (0.795ns logic, 0.317ns route)
                                                       (71.5% logic, 28.5% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (IN_FIFO_X1Y10.D12), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.500ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (RAM)
  Requirement:          3.000ns
  Data Path Delay:      1.110ns (Levels of Logic = 0)
  Clock Path Skew:      -0.339ns (0.000 - 0.339)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 1.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y126.Q2     Tiscko_Q              0.326   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y10.D12    net (fanout=1)        0.315   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_dout<6>
    IN_FIFO_X1Y10.WRCLK  Tiffckd_WRC           0.469   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      1.110ns (0.795ns logic, 0.315ns route)
                                                       (71.6% logic, 28.4% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (IN_FIFO_X1Y10.D10), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.504ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (RAM)
  Requirement:          3.000ns
  Data Path Delay:      1.106ns (Levels of Logic = 0)
  Clock Path Skew:      -0.339ns (0.000 - 0.339)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 1.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y126.Q4     Tiscko_Q              0.326   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y10.D10    net (fanout=1)        0.311   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_dout<4>
    IN_FIFO_X1Y10.WRCLK  Tiffckd_WRC           0.469   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      1.106ns (0.795ns logic, 0.311ns route)
                                                       (71.9% logic, 28.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clkdiv"
        TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (IN_FIFO_X1Y10.D60), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.515ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.341ns (Levels of Logic = 0)
  Clock Path Skew:      -0.174ns (0.000 - 0.174)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 4.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y133.Q4     Tiscko_Q              0.142   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y10.D60    net (fanout=1)        0.165   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_dout<24>
    IN_FIFO_X1Y10.WRCLK  Tiffdck_WRC (-Th)    -0.034   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      0.341ns (0.176ns logic, 0.165ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (IN_FIFO_X1Y10.D61), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.515ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.341ns (Levels of Logic = 0)
  Clock Path Skew:      -0.174ns (0.000 - 0.174)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 4.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y133.Q3     Tiscko_Q              0.142   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y10.D61    net (fanout=1)        0.165   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_dout<25>
    IN_FIFO_X1Y10.WRCLK  Tiffdck_WRC (-Th)    -0.034   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      0.341ns (0.176ns logic, 0.165ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (IN_FIFO_X1Y10.D62), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.517ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.343ns (Levels of Logic = 0)
  Clock Path Skew:      -0.174ns (0.000 - 0.174)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 4.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y133.Q2     Tiscko_Q              0.142   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y10.D62    net (fanout=1)        0.167   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_dout<26>
    IN_FIFO_X1Y10.WRCLK  Tiffdck_WRC (-Th)    -0.034   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      0.343ns (0.176ns logic, 0.167ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clkdiv"
        TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.874ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 2.126ns (470.367MHz) (Tiffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
  Location pin: IN_FIFO_X1Y10.WRCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.000ns
  Low pulse: 1.500ns
  Low pulse limit: 0.914ns (Tiffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
  Location pin: IN_FIFO_X1Y10.WRCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.000ns
  High pulse: 1.500ns
  High pulse limit: 0.914ns (Tiffpwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
  Location pin: IN_FIFO_X1Y10.WRCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y134.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y126.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y136.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y128.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y130.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y127.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y129.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y133.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr
_byte_lane_D_iserdes_clk         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_b
yte_lane_D_iserdes_clk"         TS_mig_DDR3_0_freq_refclk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.070ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clk
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clk"
        TS_mig_DDR3_0_freq_refclk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y147.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y147.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y141.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y141.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y145.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y145.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y146.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y146.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y138.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y138.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y148.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y148.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y140.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y140.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y142.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y142.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr
_byte_lane_D_iserdes_clkdiv         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_b
yte_lane_D_iserdes_clkdiv"         TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 32 paths analyzed, 32 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.126ns.
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (IN_FIFO_X1Y11.D13), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.485ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (RAM)
  Requirement:          3.000ns
  Data Path Delay:      1.112ns (Levels of Logic = 0)
  Clock Path Skew:      -0.352ns (0.000 - 0.352)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 1.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y138.Q1     Tiscko_Q              0.326   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y11.D13    net (fanout=1)        0.317   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_dout<7>
    IN_FIFO_X1Y11.WRCLK  Tiffckd_WRC           0.469   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      1.112ns (0.795ns logic, 0.317ns route)
                                                       (71.5% logic, 28.5% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (IN_FIFO_X1Y11.D12), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.487ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (RAM)
  Requirement:          3.000ns
  Data Path Delay:      1.110ns (Levels of Logic = 0)
  Clock Path Skew:      -0.352ns (0.000 - 0.352)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 1.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y138.Q2     Tiscko_Q              0.326   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y11.D12    net (fanout=1)        0.315   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_dout<6>
    IN_FIFO_X1Y11.WRCLK  Tiffckd_WRC           0.469   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      1.110ns (0.795ns logic, 0.315ns route)
                                                       (71.6% logic, 28.4% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (IN_FIFO_X1Y11.D10), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.491ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (RAM)
  Requirement:          3.000ns
  Data Path Delay:      1.106ns (Levels of Logic = 0)
  Clock Path Skew:      -0.352ns (0.000 - 0.352)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 1.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y138.Q4     Tiscko_Q              0.326   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y11.D10    net (fanout=1)        0.311   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_dout<4>
    IN_FIFO_X1Y11.WRCLK  Tiffckd_WRC           0.469   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      1.106ns (0.795ns logic, 0.311ns route)
                                                       (71.9% logic, 28.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clkdiv"
        TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (IN_FIFO_X1Y11.D60), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.521ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.341ns (Levels of Logic = 0)
  Clock Path Skew:      -0.180ns (0.000 - 0.180)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 4.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y145.Q4     Tiscko_Q              0.142   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y11.D60    net (fanout=1)        0.165   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_dout<24>
    IN_FIFO_X1Y11.WRCLK  Tiffdck_WRC (-Th)    -0.034   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      0.341ns (0.176ns logic, 0.165ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (IN_FIFO_X1Y11.D61), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.521ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.341ns (Levels of Logic = 0)
  Clock Path Skew:      -0.180ns (0.000 - 0.180)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 4.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y145.Q3     Tiscko_Q              0.142   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y11.D61    net (fanout=1)        0.165   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_dout<25>
    IN_FIFO_X1Y11.WRCLK  Tiffdck_WRC (-Th)    -0.034   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      0.341ns (0.176ns logic, 0.165ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (IN_FIFO_X1Y11.D62), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.523ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.343ns (Levels of Logic = 0)
  Clock Path Skew:      -0.180ns (0.000 - 0.180)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 4.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y145.Q2     Tiscko_Q              0.142   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y11.D62    net (fanout=1)        0.167   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_dout<26>
    IN_FIFO_X1Y11.WRCLK  Tiffdck_WRC (-Th)    -0.034   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      0.343ns (0.176ns logic, 0.167ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clkdiv"
        TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.874ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 2.126ns (470.367MHz) (Tiffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
  Location pin: IN_FIFO_X1Y11.WRCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.000ns
  Low pulse: 1.500ns
  Low pulse limit: 0.914ns (Tiffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
  Location pin: IN_FIFO_X1Y11.WRCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.000ns
  High pulse: 1.500ns
  High pulse limit: 0.914ns (Tiffpwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
  Location pin: IN_FIFO_X1Y11.WRCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y147.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y141.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y145.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y146.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y138.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y148.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y140.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y142.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr
_byte_lane_A_iserdes_clk         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_b
yte_lane_A_iserdes_clk"         TS_mig_DDR3_0_freq_refclk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.070ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clk
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clk"
        TS_mig_DDR3_0_freq_refclk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y1.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y1.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y3.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y3.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y5.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y5.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y9.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y9.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y10.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y10.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y2.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y2.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y12.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y12.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y4.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y4.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr
_byte_lane_A_iserdes_clkdiv         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_b
yte_lane_A_iserdes_clkdiv"         TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 32 paths analyzed, 32 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.126ns.
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo (IN_FIFO_X1Y0.D13), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.479ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo (RAM)
  Requirement:          3.000ns
  Data Path Delay:      1.112ns (Levels of Logic = 0)
  Clock Path Skew:      -0.358ns (0.000 - 0.358)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv rising at 1.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y2.Q1       Tiscko_Q              0.326   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y0.D13     net (fanout=1)        0.317   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_dout<7>
    IN_FIFO_X1Y0.WRCLK   Tiffckd_WRC           0.469   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      1.112ns (0.795ns logic, 0.317ns route)
                                                       (71.5% logic, 28.5% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo (IN_FIFO_X1Y0.D12), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.481ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo (RAM)
  Requirement:          3.000ns
  Data Path Delay:      1.110ns (Levels of Logic = 0)
  Clock Path Skew:      -0.358ns (0.000 - 0.358)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv rising at 1.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y2.Q2       Tiscko_Q              0.326   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y0.D12     net (fanout=1)        0.315   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_dout<6>
    IN_FIFO_X1Y0.WRCLK   Tiffckd_WRC           0.469   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      1.110ns (0.795ns logic, 0.315ns route)
                                                       (71.6% logic, 28.4% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo (IN_FIFO_X1Y0.D10), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.485ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo (RAM)
  Requirement:          3.000ns
  Data Path Delay:      1.106ns (Levels of Logic = 0)
  Clock Path Skew:      -0.358ns (0.000 - 0.358)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv rising at 1.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y2.Q4       Tiscko_Q              0.326   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y0.D10     net (fanout=1)        0.311   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_dout<4>
    IN_FIFO_X1Y0.WRCLK   Tiffckd_WRC           0.469   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      1.106ns (0.795ns logic, 0.311ns route)
                                                       (71.9% logic, 28.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clkdiv"
        TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo (IN_FIFO_X1Y0.D60), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.523ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.341ns (Levels of Logic = 0)
  Clock Path Skew:      -0.182ns (0.000 - 0.182)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv rising at 4.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y9.Q4       Tiscko_Q              0.142   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y0.D60     net (fanout=1)        0.165   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_dout<24>
    IN_FIFO_X1Y0.WRCLK   Tiffdck_WRC (-Th)    -0.034   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      0.341ns (0.176ns logic, 0.165ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo (IN_FIFO_X1Y0.D61), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.523ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.341ns (Levels of Logic = 0)
  Clock Path Skew:      -0.182ns (0.000 - 0.182)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv rising at 4.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y9.Q3       Tiscko_Q              0.142   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y0.D61     net (fanout=1)        0.165   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_dout<25>
    IN_FIFO_X1Y0.WRCLK   Tiffdck_WRC (-Th)    -0.034   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      0.341ns (0.176ns logic, 0.165ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo (IN_FIFO_X1Y0.D62), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.525ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.343ns (Levels of Logic = 0)
  Clock Path Skew:      -0.182ns (0.000 - 0.182)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv rising at 4.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y9.Q2       Tiscko_Q              0.142   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y0.D62     net (fanout=1)        0.167   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_dout<26>
    IN_FIFO_X1Y0.WRCLK   Tiffdck_WRC (-Th)    -0.034   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      0.343ns (0.176ns logic, 0.167ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clkdiv"
        TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.874ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 2.126ns (470.367MHz) (Tiffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
  Location pin: IN_FIFO_X1Y0.WRCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.000ns
  Low pulse: 1.500ns
  Low pulse limit: 0.914ns (Tiffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
  Location pin: IN_FIFO_X1Y0.WRCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.000ns
  High pulse: 1.500ns
  High pulse limit: 0.914ns (Tiffpwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
  Location pin: IN_FIFO_X1Y0.WRCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y1.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y3.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y5.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y9.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y10.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y2.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y12.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y4.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr
_byte_lane_B_iserdes_clk         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_b
yte_lane_B_iserdes_clk"         TS_mig_DDR3_0_freq_refclk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.070ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clk
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clk"
        TS_mig_DDR3_0_freq_refclk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y14.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y14.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y24.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y24.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y16.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y16.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y18.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y18.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y15.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y15.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y17.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y17.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y21.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y21.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y22.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y22.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr
_byte_lane_B_iserdes_clkdiv         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_b
yte_lane_B_iserdes_clkdiv"         TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 32 paths analyzed, 32 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.126ns.
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo (IN_FIFO_X1Y1.D51), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.486ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo (RAM)
  Requirement:          3.000ns
  Data Path Delay:      1.121ns (Levels of Logic = 0)
  Clock Path Skew:      -0.342ns (0.000 - 0.342)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv rising at 1.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y18.Q3      Tiscko_Q              0.326   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y1.D51     net (fanout=1)        0.412   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_dout<21>
    IN_FIFO_X1Y1.WRCLK   Tiffckd_WRC           0.383   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      1.121ns (0.709ns logic, 0.412ns route)
                                                       (63.2% logic, 36.8% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo (IN_FIFO_X1Y1.D13), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.493ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo (RAM)
  Requirement:          3.000ns
  Data Path Delay:      1.112ns (Levels of Logic = 0)
  Clock Path Skew:      -0.344ns (0.000 - 0.344)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv rising at 1.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y14.Q1      Tiscko_Q              0.326   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y1.D13     net (fanout=1)        0.317   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_dout<7>
    IN_FIFO_X1Y1.WRCLK   Tiffckd_WRC           0.469   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      1.112ns (0.795ns logic, 0.317ns route)
                                                       (71.5% logic, 28.5% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo (IN_FIFO_X1Y1.D12), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.495ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo (RAM)
  Requirement:          3.000ns
  Data Path Delay:      1.110ns (Levels of Logic = 0)
  Clock Path Skew:      -0.344ns (0.000 - 0.344)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv rising at 1.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y14.Q2      Tiscko_Q              0.326   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y1.D12     net (fanout=1)        0.315   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_dout<6>
    IN_FIFO_X1Y1.WRCLK   Tiffckd_WRC           0.469   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      1.110ns (0.795ns logic, 0.315ns route)
                                                       (71.6% logic, 28.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clkdiv"
        TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo (IN_FIFO_X1Y1.D60), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.518ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.341ns (Levels of Logic = 0)
  Clock Path Skew:      -0.177ns (0.000 - 0.177)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv rising at 4.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y21.Q4      Tiscko_Q              0.142   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y1.D60     net (fanout=1)        0.165   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_dout<24>
    IN_FIFO_X1Y1.WRCLK   Tiffdck_WRC (-Th)    -0.034   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      0.341ns (0.176ns logic, 0.165ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo (IN_FIFO_X1Y1.D61), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.518ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.341ns (Levels of Logic = 0)
  Clock Path Skew:      -0.177ns (0.000 - 0.177)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv rising at 4.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y21.Q3      Tiscko_Q              0.142   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y1.D61     net (fanout=1)        0.165   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_dout<25>
    IN_FIFO_X1Y1.WRCLK   Tiffdck_WRC (-Th)    -0.034   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      0.341ns (0.176ns logic, 0.165ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo (IN_FIFO_X1Y1.D62), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.520ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.343ns (Levels of Logic = 0)
  Clock Path Skew:      -0.177ns (0.000 - 0.177)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv rising at 4.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y21.Q2      Tiscko_Q              0.142   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y1.D62     net (fanout=1)        0.167   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_dout<26>
    IN_FIFO_X1Y1.WRCLK   Tiffdck_WRC (-Th)    -0.034   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      0.343ns (0.176ns logic, 0.167ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clkdiv"
        TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.874ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 2.126ns (470.367MHz) (Tiffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
  Location pin: IN_FIFO_X1Y1.WRCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.000ns
  Low pulse: 1.500ns
  Low pulse limit: 0.914ns (Tiffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
  Location pin: IN_FIFO_X1Y1.WRCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.000ns
  High pulse: 1.500ns
  High pulse limit: 0.914ns (Tiffpwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
  Location pin: IN_FIFO_X1Y1.WRCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y14.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y24.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y16.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y18.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y15.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y17.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y21.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y22.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr
_byte_lane_C_iserdes_clk         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_b
yte_lane_C_iserdes_clk"         TS_mig_DDR3_0_freq_refclk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.070ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clk
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clk"
        TS_mig_DDR3_0_freq_refclk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y35.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y35.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y29.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y29.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y33.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y33.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y34.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y34.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y26.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y26.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y36.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y36.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y30.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y30.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y27.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y27.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr
_byte_lane_C_iserdes_clkdiv         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_b
yte_lane_C_iserdes_clkdiv"         TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 32 paths analyzed, 32 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.126ns.
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (IN_FIFO_X1Y2.D13), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.498ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (RAM)
  Requirement:          3.000ns
  Data Path Delay:      1.112ns (Levels of Logic = 0)
  Clock Path Skew:      -0.339ns (0.000 - 0.339)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 1.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y26.Q1      Tiscko_Q              0.326   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y2.D13     net (fanout=1)        0.317   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_dout<7>
    IN_FIFO_X1Y2.WRCLK   Tiffckd_WRC           0.469   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      1.112ns (0.795ns logic, 0.317ns route)
                                                       (71.5% logic, 28.5% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (IN_FIFO_X1Y2.D12), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.500ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (RAM)
  Requirement:          3.000ns
  Data Path Delay:      1.110ns (Levels of Logic = 0)
  Clock Path Skew:      -0.339ns (0.000 - 0.339)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 1.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y26.Q2      Tiscko_Q              0.326   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y2.D12     net (fanout=1)        0.315   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_dout<6>
    IN_FIFO_X1Y2.WRCLK   Tiffckd_WRC           0.469   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      1.110ns (0.795ns logic, 0.315ns route)
                                                       (71.6% logic, 28.4% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (IN_FIFO_X1Y2.D10), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.504ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (RAM)
  Requirement:          3.000ns
  Data Path Delay:      1.106ns (Levels of Logic = 0)
  Clock Path Skew:      -0.339ns (0.000 - 0.339)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 1.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y26.Q4      Tiscko_Q              0.326   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y2.D10     net (fanout=1)        0.311   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_dout<4>
    IN_FIFO_X1Y2.WRCLK   Tiffckd_WRC           0.469   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      1.106ns (0.795ns logic, 0.311ns route)
                                                       (71.9% logic, 28.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clkdiv"
        TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (IN_FIFO_X1Y2.D60), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.515ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.341ns (Levels of Logic = 0)
  Clock Path Skew:      -0.174ns (0.000 - 0.174)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 4.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y33.Q4      Tiscko_Q              0.142   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y2.D60     net (fanout=1)        0.165   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_dout<24>
    IN_FIFO_X1Y2.WRCLK   Tiffdck_WRC (-Th)    -0.034   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      0.341ns (0.176ns logic, 0.165ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (IN_FIFO_X1Y2.D61), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.515ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.341ns (Levels of Logic = 0)
  Clock Path Skew:      -0.174ns (0.000 - 0.174)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 4.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y33.Q3      Tiscko_Q              0.142   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y2.D61     net (fanout=1)        0.165   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_dout<25>
    IN_FIFO_X1Y2.WRCLK   Tiffdck_WRC (-Th)    -0.034   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      0.341ns (0.176ns logic, 0.165ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (IN_FIFO_X1Y2.D62), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.517ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.343ns (Levels of Logic = 0)
  Clock Path Skew:      -0.174ns (0.000 - 0.174)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 4.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y33.Q2      Tiscko_Q              0.142   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y2.D62     net (fanout=1)        0.167   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_dout<26>
    IN_FIFO_X1Y2.WRCLK   Tiffdck_WRC (-Th)    -0.034   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      0.343ns (0.176ns logic, 0.167ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clkdiv"
        TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.874ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 2.126ns (470.367MHz) (Tiffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
  Location pin: IN_FIFO_X1Y2.WRCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.000ns
  Low pulse: 1.500ns
  Low pulse limit: 0.914ns (Tiffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
  Location pin: IN_FIFO_X1Y2.WRCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.000ns
  High pulse: 1.500ns
  High pulse limit: 0.914ns (Tiffpwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
  Location pin: IN_FIFO_X1Y2.WRCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y35.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y29.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y33.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y34.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y26.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y36.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y30.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y27.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr
_byte_lane_D_iserdes_clk         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_b
yte_lane_D_iserdes_clk"         TS_mig_DDR3_0_freq_refclk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.070ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clk
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clk"
        TS_mig_DDR3_0_freq_refclk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y40.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y40.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y42.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y42.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y39.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y39.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y47.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y47.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y45.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y45.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y46.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y46.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y38.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y38.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y48.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y48.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr
_byte_lane_D_iserdes_clkdiv         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_b
yte_lane_D_iserdes_clkdiv"         TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 32 paths analyzed, 32 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.126ns.
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (IN_FIFO_X1Y3.D13), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.485ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (RAM)
  Requirement:          3.000ns
  Data Path Delay:      1.112ns (Levels of Logic = 0)
  Clock Path Skew:      -0.352ns (0.000 - 0.352)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 1.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y38.Q1      Tiscko_Q              0.326   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y3.D13     net (fanout=1)        0.317   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_dout<7>
    IN_FIFO_X1Y3.WRCLK   Tiffckd_WRC           0.469   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      1.112ns (0.795ns logic, 0.317ns route)
                                                       (71.5% logic, 28.5% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (IN_FIFO_X1Y3.D12), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.487ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (RAM)
  Requirement:          3.000ns
  Data Path Delay:      1.110ns (Levels of Logic = 0)
  Clock Path Skew:      -0.352ns (0.000 - 0.352)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 1.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y38.Q2      Tiscko_Q              0.326   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y3.D12     net (fanout=1)        0.315   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_dout<6>
    IN_FIFO_X1Y3.WRCLK   Tiffckd_WRC           0.469   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      1.110ns (0.795ns logic, 0.315ns route)
                                                       (71.6% logic, 28.4% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (IN_FIFO_X1Y3.D10), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.491ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (RAM)
  Requirement:          3.000ns
  Data Path Delay:      1.106ns (Levels of Logic = 0)
  Clock Path Skew:      -0.352ns (0.000 - 0.352)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 1.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y38.Q4      Tiscko_Q              0.326   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y3.D10     net (fanout=1)        0.311   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_dout<4>
    IN_FIFO_X1Y3.WRCLK   Tiffckd_WRC           0.469   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      1.106ns (0.795ns logic, 0.311ns route)
                                                       (71.9% logic, 28.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clkdiv"
        TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (IN_FIFO_X1Y3.D60), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.521ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.341ns (Levels of Logic = 0)
  Clock Path Skew:      -0.180ns (0.000 - 0.180)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 4.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y45.Q4      Tiscko_Q              0.142   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y3.D60     net (fanout=1)        0.165   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_dout<24>
    IN_FIFO_X1Y3.WRCLK   Tiffdck_WRC (-Th)    -0.034   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      0.341ns (0.176ns logic, 0.165ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (IN_FIFO_X1Y3.D61), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.521ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.341ns (Levels of Logic = 0)
  Clock Path Skew:      -0.180ns (0.000 - 0.180)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 4.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y45.Q3      Tiscko_Q              0.142   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y3.D61     net (fanout=1)        0.165   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_dout<25>
    IN_FIFO_X1Y3.WRCLK   Tiffdck_WRC (-Th)    -0.034   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      0.341ns (0.176ns logic, 0.165ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (IN_FIFO_X1Y3.D62), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.523ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.343ns (Levels of Logic = 0)
  Clock Path Skew:      -0.180ns (0.000 - 0.180)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 4.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y45.Q2      Tiscko_Q              0.142   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y3.D62     net (fanout=1)        0.167   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_dout<26>
    IN_FIFO_X1Y3.WRCLK   Tiffdck_WRC (-Th)    -0.034   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      0.343ns (0.176ns logic, 0.167ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clkdiv"
        TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.874ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 2.126ns (470.367MHz) (Tiffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
  Location pin: IN_FIFO_X1Y3.WRCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.000ns
  Low pulse: 1.500ns
  Low pulse limit: 0.914ns (Tiffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
  Location pin: IN_FIFO_X1Y3.WRCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.000ns
  High pulse: 1.500ns
  High pulse limit: 0.914ns (Tiffpwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
  Location pin: IN_FIFO_X1Y3.WRCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y40.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y42.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y39.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y47.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y45.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y46.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y38.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y48.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr
_byte_lane_A_oserdes_clk         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_b
yte_lane_A_oserdes_clk"         TS_mig_DDR3_0_mem_refclk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.070ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clk
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clk"
        TS_mig_DDR3_0_mem_refclk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y103.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y104.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y110.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y101.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y105.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK
  Location pin: OLOGIC_X1Y107.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y112.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y102.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y106.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y109.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr
_byte_lane_A_oserdes_clkdiv         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_b
yte_lane_A_oserdes_clkdiv"         TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 36 paths analyzed, 36 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.126ns.
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y109.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          3.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.299ns (0.299 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y8.Q60    Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
    OLOGIC_X1Y109.D1     net (fanout=1)        0.286   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_q6<0>
    OLOGIC_X1Y109.CLKDIV Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y105.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.017ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          3.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.300ns (0.300 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y8.Q40    Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
    OLOGIC_X1Y105.D1     net (fanout=1)        0.286   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_q4<0>
    OLOGIC_X1Y105.CLKDIV Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y106.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.017ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          3.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.300ns (0.300 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y8.Q50    Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
    OLOGIC_X1Y106.D1     net (fanout=1)        0.286   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_q5<0>
    OLOGIC_X1Y106.CLKDIV Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clkdiv"
        TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y103.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.064ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.264ns (Levels of Logic = 0)
  Clock Path Skew:      0.200ns (0.200 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv rising at 3.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y8.Q22    Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
    OLOGIC_X1Y103.D3     net (fanout=1)        0.135   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_q2<2>
    OLOGIC_X1Y103.CLKDIV Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.264ns (0.129ns logic, 0.135ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y103.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.065ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.200ns (0.200 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv rising at 3.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y8.Q20    Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
    OLOGIC_X1Y103.D1     net (fanout=1)        0.136   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_q2<0>
    OLOGIC_X1Y103.CLKDIV Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.129ns logic, 0.136ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y103.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.065ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.200ns (0.200 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv rising at 3.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y8.Q21    Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
    OLOGIC_X1Y103.D2     net (fanout=1)        0.136   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_q2<1>
    OLOGIC_X1Y103.CLKDIV Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.129ns logic, 0.136ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clkdiv"
        TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.874ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 2.126ns (470.367MHz) (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y8.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.000ns
  Low pulse: 1.500ns
  Low pulse limit: 0.914ns (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y8.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.000ns
  High pulse: 1.500ns
  High pulse limit: 0.914ns (Toffpwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y8.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y103.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y104.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y110.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y101.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y105.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
  Location pin: OLOGIC_X1Y107.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y112.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y102.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y106.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y109.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr
_byte_lane_B_oserdes_clk         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_b
yte_lane_B_oserdes_clk"         TS_mig_DDR3_0_mem_refclk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.070ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clk
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clk"
        TS_mig_DDR3_0_mem_refclk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y116.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y122.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK
  Location pin: OLOGIC_X1Y119.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y123.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y117.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y118.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y124.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y114.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y121.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y115.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr
_byte_lane_B_oserdes_clkdiv         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_b
yte_lane_B_oserdes_clkdiv"         TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 36 paths analyzed, 36 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.126ns.
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y121.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.006ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          3.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.289ns (0.289 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y9.Q60    Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
    OLOGIC_X1Y121.D1     net (fanout=1)        0.286   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q6<0>
    OLOGIC_X1Y121.CLKDIV Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y117.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          3.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.290ns (0.290 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y9.Q40    Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
    OLOGIC_X1Y117.D1     net (fanout=1)        0.286   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q4<0>
    OLOGIC_X1Y117.CLKDIV Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y118.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          3.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.290ns (0.290 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y9.Q50    Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
    OLOGIC_X1Y118.D1     net (fanout=1)        0.286   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q5<0>
    OLOGIC_X1Y118.CLKDIV Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv"
        TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y115.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.068ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.264ns (Levels of Logic = 0)
  Clock Path Skew:      0.196ns (0.196 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 3.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y9.Q22    Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
    OLOGIC_X1Y115.D3     net (fanout=1)        0.135   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q2<2>
    OLOGIC_X1Y115.CLKDIV Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.264ns (0.129ns logic, 0.135ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y115.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.069ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.196ns (0.196 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 3.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y9.Q20    Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
    OLOGIC_X1Y115.D1     net (fanout=1)        0.136   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q2<0>
    OLOGIC_X1Y115.CLKDIV Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.129ns logic, 0.136ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y115.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.069ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.196ns (0.196 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 3.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y9.Q21    Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
    OLOGIC_X1Y115.D2     net (fanout=1)        0.136   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q2<1>
    OLOGIC_X1Y115.CLKDIV Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.129ns logic, 0.136ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv"
        TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.874ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 2.126ns (470.367MHz) (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y9.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.000ns
  Low pulse: 1.500ns
  Low pulse limit: 0.914ns (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y9.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.000ns
  High pulse: 1.500ns
  High pulse limit: 0.914ns (Toffpwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y9.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y116.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y122.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
  Location pin: OLOGIC_X1Y119.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y123.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y117.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y118.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y124.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y114.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y121.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y115.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr
_byte_lane_C_oserdes_clk         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_b
yte_lane_C_oserdes_clk"         TS_mig_DDR3_0_mem_refclk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.070ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clk
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clk"
        TS_mig_DDR3_0_mem_refclk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK
  Location pin: OLOGIC_X1Y131.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y129.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y135.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y136.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y126.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y130.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y133.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y127.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y128.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y134.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr
_byte_lane_C_oserdes_clkdiv         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_b
yte_lane_C_oserdes_clkdiv"         TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 36 paths analyzed, 36 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.126ns.
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y133.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          3.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.294ns (0.294 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y10.Q60   Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
    OLOGIC_X1Y133.D1     net (fanout=1)        0.286   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q6<0>
    OLOGIC_X1Y133.CLKDIV Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y129.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.012ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          3.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.295ns (0.295 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y10.Q40   Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
    OLOGIC_X1Y129.D1     net (fanout=1)        0.286   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q4<0>
    OLOGIC_X1Y129.CLKDIV Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y130.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.012ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          3.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.295ns (0.295 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y10.Q50   Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
    OLOGIC_X1Y130.D1     net (fanout=1)        0.286   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q5<0>
    OLOGIC_X1Y130.CLKDIV Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv"
        TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y127.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.066ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.264ns (Levels of Logic = 0)
  Clock Path Skew:      0.198ns (0.198 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 3.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y10.Q22   Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
    OLOGIC_X1Y127.D3     net (fanout=1)        0.135   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q2<2>
    OLOGIC_X1Y127.CLKDIV Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.264ns (0.129ns logic, 0.135ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y127.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.067ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.198ns (0.198 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 3.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y10.Q20   Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
    OLOGIC_X1Y127.D1     net (fanout=1)        0.136   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q2<0>
    OLOGIC_X1Y127.CLKDIV Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.129ns logic, 0.136ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y127.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.067ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.198ns (0.198 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 3.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y10.Q21   Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
    OLOGIC_X1Y127.D2     net (fanout=1)        0.136   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q2<1>
    OLOGIC_X1Y127.CLKDIV Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.129ns logic, 0.136ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv"
        TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.874ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 2.126ns (470.367MHz) (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y10.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.000ns
  Low pulse: 1.500ns
  Low pulse limit: 0.914ns (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y10.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.000ns
  High pulse: 1.500ns
  High pulse limit: 0.914ns (Toffpwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y10.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
  Location pin: OLOGIC_X1Y131.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y129.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y135.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y136.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y126.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y130.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y133.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y127.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y128.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y134.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr
_byte_lane_D_oserdes_clk         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_b
yte_lane_D_oserdes_clk"         TS_mig_DDR3_0_mem_refclk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.070ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clk
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clk"
        TS_mig_DDR3_0_mem_refclk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y140.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y146.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y147.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK
  Location pin: OLOGIC_X1Y143.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y141.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y142.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y148.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y138.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y145.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y139.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr
_byte_lane_D_oserdes_clkdiv         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_b
yte_lane_D_oserdes_clkdiv"         TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 36 paths analyzed, 36 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.126ns.
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y145.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          3.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.307ns (0.307 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y11.Q60   Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    OLOGIC_X1Y145.D1     net (fanout=1)        0.286   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q6<0>
    OLOGIC_X1Y145.CLKDIV Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y141.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.025ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          3.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.308ns (0.308 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y11.Q40   Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    OLOGIC_X1Y141.D1     net (fanout=1)        0.286   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q4<0>
    OLOGIC_X1Y141.CLKDIV Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y142.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.025ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          3.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.308ns (0.308 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y11.Q50   Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    OLOGIC_X1Y142.D1     net (fanout=1)        0.286   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q5<0>
    OLOGIC_X1Y142.CLKDIV Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv"
        TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y139.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.058ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.264ns (Levels of Logic = 0)
  Clock Path Skew:      0.206ns (0.206 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 3.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y11.Q22   Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    OLOGIC_X1Y139.D3     net (fanout=1)        0.135   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q2<2>
    OLOGIC_X1Y139.CLKDIV Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.264ns (0.129ns logic, 0.135ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y139.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.059ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.206ns (0.206 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 3.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y11.Q20   Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    OLOGIC_X1Y139.D1     net (fanout=1)        0.136   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q2<0>
    OLOGIC_X1Y139.CLKDIV Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.129ns logic, 0.136ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y139.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.059ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.206ns (0.206 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 3.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y11.Q21   Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    OLOGIC_X1Y139.D2     net (fanout=1)        0.136   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q2<1>
    OLOGIC_X1Y139.CLKDIV Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.129ns logic, 0.136ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv"
        TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.874ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 2.126ns (470.367MHz) (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y11.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.000ns
  Low pulse: 1.500ns
  Low pulse limit: 0.914ns (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y11.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.000ns
  High pulse: 1.500ns
  High pulse limit: 0.914ns (Toffpwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y11.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y140.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y146.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y147.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
  Location pin: OLOGIC_X1Y143.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y141.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y142.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y148.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y138.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y145.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y139.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr
_byte_lane_D_oserdes_clk         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_b
yte_lane_D_oserdes_clk"         TS_mig_DDR3_0_mem_refclk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.070ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clk
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clk"
        TS_mig_DDR3_0_mem_refclk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tockper)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_ck_out_q<0>/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck/CK
  Location pin: OLOGIC_X1Y94.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y90.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y96.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y89.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y95.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y92.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y98.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y88.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y87.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y91.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y97.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr
_byte_lane_D_oserdes_clkdiv         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_b
yte_lane_D_oserdes_clkdiv"         TS_mig_DDR3_0_mem_refclk * 4 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 40 paths analyzed, 40 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.126ns.
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y95.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i (FF)
  Requirement:          6.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.307ns (0.307 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 6.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y7.Q60    Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    OLOGIC_X1Y95.D1      net (fanout=1)        0.286   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q6<0>
    OLOGIC_X1Y95.CLKDIV  Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y92.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.025ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i (FF)
  Requirement:          6.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.308ns (0.308 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 6.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y7.Q50    Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    OLOGIC_X1Y92.D1      net (fanout=1)        0.286   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q5<0>
    OLOGIC_X1Y92.CLKDIV  Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y91.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.025ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i (FF)
  Requirement:          6.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.308ns (0.308 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 6.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y7.Q40    Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    OLOGIC_X1Y91.D1      net (fanout=1)        0.286   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q4<0>
    OLOGIC_X1Y91.CLKDIV  Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv"
        TS_mig_DDR3_0_mem_refclk * 4 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y89.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.058ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.264ns (Levels of Logic = 0)
  Clock Path Skew:      0.206ns (0.206 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 6.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 6.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y7.Q22    Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    OLOGIC_X1Y89.D3      net (fanout=1)        0.135   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q2<2>
    OLOGIC_X1Y89.CLKDIV  Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.264ns (0.129ns logic, 0.135ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y89.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.059ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.206ns (0.206 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 6.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 6.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y7.Q20    Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    OLOGIC_X1Y89.D1      net (fanout=1)        0.136   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q2<0>
    OLOGIC_X1Y89.CLKDIV  Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.129ns logic, 0.136ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y89.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.059ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.206ns (0.206 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 6.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 6.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y7.Q21    Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    OLOGIC_X1Y89.D2      net (fanout=1)        0.136   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q2<1>
    OLOGIC_X1Y89.CLKDIV  Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.129ns logic, 0.136ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv"
        TS_mig_DDR3_0_mem_refclk * 4 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.874ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.126ns (470.367MHz) (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y7.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.172ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.000ns
  Low pulse: 3.000ns
  Low pulse limit: 0.914ns (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y7.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.172ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.000ns
  High pulse: 3.000ns
  High pulse limit: 0.914ns (Toffpwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y7.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.751ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y90.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.751ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y96.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.751ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y89.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.751ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y95.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.751ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y92.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.751ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y98.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.751ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y88.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.751ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y87.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.751ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y91.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.751ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y97.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr
_byte_lane_C_oserdes_clk         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_b
yte_lane_C_oserdes_clk"         TS_mig_DDR3_0_mem_refclk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.070ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clk
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clk"
        TS_mig_DDR3_0_mem_refclk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y79.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y85.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y84.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y78.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y81.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y83.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y77.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y80.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y82.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y86.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y76.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y75.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr
_byte_lane_C_oserdes_clkdiv         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_b
yte_lane_C_oserdes_clkdiv"         TS_mig_DDR3_0_mem_refclk * 4 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 48 paths analyzed, 48 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.126ns.
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y75.D2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i (FF)
  Requirement:          6.000ns
  Data Path Delay:      1.238ns (Levels of Logic = 0)
  Clock Path Skew:      0.296ns (0.296 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 6.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y6.Q01    Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
    OLOGIC_X1Y75.D2      net (fanout=1)        0.292   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q0<1>
    OLOGIC_X1Y75.CLKDIV  Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.238ns (0.946ns logic, 0.292ns route)
                                                       (76.4% logic, 23.6% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y81.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i (FF)
  Requirement:          6.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.294ns (0.294 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 6.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y6.Q54    Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
    OLOGIC_X1Y81.D1      net (fanout=1)        0.286   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q5<4>
    OLOGIC_X1Y81.CLKDIV  Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y83.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i (FF)
  Requirement:          6.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.294ns (0.294 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 6.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y6.Q60    Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
    OLOGIC_X1Y83.D1      net (fanout=1)        0.286   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q6<0>
    OLOGIC_X1Y83.CLKDIV  Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv"
        TS_mig_DDR3_0_mem_refclk * 4 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y77.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.066ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.264ns (Levels of Logic = 0)
  Clock Path Skew:      0.198ns (0.198 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 6.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 6.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y6.Q22    Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
    OLOGIC_X1Y77.D3      net (fanout=1)        0.135   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q2<2>
    OLOGIC_X1Y77.CLKDIV  Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.264ns (0.129ns logic, 0.135ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y77.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.067ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.198ns (0.198 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 6.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 6.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y6.Q20    Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
    OLOGIC_X1Y77.D1      net (fanout=1)        0.136   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q2<0>
    OLOGIC_X1Y77.CLKDIV  Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.129ns logic, 0.136ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y77.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.067ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.198ns (0.198 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 6.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 6.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y6.Q21    Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
    OLOGIC_X1Y77.D2      net (fanout=1)        0.136   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q2<1>
    OLOGIC_X1Y77.CLKDIV  Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.129ns logic, 0.136ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv"
        TS_mig_DDR3_0_mem_refclk * 4 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.874ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.126ns (470.367MHz) (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y6.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.172ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.000ns
  Low pulse: 3.000ns
  Low pulse limit: 0.914ns (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y6.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.172ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.000ns
  High pulse: 3.000ns
  High pulse limit: 0.914ns (Toffpwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y6.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.751ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y79.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.751ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y85.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.751ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y84.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.751ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y78.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.751ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y81.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.751ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y83.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.751ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y77.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.751ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y80.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.751ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y82.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.751ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y86.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.751ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y76.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.751ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y75.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr
_byte_lane_B_oserdes_clk         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_b
yte_lane_B_oserdes_clk"         TS_mig_DDR3_0_mem_refclk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.070ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clk
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clk"
        TS_mig_DDR3_0_mem_refclk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tockper)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_ck_out_q<1>/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_ck_gen_loop[1].ddr_ck_gen.ddr_ck/CK
  Location pin: OLOGIC_X1Y70.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y67.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y73.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y66.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y65.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y68.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y74.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr
_byte_lane_B_oserdes_clkdiv         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_b
yte_lane_B_oserdes_clkdiv"         TS_mig_DDR3_0_mem_refclk * 4 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 24 paths analyzed, 24 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.126ns.
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y67.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i (FF)
  Requirement:          6.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.290ns (0.290 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 6.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y5.Q40    Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
    OLOGIC_X1Y67.D1      net (fanout=1)        0.286   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q4<0>
    OLOGIC_X1Y67.CLKDIV  Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y68.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i (FF)
  Requirement:          6.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.290ns (0.290 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 6.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y5.Q50    Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
    OLOGIC_X1Y68.D1      net (fanout=1)        0.286   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q5<0>
    OLOGIC_X1Y68.CLKDIV  Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y73.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.008ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i (FF)
  Requirement:          6.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.291ns (0.291 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 6.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y5.Q80    Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
    OLOGIC_X1Y73.D1      net (fanout=1)        0.286   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q8<0>
    OLOGIC_X1Y73.CLKDIV  Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv"
        TS_mig_DDR3_0_mem_refclk * 4 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y65.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.068ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.264ns (Levels of Logic = 0)
  Clock Path Skew:      0.196ns (0.196 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 6.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 6.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y5.Q22    Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
    OLOGIC_X1Y65.D3      net (fanout=1)        0.135   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q2<2>
    OLOGIC_X1Y65.CLKDIV  Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.264ns (0.129ns logic, 0.135ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y65.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.069ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.196ns (0.196 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 6.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 6.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y5.Q20    Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
    OLOGIC_X1Y65.D1      net (fanout=1)        0.136   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q2<0>
    OLOGIC_X1Y65.CLKDIV  Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.129ns logic, 0.136ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y65.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.069ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.196ns (0.196 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 6.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 6.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y5.Q21    Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
    OLOGIC_X1Y65.D2      net (fanout=1)        0.136   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q2<1>
    OLOGIC_X1Y65.CLKDIV  Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.129ns logic, 0.136ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv"
        TS_mig_DDR3_0_mem_refclk * 4 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.874ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.126ns (470.367MHz) (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y5.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.172ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.000ns
  Low pulse: 3.000ns
  Low pulse limit: 0.914ns (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y5.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.172ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.000ns
  High pulse: 3.000ns
  High pulse limit: 0.914ns (Toffpwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y5.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.751ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y67.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.751ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y73.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.751ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y66.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.751ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y65.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.751ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y68.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.751ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y74.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr
_byte_lane_A_oserdes_clk         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_b
yte_lane_A_oserdes_clk"         TS_mig_DDR3_0_mem_refclk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.070ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clk
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clk"
        TS_mig_DDR3_0_mem_refclk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y5.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y6.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y12.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y2.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y9.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y3.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y4.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y10.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK
  Location pin: OLOGIC_X1Y7.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y1.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr
_byte_lane_A_oserdes_clkdiv         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_b
yte_lane_A_oserdes_clkdiv"         TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 36 paths analyzed, 36 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.126ns.
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y5.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.006ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          3.000ns
  Data Path Delay:      1.243ns (Levels of Logic = 0)
  Clock Path Skew:      0.300ns (0.300 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y0.Q40    Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
    OLOGIC_X1Y5.D1       net (fanout=1)        0.297   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_q4<0>
    OLOGIC_X1Y5.CLKDIV   Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.243ns (0.946ns logic, 0.297ns route)
                                                       (76.1% logic, 23.9% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y9.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          3.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.299ns (0.299 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y0.Q60    Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
    OLOGIC_X1Y9.D1       net (fanout=1)        0.286   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_q6<0>
    OLOGIC_X1Y9.CLKDIV   Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y6.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.017ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          3.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.300ns (0.300 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y0.Q50    Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
    OLOGIC_X1Y6.D1       net (fanout=1)        0.286   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_q5<0>
    OLOGIC_X1Y6.CLKDIV   Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clkdiv"
        TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y3.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.064ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.264ns (Levels of Logic = 0)
  Clock Path Skew:      0.200ns (0.200 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv rising at 3.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y0.Q22    Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
    OLOGIC_X1Y3.D3       net (fanout=1)        0.135   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_q2<2>
    OLOGIC_X1Y3.CLKDIV   Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.264ns (0.129ns logic, 0.135ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y3.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.065ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.200ns (0.200 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv rising at 3.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y0.Q20    Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
    OLOGIC_X1Y3.D1       net (fanout=1)        0.136   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_q2<0>
    OLOGIC_X1Y3.CLKDIV   Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.129ns logic, 0.136ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y3.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.065ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.200ns (0.200 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv rising at 3.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y0.Q21    Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
    OLOGIC_X1Y3.D2       net (fanout=1)        0.136   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_q2<1>
    OLOGIC_X1Y3.CLKDIV   Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.129ns logic, 0.136ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clkdiv"
        TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.874ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 2.126ns (470.367MHz) (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y0.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.000ns
  Low pulse: 1.500ns
  Low pulse limit: 0.914ns (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y0.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.000ns
  High pulse: 1.500ns
  High pulse limit: 0.914ns (Toffpwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y0.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y5.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y6.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y12.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y2.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y9.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y3.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y4.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y10.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
  Location pin: OLOGIC_X1Y7.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y1.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr
_byte_lane_B_oserdes_clk         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_b
yte_lane_B_oserdes_clk"         TS_mig_DDR3_0_mem_refclk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.070ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clk
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clk"
        TS_mig_DDR3_0_mem_refclk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y22.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK
  Location pin: OLOGIC_X1Y19.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y23.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y17.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y18.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y24.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y14.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y21.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y15.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y16.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr
_byte_lane_B_oserdes_clkdiv         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_b
yte_lane_B_oserdes_clkdiv"         TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 36 paths analyzed, 36 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.126ns.
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y21.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.006ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          3.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.289ns (0.289 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y1.Q60    Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
    OLOGIC_X1Y21.D1      net (fanout=1)        0.286   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q6<0>
    OLOGIC_X1Y21.CLKDIV  Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y17.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          3.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.290ns (0.290 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y1.Q40    Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
    OLOGIC_X1Y17.D1      net (fanout=1)        0.286   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q4<0>
    OLOGIC_X1Y17.CLKDIV  Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y18.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          3.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.290ns (0.290 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y1.Q50    Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
    OLOGIC_X1Y18.D1      net (fanout=1)        0.286   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q5<0>
    OLOGIC_X1Y18.CLKDIV  Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv"
        TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y15.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.068ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.264ns (Levels of Logic = 0)
  Clock Path Skew:      0.196ns (0.196 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 3.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y1.Q22    Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
    OLOGIC_X1Y15.D3      net (fanout=1)        0.135   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q2<2>
    OLOGIC_X1Y15.CLKDIV  Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.264ns (0.129ns logic, 0.135ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y15.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.069ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.196ns (0.196 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 3.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y1.Q20    Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
    OLOGIC_X1Y15.D1      net (fanout=1)        0.136   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q2<0>
    OLOGIC_X1Y15.CLKDIV  Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.129ns logic, 0.136ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y15.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.069ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.196ns (0.196 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 3.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y1.Q21    Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
    OLOGIC_X1Y15.D2      net (fanout=1)        0.136   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q2<1>
    OLOGIC_X1Y15.CLKDIV  Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.129ns logic, 0.136ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv"
        TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.874ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 2.126ns (470.367MHz) (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y1.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.000ns
  Low pulse: 1.500ns
  Low pulse limit: 0.914ns (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y1.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.000ns
  High pulse: 1.500ns
  High pulse limit: 0.914ns (Toffpwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y1.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y22.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
  Location pin: OLOGIC_X1Y19.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y23.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y17.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y18.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y24.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y14.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y21.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y15.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y16.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr
_byte_lane_C_oserdes_clk         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_b
yte_lane_C_oserdes_clk"         TS_mig_DDR3_0_mem_refclk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.070ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clk
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clk"
        TS_mig_DDR3_0_mem_refclk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y27.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y28.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK
  Location pin: OLOGIC_X1Y31.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y34.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y35.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y29.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y30.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y36.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y26.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y33.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr
_byte_lane_C_oserdes_clkdiv         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_b
yte_lane_C_oserdes_clkdiv"         TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 36 paths analyzed, 36 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.126ns.
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y33.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          3.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.294ns (0.294 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y2.Q60    Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
    OLOGIC_X1Y33.D1      net (fanout=1)        0.286   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q6<0>
    OLOGIC_X1Y33.CLKDIV  Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y29.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.012ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          3.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.295ns (0.295 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y2.Q40    Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
    OLOGIC_X1Y29.D1      net (fanout=1)        0.286   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q4<0>
    OLOGIC_X1Y29.CLKDIV  Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y30.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.012ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          3.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.295ns (0.295 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y2.Q50    Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
    OLOGIC_X1Y30.D1      net (fanout=1)        0.286   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q5<0>
    OLOGIC_X1Y30.CLKDIV  Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv"
        TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y27.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.066ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.264ns (Levels of Logic = 0)
  Clock Path Skew:      0.198ns (0.198 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 3.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y2.Q22    Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
    OLOGIC_X1Y27.D3      net (fanout=1)        0.135   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q2<2>
    OLOGIC_X1Y27.CLKDIV  Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.264ns (0.129ns logic, 0.135ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y27.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.067ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.198ns (0.198 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 3.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y2.Q20    Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
    OLOGIC_X1Y27.D1      net (fanout=1)        0.136   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q2<0>
    OLOGIC_X1Y27.CLKDIV  Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.129ns logic, 0.136ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y27.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.067ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.198ns (0.198 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 3.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y2.Q21    Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
    OLOGIC_X1Y27.D2      net (fanout=1)        0.136   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q2<1>
    OLOGIC_X1Y27.CLKDIV  Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.129ns logic, 0.136ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv"
        TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.874ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 2.126ns (470.367MHz) (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y2.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.000ns
  Low pulse: 1.500ns
  Low pulse limit: 0.914ns (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y2.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.000ns
  High pulse: 1.500ns
  High pulse limit: 0.914ns (Toffpwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y2.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y27.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y28.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
  Location pin: OLOGIC_X1Y31.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y34.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y35.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y29.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y30.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y36.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y26.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y33.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr
_byte_lane_D_oserdes_clk         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_b
yte_lane_D_oserdes_clk"         TS_mig_DDR3_0_mem_refclk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.070ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clk
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clk"
        TS_mig_DDR3_0_mem_refclk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y40.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y46.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y47.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK
  Location pin: OLOGIC_X1Y43.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y41.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y42.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y48.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y38.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y45.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y39.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr
_byte_lane_D_oserdes_clkdiv         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_b
yte_lane_D_oserdes_clkdiv"         TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 36 paths analyzed, 36 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.126ns.
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y45.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          3.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.307ns (0.307 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y3.Q60    Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    OLOGIC_X1Y45.D1      net (fanout=1)        0.286   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q6<0>
    OLOGIC_X1Y45.CLKDIV  Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y41.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.025ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          3.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.308ns (0.308 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y3.Q40    Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    OLOGIC_X1Y41.D1      net (fanout=1)        0.286   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q4<0>
    OLOGIC_X1Y41.CLKDIV  Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y42.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.025ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          3.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.308ns (0.308 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y3.Q50    Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    OLOGIC_X1Y42.D1      net (fanout=1)        0.286   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q5<0>
    OLOGIC_X1Y42.CLKDIV  Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv"
        TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y39.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.058ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.264ns (Levels of Logic = 0)
  Clock Path Skew:      0.206ns (0.206 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 3.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y3.Q22    Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    OLOGIC_X1Y39.D3      net (fanout=1)        0.135   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q2<2>
    OLOGIC_X1Y39.CLKDIV  Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.264ns (0.129ns logic, 0.135ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y39.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.059ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.206ns (0.206 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 3.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y3.Q20    Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    OLOGIC_X1Y39.D1      net (fanout=1)        0.136   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q2<0>
    OLOGIC_X1Y39.CLKDIV  Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.129ns logic, 0.136ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y39.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.059ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.206ns (0.206 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 3.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y3.Q21    Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    OLOGIC_X1Y39.D2      net (fanout=1)        0.136   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q2<1>
    OLOGIC_X1Y39.CLKDIV  Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.129ns logic, 0.136ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv"
        TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.874ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 2.126ns (470.367MHz) (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y3.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.000ns
  Low pulse: 1.500ns
  Low pulse limit: 0.914ns (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y3.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.000ns
  High pulse: 1.500ns
  High pulse limit: 0.914ns (Toffpwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y3.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y40.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y46.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y47.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
  Location pin: OLOGIC_X1Y43.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y41.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y42.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y48.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y38.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y45.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y39.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: Pin to Pin Skew Constraint;

 2 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------
Slack:                  0.101ns (maxskew - uncertainty - (arrival1 - arrival2))
  Max skew:             0.560ns
  Arrival 1:            2.022ns PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  Arrival 2:            1.748ns PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  Clock Uncertainty:    0.185ns

--------------------------------------------------------------------------------
Slack:                  0.103ns (maxskew - uncertainty - (arrival1 - arrival2))
  Max skew:             0.560ns
  Arrival 1:            2.020ns PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
  Arrival 2:            1.748ns PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  Clock Uncertainty:    0.185ns

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYSCLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYSCLK                      |     10.000ns|      1.538ns|     10.000ns|            0|            0|            0|    126906469|
| TS_CLK_125                    |      8.000ns|      5.714ns|          N/A|            0|            0|         2975|            0|
| TS_CLK_250                    |      4.000ns|      4.000ns|          N/A|            0|            0|         9761|            0|
| TS_CLK_USERCLK                |      2.000ns|      2.000ns|      1.222ns|            0|            0|          832|         1744|
|  TS_PIPE_RATE                 |      4.000ns|      2.445ns|          N/A|            0|            0|         1744|            0|
| TS_CLK_USERCLK2               |      4.000ns|      4.000ns|      4.000ns|            0|            0|       345875|    126545282|
|  TS_UserWrapper_UserModule_scg|      6.667ns|      6.666ns|          N/A|            0|            0|    126545282|            0|
|  _clkout0                     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_clk_400
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk_400                     |      2.500ns|      1.778ns|      2.481ns|            0|            0|            0|       746880|
| TS_mig_DDR3_0_u_ddr3_infrastru|      6.000ns|      3.000ns|      5.955ns|            0|            0|            0|       746221|
| cture_pll_clk3                |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_ddr3_infrastr|      6.000ns|      5.955ns|          N/A|            0|            0|       746221|            0|
|  ucture_clk_pll_i             |             |             |             |             |             |             |             |
| TS_mig_DDR3_0_freq_refclk     |      1.500ns|      1.072ns|      1.070ns|            0|            0|            0|          256|
|  TS_mig_DDR3_0_u_mig_7series_v|      1.500ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_0_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_A_ddr_byte_lane_A_i|             |             |             |             |             |             |             |
|  serdes_clk                   |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      3.000ns|      2.126ns|          N/A|            0|            0|           32|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_0_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_A_ddr_byte_lane_A_i|             |             |             |             |             |             |             |
|  serdes_clkdiv                |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      1.500ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_0_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_B_ddr_byte_lane_B_i|             |             |             |             |             |             |             |
|  serdes_clk                   |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      3.000ns|      2.126ns|          N/A|            0|            0|           32|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_0_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_B_ddr_byte_lane_B_i|             |             |             |             |             |             |             |
|  serdes_clkdiv                |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      1.500ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_0_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_C_ddr_byte_lane_C_i|             |             |             |             |             |             |             |
|  serdes_clk                   |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      3.000ns|      2.126ns|          N/A|            0|            0|           32|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_0_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_C_ddr_byte_lane_C_i|             |             |             |             |             |             |             |
|  serdes_clkdiv                |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      1.500ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_0_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_D_ddr_byte_lane_D_i|             |             |             |             |             |             |             |
|  serdes_clk                   |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      3.000ns|      2.126ns|          N/A|            0|            0|           32|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_0_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_D_ddr_byte_lane_D_i|             |             |             |             |             |             |             |
|  serdes_clkdiv                |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      1.500ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_2_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_A_ddr_byte_lane_A_i|             |             |             |             |             |             |             |
|  serdes_clk                   |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      3.000ns|      2.126ns|          N/A|            0|            0|           32|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_2_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_A_ddr_byte_lane_A_i|             |             |             |             |             |             |             |
|  serdes_clkdiv                |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      1.500ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_2_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_B_ddr_byte_lane_B_i|             |             |             |             |             |             |             |
|  serdes_clk                   |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      3.000ns|      2.126ns|          N/A|            0|            0|           32|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_2_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_B_ddr_byte_lane_B_i|             |             |             |             |             |             |             |
|  serdes_clkdiv                |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      1.500ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_2_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_C_ddr_byte_lane_C_i|             |             |             |             |             |             |             |
|  serdes_clk                   |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      3.000ns|      2.126ns|          N/A|            0|            0|           32|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_2_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_C_ddr_byte_lane_C_i|             |             |             |             |             |             |             |
|  serdes_clkdiv                |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      1.500ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_2_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_D_ddr_byte_lane_D_i|             |             |             |             |             |             |             |
|  serdes_clk                   |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      3.000ns|      2.126ns|          N/A|            0|            0|           32|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_2_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_D_ddr_byte_lane_D_i|             |             |             |             |             |             |             |
|  serdes_clkdiv                |             |             |             |             |             |             |             |
| TS_mig_DDR3_0_mem_refclk      |      1.500ns|      1.070ns|      1.070ns|            0|            0|            0|          400|
|  TS_mig_DDR3_0_u_mig_7series_v|      1.500ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_0_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_A_ddr_byte_lane_A_o|             |             |             |             |             |             |             |
|  serdes_clk                   |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      3.000ns|      2.126ns|          N/A|            0|            0|           36|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_0_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_A_ddr_byte_lane_A_o|             |             |             |             |             |             |             |
|  serdes_clkdiv                |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      1.500ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_0_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_B_ddr_byte_lane_B_o|             |             |             |             |             |             |             |
|  serdes_clk                   |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      3.000ns|      2.126ns|          N/A|            0|            0|           36|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_0_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_B_ddr_byte_lane_B_o|             |             |             |             |             |             |             |
|  serdes_clkdiv                |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      1.500ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_0_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_C_ddr_byte_lane_C_o|             |             |             |             |             |             |             |
|  serdes_clk                   |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      3.000ns|      2.126ns|          N/A|            0|            0|           36|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_0_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_C_ddr_byte_lane_C_o|             |             |             |             |             |             |             |
|  serdes_clkdiv                |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      1.500ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_0_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_D_ddr_byte_lane_D_o|             |             |             |             |             |             |             |
|  serdes_clk                   |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      3.000ns|      2.126ns|          N/A|            0|            0|           36|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_0_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_D_ddr_byte_lane_D_o|             |             |             |             |             |             |             |
|  serdes_clkdiv                |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      1.500ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_1_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_D_ddr_byte_lane_D_o|             |             |             |             |             |             |             |
|  serdes_clk                   |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      6.000ns|      2.126ns|          N/A|            0|            0|           40|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_1_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_D_ddr_byte_lane_D_o|             |             |             |             |             |             |             |
|  serdes_clkdiv                |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      1.500ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_1_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_C_ddr_byte_lane_C_o|             |             |             |             |             |             |             |
|  serdes_clk                   |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      6.000ns|      2.126ns|          N/A|            0|            0|           48|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_1_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_C_ddr_byte_lane_C_o|             |             |             |             |             |             |             |
|  serdes_clkdiv                |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      1.500ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_1_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_B_ddr_byte_lane_B_o|             |             |             |             |             |             |             |
|  serdes_clk                   |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      6.000ns|      2.126ns|          N/A|            0|            0|           24|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_1_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_B_ddr_byte_lane_B_o|             |             |             |             |             |             |             |
|  serdes_clkdiv                |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      1.500ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_2_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_A_ddr_byte_lane_A_o|             |             |             |             |             |             |             |
|  serdes_clk                   |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      3.000ns|      2.126ns|          N/A|            0|            0|           36|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_2_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_A_ddr_byte_lane_A_o|             |             |             |             |             |             |             |
|  serdes_clkdiv                |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      1.500ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_2_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_B_ddr_byte_lane_B_o|             |             |             |             |             |             |             |
|  serdes_clk                   |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      3.000ns|      2.126ns|          N/A|            0|            0|           36|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_2_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_B_ddr_byte_lane_B_o|             |             |             |             |             |             |             |
|  serdes_clkdiv                |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      1.500ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_2_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_C_ddr_byte_lane_C_o|             |             |             |             |             |             |             |
|  serdes_clk                   |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      3.000ns|      2.126ns|          N/A|            0|            0|           36|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_2_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_C_ddr_byte_lane_C_o|             |             |             |             |             |             |             |
|  serdes_clkdiv                |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      1.500ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_2_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_D_ddr_byte_lane_D_o|             |             |             |             |             |             |             |
|  serdes_clk                   |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      3.000ns|      2.126ns|          N/A|            0|            0|           36|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_2_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_D_ddr_byte_lane_D_o|             |             |             |             |             |             |             |
|  serdes_clkdiv                |             |             |             |             |             |             |             |
| TS_mig_DDR3_0_sync_pulse      |     24.000ns|      8.560ns|          N/A|            0|            0|            3|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_400_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_400_n      |    5.955|         |         |         |
clk_400_p      |    5.955|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_400_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_400_n      |    5.955|         |         |         |
clk_400_p      |    5.955|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 127733046 paths, 0 nets, and 958311 connections

Design statistics:
   Minimum period:   8.560ns{1}   (Maximum frequency: 116.822MHz)
   Maximum path delay from/to any node:   2.554ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Sep  3 15:59:28 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4594 MB



