Analysis & Synthesis report for robinsun-fpga
Mon Mar 28 15:42:18 2016
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |robinsun_fpga|MySPI:MySPI_instance|SPI_state
 11. State Machine - |robinsun_fpga|sonars:back|active
 12. State Machine - |robinsun_fpga|sonars:front|active
 13. Registers Removed During Synthesis
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for sld_signaltap:auto_signaltap_0
 18. Parameter Settings for User Entity Instance: MySPI:MySPI_instance
 19. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 20. Parameter Settings for Inferred Entity Instance: lpm_divide:Div4
 21. Parameter Settings for Inferred Entity Instance: lpm_divide:Div2
 22. Parameter Settings for Inferred Entity Instance: lpm_divide:Div0
 23. Parameter Settings for Inferred Entity Instance: lpm_divide:Div5
 24. Parameter Settings for Inferred Entity Instance: lpm_divide:Div3
 25. Parameter Settings for Inferred Entity Instance: lpm_divide:Div1
 26. Port Connectivity Checks: "MySPI:MySPI_instance"
 27. SignalTap II Logic Analyzer Settings
 28. Post-Synthesis Netlist Statistics for Top Partition
 29. Elapsed Time Per Partition
 30. Connections to In-System Debugging Instance "auto_signaltap_0"
 31. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Mar 28 15:42:18 2016      ;
; Quartus II 64-Bit Version          ; 15.0.0 Build 145 04/22/2015 SJ Web Edition ;
; Revision Name                      ; robinsun-fpga                              ;
; Top-level Entity Name              ; robinsun_fpga                              ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; 4,448                                      ;
;     Total combinational functions  ; 3,800                                      ;
;     Dedicated logic registers      ; 1,769                                      ;
; Total registers                    ; 1769                                       ;
; Total pins                         ; 103                                        ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 237,568                                    ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                                      ; robinsun_fpga      ; robinsun-fpga      ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                         ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------+-------------+
; sonars.sv                                                          ; yes             ; User SystemVerilog HDL File                  ; D:/Documents/Github/robinsun-fpga/sonars.sv                                                          ;             ;
; robinsun_fpga.sv                                                   ; yes             ; User SystemVerilog HDL File                  ; D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv                                                   ;             ;
; MySPI.sv                                                           ; yes             ; User SystemVerilog HDL File                  ; D:/Documents/Github/robinsun-fpga/MySPI.sv                                                           ;             ;
; encoder.sv                                                         ; yes             ; User SystemVerilog HDL File                  ; D:/Documents/Github/robinsun-fpga/encoder.sv                                                         ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/sld_signaltap.vhd                                     ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/sld_ela_control.vhd                                   ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                      ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_constant.inc                                      ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/dffeea.inc                                            ;             ;
; aglobal150.inc                                                     ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/aglobal150.inc                                        ;             ;
; sld_ela_trigger.tdf                                                ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/sld_ela_trigger.tdf                                   ;             ;
; db/sld_ela_trigger_kap.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; D:/Documents/Github/robinsun-fpga/db/sld_ela_trigger_kap.tdf                                         ;             ;
; db/sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d.v            ; yes             ; Encrypted Auto-Generated Megafunction        ; D:/Documents/Github/robinsun-fpga/db/sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d.v            ;             ;
; sld_alt_reduction.vhd                                              ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/sld_alt_reduction.vhd                                 ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/sld_mbpmg.vhd                                         ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                          ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf                                        ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                 ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_mux.inc                                           ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_decode.inc                                        ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/a_rdenreg.inc                                         ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altrom.inc                                            ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altram.inc                                            ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altdpram.inc                                          ;             ;
; db/altsyncram_g124.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/Documents/Github/robinsun-fpga/db/altsyncram_g124.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altdpram.tdf                                          ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/others/maxplus2/memmodes.inc                                        ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/a_hdffe.inc                                           ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                   ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.inc                                        ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_mux.tdf                                           ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/muxlut.inc                                            ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/bypassff.inc                                          ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altshift.inc                                          ;             ;
; db/mux_vsc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/Documents/Github/robinsun-fpga/db/mux_vsc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_decode.tdf                                        ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/declut.inc                                            ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_compare.inc                                       ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/Documents/Github/robinsun-fpga/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_counter.tdf                                       ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                       ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/cmpconst.inc                                          ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_counter.inc                                       ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/alt_counter_stratix.inc                               ;             ;
; db/cntr_lgi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/Documents/Github/robinsun-fpga/db/cntr_lgi.tdf                                                    ;             ;
; db/cmpr_rgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/Documents/Github/robinsun-fpga/db/cmpr_rgc.tdf                                                    ;             ;
; db/cntr_o9j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/Documents/Github/robinsun-fpga/db/cntr_o9j.tdf                                                    ;             ;
; db/cntr_igi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/Documents/Github/robinsun-fpga/db/cntr_igi.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/Documents/Github/robinsun-fpga/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/Documents/Github/robinsun-fpga/db/cmpr_ngc.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                        ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                         ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                     ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/sld_hub.vhd                                           ; altera_sld  ;
; db/ip/slde840da38/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/Documents/Github/robinsun-fpga/db/ip/slde840da38/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/slde840da38/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/Documents/Github/robinsun-fpga/db/ip/slde840da38/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/slde840da38/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; D:/Documents/Github/robinsun-fpga/db/ip/slde840da38/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/slde840da38/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/Documents/Github/robinsun-fpga/db/ip/slde840da38/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/slde840da38/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; D:/Documents/Github/robinsun-fpga/db/ip/slde840da38/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/slde840da38/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/Documents/Github/robinsun-fpga/db/ip/slde840da38/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                      ;             ;
; lpm_divide.tdf                                                     ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_divide.tdf                                        ;             ;
; abs_divider.inc                                                    ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/abs_divider.inc                                       ;             ;
; sign_div_unsign.inc                                                ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/sign_div_unsign.inc                                   ;             ;
; db/lpm_divide_ckm.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; D:/Documents/Github/robinsun-fpga/db/lpm_divide_ckm.tdf                                              ;             ;
; db/sign_div_unsign_4nh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; D:/Documents/Github/robinsun-fpga/db/sign_div_unsign_4nh.tdf                                         ;             ;
; db/alt_u_div_s9f.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; D:/Documents/Github/robinsun-fpga/db/alt_u_div_s9f.tdf                                               ;             ;
; db/add_sub_7pc.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/Documents/Github/robinsun-fpga/db/add_sub_7pc.tdf                                                 ;             ;
; db/add_sub_8pc.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/Documents/Github/robinsun-fpga/db/add_sub_8pc.tdf                                                 ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 4,448          ;
;                                             ;                ;
; Total combinational functions               ; 3800           ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 930            ;
;     -- 3 input functions                    ; 1163           ;
;     -- <=2 input functions                  ; 1707           ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 2127           ;
;     -- arithmetic mode                      ; 1673           ;
;                                             ;                ;
; Total registers                             ; 1769           ;
;     -- Dedicated logic registers            ; 1769           ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 103            ;
; Total memory bits                           ; 237568         ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 881            ;
; Total fan-out                               ; 17433          ;
; Average fan-out                             ; 2.97           ;
+---------------------------------------------+----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                          ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |robinsun_fpga                                                                                      ; 3800 (0)          ; 1769 (6)     ; 237568      ; 0            ; 0       ; 0         ; 103  ; 0            ; |robinsun_fpga                                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;    |MySPI:MySPI_instance|                                                                           ; 193 (193)         ; 58 (58)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|MySPI:MySPI_instance                                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;    |encoder:MotB|                                                                                   ; 154 (154)         ; 114 (114)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|encoder:MotB                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;    |encoder:MotFH|                                                                                  ; 112 (112)         ; 81 (81)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|encoder:MotFH                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;    |encoder:MotFV|                                                                                  ; 112 (112)         ; 81 (81)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|encoder:MotFV                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;    |encoder:MotL|                                                                                   ; 112 (112)         ; 81 (81)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|encoder:MotL                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;    |encoder:MotR|                                                                                   ; 123 (123)         ; 81 (81)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|encoder:MotR                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;    |encoder:OdoL|                                                                                   ; 112 (112)         ; 81 (81)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|encoder:OdoL                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;    |encoder:OdoR|                                                                                   ; 112 (112)         ; 81 (81)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|encoder:OdoR                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;    |lpm_divide:Div0|                                                                                ; 317 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|lpm_divide:Div0                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;       |lpm_divide_ckm:auto_generated|                                                               ; 317 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|lpm_divide:Div0|lpm_divide_ckm:auto_generated                                                                                                                                                                                                                                                                                                                                              ; work         ;
;          |sign_div_unsign_4nh:divider|                                                              ; 317 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider                                                                                                                                                                                                                                                                                                                  ; work         ;
;             |alt_u_div_s9f:divider|                                                                 ; 317 (317)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider                                                                                                                                                                                                                                                                                            ; work         ;
;    |lpm_divide:Div1|                                                                                ; 317 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|lpm_divide:Div1                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;       |lpm_divide_ckm:auto_generated|                                                               ; 317 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|lpm_divide:Div1|lpm_divide_ckm:auto_generated                                                                                                                                                                                                                                                                                                                                              ; work         ;
;          |sign_div_unsign_4nh:divider|                                                              ; 317 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|lpm_divide:Div1|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider                                                                                                                                                                                                                                                                                                                  ; work         ;
;             |alt_u_div_s9f:divider|                                                                 ; 317 (317)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|lpm_divide:Div1|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider                                                                                                                                                                                                                                                                                            ; work         ;
;    |lpm_divide:Div2|                                                                                ; 317 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|lpm_divide:Div2                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;       |lpm_divide_ckm:auto_generated|                                                               ; 317 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|lpm_divide:Div2|lpm_divide_ckm:auto_generated                                                                                                                                                                                                                                                                                                                                              ; work         ;
;          |sign_div_unsign_4nh:divider|                                                              ; 317 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|lpm_divide:Div2|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider                                                                                                                                                                                                                                                                                                                  ; work         ;
;             |alt_u_div_s9f:divider|                                                                 ; 317 (317)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|lpm_divide:Div2|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider                                                                                                                                                                                                                                                                                            ; work         ;
;    |lpm_divide:Div3|                                                                                ; 317 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|lpm_divide:Div3                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;       |lpm_divide_ckm:auto_generated|                                                               ; 317 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|lpm_divide:Div3|lpm_divide_ckm:auto_generated                                                                                                                                                                                                                                                                                                                                              ; work         ;
;          |sign_div_unsign_4nh:divider|                                                              ; 317 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|lpm_divide:Div3|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider                                                                                                                                                                                                                                                                                                                  ; work         ;
;             |alt_u_div_s9f:divider|                                                                 ; 317 (317)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|lpm_divide:Div3|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider                                                                                                                                                                                                                                                                                            ; work         ;
;    |lpm_divide:Div4|                                                                                ; 317 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|lpm_divide:Div4                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;       |lpm_divide_ckm:auto_generated|                                                               ; 317 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|lpm_divide:Div4|lpm_divide_ckm:auto_generated                                                                                                                                                                                                                                                                                                                                              ; work         ;
;          |sign_div_unsign_4nh:divider|                                                              ; 317 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|lpm_divide:Div4|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider                                                                                                                                                                                                                                                                                                                  ; work         ;
;             |alt_u_div_s9f:divider|                                                                 ; 317 (317)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|lpm_divide:Div4|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider                                                                                                                                                                                                                                                                                            ; work         ;
;    |lpm_divide:Div5|                                                                                ; 317 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|lpm_divide:Div5                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;       |lpm_divide_ckm:auto_generated|                                                               ; 317 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|lpm_divide:Div5|lpm_divide_ckm:auto_generated                                                                                                                                                                                                                                                                                                                                              ; work         ;
;          |sign_div_unsign_4nh:divider|                                                              ; 317 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|lpm_divide:Div5|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider                                                                                                                                                                                                                                                                                                                  ; work         ;
;             |alt_u_div_s9f:divider|                                                                 ; 317 (317)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|lpm_divide:Div5|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider                                                                                                                                                                                                                                                                                            ; work         ;
;    |sld_hub:auto_hub|                                                                               ; 123 (1)           ; 90 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                           ; altera_sld   ;
;       |alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric| ; 122 (0)           ; 90 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric                                                                                                                                                                                                                                                                               ; alt_sld_fab  ;
;          |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                      ; 122 (1)           ; 90 (5)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                                                           ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                           ; 121 (0)           ; 85 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                                                               ; alt_sld_fab  ;
;                |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                       ; 121 (82)          ; 85 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                                                                  ; work         ;
;                   |sld_rom_sr:hub_info_reg|                                                         ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                                                          ; work         ;
;                   |sld_shadow_jsm:shadow_jsm|                                                       ; 18 (18)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                                                        ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                 ; 522 (2)           ; 742 (58)     ; 237568      ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                       ; 520 (0)           ; 684 (0)      ; 237568      ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                                                       ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                   ; 520 (86)          ; 684 (202)    ; 237568      ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                                                ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                        ; 29 (0)            ; 82 (82)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                                                 ; work         ;
;                |lpm_decode:wdecoder|                                                                ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                                                             ; work         ;
;                   |decode_dvf:auto_generated|                                                       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                                                                   ; work         ;
;                |lpm_mux:mux|                                                                        ; 27 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                                                                     ; work         ;
;                   |mux_vsc:auto_generated|                                                          ; 27 (27)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_vsc:auto_generated                                                                                                                                                                              ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                       ; 0 (0)             ; 0 (0)        ; 237568      ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                                                ; work         ;
;                |altsyncram_g124:auto_generated|                                                     ; 0 (0)             ; 0 (0)        ; 237568      ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated                                                                                                                                                                                                 ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                        ; 0 (0)             ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                                                 ; work         ;
;             |lpm_shiftreg:status_register|                                                          ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                                                   ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                               ; 14 (14)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                                                        ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                            ; 97 (97)           ; 74 (74)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                                                     ; work         ;
;             |sld_ela_control:ela_control|                                                           ; 124 (1)           ; 168 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                                                    ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                            ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                                            ; work         ;
;                |sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|         ; 122 (0)           ; 152 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper                                                                                                                                                                         ; work         ;
;                   |sld_ela_trigger_kap:auto_generated|                                              ; 122 (0)           ; 152 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kap:auto_generated                                                                                                                                      ; work         ;
;                      |sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d:mgl_prim1|                 ; 122 (87)          ; 152 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kap:auto_generated|sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d:mgl_prim1                                                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_10|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kap:auto_generated|sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d:mgl_prim1|lpm_shiftreg:config_shiftreg_10                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_11|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kap:auto_generated|sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d:mgl_prim1|lpm_shiftreg:config_shiftreg_11                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_13|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kap:auto_generated|sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d:mgl_prim1|lpm_shiftreg:config_shiftreg_13                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_14|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kap:auto_generated|sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d:mgl_prim1|lpm_shiftreg:config_shiftreg_14                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_16|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kap:auto_generated|sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d:mgl_prim1|lpm_shiftreg:config_shiftreg_16                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_17|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kap:auto_generated|sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d:mgl_prim1|lpm_shiftreg:config_shiftreg_17                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_19|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kap:auto_generated|sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d:mgl_prim1|lpm_shiftreg:config_shiftreg_19                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_20|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kap:auto_generated|sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d:mgl_prim1|lpm_shiftreg:config_shiftreg_20                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_22|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kap:auto_generated|sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d:mgl_prim1|lpm_shiftreg:config_shiftreg_22                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_23|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kap:auto_generated|sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d:mgl_prim1|lpm_shiftreg:config_shiftreg_23                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_25|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kap:auto_generated|sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d:mgl_prim1|lpm_shiftreg:config_shiftreg_25                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_26|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kap:auto_generated|sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d:mgl_prim1|lpm_shiftreg:config_shiftreg_26                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_28|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kap:auto_generated|sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d:mgl_prim1|lpm_shiftreg:config_shiftreg_28                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_29|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kap:auto_generated|sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d:mgl_prim1|lpm_shiftreg:config_shiftreg_29                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_31|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kap:auto_generated|sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d:mgl_prim1|lpm_shiftreg:config_shiftreg_31                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_32|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kap:auto_generated|sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d:mgl_prim1|lpm_shiftreg:config_shiftreg_32                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_34|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kap:auto_generated|sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d:mgl_prim1|lpm_shiftreg:config_shiftreg_34                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_35|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kap:auto_generated|sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d:mgl_prim1|lpm_shiftreg:config_shiftreg_35                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_37|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kap:auto_generated|sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d:mgl_prim1|lpm_shiftreg:config_shiftreg_37                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_38|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kap:auto_generated|sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d:mgl_prim1|lpm_shiftreg:config_shiftreg_38                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_40|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kap:auto_generated|sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d:mgl_prim1|lpm_shiftreg:config_shiftreg_40                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_41|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kap:auto_generated|sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d:mgl_prim1|lpm_shiftreg:config_shiftreg_41                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_43|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kap:auto_generated|sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d:mgl_prim1|lpm_shiftreg:config_shiftreg_43                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_44|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kap:auto_generated|sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d:mgl_prim1|lpm_shiftreg:config_shiftreg_44                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_46|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kap:auto_generated|sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d:mgl_prim1|lpm_shiftreg:config_shiftreg_46                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_47|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kap:auto_generated|sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d:mgl_prim1|lpm_shiftreg:config_shiftreg_47                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_49|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kap:auto_generated|sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d:mgl_prim1|lpm_shiftreg:config_shiftreg_49                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_4|                                            ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kap:auto_generated|sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d:mgl_prim1|lpm_shiftreg:config_shiftreg_4                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_50|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kap:auto_generated|sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d:mgl_prim1|lpm_shiftreg:config_shiftreg_50                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_52|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kap:auto_generated|sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d:mgl_prim1|lpm_shiftreg:config_shiftreg_52                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_53|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kap:auto_generated|sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d:mgl_prim1|lpm_shiftreg:config_shiftreg_53                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_55|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kap:auto_generated|sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d:mgl_prim1|lpm_shiftreg:config_shiftreg_55                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_56|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kap:auto_generated|sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d:mgl_prim1|lpm_shiftreg:config_shiftreg_56                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_58|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kap:auto_generated|sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d:mgl_prim1|lpm_shiftreg:config_shiftreg_58                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_59|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kap:auto_generated|sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d:mgl_prim1|lpm_shiftreg:config_shiftreg_59                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_5|                                            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kap:auto_generated|sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d:mgl_prim1|lpm_shiftreg:config_shiftreg_5                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_61|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kap:auto_generated|sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d:mgl_prim1|lpm_shiftreg:config_shiftreg_61                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_62|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kap:auto_generated|sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d:mgl_prim1|lpm_shiftreg:config_shiftreg_62                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_63|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kap:auto_generated|sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d:mgl_prim1|lpm_shiftreg:config_shiftreg_63                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_65|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kap:auto_generated|sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d:mgl_prim1|lpm_shiftreg:config_shiftreg_65                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_66|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kap:auto_generated|sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d:mgl_prim1|lpm_shiftreg:config_shiftreg_66                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_68|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kap:auto_generated|sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d:mgl_prim1|lpm_shiftreg:config_shiftreg_68                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_69|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kap:auto_generated|sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d:mgl_prim1|lpm_shiftreg:config_shiftreg_69                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_71|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kap:auto_generated|sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d:mgl_prim1|lpm_shiftreg:config_shiftreg_71                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_72|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kap:auto_generated|sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d:mgl_prim1|lpm_shiftreg:config_shiftreg_72                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_74|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kap:auto_generated|sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d:mgl_prim1|lpm_shiftreg:config_shiftreg_74                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_75|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kap:auto_generated|sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d:mgl_prim1|lpm_shiftreg:config_shiftreg_75                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_77|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kap:auto_generated|sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d:mgl_prim1|lpm_shiftreg:config_shiftreg_77                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_78|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kap:auto_generated|sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d:mgl_prim1|lpm_shiftreg:config_shiftreg_78                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_7|                                            ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kap:auto_generated|sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d:mgl_prim1|lpm_shiftreg:config_shiftreg_7                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_80|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kap:auto_generated|sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d:mgl_prim1|lpm_shiftreg:config_shiftreg_80                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_81|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kap:auto_generated|sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d:mgl_prim1|lpm_shiftreg:config_shiftreg_81                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_83|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kap:auto_generated|sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d:mgl_prim1|lpm_shiftreg:config_shiftreg_83                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_84|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kap:auto_generated|sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d:mgl_prim1|lpm_shiftreg:config_shiftreg_84                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_86|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kap:auto_generated|sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d:mgl_prim1|lpm_shiftreg:config_shiftreg_86                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_87|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kap:auto_generated|sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d:mgl_prim1|lpm_shiftreg:config_shiftreg_87                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_89|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kap:auto_generated|sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d:mgl_prim1|lpm_shiftreg:config_shiftreg_89                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_8|                                            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kap:auto_generated|sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d:mgl_prim1|lpm_shiftreg:config_shiftreg_8                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_90|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kap:auto_generated|sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d:mgl_prim1|lpm_shiftreg:config_shiftreg_90                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_91|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kap:auto_generated|sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d:mgl_prim1|lpm_shiftreg:config_shiftreg_91                                         ; work         ;
;                         |sld_alt_reduction:unary_1|                                                 ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kap:auto_generated|sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d:mgl_prim1|sld_alt_reduction:unary_1                                               ; work         ;
;                         |sld_alt_reduction:unary_2|                                                 ; 24 (24)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kap:auto_generated|sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d:mgl_prim1|sld_alt_reduction:unary_2                                               ; work         ;
;                         |sld_mbpmg:mbpm_12|                                                         ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kap:auto_generated|sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d:mgl_prim1|sld_mbpmg:mbpm_12                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kap:auto_generated|sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d:mgl_prim1|sld_mbpmg:mbpm_12|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_15|                                                         ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kap:auto_generated|sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d:mgl_prim1|sld_mbpmg:mbpm_15                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kap:auto_generated|sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d:mgl_prim1|sld_mbpmg:mbpm_15|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_18|                                                         ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kap:auto_generated|sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d:mgl_prim1|sld_mbpmg:mbpm_18                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kap:auto_generated|sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d:mgl_prim1|sld_mbpmg:mbpm_18|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_21|                                                         ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kap:auto_generated|sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d:mgl_prim1|sld_mbpmg:mbpm_21                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kap:auto_generated|sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d:mgl_prim1|sld_mbpmg:mbpm_21|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_24|                                                         ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kap:auto_generated|sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d:mgl_prim1|sld_mbpmg:mbpm_24                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kap:auto_generated|sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d:mgl_prim1|sld_mbpmg:mbpm_24|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_27|                                                         ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kap:auto_generated|sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d:mgl_prim1|sld_mbpmg:mbpm_27                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kap:auto_generated|sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d:mgl_prim1|sld_mbpmg:mbpm_27|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_30|                                                         ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kap:auto_generated|sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d:mgl_prim1|sld_mbpmg:mbpm_30                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kap:auto_generated|sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d:mgl_prim1|sld_mbpmg:mbpm_30|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_33|                                                         ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kap:auto_generated|sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d:mgl_prim1|sld_mbpmg:mbpm_33                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kap:auto_generated|sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d:mgl_prim1|sld_mbpmg:mbpm_33|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_36|                                                         ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kap:auto_generated|sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d:mgl_prim1|sld_mbpmg:mbpm_36                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kap:auto_generated|sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d:mgl_prim1|sld_mbpmg:mbpm_36|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_39|                                                         ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kap:auto_generated|sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d:mgl_prim1|sld_mbpmg:mbpm_39                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kap:auto_generated|sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d:mgl_prim1|sld_mbpmg:mbpm_39|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_3|                                                          ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kap:auto_generated|sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d:mgl_prim1|sld_mbpmg:mbpm_3                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kap:auto_generated|sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d:mgl_prim1|sld_mbpmg:mbpm_3|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_42|                                                         ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kap:auto_generated|sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d:mgl_prim1|sld_mbpmg:mbpm_42                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kap:auto_generated|sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d:mgl_prim1|sld_mbpmg:mbpm_42|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_45|                                                         ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kap:auto_generated|sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d:mgl_prim1|sld_mbpmg:mbpm_45                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kap:auto_generated|sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d:mgl_prim1|sld_mbpmg:mbpm_45|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_48|                                                         ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kap:auto_generated|sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d:mgl_prim1|sld_mbpmg:mbpm_48                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kap:auto_generated|sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d:mgl_prim1|sld_mbpmg:mbpm_48|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_51|                                                         ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kap:auto_generated|sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d:mgl_prim1|sld_mbpmg:mbpm_51                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kap:auto_generated|sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d:mgl_prim1|sld_mbpmg:mbpm_51|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_54|                                                         ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kap:auto_generated|sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d:mgl_prim1|sld_mbpmg:mbpm_54                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kap:auto_generated|sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d:mgl_prim1|sld_mbpmg:mbpm_54|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_57|                                                         ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kap:auto_generated|sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d:mgl_prim1|sld_mbpmg:mbpm_57                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kap:auto_generated|sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d:mgl_prim1|sld_mbpmg:mbpm_57|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_60|                                                         ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kap:auto_generated|sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d:mgl_prim1|sld_mbpmg:mbpm_60                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kap:auto_generated|sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d:mgl_prim1|sld_mbpmg:mbpm_60|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_64|                                                         ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kap:auto_generated|sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d:mgl_prim1|sld_mbpmg:mbpm_64                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kap:auto_generated|sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d:mgl_prim1|sld_mbpmg:mbpm_64|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_67|                                                         ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kap:auto_generated|sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d:mgl_prim1|sld_mbpmg:mbpm_67                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kap:auto_generated|sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d:mgl_prim1|sld_mbpmg:mbpm_67|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_6|                                                          ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kap:auto_generated|sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d:mgl_prim1|sld_mbpmg:mbpm_6                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kap:auto_generated|sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d:mgl_prim1|sld_mbpmg:mbpm_6|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_70|                                                         ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kap:auto_generated|sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d:mgl_prim1|sld_mbpmg:mbpm_70                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kap:auto_generated|sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d:mgl_prim1|sld_mbpmg:mbpm_70|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_73|                                                         ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kap:auto_generated|sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d:mgl_prim1|sld_mbpmg:mbpm_73                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kap:auto_generated|sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d:mgl_prim1|sld_mbpmg:mbpm_73|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_76|                                                         ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kap:auto_generated|sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d:mgl_prim1|sld_mbpmg:mbpm_76                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kap:auto_generated|sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d:mgl_prim1|sld_mbpmg:mbpm_76|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_79|                                                         ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kap:auto_generated|sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d:mgl_prim1|sld_mbpmg:mbpm_79                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kap:auto_generated|sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d:mgl_prim1|sld_mbpmg:mbpm_79|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_82|                                                         ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kap:auto_generated|sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d:mgl_prim1|sld_mbpmg:mbpm_82                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kap:auto_generated|sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d:mgl_prim1|sld_mbpmg:mbpm_82|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_85|                                                         ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kap:auto_generated|sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d:mgl_prim1|sld_mbpmg:mbpm_85                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kap:auto_generated|sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d:mgl_prim1|sld_mbpmg:mbpm_85|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_88|                                                         ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kap:auto_generated|sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d:mgl_prim1|sld_mbpmg:mbpm_88                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kap:auto_generated|sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d:mgl_prim1|sld_mbpmg:mbpm_88|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_9|                                                          ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kap:auto_generated|sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d:mgl_prim1|sld_mbpmg:mbpm_9                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kap:auto_generated|sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d:mgl_prim1|sld_mbpmg:mbpm_9|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                      ; 1 (1)             ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                                                      ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                         ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                                                              ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|      ; 123 (10)          ; 107 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                                               ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                          ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                                                     ; work         ;
;                   |cntr_lgi:auto_generated|                                                         ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_lgi:auto_generated                                                                                                             ; work         ;
;                |lpm_counter:read_pointer_counter|                                                   ; 13 (0)            ; 13 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                                              ; work         ;
;                   |cntr_o9j:auto_generated|                                                         ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated                                                                                                                                      ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                         ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                                                    ; work         ;
;                   |cntr_igi:auto_generated|                                                         ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_igi:auto_generated                                                                                                                            ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                            ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                                                       ; work         ;
;                   |cntr_23j:auto_generated|                                                         ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                                                                               ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                   ; 27 (27)           ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                                              ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                    ; 29 (29)           ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                                               ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                 ; 27 (27)           ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                                            ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                 ; 30 (30)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                                                          ; work         ;
;    |sonars:back|                                                                                    ; 138 (138)         ; 153 (153)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sonars:back                                                                                                                                                                                                                                                                                                                                                                                ; work         ;
;    |sonars:front|                                                                                   ; 85 (85)           ; 120 (120)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robinsun_fpga|sonars:front                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
+-----------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 8192         ; 29           ; 8192         ; 29           ; 237568 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                                                   ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |robinsun_fpga|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric                                                                                                                                                                                                       ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |robinsun_fpga|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |robinsun_fpga|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                                                                                                         ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |robinsun_fpga|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                       ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |robinsun_fpga|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                                                                                                         ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |robinsun_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_kap:auto_generated|sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d:mgl_prim1 ;                 ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |robinsun_fpga|MySPI:MySPI_instance|SPI_state                                                                                                                                                                      ;
+---------------------+-----------------+---------------------+---------------------+---------------------+------------------+---------------------+---------------------+---------------------+------------------+------------------+
; Name                ; SPI_state.S_End ; SPI_state.S_Data_11 ; SPI_state.S_Data_01 ; SPI_state.S_Data_00 ; SPI_state.S_Data ; SPI_state.S_Addr_11 ; SPI_state.S_Addr_01 ; SPI_state.S_Addr_00 ; SPI_state.S_Addr ; SPI_state.S_Wait ;
+---------------------+-----------------+---------------------+---------------------+---------------------+------------------+---------------------+---------------------+---------------------+------------------+------------------+
; SPI_state.S_Wait    ; 0               ; 0                   ; 0                   ; 0                   ; 0                ; 0                   ; 0                   ; 0                   ; 0                ; 0                ;
; SPI_state.S_Addr    ; 0               ; 0                   ; 0                   ; 0                   ; 0                ; 0                   ; 0                   ; 0                   ; 1                ; 1                ;
; SPI_state.S_Addr_00 ; 0               ; 0                   ; 0                   ; 0                   ; 0                ; 0                   ; 0                   ; 1                   ; 0                ; 1                ;
; SPI_state.S_Addr_01 ; 0               ; 0                   ; 0                   ; 0                   ; 0                ; 0                   ; 1                   ; 0                   ; 0                ; 1                ;
; SPI_state.S_Addr_11 ; 0               ; 0                   ; 0                   ; 0                   ; 0                ; 1                   ; 0                   ; 0                   ; 0                ; 1                ;
; SPI_state.S_Data    ; 0               ; 0                   ; 0                   ; 0                   ; 1                ; 0                   ; 0                   ; 0                   ; 0                ; 1                ;
; SPI_state.S_Data_00 ; 0               ; 0                   ; 0                   ; 1                   ; 0                ; 0                   ; 0                   ; 0                   ; 0                ; 1                ;
; SPI_state.S_Data_01 ; 0               ; 0                   ; 1                   ; 0                   ; 0                ; 0                   ; 0                   ; 0                   ; 0                ; 1                ;
; SPI_state.S_Data_11 ; 0               ; 1                   ; 0                   ; 0                   ; 0                ; 0                   ; 0                   ; 0                   ; 0                ; 1                ;
; SPI_state.S_End     ; 1               ; 0                   ; 0                   ; 0                   ; 0                ; 0                   ; 0                   ; 0                   ; 0                ; 1                ;
+---------------------+-----------------+---------------------+---------------------+---------------------+------------------+---------------------+---------------------+---------------------+------------------+------------------+


Encoding Type:  One-Hot
+---------------------------------------------------+
; State Machine - |robinsun_fpga|sonars:back|active ;
+-----------+-----------+-----------+---------------+
; Name      ; active.00 ; active.10 ; active.01     ;
+-----------+-----------+-----------+---------------+
; active.00 ; 0         ; 0         ; 0             ;
; active.01 ; 1         ; 0         ; 1             ;
; active.10 ; 1         ; 1         ; 0             ;
+-----------+-----------+-----------+---------------+


Encoding Type:  One-Hot
+----------------------------------------------------+
; State Machine - |robinsun_fpga|sonars:front|active ;
+-----------+-----------+-----------+----------------+
; Name      ; active.00 ; active.10 ; active.01      ;
+-----------+-----------+-----------+----------------+
; active.00 ; 0         ; 0         ; 0              ;
; active.01 ; 1         ; 0         ; 1              ;
; active.10 ; 1         ; 1         ; 0              ;
+-----------+-----------+-----------+----------------+


+------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                 ;
+-----------------------------------------+------------------------------------------+
; Register name                           ; Reason for Removal                       ;
+-----------------------------------------+------------------------------------------+
; Status[2,3]                             ; Stuck at GND due to stuck port data_in   ;
; encoder:MotFV|direction[1..7]           ; Stuck at GND due to stuck port data_in   ;
; encoder:MotFH|direction[1..7]           ; Stuck at GND due to stuck port data_in   ;
; encoder:MotB|direction[1..7]            ; Stuck at GND due to stuck port data_in   ;
; encoder:OdoL|direction[1..7]            ; Stuck at GND due to stuck port data_in   ;
; encoder:OdoR|direction[1..7]            ; Stuck at GND due to stuck port data_in   ;
; encoder:MotL|direction[1..7]            ; Stuck at GND due to stuck port data_in   ;
; encoder:MotR|direction[1..7]            ; Stuck at GND due to stuck port data_in   ;
; sonars:front|triggerDelay[19]           ; Merged with sonars:back|triggerDelay[19] ;
; sonars:front|triggerDelay[18]           ; Merged with sonars:back|triggerDelay[18] ;
; sonars:front|triggerDelay[16]           ; Merged with sonars:back|triggerDelay[16] ;
; sonars:front|triggerDelay[14]           ; Merged with sonars:back|triggerDelay[14] ;
; sonars:front|triggerDelay[13]           ; Merged with sonars:back|triggerDelay[13] ;
; sonars:front|triggerDelay[12]           ; Merged with sonars:back|triggerDelay[12] ;
; sonars:front|triggerDelay[10]           ; Merged with sonars:back|triggerDelay[10] ;
; sonars:front|triggerDelay[9]            ; Merged with sonars:back|triggerDelay[9]  ;
; sonars:front|triggerDelay[7]            ; Merged with sonars:back|triggerDelay[7]  ;
; sonars:front|triggerDelay[6]            ; Merged with sonars:back|triggerDelay[6]  ;
; sonars:front|triggerDelay[5]            ; Merged with sonars:back|triggerDelay[5]  ;
; sonars:front|triggerDelay[17]           ; Merged with sonars:back|triggerDelay[17] ;
; sonars:front|triggerDelay[15]           ; Merged with sonars:back|triggerDelay[15] ;
; sonars:front|triggerDelay[11]           ; Merged with sonars:back|triggerDelay[11] ;
; sonars:front|triggerDelay[8]            ; Merged with sonars:back|triggerDelay[8]  ;
; sonars:front|triggerDelay[4]            ; Merged with sonars:back|triggerDelay[4]  ;
; sonars:front|triggerDelay[3]            ; Merged with sonars:back|triggerDelay[3]  ;
; sonars:front|triggerDelay[2]            ; Merged with sonars:back|triggerDelay[2]  ;
; sonars:front|triggerDelay[1]            ; Merged with sonars:back|triggerDelay[1]  ;
; sonars:front|triggerDelay[0]            ; Merged with sonars:back|triggerDelay[0]  ;
; sonars:front|triggerCount[7]            ; Merged with sonars:back|triggerCount[7]  ;
; sonars:front|triggerCount[5]            ; Merged with sonars:back|triggerCount[5]  ;
; sonars:front|triggerCount[4]            ; Merged with sonars:back|triggerCount[4]  ;
; sonars:front|triggerCount[3]            ; Merged with sonars:back|triggerCount[3]  ;
; sonars:front|triggerCount[2]            ; Merged with sonars:back|triggerCount[2]  ;
; sonars:front|triggerCount[8]            ; Merged with sonars:back|triggerCount[8]  ;
; sonars:front|triggerCount[6]            ; Merged with sonars:back|triggerCount[6]  ;
; sonars:front|triggerCount[1]            ; Merged with sonars:back|triggerCount[1]  ;
; sonars:front|triggerCount[0]            ; Merged with sonars:back|triggerCount[0]  ;
; encoder:MotFH|clkcount[20]              ; Merged with encoder:MotB|clkcount[20]    ;
; encoder:MotFV|clkcount[20]              ; Merged with encoder:MotB|clkcount[20]    ;
; encoder:MotL|clkcount[20]               ; Merged with encoder:MotB|clkcount[20]    ;
; encoder:MotR|clkcount[20]               ; Merged with encoder:MotB|clkcount[20]    ;
; encoder:OdoL|clkcount[20]               ; Merged with encoder:MotB|clkcount[20]    ;
; encoder:OdoR|clkcount[20]               ; Merged with encoder:MotB|clkcount[20]    ;
; encoder:MotFH|clkcount[17]              ; Merged with encoder:MotB|clkcount[17]    ;
; encoder:MotFV|clkcount[17]              ; Merged with encoder:MotB|clkcount[17]    ;
; encoder:MotL|clkcount[17]               ; Merged with encoder:MotB|clkcount[17]    ;
; encoder:MotR|clkcount[17]               ; Merged with encoder:MotB|clkcount[17]    ;
; encoder:OdoL|clkcount[17]               ; Merged with encoder:MotB|clkcount[17]    ;
; encoder:OdoR|clkcount[17]               ; Merged with encoder:MotB|clkcount[17]    ;
; encoder:MotFH|clkcount[16]              ; Merged with encoder:MotB|clkcount[16]    ;
; encoder:MotFV|clkcount[16]              ; Merged with encoder:MotB|clkcount[16]    ;
; encoder:MotL|clkcount[16]               ; Merged with encoder:MotB|clkcount[16]    ;
; encoder:MotR|clkcount[16]               ; Merged with encoder:MotB|clkcount[16]    ;
; encoder:OdoL|clkcount[16]               ; Merged with encoder:MotB|clkcount[16]    ;
; encoder:OdoR|clkcount[16]               ; Merged with encoder:MotB|clkcount[16]    ;
; encoder:MotFH|clkcount[12]              ; Merged with encoder:MotB|clkcount[12]    ;
; encoder:MotFV|clkcount[12]              ; Merged with encoder:MotB|clkcount[12]    ;
; encoder:MotL|clkcount[12]               ; Merged with encoder:MotB|clkcount[12]    ;
; encoder:MotR|clkcount[12]               ; Merged with encoder:MotB|clkcount[12]    ;
; encoder:OdoL|clkcount[12]               ; Merged with encoder:MotB|clkcount[12]    ;
; encoder:OdoR|clkcount[12]               ; Merged with encoder:MotB|clkcount[12]    ;
; encoder:MotFH|clkcount[9]               ; Merged with encoder:MotB|clkcount[9]     ;
; encoder:MotFV|clkcount[9]               ; Merged with encoder:MotB|clkcount[9]     ;
; encoder:MotL|clkcount[9]                ; Merged with encoder:MotB|clkcount[9]     ;
; encoder:MotR|clkcount[9]                ; Merged with encoder:MotB|clkcount[9]     ;
; encoder:OdoL|clkcount[9]                ; Merged with encoder:MotB|clkcount[9]     ;
; encoder:OdoR|clkcount[9]                ; Merged with encoder:MotB|clkcount[9]     ;
; encoder:MotFH|clkcount[7]               ; Merged with encoder:MotB|clkcount[7]     ;
; encoder:MotFV|clkcount[7]               ; Merged with encoder:MotB|clkcount[7]     ;
; encoder:MotL|clkcount[7]                ; Merged with encoder:MotB|clkcount[7]     ;
; encoder:MotR|clkcount[7]                ; Merged with encoder:MotB|clkcount[7]     ;
; encoder:OdoL|clkcount[7]                ; Merged with encoder:MotB|clkcount[7]     ;
; encoder:OdoR|clkcount[7]                ; Merged with encoder:MotB|clkcount[7]     ;
; encoder:MotFH|clkcount[6]               ; Merged with encoder:MotB|clkcount[6]     ;
; encoder:MotFV|clkcount[6]               ; Merged with encoder:MotB|clkcount[6]     ;
; encoder:MotL|clkcount[6]                ; Merged with encoder:MotB|clkcount[6]     ;
; encoder:MotR|clkcount[6]                ; Merged with encoder:MotB|clkcount[6]     ;
; encoder:OdoL|clkcount[6]                ; Merged with encoder:MotB|clkcount[6]     ;
; encoder:OdoR|clkcount[6]                ; Merged with encoder:MotB|clkcount[6]     ;
; encoder:MotFH|clkcount[4]               ; Merged with encoder:MotB|clkcount[4]     ;
; encoder:MotFV|clkcount[4]               ; Merged with encoder:MotB|clkcount[4]     ;
; encoder:MotL|clkcount[4]                ; Merged with encoder:MotB|clkcount[4]     ;
; encoder:MotR|clkcount[4]                ; Merged with encoder:MotB|clkcount[4]     ;
; encoder:OdoL|clkcount[4]                ; Merged with encoder:MotB|clkcount[4]     ;
; encoder:OdoR|clkcount[4]                ; Merged with encoder:MotB|clkcount[4]     ;
; encoder:MotFH|clkcount[31]              ; Merged with encoder:MotB|clkcount[31]    ;
; encoder:MotFV|clkcount[31]              ; Merged with encoder:MotB|clkcount[31]    ;
; encoder:MotL|clkcount[31]               ; Merged with encoder:MotB|clkcount[31]    ;
; encoder:MotR|clkcount[31]               ; Merged with encoder:MotB|clkcount[31]    ;
; encoder:OdoL|clkcount[31]               ; Merged with encoder:MotB|clkcount[31]    ;
; encoder:OdoR|clkcount[31]               ; Merged with encoder:MotB|clkcount[31]    ;
; encoder:MotFH|clkcount[30]              ; Merged with encoder:MotB|clkcount[30]    ;
; encoder:MotFV|clkcount[30]              ; Merged with encoder:MotB|clkcount[30]    ;
; encoder:MotL|clkcount[30]               ; Merged with encoder:MotB|clkcount[30]    ;
; encoder:MotR|clkcount[30]               ; Merged with encoder:MotB|clkcount[30]    ;
; encoder:OdoL|clkcount[30]               ; Merged with encoder:MotB|clkcount[30]    ;
; encoder:OdoR|clkcount[30]               ; Merged with encoder:MotB|clkcount[30]    ;
; encoder:MotFH|clkcount[29]              ; Merged with encoder:MotB|clkcount[29]    ;
; encoder:MotFV|clkcount[29]              ; Merged with encoder:MotB|clkcount[29]    ;
; encoder:MotL|clkcount[29]               ; Merged with encoder:MotB|clkcount[29]    ;
; encoder:MotR|clkcount[29]               ; Merged with encoder:MotB|clkcount[29]    ;
; encoder:OdoL|clkcount[29]               ; Merged with encoder:MotB|clkcount[29]    ;
; encoder:OdoR|clkcount[29]               ; Merged with encoder:MotB|clkcount[29]    ;
; encoder:MotFH|clkcount[28]              ; Merged with encoder:MotB|clkcount[28]    ;
; encoder:MotFV|clkcount[28]              ; Merged with encoder:MotB|clkcount[28]    ;
; encoder:MotL|clkcount[28]               ; Merged with encoder:MotB|clkcount[28]    ;
; encoder:MotR|clkcount[28]               ; Merged with encoder:MotB|clkcount[28]    ;
; encoder:OdoL|clkcount[28]               ; Merged with encoder:MotB|clkcount[28]    ;
; encoder:OdoR|clkcount[28]               ; Merged with encoder:MotB|clkcount[28]    ;
; encoder:MotFH|clkcount[27]              ; Merged with encoder:MotB|clkcount[27]    ;
; encoder:MotFV|clkcount[27]              ; Merged with encoder:MotB|clkcount[27]    ;
; encoder:MotL|clkcount[27]               ; Merged with encoder:MotB|clkcount[27]    ;
; encoder:MotR|clkcount[27]               ; Merged with encoder:MotB|clkcount[27]    ;
; encoder:OdoL|clkcount[27]               ; Merged with encoder:MotB|clkcount[27]    ;
; encoder:OdoR|clkcount[27]               ; Merged with encoder:MotB|clkcount[27]    ;
; encoder:MotFH|clkcount[26]              ; Merged with encoder:MotB|clkcount[26]    ;
; encoder:MotFV|clkcount[26]              ; Merged with encoder:MotB|clkcount[26]    ;
; encoder:MotL|clkcount[26]               ; Merged with encoder:MotB|clkcount[26]    ;
; encoder:MotR|clkcount[26]               ; Merged with encoder:MotB|clkcount[26]    ;
; encoder:OdoL|clkcount[26]               ; Merged with encoder:MotB|clkcount[26]    ;
; encoder:OdoR|clkcount[26]               ; Merged with encoder:MotB|clkcount[26]    ;
; encoder:MotFH|clkcount[25]              ; Merged with encoder:MotB|clkcount[25]    ;
; encoder:MotFV|clkcount[25]              ; Merged with encoder:MotB|clkcount[25]    ;
; encoder:MotL|clkcount[25]               ; Merged with encoder:MotB|clkcount[25]    ;
; encoder:MotR|clkcount[25]               ; Merged with encoder:MotB|clkcount[25]    ;
; encoder:OdoL|clkcount[25]               ; Merged with encoder:MotB|clkcount[25]    ;
; encoder:OdoR|clkcount[25]               ; Merged with encoder:MotB|clkcount[25]    ;
; encoder:MotFH|clkcount[24]              ; Merged with encoder:MotB|clkcount[24]    ;
; encoder:MotFV|clkcount[24]              ; Merged with encoder:MotB|clkcount[24]    ;
; encoder:MotL|clkcount[24]               ; Merged with encoder:MotB|clkcount[24]    ;
; encoder:MotR|clkcount[24]               ; Merged with encoder:MotB|clkcount[24]    ;
; encoder:OdoL|clkcount[24]               ; Merged with encoder:MotB|clkcount[24]    ;
; encoder:OdoR|clkcount[24]               ; Merged with encoder:MotB|clkcount[24]    ;
; encoder:MotFH|clkcount[23]              ; Merged with encoder:MotB|clkcount[23]    ;
; encoder:MotFV|clkcount[23]              ; Merged with encoder:MotB|clkcount[23]    ;
; encoder:MotL|clkcount[23]               ; Merged with encoder:MotB|clkcount[23]    ;
; encoder:MotR|clkcount[23]               ; Merged with encoder:MotB|clkcount[23]    ;
; encoder:OdoL|clkcount[23]               ; Merged with encoder:MotB|clkcount[23]    ;
; encoder:OdoR|clkcount[23]               ; Merged with encoder:MotB|clkcount[23]    ;
; encoder:MotFH|clkcount[22]              ; Merged with encoder:MotB|clkcount[22]    ;
; encoder:MotFV|clkcount[22]              ; Merged with encoder:MotB|clkcount[22]    ;
; encoder:MotL|clkcount[22]               ; Merged with encoder:MotB|clkcount[22]    ;
; encoder:MotR|clkcount[22]               ; Merged with encoder:MotB|clkcount[22]    ;
; encoder:OdoL|clkcount[22]               ; Merged with encoder:MotB|clkcount[22]    ;
; encoder:OdoR|clkcount[22]               ; Merged with encoder:MotB|clkcount[22]    ;
; encoder:MotFH|clkcount[21]              ; Merged with encoder:MotB|clkcount[21]    ;
; encoder:MotFV|clkcount[21]              ; Merged with encoder:MotB|clkcount[21]    ;
; encoder:MotL|clkcount[21]               ; Merged with encoder:MotB|clkcount[21]    ;
; encoder:MotR|clkcount[21]               ; Merged with encoder:MotB|clkcount[21]    ;
; encoder:OdoL|clkcount[21]               ; Merged with encoder:MotB|clkcount[21]    ;
; encoder:OdoR|clkcount[21]               ; Merged with encoder:MotB|clkcount[21]    ;
; encoder:MotFH|clkcount[19]              ; Merged with encoder:MotB|clkcount[19]    ;
; encoder:MotFV|clkcount[19]              ; Merged with encoder:MotB|clkcount[19]    ;
; encoder:MotL|clkcount[19]               ; Merged with encoder:MotB|clkcount[19]    ;
; encoder:MotR|clkcount[19]               ; Merged with encoder:MotB|clkcount[19]    ;
; encoder:OdoL|clkcount[19]               ; Merged with encoder:MotB|clkcount[19]    ;
; encoder:OdoR|clkcount[19]               ; Merged with encoder:MotB|clkcount[19]    ;
; encoder:MotFH|clkcount[18]              ; Merged with encoder:MotB|clkcount[18]    ;
; encoder:MotFV|clkcount[18]              ; Merged with encoder:MotB|clkcount[18]    ;
; encoder:MotL|clkcount[18]               ; Merged with encoder:MotB|clkcount[18]    ;
; encoder:MotR|clkcount[18]               ; Merged with encoder:MotB|clkcount[18]    ;
; encoder:OdoL|clkcount[18]               ; Merged with encoder:MotB|clkcount[18]    ;
; encoder:OdoR|clkcount[18]               ; Merged with encoder:MotB|clkcount[18]    ;
; encoder:MotFH|clkcount[15]              ; Merged with encoder:MotB|clkcount[15]    ;
; encoder:MotFV|clkcount[15]              ; Merged with encoder:MotB|clkcount[15]    ;
; encoder:MotL|clkcount[15]               ; Merged with encoder:MotB|clkcount[15]    ;
; encoder:MotR|clkcount[15]               ; Merged with encoder:MotB|clkcount[15]    ;
; encoder:OdoL|clkcount[15]               ; Merged with encoder:MotB|clkcount[15]    ;
; encoder:OdoR|clkcount[15]               ; Merged with encoder:MotB|clkcount[15]    ;
; encoder:MotFH|clkcount[14]              ; Merged with encoder:MotB|clkcount[14]    ;
; encoder:MotFV|clkcount[14]              ; Merged with encoder:MotB|clkcount[14]    ;
; encoder:MotL|clkcount[14]               ; Merged with encoder:MotB|clkcount[14]    ;
; encoder:MotR|clkcount[14]               ; Merged with encoder:MotB|clkcount[14]    ;
; encoder:OdoL|clkcount[14]               ; Merged with encoder:MotB|clkcount[14]    ;
; encoder:OdoR|clkcount[14]               ; Merged with encoder:MotB|clkcount[14]    ;
; encoder:MotFH|clkcount[13]              ; Merged with encoder:MotB|clkcount[13]    ;
; encoder:MotFV|clkcount[13]              ; Merged with encoder:MotB|clkcount[13]    ;
; encoder:MotL|clkcount[13]               ; Merged with encoder:MotB|clkcount[13]    ;
; encoder:MotR|clkcount[13]               ; Merged with encoder:MotB|clkcount[13]    ;
; encoder:OdoL|clkcount[13]               ; Merged with encoder:MotB|clkcount[13]    ;
; encoder:OdoR|clkcount[13]               ; Merged with encoder:MotB|clkcount[13]    ;
; encoder:MotFH|clkcount[11]              ; Merged with encoder:MotB|clkcount[11]    ;
; encoder:MotFV|clkcount[11]              ; Merged with encoder:MotB|clkcount[11]    ;
; encoder:MotL|clkcount[11]               ; Merged with encoder:MotB|clkcount[11]    ;
; encoder:MotR|clkcount[11]               ; Merged with encoder:MotB|clkcount[11]    ;
; encoder:OdoL|clkcount[11]               ; Merged with encoder:MotB|clkcount[11]    ;
; encoder:OdoR|clkcount[11]               ; Merged with encoder:MotB|clkcount[11]    ;
; encoder:MotFH|clkcount[10]              ; Merged with encoder:MotB|clkcount[10]    ;
; encoder:MotFV|clkcount[10]              ; Merged with encoder:MotB|clkcount[10]    ;
; encoder:MotL|clkcount[10]               ; Merged with encoder:MotB|clkcount[10]    ;
; encoder:MotR|clkcount[10]               ; Merged with encoder:MotB|clkcount[10]    ;
; encoder:OdoL|clkcount[10]               ; Merged with encoder:MotB|clkcount[10]    ;
; encoder:OdoR|clkcount[10]               ; Merged with encoder:MotB|clkcount[10]    ;
; encoder:MotFH|clkcount[8]               ; Merged with encoder:MotB|clkcount[8]     ;
; encoder:MotFV|clkcount[8]               ; Merged with encoder:MotB|clkcount[8]     ;
; encoder:MotL|clkcount[8]                ; Merged with encoder:MotB|clkcount[8]     ;
; encoder:MotR|clkcount[8]                ; Merged with encoder:MotB|clkcount[8]     ;
; encoder:OdoL|clkcount[8]                ; Merged with encoder:MotB|clkcount[8]     ;
; encoder:OdoR|clkcount[8]                ; Merged with encoder:MotB|clkcount[8]     ;
; encoder:MotFH|clkcount[5]               ; Merged with encoder:MotB|clkcount[5]     ;
; encoder:MotFV|clkcount[5]               ; Merged with encoder:MotB|clkcount[5]     ;
; encoder:MotL|clkcount[5]                ; Merged with encoder:MotB|clkcount[5]     ;
; encoder:MotR|clkcount[5]                ; Merged with encoder:MotB|clkcount[5]     ;
; encoder:OdoL|clkcount[5]                ; Merged with encoder:MotB|clkcount[5]     ;
; encoder:OdoR|clkcount[5]                ; Merged with encoder:MotB|clkcount[5]     ;
; encoder:MotFH|clkcount[3]               ; Merged with encoder:MotB|clkcount[3]     ;
; encoder:MotFV|clkcount[3]               ; Merged with encoder:MotB|clkcount[3]     ;
; encoder:MotL|clkcount[3]                ; Merged with encoder:MotB|clkcount[3]     ;
; encoder:MotR|clkcount[3]                ; Merged with encoder:MotB|clkcount[3]     ;
; encoder:OdoL|clkcount[3]                ; Merged with encoder:MotB|clkcount[3]     ;
; encoder:OdoR|clkcount[3]                ; Merged with encoder:MotB|clkcount[3]     ;
; encoder:MotFH|clkcount[2]               ; Merged with encoder:MotB|clkcount[2]     ;
; encoder:MotFV|clkcount[2]               ; Merged with encoder:MotB|clkcount[2]     ;
; encoder:MotL|clkcount[2]                ; Merged with encoder:MotB|clkcount[2]     ;
; encoder:MotR|clkcount[2]                ; Merged with encoder:MotB|clkcount[2]     ;
; encoder:OdoL|clkcount[2]                ; Merged with encoder:MotB|clkcount[2]     ;
; encoder:OdoR|clkcount[2]                ; Merged with encoder:MotB|clkcount[2]     ;
; encoder:MotFH|clkcount[1]               ; Merged with encoder:MotB|clkcount[1]     ;
; encoder:MotFV|clkcount[1]               ; Merged with encoder:MotB|clkcount[1]     ;
; encoder:MotL|clkcount[1]                ; Merged with encoder:MotB|clkcount[1]     ;
; encoder:MotR|clkcount[1]                ; Merged with encoder:MotB|clkcount[1]     ;
; encoder:OdoL|clkcount[1]                ; Merged with encoder:MotB|clkcount[1]     ;
; encoder:OdoR|clkcount[1]                ; Merged with encoder:MotB|clkcount[1]     ;
; encoder:MotFH|clkcount[0]               ; Merged with encoder:MotB|clkcount[0]     ;
; encoder:MotFV|clkcount[0]               ; Merged with encoder:MotB|clkcount[0]     ;
; encoder:MotL|clkcount[0]                ; Merged with encoder:MotB|clkcount[0]     ;
; encoder:MotR|clkcount[0]                ; Merged with encoder:MotB|clkcount[0]     ;
; encoder:OdoL|clkcount[0]                ; Merged with encoder:MotB|clkcount[0]     ;
; encoder:OdoR|clkcount[0]                ; Merged with encoder:MotB|clkcount[0]     ;
; encoder:MotFH|resetCounters             ; Merged with encoder:MotB|resetCounters   ;
; encoder:MotFV|resetCounters             ; Merged with encoder:MotB|resetCounters   ;
; encoder:MotL|resetCounters              ; Merged with encoder:MotB|resetCounters   ;
; encoder:MotR|resetCounters              ; Merged with encoder:MotB|resetCounters   ;
; encoder:OdoL|resetCounters              ; Merged with encoder:MotB|resetCounters   ;
; encoder:OdoR|resetCounters              ; Merged with encoder:MotB|resetCounters   ;
; sonars:back|triggerCount[0]             ; Merged with sonars:back|triggerDelay[0]  ;
; sonars:back|triggerCount[1]             ; Merged with sonars:back|triggerDelay[1]  ;
; MySPI:MySPI_instance|SPI_state~2        ; Lost fanout                              ;
; MySPI:MySPI_instance|SPI_state~3        ; Lost fanout                              ;
; MySPI:MySPI_instance|SPI_state~4        ; Lost fanout                              ;
; MySPI:MySPI_instance|SPI_state~5        ; Lost fanout                              ;
; sonars:front|active.00                  ; Merged with sonars:back|active.00        ;
; sonars:front|triggers[0]                ; Merged with sonars:back|triggers[0]      ;
; sonars:front|active.10                  ; Merged with sonars:back|active.10        ;
; sonars:front|triggers[1]                ; Merged with sonars:back|triggers[1]      ;
; sonars:front|triggers[2]                ; Merged with sonars:back|triggers[2]      ;
; sonars:front|active.01                  ; Merged with sonars:back|active.01        ;
; Total Number of Removed Registers = 290 ;                                          ;
+-----------------------------------------+------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1769  ;
; Number of registers using Synchronous Clear  ; 176   ;
; Number of registers using Synchronous Load   ; 86    ;
; Number of registers using Asynchronous Clear ; 1213  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 866   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                        ; Fan out ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; encoder:MotB|resetCounters                                                                                                                                                                                                                               ; 448     ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo            ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                           ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                           ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]                                                                           ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[13]                                                                           ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                            ; 1       ;
; Total number of inverted registers = 18                                                                                                                                                                                                                  ;         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |robinsun_fpga|MySPI:MySPI_instance|SPI_counter[1] ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |robinsun_fpga|sonars:front|triggers[2]            ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |robinsun_fpga|MySPI:MySPI_instance|Config[4]      ;
; 4:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |robinsun_fpga|sonars:back|count1[6]               ;
; 4:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |robinsun_fpga|sonars:back|count2[15]              ;
; 4:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |robinsun_fpga|sonars:back|count3[13]              ;
; 4:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |robinsun_fpga|sonars:front|count1[16]             ;
; 4:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |robinsun_fpga|sonars:front|count3[19]             ;
; 4:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |robinsun_fpga|sonars:front|count2[0]              ;
; 14:1               ; 7 bits    ; 63 LEs        ; 56 LEs               ; 7 LEs                  ; Yes        ; |robinsun_fpga|MySPI:MySPI_instance|SPI_data[10]   ;
; 22:1               ; 2 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |robinsun_fpga|MySPI:MySPI_instance|SPI_data[3]    ;
; 22:1               ; 5 bits    ; 70 LEs        ; 70 LEs               ; 0 LEs                  ; Yes        ; |robinsun_fpga|MySPI:MySPI_instance|SPI_data[5]    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MySPI:MySPI_instance ;
+----------------+-----------------+--------------------------------+
; Parameter Name ; Value           ; Type                           ;
+----------------+-----------------+--------------------------------+
; A_Config       ; 000000000000000 ; Unsigned Binary                ;
; A_Status       ; 000000000000001 ; Unsigned Binary                ;
; A_dirR         ; 000000000100001 ; Unsigned Binary                ;
; A_speedR       ; 000000000100010 ; Unsigned Binary                ;
; A_dirL         ; 000000000110001 ; Unsigned Binary                ;
; A_speedL       ; 000000000110010 ; Unsigned Binary                ;
; A_dirOdoR      ; 000000000100101 ; Unsigned Binary                ;
; A_speedOdoR    ; 000000000100110 ; Unsigned Binary                ;
; A_dirOdoL      ; 000000000110101 ; Unsigned Binary                ;
; A_speedOdoL    ; 000000000110110 ; Unsigned Binary                ;
; A_speedB       ; 000000001010000 ; Unsigned Binary                ;
; A_dirB         ; 000000001010001 ; Unsigned Binary                ;
; A_speedFH      ; 000000001010010 ; Unsigned Binary                ;
; A_dirFH        ; 000000001010011 ; Unsigned Binary                ;
; A_speedFV      ; 000000001010100 ; Unsigned Binary                ;
; A_dirFV        ; 000000001010101 ; Unsigned Binary                ;
; A_sonar12      ; 000000001000001 ; Unsigned Binary                ;
; A_sonar34      ; 000000001000010 ; Unsigned Binary                ;
; A_sonar56      ; 000000001000011 ; Unsigned Binary                ;
+----------------+-----------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                        ;
+-------------------------------------------------+-----------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                               ; Type           ;
+-------------------------------------------------+-----------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                       ; String         ;
; sld_node_info                                   ; 805334528                                           ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                     ; String         ;
; SLD_IP_VERSION                                  ; 6                                                   ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                   ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                   ; Signed Integer ;
; sld_data_bits                                   ; 29                                                  ; Untyped        ;
; sld_trigger_bits                                ; 29                                                  ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                  ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                               ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                               ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                   ; Untyped        ;
; sld_sample_depth                                ; 8192                                                ; Untyped        ;
; sld_segment_size                                ; 8192                                                ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                ; Untyped        ;
; sld_state_bits                                  ; 11                                                  ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                   ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                   ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                   ; Signed Integer ;
; sld_trigger_level                               ; 1                                                   ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                   ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                   ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                   ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                   ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                   ; Signed Integer ;
; sld_advanced_trigger_entity                     ; sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d, ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                   ; Untyped        ;
; sld_enable_advanced_trigger                     ; 1                                                   ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                ; String         ;
; sld_inversion_mask_length                       ; 27                                                  ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000                         ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                   ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                           ; String         ;
; sld_state_flow_use_generated                    ; 0                                                   ; Untyped        ;
; sld_current_resource_width                      ; 1                                                   ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                 ; Untyped        ;
; sld_storage_qualifier_bits                      ; 29                                                  ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                   ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                 ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                   ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                   ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                               ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                   ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                   ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                   ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div4 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                ;
; LPM_WIDTHD             ; 12             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_ckm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div2 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                ;
; LPM_WIDTHD             ; 12             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_ckm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                ;
; LPM_WIDTHD             ; 12             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_ckm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div5 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                ;
; LPM_WIDTHD             ; 12             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_ckm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div3 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                ;
; LPM_WIDTHD             ; 12             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_ckm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div1 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                ;
; LPM_WIDTHD             ; 12             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_ckm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MySPI:MySPI_instance"                                                                       ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Config[5..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Config[7]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 29                  ; 29               ; 8192         ; 1        ; continuous             ; sequential           ; 1                  ; 1                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 126                         ;
; cycloneiii_ff         ; 937                         ;
;     CLR               ; 501                         ;
;     CLR SCLR          ; 7                           ;
;     ENA               ; 27                          ;
;     ENA CLR           ; 238                         ;
;     ENA CLR SCLR      ; 120                         ;
;     ENA SLD           ; 14                          ;
;     SCLR              ; 1                           ;
;     SLD               ; 2                           ;
;     plain             ; 27                          ;
; cycloneiii_io_obuf    ; 48                          ;
; cycloneiii_lcell_comb ; 3156                        ;
;     arith             ; 1574                        ;
;         2 data inputs ; 654                         ;
;         3 data inputs ; 920                         ;
;     normal            ; 1582                        ;
;         0 data inputs ; 55                          ;
;         1 data inputs ; 68                          ;
;         2 data inputs ; 754                         ;
;         3 data inputs ; 50                          ;
;         4 data inputs ; 655                         ;
;                       ;                             ;
; Max LUT depth         ; 30.80                       ;
; Average LUT depth     ; 14.97                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                        ;
+----------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+
; Name                 ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                   ; Details ;
+----------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+
; CLOCK_50             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLOCK_50                            ; N/A     ;
; GPIO1[18]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO1[18]                           ; N/A     ;
; GPIO1[18]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO1[18]                           ; N/A     ;
; GPIO1[19]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO1[19]                           ; N/A     ;
; GPIO1[19]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO1[19]                           ; N/A     ;
; GPIO1[20]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO1[20]                           ; N/A     ;
; GPIO1[20]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO1[20]                           ; N/A     ;
; GPIO1[21]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO1[21]                           ; N/A     ;
; GPIO1[21]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO1[21]                           ; N/A     ;
; GPIO1[22]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO1[22]                           ; N/A     ;
; GPIO1[22]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO1[22]                           ; N/A     ;
; GPIO1[23]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO1[23]                           ; N/A     ;
; GPIO1[23]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO1[23]                           ; N/A     ;
; S4S                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO1[19]                           ; N/A     ;
; S4S                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO1[19]                           ; N/A     ;
; S5S                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO1[21]                           ; N/A     ;
; S5S                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO1[21]                           ; N/A     ;
; S6S                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO1[23]                           ; N/A     ;
; S6S                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO1[23]                           ; N/A     ;
; sonars:back|R1[0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sonars:back|R1[0]                   ; N/A     ;
; sonars:back|R1[0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sonars:back|R1[0]                   ; N/A     ;
; sonars:back|R1[10]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sonars:back|R1[10]                  ; N/A     ;
; sonars:back|R1[10]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sonars:back|R1[10]                  ; N/A     ;
; sonars:back|R1[11]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sonars:back|R1[11]                  ; N/A     ;
; sonars:back|R1[11]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sonars:back|R1[11]                  ; N/A     ;
; sonars:back|R1[12]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sonars:back|R1[12]                  ; N/A     ;
; sonars:back|R1[12]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sonars:back|R1[12]                  ; N/A     ;
; sonars:back|R1[13]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sonars:back|R1[13]                  ; N/A     ;
; sonars:back|R1[13]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sonars:back|R1[13]                  ; N/A     ;
; sonars:back|R1[14]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sonars:back|R1[14]                  ; N/A     ;
; sonars:back|R1[14]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sonars:back|R1[14]                  ; N/A     ;
; sonars:back|R1[15]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sonars:back|R1[15]                  ; N/A     ;
; sonars:back|R1[15]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sonars:back|R1[15]                  ; N/A     ;
; sonars:back|R1[16]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sonars:back|R1[16]                  ; N/A     ;
; sonars:back|R1[16]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sonars:back|R1[16]                  ; N/A     ;
; sonars:back|R1[17]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sonars:back|R1[17]                  ; N/A     ;
; sonars:back|R1[17]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sonars:back|R1[17]                  ; N/A     ;
; sonars:back|R1[18]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sonars:back|R1[18]                  ; N/A     ;
; sonars:back|R1[18]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sonars:back|R1[18]                  ; N/A     ;
; sonars:back|R1[19]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sonars:back|R1[19]                  ; N/A     ;
; sonars:back|R1[19]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sonars:back|R1[19]                  ; N/A     ;
; sonars:back|R1[1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sonars:back|R1[1]                   ; N/A     ;
; sonars:back|R1[1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sonars:back|R1[1]                   ; N/A     ;
; sonars:back|R1[2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sonars:back|R1[2]                   ; N/A     ;
; sonars:back|R1[2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sonars:back|R1[2]                   ; N/A     ;
; sonars:back|R1[3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sonars:back|R1[3]                   ; N/A     ;
; sonars:back|R1[3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sonars:back|R1[3]                   ; N/A     ;
; sonars:back|R1[4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sonars:back|R1[4]                   ; N/A     ;
; sonars:back|R1[4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sonars:back|R1[4]                   ; N/A     ;
; sonars:back|R1[5]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sonars:back|R1[5]                   ; N/A     ;
; sonars:back|R1[5]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sonars:back|R1[5]                   ; N/A     ;
; sonars:back|R1[6]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sonars:back|R1[6]                   ; N/A     ;
; sonars:back|R1[6]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sonars:back|R1[6]                   ; N/A     ;
; sonars:back|R1[7]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sonars:back|R1[7]                   ; N/A     ;
; sonars:back|R1[7]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sonars:back|R1[7]                   ; N/A     ;
; sonars:back|R1[8]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sonars:back|R1[8]                   ; N/A     ;
; sonars:back|R1[8]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sonars:back|R1[8]                   ; N/A     ;
; sonars:back|R1[9]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sonars:back|R1[9]                   ; N/A     ;
; sonars:back|R1[9]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sonars:back|R1[9]                   ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
+----------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Web Edition
    Info: Processing started: Mon Mar 28 15:41:32 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off robinsun-fpga -c robinsun-fpga
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Warning (10229): Verilog HDL Expression warning at sonars.sv(56): truncated literal to match 9 bits
Info (12021): Found 1 design units, including 1 entities, in source file sonars.sv
    Info (12023): Found entity 1: sonars
Info (12021): Found 1 design units, including 1 entities, in source file robinsun_fpga.sv
    Info (12023): Found entity 1: robinsun_fpga
Info (12021): Found 1 design units, including 1 entities, in source file myspi.sv
    Info (12023): Found entity 1: MySPI
Info (12021): Found 1 design units, including 1 entities, in source file encoder.sv
    Info (12023): Found entity 1: encoder
Info (12127): Elaborating entity "robinsun_fpga" for the top level hierarchy
Warning (10858): Verilog HDL warning at robinsun_fpga.sv(90): object PIC32_INT1 used but never assigned
Warning (10858): Verilog HDL warning at robinsun_fpga.sv(90): object PIC32_INT2 used but never assigned
Warning (10036): Verilog HDL or VHDL warning at robinsun_fpga.sv(125): object "START" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at robinsun_fpga.sv(125): object "PARASOL" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at robinsun_fpga.sv(202): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at robinsun_fpga.sv(203): truncated value with size 32 to match size of target (8)
Warning (10030): Net "PIC32_INT1" at robinsun_fpga.sv(90) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "PIC32_INT2" at robinsun_fpga.sv(90) has no driver or initial value, using a default initial value '0'
Warning (10034): Output port "LED" at robinsun_fpga.sv(49) has no driver
Warning (10034): Output port "LCDLTM_B" at robinsun_fpga.sv(67) has no driver
Warning (10034): Output port "LCDLTM_G" at robinsun_fpga.sv(69) has no driver
Warning (10034): Output port "LCDLTM_R" at robinsun_fpga.sv(73) has no driver
Warning (10034): Output port "LCDLTM_ADC_DCLK" at robinsun_fpga.sv(63) has no driver
Warning (10034): Output port "LCDLTM_ADC_DIN" at robinsun_fpga.sv(64) has no driver
Warning (10034): Output port "LCDLTM_DEN" at robinsun_fpga.sv(68) has no driver
Warning (10034): Output port "LCDLTM_GREST" at robinsun_fpga.sv(70) has no driver
Warning (10034): Output port "LCDLTM_HD" at robinsun_fpga.sv(71) has no driver
Warning (10034): Output port "LCDLTM_NCLK" at robinsun_fpga.sv(72) has no driver
Warning (10034): Output port "LCDLTM_SCEN" at robinsun_fpga.sv(74) has no driver
Warning (10034): Output port "LCDLTM_VD" at robinsun_fpga.sv(76) has no driver
Warning (10665): Bidirectional port "GPIO_2[9]" at robinsun_fpga.sv(58) has a one-way connection to bidirectional port "GPIO1[32]"
Warning (10665): Bidirectional port "GPIO_2[8]" at robinsun_fpga.sv(58) has a one-way connection to bidirectional port "GPIO1[31]"
Warning (10665): Bidirectional port "GPIO_2[6]" at robinsun_fpga.sv(58) has a one-way connection to bidirectional port "GPIO1[30]"
Info (12128): Elaborating entity "encoder" for hierarchy "encoder:MotR"
Info (12128): Elaborating entity "sonars" for hierarchy "sonars:front"
Info (12128): Elaborating entity "MySPI" for hierarchy "MySPI:MySPI_instance"
Warning (10230): Verilog HDL assignment warning at MySPI.sv(121): truncated value with size 32 to match size of target (4)
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_kap.tdf
    Info (12023): Found entity 1: sld_ela_trigger_kap
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d.v
    Info (12023): Found entity 1: sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g124.tdf
    Info (12023): Found entity 1: altsyncram_g124
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_vsc.tdf
    Info (12023): Found entity 1: mux_vsc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_lgi.tdf
    Info (12023): Found entity 1: cntr_lgi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_o9j.tdf
    Info (12023): Found entity 1: cntr_o9j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_igi.tdf
    Info (12023): Found entity 1: cntr_igi
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): 2016.03.28.15:42:02 Progress: Loading slde840da38/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde840da38/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde840da38/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde840da38/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde840da38/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/slde840da38/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde840da38/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter
Info (278001): Inferred 6 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div4"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div2"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div5"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div3"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div1"
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div4"
Info (12133): Instantiated megafunction "lpm_divide:Div4" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "20"
    Info (12134): Parameter "LPM_WIDTHD" = "12"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ckm.tdf
    Info (12023): Found entity 1: lpm_divide_ckm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_4nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_4nh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_s9f.tdf
    Info (12023): Found entity 1: alt_u_div_s9f
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO1[12]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO1[14]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO1[16]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO1[18]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO1[20]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO1[22]" and its non-tri-state driver.
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "GPIO_2[0]" has no driver
    Warning (13040): bidirectional pin "GPIO_2[2]" has no driver
    Warning (13040): bidirectional pin "GPIO_2[3]" has no driver
    Warning (13040): bidirectional pin "GPIO_2[6]" has no driver
    Warning (13040): bidirectional pin "GPIO_2[8]" has no driver
    Warning (13040): bidirectional pin "GPIO_2[9]" has no driver
    Warning (13040): bidirectional pin "GPIO_2[10]" has no driver
    Warning (13040): bidirectional pin "GPIO1[0]" has no driver
    Warning (13040): bidirectional pin "GPIO1[1]" has no driver
    Warning (13040): bidirectional pin "GPIO1[2]" has no driver
    Warning (13040): bidirectional pin "GPIO1[3]" has no driver
    Warning (13040): bidirectional pin "GPIO1[4]" has no driver
    Warning (13040): bidirectional pin "GPIO1[5]" has no driver
    Warning (13040): bidirectional pin "GPIO1[6]" has no driver
    Warning (13040): bidirectional pin "GPIO1[7]" has no driver
    Warning (13040): bidirectional pin "GPIO1[8]" has no driver
    Warning (13040): bidirectional pin "GPIO1[9]" has no driver
    Warning (13040): bidirectional pin "GPIO1[10]" has no driver
    Warning (13040): bidirectional pin "GPIO1[11]" has no driver
    Warning (13040): bidirectional pin "GPIO1[13]" has no driver
    Warning (13040): bidirectional pin "GPIO1[15]" has no driver
    Warning (13040): bidirectional pin "GPIO1[17]" has no driver
    Warning (13040): bidirectional pin "GPIO1[19]" has no driver
    Warning (13040): bidirectional pin "GPIO1[21]" has no driver
    Warning (13040): bidirectional pin "GPIO1[23]" has no driver
    Warning (13040): bidirectional pin "GPIO1[29]" has no driver
    Warning (13040): bidirectional pin "GPIO_2[11]" has no driver
    Warning (13040): bidirectional pin "GPIO_2[12]" has no driver
    Warning (13040): bidirectional pin "LCDLTM_SDA" has no driver
    Warning (13040): bidirectional pin "GPIO1[24]" has no driver
    Warning (13040): bidirectional pin "GPIO1[25]" has no driver
    Warning (13040): bidirectional pin "GPIO1[26]" has no driver
    Warning (13040): bidirectional pin "GPIO1[27]" has no driver
    Warning (13040): bidirectional pin "GPIO1[28]" has no driver
    Warning (13040): bidirectional pin "GPIO1[33]" has no driver
Warning (13032): The following tri-state nodes are fed by constants
    Warning (13033): The pin "GPIO_2[4]" is fed by GND
    Warning (13033): The pin "GPIO_2[5]" is fed by GND
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GPIO1[12]~synth"
    Warning (13010): Node "GPIO1[14]~synth"
    Warning (13010): Node "GPIO1[16]~synth"
    Warning (13010): Node "GPIO1[18]~synth"
    Warning (13010): Node "GPIO1[20]~synth"
    Warning (13010): Node "GPIO1[22]~synth"
    Warning (13010): Node "PIC32_C1TX~synth"
    Warning (13010): Node "PIC32_SCL3A~synth"
    Warning (13010): Node "PIC32_SDA3A~synth"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LED[0]" is stuck at GND
    Warning (13410): Pin "LED[1]" is stuck at GND
    Warning (13410): Pin "LED[2]" is stuck at GND
    Warning (13410): Pin "LED[3]" is stuck at GND
    Warning (13410): Pin "LED[4]" is stuck at GND
    Warning (13410): Pin "LED[5]" is stuck at GND
    Warning (13410): Pin "LED[6]" is stuck at GND
    Warning (13410): Pin "LED[7]" is stuck at GND
    Warning (13410): Pin "LCDLTM_ADC_DCLK" is stuck at GND
    Warning (13410): Pin "LCDLTM_ADC_DIN" is stuck at GND
    Warning (13410): Pin "LCDLTM_B[0]" is stuck at GND
    Warning (13410): Pin "LCDLTM_B[1]" is stuck at GND
    Warning (13410): Pin "LCDLTM_B[2]" is stuck at GND
    Warning (13410): Pin "LCDLTM_B[3]" is stuck at GND
    Warning (13410): Pin "LCDLTM_B[4]" is stuck at GND
    Warning (13410): Pin "LCDLTM_B[5]" is stuck at GND
    Warning (13410): Pin "LCDLTM_B[6]" is stuck at GND
    Warning (13410): Pin "LCDLTM_B[7]" is stuck at GND
    Warning (13410): Pin "LCDLTM_DEN" is stuck at GND
    Warning (13410): Pin "LCDLTM_G[0]" is stuck at GND
    Warning (13410): Pin "LCDLTM_G[1]" is stuck at GND
    Warning (13410): Pin "LCDLTM_G[2]" is stuck at GND
    Warning (13410): Pin "LCDLTM_G[3]" is stuck at GND
    Warning (13410): Pin "LCDLTM_G[4]" is stuck at GND
    Warning (13410): Pin "LCDLTM_G[5]" is stuck at GND
    Warning (13410): Pin "LCDLTM_G[6]" is stuck at GND
    Warning (13410): Pin "LCDLTM_G[7]" is stuck at GND
    Warning (13410): Pin "LCDLTM_GREST" is stuck at GND
    Warning (13410): Pin "LCDLTM_HD" is stuck at GND
    Warning (13410): Pin "LCDLTM_NCLK" is stuck at GND
    Warning (13410): Pin "LCDLTM_R[0]" is stuck at GND
    Warning (13410): Pin "LCDLTM_R[1]" is stuck at GND
    Warning (13410): Pin "LCDLTM_R[2]" is stuck at GND
    Warning (13410): Pin "LCDLTM_R[3]" is stuck at GND
    Warning (13410): Pin "LCDLTM_R[4]" is stuck at GND
    Warning (13410): Pin "LCDLTM_R[5]" is stuck at GND
    Warning (13410): Pin "LCDLTM_R[6]" is stuck at GND
    Warning (13410): Pin "LCDLTM_R[7]" is stuck at GND
    Warning (13410): Pin "LCDLTM_SCEN" is stuck at GND
    Warning (13410): Pin "LCDLTM_VD" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Warning (14632): Output pin "pre_syn.bp.S4S" driven by bidirectional pin "GPIO1[19]" cannot be tri-stated
Warning (14632): Output pin "pre_syn.bp.S5S" driven by bidirectional pin "GPIO1[21]" cannot be tri-stated
Warning (14632): Output pin "pre_syn.bp.S6S" driven by bidirectional pin "GPIO1[23]" cannot be tri-stated
Info (17049): 4 registers lost all their fanouts during netlist optimizations.
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 91 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 6 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "GPIO_2_IN[0]"
    Warning (15610): No output dependent on input pin "GPIO_2_IN[1]"
    Warning (15610): No output dependent on input pin "GPIO_2_IN[2]"
    Warning (15610): No output dependent on input pin "LCDLTM_ADC_BUSY"
    Warning (15610): No output dependent on input pin "LCDLTM_ADC_DOUT"
    Warning (15610): No output dependent on input pin "LCDLTM_ADC_PENIRQ_n"
Info (21057): Implemented 4606 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 41 output pins
    Info (21060): Implemented 48 bidirectional pins
    Info (21061): Implemented 4469 logic cells
    Info (21064): Implemented 29 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 132 warnings
    Info: Peak virtual memory: 806 megabytes
    Info: Processing ended: Mon Mar 28 15:42:18 2016
    Info: Elapsed time: 00:00:46
    Info: Total CPU time (on all processors): 00:01:31


