<profile>

<section name = "Vitis HLS Report for 'Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15'" level="0">
<item name = "Date">Fri Mar 28 16:44:20 2025
</item>
<item name = "Version">2024.2 (Build 5238294 on Nov  8 2024)</item>
<item name = "Project">prjhls_awqmul</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xck26-sfvc784-2LV-c</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 1.527 ns, 1.35 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">6, 6, 30.000 ns, 30.000 ns, 5, 5, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_146_1">4, 4, 1, 1, 1, 4, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 22, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 99, -</column>
<column name="Register">-, -, 261, -, -</column>
<specialColumn name="Available">288, 1248, 234240, 117120, 64</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln146_fu_262_p2">+, 0, 0, 10, 3, 1</column>
<column name="icmp_ln146_fu_256_p2">icmp, 0, 0, 12, 3, 4</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_j_4">9, 2, 3, 6</column>
<column name="empty_53_fu_76">9, 2, 32, 64</column>
<column name="empty_54_fu_80">9, 2, 32, 64</column>
<column name="empty_55_fu_84">9, 2, 32, 64</column>
<column name="empty_56_fu_88">9, 2, 32, 64</column>
<column name="empty_57_fu_92">9, 2, 32, 64</column>
<column name="empty_58_fu_96">9, 2, 32, 64</column>
<column name="empty_59_fu_100">9, 2, 32, 64</column>
<column name="empty_fu_72">9, 2, 32, 64</column>
<column name="j_fu_68">9, 2, 3, 6</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="empty_53_fu_76">32, 0, 32, 0</column>
<column name="empty_54_fu_80">32, 0, 32, 0</column>
<column name="empty_55_fu_84">32, 0, 32, 0</column>
<column name="empty_56_fu_88">32, 0, 32, 0</column>
<column name="empty_57_fu_92">32, 0, 32, 0</column>
<column name="empty_58_fu_96">32, 0, 32, 0</column>
<column name="empty_59_fu_100">32, 0, 32, 0</column>
<column name="empty_fu_72">32, 0, 32, 0</column>
<column name="j_fu_68">3, 0, 3, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15, return value</column>
<column name="qscale3_7_promoted">in, 32, ap_none, qscale3_7_promoted, scalar</column>
<column name="qscale3_6_promoted">in, 32, ap_none, qscale3_6_promoted, scalar</column>
<column name="qscale3_1_promoted">in, 32, ap_none, qscale3_1_promoted, scalar</column>
<column name="qscale3_0_promoted">in, 32, ap_none, qscale3_0_promoted, scalar</column>
<column name="qscale3_3_promoted">in, 32, ap_none, qscale3_3_promoted, scalar</column>
<column name="qscale3_2_promoted">in, 32, ap_none, qscale3_2_promoted, scalar</column>
<column name="qscale3_5_promoted">in, 32, ap_none, qscale3_5_promoted, scalar</column>
<column name="qscale3_4_promoted">in, 32, ap_none, qscale3_4_promoted, scalar</column>
<column name="p_out">out, 32, ap_vld, p_out, pointer</column>
<column name="p_out_ap_vld">out, 1, ap_vld, p_out, pointer</column>
<column name="p_out1">out, 32, ap_vld, p_out1, pointer</column>
<column name="p_out1_ap_vld">out, 1, ap_vld, p_out1, pointer</column>
<column name="p_out2">out, 32, ap_vld, p_out2, pointer</column>
<column name="p_out2_ap_vld">out, 1, ap_vld, p_out2, pointer</column>
<column name="p_out3">out, 32, ap_vld, p_out3, pointer</column>
<column name="p_out3_ap_vld">out, 1, ap_vld, p_out3, pointer</column>
<column name="p_out4">out, 32, ap_vld, p_out4, pointer</column>
<column name="p_out4_ap_vld">out, 1, ap_vld, p_out4, pointer</column>
<column name="p_out5">out, 32, ap_vld, p_out5, pointer</column>
<column name="p_out5_ap_vld">out, 1, ap_vld, p_out5, pointer</column>
<column name="p_out6">out, 32, ap_vld, p_out6, pointer</column>
<column name="p_out6_ap_vld">out, 1, ap_vld, p_out6, pointer</column>
<column name="p_out7">out, 32, ap_vld, p_out7, pointer</column>
<column name="p_out7_ap_vld">out, 1, ap_vld, p_out7, pointer</column>
</table>
</item>
</section>
</profile>
