{"vcs1":{"timestamp_begin":1730546111.537148267, "rt":1.74, "ut":0.50, "st":0.29}}
{"vcselab":{"timestamp_begin":1730546113.364380884, "rt":1.13, "ut":0.25, "st":0.19}}
{"link":{"timestamp_begin":1730546114.570802216, "rt":0.42, "ut":0.19, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730546110.809024946}
{"VCS_COMP_START_TIME": 1730546110.809024946}
{"VCS_COMP_END_TIME": 1730546116.283842272}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+SAMPLE +notimingchecks"}
{"vcs1": {"peak_mem": 330424}}
{"stitch_vcselab": {"peak_mem": 215172}}
