read -sv run_verilog_mid/adder_32b_18_66_01f82e827ae7826f78e69661153a89ad.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_18_66_01f82e827ae7826f78e69661153a89ad_yosys.v
