ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_GPIO_Init,"ax",%progbits
  18              		.align	1
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	MX_GPIO_Init:
  26              	.LFB253:
  27              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /* Variable rules */
   3:Core/Src/main.c **** // Grobal Variable  :  grobal, variable...
   4:Core/Src/main.c **** // Local Variable  :  Local, Variable...
   5:Core/Src/main.c **** // Macro  :  MACRO, DEIFNE...
   6:Core/Src/main.c **** /**
   7:Core/Src/main.c ****   ******************************************************************************
   8:Core/Src/main.c ****   * @file           : main.c
   9:Core/Src/main.c ****   * @brief          : Main program body
  10:Core/Src/main.c ****   ******************************************************************************
  11:Core/Src/main.c ****   * @attention
  12:Core/Src/main.c ****   *
  13:Core/Src/main.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  14:Core/Src/main.c ****   * All rights reserved.</center></h2>
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  17:Core/Src/main.c ****   * the "License"; You may not use this file except in compliance with the
  18:Core/Src/main.c ****   * License. You may obtain a copy of the License at:
  19:Core/Src/main.c ****   *                        opensource.org/licenses/BSD-3-Clause
  20:Core/Src/main.c ****   *
  21:Core/Src/main.c ****   ******************************************************************************
  22:Core/Src/main.c ****   */
  23:Core/Src/main.c **** /* USER CODE END Header */
  24:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  25:Core/Src/main.c **** #include "main.h"
  26:Core/Src/main.c **** 
  27:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  28:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  29:Core/Src/main.c **** #include "math.h"
  30:Core/Src/main.c **** #include "stdlib.h"
  31:Core/Src/main.c **** #include "stdio.h"
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s 			page 2


  32:Core/Src/main.c **** #include "stdbool.h"
  33:Core/Src/main.c **** #include "string.h"
  34:Core/Src/main.c **** #include "stdint.h"
  35:Core/Src/main.c **** 
  36:Core/Src/main.c **** #include "stm32f4xx_hal_tim.h"
  37:Core/Src/main.c **** 
  38:Core/Src/main.c **** //#include "ICM_20648.h"
  39:Core/Src/main.c **** //
  40:Core/Src/main.c **** #include "IEH2_4096.h"		//エンコー
  41:Core/Src/main.c **** #include "mouse_ADC.h"
  42:Core/Src/main.c **** #include "LED_Driver.h"
  43:Core/Src/main.c **** #include "IR_Emitter.h"	//発
  44:Core/Src/main.c **** #include "Convert.h"
  45:Core/Src/main.c **** 
  46:Core/Src/main.c **** #include "UI.h"
  47:Core/Src/main.c **** #include "Interrupt.h"
  48:Core/Src/main.c **** #include "Mode.h"
  49:Core/Src/main.c **** 
  50:Core/Src/main.c **** #include "ICM_20648.h"
  51:Core/Src/main.c **** #include "PID_Control.h"
  52:Core/Src/main.c **** #include "Motor_Driver.h"
  53:Core/Src/main.c **** 
  54:Core/Src/main.c **** #include "MicroMouse.h"
  55:Core/Src/main.c **** 
  56:Core/Src/main.c **** //#include <HPP/wrapper.hpp>
  57:Core/Src/main.c **** /* USER CODE END Includes */
  58:Core/Src/main.c **** 
  59:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  60:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  61:Core/Src/main.c **** 
  62:Core/Src/main.c **** /* USER CODE END PTD */
  63:Core/Src/main.c **** 
  64:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  65:Core/Src/main.c **** /* USER CODE BEGIN PD */
  66:Core/Src/main.c **** 
  67:Core/Src/main.c **** 
  68:Core/Src/main.c **** 
  69:Core/Src/main.c **** /*  ---ms---  制御周     */
  70:Core/Src/main.c **** //#define _GNU_SOURCE
  71:Core/Src/main.c **** //#define PI 3.14159265358979323846
  72:Core/Src/main.c **** 
  73:Core/Src/main.c **** /*--調整パラメータ--*/
  74:Core/Src/main.c **** 
  75:Core/Src/main.c **** 
  76:Core/Src/main.c **** /* USER CODE END PD */
  77:Core/Src/main.c **** 
  78:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  79:Core/Src/main.c **** /* USER CODE BEGIN PM */
  80:Core/Src/main.c **** 
  81:Core/Src/main.c **** /* USER CODE END PM */
  82:Core/Src/main.c **** 
  83:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  84:Core/Src/main.c ****  ADC_HandleTypeDef hadc1;
  85:Core/Src/main.c **** ADC_HandleTypeDef hadc2;
  86:Core/Src/main.c **** DMA_HandleTypeDef hdma_adc1;
  87:Core/Src/main.c **** DMA_HandleTypeDef hdma_adc2;
  88:Core/Src/main.c **** 
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s 			page 3


  89:Core/Src/main.c **** SPI_HandleTypeDef hspi3;
  90:Core/Src/main.c **** 
  91:Core/Src/main.c **** TIM_HandleTypeDef htim1;
  92:Core/Src/main.c **** TIM_HandleTypeDef htim2;
  93:Core/Src/main.c **** TIM_HandleTypeDef htim3;
  94:Core/Src/main.c **** TIM_HandleTypeDef htim4;
  95:Core/Src/main.c **** TIM_HandleTypeDef htim5;
  96:Core/Src/main.c **** TIM_HandleTypeDef htim8;
  97:Core/Src/main.c **** 
  98:Core/Src/main.c **** UART_HandleTypeDef huart1;
  99:Core/Src/main.c **** 
 100:Core/Src/main.c **** /* USER CODE BEGIN PV */
 101:Core/Src/main.c **** 
 102:Core/Src/main.c **** /* USER CODE END PV */
 103:Core/Src/main.c **** 
 104:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
 105:Core/Src/main.c **** void SystemClock_Config(void);
 106:Core/Src/main.c **** static void MX_GPIO_Init(void);
 107:Core/Src/main.c **** static void MX_DMA_Init(void);
 108:Core/Src/main.c **** static void MX_ADC1_Init(void);
 109:Core/Src/main.c **** static void MX_ADC2_Init(void);
 110:Core/Src/main.c **** static void MX_TIM3_Init(void);
 111:Core/Src/main.c **** static void MX_TIM2_Init(void);
 112:Core/Src/main.c **** static void MX_SPI3_Init(void);
 113:Core/Src/main.c **** static void MX_USART1_UART_Init(void);
 114:Core/Src/main.c **** static void MX_TIM5_Init(void);
 115:Core/Src/main.c **** static void MX_TIM4_Init(void);
 116:Core/Src/main.c **** static void MX_TIM8_Init(void);
 117:Core/Src/main.c **** static void MX_TIM1_Init(void);
 118:Core/Src/main.c **** /* USER CODE BEGIN PFP */
 119:Core/Src/main.c **** extern void TIM5Init();
 120:Core/Src/main.c **** 
 121:Core/Src/main.c **** 
 122:Core/Src/main.c **** /* USER CODE END PFP */
 123:Core/Src/main.c **** 
 124:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
 125:Core/Src/main.c **** /* USER CODE BEGIN 0 */
 126:Core/Src/main.c **** #ifdef __GNUC__
 127:Core/Src/main.c **** 	#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
 128:Core/Src/main.c **** 	#define GETCHAR_PROTOTYPE int __io_getchar(void)
 129:Core/Src/main.c **** #else
 130:Core/Src/main.c **** 	#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
 131:Core/Src/main.c **** 	#define GETCHAR_PROTOTYPE int f getc(FILE* f)
 132:Core/Src/main.c **** #endif /*__GNUC__*/
 133:Core/Src/main.c **** PUTCHAR_PROTOTYPE {
 134:Core/Src/main.c **** 	HAL_UART_Transmit(&huart1, (uint8_t*)&ch, 1, 0xFFFF);
 135:Core/Src/main.c **** 	return ch;
 136:Core/Src/main.c **** }
 137:Core/Src/main.c **** int __io_getchar(void) {
 138:Core/Src/main.c **** HAL_StatusTypeDef Status = HAL_BUSY;
 139:Core/Src/main.c **** uint8_t Data;
 140:Core/Src/main.c **** 
 141:Core/Src/main.c **** while(Status != HAL_OK)
 142:Core/Src/main.c **** {
 143:Core/Src/main.c **** Status = HAL_UART_Receive(&huart1, &Data, sizeof(Data), 10);
 144:Core/Src/main.c **** //if(Status == HAL_ERROR)
 145:Core/Src/main.c **** //{
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s 			page 4


 146:Core/Src/main.c **** //	return 0;
 147:Core/Src/main.c **** //	break;
 148:Core/Src/main.c **** //}
 149:Core/Src/main.c **** }
 150:Core/Src/main.c **** return(Data);
 151:Core/Src/main.c **** }
 152:Core/Src/main.c **** /*---- DEFINING FUNCTION ----*/
 153:Core/Src/main.c **** 
 154:Core/Src/main.c **** 
 155:Core/Src/main.c **** /*---- DEFINING FUNCTION END----*/
 156:Core/Src/main.c **** 
 157:Core/Src/main.c **** 
 158:Core/Src/main.c **** /* USER CODE END 0 */
 159:Core/Src/main.c **** 
 160:Core/Src/main.c **** /**
 161:Core/Src/main.c ****   * @brief  The application entry point.
 162:Core/Src/main.c ****   * @retval int
 163:Core/Src/main.c ****   */
 164:Core/Src/main.c **** int main(void)
 165:Core/Src/main.c **** {
 166:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 167:Core/Src/main.c **** 
 168:Core/Src/main.c ****   /* USER CODE END 1 */
 169:Core/Src/main.c **** 
 170:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 171:Core/Src/main.c **** 
 172:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 173:Core/Src/main.c ****   HAL_Init();
 174:Core/Src/main.c **** 
 175:Core/Src/main.c ****   /* USER CODE BEGIN Init */
 176:Core/Src/main.c **** 
 177:Core/Src/main.c ****   MX_GPIO_Init();
 178:Core/Src/main.c ****   MX_DMA_Init();
 179:Core/Src/main.c ****   MX_ADC1_Init();
 180:Core/Src/main.c ****   MX_ADC2_Init();
 181:Core/Src/main.c ****   MX_USART1_UART_Init();
 182:Core/Src/main.c **** 
 183:Core/Src/main.c **** 	ADCStart();
 184:Core/Src/main.c **** 	MX_TIM3_Init();
 185:Core/Src/main.c **** 	BatteryCheck( (int)adc1[2] );
 186:Core/Src/main.c **** 	ADCStop();
 187:Core/Src/main.c **** 
 188:Core/Src/main.c **** 	int8_t startup_mode;
 189:Core/Src/main.c **** 	ModeSelect(0, 7, &startup_mode);
 190:Core/Src/main.c **** 	Signal( startup_mode );
 191:Core/Src/main.c ****   //printf("adc1[2] : %lu\r\n ",adc1[2]);
 192:Core/Src/main.c **** 
 193:Core/Src/main.c ****   //モード選
 194:Core/Src/main.c ****   //MAX45mAでモード選択できる
 195:Core/Src/main.c **** 
 196:Core/Src/main.c ****   /* USER CODE END Init */
 197:Core/Src/main.c **** 
 198:Core/Src/main.c ****   /* Configure the system clock */
 199:Core/Src/main.c ****   SystemClock_Config();
 200:Core/Src/main.c **** 
 201:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 202:Core/Src/main.c **** 
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s 			page 5


 203:Core/Src/main.c ****   /* USER CODE END SysInit */
 204:Core/Src/main.c **** 
 205:Core/Src/main.c ****   /* Initialize all configured peripherals */
 206:Core/Src/main.c ****   MX_GPIO_Init();
 207:Core/Src/main.c ****   MX_DMA_Init();
 208:Core/Src/main.c ****   MX_ADC1_Init();
 209:Core/Src/main.c ****   MX_ADC2_Init();
 210:Core/Src/main.c ****   MX_TIM3_Init();
 211:Core/Src/main.c ****   MX_TIM2_Init();
 212:Core/Src/main.c ****   MX_SPI3_Init();
 213:Core/Src/main.c ****   MX_USART1_UART_Init();
 214:Core/Src/main.c ****   MX_TIM5_Init();
 215:Core/Src/main.c ****   MX_TIM4_Init();
 216:Core/Src/main.c ****   MX_TIM8_Init();
 217:Core/Src/main.c ****   MX_TIM1_Init();
 218:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 219:Core/Src/main.c **** 
 220:Core/Src/main.c ****   /* USER CODE END 2 */
 221:Core/Src/main.c **** 
 222:Core/Src/main.c ****   /* Infinite loop */
 223:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 224:Core/Src/main.c **** 
 225:Core/Src/main.c ****   //cpploop();
 226:Core/Src/main.c **** //  PIDSetGain(L_VELO_PID, 14.6, 2800,0.001); //今まで
 227:Core/Src/main.c **** //  PIDSetGain(R_VELO_PID, 14.6, 2800,0.001);
 228:Core/Src/main.c ****   //16.35 or 15.3 or 25.5
 229:Core/Src/main.c ****   PIDSetGain(L_VELO_PID, 16.35,5000,0);
 230:Core/Src/main.c ****   PIDSetGain(R_VELO_PID, 16.35,5000,0);
 231:Core/Src/main.c **** 
 232:Core/Src/main.c ****   PIDSetGain(A_VELO_PID, 37.5, 80, 0); //42 //P=14.6
 233:Core/Src/main.c ****   PIDSetGain(F_WALL_PID, 14.6*2.5,0, 0);
 234:Core/Src/main.c ****   PIDSetGain(D_WALL_PID, 6,1,0);//8,2,0);//8, 4,0);//6, 0,0);
 235:Core/Src/main.c ****   PIDSetGain(L_WALL_PID, 12,1,0);//14,4,0);//14,8,0);//12, 0,0);
 236:Core/Src/main.c ****   PIDSetGain(R_WALL_PID, 12,1,0);//14,4,0);//14,8,0);//12, 0,0);
 237:Core/Src/main.c ****   while (1)
 238:Core/Src/main.c ****   {
 239:Core/Src/main.c **** 	  switch( startup_mode )
 240:Core/Src/main.c **** 	  {
 241:Core/Src/main.c **** 	  case PARAMETERSETTING:
 242:Core/Src/main.c **** 		//wall_flash_print();
 243:Core/Src/main.c **** 		  break;
 244:Core/Src/main.c **** 	  case 1:
 245:Core/Src/main.c **** 		  GainSetting(1);
 246:Core/Src/main.c **** //		  GainTestRWall();
 247:Core/Src/main.c **** 		  break;
 248:Core/Src/main.c **** 	  case GAINTEST:
 249:Core/Src/main.c **** //		  PIDSetGain(L_VELO_PID, 16.35, 3000,0);
 250:Core/Src/main.c **** //		  PIDSetGain(R_VELO_PID, 16.35, 3000,0);
 251:Core/Src/main.c **** //		  GainTestAVelo();
 252:Core/Src/main.c **** 
 253:Core/Src/main.c **** 		  GainTestDWall();
 254:Core/Src/main.c **** 		  break;
 255:Core/Src/main.c **** 	  case DEBUGGER:
 256:Core/Src/main.c **** 
 257:Core/Src/main.c **** 		  Debug();
 258:Core/Src/main.c **** 		  break;
 259:Core/Src/main.c **** 	  case FASTEST_RUN:
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s 			page 6


 260:Core/Src/main.c **** 
 261:Core/Src/main.c **** 		  //GainTestLWall();
 262:Core/Src/main.c **** //		  FlashReadTest();
 263:Core/Src/main.c **** //		  printf("読み込み終�?\r\n");
 264:Core/Src/main.c **** //		  while(1){
 265:Core/Src/main.c **** //
 266:Core/Src/main.c **** //		  		  }
 267:Core/Src/main.c **** 		  FastestRun();
 268:Core/Src/main.c **** 		  break;
 269:Core/Src/main.c **** 	  case IMU_TEST:
 270:Core/Src/main.c **** //		  TestIMU();
 271:Core/Src/main.c **** //		  PIDSetGain(L_VELO_PID, 16.35, 5,0);
 272:Core/Src/main.c **** //		  PIDSetGain(R_VELO_PID, 16.35, 5,0);
 273:Core/Src/main.c **** //		  WritingFree();
 274:Core/Src/main.c **** 
 275:Core/Src/main.c **** 		  GainTestAVelo();
 276:Core/Src/main.c **** 		  break;
 277:Core/Src/main.c **** 	  case EXPLORE:
 278:Core/Src/main.c **** 
 279:Core/Src/main.c **** //		  FlashWriteTest();
 280:Core/Src/main.c **** //		  printf("書き込み終�?\r\n");
 281:Core/Src/main.c **** //		  while(1){
 282:Core/Src/main.c **** //
 283:Core/Src/main.c **** //		  }
 284:Core/Src/main.c **** 		  Explore();
 285:Core/Src/main.c **** 		  break;
 286:Core/Src/main.c **** 	  case WRITINGFREE:
 287:Core/Src/main.c **** //		  PIDSetGain(L_VELO_PID, 16.35, 50,0);
 288:Core/Src/main.c **** //		  PIDSetGain(R_VELO_PID, 16.35, 50,0);
 289:Core/Src/main.c **** 		  WritingFree();
 290:Core/Src/main.c **** 		  break;
 291:Core/Src/main.c **** 	  default :
 292:Core/Src/main.c **** 		  break;
 293:Core/Src/main.c **** 	  }
 294:Core/Src/main.c **** 	  //再びモード選択
 295:Core/Src/main.c **** 	  printf("トップのモード選択\r\n");
 296:Core/Src/main.c **** 		ModeSelect(0, 7, &startup_mode);
 297:Core/Src/main.c **** 		Signal( startup_mode );
 298:Core/Src/main.c ****     /* USER CODE END WHILE */
 299:Core/Src/main.c **** 
 300:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 301:Core/Src/main.c ****   }
 302:Core/Src/main.c ****   /* USER CODE END 3 */
 303:Core/Src/main.c **** }
 304:Core/Src/main.c **** 
 305:Core/Src/main.c **** /**
 306:Core/Src/main.c ****   * @brief System Clock Configuration
 307:Core/Src/main.c ****   * @retval None
 308:Core/Src/main.c ****   */
 309:Core/Src/main.c **** void SystemClock_Config(void)
 310:Core/Src/main.c **** {
 311:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 312:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 313:Core/Src/main.c **** 
 314:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 315:Core/Src/main.c ****   */
 316:Core/Src/main.c ****   __HAL_RCC_PWR_CLK_ENABLE();
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s 			page 7


 317:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 318:Core/Src/main.c **** 
 319:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 320:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 321:Core/Src/main.c ****   */
 322:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 323:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 324:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 325:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 326:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
 327:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 168;
 328:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 329:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 330:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 331:Core/Src/main.c ****   {
 332:Core/Src/main.c ****     Error_Handler();
 333:Core/Src/main.c ****   }
 334:Core/Src/main.c **** 
 335:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 336:Core/Src/main.c ****   */
 337:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 338:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 339:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 340:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 341:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 342:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 343:Core/Src/main.c **** 
 344:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 345:Core/Src/main.c ****   {
 346:Core/Src/main.c ****     Error_Handler();
 347:Core/Src/main.c ****   }
 348:Core/Src/main.c **** }
 349:Core/Src/main.c **** 
 350:Core/Src/main.c **** /**
 351:Core/Src/main.c ****   * @brief ADC1 Initialization Function
 352:Core/Src/main.c ****   * @param None
 353:Core/Src/main.c ****   * @retval None
 354:Core/Src/main.c ****   */
 355:Core/Src/main.c **** static void MX_ADC1_Init(void)
 356:Core/Src/main.c **** {
 357:Core/Src/main.c **** 
 358:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 0 */
 359:Core/Src/main.c **** 
 360:Core/Src/main.c ****   /* USER CODE END ADC1_Init 0 */
 361:Core/Src/main.c **** 
 362:Core/Src/main.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 363:Core/Src/main.c **** 
 364:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 1 */
 365:Core/Src/main.c **** 
 366:Core/Src/main.c ****   /* USER CODE END ADC1_Init 1 */
 367:Core/Src/main.c **** 
 368:Core/Src/main.c ****   /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of con
 369:Core/Src/main.c ****   */
 370:Core/Src/main.c ****   hadc1.Instance = ADC1;
 371:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV6;
 372:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 373:Core/Src/main.c ****   hadc1.Init.ScanConvMode = ENABLE;
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s 			page 8


 374:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = ENABLE;
 375:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 376:Core/Src/main.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 377:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 378:Core/Src/main.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 379:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 3;
 380:Core/Src/main.c ****   hadc1.Init.DMAContinuousRequests = ENABLE;
 381:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 382:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 383:Core/Src/main.c ****   {
 384:Core/Src/main.c ****     Error_Handler();
 385:Core/Src/main.c ****   }
 386:Core/Src/main.c **** 
 387:Core/Src/main.c ****   /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and it
 388:Core/Src/main.c ****   */
 389:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_10;
 390:Core/Src/main.c ****   sConfig.Rank = 1;
 391:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 392:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 393:Core/Src/main.c ****   {
 394:Core/Src/main.c ****     Error_Handler();
 395:Core/Src/main.c ****   }
 396:Core/Src/main.c **** 
 397:Core/Src/main.c ****   /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and it
 398:Core/Src/main.c ****   */
 399:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_14;
 400:Core/Src/main.c ****   sConfig.Rank = 2;
 401:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 402:Core/Src/main.c ****   {
 403:Core/Src/main.c ****     Error_Handler();
 404:Core/Src/main.c ****   }
 405:Core/Src/main.c **** 
 406:Core/Src/main.c ****   /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and it
 407:Core/Src/main.c ****   */
 408:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_9;
 409:Core/Src/main.c ****   sConfig.Rank = 3;
 410:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 411:Core/Src/main.c ****   {
 412:Core/Src/main.c ****     Error_Handler();
 413:Core/Src/main.c ****   }
 414:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 2 */
 415:Core/Src/main.c **** 
 416:Core/Src/main.c ****   /* USER CODE END ADC1_Init 2 */
 417:Core/Src/main.c **** 
 418:Core/Src/main.c **** }
 419:Core/Src/main.c **** 
 420:Core/Src/main.c **** /**
 421:Core/Src/main.c ****   * @brief ADC2 Initialization Function
 422:Core/Src/main.c ****   * @param None
 423:Core/Src/main.c ****   * @retval None
 424:Core/Src/main.c ****   */
 425:Core/Src/main.c **** static void MX_ADC2_Init(void)
 426:Core/Src/main.c **** {
 427:Core/Src/main.c **** 
 428:Core/Src/main.c ****   /* USER CODE BEGIN ADC2_Init 0 */
 429:Core/Src/main.c **** 
 430:Core/Src/main.c ****   /* USER CODE END ADC2_Init 0 */
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s 			page 9


 431:Core/Src/main.c **** 
 432:Core/Src/main.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 433:Core/Src/main.c **** 
 434:Core/Src/main.c ****   /* USER CODE BEGIN ADC2_Init 1 */
 435:Core/Src/main.c **** 
 436:Core/Src/main.c ****   /* USER CODE END ADC2_Init 1 */
 437:Core/Src/main.c **** 
 438:Core/Src/main.c ****   /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of con
 439:Core/Src/main.c ****   */
 440:Core/Src/main.c ****   hadc2.Instance = ADC2;
 441:Core/Src/main.c ****   hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV6;
 442:Core/Src/main.c ****   hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 443:Core/Src/main.c ****   hadc2.Init.ScanConvMode = ENABLE;
 444:Core/Src/main.c ****   hadc2.Init.ContinuousConvMode = ENABLE;
 445:Core/Src/main.c ****   hadc2.Init.DiscontinuousConvMode = DISABLE;
 446:Core/Src/main.c ****   hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 447:Core/Src/main.c ****   hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 448:Core/Src/main.c ****   hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 449:Core/Src/main.c ****   hadc2.Init.NbrOfConversion = 2;
 450:Core/Src/main.c ****   hadc2.Init.DMAContinuousRequests = ENABLE;
 451:Core/Src/main.c ****   hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 452:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc2) != HAL_OK)
 453:Core/Src/main.c ****   {
 454:Core/Src/main.c ****     Error_Handler();
 455:Core/Src/main.c ****   }
 456:Core/Src/main.c **** 
 457:Core/Src/main.c ****   /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and it
 458:Core/Src/main.c ****   */
 459:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_11;
 460:Core/Src/main.c ****   sConfig.Rank = 1;
 461:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 462:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 463:Core/Src/main.c ****   {
 464:Core/Src/main.c ****     Error_Handler();
 465:Core/Src/main.c ****   }
 466:Core/Src/main.c **** 
 467:Core/Src/main.c ****   /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and it
 468:Core/Src/main.c ****   */
 469:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_15;
 470:Core/Src/main.c ****   sConfig.Rank = 2;
 471:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 472:Core/Src/main.c ****   {
 473:Core/Src/main.c ****     Error_Handler();
 474:Core/Src/main.c ****   }
 475:Core/Src/main.c ****   /* USER CODE BEGIN ADC2_Init 2 */
 476:Core/Src/main.c **** 
 477:Core/Src/main.c ****   /* USER CODE END ADC2_Init 2 */
 478:Core/Src/main.c **** 
 479:Core/Src/main.c **** }
 480:Core/Src/main.c **** 
 481:Core/Src/main.c **** /**
 482:Core/Src/main.c ****   * @brief SPI3 Initialization Function
 483:Core/Src/main.c ****   * @param None
 484:Core/Src/main.c ****   * @retval None
 485:Core/Src/main.c ****   */
 486:Core/Src/main.c **** static void MX_SPI3_Init(void)
 487:Core/Src/main.c **** {
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s 			page 10


 488:Core/Src/main.c **** 
 489:Core/Src/main.c ****   /* USER CODE BEGIN SPI3_Init 0 */
 490:Core/Src/main.c **** 
 491:Core/Src/main.c ****   /* USER CODE END SPI3_Init 0 */
 492:Core/Src/main.c **** 
 493:Core/Src/main.c ****   /* USER CODE BEGIN SPI3_Init 1 */
 494:Core/Src/main.c **** 
 495:Core/Src/main.c ****   /* USER CODE END SPI3_Init 1 */
 496:Core/Src/main.c ****   /* SPI3 parameter configuration*/
 497:Core/Src/main.c ****   hspi3.Instance = SPI3;
 498:Core/Src/main.c ****   hspi3.Init.Mode = SPI_MODE_MASTER;
 499:Core/Src/main.c ****   hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 500:Core/Src/main.c ****   hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 501:Core/Src/main.c ****   hspi3.Init.CLKPolarity = SPI_POLARITY_HIGH;
 502:Core/Src/main.c ****   hspi3.Init.CLKPhase = SPI_PHASE_2EDGE;
 503:Core/Src/main.c ****   hspi3.Init.NSS = SPI_NSS_SOFT;
 504:Core/Src/main.c ****   hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 505:Core/Src/main.c ****   hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 506:Core/Src/main.c ****   hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 507:Core/Src/main.c ****   hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 508:Core/Src/main.c ****   hspi3.Init.CRCPolynomial = 10;
 509:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi3) != HAL_OK)
 510:Core/Src/main.c ****   {
 511:Core/Src/main.c ****     Error_Handler();
 512:Core/Src/main.c ****   }
 513:Core/Src/main.c ****   /* USER CODE BEGIN SPI3_Init 2 */
 514:Core/Src/main.c **** 
 515:Core/Src/main.c ****   /* USER CODE END SPI3_Init 2 */
 516:Core/Src/main.c **** 
 517:Core/Src/main.c **** }
 518:Core/Src/main.c **** 
 519:Core/Src/main.c **** /**
 520:Core/Src/main.c ****   * @brief TIM1 Initialization Function
 521:Core/Src/main.c ****   * @param None
 522:Core/Src/main.c ****   * @retval None
 523:Core/Src/main.c ****   */
 524:Core/Src/main.c **** static void MX_TIM1_Init(void)
 525:Core/Src/main.c **** {
 526:Core/Src/main.c **** 
 527:Core/Src/main.c ****   /* USER CODE BEGIN TIM1_Init 0 */
 528:Core/Src/main.c **** 
 529:Core/Src/main.c ****   /* USER CODE END TIM1_Init 0 */
 530:Core/Src/main.c **** 
 531:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 532:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 533:Core/Src/main.c **** 
 534:Core/Src/main.c ****   /* USER CODE BEGIN TIM1_Init 1 */
 535:Core/Src/main.c **** 
 536:Core/Src/main.c ****   /* USER CODE END TIM1_Init 1 */
 537:Core/Src/main.c ****   htim1.Instance = TIM1;
 538:Core/Src/main.c ****   htim1.Init.Prescaler = 168-1;
 539:Core/Src/main.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 540:Core/Src/main.c ****   htim1.Init.Period = 1000-1;
 541:Core/Src/main.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 542:Core/Src/main.c ****   htim1.Init.RepetitionCounter = 0;
 543:Core/Src/main.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 544:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s 			page 11


 545:Core/Src/main.c ****   {
 546:Core/Src/main.c ****     Error_Handler();
 547:Core/Src/main.c ****   }
 548:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 549:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 550:Core/Src/main.c ****   {
 551:Core/Src/main.c ****     Error_Handler();
 552:Core/Src/main.c ****   }
 553:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 554:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 555:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 556:Core/Src/main.c ****   {
 557:Core/Src/main.c ****     Error_Handler();
 558:Core/Src/main.c ****   }
 559:Core/Src/main.c ****   /* USER CODE BEGIN TIM1_Init 2 */
 560:Core/Src/main.c **** 
 561:Core/Src/main.c ****   /* USER CODE END TIM1_Init 2 */
 562:Core/Src/main.c **** 
 563:Core/Src/main.c **** }
 564:Core/Src/main.c **** 
 565:Core/Src/main.c **** /**
 566:Core/Src/main.c ****   * @brief TIM2 Initialization Function
 567:Core/Src/main.c ****   * @param None
 568:Core/Src/main.c ****   * @retval None
 569:Core/Src/main.c ****   */
 570:Core/Src/main.c **** static void MX_TIM2_Init(void)
 571:Core/Src/main.c **** {
 572:Core/Src/main.c **** 
 573:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 0 */
 574:Core/Src/main.c **** 
 575:Core/Src/main.c ****   /* USER CODE END TIM2_Init 0 */
 576:Core/Src/main.c **** 
 577:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 578:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 579:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 580:Core/Src/main.c **** 
 581:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 1 */
 582:Core/Src/main.c **** 
 583:Core/Src/main.c ****   /* USER CODE END TIM2_Init 1 */
 584:Core/Src/main.c ****   htim2.Instance = TIM2;
 585:Core/Src/main.c ****   htim2.Init.Prescaler = 0;
 586:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 587:Core/Src/main.c ****   htim2.Init.Period = 4200-1;
 588:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 589:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 590:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 591:Core/Src/main.c ****   {
 592:Core/Src/main.c ****     Error_Handler();
 593:Core/Src/main.c ****   }
 594:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 595:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 596:Core/Src/main.c ****   {
 597:Core/Src/main.c ****     Error_Handler();
 598:Core/Src/main.c ****   }
 599:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 600:Core/Src/main.c ****   {
 601:Core/Src/main.c ****     Error_Handler();
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s 			page 12


 602:Core/Src/main.c ****   }
 603:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 604:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 605:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 606:Core/Src/main.c ****   {
 607:Core/Src/main.c ****     Error_Handler();
 608:Core/Src/main.c ****   }
 609:Core/Src/main.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 610:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 611:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 612:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 613:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 614:Core/Src/main.c ****   {
 615:Core/Src/main.c ****     Error_Handler();
 616:Core/Src/main.c ****   }
 617:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 2 */
 618:Core/Src/main.c **** 
 619:Core/Src/main.c ****   /* USER CODE END TIM2_Init 2 */
 620:Core/Src/main.c ****   HAL_TIM_MspPostInit(&htim2);
 621:Core/Src/main.c **** 
 622:Core/Src/main.c **** }
 623:Core/Src/main.c **** 
 624:Core/Src/main.c **** /**
 625:Core/Src/main.c ****   * @brief TIM3 Initialization Function
 626:Core/Src/main.c ****   * @param None
 627:Core/Src/main.c ****   * @retval None
 628:Core/Src/main.c ****   */
 629:Core/Src/main.c **** static void MX_TIM3_Init(void)
 630:Core/Src/main.c **** {
 631:Core/Src/main.c **** 
 632:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 0 */
 633:Core/Src/main.c **** 
 634:Core/Src/main.c ****   /* USER CODE END TIM3_Init 0 */
 635:Core/Src/main.c **** 
 636:Core/Src/main.c ****   TIM_Encoder_InitTypeDef sConfig = {0};
 637:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 638:Core/Src/main.c **** 
 639:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 1 */
 640:Core/Src/main.c **** 
 641:Core/Src/main.c ****   /* USER CODE END TIM3_Init 1 */
 642:Core/Src/main.c ****   htim3.Instance = TIM3;
 643:Core/Src/main.c ****   htim3.Init.Prescaler = 0;
 644:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 645:Core/Src/main.c ****   htim3.Init.Period = 60000-1;
 646:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 647:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 648:Core/Src/main.c ****   sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 649:Core/Src/main.c ****   sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 650:Core/Src/main.c ****   sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 651:Core/Src/main.c ****   sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 652:Core/Src/main.c ****   sConfig.IC1Filter = 0;
 653:Core/Src/main.c ****   sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 654:Core/Src/main.c ****   sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 655:Core/Src/main.c ****   sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 656:Core/Src/main.c ****   sConfig.IC2Filter = 0;
 657:Core/Src/main.c ****   if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 658:Core/Src/main.c ****   {
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s 			page 13


 659:Core/Src/main.c ****     Error_Handler();
 660:Core/Src/main.c ****   }
 661:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 662:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 663:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 664:Core/Src/main.c ****   {
 665:Core/Src/main.c ****     Error_Handler();
 666:Core/Src/main.c ****   }
 667:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 2 */
 668:Core/Src/main.c **** 
 669:Core/Src/main.c ****   /* USER CODE END TIM3_Init 2 */
 670:Core/Src/main.c **** 
 671:Core/Src/main.c **** }
 672:Core/Src/main.c **** 
 673:Core/Src/main.c **** /**
 674:Core/Src/main.c ****   * @brief TIM4 Initialization Function
 675:Core/Src/main.c ****   * @param None
 676:Core/Src/main.c ****   * @retval None
 677:Core/Src/main.c ****   */
 678:Core/Src/main.c **** static void MX_TIM4_Init(void)
 679:Core/Src/main.c **** {
 680:Core/Src/main.c **** 
 681:Core/Src/main.c ****   /* USER CODE BEGIN TIM4_Init 0 */
 682:Core/Src/main.c **** 
 683:Core/Src/main.c ****   /* USER CODE END TIM4_Init 0 */
 684:Core/Src/main.c **** 
 685:Core/Src/main.c ****   TIM_Encoder_InitTypeDef sConfig = {0};
 686:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 687:Core/Src/main.c **** 
 688:Core/Src/main.c ****   /* USER CODE BEGIN TIM4_Init 1 */
 689:Core/Src/main.c **** 
 690:Core/Src/main.c ****   /* USER CODE END TIM4_Init 1 */
 691:Core/Src/main.c ****   htim4.Instance = TIM4;
 692:Core/Src/main.c ****   htim4.Init.Prescaler = 0;
 693:Core/Src/main.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 694:Core/Src/main.c ****   htim4.Init.Period = 60000-1;
 695:Core/Src/main.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 696:Core/Src/main.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 697:Core/Src/main.c ****   sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 698:Core/Src/main.c ****   sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 699:Core/Src/main.c ****   sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 700:Core/Src/main.c ****   sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 701:Core/Src/main.c ****   sConfig.IC1Filter = 0;
 702:Core/Src/main.c ****   sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 703:Core/Src/main.c ****   sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 704:Core/Src/main.c ****   sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 705:Core/Src/main.c ****   sConfig.IC2Filter = 0;
 706:Core/Src/main.c ****   if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 707:Core/Src/main.c ****   {
 708:Core/Src/main.c ****     Error_Handler();
 709:Core/Src/main.c ****   }
 710:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 711:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 712:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 713:Core/Src/main.c ****   {
 714:Core/Src/main.c ****     Error_Handler();
 715:Core/Src/main.c ****   }
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s 			page 14


 716:Core/Src/main.c ****   /* USER CODE BEGIN TIM4_Init 2 */
 717:Core/Src/main.c **** 
 718:Core/Src/main.c ****   /* USER CODE END TIM4_Init 2 */
 719:Core/Src/main.c **** 
 720:Core/Src/main.c **** }
 721:Core/Src/main.c **** 
 722:Core/Src/main.c **** /**
 723:Core/Src/main.c ****   * @brief TIM5 Initialization Function
 724:Core/Src/main.c ****   * @param None
 725:Core/Src/main.c ****   * @retval None
 726:Core/Src/main.c ****   */
 727:Core/Src/main.c **** static void MX_TIM5_Init(void)
 728:Core/Src/main.c **** {
 729:Core/Src/main.c **** 
 730:Core/Src/main.c ****   /* USER CODE BEGIN TIM5_Init 0 */
 731:Core/Src/main.c **** 
 732:Core/Src/main.c ****   /* USER CODE END TIM5_Init 0 */
 733:Core/Src/main.c **** 
 734:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 735:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 736:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 737:Core/Src/main.c **** 
 738:Core/Src/main.c ****   /* USER CODE BEGIN TIM5_Init 1 */
 739:Core/Src/main.c **** 
 740:Core/Src/main.c ****   /* USER CODE END TIM5_Init 1 */
 741:Core/Src/main.c ****   htim5.Instance = TIM5;
 742:Core/Src/main.c ****   htim5.Init.Prescaler = 0;
 743:Core/Src/main.c ****   htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 744:Core/Src/main.c ****   htim5.Init.Period = 4200-1;
 745:Core/Src/main.c ****   htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 746:Core/Src/main.c ****   htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 747:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 748:Core/Src/main.c ****   {
 749:Core/Src/main.c ****     Error_Handler();
 750:Core/Src/main.c ****   }
 751:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 752:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 753:Core/Src/main.c ****   {
 754:Core/Src/main.c ****     Error_Handler();
 755:Core/Src/main.c ****   }
 756:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 757:Core/Src/main.c ****   {
 758:Core/Src/main.c ****     Error_Handler();
 759:Core/Src/main.c ****   }
 760:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 761:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 762:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 763:Core/Src/main.c ****   {
 764:Core/Src/main.c ****     Error_Handler();
 765:Core/Src/main.c ****   }
 766:Core/Src/main.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 767:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 768:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 769:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 770:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 771:Core/Src/main.c ****   {
 772:Core/Src/main.c ****     Error_Handler();
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s 			page 15


 773:Core/Src/main.c ****   }
 774:Core/Src/main.c ****   /* USER CODE BEGIN TIM5_Init 2 */
 775:Core/Src/main.c **** 
 776:Core/Src/main.c ****   /* USER CODE END TIM5_Init 2 */
 777:Core/Src/main.c ****   HAL_TIM_MspPostInit(&htim5);
 778:Core/Src/main.c **** 
 779:Core/Src/main.c **** }
 780:Core/Src/main.c **** 
 781:Core/Src/main.c **** /**
 782:Core/Src/main.c ****   * @brief TIM8 Initialization Function
 783:Core/Src/main.c ****   * @param None
 784:Core/Src/main.c ****   * @retval None
 785:Core/Src/main.c ****   */
 786:Core/Src/main.c **** static void MX_TIM8_Init(void)
 787:Core/Src/main.c **** {
 788:Core/Src/main.c **** 
 789:Core/Src/main.c ****   /* USER CODE BEGIN TIM8_Init 0 */
 790:Core/Src/main.c **** 
 791:Core/Src/main.c ****   /* USER CODE END TIM8_Init 0 */
 792:Core/Src/main.c **** 
 793:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 794:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 795:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 796:Core/Src/main.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 797:Core/Src/main.c **** 
 798:Core/Src/main.c ****   /* USER CODE BEGIN TIM8_Init 1 */
 799:Core/Src/main.c **** 
 800:Core/Src/main.c ****   /* USER CODE END TIM8_Init 1 */
 801:Core/Src/main.c ****   htim8.Instance = TIM8;
 802:Core/Src/main.c ****   htim8.Init.Prescaler = 168-1;
 803:Core/Src/main.c ****   htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 804:Core/Src/main.c ****   htim8.Init.Period = 50-1;
 805:Core/Src/main.c ****   htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 806:Core/Src/main.c ****   htim8.Init.RepetitionCounter = 0;
 807:Core/Src/main.c ****   htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 808:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 809:Core/Src/main.c ****   {
 810:Core/Src/main.c ****     Error_Handler();
 811:Core/Src/main.c ****   }
 812:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 813:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 814:Core/Src/main.c ****   {
 815:Core/Src/main.c ****     Error_Handler();
 816:Core/Src/main.c ****   }
 817:Core/Src/main.c ****   if (HAL_TIM_OC_Init(&htim8) != HAL_OK)
 818:Core/Src/main.c ****   {
 819:Core/Src/main.c ****     Error_Handler();
 820:Core/Src/main.c ****   }
 821:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 822:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 823:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 824:Core/Src/main.c ****   {
 825:Core/Src/main.c ****     Error_Handler();
 826:Core/Src/main.c ****   }
 827:Core/Src/main.c ****   sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 828:Core/Src/main.c ****   sConfigOC.Pulse = 25-1;
 829:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s 			page 16


 830:Core/Src/main.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 831:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 832:Core/Src/main.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 833:Core/Src/main.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 834:Core/Src/main.c ****   if (HAL_TIM_OC_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 835:Core/Src/main.c ****   {
 836:Core/Src/main.c ****     Error_Handler();
 837:Core/Src/main.c ****   }
 838:Core/Src/main.c ****   __HAL_TIM_ENABLE_OCxPRELOAD(&htim8, TIM_CHANNEL_1);
 839:Core/Src/main.c ****   sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 840:Core/Src/main.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 841:Core/Src/main.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 842:Core/Src/main.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 843:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 844:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 845:Core/Src/main.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 846:Core/Src/main.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 847:Core/Src/main.c ****   {
 848:Core/Src/main.c ****     Error_Handler();
 849:Core/Src/main.c ****   }
 850:Core/Src/main.c ****   /* USER CODE BEGIN TIM8_Init 2 */
 851:Core/Src/main.c **** 
 852:Core/Src/main.c ****   /* USER CODE END TIM8_Init 2 */
 853:Core/Src/main.c ****   HAL_TIM_MspPostInit(&htim8);
 854:Core/Src/main.c **** 
 855:Core/Src/main.c **** }
 856:Core/Src/main.c **** 
 857:Core/Src/main.c **** /**
 858:Core/Src/main.c ****   * @brief USART1 Initialization Function
 859:Core/Src/main.c ****   * @param None
 860:Core/Src/main.c ****   * @retval None
 861:Core/Src/main.c ****   */
 862:Core/Src/main.c **** static void MX_USART1_UART_Init(void)
 863:Core/Src/main.c **** {
 864:Core/Src/main.c **** 
 865:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 0 */
 866:Core/Src/main.c **** 
 867:Core/Src/main.c ****   /* USER CODE END USART1_Init 0 */
 868:Core/Src/main.c **** 
 869:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 1 */
 870:Core/Src/main.c **** 
 871:Core/Src/main.c ****   /* USER CODE END USART1_Init 1 */
 872:Core/Src/main.c ****   huart1.Instance = USART1;
 873:Core/Src/main.c ****   huart1.Init.BaudRate = 9600;
 874:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 875:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 876:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 877:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 878:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 879:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 880:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 881:Core/Src/main.c ****   {
 882:Core/Src/main.c ****     Error_Handler();
 883:Core/Src/main.c ****   }
 884:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 2 */
 885:Core/Src/main.c **** 
 886:Core/Src/main.c ****   /* USER CODE END USART1_Init 2 */
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s 			page 17


 887:Core/Src/main.c **** 
 888:Core/Src/main.c **** }
 889:Core/Src/main.c **** 
 890:Core/Src/main.c **** /**
 891:Core/Src/main.c ****   * Enable DMA controller clock
 892:Core/Src/main.c ****   */
 893:Core/Src/main.c **** static void MX_DMA_Init(void)
 894:Core/Src/main.c **** {
 895:Core/Src/main.c **** 
 896:Core/Src/main.c ****   /* DMA controller clock enable */
 897:Core/Src/main.c ****   __HAL_RCC_DMA2_CLK_ENABLE();
 898:Core/Src/main.c **** 
 899:Core/Src/main.c ****   /* DMA interrupt init */
 900:Core/Src/main.c ****   /* DMA2_Stream0_IRQn interrupt configuration */
 901:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 902:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 903:Core/Src/main.c ****   /* DMA2_Stream2_IRQn interrupt configuration */
 904:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 905:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 906:Core/Src/main.c **** 
 907:Core/Src/main.c **** }
 908:Core/Src/main.c **** 
 909:Core/Src/main.c **** /**
 910:Core/Src/main.c ****   * @brief GPIO Initialization Function
 911:Core/Src/main.c ****   * @param None
 912:Core/Src/main.c ****   * @retval None
 913:Core/Src/main.c ****   */
 914:Core/Src/main.c **** static void MX_GPIO_Init(void)
 915:Core/Src/main.c **** {
  28              		.loc 1 915 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 40
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 28
  35              		.cfi_offset 4, -28
  36              		.cfi_offset 5, -24
  37              		.cfi_offset 6, -20
  38              		.cfi_offset 7, -16
  39              		.cfi_offset 8, -12
  40              		.cfi_offset 9, -8
  41              		.cfi_offset 14, -4
  42 0004 8BB0     		sub	sp, sp, #44
  43              	.LCFI1:
  44              		.cfi_def_cfa_offset 72
 916:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  45              		.loc 1 916 3 view .LVU1
  46              		.loc 1 916 20 is_stmt 0 view .LVU2
  47 0006 0024     		movs	r4, #0
  48 0008 0594     		str	r4, [sp, #20]
  49 000a 0694     		str	r4, [sp, #24]
  50 000c 0794     		str	r4, [sp, #28]
  51 000e 0894     		str	r4, [sp, #32]
  52 0010 0994     		str	r4, [sp, #36]
 917:Core/Src/main.c **** 
 918:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s 			page 18


 919:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  53              		.loc 1 919 3 is_stmt 1 view .LVU3
  54              	.LBB4:
  55              		.loc 1 919 3 view .LVU4
  56 0012 0094     		str	r4, [sp]
  57              		.loc 1 919 3 view .LVU5
  58 0014 454B     		ldr	r3, .L3
  59 0016 1A6B     		ldr	r2, [r3, #48]
  60 0018 42F08002 		orr	r2, r2, #128
  61 001c 1A63     		str	r2, [r3, #48]
  62              		.loc 1 919 3 view .LVU6
  63 001e 1A6B     		ldr	r2, [r3, #48]
  64 0020 02F08002 		and	r2, r2, #128
  65 0024 0092     		str	r2, [sp]
  66              		.loc 1 919 3 view .LVU7
  67 0026 009A     		ldr	r2, [sp]
  68              	.LBE4:
  69              		.loc 1 919 3 view .LVU8
 920:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  70              		.loc 1 920 3 view .LVU9
  71              	.LBB5:
  72              		.loc 1 920 3 view .LVU10
  73 0028 0194     		str	r4, [sp, #4]
  74              		.loc 1 920 3 view .LVU11
  75 002a 1A6B     		ldr	r2, [r3, #48]
  76 002c 42F00402 		orr	r2, r2, #4
  77 0030 1A63     		str	r2, [r3, #48]
  78              		.loc 1 920 3 view .LVU12
  79 0032 1A6B     		ldr	r2, [r3, #48]
  80 0034 02F00402 		and	r2, r2, #4
  81 0038 0192     		str	r2, [sp, #4]
  82              		.loc 1 920 3 view .LVU13
  83 003a 019A     		ldr	r2, [sp, #4]
  84              	.LBE5:
  85              		.loc 1 920 3 view .LVU14
 921:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  86              		.loc 1 921 3 view .LVU15
  87              	.LBB6:
  88              		.loc 1 921 3 view .LVU16
  89 003c 0294     		str	r4, [sp, #8]
  90              		.loc 1 921 3 view .LVU17
  91 003e 1A6B     		ldr	r2, [r3, #48]
  92 0040 42F00102 		orr	r2, r2, #1
  93 0044 1A63     		str	r2, [r3, #48]
  94              		.loc 1 921 3 view .LVU18
  95 0046 1A6B     		ldr	r2, [r3, #48]
  96 0048 02F00102 		and	r2, r2, #1
  97 004c 0292     		str	r2, [sp, #8]
  98              		.loc 1 921 3 view .LVU19
  99 004e 029A     		ldr	r2, [sp, #8]
 100              	.LBE6:
 101              		.loc 1 921 3 view .LVU20
 922:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 102              		.loc 1 922 3 view .LVU21
 103              	.LBB7:
 104              		.loc 1 922 3 view .LVU22
 105 0050 0394     		str	r4, [sp, #12]
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s 			page 19


 106              		.loc 1 922 3 view .LVU23
 107 0052 1A6B     		ldr	r2, [r3, #48]
 108 0054 42F00202 		orr	r2, r2, #2
 109 0058 1A63     		str	r2, [r3, #48]
 110              		.loc 1 922 3 view .LVU24
 111 005a 1A6B     		ldr	r2, [r3, #48]
 112 005c 02F00202 		and	r2, r2, #2
 113 0060 0392     		str	r2, [sp, #12]
 114              		.loc 1 922 3 view .LVU25
 115 0062 039A     		ldr	r2, [sp, #12]
 116              	.LBE7:
 117              		.loc 1 922 3 view .LVU26
 923:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 118              		.loc 1 923 3 view .LVU27
 119              	.LBB8:
 120              		.loc 1 923 3 view .LVU28
 121 0064 0494     		str	r4, [sp, #16]
 122              		.loc 1 923 3 view .LVU29
 123 0066 1A6B     		ldr	r2, [r3, #48]
 124 0068 42F00802 		orr	r2, r2, #8
 125 006c 1A63     		str	r2, [r3, #48]
 126              		.loc 1 923 3 view .LVU30
 127 006e 1B6B     		ldr	r3, [r3, #48]
 128 0070 03F00803 		and	r3, r3, #8
 129 0074 0493     		str	r3, [sp, #16]
 130              		.loc 1 923 3 view .LVU31
 131 0076 049B     		ldr	r3, [sp, #16]
 132              	.LBE8:
 133              		.loc 1 923 3 view .LVU32
 924:Core/Src/main.c **** 
 925:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 926:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_2, GPIO_PIN_RESET);
 134              		.loc 1 926 3 view .LVU33
 135 0078 DFF8BC90 		ldr	r9, .L3+12
 136 007c 2246     		mov	r2, r4
 137 007e 0521     		movs	r1, #5
 138 0080 4846     		mov	r0, r9
 139 0082 FFF7FEFF 		bl	HAL_GPIO_WritePin
 140              	.LVL0:
 927:Core/Src/main.c **** 
 928:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 929:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 141              		.loc 1 929 3 view .LVU34
 142 0086 DFF8B480 		ldr	r8, .L3+16
 143 008a 2246     		mov	r2, r4
 144 008c 4FF44071 		mov	r1, #768
 145 0090 4046     		mov	r0, r8
 146 0092 FFF7FEFF 		bl	HAL_GPIO_WritePin
 147              	.LVL1:
 930:Core/Src/main.c **** 
 931:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 932:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_RESET);
 148              		.loc 1 932 3 view .LVU35
 149 0096 264F     		ldr	r7, .L3+4
 150 0098 2246     		mov	r2, r4
 151 009a 0421     		movs	r1, #4
 152 009c 3846     		mov	r0, r7
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s 			page 20


 153 009e FFF7FEFF 		bl	HAL_GPIO_WritePin
 154              	.LVL2:
 933:Core/Src/main.c **** 
 934:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 935:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 155              		.loc 1 935 3 view .LVU36
 156 00a2 244E     		ldr	r6, .L3+8
 157 00a4 2246     		mov	r2, r4
 158 00a6 4FF40071 		mov	r1, #512
 159 00aa 3046     		mov	r0, r6
 160 00ac FFF7FEFF 		bl	HAL_GPIO_WritePin
 161              	.LVL3:
 936:Core/Src/main.c **** 
 937:Core/Src/main.c ****   /*Configure GPIO pins : PA0 PA2 */
 938:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2;
 162              		.loc 1 938 3 view .LVU37
 163              		.loc 1 938 23 is_stmt 0 view .LVU38
 164 00b0 0523     		movs	r3, #5
 165 00b2 0593     		str	r3, [sp, #20]
 939:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 166              		.loc 1 939 3 is_stmt 1 view .LVU39
 167              		.loc 1 939 24 is_stmt 0 view .LVU40
 168 00b4 0125     		movs	r5, #1
 169 00b6 0695     		str	r5, [sp, #24]
 940:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 170              		.loc 1 940 3 is_stmt 1 view .LVU41
 171              		.loc 1 940 24 is_stmt 0 view .LVU42
 172 00b8 0794     		str	r4, [sp, #28]
 941:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 173              		.loc 1 941 3 is_stmt 1 view .LVU43
 174              		.loc 1 941 25 is_stmt 0 view .LVU44
 175 00ba 0894     		str	r4, [sp, #32]
 942:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 176              		.loc 1 942 3 is_stmt 1 view .LVU45
 177 00bc 05A9     		add	r1, sp, #20
 178 00be 4846     		mov	r0, r9
 179 00c0 FFF7FEFF 		bl	HAL_GPIO_Init
 180              	.LVL4:
 943:Core/Src/main.c **** 
 944:Core/Src/main.c ****   /*Configure GPIO pin : PB12 */
 945:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_12;
 181              		.loc 1 945 3 view .LVU46
 182              		.loc 1 945 23 is_stmt 0 view .LVU47
 183 00c4 4FF48053 		mov	r3, #4096
 184 00c8 0593     		str	r3, [sp, #20]
 946:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 185              		.loc 1 946 3 is_stmt 1 view .LVU48
 186              		.loc 1 946 24 is_stmt 0 view .LVU49
 187 00ca 4FF48813 		mov	r3, #1114112
 188 00ce 0693     		str	r3, [sp, #24]
 947:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 189              		.loc 1 947 3 is_stmt 1 view .LVU50
 190              		.loc 1 947 24 is_stmt 0 view .LVU51
 191 00d0 0794     		str	r4, [sp, #28]
 948:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 192              		.loc 1 948 3 is_stmt 1 view .LVU52
 193 00d2 05A9     		add	r1, sp, #20
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s 			page 21


 194 00d4 3046     		mov	r0, r6
 195 00d6 FFF7FEFF 		bl	HAL_GPIO_Init
 196              	.LVL5:
 949:Core/Src/main.c **** 
 950:Core/Src/main.c ****   /*Configure GPIO pins : PC8 PC9 */
 951:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 197              		.loc 1 951 3 view .LVU53
 198              		.loc 1 951 23 is_stmt 0 view .LVU54
 199 00da 4FF44073 		mov	r3, #768
 200 00de 0593     		str	r3, [sp, #20]
 952:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 201              		.loc 1 952 3 is_stmt 1 view .LVU55
 202              		.loc 1 952 24 is_stmt 0 view .LVU56
 203 00e0 0695     		str	r5, [sp, #24]
 953:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 204              		.loc 1 953 3 is_stmt 1 view .LVU57
 205              		.loc 1 953 24 is_stmt 0 view .LVU58
 206 00e2 0794     		str	r4, [sp, #28]
 954:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 207              		.loc 1 954 3 is_stmt 1 view .LVU59
 208              		.loc 1 954 25 is_stmt 0 view .LVU60
 209 00e4 0894     		str	r4, [sp, #32]
 955:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 210              		.loc 1 955 3 is_stmt 1 view .LVU61
 211 00e6 05A9     		add	r1, sp, #20
 212 00e8 4046     		mov	r0, r8
 213 00ea FFF7FEFF 		bl	HAL_GPIO_Init
 214              	.LVL6:
 956:Core/Src/main.c **** 
 957:Core/Src/main.c ****   /*Configure GPIO pin : PD2 */
 958:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_2;
 215              		.loc 1 958 3 view .LVU62
 216              		.loc 1 958 23 is_stmt 0 view .LVU63
 217 00ee 0423     		movs	r3, #4
 218 00f0 0593     		str	r3, [sp, #20]
 959:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 219              		.loc 1 959 3 is_stmt 1 view .LVU64
 220              		.loc 1 959 24 is_stmt 0 view .LVU65
 221 00f2 0695     		str	r5, [sp, #24]
 960:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 222              		.loc 1 960 3 is_stmt 1 view .LVU66
 223              		.loc 1 960 24 is_stmt 0 view .LVU67
 224 00f4 0794     		str	r4, [sp, #28]
 961:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 225              		.loc 1 961 3 is_stmt 1 view .LVU68
 226              		.loc 1 961 25 is_stmt 0 view .LVU69
 227 00f6 0894     		str	r4, [sp, #32]
 962:Core/Src/main.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 228              		.loc 1 962 3 is_stmt 1 view .LVU70
 229 00f8 05A9     		add	r1, sp, #20
 230 00fa 3846     		mov	r0, r7
 231 00fc FFF7FEFF 		bl	HAL_GPIO_Init
 232              	.LVL7:
 963:Core/Src/main.c **** 
 964:Core/Src/main.c ****   /*Configure GPIO pin : PB9 */
 965:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_9;
 233              		.loc 1 965 3 view .LVU71
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s 			page 22


 234              		.loc 1 965 23 is_stmt 0 view .LVU72
 235 0100 4FF40073 		mov	r3, #512
 236 0104 0593     		str	r3, [sp, #20]
 966:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 237              		.loc 1 966 3 is_stmt 1 view .LVU73
 238              		.loc 1 966 24 is_stmt 0 view .LVU74
 239 0106 0695     		str	r5, [sp, #24]
 967:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 240              		.loc 1 967 3 is_stmt 1 view .LVU75
 241              		.loc 1 967 24 is_stmt 0 view .LVU76
 242 0108 0794     		str	r4, [sp, #28]
 968:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 243              		.loc 1 968 3 is_stmt 1 view .LVU77
 244              		.loc 1 968 25 is_stmt 0 view .LVU78
 245 010a 0894     		str	r4, [sp, #32]
 969:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 246              		.loc 1 969 3 is_stmt 1 view .LVU79
 247 010c 05A9     		add	r1, sp, #20
 248 010e 3046     		mov	r0, r6
 249 0110 FFF7FEFF 		bl	HAL_GPIO_Init
 250              	.LVL8:
 970:Core/Src/main.c **** 
 971:Core/Src/main.c ****   /* EXTI interrupt init*/
 972:Core/Src/main.c ****   HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 251              		.loc 1 972 3 view .LVU80
 252 0114 2246     		mov	r2, r4
 253 0116 2146     		mov	r1, r4
 254 0118 2820     		movs	r0, #40
 255 011a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 256              	.LVL9:
 973:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 257              		.loc 1 973 3 view .LVU81
 258 011e 2820     		movs	r0, #40
 259 0120 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 260              	.LVL10:
 974:Core/Src/main.c **** 
 975:Core/Src/main.c **** }
 261              		.loc 1 975 1 is_stmt 0 view .LVU82
 262 0124 0BB0     		add	sp, sp, #44
 263              	.LCFI2:
 264              		.cfi_def_cfa_offset 28
 265              		@ sp needed
 266 0126 BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 267              	.L4:
 268 012a 00BF     		.align	2
 269              	.L3:
 270 012c 00380240 		.word	1073887232
 271 0130 000C0240 		.word	1073875968
 272 0134 00040240 		.word	1073873920
 273 0138 00000240 		.word	1073872896
 274 013c 00080240 		.word	1073874944
 275              		.cfi_endproc
 276              	.LFE253:
 278              		.section	.text.MX_DMA_Init,"ax",%progbits
 279              		.align	1
 280              		.syntax unified
 281              		.thumb
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s 			page 23


 282              		.thumb_func
 283              		.fpu fpv4-sp-d16
 285              	MX_DMA_Init:
 286              	.LFB252:
 894:Core/Src/main.c **** 
 287              		.loc 1 894 1 is_stmt 1 view -0
 288              		.cfi_startproc
 289              		@ args = 0, pretend = 0, frame = 8
 290              		@ frame_needed = 0, uses_anonymous_args = 0
 291 0000 10B5     		push	{r4, lr}
 292              	.LCFI3:
 293              		.cfi_def_cfa_offset 8
 294              		.cfi_offset 4, -8
 295              		.cfi_offset 14, -4
 296 0002 82B0     		sub	sp, sp, #8
 297              	.LCFI4:
 298              		.cfi_def_cfa_offset 16
 897:Core/Src/main.c **** 
 299              		.loc 1 897 3 view .LVU84
 300              	.LBB9:
 897:Core/Src/main.c **** 
 301              		.loc 1 897 3 view .LVU85
 302 0004 0024     		movs	r4, #0
 303 0006 0194     		str	r4, [sp, #4]
 897:Core/Src/main.c **** 
 304              		.loc 1 897 3 view .LVU86
 305 0008 0D4B     		ldr	r3, .L7
 306 000a 1A6B     		ldr	r2, [r3, #48]
 307 000c 42F48002 		orr	r2, r2, #4194304
 308 0010 1A63     		str	r2, [r3, #48]
 897:Core/Src/main.c **** 
 309              		.loc 1 897 3 view .LVU87
 310 0012 1B6B     		ldr	r3, [r3, #48]
 311 0014 03F48003 		and	r3, r3, #4194304
 312 0018 0193     		str	r3, [sp, #4]
 897:Core/Src/main.c **** 
 313              		.loc 1 897 3 view .LVU88
 314 001a 019B     		ldr	r3, [sp, #4]
 315              	.LBE9:
 897:Core/Src/main.c **** 
 316              		.loc 1 897 3 view .LVU89
 901:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 317              		.loc 1 901 3 view .LVU90
 318 001c 2246     		mov	r2, r4
 319 001e 2146     		mov	r1, r4
 320 0020 3820     		movs	r0, #56
 321 0022 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 322              	.LVL11:
 902:Core/Src/main.c ****   /* DMA2_Stream2_IRQn interrupt configuration */
 323              		.loc 1 902 3 view .LVU91
 324 0026 3820     		movs	r0, #56
 325 0028 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 326              	.LVL12:
 904:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 327              		.loc 1 904 3 view .LVU92
 328 002c 2246     		mov	r2, r4
 329 002e 2146     		mov	r1, r4
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s 			page 24


 330 0030 3A20     		movs	r0, #58
 331 0032 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 332              	.LVL13:
 905:Core/Src/main.c **** 
 333              		.loc 1 905 3 view .LVU93
 334 0036 3A20     		movs	r0, #58
 335 0038 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 336              	.LVL14:
 907:Core/Src/main.c **** 
 337              		.loc 1 907 1 is_stmt 0 view .LVU94
 338 003c 02B0     		add	sp, sp, #8
 339              	.LCFI5:
 340              		.cfi_def_cfa_offset 8
 341              		@ sp needed
 342 003e 10BD     		pop	{r4, pc}
 343              	.L8:
 344              		.align	2
 345              	.L7:
 346 0040 00380240 		.word	1073887232
 347              		.cfi_endproc
 348              	.LFE252:
 350              		.section	.text.__io_putchar,"ax",%progbits
 351              		.align	1
 352              		.global	__io_putchar
 353              		.syntax unified
 354              		.thumb
 355              		.thumb_func
 356              		.fpu fpv4-sp-d16
 358              	__io_putchar:
 359              	.LVL15:
 360              	.LFB238:
 133:Core/Src/main.c **** 	HAL_UART_Transmit(&huart1, (uint8_t*)&ch, 1, 0xFFFF);
 361              		.loc 1 133 19 is_stmt 1 view -0
 362              		.cfi_startproc
 363              		@ args = 0, pretend = 0, frame = 8
 364              		@ frame_needed = 0, uses_anonymous_args = 0
 133:Core/Src/main.c **** 	HAL_UART_Transmit(&huart1, (uint8_t*)&ch, 1, 0xFFFF);
 365              		.loc 1 133 19 is_stmt 0 view .LVU96
 366 0000 00B5     		push	{lr}
 367              	.LCFI6:
 368              		.cfi_def_cfa_offset 4
 369              		.cfi_offset 14, -4
 370 0002 83B0     		sub	sp, sp, #12
 371              	.LCFI7:
 372              		.cfi_def_cfa_offset 16
 373 0004 0190     		str	r0, [sp, #4]
 134:Core/Src/main.c **** 	return ch;
 374              		.loc 1 134 2 is_stmt 1 view .LVU97
 375 0006 4FF6FF73 		movw	r3, #65535
 376 000a 0122     		movs	r2, #1
 377 000c 01A9     		add	r1, sp, #4
 378 000e 0348     		ldr	r0, .L11
 379              	.LVL16:
 134:Core/Src/main.c **** 	return ch;
 380              		.loc 1 134 2 is_stmt 0 view .LVU98
 381 0010 FFF7FEFF 		bl	HAL_UART_Transmit
 382              	.LVL17:
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s 			page 25


 135:Core/Src/main.c **** }
 383              		.loc 1 135 2 is_stmt 1 view .LVU99
 136:Core/Src/main.c **** int __io_getchar(void) {
 384              		.loc 1 136 1 is_stmt 0 view .LVU100
 385 0014 0198     		ldr	r0, [sp, #4]
 386 0016 03B0     		add	sp, sp, #12
 387              	.LCFI8:
 388              		.cfi_def_cfa_offset 4
 389              		@ sp needed
 390 0018 5DF804FB 		ldr	pc, [sp], #4
 391              	.L12:
 392              		.align	2
 393              	.L11:
 394 001c 00000000 		.word	.LANCHOR0
 395              		.cfi_endproc
 396              	.LFE238:
 398              		.section	.text.__io_getchar,"ax",%progbits
 399              		.align	1
 400              		.global	__io_getchar
 401              		.syntax unified
 402              		.thumb
 403              		.thumb_func
 404              		.fpu fpv4-sp-d16
 406              	__io_getchar:
 407              	.LFB239:
 137:Core/Src/main.c **** HAL_StatusTypeDef Status = HAL_BUSY;
 408              		.loc 1 137 24 is_stmt 1 view -0
 409              		.cfi_startproc
 410              		@ args = 0, pretend = 0, frame = 8
 411              		@ frame_needed = 0, uses_anonymous_args = 0
 412 0000 00B5     		push	{lr}
 413              	.LCFI9:
 414              		.cfi_def_cfa_offset 4
 415              		.cfi_offset 14, -4
 416 0002 83B0     		sub	sp, sp, #12
 417              	.LCFI10:
 418              		.cfi_def_cfa_offset 16
 138:Core/Src/main.c **** uint8_t Data;
 419              		.loc 1 138 1 view .LVU102
 420              	.LVL18:
 139:Core/Src/main.c **** 
 421              		.loc 1 139 1 view .LVU103
 141:Core/Src/main.c **** {
 422              		.loc 1 141 1 view .LVU104
 138:Core/Src/main.c **** uint8_t Data;
 423              		.loc 1 138 19 is_stmt 0 view .LVU105
 424 0004 0220     		movs	r0, #2
 141:Core/Src/main.c **** {
 425              		.loc 1 141 6 view .LVU106
 426 0006 06E0     		b	.L14
 427              	.LVL19:
 428              	.L15:
 143:Core/Src/main.c **** //if(Status == HAL_ERROR)
 429              		.loc 1 143 1 is_stmt 1 view .LVU107
 143:Core/Src/main.c **** //if(Status == HAL_ERROR)
 430              		.loc 1 143 10 is_stmt 0 view .LVU108
 431 0008 0A23     		movs	r3, #10
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s 			page 26


 432 000a 0122     		movs	r2, #1
 433 000c 0DF10701 		add	r1, sp, #7
 434 0010 0448     		ldr	r0, .L17
 435              	.LVL20:
 143:Core/Src/main.c **** //if(Status == HAL_ERROR)
 436              		.loc 1 143 10 view .LVU109
 437 0012 FFF7FEFF 		bl	HAL_UART_Receive
 438              	.LVL21:
 439              	.L14:
 141:Core/Src/main.c **** {
 440              		.loc 1 141 6 is_stmt 1 view .LVU110
 441 0016 0028     		cmp	r0, #0
 442 0018 F6D1     		bne	.L15
 150:Core/Src/main.c **** }
 443              		.loc 1 150 1 view .LVU111
 151:Core/Src/main.c **** /*---- DEFINING FUNCTION ----*/
 444              		.loc 1 151 1 is_stmt 0 view .LVU112
 445 001a 9DF80700 		ldrb	r0, [sp, #7]	@ zero_extendqisi2
 446              	.LVL22:
 151:Core/Src/main.c **** /*---- DEFINING FUNCTION ----*/
 447              		.loc 1 151 1 view .LVU113
 448 001e 03B0     		add	sp, sp, #12
 449              	.LCFI11:
 450              		.cfi_def_cfa_offset 4
 451              		@ sp needed
 452 0020 5DF804FB 		ldr	pc, [sp], #4
 453              	.L18:
 454              		.align	2
 455              	.L17:
 456 0024 00000000 		.word	.LANCHOR0
 457              		.cfi_endproc
 458              	.LFE239:
 460              		.section	.text.Error_Handler,"ax",%progbits
 461              		.align	1
 462              		.global	Error_Handler
 463              		.syntax unified
 464              		.thumb
 465              		.thumb_func
 466              		.fpu fpv4-sp-d16
 468              	Error_Handler:
 469              	.LFB254:
 976:Core/Src/main.c **** 
 977:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 978:Core/Src/main.c **** 
 979:Core/Src/main.c **** /* USER CODE END 4 */
 980:Core/Src/main.c **** 
 981:Core/Src/main.c **** /**
 982:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 983:Core/Src/main.c ****   * @retval None
 984:Core/Src/main.c ****   */
 985:Core/Src/main.c **** void Error_Handler(void)
 986:Core/Src/main.c **** {
 470              		.loc 1 986 1 is_stmt 1 view -0
 471              		.cfi_startproc
 472              		@ Volatile: function does not return.
 473              		@ args = 0, pretend = 0, frame = 0
 474              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s 			page 27


 475              		@ link register save eliminated.
 987:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 988:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 989:Core/Src/main.c ****   __disable_irq();
 476              		.loc 1 989 3 view .LVU115
 477              	.LBB10:
 478              	.LBI10:
 479              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s 			page 28


  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s 			page 29


 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 480              		.loc 2 140 27 view .LVU116
 481              	.LBB11:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 482              		.loc 2 142 3 view .LVU117
 483              		.syntax unified
 484              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 485 0000 72B6     		cpsid i
 486              	@ 0 "" 2
 487              		.thumb
 488              		.syntax unified
 489              	.L20:
 490              	.LBE11:
 491              	.LBE10:
 990:Core/Src/main.c ****   while (1)
 492              		.loc 1 990 3 discriminator 1 view .LVU118
 991:Core/Src/main.c ****   {
 992:Core/Src/main.c ****   }
 493              		.loc 1 992 3 discriminator 1 view .LVU119
 990:Core/Src/main.c ****   while (1)
 494              		.loc 1 990 9 discriminator 1 view .LVU120
 495 0002 FEE7     		b	.L20
 496              		.cfi_endproc
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s 			page 30


 497              	.LFE254:
 499              		.section	.text.MX_ADC1_Init,"ax",%progbits
 500              		.align	1
 501              		.syntax unified
 502              		.thumb
 503              		.thumb_func
 504              		.fpu fpv4-sp-d16
 506              	MX_ADC1_Init:
 507              	.LFB242:
 356:Core/Src/main.c **** 
 508              		.loc 1 356 1 view -0
 509              		.cfi_startproc
 510              		@ args = 0, pretend = 0, frame = 16
 511              		@ frame_needed = 0, uses_anonymous_args = 0
 512 0000 00B5     		push	{lr}
 513              	.LCFI12:
 514              		.cfi_def_cfa_offset 4
 515              		.cfi_offset 14, -4
 516 0002 85B0     		sub	sp, sp, #20
 517              	.LCFI13:
 518              		.cfi_def_cfa_offset 24
 362:Core/Src/main.c **** 
 519              		.loc 1 362 3 view .LVU122
 362:Core/Src/main.c **** 
 520              		.loc 1 362 26 is_stmt 0 view .LVU123
 521 0004 0023     		movs	r3, #0
 522 0006 0093     		str	r3, [sp]
 523 0008 0193     		str	r3, [sp, #4]
 524 000a 0293     		str	r3, [sp, #8]
 525 000c 0393     		str	r3, [sp, #12]
 370:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV6;
 526              		.loc 1 370 3 is_stmt 1 view .LVU124
 370:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV6;
 527              		.loc 1 370 18 is_stmt 0 view .LVU125
 528 000e 2048     		ldr	r0, .L31
 529 0010 204A     		ldr	r2, .L31+4
 530 0012 0260     		str	r2, [r0]
 371:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 531              		.loc 1 371 3 is_stmt 1 view .LVU126
 371:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 532              		.loc 1 371 29 is_stmt 0 view .LVU127
 533 0014 4FF40032 		mov	r2, #131072
 534 0018 4260     		str	r2, [r0, #4]
 372:Core/Src/main.c ****   hadc1.Init.ScanConvMode = ENABLE;
 535              		.loc 1 372 3 is_stmt 1 view .LVU128
 372:Core/Src/main.c ****   hadc1.Init.ScanConvMode = ENABLE;
 536              		.loc 1 372 25 is_stmt 0 view .LVU129
 537 001a 8360     		str	r3, [r0, #8]
 373:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = ENABLE;
 538              		.loc 1 373 3 is_stmt 1 view .LVU130
 373:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = ENABLE;
 539              		.loc 1 373 27 is_stmt 0 view .LVU131
 540 001c 0122     		movs	r2, #1
 541 001e 0261     		str	r2, [r0, #16]
 374:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 542              		.loc 1 374 3 is_stmt 1 view .LVU132
 374:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s 			page 31


 543              		.loc 1 374 33 is_stmt 0 view .LVU133
 544 0020 0276     		strb	r2, [r0, #24]
 375:Core/Src/main.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 545              		.loc 1 375 3 is_stmt 1 view .LVU134
 375:Core/Src/main.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 546              		.loc 1 375 36 is_stmt 0 view .LVU135
 547 0022 80F82030 		strb	r3, [r0, #32]
 376:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 548              		.loc 1 376 3 is_stmt 1 view .LVU136
 376:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 549              		.loc 1 376 35 is_stmt 0 view .LVU137
 550 0026 C362     		str	r3, [r0, #44]
 377:Core/Src/main.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 551              		.loc 1 377 3 is_stmt 1 view .LVU138
 377:Core/Src/main.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 552              		.loc 1 377 31 is_stmt 0 view .LVU139
 553 0028 1B49     		ldr	r1, .L31+8
 554 002a 8162     		str	r1, [r0, #40]
 378:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 3;
 555              		.loc 1 378 3 is_stmt 1 view .LVU140
 378:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 3;
 556              		.loc 1 378 24 is_stmt 0 view .LVU141
 557 002c C360     		str	r3, [r0, #12]
 379:Core/Src/main.c ****   hadc1.Init.DMAContinuousRequests = ENABLE;
 558              		.loc 1 379 3 is_stmt 1 view .LVU142
 379:Core/Src/main.c ****   hadc1.Init.DMAContinuousRequests = ENABLE;
 559              		.loc 1 379 30 is_stmt 0 view .LVU143
 560 002e 0323     		movs	r3, #3
 561 0030 C361     		str	r3, [r0, #28]
 380:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 562              		.loc 1 380 3 is_stmt 1 view .LVU144
 380:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 563              		.loc 1 380 36 is_stmt 0 view .LVU145
 564 0032 80F83020 		strb	r2, [r0, #48]
 381:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 565              		.loc 1 381 3 is_stmt 1 view .LVU146
 381:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 566              		.loc 1 381 27 is_stmt 0 view .LVU147
 567 0036 4261     		str	r2, [r0, #20]
 382:Core/Src/main.c ****   {
 568              		.loc 1 382 3 is_stmt 1 view .LVU148
 382:Core/Src/main.c ****   {
 569              		.loc 1 382 7 is_stmt 0 view .LVU149
 570 0038 FFF7FEFF 		bl	HAL_ADC_Init
 571              	.LVL23:
 382:Core/Src/main.c ****   {
 572              		.loc 1 382 6 view .LVU150
 573 003c F8B9     		cbnz	r0, .L27
 389:Core/Src/main.c ****   sConfig.Rank = 1;
 574              		.loc 1 389 3 is_stmt 1 view .LVU151
 389:Core/Src/main.c ****   sConfig.Rank = 1;
 575              		.loc 1 389 19 is_stmt 0 view .LVU152
 576 003e 0A23     		movs	r3, #10
 577 0040 0093     		str	r3, [sp]
 390:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 578              		.loc 1 390 3 is_stmt 1 view .LVU153
 390:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s 			page 32


 579              		.loc 1 390 16 is_stmt 0 view .LVU154
 580 0042 0123     		movs	r3, #1
 581 0044 0193     		str	r3, [sp, #4]
 391:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 582              		.loc 1 391 3 is_stmt 1 view .LVU155
 391:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 583              		.loc 1 391 24 is_stmt 0 view .LVU156
 584 0046 0323     		movs	r3, #3
 585 0048 0293     		str	r3, [sp, #8]
 392:Core/Src/main.c ****   {
 586              		.loc 1 392 3 is_stmt 1 view .LVU157
 392:Core/Src/main.c ****   {
 587              		.loc 1 392 7 is_stmt 0 view .LVU158
 588 004a 6946     		mov	r1, sp
 589 004c 1048     		ldr	r0, .L31
 590 004e FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 591              	.LVL24:
 392:Core/Src/main.c ****   {
 592              		.loc 1 392 6 view .LVU159
 593 0052 B0B9     		cbnz	r0, .L28
 399:Core/Src/main.c ****   sConfig.Rank = 2;
 594              		.loc 1 399 3 is_stmt 1 view .LVU160
 399:Core/Src/main.c ****   sConfig.Rank = 2;
 595              		.loc 1 399 19 is_stmt 0 view .LVU161
 596 0054 0E23     		movs	r3, #14
 597 0056 0093     		str	r3, [sp]
 400:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 598              		.loc 1 400 3 is_stmt 1 view .LVU162
 400:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 599              		.loc 1 400 16 is_stmt 0 view .LVU163
 600 0058 0223     		movs	r3, #2
 601 005a 0193     		str	r3, [sp, #4]
 401:Core/Src/main.c ****   {
 602              		.loc 1 401 3 is_stmt 1 view .LVU164
 401:Core/Src/main.c ****   {
 603              		.loc 1 401 7 is_stmt 0 view .LVU165
 604 005c 6946     		mov	r1, sp
 605 005e 0C48     		ldr	r0, .L31
 606 0060 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 607              	.LVL25:
 401:Core/Src/main.c ****   {
 608              		.loc 1 401 6 view .LVU166
 609 0064 78B9     		cbnz	r0, .L29
 408:Core/Src/main.c ****   sConfig.Rank = 3;
 610              		.loc 1 408 3 is_stmt 1 view .LVU167
 408:Core/Src/main.c ****   sConfig.Rank = 3;
 611              		.loc 1 408 19 is_stmt 0 view .LVU168
 612 0066 0923     		movs	r3, #9
 613 0068 0093     		str	r3, [sp]
 409:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 614              		.loc 1 409 3 is_stmt 1 view .LVU169
 409:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 615              		.loc 1 409 16 is_stmt 0 view .LVU170
 616 006a 0323     		movs	r3, #3
 617 006c 0193     		str	r3, [sp, #4]
 410:Core/Src/main.c ****   {
 618              		.loc 1 410 3 is_stmt 1 view .LVU171
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s 			page 33


 410:Core/Src/main.c ****   {
 619              		.loc 1 410 7 is_stmt 0 view .LVU172
 620 006e 6946     		mov	r1, sp
 621 0070 0748     		ldr	r0, .L31
 622 0072 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 623              	.LVL26:
 410:Core/Src/main.c ****   {
 624              		.loc 1 410 6 view .LVU173
 625 0076 40B9     		cbnz	r0, .L30
 418:Core/Src/main.c **** 
 626              		.loc 1 418 1 view .LVU174
 627 0078 05B0     		add	sp, sp, #20
 628              	.LCFI14:
 629              		.cfi_remember_state
 630              		.cfi_def_cfa_offset 4
 631              		@ sp needed
 632 007a 5DF804FB 		ldr	pc, [sp], #4
 633              	.L27:
 634              	.LCFI15:
 635              		.cfi_restore_state
 384:Core/Src/main.c ****   }
 636              		.loc 1 384 5 is_stmt 1 view .LVU175
 637 007e FFF7FEFF 		bl	Error_Handler
 638              	.LVL27:
 639              	.L28:
 394:Core/Src/main.c ****   }
 640              		.loc 1 394 5 view .LVU176
 641 0082 FFF7FEFF 		bl	Error_Handler
 642              	.LVL28:
 643              	.L29:
 403:Core/Src/main.c ****   }
 644              		.loc 1 403 5 view .LVU177
 645 0086 FFF7FEFF 		bl	Error_Handler
 646              	.LVL29:
 647              	.L30:
 412:Core/Src/main.c ****   }
 648              		.loc 1 412 5 view .LVU178
 649 008a FFF7FEFF 		bl	Error_Handler
 650              	.LVL30:
 651              	.L32:
 652 008e 00BF     		.align	2
 653              	.L31:
 654 0090 00000000 		.word	.LANCHOR1
 655 0094 00200140 		.word	1073815552
 656 0098 0100000F 		.word	251658241
 657              		.cfi_endproc
 658              	.LFE242:
 660              		.section	.text.MX_ADC2_Init,"ax",%progbits
 661              		.align	1
 662              		.syntax unified
 663              		.thumb
 664              		.thumb_func
 665              		.fpu fpv4-sp-d16
 667              	MX_ADC2_Init:
 668              	.LFB243:
 426:Core/Src/main.c **** 
 669              		.loc 1 426 1 view -0
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s 			page 34


 670              		.cfi_startproc
 671              		@ args = 0, pretend = 0, frame = 16
 672              		@ frame_needed = 0, uses_anonymous_args = 0
 673 0000 00B5     		push	{lr}
 674              	.LCFI16:
 675              		.cfi_def_cfa_offset 4
 676              		.cfi_offset 14, -4
 677 0002 85B0     		sub	sp, sp, #20
 678              	.LCFI17:
 679              		.cfi_def_cfa_offset 24
 432:Core/Src/main.c **** 
 680              		.loc 1 432 3 view .LVU180
 432:Core/Src/main.c **** 
 681              		.loc 1 432 26 is_stmt 0 view .LVU181
 682 0004 0023     		movs	r3, #0
 683 0006 0093     		str	r3, [sp]
 684 0008 0193     		str	r3, [sp, #4]
 685 000a 0293     		str	r3, [sp, #8]
 686 000c 0393     		str	r3, [sp, #12]
 440:Core/Src/main.c ****   hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV6;
 687              		.loc 1 440 3 is_stmt 1 view .LVU182
 440:Core/Src/main.c ****   hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV6;
 688              		.loc 1 440 18 is_stmt 0 view .LVU183
 689 000e 1A48     		ldr	r0, .L41
 690 0010 1A4A     		ldr	r2, .L41+4
 691 0012 0260     		str	r2, [r0]
 441:Core/Src/main.c ****   hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 692              		.loc 1 441 3 is_stmt 1 view .LVU184
 441:Core/Src/main.c ****   hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 693              		.loc 1 441 29 is_stmt 0 view .LVU185
 694 0014 4FF40032 		mov	r2, #131072
 695 0018 4260     		str	r2, [r0, #4]
 442:Core/Src/main.c ****   hadc2.Init.ScanConvMode = ENABLE;
 696              		.loc 1 442 3 is_stmt 1 view .LVU186
 442:Core/Src/main.c ****   hadc2.Init.ScanConvMode = ENABLE;
 697              		.loc 1 442 25 is_stmt 0 view .LVU187
 698 001a 8360     		str	r3, [r0, #8]
 443:Core/Src/main.c ****   hadc2.Init.ContinuousConvMode = ENABLE;
 699              		.loc 1 443 3 is_stmt 1 view .LVU188
 443:Core/Src/main.c ****   hadc2.Init.ContinuousConvMode = ENABLE;
 700              		.loc 1 443 27 is_stmt 0 view .LVU189
 701 001c 0122     		movs	r2, #1
 702 001e 0261     		str	r2, [r0, #16]
 444:Core/Src/main.c ****   hadc2.Init.DiscontinuousConvMode = DISABLE;
 703              		.loc 1 444 3 is_stmt 1 view .LVU190
 444:Core/Src/main.c ****   hadc2.Init.DiscontinuousConvMode = DISABLE;
 704              		.loc 1 444 33 is_stmt 0 view .LVU191
 705 0020 0276     		strb	r2, [r0, #24]
 445:Core/Src/main.c ****   hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 706              		.loc 1 445 3 is_stmt 1 view .LVU192
 445:Core/Src/main.c ****   hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 707              		.loc 1 445 36 is_stmt 0 view .LVU193
 708 0022 80F82030 		strb	r3, [r0, #32]
 446:Core/Src/main.c ****   hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 709              		.loc 1 446 3 is_stmt 1 view .LVU194
 446:Core/Src/main.c ****   hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 710              		.loc 1 446 35 is_stmt 0 view .LVU195
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s 			page 35


 711 0026 C362     		str	r3, [r0, #44]
 447:Core/Src/main.c ****   hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 712              		.loc 1 447 3 is_stmt 1 view .LVU196
 447:Core/Src/main.c ****   hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 713              		.loc 1 447 31 is_stmt 0 view .LVU197
 714 0028 1549     		ldr	r1, .L41+8
 715 002a 8162     		str	r1, [r0, #40]
 448:Core/Src/main.c ****   hadc2.Init.NbrOfConversion = 2;
 716              		.loc 1 448 3 is_stmt 1 view .LVU198
 448:Core/Src/main.c ****   hadc2.Init.NbrOfConversion = 2;
 717              		.loc 1 448 24 is_stmt 0 view .LVU199
 718 002c C360     		str	r3, [r0, #12]
 449:Core/Src/main.c ****   hadc2.Init.DMAContinuousRequests = ENABLE;
 719              		.loc 1 449 3 is_stmt 1 view .LVU200
 449:Core/Src/main.c ****   hadc2.Init.DMAContinuousRequests = ENABLE;
 720              		.loc 1 449 30 is_stmt 0 view .LVU201
 721 002e 0223     		movs	r3, #2
 722 0030 C361     		str	r3, [r0, #28]
 450:Core/Src/main.c ****   hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 723              		.loc 1 450 3 is_stmt 1 view .LVU202
 450:Core/Src/main.c ****   hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 724              		.loc 1 450 36 is_stmt 0 view .LVU203
 725 0032 80F83020 		strb	r2, [r0, #48]
 451:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc2) != HAL_OK)
 726              		.loc 1 451 3 is_stmt 1 view .LVU204
 451:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc2) != HAL_OK)
 727              		.loc 1 451 27 is_stmt 0 view .LVU205
 728 0036 4261     		str	r2, [r0, #20]
 452:Core/Src/main.c ****   {
 729              		.loc 1 452 3 is_stmt 1 view .LVU206
 452:Core/Src/main.c ****   {
 730              		.loc 1 452 7 is_stmt 0 view .LVU207
 731 0038 FFF7FEFF 		bl	HAL_ADC_Init
 732              	.LVL31:
 452:Core/Src/main.c ****   {
 733              		.loc 1 452 6 view .LVU208
 734 003c B0B9     		cbnz	r0, .L38
 459:Core/Src/main.c ****   sConfig.Rank = 1;
 735              		.loc 1 459 3 is_stmt 1 view .LVU209
 459:Core/Src/main.c ****   sConfig.Rank = 1;
 736              		.loc 1 459 19 is_stmt 0 view .LVU210
 737 003e 0B23     		movs	r3, #11
 738 0040 0093     		str	r3, [sp]
 460:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 739              		.loc 1 460 3 is_stmt 1 view .LVU211
 460:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 740              		.loc 1 460 16 is_stmt 0 view .LVU212
 741 0042 0123     		movs	r3, #1
 742 0044 0193     		str	r3, [sp, #4]
 461:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 743              		.loc 1 461 3 is_stmt 1 view .LVU213
 461:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 744              		.loc 1 461 24 is_stmt 0 view .LVU214
 745 0046 0323     		movs	r3, #3
 746 0048 0293     		str	r3, [sp, #8]
 462:Core/Src/main.c ****   {
 747              		.loc 1 462 3 is_stmt 1 view .LVU215
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s 			page 36


 462:Core/Src/main.c ****   {
 748              		.loc 1 462 7 is_stmt 0 view .LVU216
 749 004a 6946     		mov	r1, sp
 750 004c 0A48     		ldr	r0, .L41
 751 004e FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 752              	.LVL32:
 462:Core/Src/main.c ****   {
 753              		.loc 1 462 6 view .LVU217
 754 0052 68B9     		cbnz	r0, .L39
 469:Core/Src/main.c ****   sConfig.Rank = 2;
 755              		.loc 1 469 3 is_stmt 1 view .LVU218
 469:Core/Src/main.c ****   sConfig.Rank = 2;
 756              		.loc 1 469 19 is_stmt 0 view .LVU219
 757 0054 0F23     		movs	r3, #15
 758 0056 0093     		str	r3, [sp]
 470:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 759              		.loc 1 470 3 is_stmt 1 view .LVU220
 470:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 760              		.loc 1 470 16 is_stmt 0 view .LVU221
 761 0058 0223     		movs	r3, #2
 762 005a 0193     		str	r3, [sp, #4]
 471:Core/Src/main.c ****   {
 763              		.loc 1 471 3 is_stmt 1 view .LVU222
 471:Core/Src/main.c ****   {
 764              		.loc 1 471 7 is_stmt 0 view .LVU223
 765 005c 6946     		mov	r1, sp
 766 005e 0648     		ldr	r0, .L41
 767 0060 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 768              	.LVL33:
 471:Core/Src/main.c ****   {
 769              		.loc 1 471 6 view .LVU224
 770 0064 30B9     		cbnz	r0, .L40
 479:Core/Src/main.c **** 
 771              		.loc 1 479 1 view .LVU225
 772 0066 05B0     		add	sp, sp, #20
 773              	.LCFI18:
 774              		.cfi_remember_state
 775              		.cfi_def_cfa_offset 4
 776              		@ sp needed
 777 0068 5DF804FB 		ldr	pc, [sp], #4
 778              	.L38:
 779              	.LCFI19:
 780              		.cfi_restore_state
 454:Core/Src/main.c ****   }
 781              		.loc 1 454 5 is_stmt 1 view .LVU226
 782 006c FFF7FEFF 		bl	Error_Handler
 783              	.LVL34:
 784              	.L39:
 464:Core/Src/main.c ****   }
 785              		.loc 1 464 5 view .LVU227
 786 0070 FFF7FEFF 		bl	Error_Handler
 787              	.LVL35:
 788              	.L40:
 473:Core/Src/main.c ****   }
 789              		.loc 1 473 5 view .LVU228
 790 0074 FFF7FEFF 		bl	Error_Handler
 791              	.LVL36:
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s 			page 37


 792              	.L42:
 793              		.align	2
 794              	.L41:
 795 0078 00000000 		.word	.LANCHOR2
 796 007c 00210140 		.word	1073815808
 797 0080 0100000F 		.word	251658241
 798              		.cfi_endproc
 799              	.LFE243:
 801              		.section	.text.MX_TIM3_Init,"ax",%progbits
 802              		.align	1
 803              		.syntax unified
 804              		.thumb
 805              		.thumb_func
 806              		.fpu fpv4-sp-d16
 808              	MX_TIM3_Init:
 809              	.LFB247:
 630:Core/Src/main.c **** 
 810              		.loc 1 630 1 view -0
 811              		.cfi_startproc
 812              		@ args = 0, pretend = 0, frame = 48
 813              		@ frame_needed = 0, uses_anonymous_args = 0
 814 0000 00B5     		push	{lr}
 815              	.LCFI20:
 816              		.cfi_def_cfa_offset 4
 817              		.cfi_offset 14, -4
 818 0002 8DB0     		sub	sp, sp, #52
 819              	.LCFI21:
 820              		.cfi_def_cfa_offset 56
 636:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 821              		.loc 1 636 3 view .LVU230
 636:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 822              		.loc 1 636 27 is_stmt 0 view .LVU231
 823 0004 2422     		movs	r2, #36
 824 0006 0021     		movs	r1, #0
 825 0008 03A8     		add	r0, sp, #12
 826 000a FFF7FEFF 		bl	memset
 827              	.LVL37:
 637:Core/Src/main.c **** 
 828              		.loc 1 637 3 is_stmt 1 view .LVU232
 637:Core/Src/main.c **** 
 829              		.loc 1 637 27 is_stmt 0 view .LVU233
 830 000e 0023     		movs	r3, #0
 831 0010 0193     		str	r3, [sp, #4]
 832 0012 0293     		str	r3, [sp, #8]
 642:Core/Src/main.c ****   htim3.Init.Prescaler = 0;
 833              		.loc 1 642 3 is_stmt 1 view .LVU234
 642:Core/Src/main.c ****   htim3.Init.Prescaler = 0;
 834              		.loc 1 642 18 is_stmt 0 view .LVU235
 835 0014 1048     		ldr	r0, .L49
 836 0016 114A     		ldr	r2, .L49+4
 837 0018 0260     		str	r2, [r0]
 643:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 838              		.loc 1 643 3 is_stmt 1 view .LVU236
 643:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 839              		.loc 1 643 24 is_stmt 0 view .LVU237
 840 001a 4360     		str	r3, [r0, #4]
 644:Core/Src/main.c ****   htim3.Init.Period = 60000-1;
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s 			page 38


 841              		.loc 1 644 3 is_stmt 1 view .LVU238
 644:Core/Src/main.c ****   htim3.Init.Period = 60000-1;
 842              		.loc 1 644 26 is_stmt 0 view .LVU239
 843 001c 8360     		str	r3, [r0, #8]
 645:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 844              		.loc 1 645 3 is_stmt 1 view .LVU240
 645:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 845              		.loc 1 645 21 is_stmt 0 view .LVU241
 846 001e 4EF65F22 		movw	r2, #59999
 847 0022 C260     		str	r2, [r0, #12]
 646:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 848              		.loc 1 646 3 is_stmt 1 view .LVU242
 646:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 849              		.loc 1 646 28 is_stmt 0 view .LVU243
 850 0024 0361     		str	r3, [r0, #16]
 647:Core/Src/main.c ****   sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 851              		.loc 1 647 3 is_stmt 1 view .LVU244
 647:Core/Src/main.c ****   sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 852              		.loc 1 647 32 is_stmt 0 view .LVU245
 853 0026 8361     		str	r3, [r0, #24]
 648:Core/Src/main.c ****   sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 854              		.loc 1 648 3 is_stmt 1 view .LVU246
 648:Core/Src/main.c ****   sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 855              		.loc 1 648 23 is_stmt 0 view .LVU247
 856 0028 0323     		movs	r3, #3
 857 002a 0393     		str	r3, [sp, #12]
 649:Core/Src/main.c ****   sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 858              		.loc 1 649 3 is_stmt 1 view .LVU248
 650:Core/Src/main.c ****   sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 859              		.loc 1 650 3 view .LVU249
 650:Core/Src/main.c ****   sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 860              		.loc 1 650 24 is_stmt 0 view .LVU250
 861 002c 0123     		movs	r3, #1
 862 002e 0593     		str	r3, [sp, #20]
 651:Core/Src/main.c ****   sConfig.IC1Filter = 0;
 863              		.loc 1 651 3 is_stmt 1 view .LVU251
 652:Core/Src/main.c ****   sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 864              		.loc 1 652 3 view .LVU252
 653:Core/Src/main.c ****   sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 865              		.loc 1 653 3 view .LVU253
 654:Core/Src/main.c ****   sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 866              		.loc 1 654 3 view .LVU254
 654:Core/Src/main.c ****   sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 867              		.loc 1 654 24 is_stmt 0 view .LVU255
 868 0030 0993     		str	r3, [sp, #36]
 655:Core/Src/main.c ****   sConfig.IC2Filter = 0;
 869              		.loc 1 655 3 is_stmt 1 view .LVU256
 656:Core/Src/main.c ****   if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 870              		.loc 1 656 3 view .LVU257
 657:Core/Src/main.c ****   {
 871              		.loc 1 657 3 view .LVU258
 657:Core/Src/main.c ****   {
 872              		.loc 1 657 7 is_stmt 0 view .LVU259
 873 0032 03A9     		add	r1, sp, #12
 874 0034 FFF7FEFF 		bl	HAL_TIM_Encoder_Init
 875              	.LVL38:
 657:Core/Src/main.c ****   {
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s 			page 39


 876              		.loc 1 657 6 view .LVU260
 877 0038 50B9     		cbnz	r0, .L47
 661:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 878              		.loc 1 661 3 is_stmt 1 view .LVU261
 661:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 879              		.loc 1 661 37 is_stmt 0 view .LVU262
 880 003a 0023     		movs	r3, #0
 881 003c 0193     		str	r3, [sp, #4]
 662:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 882              		.loc 1 662 3 is_stmt 1 view .LVU263
 662:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 883              		.loc 1 662 33 is_stmt 0 view .LVU264
 884 003e 0293     		str	r3, [sp, #8]
 663:Core/Src/main.c ****   {
 885              		.loc 1 663 3 is_stmt 1 view .LVU265
 663:Core/Src/main.c ****   {
 886              		.loc 1 663 7 is_stmt 0 view .LVU266
 887 0040 01A9     		add	r1, sp, #4
 888 0042 0548     		ldr	r0, .L49
 889 0044 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 890              	.LVL39:
 663:Core/Src/main.c ****   {
 891              		.loc 1 663 6 view .LVU267
 892 0048 20B9     		cbnz	r0, .L48
 671:Core/Src/main.c **** 
 893              		.loc 1 671 1 view .LVU268
 894 004a 0DB0     		add	sp, sp, #52
 895              	.LCFI22:
 896              		.cfi_remember_state
 897              		.cfi_def_cfa_offset 4
 898              		@ sp needed
 899 004c 5DF804FB 		ldr	pc, [sp], #4
 900              	.L47:
 901              	.LCFI23:
 902              		.cfi_restore_state
 659:Core/Src/main.c ****   }
 903              		.loc 1 659 5 is_stmt 1 view .LVU269
 904 0050 FFF7FEFF 		bl	Error_Handler
 905              	.LVL40:
 906              	.L48:
 665:Core/Src/main.c ****   }
 907              		.loc 1 665 5 view .LVU270
 908 0054 FFF7FEFF 		bl	Error_Handler
 909              	.LVL41:
 910              	.L50:
 911              		.align	2
 912              	.L49:
 913 0058 00000000 		.word	.LANCHOR3
 914 005c 00040040 		.word	1073742848
 915              		.cfi_endproc
 916              	.LFE247:
 918              		.section	.text.MX_TIM2_Init,"ax",%progbits
 919              		.align	1
 920              		.syntax unified
 921              		.thumb
 922              		.thumb_func
 923              		.fpu fpv4-sp-d16
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s 			page 40


 925              	MX_TIM2_Init:
 926              	.LFB246:
 571:Core/Src/main.c **** 
 927              		.loc 1 571 1 view -0
 928              		.cfi_startproc
 929              		@ args = 0, pretend = 0, frame = 56
 930              		@ frame_needed = 0, uses_anonymous_args = 0
 931 0000 00B5     		push	{lr}
 932              	.LCFI24:
 933              		.cfi_def_cfa_offset 4
 934              		.cfi_offset 14, -4
 935 0002 8FB0     		sub	sp, sp, #60
 936              	.LCFI25:
 937              		.cfi_def_cfa_offset 64
 577:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 938              		.loc 1 577 3 view .LVU272
 577:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 939              		.loc 1 577 26 is_stmt 0 view .LVU273
 940 0004 0023     		movs	r3, #0
 941 0006 0A93     		str	r3, [sp, #40]
 942 0008 0B93     		str	r3, [sp, #44]
 943 000a 0C93     		str	r3, [sp, #48]
 944 000c 0D93     		str	r3, [sp, #52]
 578:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 945              		.loc 1 578 3 is_stmt 1 view .LVU274
 578:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 946              		.loc 1 578 27 is_stmt 0 view .LVU275
 947 000e 0893     		str	r3, [sp, #32]
 948 0010 0993     		str	r3, [sp, #36]
 579:Core/Src/main.c **** 
 949              		.loc 1 579 3 is_stmt 1 view .LVU276
 579:Core/Src/main.c **** 
 950              		.loc 1 579 22 is_stmt 0 view .LVU277
 951 0012 0193     		str	r3, [sp, #4]
 952 0014 0293     		str	r3, [sp, #8]
 953 0016 0393     		str	r3, [sp, #12]
 954 0018 0493     		str	r3, [sp, #16]
 955 001a 0593     		str	r3, [sp, #20]
 956 001c 0693     		str	r3, [sp, #24]
 957 001e 0793     		str	r3, [sp, #28]
 584:Core/Src/main.c ****   htim2.Init.Prescaler = 0;
 958              		.loc 1 584 3 is_stmt 1 view .LVU278
 584:Core/Src/main.c ****   htim2.Init.Prescaler = 0;
 959              		.loc 1 584 18 is_stmt 0 view .LVU279
 960 0020 1E48     		ldr	r0, .L63
 961 0022 4FF08042 		mov	r2, #1073741824
 962 0026 0260     		str	r2, [r0]
 585:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 963              		.loc 1 585 3 is_stmt 1 view .LVU280
 585:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 964              		.loc 1 585 24 is_stmt 0 view .LVU281
 965 0028 4360     		str	r3, [r0, #4]
 586:Core/Src/main.c ****   htim2.Init.Period = 4200-1;
 966              		.loc 1 586 3 is_stmt 1 view .LVU282
 586:Core/Src/main.c ****   htim2.Init.Period = 4200-1;
 967              		.loc 1 586 26 is_stmt 0 view .LVU283
 968 002a 8360     		str	r3, [r0, #8]
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s 			page 41


 587:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 969              		.loc 1 587 3 is_stmt 1 view .LVU284
 587:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 970              		.loc 1 587 21 is_stmt 0 view .LVU285
 971 002c 41F26702 		movw	r2, #4199
 972 0030 C260     		str	r2, [r0, #12]
 588:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 973              		.loc 1 588 3 is_stmt 1 view .LVU286
 588:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 974              		.loc 1 588 28 is_stmt 0 view .LVU287
 975 0032 0361     		str	r3, [r0, #16]
 589:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 976              		.loc 1 589 3 is_stmt 1 view .LVU288
 589:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 977              		.loc 1 589 32 is_stmt 0 view .LVU289
 978 0034 8361     		str	r3, [r0, #24]
 590:Core/Src/main.c ****   {
 979              		.loc 1 590 3 is_stmt 1 view .LVU290
 590:Core/Src/main.c ****   {
 980              		.loc 1 590 7 is_stmt 0 view .LVU291
 981 0036 FFF7FEFF 		bl	HAL_TIM_Base_Init
 982              	.LVL42:
 590:Core/Src/main.c ****   {
 983              		.loc 1 590 6 view .LVU292
 984 003a 28BB     		cbnz	r0, .L58
 594:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 985              		.loc 1 594 3 is_stmt 1 view .LVU293
 594:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 986              		.loc 1 594 34 is_stmt 0 view .LVU294
 987 003c 4FF48053 		mov	r3, #4096
 988 0040 0A93     		str	r3, [sp, #40]
 595:Core/Src/main.c ****   {
 989              		.loc 1 595 3 is_stmt 1 view .LVU295
 595:Core/Src/main.c ****   {
 990              		.loc 1 595 7 is_stmt 0 view .LVU296
 991 0042 0AA9     		add	r1, sp, #40
 992 0044 1548     		ldr	r0, .L63
 993 0046 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 994              	.LVL43:
 595:Core/Src/main.c ****   {
 995              		.loc 1 595 6 view .LVU297
 996 004a F8B9     		cbnz	r0, .L59
 599:Core/Src/main.c ****   {
 997              		.loc 1 599 3 is_stmt 1 view .LVU298
 599:Core/Src/main.c ****   {
 998              		.loc 1 599 7 is_stmt 0 view .LVU299
 999 004c 1348     		ldr	r0, .L63
 1000 004e FFF7FEFF 		bl	HAL_TIM_PWM_Init
 1001              	.LVL44:
 599:Core/Src/main.c ****   {
 1002              		.loc 1 599 6 view .LVU300
 1003 0052 E8B9     		cbnz	r0, .L60
 603:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1004              		.loc 1 603 3 is_stmt 1 view .LVU301
 603:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1005              		.loc 1 603 37 is_stmt 0 view .LVU302
 1006 0054 0023     		movs	r3, #0
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s 			page 42


 1007 0056 0893     		str	r3, [sp, #32]
 604:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 1008              		.loc 1 604 3 is_stmt 1 view .LVU303
 604:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 1009              		.loc 1 604 33 is_stmt 0 view .LVU304
 1010 0058 0993     		str	r3, [sp, #36]
 605:Core/Src/main.c ****   {
 1011              		.loc 1 605 3 is_stmt 1 view .LVU305
 605:Core/Src/main.c ****   {
 1012              		.loc 1 605 7 is_stmt 0 view .LVU306
 1013 005a 08A9     		add	r1, sp, #32
 1014 005c 0F48     		ldr	r0, .L63
 1015 005e FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 1016              	.LVL45:
 605:Core/Src/main.c ****   {
 1017              		.loc 1 605 6 view .LVU307
 1018 0062 B8B9     		cbnz	r0, .L61
 609:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 1019              		.loc 1 609 3 is_stmt 1 view .LVU308
 609:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 1020              		.loc 1 609 20 is_stmt 0 view .LVU309
 1021 0064 6023     		movs	r3, #96
 1022 0066 0193     		str	r3, [sp, #4]
 610:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1023              		.loc 1 610 3 is_stmt 1 view .LVU310
 610:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1024              		.loc 1 610 19 is_stmt 0 view .LVU311
 1025 0068 0023     		movs	r3, #0
 1026 006a 0293     		str	r3, [sp, #8]
 611:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1027              		.loc 1 611 3 is_stmt 1 view .LVU312
 611:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1028              		.loc 1 611 24 is_stmt 0 view .LVU313
 1029 006c 0393     		str	r3, [sp, #12]
 612:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 1030              		.loc 1 612 3 is_stmt 1 view .LVU314
 612:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 1031              		.loc 1 612 24 is_stmt 0 view .LVU315
 1032 006e 0593     		str	r3, [sp, #20]
 613:Core/Src/main.c ****   {
 1033              		.loc 1 613 3 is_stmt 1 view .LVU316
 613:Core/Src/main.c ****   {
 1034              		.loc 1 613 7 is_stmt 0 view .LVU317
 1035 0070 0C22     		movs	r2, #12
 1036 0072 01A9     		add	r1, sp, #4
 1037 0074 0948     		ldr	r0, .L63
 1038 0076 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1039              	.LVL46:
 613:Core/Src/main.c ****   {
 1040              		.loc 1 613 6 view .LVU318
 1041 007a 68B9     		cbnz	r0, .L62
 620:Core/Src/main.c **** 
 1042              		.loc 1 620 3 is_stmt 1 view .LVU319
 1043 007c 0748     		ldr	r0, .L63
 1044 007e FFF7FEFF 		bl	HAL_TIM_MspPostInit
 1045              	.LVL47:
 622:Core/Src/main.c **** 
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s 			page 43


 1046              		.loc 1 622 1 is_stmt 0 view .LVU320
 1047 0082 0FB0     		add	sp, sp, #60
 1048              	.LCFI26:
 1049              		.cfi_remember_state
 1050              		.cfi_def_cfa_offset 4
 1051              		@ sp needed
 1052 0084 5DF804FB 		ldr	pc, [sp], #4
 1053              	.L58:
 1054              	.LCFI27:
 1055              		.cfi_restore_state
 592:Core/Src/main.c ****   }
 1056              		.loc 1 592 5 is_stmt 1 view .LVU321
 1057 0088 FFF7FEFF 		bl	Error_Handler
 1058              	.LVL48:
 1059              	.L59:
 597:Core/Src/main.c ****   }
 1060              		.loc 1 597 5 view .LVU322
 1061 008c FFF7FEFF 		bl	Error_Handler
 1062              	.LVL49:
 1063              	.L60:
 601:Core/Src/main.c ****   }
 1064              		.loc 1 601 5 view .LVU323
 1065 0090 FFF7FEFF 		bl	Error_Handler
 1066              	.LVL50:
 1067              	.L61:
 607:Core/Src/main.c ****   }
 1068              		.loc 1 607 5 view .LVU324
 1069 0094 FFF7FEFF 		bl	Error_Handler
 1070              	.LVL51:
 1071              	.L62:
 615:Core/Src/main.c ****   }
 1072              		.loc 1 615 5 view .LVU325
 1073 0098 FFF7FEFF 		bl	Error_Handler
 1074              	.LVL52:
 1075              	.L64:
 1076              		.align	2
 1077              	.L63:
 1078 009c 00000000 		.word	.LANCHOR4
 1079              		.cfi_endproc
 1080              	.LFE246:
 1082              		.section	.text.MX_SPI3_Init,"ax",%progbits
 1083              		.align	1
 1084              		.syntax unified
 1085              		.thumb
 1086              		.thumb_func
 1087              		.fpu fpv4-sp-d16
 1089              	MX_SPI3_Init:
 1090              	.LFB244:
 487:Core/Src/main.c **** 
 1091              		.loc 1 487 1 view -0
 1092              		.cfi_startproc
 1093              		@ args = 0, pretend = 0, frame = 0
 1094              		@ frame_needed = 0, uses_anonymous_args = 0
 1095 0000 08B5     		push	{r3, lr}
 1096              	.LCFI28:
 1097              		.cfi_def_cfa_offset 8
 1098              		.cfi_offset 3, -8
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s 			page 44


 1099              		.cfi_offset 14, -4
 497:Core/Src/main.c ****   hspi3.Init.Mode = SPI_MODE_MASTER;
 1100              		.loc 1 497 3 view .LVU327
 497:Core/Src/main.c ****   hspi3.Init.Mode = SPI_MODE_MASTER;
 1101              		.loc 1 497 18 is_stmt 0 view .LVU328
 1102 0002 0E48     		ldr	r0, .L69
 1103 0004 0E4B     		ldr	r3, .L69+4
 1104 0006 0360     		str	r3, [r0]
 498:Core/Src/main.c ****   hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 1105              		.loc 1 498 3 is_stmt 1 view .LVU329
 498:Core/Src/main.c ****   hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 1106              		.loc 1 498 19 is_stmt 0 view .LVU330
 1107 0008 4FF48273 		mov	r3, #260
 1108 000c 4360     		str	r3, [r0, #4]
 499:Core/Src/main.c ****   hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 1109              		.loc 1 499 3 is_stmt 1 view .LVU331
 499:Core/Src/main.c ****   hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 1110              		.loc 1 499 24 is_stmt 0 view .LVU332
 1111 000e 0023     		movs	r3, #0
 1112 0010 8360     		str	r3, [r0, #8]
 500:Core/Src/main.c ****   hspi3.Init.CLKPolarity = SPI_POLARITY_HIGH;
 1113              		.loc 1 500 3 is_stmt 1 view .LVU333
 500:Core/Src/main.c ****   hspi3.Init.CLKPolarity = SPI_POLARITY_HIGH;
 1114              		.loc 1 500 23 is_stmt 0 view .LVU334
 1115 0012 C360     		str	r3, [r0, #12]
 501:Core/Src/main.c ****   hspi3.Init.CLKPhase = SPI_PHASE_2EDGE;
 1116              		.loc 1 501 3 is_stmt 1 view .LVU335
 501:Core/Src/main.c ****   hspi3.Init.CLKPhase = SPI_PHASE_2EDGE;
 1117              		.loc 1 501 26 is_stmt 0 view .LVU336
 1118 0014 0222     		movs	r2, #2
 1119 0016 0261     		str	r2, [r0, #16]
 502:Core/Src/main.c ****   hspi3.Init.NSS = SPI_NSS_SOFT;
 1120              		.loc 1 502 3 is_stmt 1 view .LVU337
 502:Core/Src/main.c ****   hspi3.Init.NSS = SPI_NSS_SOFT;
 1121              		.loc 1 502 23 is_stmt 0 view .LVU338
 1122 0018 0122     		movs	r2, #1
 1123 001a 4261     		str	r2, [r0, #20]
 503:Core/Src/main.c ****   hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 1124              		.loc 1 503 3 is_stmt 1 view .LVU339
 503:Core/Src/main.c ****   hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 1125              		.loc 1 503 18 is_stmt 0 view .LVU340
 1126 001c 4FF40072 		mov	r2, #512
 1127 0020 8261     		str	r2, [r0, #24]
 504:Core/Src/main.c ****   hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 1128              		.loc 1 504 3 is_stmt 1 view .LVU341
 504:Core/Src/main.c ****   hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 1129              		.loc 1 504 32 is_stmt 0 view .LVU342
 1130 0022 2822     		movs	r2, #40
 1131 0024 C261     		str	r2, [r0, #28]
 505:Core/Src/main.c ****   hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 1132              		.loc 1 505 3 is_stmt 1 view .LVU343
 505:Core/Src/main.c ****   hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 1133              		.loc 1 505 23 is_stmt 0 view .LVU344
 1134 0026 0362     		str	r3, [r0, #32]
 506:Core/Src/main.c ****   hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 1135              		.loc 1 506 3 is_stmt 1 view .LVU345
 506:Core/Src/main.c ****   hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s 			page 45


 1136              		.loc 1 506 21 is_stmt 0 view .LVU346
 1137 0028 4362     		str	r3, [r0, #36]
 507:Core/Src/main.c ****   hspi3.Init.CRCPolynomial = 10;
 1138              		.loc 1 507 3 is_stmt 1 view .LVU347
 507:Core/Src/main.c ****   hspi3.Init.CRCPolynomial = 10;
 1139              		.loc 1 507 29 is_stmt 0 view .LVU348
 1140 002a 8362     		str	r3, [r0, #40]
 508:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi3) != HAL_OK)
 1141              		.loc 1 508 3 is_stmt 1 view .LVU349
 508:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi3) != HAL_OK)
 1142              		.loc 1 508 28 is_stmt 0 view .LVU350
 1143 002c 0A23     		movs	r3, #10
 1144 002e C362     		str	r3, [r0, #44]
 509:Core/Src/main.c ****   {
 1145              		.loc 1 509 3 is_stmt 1 view .LVU351
 509:Core/Src/main.c ****   {
 1146              		.loc 1 509 7 is_stmt 0 view .LVU352
 1147 0030 FFF7FEFF 		bl	HAL_SPI_Init
 1148              	.LVL53:
 509:Core/Src/main.c ****   {
 1149              		.loc 1 509 6 view .LVU353
 1150 0034 00B9     		cbnz	r0, .L68
 517:Core/Src/main.c **** 
 1151              		.loc 1 517 1 view .LVU354
 1152 0036 08BD     		pop	{r3, pc}
 1153              	.L68:
 511:Core/Src/main.c ****   }
 1154              		.loc 1 511 5 is_stmt 1 view .LVU355
 1155 0038 FFF7FEFF 		bl	Error_Handler
 1156              	.LVL54:
 1157              	.L70:
 1158              		.align	2
 1159              	.L69:
 1160 003c 00000000 		.word	.LANCHOR5
 1161 0040 003C0040 		.word	1073757184
 1162              		.cfi_endproc
 1163              	.LFE244:
 1165              		.section	.text.MX_USART1_UART_Init,"ax",%progbits
 1166              		.align	1
 1167              		.syntax unified
 1168              		.thumb
 1169              		.thumb_func
 1170              		.fpu fpv4-sp-d16
 1172              	MX_USART1_UART_Init:
 1173              	.LFB251:
 863:Core/Src/main.c **** 
 1174              		.loc 1 863 1 view -0
 1175              		.cfi_startproc
 1176              		@ args = 0, pretend = 0, frame = 0
 1177              		@ frame_needed = 0, uses_anonymous_args = 0
 1178 0000 08B5     		push	{r3, lr}
 1179              	.LCFI29:
 1180              		.cfi_def_cfa_offset 8
 1181              		.cfi_offset 3, -8
 1182              		.cfi_offset 14, -4
 872:Core/Src/main.c ****   huart1.Init.BaudRate = 9600;
 1183              		.loc 1 872 3 view .LVU357
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s 			page 46


 872:Core/Src/main.c ****   huart1.Init.BaudRate = 9600;
 1184              		.loc 1 872 19 is_stmt 0 view .LVU358
 1185 0002 0A48     		ldr	r0, .L75
 1186 0004 0A4B     		ldr	r3, .L75+4
 1187 0006 0360     		str	r3, [r0]
 873:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 1188              		.loc 1 873 3 is_stmt 1 view .LVU359
 873:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 1189              		.loc 1 873 24 is_stmt 0 view .LVU360
 1190 0008 4FF41653 		mov	r3, #9600
 1191 000c 4360     		str	r3, [r0, #4]
 874:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 1192              		.loc 1 874 3 is_stmt 1 view .LVU361
 874:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 1193              		.loc 1 874 26 is_stmt 0 view .LVU362
 1194 000e 0023     		movs	r3, #0
 1195 0010 8360     		str	r3, [r0, #8]
 875:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 1196              		.loc 1 875 3 is_stmt 1 view .LVU363
 875:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 1197              		.loc 1 875 24 is_stmt 0 view .LVU364
 1198 0012 C360     		str	r3, [r0, #12]
 876:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 1199              		.loc 1 876 3 is_stmt 1 view .LVU365
 876:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 1200              		.loc 1 876 22 is_stmt 0 view .LVU366
 1201 0014 0361     		str	r3, [r0, #16]
 877:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1202              		.loc 1 877 3 is_stmt 1 view .LVU367
 877:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1203              		.loc 1 877 20 is_stmt 0 view .LVU368
 1204 0016 0C22     		movs	r2, #12
 1205 0018 4261     		str	r2, [r0, #20]
 878:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 1206              		.loc 1 878 3 is_stmt 1 view .LVU369
 878:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 1207              		.loc 1 878 25 is_stmt 0 view .LVU370
 1208 001a 8361     		str	r3, [r0, #24]
 879:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 1209              		.loc 1 879 3 is_stmt 1 view .LVU371
 879:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 1210              		.loc 1 879 28 is_stmt 0 view .LVU372
 1211 001c C361     		str	r3, [r0, #28]
 880:Core/Src/main.c ****   {
 1212              		.loc 1 880 3 is_stmt 1 view .LVU373
 880:Core/Src/main.c ****   {
 1213              		.loc 1 880 7 is_stmt 0 view .LVU374
 1214 001e FFF7FEFF 		bl	HAL_UART_Init
 1215              	.LVL55:
 880:Core/Src/main.c ****   {
 1216              		.loc 1 880 6 view .LVU375
 1217 0022 00B9     		cbnz	r0, .L74
 888:Core/Src/main.c **** 
 1218              		.loc 1 888 1 view .LVU376
 1219 0024 08BD     		pop	{r3, pc}
 1220              	.L74:
 882:Core/Src/main.c ****   }
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s 			page 47


 1221              		.loc 1 882 5 is_stmt 1 view .LVU377
 1222 0026 FFF7FEFF 		bl	Error_Handler
 1223              	.LVL56:
 1224              	.L76:
 1225 002a 00BF     		.align	2
 1226              	.L75:
 1227 002c 00000000 		.word	.LANCHOR0
 1228 0030 00100140 		.word	1073811456
 1229              		.cfi_endproc
 1230              	.LFE251:
 1232              		.section	.text.MX_TIM5_Init,"ax",%progbits
 1233              		.align	1
 1234              		.syntax unified
 1235              		.thumb
 1236              		.thumb_func
 1237              		.fpu fpv4-sp-d16
 1239              	MX_TIM5_Init:
 1240              	.LFB249:
 728:Core/Src/main.c **** 
 1241              		.loc 1 728 1 view -0
 1242              		.cfi_startproc
 1243              		@ args = 0, pretend = 0, frame = 56
 1244              		@ frame_needed = 0, uses_anonymous_args = 0
 1245 0000 00B5     		push	{lr}
 1246              	.LCFI30:
 1247              		.cfi_def_cfa_offset 4
 1248              		.cfi_offset 14, -4
 1249 0002 8FB0     		sub	sp, sp, #60
 1250              	.LCFI31:
 1251              		.cfi_def_cfa_offset 64
 734:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1252              		.loc 1 734 3 view .LVU379
 734:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1253              		.loc 1 734 26 is_stmt 0 view .LVU380
 1254 0004 0023     		movs	r3, #0
 1255 0006 0A93     		str	r3, [sp, #40]
 1256 0008 0B93     		str	r3, [sp, #44]
 1257 000a 0C93     		str	r3, [sp, #48]
 1258 000c 0D93     		str	r3, [sp, #52]
 735:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1259              		.loc 1 735 3 is_stmt 1 view .LVU381
 735:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1260              		.loc 1 735 27 is_stmt 0 view .LVU382
 1261 000e 0893     		str	r3, [sp, #32]
 1262 0010 0993     		str	r3, [sp, #36]
 736:Core/Src/main.c **** 
 1263              		.loc 1 736 3 is_stmt 1 view .LVU383
 736:Core/Src/main.c **** 
 1264              		.loc 1 736 22 is_stmt 0 view .LVU384
 1265 0012 0193     		str	r3, [sp, #4]
 1266 0014 0293     		str	r3, [sp, #8]
 1267 0016 0393     		str	r3, [sp, #12]
 1268 0018 0493     		str	r3, [sp, #16]
 1269 001a 0593     		str	r3, [sp, #20]
 1270 001c 0693     		str	r3, [sp, #24]
 1271 001e 0793     		str	r3, [sp, #28]
 741:Core/Src/main.c ****   htim5.Init.Prescaler = 0;
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s 			page 48


 1272              		.loc 1 741 3 is_stmt 1 view .LVU385
 741:Core/Src/main.c ****   htim5.Init.Prescaler = 0;
 1273              		.loc 1 741 18 is_stmt 0 view .LVU386
 1274 0020 1E48     		ldr	r0, .L89
 1275 0022 1F4A     		ldr	r2, .L89+4
 1276 0024 0260     		str	r2, [r0]
 742:Core/Src/main.c ****   htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 1277              		.loc 1 742 3 is_stmt 1 view .LVU387
 742:Core/Src/main.c ****   htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 1278              		.loc 1 742 24 is_stmt 0 view .LVU388
 1279 0026 4360     		str	r3, [r0, #4]
 743:Core/Src/main.c ****   htim5.Init.Period = 4200-1;
 1280              		.loc 1 743 3 is_stmt 1 view .LVU389
 743:Core/Src/main.c ****   htim5.Init.Period = 4200-1;
 1281              		.loc 1 743 26 is_stmt 0 view .LVU390
 1282 0028 8360     		str	r3, [r0, #8]
 744:Core/Src/main.c ****   htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1283              		.loc 1 744 3 is_stmt 1 view .LVU391
 744:Core/Src/main.c ****   htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1284              		.loc 1 744 21 is_stmt 0 view .LVU392
 1285 002a 41F26702 		movw	r2, #4199
 1286 002e C260     		str	r2, [r0, #12]
 745:Core/Src/main.c ****   htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1287              		.loc 1 745 3 is_stmt 1 view .LVU393
 745:Core/Src/main.c ****   htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1288              		.loc 1 745 28 is_stmt 0 view .LVU394
 1289 0030 0361     		str	r3, [r0, #16]
 746:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 1290              		.loc 1 746 3 is_stmt 1 view .LVU395
 746:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 1291              		.loc 1 746 32 is_stmt 0 view .LVU396
 1292 0032 8361     		str	r3, [r0, #24]
 747:Core/Src/main.c ****   {
 1293              		.loc 1 747 3 is_stmt 1 view .LVU397
 747:Core/Src/main.c ****   {
 1294              		.loc 1 747 7 is_stmt 0 view .LVU398
 1295 0034 FFF7FEFF 		bl	HAL_TIM_Base_Init
 1296              	.LVL57:
 747:Core/Src/main.c ****   {
 1297              		.loc 1 747 6 view .LVU399
 1298 0038 30BB     		cbnz	r0, .L84
 751:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 1299              		.loc 1 751 3 is_stmt 1 view .LVU400
 751:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 1300              		.loc 1 751 34 is_stmt 0 view .LVU401
 1301 003a 4FF48053 		mov	r3, #4096
 1302 003e 0A93     		str	r3, [sp, #40]
 752:Core/Src/main.c ****   {
 1303              		.loc 1 752 3 is_stmt 1 view .LVU402
 752:Core/Src/main.c ****   {
 1304              		.loc 1 752 7 is_stmt 0 view .LVU403
 1305 0040 0AA9     		add	r1, sp, #40
 1306 0042 1648     		ldr	r0, .L89
 1307 0044 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 1308              	.LVL58:
 752:Core/Src/main.c ****   {
 1309              		.loc 1 752 6 view .LVU404
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s 			page 49


 1310 0048 00BB     		cbnz	r0, .L85
 756:Core/Src/main.c ****   {
 1311              		.loc 1 756 3 is_stmt 1 view .LVU405
 756:Core/Src/main.c ****   {
 1312              		.loc 1 756 7 is_stmt 0 view .LVU406
 1313 004a 1448     		ldr	r0, .L89
 1314 004c FFF7FEFF 		bl	HAL_TIM_PWM_Init
 1315              	.LVL59:
 756:Core/Src/main.c ****   {
 1316              		.loc 1 756 6 view .LVU407
 1317 0050 F0B9     		cbnz	r0, .L86
 760:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1318              		.loc 1 760 3 is_stmt 1 view .LVU408
 760:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1319              		.loc 1 760 37 is_stmt 0 view .LVU409
 1320 0052 0023     		movs	r3, #0
 1321 0054 0893     		str	r3, [sp, #32]
 761:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 1322              		.loc 1 761 3 is_stmt 1 view .LVU410
 761:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 1323              		.loc 1 761 33 is_stmt 0 view .LVU411
 1324 0056 0993     		str	r3, [sp, #36]
 762:Core/Src/main.c ****   {
 1325              		.loc 1 762 3 is_stmt 1 view .LVU412
 762:Core/Src/main.c ****   {
 1326              		.loc 1 762 7 is_stmt 0 view .LVU413
 1327 0058 08A9     		add	r1, sp, #32
 1328 005a 1048     		ldr	r0, .L89
 1329 005c FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 1330              	.LVL60:
 762:Core/Src/main.c ****   {
 1331              		.loc 1 762 6 view .LVU414
 1332 0060 C0B9     		cbnz	r0, .L87
 766:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 1333              		.loc 1 766 3 is_stmt 1 view .LVU415
 766:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 1334              		.loc 1 766 20 is_stmt 0 view .LVU416
 1335 0062 6023     		movs	r3, #96
 1336 0064 0193     		str	r3, [sp, #4]
 767:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1337              		.loc 1 767 3 is_stmt 1 view .LVU417
 767:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1338              		.loc 1 767 19 is_stmt 0 view .LVU418
 1339 0066 0023     		movs	r3, #0
 1340 0068 0293     		str	r3, [sp, #8]
 768:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1341              		.loc 1 768 3 is_stmt 1 view .LVU419
 768:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1342              		.loc 1 768 24 is_stmt 0 view .LVU420
 1343 006a 0393     		str	r3, [sp, #12]
 769:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 1344              		.loc 1 769 3 is_stmt 1 view .LVU421
 769:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 1345              		.loc 1 769 24 is_stmt 0 view .LVU422
 1346 006c 0593     		str	r3, [sp, #20]
 770:Core/Src/main.c ****   {
 1347              		.loc 1 770 3 is_stmt 1 view .LVU423
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s 			page 50


 770:Core/Src/main.c ****   {
 1348              		.loc 1 770 7 is_stmt 0 view .LVU424
 1349 006e 0422     		movs	r2, #4
 1350 0070 0DEB0201 		add	r1, sp, r2
 1351 0074 0948     		ldr	r0, .L89
 1352 0076 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1353              	.LVL61:
 770:Core/Src/main.c ****   {
 1354              		.loc 1 770 6 view .LVU425
 1355 007a 68B9     		cbnz	r0, .L88
 777:Core/Src/main.c **** 
 1356              		.loc 1 777 3 is_stmt 1 view .LVU426
 1357 007c 0748     		ldr	r0, .L89
 1358 007e FFF7FEFF 		bl	HAL_TIM_MspPostInit
 1359              	.LVL62:
 779:Core/Src/main.c **** 
 1360              		.loc 1 779 1 is_stmt 0 view .LVU427
 1361 0082 0FB0     		add	sp, sp, #60
 1362              	.LCFI32:
 1363              		.cfi_remember_state
 1364              		.cfi_def_cfa_offset 4
 1365              		@ sp needed
 1366 0084 5DF804FB 		ldr	pc, [sp], #4
 1367              	.L84:
 1368              	.LCFI33:
 1369              		.cfi_restore_state
 749:Core/Src/main.c ****   }
 1370              		.loc 1 749 5 is_stmt 1 view .LVU428
 1371 0088 FFF7FEFF 		bl	Error_Handler
 1372              	.LVL63:
 1373              	.L85:
 754:Core/Src/main.c ****   }
 1374              		.loc 1 754 5 view .LVU429
 1375 008c FFF7FEFF 		bl	Error_Handler
 1376              	.LVL64:
 1377              	.L86:
 758:Core/Src/main.c ****   }
 1378              		.loc 1 758 5 view .LVU430
 1379 0090 FFF7FEFF 		bl	Error_Handler
 1380              	.LVL65:
 1381              	.L87:
 764:Core/Src/main.c ****   }
 1382              		.loc 1 764 5 view .LVU431
 1383 0094 FFF7FEFF 		bl	Error_Handler
 1384              	.LVL66:
 1385              	.L88:
 772:Core/Src/main.c ****   }
 1386              		.loc 1 772 5 view .LVU432
 1387 0098 FFF7FEFF 		bl	Error_Handler
 1388              	.LVL67:
 1389              	.L90:
 1390              		.align	2
 1391              	.L89:
 1392 009c 00000000 		.word	.LANCHOR6
 1393 00a0 000C0040 		.word	1073744896
 1394              		.cfi_endproc
 1395              	.LFE249:
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s 			page 51


 1397              		.section	.text.MX_TIM4_Init,"ax",%progbits
 1398              		.align	1
 1399              		.syntax unified
 1400              		.thumb
 1401              		.thumb_func
 1402              		.fpu fpv4-sp-d16
 1404              	MX_TIM4_Init:
 1405              	.LFB248:
 679:Core/Src/main.c **** 
 1406              		.loc 1 679 1 view -0
 1407              		.cfi_startproc
 1408              		@ args = 0, pretend = 0, frame = 48
 1409              		@ frame_needed = 0, uses_anonymous_args = 0
 1410 0000 00B5     		push	{lr}
 1411              	.LCFI34:
 1412              		.cfi_def_cfa_offset 4
 1413              		.cfi_offset 14, -4
 1414 0002 8DB0     		sub	sp, sp, #52
 1415              	.LCFI35:
 1416              		.cfi_def_cfa_offset 56
 685:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1417              		.loc 1 685 3 view .LVU434
 685:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1418              		.loc 1 685 27 is_stmt 0 view .LVU435
 1419 0004 2422     		movs	r2, #36
 1420 0006 0021     		movs	r1, #0
 1421 0008 03A8     		add	r0, sp, #12
 1422 000a FFF7FEFF 		bl	memset
 1423              	.LVL68:
 686:Core/Src/main.c **** 
 1424              		.loc 1 686 3 is_stmt 1 view .LVU436
 686:Core/Src/main.c **** 
 1425              		.loc 1 686 27 is_stmt 0 view .LVU437
 1426 000e 0023     		movs	r3, #0
 1427 0010 0193     		str	r3, [sp, #4]
 1428 0012 0293     		str	r3, [sp, #8]
 691:Core/Src/main.c ****   htim4.Init.Prescaler = 0;
 1429              		.loc 1 691 3 is_stmt 1 view .LVU438
 691:Core/Src/main.c ****   htim4.Init.Prescaler = 0;
 1430              		.loc 1 691 18 is_stmt 0 view .LVU439
 1431 0014 1048     		ldr	r0, .L97
 1432 0016 114A     		ldr	r2, .L97+4
 1433 0018 0260     		str	r2, [r0]
 692:Core/Src/main.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 1434              		.loc 1 692 3 is_stmt 1 view .LVU440
 692:Core/Src/main.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 1435              		.loc 1 692 24 is_stmt 0 view .LVU441
 1436 001a 4360     		str	r3, [r0, #4]
 693:Core/Src/main.c ****   htim4.Init.Period = 60000-1;
 1437              		.loc 1 693 3 is_stmt 1 view .LVU442
 693:Core/Src/main.c ****   htim4.Init.Period = 60000-1;
 1438              		.loc 1 693 26 is_stmt 0 view .LVU443
 1439 001c 8360     		str	r3, [r0, #8]
 694:Core/Src/main.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1440              		.loc 1 694 3 is_stmt 1 view .LVU444
 694:Core/Src/main.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1441              		.loc 1 694 21 is_stmt 0 view .LVU445
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s 			page 52


 1442 001e 4EF65F22 		movw	r2, #59999
 1443 0022 C260     		str	r2, [r0, #12]
 695:Core/Src/main.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1444              		.loc 1 695 3 is_stmt 1 view .LVU446
 695:Core/Src/main.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1445              		.loc 1 695 28 is_stmt 0 view .LVU447
 1446 0024 0361     		str	r3, [r0, #16]
 696:Core/Src/main.c ****   sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 1447              		.loc 1 696 3 is_stmt 1 view .LVU448
 696:Core/Src/main.c ****   sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 1448              		.loc 1 696 32 is_stmt 0 view .LVU449
 1449 0026 8361     		str	r3, [r0, #24]
 697:Core/Src/main.c ****   sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 1450              		.loc 1 697 3 is_stmt 1 view .LVU450
 697:Core/Src/main.c ****   sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 1451              		.loc 1 697 23 is_stmt 0 view .LVU451
 1452 0028 0323     		movs	r3, #3
 1453 002a 0393     		str	r3, [sp, #12]
 698:Core/Src/main.c ****   sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 1454              		.loc 1 698 3 is_stmt 1 view .LVU452
 699:Core/Src/main.c ****   sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 1455              		.loc 1 699 3 view .LVU453
 699:Core/Src/main.c ****   sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 1456              		.loc 1 699 24 is_stmt 0 view .LVU454
 1457 002c 0123     		movs	r3, #1
 1458 002e 0593     		str	r3, [sp, #20]
 700:Core/Src/main.c ****   sConfig.IC1Filter = 0;
 1459              		.loc 1 700 3 is_stmt 1 view .LVU455
 701:Core/Src/main.c ****   sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 1460              		.loc 1 701 3 view .LVU456
 702:Core/Src/main.c ****   sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 1461              		.loc 1 702 3 view .LVU457
 703:Core/Src/main.c ****   sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 1462              		.loc 1 703 3 view .LVU458
 703:Core/Src/main.c ****   sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 1463              		.loc 1 703 24 is_stmt 0 view .LVU459
 1464 0030 0993     		str	r3, [sp, #36]
 704:Core/Src/main.c ****   sConfig.IC2Filter = 0;
 1465              		.loc 1 704 3 is_stmt 1 view .LVU460
 705:Core/Src/main.c ****   if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 1466              		.loc 1 705 3 view .LVU461
 706:Core/Src/main.c ****   {
 1467              		.loc 1 706 3 view .LVU462
 706:Core/Src/main.c ****   {
 1468              		.loc 1 706 7 is_stmt 0 view .LVU463
 1469 0032 03A9     		add	r1, sp, #12
 1470 0034 FFF7FEFF 		bl	HAL_TIM_Encoder_Init
 1471              	.LVL69:
 706:Core/Src/main.c ****   {
 1472              		.loc 1 706 6 view .LVU464
 1473 0038 50B9     		cbnz	r0, .L95
 710:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1474              		.loc 1 710 3 is_stmt 1 view .LVU465
 710:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1475              		.loc 1 710 37 is_stmt 0 view .LVU466
 1476 003a 0023     		movs	r3, #0
 1477 003c 0193     		str	r3, [sp, #4]
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s 			page 53


 711:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 1478              		.loc 1 711 3 is_stmt 1 view .LVU467
 711:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 1479              		.loc 1 711 33 is_stmt 0 view .LVU468
 1480 003e 0293     		str	r3, [sp, #8]
 712:Core/Src/main.c ****   {
 1481              		.loc 1 712 3 is_stmt 1 view .LVU469
 712:Core/Src/main.c ****   {
 1482              		.loc 1 712 7 is_stmt 0 view .LVU470
 1483 0040 01A9     		add	r1, sp, #4
 1484 0042 0548     		ldr	r0, .L97
 1485 0044 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 1486              	.LVL70:
 712:Core/Src/main.c ****   {
 1487              		.loc 1 712 6 view .LVU471
 1488 0048 20B9     		cbnz	r0, .L96
 720:Core/Src/main.c **** 
 1489              		.loc 1 720 1 view .LVU472
 1490 004a 0DB0     		add	sp, sp, #52
 1491              	.LCFI36:
 1492              		.cfi_remember_state
 1493              		.cfi_def_cfa_offset 4
 1494              		@ sp needed
 1495 004c 5DF804FB 		ldr	pc, [sp], #4
 1496              	.L95:
 1497              	.LCFI37:
 1498              		.cfi_restore_state
 708:Core/Src/main.c ****   }
 1499              		.loc 1 708 5 is_stmt 1 view .LVU473
 1500 0050 FFF7FEFF 		bl	Error_Handler
 1501              	.LVL71:
 1502              	.L96:
 714:Core/Src/main.c ****   }
 1503              		.loc 1 714 5 view .LVU474
 1504 0054 FFF7FEFF 		bl	Error_Handler
 1505              	.LVL72:
 1506              	.L98:
 1507              		.align	2
 1508              	.L97:
 1509 0058 00000000 		.word	.LANCHOR7
 1510 005c 00080040 		.word	1073743872
 1511              		.cfi_endproc
 1512              	.LFE248:
 1514              		.section	.text.MX_TIM8_Init,"ax",%progbits
 1515              		.align	1
 1516              		.syntax unified
 1517              		.thumb
 1518              		.thumb_func
 1519              		.fpu fpv4-sp-d16
 1521              	MX_TIM8_Init:
 1522              	.LFB250:
 787:Core/Src/main.c **** 
 1523              		.loc 1 787 1 view -0
 1524              		.cfi_startproc
 1525              		@ args = 0, pretend = 0, frame = 88
 1526              		@ frame_needed = 0, uses_anonymous_args = 0
 1527 0000 10B5     		push	{r4, lr}
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s 			page 54


 1528              	.LCFI38:
 1529              		.cfi_def_cfa_offset 8
 1530              		.cfi_offset 4, -8
 1531              		.cfi_offset 14, -4
 1532 0002 96B0     		sub	sp, sp, #88
 1533              	.LCFI39:
 1534              		.cfi_def_cfa_offset 96
 793:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1535              		.loc 1 793 3 view .LVU476
 793:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1536              		.loc 1 793 26 is_stmt 0 view .LVU477
 1537 0004 0024     		movs	r4, #0
 1538 0006 1294     		str	r4, [sp, #72]
 1539 0008 1394     		str	r4, [sp, #76]
 1540 000a 1494     		str	r4, [sp, #80]
 1541 000c 1594     		str	r4, [sp, #84]
 794:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1542              		.loc 1 794 3 is_stmt 1 view .LVU478
 794:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1543              		.loc 1 794 27 is_stmt 0 view .LVU479
 1544 000e 1094     		str	r4, [sp, #64]
 1545 0010 1194     		str	r4, [sp, #68]
 795:Core/Src/main.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 1546              		.loc 1 795 3 is_stmt 1 view .LVU480
 795:Core/Src/main.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 1547              		.loc 1 795 22 is_stmt 0 view .LVU481
 1548 0012 0994     		str	r4, [sp, #36]
 1549 0014 0A94     		str	r4, [sp, #40]
 1550 0016 0B94     		str	r4, [sp, #44]
 1551 0018 0C94     		str	r4, [sp, #48]
 1552 001a 0D94     		str	r4, [sp, #52]
 1553 001c 0E94     		str	r4, [sp, #56]
 1554 001e 0F94     		str	r4, [sp, #60]
 796:Core/Src/main.c **** 
 1555              		.loc 1 796 3 is_stmt 1 view .LVU482
 796:Core/Src/main.c **** 
 1556              		.loc 1 796 34 is_stmt 0 view .LVU483
 1557 0020 2022     		movs	r2, #32
 1558 0022 2146     		mov	r1, r4
 1559 0024 01A8     		add	r0, sp, #4
 1560 0026 FFF7FEFF 		bl	memset
 1561              	.LVL73:
 801:Core/Src/main.c ****   htim8.Init.Prescaler = 168-1;
 1562              		.loc 1 801 3 is_stmt 1 view .LVU484
 801:Core/Src/main.c ****   htim8.Init.Prescaler = 168-1;
 1563              		.loc 1 801 18 is_stmt 0 view .LVU485
 1564 002a 2D48     		ldr	r0, .L113
 1565 002c 2D4B     		ldr	r3, .L113+4
 1566 002e 0360     		str	r3, [r0]
 802:Core/Src/main.c ****   htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 1567              		.loc 1 802 3 is_stmt 1 view .LVU486
 802:Core/Src/main.c ****   htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 1568              		.loc 1 802 24 is_stmt 0 view .LVU487
 1569 0030 A723     		movs	r3, #167
 1570 0032 4360     		str	r3, [r0, #4]
 803:Core/Src/main.c ****   htim8.Init.Period = 50-1;
 1571              		.loc 1 803 3 is_stmt 1 view .LVU488
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s 			page 55


 803:Core/Src/main.c ****   htim8.Init.Period = 50-1;
 1572              		.loc 1 803 26 is_stmt 0 view .LVU489
 1573 0034 8460     		str	r4, [r0, #8]
 804:Core/Src/main.c ****   htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1574              		.loc 1 804 3 is_stmt 1 view .LVU490
 804:Core/Src/main.c ****   htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1575              		.loc 1 804 21 is_stmt 0 view .LVU491
 1576 0036 3123     		movs	r3, #49
 1577 0038 C360     		str	r3, [r0, #12]
 805:Core/Src/main.c ****   htim8.Init.RepetitionCounter = 0;
 1578              		.loc 1 805 3 is_stmt 1 view .LVU492
 805:Core/Src/main.c ****   htim8.Init.RepetitionCounter = 0;
 1579              		.loc 1 805 28 is_stmt 0 view .LVU493
 1580 003a 0461     		str	r4, [r0, #16]
 806:Core/Src/main.c ****   htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 1581              		.loc 1 806 3 is_stmt 1 view .LVU494
 806:Core/Src/main.c ****   htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 1582              		.loc 1 806 32 is_stmt 0 view .LVU495
 1583 003c 4461     		str	r4, [r0, #20]
 807:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 1584              		.loc 1 807 3 is_stmt 1 view .LVU496
 807:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 1585              		.loc 1 807 32 is_stmt 0 view .LVU497
 1586 003e 8023     		movs	r3, #128
 1587 0040 8361     		str	r3, [r0, #24]
 808:Core/Src/main.c ****   {
 1588              		.loc 1 808 3 is_stmt 1 view .LVU498
 808:Core/Src/main.c ****   {
 1589              		.loc 1 808 7 is_stmt 0 view .LVU499
 1590 0042 FFF7FEFF 		bl	HAL_TIM_Base_Init
 1591              	.LVL74:
 808:Core/Src/main.c ****   {
 1592              		.loc 1 808 6 view .LVU500
 1593 0046 0028     		cmp	r0, #0
 1594 0048 3ED1     		bne	.L107
 812:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 1595              		.loc 1 812 3 is_stmt 1 view .LVU501
 812:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 1596              		.loc 1 812 34 is_stmt 0 view .LVU502
 1597 004a 4FF48053 		mov	r3, #4096
 1598 004e 1293     		str	r3, [sp, #72]
 813:Core/Src/main.c ****   {
 1599              		.loc 1 813 3 is_stmt 1 view .LVU503
 813:Core/Src/main.c ****   {
 1600              		.loc 1 813 7 is_stmt 0 view .LVU504
 1601 0050 12A9     		add	r1, sp, #72
 1602 0052 2348     		ldr	r0, .L113
 1603 0054 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 1604              	.LVL75:
 813:Core/Src/main.c ****   {
 1605              		.loc 1 813 6 view .LVU505
 1606 0058 0028     		cmp	r0, #0
 1607 005a 37D1     		bne	.L108
 817:Core/Src/main.c ****   {
 1608              		.loc 1 817 3 is_stmt 1 view .LVU506
 817:Core/Src/main.c ****   {
 1609              		.loc 1 817 7 is_stmt 0 view .LVU507
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s 			page 56


 1610 005c 2048     		ldr	r0, .L113
 1611 005e FFF7FEFF 		bl	HAL_TIM_OC_Init
 1612              	.LVL76:
 817:Core/Src/main.c ****   {
 1613              		.loc 1 817 6 view .LVU508
 1614 0062 0028     		cmp	r0, #0
 1615 0064 34D1     		bne	.L109
 821:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1616              		.loc 1 821 3 is_stmt 1 view .LVU509
 821:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1617              		.loc 1 821 37 is_stmt 0 view .LVU510
 1618 0066 0023     		movs	r3, #0
 1619 0068 1093     		str	r3, [sp, #64]
 822:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 1620              		.loc 1 822 3 is_stmt 1 view .LVU511
 822:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 1621              		.loc 1 822 33 is_stmt 0 view .LVU512
 1622 006a 1193     		str	r3, [sp, #68]
 823:Core/Src/main.c ****   {
 1623              		.loc 1 823 3 is_stmt 1 view .LVU513
 823:Core/Src/main.c ****   {
 1624              		.loc 1 823 7 is_stmt 0 view .LVU514
 1625 006c 10A9     		add	r1, sp, #64
 1626 006e 1C48     		ldr	r0, .L113
 1627 0070 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 1628              	.LVL77:
 823:Core/Src/main.c ****   {
 1629              		.loc 1 823 6 view .LVU515
 1630 0074 0028     		cmp	r0, #0
 1631 0076 2DD1     		bne	.L110
 827:Core/Src/main.c ****   sConfigOC.Pulse = 25-1;
 1632              		.loc 1 827 3 is_stmt 1 view .LVU516
 827:Core/Src/main.c ****   sConfigOC.Pulse = 25-1;
 1633              		.loc 1 827 20 is_stmt 0 view .LVU517
 1634 0078 3023     		movs	r3, #48
 1635 007a 0993     		str	r3, [sp, #36]
 828:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1636              		.loc 1 828 3 is_stmt 1 view .LVU518
 828:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1637              		.loc 1 828 19 is_stmt 0 view .LVU519
 1638 007c 1823     		movs	r3, #24
 1639 007e 0A93     		str	r3, [sp, #40]
 829:Core/Src/main.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 1640              		.loc 1 829 3 is_stmt 1 view .LVU520
 829:Core/Src/main.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 1641              		.loc 1 829 24 is_stmt 0 view .LVU521
 1642 0080 0022     		movs	r2, #0
 1643 0082 0B92     		str	r2, [sp, #44]
 830:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1644              		.loc 1 830 3 is_stmt 1 view .LVU522
 830:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1645              		.loc 1 830 25 is_stmt 0 view .LVU523
 1646 0084 0C92     		str	r2, [sp, #48]
 831:Core/Src/main.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 1647              		.loc 1 831 3 is_stmt 1 view .LVU524
 831:Core/Src/main.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 1648              		.loc 1 831 24 is_stmt 0 view .LVU525
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s 			page 57


 1649 0086 0D92     		str	r2, [sp, #52]
 832:Core/Src/main.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 1650              		.loc 1 832 3 is_stmt 1 view .LVU526
 832:Core/Src/main.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 1651              		.loc 1 832 25 is_stmt 0 view .LVU527
 1652 0088 0E92     		str	r2, [sp, #56]
 833:Core/Src/main.c ****   if (HAL_TIM_OC_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1653              		.loc 1 833 3 is_stmt 1 view .LVU528
 833:Core/Src/main.c ****   if (HAL_TIM_OC_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1654              		.loc 1 833 26 is_stmt 0 view .LVU529
 1655 008a 0F92     		str	r2, [sp, #60]
 834:Core/Src/main.c ****   {
 1656              		.loc 1 834 3 is_stmt 1 view .LVU530
 834:Core/Src/main.c ****   {
 1657              		.loc 1 834 7 is_stmt 0 view .LVU531
 1658 008c 09A9     		add	r1, sp, #36
 1659 008e 1448     		ldr	r0, .L113
 1660 0090 FFF7FEFF 		bl	HAL_TIM_OC_ConfigChannel
 1661              	.LVL78:
 834:Core/Src/main.c ****   {
 1662              		.loc 1 834 6 view .LVU532
 1663 0094 00BB     		cbnz	r0, .L111
 838:Core/Src/main.c ****   sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 1664              		.loc 1 838 3 is_stmt 1 view .LVU533
 1665 0096 1248     		ldr	r0, .L113
 1666 0098 0268     		ldr	r2, [r0]
 1667 009a 9369     		ldr	r3, [r2, #24]
 1668 009c 43F00803 		orr	r3, r3, #8
 1669 00a0 9361     		str	r3, [r2, #24]
 839:Core/Src/main.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 1670              		.loc 1 839 3 view .LVU534
 839:Core/Src/main.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 1671              		.loc 1 839 40 is_stmt 0 view .LVU535
 1672 00a2 0023     		movs	r3, #0
 1673 00a4 0193     		str	r3, [sp, #4]
 840:Core/Src/main.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 1674              		.loc 1 840 3 is_stmt 1 view .LVU536
 840:Core/Src/main.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 1675              		.loc 1 840 41 is_stmt 0 view .LVU537
 1676 00a6 0293     		str	r3, [sp, #8]
 841:Core/Src/main.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 1677              		.loc 1 841 3 is_stmt 1 view .LVU538
 841:Core/Src/main.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 1678              		.loc 1 841 34 is_stmt 0 view .LVU539
 1679 00a8 0393     		str	r3, [sp, #12]
 842:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 1680              		.loc 1 842 3 is_stmt 1 view .LVU540
 842:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 1681              		.loc 1 842 33 is_stmt 0 view .LVU541
 1682 00aa 0493     		str	r3, [sp, #16]
 843:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 1683              		.loc 1 843 3 is_stmt 1 view .LVU542
 843:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 1684              		.loc 1 843 35 is_stmt 0 view .LVU543
 1685 00ac 0593     		str	r3, [sp, #20]
 844:Core/Src/main.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 1686              		.loc 1 844 3 is_stmt 1 view .LVU544
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s 			page 58


 844:Core/Src/main.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 1687              		.loc 1 844 38 is_stmt 0 view .LVU545
 1688 00ae 4FF40052 		mov	r2, #8192
 1689 00b2 0692     		str	r2, [sp, #24]
 845:Core/Src/main.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 1690              		.loc 1 845 3 is_stmt 1 view .LVU546
 845:Core/Src/main.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 1691              		.loc 1 845 40 is_stmt 0 view .LVU547
 1692 00b4 0893     		str	r3, [sp, #32]
 846:Core/Src/main.c ****   {
 1693              		.loc 1 846 3 is_stmt 1 view .LVU548
 846:Core/Src/main.c ****   {
 1694              		.loc 1 846 7 is_stmt 0 view .LVU549
 1695 00b6 01A9     		add	r1, sp, #4
 1696 00b8 FFF7FEFF 		bl	HAL_TIMEx_ConfigBreakDeadTime
 1697              	.LVL79:
 846:Core/Src/main.c ****   {
 1698              		.loc 1 846 6 view .LVU550
 1699 00bc 70B9     		cbnz	r0, .L112
 853:Core/Src/main.c **** 
 1700              		.loc 1 853 3 is_stmt 1 view .LVU551
 1701 00be 0848     		ldr	r0, .L113
 1702 00c0 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 1703              	.LVL80:
 855:Core/Src/main.c **** 
 1704              		.loc 1 855 1 is_stmt 0 view .LVU552
 1705 00c4 16B0     		add	sp, sp, #88
 1706              	.LCFI40:
 1707              		.cfi_remember_state
 1708              		.cfi_def_cfa_offset 8
 1709              		@ sp needed
 1710 00c6 10BD     		pop	{r4, pc}
 1711              	.L107:
 1712              	.LCFI41:
 1713              		.cfi_restore_state
 810:Core/Src/main.c ****   }
 1714              		.loc 1 810 5 is_stmt 1 view .LVU553
 1715 00c8 FFF7FEFF 		bl	Error_Handler
 1716              	.LVL81:
 1717              	.L108:
 815:Core/Src/main.c ****   }
 1718              		.loc 1 815 5 view .LVU554
 1719 00cc FFF7FEFF 		bl	Error_Handler
 1720              	.LVL82:
 1721              	.L109:
 819:Core/Src/main.c ****   }
 1722              		.loc 1 819 5 view .LVU555
 1723 00d0 FFF7FEFF 		bl	Error_Handler
 1724              	.LVL83:
 1725              	.L110:
 825:Core/Src/main.c ****   }
 1726              		.loc 1 825 5 view .LVU556
 1727 00d4 FFF7FEFF 		bl	Error_Handler
 1728              	.LVL84:
 1729              	.L111:
 836:Core/Src/main.c ****   }
 1730              		.loc 1 836 5 view .LVU557
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s 			page 59


 1731 00d8 FFF7FEFF 		bl	Error_Handler
 1732              	.LVL85:
 1733              	.L112:
 848:Core/Src/main.c ****   }
 1734              		.loc 1 848 5 view .LVU558
 1735 00dc FFF7FEFF 		bl	Error_Handler
 1736              	.LVL86:
 1737              	.L114:
 1738              		.align	2
 1739              	.L113:
 1740 00e0 00000000 		.word	.LANCHOR8
 1741 00e4 00040140 		.word	1073808384
 1742              		.cfi_endproc
 1743              	.LFE250:
 1745              		.section	.text.MX_TIM1_Init,"ax",%progbits
 1746              		.align	1
 1747              		.syntax unified
 1748              		.thumb
 1749              		.thumb_func
 1750              		.fpu fpv4-sp-d16
 1752              	MX_TIM1_Init:
 1753              	.LFB245:
 525:Core/Src/main.c **** 
 1754              		.loc 1 525 1 view -0
 1755              		.cfi_startproc
 1756              		@ args = 0, pretend = 0, frame = 24
 1757              		@ frame_needed = 0, uses_anonymous_args = 0
 1758 0000 00B5     		push	{lr}
 1759              	.LCFI42:
 1760              		.cfi_def_cfa_offset 4
 1761              		.cfi_offset 14, -4
 1762 0002 87B0     		sub	sp, sp, #28
 1763              	.LCFI43:
 1764              		.cfi_def_cfa_offset 32
 531:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1765              		.loc 1 531 3 view .LVU560
 531:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1766              		.loc 1 531 26 is_stmt 0 view .LVU561
 1767 0004 0023     		movs	r3, #0
 1768 0006 0293     		str	r3, [sp, #8]
 1769 0008 0393     		str	r3, [sp, #12]
 1770 000a 0493     		str	r3, [sp, #16]
 1771 000c 0593     		str	r3, [sp, #20]
 532:Core/Src/main.c **** 
 1772              		.loc 1 532 3 is_stmt 1 view .LVU562
 532:Core/Src/main.c **** 
 1773              		.loc 1 532 27 is_stmt 0 view .LVU563
 1774 000e 0093     		str	r3, [sp]
 1775 0010 0193     		str	r3, [sp, #4]
 537:Core/Src/main.c ****   htim1.Init.Prescaler = 168-1;
 1776              		.loc 1 537 3 is_stmt 1 view .LVU564
 537:Core/Src/main.c ****   htim1.Init.Prescaler = 168-1;
 1777              		.loc 1 537 18 is_stmt 0 view .LVU565
 1778 0012 1448     		ldr	r0, .L123
 1779 0014 144A     		ldr	r2, .L123+4
 1780 0016 0260     		str	r2, [r0]
 538:Core/Src/main.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s 			page 60


 1781              		.loc 1 538 3 is_stmt 1 view .LVU566
 538:Core/Src/main.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 1782              		.loc 1 538 24 is_stmt 0 view .LVU567
 1783 0018 A722     		movs	r2, #167
 1784 001a 4260     		str	r2, [r0, #4]
 539:Core/Src/main.c ****   htim1.Init.Period = 1000-1;
 1785              		.loc 1 539 3 is_stmt 1 view .LVU568
 539:Core/Src/main.c ****   htim1.Init.Period = 1000-1;
 1786              		.loc 1 539 26 is_stmt 0 view .LVU569
 1787 001c 8360     		str	r3, [r0, #8]
 540:Core/Src/main.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1788              		.loc 1 540 3 is_stmt 1 view .LVU570
 540:Core/Src/main.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1789              		.loc 1 540 21 is_stmt 0 view .LVU571
 1790 001e 40F2E732 		movw	r2, #999
 1791 0022 C260     		str	r2, [r0, #12]
 541:Core/Src/main.c ****   htim1.Init.RepetitionCounter = 0;
 1792              		.loc 1 541 3 is_stmt 1 view .LVU572
 541:Core/Src/main.c ****   htim1.Init.RepetitionCounter = 0;
 1793              		.loc 1 541 28 is_stmt 0 view .LVU573
 1794 0024 0361     		str	r3, [r0, #16]
 542:Core/Src/main.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1795              		.loc 1 542 3 is_stmt 1 view .LVU574
 542:Core/Src/main.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1796              		.loc 1 542 32 is_stmt 0 view .LVU575
 1797 0026 4361     		str	r3, [r0, #20]
 543:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 1798              		.loc 1 543 3 is_stmt 1 view .LVU576
 543:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 1799              		.loc 1 543 32 is_stmt 0 view .LVU577
 1800 0028 8361     		str	r3, [r0, #24]
 544:Core/Src/main.c ****   {
 1801              		.loc 1 544 3 is_stmt 1 view .LVU578
 544:Core/Src/main.c ****   {
 1802              		.loc 1 544 7 is_stmt 0 view .LVU579
 1803 002a FFF7FEFF 		bl	HAL_TIM_Base_Init
 1804              	.LVL87:
 544:Core/Src/main.c ****   {
 1805              		.loc 1 544 6 view .LVU580
 1806 002e 90B9     		cbnz	r0, .L120
 548:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 1807              		.loc 1 548 3 is_stmt 1 view .LVU581
 548:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 1808              		.loc 1 548 34 is_stmt 0 view .LVU582
 1809 0030 4FF48053 		mov	r3, #4096
 1810 0034 0293     		str	r3, [sp, #8]
 549:Core/Src/main.c ****   {
 1811              		.loc 1 549 3 is_stmt 1 view .LVU583
 549:Core/Src/main.c ****   {
 1812              		.loc 1 549 7 is_stmt 0 view .LVU584
 1813 0036 02A9     		add	r1, sp, #8
 1814 0038 0A48     		ldr	r0, .L123
 1815 003a FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 1816              	.LVL88:
 549:Core/Src/main.c ****   {
 1817              		.loc 1 549 6 view .LVU585
 1818 003e 60B9     		cbnz	r0, .L121
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s 			page 61


 553:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1819              		.loc 1 553 3 is_stmt 1 view .LVU586
 553:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1820              		.loc 1 553 37 is_stmt 0 view .LVU587
 1821 0040 0023     		movs	r3, #0
 1822 0042 0093     		str	r3, [sp]
 554:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 1823              		.loc 1 554 3 is_stmt 1 view .LVU588
 554:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 1824              		.loc 1 554 33 is_stmt 0 view .LVU589
 1825 0044 0193     		str	r3, [sp, #4]
 555:Core/Src/main.c ****   {
 1826              		.loc 1 555 3 is_stmt 1 view .LVU590
 555:Core/Src/main.c ****   {
 1827              		.loc 1 555 7 is_stmt 0 view .LVU591
 1828 0046 6946     		mov	r1, sp
 1829 0048 0648     		ldr	r0, .L123
 1830 004a FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 1831              	.LVL89:
 555:Core/Src/main.c ****   {
 1832              		.loc 1 555 6 view .LVU592
 1833 004e 30B9     		cbnz	r0, .L122
 563:Core/Src/main.c **** 
 1834              		.loc 1 563 1 view .LVU593
 1835 0050 07B0     		add	sp, sp, #28
 1836              	.LCFI44:
 1837              		.cfi_remember_state
 1838              		.cfi_def_cfa_offset 4
 1839              		@ sp needed
 1840 0052 5DF804FB 		ldr	pc, [sp], #4
 1841              	.L120:
 1842              	.LCFI45:
 1843              		.cfi_restore_state
 546:Core/Src/main.c ****   }
 1844              		.loc 1 546 5 is_stmt 1 view .LVU594
 1845 0056 FFF7FEFF 		bl	Error_Handler
 1846              	.LVL90:
 1847              	.L121:
 551:Core/Src/main.c ****   }
 1848              		.loc 1 551 5 view .LVU595
 1849 005a FFF7FEFF 		bl	Error_Handler
 1850              	.LVL91:
 1851              	.L122:
 557:Core/Src/main.c ****   }
 1852              		.loc 1 557 5 view .LVU596
 1853 005e FFF7FEFF 		bl	Error_Handler
 1854              	.LVL92:
 1855              	.L124:
 1856 0062 00BF     		.align	2
 1857              	.L123:
 1858 0064 00000000 		.word	.LANCHOR9
 1859 0068 00000140 		.word	1073807360
 1860              		.cfi_endproc
 1861              	.LFE245:
 1863              		.section	.text.SystemClock_Config,"ax",%progbits
 1864              		.align	1
 1865              		.global	SystemClock_Config
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s 			page 62


 1866              		.syntax unified
 1867              		.thumb
 1868              		.thumb_func
 1869              		.fpu fpv4-sp-d16
 1871              	SystemClock_Config:
 1872              	.LFB241:
 310:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 1873              		.loc 1 310 1 view -0
 1874              		.cfi_startproc
 1875              		@ args = 0, pretend = 0, frame = 80
 1876              		@ frame_needed = 0, uses_anonymous_args = 0
 1877 0000 00B5     		push	{lr}
 1878              	.LCFI46:
 1879              		.cfi_def_cfa_offset 4
 1880              		.cfi_offset 14, -4
 1881 0002 95B0     		sub	sp, sp, #84
 1882              	.LCFI47:
 1883              		.cfi_def_cfa_offset 88
 311:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1884              		.loc 1 311 3 view .LVU598
 311:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1885              		.loc 1 311 22 is_stmt 0 view .LVU599
 1886 0004 3022     		movs	r2, #48
 1887 0006 0021     		movs	r1, #0
 1888 0008 08A8     		add	r0, sp, #32
 1889 000a FFF7FEFF 		bl	memset
 1890              	.LVL93:
 312:Core/Src/main.c **** 
 1891              		.loc 1 312 3 is_stmt 1 view .LVU600
 312:Core/Src/main.c **** 
 1892              		.loc 1 312 22 is_stmt 0 view .LVU601
 1893 000e 0023     		movs	r3, #0
 1894 0010 0393     		str	r3, [sp, #12]
 1895 0012 0493     		str	r3, [sp, #16]
 1896 0014 0593     		str	r3, [sp, #20]
 1897 0016 0693     		str	r3, [sp, #24]
 1898 0018 0793     		str	r3, [sp, #28]
 316:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1899              		.loc 1 316 3 is_stmt 1 view .LVU602
 1900              	.LBB12:
 316:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1901              		.loc 1 316 3 view .LVU603
 1902 001a 0193     		str	r3, [sp, #4]
 316:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1903              		.loc 1 316 3 view .LVU604
 1904 001c 204A     		ldr	r2, .L131
 1905 001e 116C     		ldr	r1, [r2, #64]
 1906 0020 41F08051 		orr	r1, r1, #268435456
 1907 0024 1164     		str	r1, [r2, #64]
 316:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1908              		.loc 1 316 3 view .LVU605
 1909 0026 126C     		ldr	r2, [r2, #64]
 1910 0028 02F08052 		and	r2, r2, #268435456
 1911 002c 0192     		str	r2, [sp, #4]
 316:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1912              		.loc 1 316 3 view .LVU606
 1913 002e 019A     		ldr	r2, [sp, #4]
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s 			page 63


 1914              	.LBE12:
 316:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1915              		.loc 1 316 3 view .LVU607
 317:Core/Src/main.c **** 
 1916              		.loc 1 317 3 view .LVU608
 1917              	.LBB13:
 317:Core/Src/main.c **** 
 1918              		.loc 1 317 3 view .LVU609
 1919 0030 0293     		str	r3, [sp, #8]
 317:Core/Src/main.c **** 
 1920              		.loc 1 317 3 view .LVU610
 1921 0032 1C4B     		ldr	r3, .L131+4
 1922 0034 1A68     		ldr	r2, [r3]
 1923 0036 42F48042 		orr	r2, r2, #16384
 1924 003a 1A60     		str	r2, [r3]
 317:Core/Src/main.c **** 
 1925              		.loc 1 317 3 view .LVU611
 1926 003c 1B68     		ldr	r3, [r3]
 1927 003e 03F48043 		and	r3, r3, #16384
 1928 0042 0293     		str	r3, [sp, #8]
 317:Core/Src/main.c **** 
 1929              		.loc 1 317 3 view .LVU612
 1930 0044 029B     		ldr	r3, [sp, #8]
 1931              	.LBE13:
 317:Core/Src/main.c **** 
 1932              		.loc 1 317 3 view .LVU613
 322:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 1933              		.loc 1 322 3 view .LVU614
 322:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 1934              		.loc 1 322 36 is_stmt 0 view .LVU615
 1935 0046 0123     		movs	r3, #1
 1936 0048 0893     		str	r3, [sp, #32]
 323:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1937              		.loc 1 323 3 is_stmt 1 view .LVU616
 323:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1938              		.loc 1 323 30 is_stmt 0 view .LVU617
 1939 004a 4FF48033 		mov	r3, #65536
 1940 004e 0993     		str	r3, [sp, #36]
 324:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 1941              		.loc 1 324 3 is_stmt 1 view .LVU618
 324:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 1942              		.loc 1 324 34 is_stmt 0 view .LVU619
 1943 0050 0222     		movs	r2, #2
 1944 0052 0E92     		str	r2, [sp, #56]
 325:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
 1945              		.loc 1 325 3 is_stmt 1 view .LVU620
 325:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
 1946              		.loc 1 325 35 is_stmt 0 view .LVU621
 1947 0054 4FF48003 		mov	r3, #4194304
 1948 0058 0F93     		str	r3, [sp, #60]
 326:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 168;
 1949              		.loc 1 326 3 is_stmt 1 view .LVU622
 326:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 168;
 1950              		.loc 1 326 30 is_stmt 0 view .LVU623
 1951 005a 0423     		movs	r3, #4
 1952 005c 1093     		str	r3, [sp, #64]
 327:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s 			page 64


 1953              		.loc 1 327 3 is_stmt 1 view .LVU624
 327:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 1954              		.loc 1 327 30 is_stmt 0 view .LVU625
 1955 005e A821     		movs	r1, #168
 1956 0060 1191     		str	r1, [sp, #68]
 328:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 1957              		.loc 1 328 3 is_stmt 1 view .LVU626
 328:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 1958              		.loc 1 328 30 is_stmt 0 view .LVU627
 1959 0062 1292     		str	r2, [sp, #72]
 329:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1960              		.loc 1 329 3 is_stmt 1 view .LVU628
 329:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1961              		.loc 1 329 30 is_stmt 0 view .LVU629
 1962 0064 1393     		str	r3, [sp, #76]
 330:Core/Src/main.c ****   {
 1963              		.loc 1 330 3 is_stmt 1 view .LVU630
 330:Core/Src/main.c ****   {
 1964              		.loc 1 330 7 is_stmt 0 view .LVU631
 1965 0066 08A8     		add	r0, sp, #32
 1966 0068 FFF7FEFF 		bl	HAL_RCC_OscConfig
 1967              	.LVL94:
 330:Core/Src/main.c ****   {
 1968              		.loc 1 330 6 view .LVU632
 1969 006c 98B9     		cbnz	r0, .L129
 337:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 1970              		.loc 1 337 3 is_stmt 1 view .LVU633
 337:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 1971              		.loc 1 337 31 is_stmt 0 view .LVU634
 1972 006e 0F23     		movs	r3, #15
 1973 0070 0393     		str	r3, [sp, #12]
 339:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1974              		.loc 1 339 3 is_stmt 1 view .LVU635
 339:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1975              		.loc 1 339 34 is_stmt 0 view .LVU636
 1976 0072 0223     		movs	r3, #2
 1977 0074 0493     		str	r3, [sp, #16]
 340:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 1978              		.loc 1 340 3 is_stmt 1 view .LVU637
 340:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 1979              		.loc 1 340 35 is_stmt 0 view .LVU638
 1980 0076 0023     		movs	r3, #0
 1981 0078 0593     		str	r3, [sp, #20]
 341:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 1982              		.loc 1 341 3 is_stmt 1 view .LVU639
 341:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 1983              		.loc 1 341 36 is_stmt 0 view .LVU640
 1984 007a 4FF4A053 		mov	r3, #5120
 1985 007e 0693     		str	r3, [sp, #24]
 342:Core/Src/main.c **** 
 1986              		.loc 1 342 3 is_stmt 1 view .LVU641
 342:Core/Src/main.c **** 
 1987              		.loc 1 342 36 is_stmt 0 view .LVU642
 1988 0080 4FF48053 		mov	r3, #4096
 1989 0084 0793     		str	r3, [sp, #28]
 344:Core/Src/main.c ****   {
 1990              		.loc 1 344 3 is_stmt 1 view .LVU643
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s 			page 65


 344:Core/Src/main.c ****   {
 1991              		.loc 1 344 7 is_stmt 0 view .LVU644
 1992 0086 0521     		movs	r1, #5
 1993 0088 03A8     		add	r0, sp, #12
 1994 008a FFF7FEFF 		bl	HAL_RCC_ClockConfig
 1995              	.LVL95:
 344:Core/Src/main.c ****   {
 1996              		.loc 1 344 6 view .LVU645
 1997 008e 20B9     		cbnz	r0, .L130
 348:Core/Src/main.c **** 
 1998              		.loc 1 348 1 view .LVU646
 1999 0090 15B0     		add	sp, sp, #84
 2000              	.LCFI48:
 2001              		.cfi_remember_state
 2002              		.cfi_def_cfa_offset 4
 2003              		@ sp needed
 2004 0092 5DF804FB 		ldr	pc, [sp], #4
 2005              	.L129:
 2006              	.LCFI49:
 2007              		.cfi_restore_state
 332:Core/Src/main.c ****   }
 2008              		.loc 1 332 5 is_stmt 1 view .LVU647
 2009 0096 FFF7FEFF 		bl	Error_Handler
 2010              	.LVL96:
 2011              	.L130:
 346:Core/Src/main.c ****   }
 2012              		.loc 1 346 5 view .LVU648
 2013 009a FFF7FEFF 		bl	Error_Handler
 2014              	.LVL97:
 2015              	.L132:
 2016 009e 00BF     		.align	2
 2017              	.L131:
 2018 00a0 00380240 		.word	1073887232
 2019 00a4 00700040 		.word	1073770496
 2020              		.cfi_endproc
 2021              	.LFE241:
 2023              		.section	.rodata.main.str1.4,"aMS",%progbits,1
 2024              		.align	2
 2025              	.LC0:
 2026 0000 E38388E3 		.ascii	"\343\203\210\343\203\203\343\203\227\343\201\256\343"
 2026      8383E383 
 2026      97E381AE 
 2026      E3
 2027 000d 83A2E383 		.ascii	"\203\242\343\203\274\343\203\211\351\201\270\346\212"
 2027      BCE38389 
 2027      E981B8E6 
 2027      8A
 2028 001a 9E0D00   		.ascii	"\236\015\000"
 2029              		.section	.text.main,"ax",%progbits
 2030              		.align	1
 2031              		.global	main
 2032              		.syntax unified
 2033              		.thumb
 2034              		.thumb_func
 2035              		.fpu fpv4-sp-d16
 2037              	main:
 2038              	.LFB240:
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s 			page 66


 165:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 2039              		.loc 1 165 1 view -0
 2040              		.cfi_startproc
 2041              		@ Volatile: function does not return.
 2042              		@ args = 0, pretend = 0, frame = 8
 2043              		@ frame_needed = 0, uses_anonymous_args = 0
 2044 0000 00B5     		push	{lr}
 2045              	.LCFI50:
 2046              		.cfi_def_cfa_offset 4
 2047              		.cfi_offset 14, -4
 2048 0002 83B0     		sub	sp, sp, #12
 2049              	.LCFI51:
 2050              		.cfi_def_cfa_offset 16
 173:Core/Src/main.c **** 
 2051              		.loc 1 173 3 view .LVU650
 2052 0004 FFF7FEFF 		bl	HAL_Init
 2053              	.LVL98:
 177:Core/Src/main.c ****   MX_DMA_Init();
 2054              		.loc 1 177 3 view .LVU651
 2055 0008 FFF7FEFF 		bl	MX_GPIO_Init
 2056              	.LVL99:
 178:Core/Src/main.c ****   MX_ADC1_Init();
 2057              		.loc 1 178 3 view .LVU652
 2058 000c FFF7FEFF 		bl	MX_DMA_Init
 2059              	.LVL100:
 179:Core/Src/main.c ****   MX_ADC2_Init();
 2060              		.loc 1 179 3 view .LVU653
 2061 0010 FFF7FEFF 		bl	MX_ADC1_Init
 2062              	.LVL101:
 180:Core/Src/main.c ****   MX_USART1_UART_Init();
 2063              		.loc 1 180 3 view .LVU654
 2064 0014 FFF7FEFF 		bl	MX_ADC2_Init
 2065              	.LVL102:
 181:Core/Src/main.c **** 
 2066              		.loc 1 181 3 view .LVU655
 2067 0018 FFF7FEFF 		bl	MX_USART1_UART_Init
 2068              	.LVL103:
 183:Core/Src/main.c **** 	MX_TIM3_Init();
 2069              		.loc 1 183 2 view .LVU656
 2070 001c FFF7FEFF 		bl	ADCStart
 2071              	.LVL104:
 184:Core/Src/main.c **** 	BatteryCheck( (int)adc1[2] );
 2072              		.loc 1 184 2 view .LVU657
 2073 0020 FFF7FEFF 		bl	MX_TIM3_Init
 2074              	.LVL105:
 185:Core/Src/main.c **** 	ADCStop();
 2075              		.loc 1 185 2 view .LVU658
 2076 0024 534B     		ldr	r3, .L145
 2077 0026 9868     		ldr	r0, [r3, #8]
 2078 0028 FFF7FEFF 		bl	BatteryCheck
 2079              	.LVL106:
 186:Core/Src/main.c **** 
 2080              		.loc 1 186 2 view .LVU659
 2081 002c FFF7FEFF 		bl	ADCStop
 2082              	.LVL107:
 188:Core/Src/main.c **** 	ModeSelect(0, 7, &startup_mode);
 2083              		.loc 1 188 2 view .LVU660
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s 			page 67


 189:Core/Src/main.c **** 	Signal( startup_mode );
 2084              		.loc 1 189 2 view .LVU661
 2085 0030 0DF10702 		add	r2, sp, #7
 2086 0034 0721     		movs	r1, #7
 2087 0036 0020     		movs	r0, #0
 2088 0038 FFF7FEFF 		bl	ModeSelect
 2089              	.LVL108:
 190:Core/Src/main.c ****   //printf("adc1[2] : %lu\r\n ",adc1[2]);
 2090              		.loc 1 190 2 view .LVU662
 2091 003c 9DF90700 		ldrsb	r0, [sp, #7]
 2092 0040 FFF7FEFF 		bl	Signal
 2093              	.LVL109:
 199:Core/Src/main.c **** 
 2094              		.loc 1 199 3 view .LVU663
 2095 0044 FFF7FEFF 		bl	SystemClock_Config
 2096              	.LVL110:
 206:Core/Src/main.c ****   MX_DMA_Init();
 2097              		.loc 1 206 3 view .LVU664
 2098 0048 FFF7FEFF 		bl	MX_GPIO_Init
 2099              	.LVL111:
 207:Core/Src/main.c ****   MX_ADC1_Init();
 2100              		.loc 1 207 3 view .LVU665
 2101 004c FFF7FEFF 		bl	MX_DMA_Init
 2102              	.LVL112:
 208:Core/Src/main.c ****   MX_ADC2_Init();
 2103              		.loc 1 208 3 view .LVU666
 2104 0050 FFF7FEFF 		bl	MX_ADC1_Init
 2105              	.LVL113:
 209:Core/Src/main.c ****   MX_TIM3_Init();
 2106              		.loc 1 209 3 view .LVU667
 2107 0054 FFF7FEFF 		bl	MX_ADC2_Init
 2108              	.LVL114:
 210:Core/Src/main.c ****   MX_TIM2_Init();
 2109              		.loc 1 210 3 view .LVU668
 2110 0058 FFF7FEFF 		bl	MX_TIM3_Init
 2111              	.LVL115:
 211:Core/Src/main.c ****   MX_SPI3_Init();
 2112              		.loc 1 211 3 view .LVU669
 2113 005c FFF7FEFF 		bl	MX_TIM2_Init
 2114              	.LVL116:
 212:Core/Src/main.c ****   MX_USART1_UART_Init();
 2115              		.loc 1 212 3 view .LVU670
 2116 0060 FFF7FEFF 		bl	MX_SPI3_Init
 2117              	.LVL117:
 213:Core/Src/main.c ****   MX_TIM5_Init();
 2118              		.loc 1 213 3 view .LVU671
 2119 0064 FFF7FEFF 		bl	MX_USART1_UART_Init
 2120              	.LVL118:
 214:Core/Src/main.c ****   MX_TIM4_Init();
 2121              		.loc 1 214 3 view .LVU672
 2122 0068 FFF7FEFF 		bl	MX_TIM5_Init
 2123              	.LVL119:
 215:Core/Src/main.c ****   MX_TIM8_Init();
 2124              		.loc 1 215 3 view .LVU673
 2125 006c FFF7FEFF 		bl	MX_TIM4_Init
 2126              	.LVL120:
 216:Core/Src/main.c ****   MX_TIM1_Init();
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s 			page 68


 2127              		.loc 1 216 3 view .LVU674
 2128 0070 FFF7FEFF 		bl	MX_TIM8_Init
 2129              	.LVL121:
 217:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 2130              		.loc 1 217 3 view .LVU675
 2131 0074 FFF7FEFF 		bl	MX_TIM1_Init
 2132              	.LVL122:
 229:Core/Src/main.c ****   PIDSetGain(R_VELO_PID, 16.35,5000,0);
 2133              		.loc 1 229 3 view .LVU676
 2134 0078 9FED3F8A 		vldr.32	s16, .L145+4
 2135 007c 9FED3F9A 		vldr.32	s18, .L145+8
 2136 0080 DFED3F8A 		vldr.32	s17, .L145+12
 2137 0084 B0EE481A 		vmov.f32	s2, s16
 2138 0088 F0EE490A 		vmov.f32	s1, s18
 2139 008c B0EE680A 		vmov.f32	s0, s17
 2140 0090 0420     		movs	r0, #4
 2141 0092 FFF7FEFF 		bl	PIDSetGain
 2142              	.LVL123:
 230:Core/Src/main.c **** 
 2143              		.loc 1 230 3 view .LVU677
 2144 0096 B0EE481A 		vmov.f32	s2, s16
 2145 009a F0EE490A 		vmov.f32	s1, s18
 2146 009e B0EE680A 		vmov.f32	s0, s17
 2147 00a2 0520     		movs	r0, #5
 2148 00a4 FFF7FEFF 		bl	PIDSetGain
 2149              	.LVL124:
 232:Core/Src/main.c ****   PIDSetGain(F_WALL_PID, 14.6*2.5,0, 0);
 2150              		.loc 1 232 3 view .LVU678
 2151 00a8 B0EE481A 		vmov.f32	s2, s16
 2152 00ac DFED350A 		vldr.32	s1, .L145+16
 2153 00b0 9FED350A 		vldr.32	s0, .L145+20
 2154 00b4 0020     		movs	r0, #0
 2155 00b6 FFF7FEFF 		bl	PIDSetGain
 2156              	.LVL125:
 233:Core/Src/main.c ****   PIDSetGain(D_WALL_PID, 6,1,0);//8,2,0);//8, 4,0);//6, 0,0);
 2157              		.loc 1 233 3 view .LVU679
 2158 00ba B0EE481A 		vmov.f32	s2, s16
 2159 00be F0EE480A 		vmov.f32	s1, s16
 2160 00c2 9FED320A 		vldr.32	s0, .L145+24
 2161 00c6 0820     		movs	r0, #8
 2162 00c8 FFF7FEFF 		bl	PIDSetGain
 2163              	.LVL126:
 234:Core/Src/main.c ****   PIDSetGain(L_WALL_PID, 12,1,0);//14,4,0);//14,8,0);//12, 0,0);
 2164              		.loc 1 234 3 view .LVU680
 2165 00cc B0EE481A 		vmov.f32	s2, s16
 2166 00d0 F7EE000A 		vmov.f32	s1, #1.0e+0
 2167 00d4 B1EE080A 		vmov.f32	s0, #6.0e+0
 2168 00d8 0120     		movs	r0, #1
 2169 00da FFF7FEFF 		bl	PIDSetGain
 2170              	.LVL127:
 235:Core/Src/main.c ****   PIDSetGain(R_WALL_PID, 12,1,0);//14,4,0);//14,8,0);//12, 0,0);
 2171              		.loc 1 235 3 view .LVU681
 2172 00de B0EE481A 		vmov.f32	s2, s16
 2173 00e2 F7EE000A 		vmov.f32	s1, #1.0e+0
 2174 00e6 B2EE080A 		vmov.f32	s0, #1.2e+1
 2175 00ea 0220     		movs	r0, #2
 2176 00ec FFF7FEFF 		bl	PIDSetGain
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s 			page 69


 2177              	.LVL128:
 236:Core/Src/main.c ****   while (1)
 2178              		.loc 1 236 3 view .LVU682
 2179 00f0 B0EE481A 		vmov.f32	s2, s16
 2180 00f4 F7EE000A 		vmov.f32	s1, #1.0e+0
 2181 00f8 B2EE080A 		vmov.f32	s0, #1.2e+1
 2182 00fc 0320     		movs	r0, #3
 2183 00fe FFF7FEFF 		bl	PIDSetGain
 2184              	.LVL129:
 2185 0102 0FE0     		b	.L143
 2186              	.L142:
 245:Core/Src/main.c **** //		  GainTestRWall();
 2187              		.loc 1 245 5 view .LVU683
 2188 0104 0120     		movs	r0, #1
 2189 0106 FFF7FEFF 		bl	GainSetting
 2190              	.LVL130:
 247:Core/Src/main.c **** 	  case GAINTEST:
 2191              		.loc 1 247 5 view .LVU684
 2192              	.L134:
 295:Core/Src/main.c **** 		ModeSelect(0, 7, &startup_mode);
 2193              		.loc 1 295 4 view .LVU685
 2194 010a 2148     		ldr	r0, .L145+28
 2195 010c FFF7FEFF 		bl	puts
 2196              	.LVL131:
 296:Core/Src/main.c **** 		Signal( startup_mode );
 2197              		.loc 1 296 3 view .LVU686
 2198 0110 0DF10702 		add	r2, sp, #7
 2199 0114 0721     		movs	r1, #7
 2200 0116 0020     		movs	r0, #0
 2201 0118 FFF7FEFF 		bl	ModeSelect
 2202              	.LVL132:
 297:Core/Src/main.c ****     /* USER CODE END WHILE */
 2203              		.loc 1 297 3 view .LVU687
 2204 011c 9DF90700 		ldrsb	r0, [sp, #7]
 2205 0120 FFF7FEFF 		bl	Signal
 2206              	.LVL133:
 237:Core/Src/main.c ****   {
 2207              		.loc 1 237 9 view .LVU688
 2208              	.L143:
 237:Core/Src/main.c ****   {
 2209              		.loc 1 237 3 view .LVU689
 239:Core/Src/main.c **** 	  {
 2210              		.loc 1 239 4 view .LVU690
 2211 0124 9DF90730 		ldrsb	r3, [sp, #7]
 2212 0128 013B     		subs	r3, r3, #1
 2213 012a 062B     		cmp	r3, #6
 2214 012c EDD8     		bhi	.L134
 2215 012e 01A2     		adr	r2, .L136
 2216 0130 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 2217              		.p2align 2
 2218              	.L136:
 2219 0134 05010000 		.word	.L142+1
 2220 0138 51010000 		.word	.L141+1
 2221 013c 57010000 		.word	.L140+1
 2222 0140 5D010000 		.word	.L139+1
 2223 0144 63010000 		.word	.L138+1
 2224 0148 69010000 		.word	.L137+1
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s 			page 70


 2225 014c 6F010000 		.word	.L135+1
 2226              		.p2align 1
 2227              	.L141:
 253:Core/Src/main.c **** 		  break;
 2228              		.loc 1 253 5 view .LVU691
 2229 0150 FFF7FEFF 		bl	GainTestDWall
 2230              	.LVL134:
 254:Core/Src/main.c **** 	  case DEBUGGER:
 2231              		.loc 1 254 5 view .LVU692
 2232 0154 D9E7     		b	.L134
 2233              	.L140:
 257:Core/Src/main.c **** 		  break;
 2234              		.loc 1 257 5 view .LVU693
 2235 0156 FFF7FEFF 		bl	Debug
 2236              	.LVL135:
 258:Core/Src/main.c **** 	  case FASTEST_RUN:
 2237              		.loc 1 258 5 view .LVU694
 2238 015a D6E7     		b	.L134
 2239              	.L139:
 267:Core/Src/main.c **** 		  break;
 2240              		.loc 1 267 5 view .LVU695
 2241 015c FFF7FEFF 		bl	FastestRun
 2242              	.LVL136:
 268:Core/Src/main.c **** 	  case IMU_TEST:
 2243              		.loc 1 268 5 view .LVU696
 2244 0160 D3E7     		b	.L134
 2245              	.L138:
 275:Core/Src/main.c **** 		  break;
 2246              		.loc 1 275 5 view .LVU697
 2247 0162 FFF7FEFF 		bl	GainTestAVelo
 2248              	.LVL137:
 276:Core/Src/main.c **** 	  case EXPLORE:
 2249              		.loc 1 276 5 view .LVU698
 2250 0166 D0E7     		b	.L134
 2251              	.L137:
 284:Core/Src/main.c **** 		  break;
 2252              		.loc 1 284 5 view .LVU699
 2253 0168 FFF7FEFF 		bl	Explore
 2254              	.LVL138:
 285:Core/Src/main.c **** 	  case WRITINGFREE:
 2255              		.loc 1 285 5 view .LVU700
 2256 016c CDE7     		b	.L134
 2257              	.L135:
 289:Core/Src/main.c **** 		  break;
 2258              		.loc 1 289 5 view .LVU701
 2259 016e FFF7FEFF 		bl	WritingFree
 2260              	.LVL139:
 290:Core/Src/main.c **** 	  default :
 2261              		.loc 1 290 5 view .LVU702
 2262 0172 CAE7     		b	.L134
 2263              	.L146:
 2264              		.align	2
 2265              	.L145:
 2266 0174 00000000 		.word	adc1
 2267 0178 00000000 		.word	0
 2268 017c 00409C45 		.word	1167867904
 2269 0180 CDCC8241 		.word	1099091149
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s 			page 71


 2270 0184 0000A042 		.word	1117782016
 2271 0188 00001642 		.word	1108738048
 2272 018c 00001242 		.word	1108475904
 2273 0190 00000000 		.word	.LC0
 2274              		.cfi_endproc
 2275              	.LFE240:
 2277              		.global	huart1
 2278              		.global	htim8
 2279              		.global	htim5
 2280              		.global	htim4
 2281              		.global	htim3
 2282              		.global	htim2
 2283              		.global	htim1
 2284              		.global	hspi3
 2285              		.global	hdma_adc2
 2286              		.global	hdma_adc1
 2287              		.global	hadc2
 2288              		.global	hadc1
 2289              		.section	.bss.hadc1,"aw",%nobits
 2290              		.align	2
 2291              		.set	.LANCHOR1,. + 0
 2294              	hadc1:
 2295 0000 00000000 		.space	72
 2295      00000000 
 2295      00000000 
 2295      00000000 
 2295      00000000 
 2296              		.section	.bss.hadc2,"aw",%nobits
 2297              		.align	2
 2298              		.set	.LANCHOR2,. + 0
 2301              	hadc2:
 2302 0000 00000000 		.space	72
 2302      00000000 
 2302      00000000 
 2302      00000000 
 2302      00000000 
 2303              		.section	.bss.hdma_adc1,"aw",%nobits
 2304              		.align	2
 2307              	hdma_adc1:
 2308 0000 00000000 		.space	96
 2308      00000000 
 2308      00000000 
 2308      00000000 
 2308      00000000 
 2309              		.section	.bss.hdma_adc2,"aw",%nobits
 2310              		.align	2
 2313              	hdma_adc2:
 2314 0000 00000000 		.space	96
 2314      00000000 
 2314      00000000 
 2314      00000000 
 2314      00000000 
 2315              		.section	.bss.hspi3,"aw",%nobits
 2316              		.align	2
 2317              		.set	.LANCHOR5,. + 0
 2320              	hspi3:
 2321 0000 00000000 		.space	88
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s 			page 72


 2321      00000000 
 2321      00000000 
 2321      00000000 
 2321      00000000 
 2322              		.section	.bss.htim1,"aw",%nobits
 2323              		.align	2
 2324              		.set	.LANCHOR9,. + 0
 2327              	htim1:
 2328 0000 00000000 		.space	72
 2328      00000000 
 2328      00000000 
 2328      00000000 
 2328      00000000 
 2329              		.section	.bss.htim2,"aw",%nobits
 2330              		.align	2
 2331              		.set	.LANCHOR4,. + 0
 2334              	htim2:
 2335 0000 00000000 		.space	72
 2335      00000000 
 2335      00000000 
 2335      00000000 
 2335      00000000 
 2336              		.section	.bss.htim3,"aw",%nobits
 2337              		.align	2
 2338              		.set	.LANCHOR3,. + 0
 2341              	htim3:
 2342 0000 00000000 		.space	72
 2342      00000000 
 2342      00000000 
 2342      00000000 
 2342      00000000 
 2343              		.section	.bss.htim4,"aw",%nobits
 2344              		.align	2
 2345              		.set	.LANCHOR7,. + 0
 2348              	htim4:
 2349 0000 00000000 		.space	72
 2349      00000000 
 2349      00000000 
 2349      00000000 
 2349      00000000 
 2350              		.section	.bss.htim5,"aw",%nobits
 2351              		.align	2
 2352              		.set	.LANCHOR6,. + 0
 2355              	htim5:
 2356 0000 00000000 		.space	72
 2356      00000000 
 2356      00000000 
 2356      00000000 
 2356      00000000 
 2357              		.section	.bss.htim8,"aw",%nobits
 2358              		.align	2
 2359              		.set	.LANCHOR8,. + 0
 2362              	htim8:
 2363 0000 00000000 		.space	72
 2363      00000000 
 2363      00000000 
 2363      00000000 
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s 			page 73


 2363      00000000 
 2364              		.section	.bss.huart1,"aw",%nobits
 2365              		.align	2
 2366              		.set	.LANCHOR0,. + 0
 2369              	huart1:
 2370 0000 00000000 		.space	68
 2370      00000000 
 2370      00000000 
 2370      00000000 
 2370      00000000 
 2371              		.text
 2372              	.Letext0:
 2373              		.file 3 "/usr/local/Cellar/arm-none-eabi-gcc/10.3-2021.07/gcc/arm-none-eabi/include/machine/_defau
 2374              		.file 4 "/usr/local/Cellar/arm-none-eabi-gcc/10.3-2021.07/gcc/arm-none-eabi/include/sys/_stdint.h"
 2375              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f405xx.h"
 2376              		.file 6 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 2377              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 2378              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 2379              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 2380              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 2381              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 2382              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_adc.h"
 2383              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h"
 2384              		.file 14 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 2385              		.file 15 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 2386              		.file 16 "Core/Inc/IEH2_4096.h"
 2387              		.file 17 "Core/Inc/mouse_ADC.h"
 2388              		.file 18 "Core/Inc/IR_Emitter.h"
 2389              		.file 19 "Core/Inc/Interrupt.h"
 2390              		.file 20 "Core/Inc/ICM_20648.h"
 2391              		.file 21 "Core/Inc/Motor_Driver.h"
 2392              		.file 22 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 2393              		.file 23 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h"
 2394              		.file 24 "Core/Inc/main.h"
 2395              		.file 25 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 2396              		.file 26 "Core/Inc/UI.h"
 2397              		.file 27 "Core/Inc/PID_Control.h"
 2398              		.file 28 "Core/Inc/Mode.h"
 2399              		.file 29 "<built-in>"
 2400              		.file 30 "Core/Inc/MicroMouse.h"
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s 			page 74


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s:18     .text.MX_GPIO_Init:0000000000000000 $t
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s:25     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s:270    .text.MX_GPIO_Init:000000000000012c $d
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s:279    .text.MX_DMA_Init:0000000000000000 $t
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s:285    .text.MX_DMA_Init:0000000000000000 MX_DMA_Init
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s:346    .text.MX_DMA_Init:0000000000000040 $d
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s:351    .text.__io_putchar:0000000000000000 $t
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s:358    .text.__io_putchar:0000000000000000 __io_putchar
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s:394    .text.__io_putchar:000000000000001c $d
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s:399    .text.__io_getchar:0000000000000000 $t
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s:406    .text.__io_getchar:0000000000000000 __io_getchar
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s:456    .text.__io_getchar:0000000000000024 $d
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s:461    .text.Error_Handler:0000000000000000 $t
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s:468    .text.Error_Handler:0000000000000000 Error_Handler
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s:500    .text.MX_ADC1_Init:0000000000000000 $t
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s:506    .text.MX_ADC1_Init:0000000000000000 MX_ADC1_Init
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s:654    .text.MX_ADC1_Init:0000000000000090 $d
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s:661    .text.MX_ADC2_Init:0000000000000000 $t
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s:667    .text.MX_ADC2_Init:0000000000000000 MX_ADC2_Init
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s:795    .text.MX_ADC2_Init:0000000000000078 $d
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s:802    .text.MX_TIM3_Init:0000000000000000 $t
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s:808    .text.MX_TIM3_Init:0000000000000000 MX_TIM3_Init
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s:913    .text.MX_TIM3_Init:0000000000000058 $d
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s:919    .text.MX_TIM2_Init:0000000000000000 $t
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s:925    .text.MX_TIM2_Init:0000000000000000 MX_TIM2_Init
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s:1078   .text.MX_TIM2_Init:000000000000009c $d
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s:1083   .text.MX_SPI3_Init:0000000000000000 $t
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s:1089   .text.MX_SPI3_Init:0000000000000000 MX_SPI3_Init
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s:1160   .text.MX_SPI3_Init:000000000000003c $d
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s:1166   .text.MX_USART1_UART_Init:0000000000000000 $t
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s:1172   .text.MX_USART1_UART_Init:0000000000000000 MX_USART1_UART_Init
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s:1227   .text.MX_USART1_UART_Init:000000000000002c $d
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s:1233   .text.MX_TIM5_Init:0000000000000000 $t
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s:1239   .text.MX_TIM5_Init:0000000000000000 MX_TIM5_Init
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s:1392   .text.MX_TIM5_Init:000000000000009c $d
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s:1398   .text.MX_TIM4_Init:0000000000000000 $t
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s:1404   .text.MX_TIM4_Init:0000000000000000 MX_TIM4_Init
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s:1509   .text.MX_TIM4_Init:0000000000000058 $d
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s:1515   .text.MX_TIM8_Init:0000000000000000 $t
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s:1521   .text.MX_TIM8_Init:0000000000000000 MX_TIM8_Init
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s:1740   .text.MX_TIM8_Init:00000000000000e0 $d
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s:1746   .text.MX_TIM1_Init:0000000000000000 $t
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s:1752   .text.MX_TIM1_Init:0000000000000000 MX_TIM1_Init
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s:1858   .text.MX_TIM1_Init:0000000000000064 $d
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s:1864   .text.SystemClock_Config:0000000000000000 $t
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s:1871   .text.SystemClock_Config:0000000000000000 SystemClock_Config
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s:2018   .text.SystemClock_Config:00000000000000a0 $d
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s:2024   .rodata.main.str1.4:0000000000000000 $d
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s:2030   .text.main:0000000000000000 $t
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s:2037   .text.main:0000000000000000 main
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s:2219   .text.main:0000000000000134 $d
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s:2226   .text.main:0000000000000150 $t
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s:2266   .text.main:0000000000000174 $d
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s:2369   .bss.huart1:0000000000000000 huart1
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s:2362   .bss.htim8:0000000000000000 htim8
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s 			page 75


/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s:2355   .bss.htim5:0000000000000000 htim5
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s:2348   .bss.htim4:0000000000000000 htim4
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s:2341   .bss.htim3:0000000000000000 htim3
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s:2334   .bss.htim2:0000000000000000 htim2
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s:2327   .bss.htim1:0000000000000000 htim1
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s:2320   .bss.hspi3:0000000000000000 hspi3
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s:2313   .bss.hdma_adc2:0000000000000000 hdma_adc2
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s:2307   .bss.hdma_adc1:0000000000000000 hdma_adc1
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s:2301   .bss.hadc2:0000000000000000 hadc2
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s:2294   .bss.hadc1:0000000000000000 hadc1
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s:2290   .bss.hadc1:0000000000000000 $d
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s:2297   .bss.hadc2:0000000000000000 $d
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s:2304   .bss.hdma_adc1:0000000000000000 $d
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s:2310   .bss.hdma_adc2:0000000000000000 $d
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s:2316   .bss.hspi3:0000000000000000 $d
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s:2323   .bss.htim1:0000000000000000 $d
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s:2330   .bss.htim2:0000000000000000 $d
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s:2337   .bss.htim3:0000000000000000 $d
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s:2344   .bss.htim4:0000000000000000 $d
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s:2351   .bss.htim5:0000000000000000 $d
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s:2358   .bss.htim8:0000000000000000 $d
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s:2365   .bss.huart1:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_UART_Transmit
HAL_UART_Receive
HAL_ADC_Init
HAL_ADC_ConfigChannel
memset
HAL_TIM_Encoder_Init
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIM_PWM_Init
HAL_TIM_PWM_ConfigChannel
HAL_TIM_MspPostInit
HAL_SPI_Init
HAL_UART_Init
HAL_TIM_OC_Init
HAL_TIM_OC_ConfigChannel
HAL_TIMEx_ConfigBreakDeadTime
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
ADCStart
BatteryCheck
ADCStop
ModeSelect
Signal
PIDSetGain
GainSetting
puts
GainTestDWall
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//cc2H1R6D.s 			page 76


Debug
FastestRun
GainTestAVelo
Explore
WritingFree
adc1
