Andre DeHon , Michael J. Wilson, Nanowire-based sublithographic programmable logic arrays, Proceedings of the 2004 ACM/SIGDA 12th international symposium on Field programmable gate arrays, February 22-24, 2004, Monterey, California, USA[doi>10.1145/968280.968299]
André Dehon, Nanowire-based programmable architectures, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.1 n.2, p.109-162, July 2005[doi>10.1145/1084748.1084750]
Seth Copen Goldstein , Mihai Budiu, NanoFabrics: spatial computing using molecular electronics, Proceedings of the 28th annual international symposium on Computer architecture, p.178-191, June 30-July 04, 2001, Göteborg, Sweden[doi>10.1145/379240.379262]
Jie Han , P. Jonker, A system architecture solution for unreliable nanoelectronic devices, IEEE Transactions on Nanotechnology, v.1 n.4, p.201-208, December 2002[doi>10.1109/TNANO.2002.807393]
Han, J. and Jonker, P. 2003. A defect- and fault-tolerant architecture for nanocomputers. Nanotechnol. 14. Institute of Physics Publishing, 224--230.
Heahth, J. R., Kuekes, P. J., Snider, G. S., and Williams, R. S. 1998. A defect-tolerant computer architecture: Opportunities for nanotechnology. Sci. 280, 1716--1721.
C. M. Jeffery , R. J.O. Figueiredo, Hierarchical fault tolerance for nanoscale memories, IEEE Transactions on Nanotechnology, v.5 n.4, p.407-414, July 2006[doi>10.1109/TNANO.2006.877431]
Jung-Yup Kang , Jean-Luc Gaudiot, A Simple High-Speed Multiplier Design, IEEE Transactions on Computers, v.55 n.10, p.1253-1258, October 2006[doi>10.1109/TC.2006.156]
Koren, I., Koren, Z., and Stapper, C. H. 1994. A statistical study of defect maps of large area VLSI IC's. IEEE Trans. VLSI Syst. 2, 249--256.
Kuekes, P. J., Robinett, W., Seroussi, G., and Williams, R. S. 2005. Defect-Tolerant interconnect to nanoelectronic circuits: Internally redundant demultiplexers based on error-correcting codes. Nanotechnol. 16. Institute of Physics Publishing, 869--882.
Lee, Y. T., Park, I. C., and Kyung, C. M. 1993. Design of compact static CMOS carry look-ahead adder using recursive output property. Electron. Lett. 29, 794--795.
Myung-Hyun Lee , Young Kwan Kim , Yoon-Hwa Choi, A defect-tolerant memory architecture for molecular electronics, IEEE Transactions on Nanotechnology, v.3 n.1, p.152-157, March 2004[doi>10.1109/TNANO.2004.824011]
Lee, K.-J., Hsieh, T.-Y., and Breuer, M. A. 2005. A novel test methodology based on error-rate to support error-tolerance. In Proceedings of the IEEE International Test Conference. 1136--1144.
Ma, C., Strukov, D. B., Lee, J. H., and Likharev, K. K. 2005. Afterline for silicon: CMOL circuit architectures. In Proceedings of IEEE Conference on Nanotechnology. 175--178.
Nicholas J. Macias, The PIG Paradigm: The Design and Use of a Massively Parallel Fine Grained Self-Reconfigurable Infinitely Scalable Architecture, Proceedings of the 1st NASA/DOD workshop on Evolvable Hardware, p.175, July 19-21, 1999
N. J. Macias , P. M. Athanas, Application of Self-Configurability for Autonomous, Highly-Localized Self-Regulation, Proceedings of the Second NASA/ESA Conference on Adaptive Hardware and Systems, p.397-404, August 05-08, 2007[doi>10.1109/AHS.2007.32]
Daniel Mange , Moshe Sipper , André Stauffer , Gianluca Tempesti, Toward Self-Repairing and Self-Replicating Hardware: The Embryonics Approach, Proceedings of the 2nd NASA/DoD workshop on Evolvable Hardware, p.205, July 13-15, 2000
Mizan, E. 2007. On protecting functional units with temporal redundancy. In Proceedings of the 37th Annual IEEE/IFIP International Conference on Dependable Systems and Networks. 76--77.
Naeimi, H. and Dehon, A. 2008. Fault-Tolerant sub-lithographic design with rollback recovery. Nanotechnol. 19. Institute of Physics Publishing, 1--17.
V. S. S. Nair , Jacob A. Abraham, Real-Number Codes for Fault-Tolerant Matrix Operations on Processor Arrays, IEEE Transactions on Computers, v.39 n.4, p.426-435, April 1990[doi>10.1109/12.54836]
Parhi, K. K. 1999. VLSI Digital Signal Processing Systems: Design and Implementation. John Wiley&Sons.;
Peled, A. and Liu, B. 1974. A new hardware realization of digital filters. IEEE Trans. Acoust. Speech, Signal Process. 22, 456--462.
Jan M. Rabaey, Digital integrated circuits: a design perspective, Prentice-Hall, Inc., Upper Saddle River, NJ, 1996
Rachlin, E. and Savage, J. E. 2008. A framework for coded computation. In Proceedings of the IEEE International Symponium on Information Theory. 2342--2346.
D. A. Spielman, Highly fault-tolerant parallel computation, Proceedings of the 37th Annual Symposium on Foundations of Computer Science, p.154, October 14-16, 1996
Stan, M. R., Franzon, P. D., Goldstein, S. C., Lach, J. C., and Ziegler, M. M. 2003. Molecular electronics: From devices and interconnect to circuits and architecture. Proc. IEEE, 1940--1957.
Strukov, D. B. and Likharev, K. K. 2007. Defect-Tolerant architectures for nanoelectronics crossbar memories. J. Nanosci. Nanotechnol. 7, 151--167.
Fei Sun , Lu Feng , Tong Zhang, Run-Time Data-Dependent Defect Tolerance for Hybrid CMOS/Nanodevice Digital Memories, IEEE Transactions on Nanotechnology, v.7 n.2, p.217-222, March 2008[doi>10.1109/TNANO.2007.914972]
M. B. Tahoori, A mapping algorithm for defect-tolerance of reconfigurable nano-architectures, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.668-672, November 06-10, 2005, San Jose, CA
Weiguo Tang , Lei Wang, A DSP nanosystem with defect tolerance, Proceedings of the 2008 IEEE International Symposium on Nanoscale Architectures, p.32-37, June 12-13, 2008[doi>10.1109/NANOARCH.2008.4585789]
von Neumann, J. 1956. Probabilistic logics and the synthesis of reliable organizms from unreliable compnents. In Automata Studies, Princeton University Press, 43--98.
Teng Wang , Zhenghua Qi , Csaba Andras Moritz, Opportunities and challenges in application-tuned circuits and architectures based on nanodevices, Proceedings of the 1st conference on Computing frontiers, April 14-16, 2004, Ischia, Italy[doi>10.1145/977091.977161]
