<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="zh">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>VSF Documented: vsf_pl011_usart_reg_t结构体 参考</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">VSF Documented
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- 制作者 Doxygen 1.9.8 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>首页</span></a></li>
      <li><a href="pages.html"><span>相关页面</span></a></li>
      <li><a href="topics.html"><span>Topics</span></a></li>
      <li><a href="namespaces.html"><span>命名空间</span></a></li>
      <li class="current"><a href="annotated.html"><span>结构体</span></a></li>
      <li><a href="files.html"><span>文件</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>结构体</span></a></li>
      <li><a href="classes.html"><span>结构体索引</span></a></li>
      <li><a href="functions.html"><span>成员变量</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-methods">Public 成员函数</a> &#124;
<a href="#pub-attribs">成员变量</a>  </div>
  <div class="headertitle"><div class="title">vsf_pl011_usart_reg_t结构体 参考</div></div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="vsf__pl011__uart__reg_8h_source.html">vsf_pl011_uart_reg.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-methods" name="pub-methods"></a>
Public 成员函数</h2></td></tr>
<tr class="memitem:a48e24ea69a45825c1696b098efafce74" id="r_a48e24ea69a45825c1696b098efafce74"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structvsf__pl011__usart__reg__t.html#a48e24ea69a45825c1696b098efafce74">VSF_DEF_REG</a> (UARTDR, 32, <a class="el" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> DATA :8;<a class="el" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> FE :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> PE :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> BE :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> OE :1;)</td></tr>
<tr class="separator:a48e24ea69a45825c1696b098efafce74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97ef56a3179fce657d5bd0d602f23f39" id="r_a97ef56a3179fce657d5bd0d602f23f39"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structvsf__pl011__usart__reg__t.html#a97ef56a3179fce657d5bd0d602f23f39">REG_RSVD_N</a> (32, 4)</td></tr>
<tr class="separator:a97ef56a3179fce657d5bd0d602f23f39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac007ec404745a5035e5f67ebda0eda8a" id="r_ac007ec404745a5035e5f67ebda0eda8a"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structvsf__pl011__usart__reg__t.html#ac007ec404745a5035e5f67ebda0eda8a">VSF_DEF_REG</a> (UARTFR, 32, <a class="el" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> CTS :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> DSR :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> DCD :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> BUSY :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> RXFE :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> TXFF :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> RXFF :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> TXFE :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> RI :1;)</td></tr>
<tr class="separator:ac007ec404745a5035e5f67ebda0eda8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adecee4b9a17639d525fe2cd97ca8bb8c" id="r_adecee4b9a17639d525fe2cd97ca8bb8c"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structvsf__pl011__usart__reg__t.html#adecee4b9a17639d525fe2cd97ca8bb8c">REG_RSVD_N</a> (32, 1)</td></tr>
<tr class="separator:adecee4b9a17639d525fe2cd97ca8bb8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada5a2aa0b6252c83d6f7920e0abd91c4" id="r_ada5a2aa0b6252c83d6f7920e0abd91c4"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structvsf__pl011__usart__reg__t.html#ada5a2aa0b6252c83d6f7920e0abd91c4">VSF_DEF_REG</a> (UARTILPR, 32, <a class="el" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> ILPDVSR :8;)</td></tr>
<tr class="separator:ada5a2aa0b6252c83d6f7920e0abd91c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97c4f2d074b8ce82d86450a441e0c46e" id="r_a97c4f2d074b8ce82d86450a441e0c46e"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structvsf__pl011__usart__reg__t.html#a97c4f2d074b8ce82d86450a441e0c46e">VSF_DEF_REG</a> (UARTIBRD, 32, <a class="el" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> BAUD_DIVINT :16;)</td></tr>
<tr class="separator:a97c4f2d074b8ce82d86450a441e0c46e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e779fb9e7bd595e35f5a417b616573f" id="r_a2e779fb9e7bd595e35f5a417b616573f"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structvsf__pl011__usart__reg__t.html#a2e779fb9e7bd595e35f5a417b616573f">VSF_DEF_REG</a> (UARTFBRD, 32, <a class="el" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> BAUD_DIVFRAC :5;)</td></tr>
<tr class="separator:a2e779fb9e7bd595e35f5a417b616573f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1c2776aa726f5c0e8cb48abea3848c7" id="r_af1c2776aa726f5c0e8cb48abea3848c7"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structvsf__pl011__usart__reg__t.html#af1c2776aa726f5c0e8cb48abea3848c7">VSF_DEF_REG</a> (UARTLCR_H, 32, <a class="el" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> BRK :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> PEN :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> EPS :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> STP2 :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> FEN :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> WLEN :2;<a class="el" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> SPS :1;)</td></tr>
<tr class="separator:af1c2776aa726f5c0e8cb48abea3848c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f787db68364f15feaa3c7fbd096a846" id="r_a4f787db68364f15feaa3c7fbd096a846"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structvsf__pl011__usart__reg__t.html#a4f787db68364f15feaa3c7fbd096a846">VSF_DEF_REG</a> (UARTCR, 32, <a class="el" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> UARTEN :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> SIREN :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> SIRLP :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> RESERVED :4;<a class="el" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> LBE :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> TXE :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> RXE :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> DTR :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> RTS :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> OUT1 :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> OUT2 :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> RTSEN :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> CTSEN :1;)</td></tr>
<tr class="separator:a4f787db68364f15feaa3c7fbd096a846"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87bc3d5850321711a2282f6f660c65f2" id="r_a87bc3d5850321711a2282f6f660c65f2"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structvsf__pl011__usart__reg__t.html#a87bc3d5850321711a2282f6f660c65f2">VSF_DEF_REG</a> (UARTIFLS, 32, <a class="el" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> TXIFLSEL :3;<a class="el" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> RXIFLSEL :3;)</td></tr>
<tr class="separator:a87bc3d5850321711a2282f6f660c65f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4019a984bc5a96a03a89aef56bd8cbfd" id="r_a4019a984bc5a96a03a89aef56bd8cbfd"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structvsf__pl011__usart__reg__t.html#a4019a984bc5a96a03a89aef56bd8cbfd">VSF_DEF_REG</a> (UARTIMSC, 32, <a class="el" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> RIMIM :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> CTSMIM :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> DCDMIM :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> DSRMIM :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> RXIM :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> TXIM :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> RTIM :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> FEIM :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> PEIM :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> BEIM :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> OEIM :1;)</td></tr>
<tr class="separator:a4019a984bc5a96a03a89aef56bd8cbfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a986e4243dcfd0625b239be9bfe0430bf" id="r_a986e4243dcfd0625b239be9bfe0430bf"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structvsf__pl011__usart__reg__t.html#a986e4243dcfd0625b239be9bfe0430bf">VSF_DEF_REG</a> (UARTRIS, 32, <a class="el" href="vsf__pl011__uart__reg_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> RIRMIS :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> CTSRMIS :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> DCDRMIS :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> DSRRMIS :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> RXRIS :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> TXRIS :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> RTRIS :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> FERIS :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> PERIS :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> BERIS :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> OERIS :1;)</td></tr>
<tr class="separator:a986e4243dcfd0625b239be9bfe0430bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a417b83aa10355ce8f3841b7a09ba7082" id="r_a417b83aa10355ce8f3841b7a09ba7082"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structvsf__pl011__usart__reg__t.html#a417b83aa10355ce8f3841b7a09ba7082">VSF_DEF_REG</a> (UARTMIS, 32, <a class="el" href="vsf__pl011__uart__reg_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> RIMMIS :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> CTSMMIS :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> DCDMMIS :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> DSRMMIS :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> RXMIS :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> TXMIS :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> RTMIS :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> FEMIS :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> PEMIS :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> BEMIS :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> OEMIS :1;)</td></tr>
<tr class="separator:a417b83aa10355ce8f3841b7a09ba7082"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea4006c2cd197953d5efdb86a7d3f4be" id="r_aea4006c2cd197953d5efdb86a7d3f4be"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structvsf__pl011__usart__reg__t.html#aea4006c2cd197953d5efdb86a7d3f4be">VSF_DEF_REG</a> (UARTICR, 32, <a class="el" href="vsf__pl011__uart__reg_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> RIMIC :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> CTSMIC :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> DCDMMIC :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> DSRMMIC :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> RXIC :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> TXIC :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> RTIC :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> FEIC :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> PEIC :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> BEIC :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> OEIC :1;)</td></tr>
<tr class="separator:aea4006c2cd197953d5efdb86a7d3f4be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5b8546344cd9396d8590fe7e74d9c22" id="r_ac5b8546344cd9396d8590fe7e74d9c22"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structvsf__pl011__usart__reg__t.html#ac5b8546344cd9396d8590fe7e74d9c22">VSF_DEF_REG</a> (UARTDMACR, 32, <a class="el" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> RXDMAE :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> TXDMAE :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> DMAONERR :1;)</td></tr>
<tr class="separator:ac5b8546344cd9396d8590fe7e74d9c22"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
成员变量</h2></td></tr>
<tr class="memitem:aa7794b2291f456d4153383f3e3f89977" id="r_aa7794b2291f456d4153383f3e3f89977"><td class="memItemLeft" >union {&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7794b2291f456d4153383f3e3f89977" id="r_aa7794b2291f456d4153383f3e3f89977"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom">&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:aa7794b2291f456d4153383f3e3f89977"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">成员函数说明</h2>
<a id="a48e24ea69a45825c1696b098efafce74" name="a48e24ea69a45825c1696b098efafce74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48e24ea69a45825c1696b098efafce74">&#9670;&#160;</a></span>VSF_DEF_REG() <span class="overload">[1/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">vsf_pl011_usart_reg_t::VSF_DEF_REG </td>
          <td>(</td>
          <td class="paramtype">UARTDR&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">32&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> DATA :8;<a class="el" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> FE :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> PE :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> BE :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> OE :1;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a97ef56a3179fce657d5bd0d602f23f39" name="a97ef56a3179fce657d5bd0d602f23f39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97ef56a3179fce657d5bd0d602f23f39">&#9670;&#160;</a></span>REG_RSVD_N() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">vsf_pl011_usart_reg_t::REG_RSVD_N </td>
          <td>(</td>
          <td class="paramtype">32&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">4&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac007ec404745a5035e5f67ebda0eda8a" name="ac007ec404745a5035e5f67ebda0eda8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac007ec404745a5035e5f67ebda0eda8a">&#9670;&#160;</a></span>VSF_DEF_REG() <span class="overload">[2/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">vsf_pl011_usart_reg_t::VSF_DEF_REG </td>
          <td>(</td>
          <td class="paramtype">UARTFR&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">32&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> CTS :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> DSR :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> DCD :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> BUSY :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> RXFE :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> TXFF :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> RXFF :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> TXFE :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> RI :1;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adecee4b9a17639d525fe2cd97ca8bb8c" name="adecee4b9a17639d525fe2cd97ca8bb8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adecee4b9a17639d525fe2cd97ca8bb8c">&#9670;&#160;</a></span>REG_RSVD_N() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">vsf_pl011_usart_reg_t::REG_RSVD_N </td>
          <td>(</td>
          <td class="paramtype">32&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">1&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ada5a2aa0b6252c83d6f7920e0abd91c4" name="ada5a2aa0b6252c83d6f7920e0abd91c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada5a2aa0b6252c83d6f7920e0abd91c4">&#9670;&#160;</a></span>VSF_DEF_REG() <span class="overload">[3/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">vsf_pl011_usart_reg_t::VSF_DEF_REG </td>
          <td>(</td>
          <td class="paramtype">UARTILPR&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">32&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> ILPDVSR :8;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a97c4f2d074b8ce82d86450a441e0c46e" name="a97c4f2d074b8ce82d86450a441e0c46e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97c4f2d074b8ce82d86450a441e0c46e">&#9670;&#160;</a></span>VSF_DEF_REG() <span class="overload">[4/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">vsf_pl011_usart_reg_t::VSF_DEF_REG </td>
          <td>(</td>
          <td class="paramtype">UARTIBRD&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">32&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> BAUD_DIVINT :16;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2e779fb9e7bd595e35f5a417b616573f" name="a2e779fb9e7bd595e35f5a417b616573f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e779fb9e7bd595e35f5a417b616573f">&#9670;&#160;</a></span>VSF_DEF_REG() <span class="overload">[5/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">vsf_pl011_usart_reg_t::VSF_DEF_REG </td>
          <td>(</td>
          <td class="paramtype">UARTFBRD&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">32&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> BAUD_DIVFRAC :5;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af1c2776aa726f5c0e8cb48abea3848c7" name="af1c2776aa726f5c0e8cb48abea3848c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1c2776aa726f5c0e8cb48abea3848c7">&#9670;&#160;</a></span>VSF_DEF_REG() <span class="overload">[6/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">vsf_pl011_usart_reg_t::VSF_DEF_REG </td>
          <td>(</td>
          <td class="paramtype">UARTLCR_H&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">32&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> BRK :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> PEN :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> EPS :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> STP2 :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> FEN :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> WLEN :2;<a class="el" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> SPS :1;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4f787db68364f15feaa3c7fbd096a846" name="a4f787db68364f15feaa3c7fbd096a846"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f787db68364f15feaa3c7fbd096a846">&#9670;&#160;</a></span>VSF_DEF_REG() <span class="overload">[7/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">vsf_pl011_usart_reg_t::VSF_DEF_REG </td>
          <td>(</td>
          <td class="paramtype">UARTCR&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">32&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> UARTEN :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> SIREN :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> SIRLP :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> RESERVED :4;<a class="el" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> LBE :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> TXE :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> RXE :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> DTR :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> RTS :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> OUT1 :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> OUT2 :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> RTSEN :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> CTSEN :1;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a87bc3d5850321711a2282f6f660c65f2" name="a87bc3d5850321711a2282f6f660c65f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87bc3d5850321711a2282f6f660c65f2">&#9670;&#160;</a></span>VSF_DEF_REG() <span class="overload">[8/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">vsf_pl011_usart_reg_t::VSF_DEF_REG </td>
          <td>(</td>
          <td class="paramtype">UARTIFLS&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">32&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> TXIFLSEL :3;<a class="el" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> RXIFLSEL :3;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4019a984bc5a96a03a89aef56bd8cbfd" name="a4019a984bc5a96a03a89aef56bd8cbfd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4019a984bc5a96a03a89aef56bd8cbfd">&#9670;&#160;</a></span>VSF_DEF_REG() <span class="overload">[9/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">vsf_pl011_usart_reg_t::VSF_DEF_REG </td>
          <td>(</td>
          <td class="paramtype">UARTIMSC&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">32&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> RIMIM :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> CTSMIM :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> DCDMIM :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> DSRMIM :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> RXIM :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> TXIM :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> RTIM :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> FEIM :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> PEIM :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> BEIM :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> OEIM :1;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a986e4243dcfd0625b239be9bfe0430bf" name="a986e4243dcfd0625b239be9bfe0430bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a986e4243dcfd0625b239be9bfe0430bf">&#9670;&#160;</a></span>VSF_DEF_REG() <span class="overload">[10/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">vsf_pl011_usart_reg_t::VSF_DEF_REG </td>
          <td>(</td>
          <td class="paramtype">UARTRIS&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">32&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vsf__pl011__uart__reg_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> RIRMIS :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> CTSRMIS :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> DCDRMIS :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> DSRRMIS :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> RXRIS :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> TXRIS :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> RTRIS :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> FERIS :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> PERIS :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> BERIS :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> OERIS :1;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a417b83aa10355ce8f3841b7a09ba7082" name="a417b83aa10355ce8f3841b7a09ba7082"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a417b83aa10355ce8f3841b7a09ba7082">&#9670;&#160;</a></span>VSF_DEF_REG() <span class="overload">[11/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">vsf_pl011_usart_reg_t::VSF_DEF_REG </td>
          <td>(</td>
          <td class="paramtype">UARTMIS&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">32&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vsf__pl011__uart__reg_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> RIMMIS :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> CTSMMIS :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> DCDMMIS :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> DSRMMIS :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> RXMIS :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> TXMIS :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> RTMIS :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> FEMIS :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> PEMIS :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> BEMIS :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> OEMIS :1;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aea4006c2cd197953d5efdb86a7d3f4be" name="aea4006c2cd197953d5efdb86a7d3f4be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea4006c2cd197953d5efdb86a7d3f4be">&#9670;&#160;</a></span>VSF_DEF_REG() <span class="overload">[12/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">vsf_pl011_usart_reg_t::VSF_DEF_REG </td>
          <td>(</td>
          <td class="paramtype">UARTICR&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">32&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vsf__pl011__uart__reg_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> RIMIC :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> CTSMIC :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> DCDMMIC :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> DSRMMIC :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> RXIC :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> TXIC :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> RTIC :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> FEIC :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> PEIC :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> BEIC :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> OEIC :1;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac5b8546344cd9396d8590fe7e74d9c22" name="ac5b8546344cd9396d8590fe7e74d9c22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5b8546344cd9396d8590fe7e74d9c22">&#9670;&#160;</a></span>VSF_DEF_REG() <span class="overload">[13/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">vsf_pl011_usart_reg_t::VSF_DEF_REG </td>
          <td>(</td>
          <td class="paramtype">UARTDMACR&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">32&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> RXDMAE :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> TXDMAE :1;<a class="el" href="vsf__pl011__uart__reg_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> DMAONERR :1;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">结构体成员变量说明</h2>
<a id="aa7794b2291f456d4153383f3e3f89977" name="aa7794b2291f456d4153383f3e3f89977"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7794b2291f456d4153383f3e3f89977">&#9670;&#160;</a></span>[union]</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  <a class="el" href="structvsf__pl011__usart__reg__t.html">vsf_pl011_usart_reg_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
<div style="text-align: center; font-size: small; margin-top: 20px;">
  由提交
  <a href="https://github.com/vsfteam/vsf/commit/182be7ab50261d0cdd022784dc4bd7530c86db2c" target="_blank">vsfteam/vsf@182be7a</a>
  生成
</div>