Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Apr 29 14:58:12 2024
| Host         : WORKSTATION running 64-bit major release  (build 9200)
| Command      : report_methodology -file gen_heartbeat_wrapper_zedboard_methodology_drc_routed.rpt -pb gen_heartbeat_wrapper_zedboard_methodology_drc_routed.pb -rpx gen_heartbeat_wrapper_zedboard_methodology_drc_routed.rpx
| Design       : gen_heartbeat_wrapper_zedboard
| Device       : xc7z020clg484-3
| Speed File   : -3
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 1
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 1          |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An output delay is missing on ALIVE relative to clock(s) OSC_100M
Related violations: <none>


