{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1419884121691 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1419884121691 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 30 04:15:21 2014 " "Processing started: Tue Dec 30 04:15:21 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1419884121691 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1419884121691 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_TV -c DE2_TV " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_TV -c DE2_TV" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1419884121691 ""}
{ "Critical Warning" "WIDU_QIC_OFF_NOT_SUPPORTED" "" "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." {  } {  } 1 138069 "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." 0 0 "" 0 -1 1419884121988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_dac.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_dac.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUDIO_DAC " "Found entity 1: AUDIO_DAC" {  } { { "AUDIO_DAC.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/AUDIO_DAC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1419884122394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1419884122394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "line_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file line_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Buffer " "Found entity 1: Line_Buffer" {  } { { "Line_Buffer.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Line_Buffer.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1419884122394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1419884122394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tp_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file tp_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 TP_RAM " "Found entity 1: TP_RAM" {  } { { "TP_RAM.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/TP_RAM.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1419884122410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1419884122410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div.v 1 1 " "Found 1 design units, including 1 entities, in source file div.v" { { "Info" "ISGN_ENTITY_NAME" "1 DIV " "Found entity 1: DIV" {  } { { "DIV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DIV.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1419884122410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1419884122410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/sdram_rd_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_rd_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_RD_FIFO " "Found entity 1: Sdram_RD_FIFO" {  } { { "Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_RD_FIFO.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1419884122410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1419884122410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/sdram_wr_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_wr_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_WR_FIFO " "Found entity 1: Sdram_WR_FIFO" {  } { { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_WR_FIFO.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1419884122410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1419884122410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/command.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/command.v" { { "Info" "ISGN_ENTITY_NAME" "1 command " "Found entity 1: command" {  } { { "Sdram_Control_4Port/command.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/command.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1419884122425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1419884122425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/control_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/control_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_interface " "Found entity 1: control_interface" {  } { { "Sdram_Control_4Port/control_interface.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/control_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1419884122425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1419884122425 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 sdr_data_path.v(26) " "Verilog HDL Expression warning at sdr_data_path.v(26): truncated literal to match 1 bits" {  } { { "Sdram_Control_4Port/sdr_data_path.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/sdr_data_path.v" 26 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1 1419884122425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/sdr_data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/sdr_data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_data_path " "Found entity 1: sdr_data_path" {  } { { "Sdram_Control_4Port/sdr_data_path.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/sdr_data_path.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1419884122425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1419884122425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/sdram_control_4port.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_control_4port.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_Control_4Port " "Found entity 1: Sdram_Control_4Port" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1419884122425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1419884122425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/sdram_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_PLL " "Found entity 1: Sdram_PLL" {  } { { "Sdram_Control_4Port/Sdram_PLL.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_PLL.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1419884122441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1419884122441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac_3.v 1 1 " "Found 1 design units, including 1 entities, in source file mac_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 MAC_3 " "Found entity 1: MAC_3" {  } { { "MAC_3.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/MAC_3.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1419884122441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1419884122441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "Reset_Delay.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Reset_Delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1419884122441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1419884122441 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "17 YCbCr2RGB.v(123) " "Verilog HDL Expression warning at YCbCr2RGB.v(123): truncated literal to match 17 bits" {  } { { "YCbCr2RGB.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/YCbCr2RGB.v" 123 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1 1419884122441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ycbcr2rgb.v 1 1 " "Found 1 design units, including 1 entities, in source file ycbcr2rgb.v" { { "Info" "ISGN_ENTITY_NAME" "1 YCbCr2RGB " "Found entity 1: YCbCr2RGB" {  } { { "YCbCr2RGB.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/YCbCr2RGB.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1419884122441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1419884122441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_tv.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_tv.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_TV " "Found entity 1: DE2_TV" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1419884122441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1419884122441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_av_config.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_av_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_AV_Config " "Found entity 1: I2C_AV_Config" {  } { { "I2C_AV_Config.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/I2C_AV_Config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1419884122441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1419884122441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "I2C_Controller.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/I2C_Controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1419884122457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1419884122457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/PLL.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1419884122457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1419884122457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file seg7_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "SEG7_LUT.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/SEG7_LUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1419884122457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1419884122457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7_lut_8.v 1 1 " "Found 1 design units, including 1 entities, in source file seg7_lut_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT_8 " "Found entity 1: SEG7_LUT_8" {  } { { "SEG7_LUT_8.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/SEG7_LUT_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1419884122457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1419884122457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "yuv422_to_444.v 1 1 " "Found 1 design units, including 1 entities, in source file yuv422_to_444.v" { { "Info" "ISGN_ENTITY_NAME" "1 YUV422_to_444 " "Found entity 1: YUV422_to_444" {  } { { "YUV422_to_444.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/YUV422_to_444.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1419884122457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1419884122457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "td_detect.v 1 1 " "Found 1 design units, including 1 entities, in source file td_detect.v" { { "Info" "ISGN_ENTITY_NAME" "1 TD_Detect " "Found entity 1: TD_Detect" {  } { { "TD_Detect.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/TD_Detect.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1419884122457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1419884122457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "itu_656_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file itu_656_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ITU_656_Decoder " "Found entity 1: ITU_656_Decoder" {  } { { "ITU_656_Decoder.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/ITU_656_Decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1419884122472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1419884122472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Ctrl " "Found entity 1: VGA_Ctrl" {  } { { "VGA_Ctrl.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/VGA_Ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1419884122472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1419884122472 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "WR1_FULL DE2_TV.v(381) " "Verilog HDL Implicit Net warning at DE2_TV.v(381): created implicit net for \"WR1_FULL\"" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 381 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1419884122472 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2_TV " "Elaborating entity \"DE2_TV\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1419884122675 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 9 DE2_TV.v(312) " "Verilog HDL assignment warning at DE2_TV.v(312): truncated value with size 11 to match size of target (9)" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 312 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1419884122675 "|DE2_TV"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 10 DE2_TV.v(313) " "Verilog HDL assignment warning at DE2_TV.v(313): truncated value with size 11 to match size of target (10)" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 313 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1419884122675 "|DE2_TV"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 5 DE2_TV.v(315) " "Verilog HDL assignment warning at DE2_TV.v(315): truncated value with size 12 to match size of target (5)" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1419884122675 "|DE2_TV"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "DE2_TV.v(547) " "Verilog HDL warning at DE2_TV.v(547): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 547 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "" 0 -1 1419884122675 "|DE2_TV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED_RED\[13..10\] DE2_TV.v(196) " "Output port \"LED_RED\[13..10\]\" at DE2_TV.v(196) has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 196 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1419884122675 "|DE2_TV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR DE2_TV.v(218) " "Output port \"FL_ADDR\" at DE2_TV.v(218) has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 218 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1419884122675 "|DE2_TV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_ADDR DE2_TV.v(225) " "Output port \"SRAM_ADDR\" at DE2_TV.v(225) has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 225 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1419884122675 "|DE2_TV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_ADDR DE2_TV.v(233) " "Output port \"OTG_ADDR\" at DE2_TV.v(233) has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 233 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1419884122675 "|DE2_TV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_TXD DE2_TV.v(198) " "Output port \"UART_TXD\" at DE2_TV.v(198) has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 198 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1419884122675 "|DE2_TV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRDA_TXD DE2_TV.v(201) " "Output port \"IRDA_TXD\" at DE2_TV.v(201) has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 201 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1419884122675 "|DE2_TV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WE_N DE2_TV.v(219) " "Output port \"FL_WE_N\" at DE2_TV.v(219) has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 219 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1419884122675 "|DE2_TV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_RST_N DE2_TV.v(220) " "Output port \"FL_RST_N\" at DE2_TV.v(220) has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 220 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1419884122675 "|DE2_TV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_OE_N DE2_TV.v(221) " "Output port \"FL_OE_N\" at DE2_TV.v(221) has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 221 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1419884122675 "|DE2_TV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_CE_N DE2_TV.v(222) " "Output port \"FL_CE_N\" at DE2_TV.v(222) has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1419884122675 "|DE2_TV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_UB_N DE2_TV.v(226) " "Output port \"SRAM_UB_N\" at DE2_TV.v(226) has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 226 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1419884122675 "|DE2_TV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_LB_N DE2_TV.v(227) " "Output port \"SRAM_LB_N\" at DE2_TV.v(227) has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 227 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1419884122675 "|DE2_TV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_WE_N DE2_TV.v(228) " "Output port \"SRAM_WE_N\" at DE2_TV.v(228) has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 228 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1419884122675 "|DE2_TV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_CE_N DE2_TV.v(229) " "Output port \"SRAM_CE_N\" at DE2_TV.v(229) has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 229 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1419884122675 "|DE2_TV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_OE_N DE2_TV.v(230) " "Output port \"SRAM_OE_N\" at DE2_TV.v(230) has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 230 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1419884122675 "|DE2_TV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_CS_N DE2_TV.v(234) " "Output port \"OTG_CS_N\" at DE2_TV.v(234) has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 234 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1419884122675 "|DE2_TV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_RD_N DE2_TV.v(235) " "Output port \"OTG_RD_N\" at DE2_TV.v(235) has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 235 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1419884122675 "|DE2_TV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_WR_N DE2_TV.v(236) " "Output port \"OTG_WR_N\" at DE2_TV.v(236) has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 236 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1419884122675 "|DE2_TV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_RST_N DE2_TV.v(237) " "Output port \"OTG_RST_N\" at DE2_TV.v(237) has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 237 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1419884122675 "|DE2_TV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_FSPEED DE2_TV.v(238) " "Output port \"OTG_FSPEED\" at DE2_TV.v(238) has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 238 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1419884122675 "|DE2_TV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_LSPEED DE2_TV.v(239) " "Output port \"OTG_LSPEED\" at DE2_TV.v(239) has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 239 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1419884122675 "|DE2_TV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_DACK0_N DE2_TV.v(244) " "Output port \"OTG_DACK0_N\" at DE2_TV.v(244) has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 244 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1419884122675 "|DE2_TV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_DACK1_N DE2_TV.v(245) " "Output port \"OTG_DACK1_N\" at DE2_TV.v(245) has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 245 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1419884122675 "|DE2_TV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_ON DE2_TV.v(248) " "Output port \"LCD_ON\" at DE2_TV.v(248) has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 248 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1419884122675 "|DE2_TV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_BLON DE2_TV.v(249) " "Output port \"LCD_BLON\" at DE2_TV.v(249) has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 249 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1419884122675 "|DE2_TV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RW DE2_TV.v(250) " "Output port \"LCD_RW\" at DE2_TV.v(250) has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 250 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1419884122675 "|DE2_TV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_EN DE2_TV.v(251) " "Output port \"LCD_EN\" at DE2_TV.v(251) has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 251 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1419884122675 "|DE2_TV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RS DE2_TV.v(252) " "Output port \"LCD_RS\" at DE2_TV.v(252) has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 252 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1419884122675 "|DE2_TV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SD_CLK DE2_TV.v(257) " "Output port \"SD_CLK\" at DE2_TV.v(257) has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 257 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1419884122675 "|DE2_TV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TDO DE2_TV.v(268) " "Output port \"TDO\" at DE2_TV.v(268) has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 268 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1419884122675 "|DE2_TV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_CMD DE2_TV.v(280) " "Output port \"ENET_CMD\" at DE2_TV.v(280) has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 280 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1419884122675 "|DE2_TV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_CS_N DE2_TV.v(281) " "Output port \"ENET_CS_N\" at DE2_TV.v(281) has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 281 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1419884122675 "|DE2_TV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_WR_N DE2_TV.v(282) " "Output port \"ENET_WR_N\" at DE2_TV.v(282) has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 282 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1419884122675 "|DE2_TV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_RD_N DE2_TV.v(283) " "Output port \"ENET_RD_N\" at DE2_TV.v(283) has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 283 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1419884122675 "|DE2_TV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_RST_N DE2_TV.v(284) " "Output port \"ENET_RST_N\" at DE2_TV.v(284) has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 284 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1419884122675 "|DE2_TV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_CLK DE2_TV.v(286) " "Output port \"ENET_CLK\" at DE2_TV.v(286) has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 286 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1419884122675 "|DE2_TV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT DE2_TV.v(291) " "Output port \"AUD_DACDAT\" at DE2_TV.v(291) has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 291 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1419884122675 "|DE2_TV"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT_8 SEG7_LUT_8:u0 " "Elaborating entity \"SEG7_LUT_8\" for hierarchy \"SEG7_LUT_8:u0\"" {  } { { "DE2_TV.v" "u0" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1419884122675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT SEG7_LUT_8:u0\|SEG7_LUT:u0 " "Elaborating entity \"SEG7_LUT\" for hierarchy \"SEG7_LUT_8:u0\|SEG7_LUT:u0\"" {  } { { "SEG7_LUT_8.v" "u0" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/SEG7_LUT_8.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1419884122675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_AV_Config I2C_AV_Config:u1 " "Elaborating entity \"I2C_AV_Config\" for hierarchy \"I2C_AV_Config:u1\"" {  } { { "DE2_TV.v" "u1" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1419884122691 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 I2C_AV_Config.v(55) " "Verilog HDL assignment warning at I2C_AV_Config.v(55): truncated value with size 32 to match size of target (16)" {  } { { "I2C_AV_Config.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/I2C_AV_Config.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1419884122691 "|DE2_TV|I2C_AV_Config:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_AV_Config.v(106) " "Verilog HDL assignment warning at I2C_AV_Config.v(106): truncated value with size 32 to match size of target (6)" {  } { { "I2C_AV_Config.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/I2C_AV_Config.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1419884122691 "|DE2_TV|I2C_AV_Config:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller I2C_AV_Config:u1\|I2C_Controller:u0 " "Elaborating entity \"I2C_Controller\" for hierarchy \"I2C_AV_Config:u1\|I2C_Controller:u0\"" {  } { { "I2C_AV_Config.v" "u0" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/I2C_AV_Config.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1419884122691 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(78) " "Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1)" {  } { { "I2C_Controller.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/I2C_Controller.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1419884122691 "|DE2_TV|I2C_AV_Config:u1|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(77) " "Verilog HDL assignment warning at I2C_Controller.v(77): truncated value with size 32 to match size of target (1)" {  } { { "I2C_Controller.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/I2C_Controller.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1419884122691 "|DE2_TV|I2C_AV_Config:u1|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_Controller.v(90) " "Verilog HDL assignment warning at I2C_Controller.v(90): truncated value with size 32 to match size of target (6)" {  } { { "I2C_Controller.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/I2C_Controller.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1419884122691 "|DE2_TV|I2C_AV_Config:u1|I2C_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TD_Detect TD_Detect:u2 " "Elaborating entity \"TD_Detect\" for hierarchy \"TD_Detect:u2\"" {  } { { "DE2_TV.v" "u2" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1419884122691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay Reset_Delay:u3 " "Elaborating entity \"Reset_Delay\" for hierarchy \"Reset_Delay:u3\"" {  } { { "DE2_TV.v" "u3" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1419884122691 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 Reset_Delay.v(22) " "Verilog HDL assignment warning at Reset_Delay.v(22): truncated value with size 32 to match size of target (22)" {  } { { "Reset_Delay.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Reset_Delay.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1419884122691 "|DE2_TV|Reset_Delay:u3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ITU_656_Decoder ITU_656_Decoder:u4 " "Elaborating entity \"ITU_656_Decoder\" for hierarchy \"ITU_656_Decoder:u4\"" {  } { { "DE2_TV.v" "u4" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1419884122691 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 10 ITU_656_Decoder.v(44) " "Verilog HDL assignment warning at ITU_656_Decoder.v(44): truncated value with size 18 to match size of target (10)" {  } { { "ITU_656_Decoder.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/ITU_656_Decoder.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1419884122691 "|DE2_TV|ITU_656_Decoder:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ITU_656_Decoder.v(124) " "Verilog HDL assignment warning at ITU_656_Decoder.v(124): truncated value with size 32 to match size of target (10)" {  } { { "ITU_656_Decoder.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/ITU_656_Decoder.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1419884122691 "|DE2_TV|ITU_656_Decoder:u4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIV DIV:u5 " "Elaborating entity \"DIV\" for hierarchy \"DIV:u5\"" {  } { { "DE2_TV.v" "u5" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1419884122691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide DIV:u5\|lpm_divide:lpm_divide_component " "Elaborating entity \"lpm_divide\" for hierarchy \"DIV:u5\|lpm_divide:lpm_divide_component\"" {  } { { "DIV.v" "lpm_divide_component" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DIV.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1419884122722 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DIV:u5\|lpm_divide:lpm_divide_component " "Elaborated megafunction instantiation \"DIV:u5\|lpm_divide:lpm_divide_component\"" {  } { { "DIV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DIV.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1419884122722 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DIV:u5\|lpm_divide:lpm_divide_component " "Instantiated megafunction \"DIV:u5\|lpm_divide:lpm_divide_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation UNSIGNED " "Parameter \"lpm_drepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884122722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint LPM_REMAINDERPOSITIVE=TRUE " "Parameter \"lpm_hint\" = \"LPM_REMAINDERPOSITIVE=TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884122722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation UNSIGNED " "Parameter \"lpm_nrepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884122722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884122722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DIVIDE " "Parameter \"lpm_type\" = \"LPM_DIVIDE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884122722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 4 " "Parameter \"lpm_widthd\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884122722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 10 " "Parameter \"lpm_widthn\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884122722 ""}  } { { "DIV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DIV.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1419884122722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_d6t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_d6t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_d6t " "Found entity 1: lpm_divide_d6t" {  } { { "db/lpm_divide_d6t.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/lpm_divide_d6t.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1419884122769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1419884122769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_d6t DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_d6t:auto_generated " "Elaborating entity \"lpm_divide_d6t\" for hierarchy \"DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_d6t:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "c:/altera/12.0/quartus/libraries/megafunctions/lpm_divide.tdf" 147 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1419884122769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_3li.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_3li.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_3li " "Found entity 1: sign_div_unsign_3li" {  } { { "db/sign_div_unsign_3li.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/sign_div_unsign_3li.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1419884122785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1419884122785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_div_unsign_3li DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_d6t:auto_generated\|sign_div_unsign_3li:divider " "Elaborating entity \"sign_div_unsign_3li\" for hierarchy \"DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_d6t:auto_generated\|sign_div_unsign_3li:divider\"" {  } { { "db/lpm_divide_d6t.tdf" "divider" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/lpm_divide_d6t.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1419884122785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_p1g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_p1g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_p1g " "Found entity 1: alt_u_div_p1g" {  } { { "db/alt_u_div_p1g.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/alt_u_div_p1g.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1419884122800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1419884122800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_p1g DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_d6t:auto_generated\|sign_div_unsign_3li:divider\|alt_u_div_p1g:divider " "Elaborating entity \"alt_u_div_p1g\" for hierarchy \"DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_d6t:auto_generated\|sign_div_unsign_3li:divider\|alt_u_div_p1g:divider\"" {  } { { "db/sign_div_unsign_3li.tdf" "divider" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/sign_div_unsign_3li.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1419884122800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1419884122848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1419884122848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_lkc DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_d6t:auto_generated\|sign_div_unsign_3li:divider\|alt_u_div_p1g:divider\|add_sub_lkc:add_sub_0 " "Elaborating entity \"add_sub_lkc\" for hierarchy \"DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_d6t:auto_generated\|sign_div_unsign_3li:divider\|alt_u_div_p1g:divider\|add_sub_lkc:add_sub_0\"" {  } { { "db/alt_u_div_p1g.tdf" "add_sub_0" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/alt_u_div_p1g.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1419884122848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1419884122910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1419884122910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_mkc DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_d6t:auto_generated\|sign_div_unsign_3li:divider\|alt_u_div_p1g:divider\|add_sub_mkc:add_sub_1 " "Elaborating entity \"add_sub_mkc\" for hierarchy \"DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_d6t:auto_generated\|sign_div_unsign_3li:divider\|alt_u_div_p1g:divider\|add_sub_mkc:add_sub_1\"" {  } { { "db/alt_u_div_p1g.tdf" "add_sub_1" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/alt_u_div_p1g.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1419884122910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_Control_4Port Sdram_Control_4Port:u6 " "Elaborating entity \"Sdram_Control_4Port\" for hierarchy \"Sdram_Control_4Port:u6\"" {  } { { "DE2_TV.v" "u6" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1419884122910 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Sdram_Control_4Port.v(372) " "Verilog HDL assignment warning at Sdram_Control_4Port.v(372): truncated value with size 32 to match size of target (10)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 372 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1419884122910 "|DE2_TV|Sdram_Control_4Port:u6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Sdram_Control_4Port.v(415) " "Verilog HDL assignment warning at Sdram_Control_4Port.v(415): truncated value with size 32 to match size of target (23)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 415 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1419884122910 "|DE2_TV|Sdram_Control_4Port:u6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Sdram_Control_4Port.v(417) " "Verilog HDL assignment warning at Sdram_Control_4Port.v(417): truncated value with size 32 to match size of target (23)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 417 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1419884122910 "|DE2_TV|Sdram_Control_4Port:u6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Sdram_Control_4Port.v(418) " "Verilog HDL assignment warning at Sdram_Control_4Port.v(418): truncated value with size 32 to match size of target (23)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1419884122910 "|DE2_TV|Sdram_Control_4Port:u6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Sdram_Control_4Port.v(419) " "Verilog HDL assignment warning at Sdram_Control_4Port.v(419): truncated value with size 32 to match size of target (23)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 419 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1419884122910 "|DE2_TV|Sdram_Control_4Port:u6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Sdram_Control_4Port.v(420) " "Verilog HDL assignment warning at Sdram_Control_4Port.v(420): truncated value with size 32 to match size of target (23)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 420 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1419884122910 "|DE2_TV|Sdram_Control_4Port:u6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Sdram_Control_4Port.v(421) " "Verilog HDL assignment warning at Sdram_Control_4Port.v(421): truncated value with size 32 to match size of target (23)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 421 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1419884122910 "|DE2_TV|Sdram_Control_4Port:u6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR1_MAX_ADDR Sdram_Control_4Port.v(410) " "Verilog HDL Always Construct warning at Sdram_Control_4Port.v(410): inferring latch(es) for variable \"rWR1_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1419884122910 "|DE2_TV|Sdram_Control_4Port:u6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR2_MAX_ADDR Sdram_Control_4Port.v(410) " "Verilog HDL Always Construct warning at Sdram_Control_4Port.v(410): inferring latch(es) for variable \"rWR2_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1419884122910 "|DE2_TV|Sdram_Control_4Port:u6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD1_MAX_ADDR Sdram_Control_4Port.v(410) " "Verilog HDL Always Construct warning at Sdram_Control_4Port.v(410): inferring latch(es) for variable \"rRD1_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1419884122910 "|DE2_TV|Sdram_Control_4Port:u6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD2_MAX_ADDR Sdram_Control_4Port.v(410) " "Verilog HDL Always Construct warning at Sdram_Control_4Port.v(410): inferring latch(es) for variable \"rRD2_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1419884122910 "|DE2_TV|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[0\] Sdram_Control_4Port.v(410) " "Inferred latch for \"rRD2_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(410)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1419884122910 "|DE2_TV|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[1\] Sdram_Control_4Port.v(410) " "Inferred latch for \"rRD2_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(410)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1419884122910 "|DE2_TV|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[2\] Sdram_Control_4Port.v(410) " "Inferred latch for \"rRD2_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(410)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1419884122910 "|DE2_TV|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[3\] Sdram_Control_4Port.v(410) " "Inferred latch for \"rRD2_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(410)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1419884122910 "|DE2_TV|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[4\] Sdram_Control_4Port.v(410) " "Inferred latch for \"rRD2_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(410)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1419884122910 "|DE2_TV|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[5\] Sdram_Control_4Port.v(410) " "Inferred latch for \"rRD2_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(410)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1419884122910 "|DE2_TV|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[6\] Sdram_Control_4Port.v(410) " "Inferred latch for \"rRD2_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(410)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1419884122910 "|DE2_TV|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[7\] Sdram_Control_4Port.v(410) " "Inferred latch for \"rRD2_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(410)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1419884122910 "|DE2_TV|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[8\] Sdram_Control_4Port.v(410) " "Inferred latch for \"rRD2_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(410)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1419884122910 "|DE2_TV|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[9\] Sdram_Control_4Port.v(410) " "Inferred latch for \"rRD2_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(410)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1419884122910 "|DE2_TV|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[10\] Sdram_Control_4Port.v(410) " "Inferred latch for \"rRD2_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(410)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1419884122910 "|DE2_TV|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[11\] Sdram_Control_4Port.v(410) " "Inferred latch for \"rRD2_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(410)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1419884122910 "|DE2_TV|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[12\] Sdram_Control_4Port.v(410) " "Inferred latch for \"rRD2_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(410)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1419884122926 "|DE2_TV|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[13\] Sdram_Control_4Port.v(410) " "Inferred latch for \"rRD2_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(410)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1419884122926 "|DE2_TV|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[14\] Sdram_Control_4Port.v(410) " "Inferred latch for \"rRD2_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(410)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1419884122926 "|DE2_TV|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[15\] Sdram_Control_4Port.v(410) " "Inferred latch for \"rRD2_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(410)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1419884122926 "|DE2_TV|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[16\] Sdram_Control_4Port.v(410) " "Inferred latch for \"rRD2_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(410)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1419884122926 "|DE2_TV|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[17\] Sdram_Control_4Port.v(410) " "Inferred latch for \"rRD2_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(410)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1419884122926 "|DE2_TV|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[18\] Sdram_Control_4Port.v(410) " "Inferred latch for \"rRD2_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(410)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1419884122926 "|DE2_TV|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[19\] Sdram_Control_4Port.v(410) " "Inferred latch for \"rRD2_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(410)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1419884122926 "|DE2_TV|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[20\] Sdram_Control_4Port.v(410) " "Inferred latch for \"rRD2_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(410)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1419884122926 "|DE2_TV|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[21\] Sdram_Control_4Port.v(410) " "Inferred latch for \"rRD2_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(410)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1419884122926 "|DE2_TV|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[22\] Sdram_Control_4Port.v(410) " "Inferred latch for \"rRD2_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(410)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1419884122926 "|DE2_TV|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[0\] Sdram_Control_4Port.v(410) " "Inferred latch for \"rRD1_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(410)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1419884122926 "|DE2_TV|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[1\] Sdram_Control_4Port.v(410) " "Inferred latch for \"rRD1_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(410)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1419884122926 "|DE2_TV|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[2\] Sdram_Control_4Port.v(410) " "Inferred latch for \"rRD1_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(410)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1419884122926 "|DE2_TV|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[3\] Sdram_Control_4Port.v(410) " "Inferred latch for \"rRD1_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(410)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1419884122926 "|DE2_TV|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[4\] Sdram_Control_4Port.v(410) " "Inferred latch for \"rRD1_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(410)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1419884122926 "|DE2_TV|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[5\] Sdram_Control_4Port.v(410) " "Inferred latch for \"rRD1_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(410)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1419884122926 "|DE2_TV|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[6\] Sdram_Control_4Port.v(410) " "Inferred latch for \"rRD1_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(410)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1419884122926 "|DE2_TV|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[7\] Sdram_Control_4Port.v(410) " "Inferred latch for \"rRD1_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(410)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1419884122926 "|DE2_TV|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[8\] Sdram_Control_4Port.v(410) " "Inferred latch for \"rRD1_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(410)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1419884122926 "|DE2_TV|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[9\] Sdram_Control_4Port.v(410) " "Inferred latch for \"rRD1_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(410)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1419884122926 "|DE2_TV|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[10\] Sdram_Control_4Port.v(410) " "Inferred latch for \"rRD1_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(410)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1419884122926 "|DE2_TV|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[11\] Sdram_Control_4Port.v(410) " "Inferred latch for \"rRD1_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(410)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1419884122926 "|DE2_TV|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[12\] Sdram_Control_4Port.v(410) " "Inferred latch for \"rRD1_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(410)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1419884122926 "|DE2_TV|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[13\] Sdram_Control_4Port.v(410) " "Inferred latch for \"rRD1_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(410)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1419884122926 "|DE2_TV|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[14\] Sdram_Control_4Port.v(410) " "Inferred latch for \"rRD1_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(410)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1419884122926 "|DE2_TV|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[15\] Sdram_Control_4Port.v(410) " "Inferred latch for \"rRD1_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(410)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1419884122926 "|DE2_TV|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[16\] Sdram_Control_4Port.v(410) " "Inferred latch for \"rRD1_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(410)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1419884122926 "|DE2_TV|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[17\] Sdram_Control_4Port.v(410) " "Inferred latch for \"rRD1_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(410)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1419884122926 "|DE2_TV|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[18\] Sdram_Control_4Port.v(410) " "Inferred latch for \"rRD1_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(410)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1419884122926 "|DE2_TV|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[19\] Sdram_Control_4Port.v(410) " "Inferred latch for \"rRD1_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(410)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1419884122926 "|DE2_TV|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[20\] Sdram_Control_4Port.v(410) " "Inferred latch for \"rRD1_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(410)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1419884122926 "|DE2_TV|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[21\] Sdram_Control_4Port.v(410) " "Inferred latch for \"rRD1_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(410)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1419884122926 "|DE2_TV|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[22\] Sdram_Control_4Port.v(410) " "Inferred latch for \"rRD1_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(410)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1419884122926 "|DE2_TV|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[0\] Sdram_Control_4Port.v(410) " "Inferred latch for \"rWR2_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(410)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1419884122926 "|DE2_TV|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[1\] Sdram_Control_4Port.v(410) " "Inferred latch for \"rWR2_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(410)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1419884122926 "|DE2_TV|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[2\] Sdram_Control_4Port.v(410) " "Inferred latch for \"rWR2_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(410)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1419884122926 "|DE2_TV|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[3\] Sdram_Control_4Port.v(410) " "Inferred latch for \"rWR2_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(410)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1419884122926 "|DE2_TV|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[4\] Sdram_Control_4Port.v(410) " "Inferred latch for \"rWR2_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(410)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1419884122926 "|DE2_TV|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[5\] Sdram_Control_4Port.v(410) " "Inferred latch for \"rWR2_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(410)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1419884122926 "|DE2_TV|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[6\] Sdram_Control_4Port.v(410) " "Inferred latch for \"rWR2_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(410)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1419884122926 "|DE2_TV|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[7\] Sdram_Control_4Port.v(410) " "Inferred latch for \"rWR2_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(410)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1419884122926 "|DE2_TV|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[8\] Sdram_Control_4Port.v(410) " "Inferred latch for \"rWR2_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(410)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1419884122926 "|DE2_TV|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[9\] Sdram_Control_4Port.v(410) " "Inferred latch for \"rWR2_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(410)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1419884122926 "|DE2_TV|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[10\] Sdram_Control_4Port.v(410) " "Inferred latch for \"rWR2_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(410)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1419884122926 "|DE2_TV|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[11\] Sdram_Control_4Port.v(410) " "Inferred latch for \"rWR2_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(410)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1419884122926 "|DE2_TV|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[12\] Sdram_Control_4Port.v(410) " "Inferred latch for \"rWR2_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(410)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1419884122926 "|DE2_TV|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[13\] Sdram_Control_4Port.v(410) " "Inferred latch for \"rWR2_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(410)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1419884122926 "|DE2_TV|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[14\] Sdram_Control_4Port.v(410) " "Inferred latch for \"rWR2_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(410)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1419884122926 "|DE2_TV|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[15\] Sdram_Control_4Port.v(410) " "Inferred latch for \"rWR2_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(410)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1419884122926 "|DE2_TV|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[16\] Sdram_Control_4Port.v(410) " "Inferred latch for \"rWR2_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(410)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1419884122926 "|DE2_TV|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[17\] Sdram_Control_4Port.v(410) " "Inferred latch for \"rWR2_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(410)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1419884122926 "|DE2_TV|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[18\] Sdram_Control_4Port.v(410) " "Inferred latch for \"rWR2_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(410)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1419884122926 "|DE2_TV|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[19\] Sdram_Control_4Port.v(410) " "Inferred latch for \"rWR2_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(410)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1419884122926 "|DE2_TV|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[20\] Sdram_Control_4Port.v(410) " "Inferred latch for \"rWR2_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(410)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1419884122926 "|DE2_TV|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[21\] Sdram_Control_4Port.v(410) " "Inferred latch for \"rWR2_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(410)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1419884122926 "|DE2_TV|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[22\] Sdram_Control_4Port.v(410) " "Inferred latch for \"rWR2_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(410)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1419884122926 "|DE2_TV|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[0\] Sdram_Control_4Port.v(410) " "Inferred latch for \"rWR1_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(410)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1419884122926 "|DE2_TV|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[1\] Sdram_Control_4Port.v(410) " "Inferred latch for \"rWR1_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(410)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1419884122926 "|DE2_TV|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[2\] Sdram_Control_4Port.v(410) " "Inferred latch for \"rWR1_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(410)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1419884122926 "|DE2_TV|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[3\] Sdram_Control_4Port.v(410) " "Inferred latch for \"rWR1_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(410)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1419884122926 "|DE2_TV|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[4\] Sdram_Control_4Port.v(410) " "Inferred latch for \"rWR1_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(410)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1419884122926 "|DE2_TV|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[5\] Sdram_Control_4Port.v(410) " "Inferred latch for \"rWR1_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(410)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1419884122926 "|DE2_TV|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[6\] Sdram_Control_4Port.v(410) " "Inferred latch for \"rWR1_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(410)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1419884122926 "|DE2_TV|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[7\] Sdram_Control_4Port.v(410) " "Inferred latch for \"rWR1_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(410)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1419884122926 "|DE2_TV|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[8\] Sdram_Control_4Port.v(410) " "Inferred latch for \"rWR1_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(410)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1419884122926 "|DE2_TV|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[9\] Sdram_Control_4Port.v(410) " "Inferred latch for \"rWR1_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(410)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1419884122926 "|DE2_TV|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[10\] Sdram_Control_4Port.v(410) " "Inferred latch for \"rWR1_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(410)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1419884122926 "|DE2_TV|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[11\] Sdram_Control_4Port.v(410) " "Inferred latch for \"rWR1_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(410)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1419884122926 "|DE2_TV|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[12\] Sdram_Control_4Port.v(410) " "Inferred latch for \"rWR1_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(410)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1419884122926 "|DE2_TV|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[13\] Sdram_Control_4Port.v(410) " "Inferred latch for \"rWR1_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(410)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1419884122926 "|DE2_TV|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[14\] Sdram_Control_4Port.v(410) " "Inferred latch for \"rWR1_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(410)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1419884122926 "|DE2_TV|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[15\] Sdram_Control_4Port.v(410) " "Inferred latch for \"rWR1_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(410)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1419884122926 "|DE2_TV|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[16\] Sdram_Control_4Port.v(410) " "Inferred latch for \"rWR1_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(410)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1419884122926 "|DE2_TV|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[17\] Sdram_Control_4Port.v(410) " "Inferred latch for \"rWR1_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(410)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1419884122926 "|DE2_TV|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[18\] Sdram_Control_4Port.v(410) " "Inferred latch for \"rWR1_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(410)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1419884122926 "|DE2_TV|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[19\] Sdram_Control_4Port.v(410) " "Inferred latch for \"rWR1_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(410)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1419884122926 "|DE2_TV|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[20\] Sdram_Control_4Port.v(410) " "Inferred latch for \"rWR1_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(410)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1419884122926 "|DE2_TV|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[21\] Sdram_Control_4Port.v(410) " "Inferred latch for \"rWR1_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(410)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1419884122926 "|DE2_TV|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[22\] Sdram_Control_4Port.v(410) " "Inferred latch for \"rWR1_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(410)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1419884122926 "|DE2_TV|Sdram_Control_4Port:u6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_PLL Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1 " "Elaborating entity \"Sdram_PLL\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "sdram_pll1" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1419884122926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\"" {  } { { "Sdram_Control_4Port/Sdram_PLL.v" "altpll_component" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_PLL.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1419884122957 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component " "Elaborated megafunction instantiation \"Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\"" {  } { { "Sdram_Control_4Port/Sdram_PLL.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_PLL.v" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1419884122957 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component " "Instantiated megafunction \"Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884122957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884122957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 4 " "Parameter \"clk0_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884122957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884122957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884122957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884122957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 4 " "Parameter \"clk1_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884122957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -3000 " "Parameter \"clk1_phase_shift\" = \"-3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884122957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1350 " "Parameter \"clk2_divide_by\" = \"1350\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884122957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884122957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 931 " "Parameter \"clk2_multiply_by\" = \"931\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884122957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884122957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884122957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 37037 " "Parameter \"inclk0_input_frequency\" = \"37037\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884122957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884122957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884122957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884122957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884122957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884122957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884122957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884122957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884122957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884122957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884122957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884122957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884122957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884122957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884122957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884122957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884122957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884122957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884122957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884122957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884122957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884122957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884122957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884122957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884122957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884122957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884122957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884122957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884122957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884122957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884122957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884122957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884122957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884122957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884122957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884122957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884122957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884122957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884122957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884122957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884122957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884122957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884122957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884122957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884122957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884122957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884122957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884122957 ""}  } { { "Sdram_Control_4Port/Sdram_PLL.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_PLL.v" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1419884122957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_interface Sdram_Control_4Port:u6\|control_interface:control1 " "Elaborating entity \"control_interface\" for hierarchy \"Sdram_Control_4Port:u6\|control_interface:control1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "control1" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1419884122957 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(120) " "Verilog HDL assignment warning at control_interface.v(120): truncated value with size 32 to match size of target (16)" {  } { { "Sdram_Control_4Port/control_interface.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/control_interface.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1419884122973 "|DE2_TV|Sdram_Control_4Port:u6|control_interface:control1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(125) " "Verilog HDL assignment warning at control_interface.v(125): truncated value with size 32 to match size of target (16)" {  } { { "Sdram_Control_4Port/control_interface.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/control_interface.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1419884122973 "|DE2_TV|Sdram_Control_4Port:u6|control_interface:control1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(150) " "Verilog HDL assignment warning at control_interface.v(150): truncated value with size 32 to match size of target (16)" {  } { { "Sdram_Control_4Port/control_interface.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/control_interface.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1419884122973 "|DE2_TV|Sdram_Control_4Port:u6|control_interface:control1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "command Sdram_Control_4Port:u6\|command:command1 " "Elaborating entity \"command\" for hierarchy \"Sdram_Control_4Port:u6\|command:command1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "command1" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1419884122973 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe_shift command.v(239) " "Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable \"oe_shift\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/command.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/command.v" 239 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1419884122973 "|DE2_TV|Sdram_Control_4Port:u6|command:command1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe1 command.v(239) " "Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable \"oe1\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/command.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/command.v" 239 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1419884122973 "|DE2_TV|Sdram_Control_4Port:u6|command:command1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe2 command.v(239) " "Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable \"oe2\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/command.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/command.v" 239 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1419884122973 "|DE2_TV|Sdram_Control_4Port:u6|command:command1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdr_data_path Sdram_Control_4Port:u6\|sdr_data_path:data_path1 " "Elaborating entity \"sdr_data_path\" for hierarchy \"Sdram_Control_4Port:u6\|sdr_data_path:data_path1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "data_path1" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1419884122973 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 sdr_data_path.v(26) " "Verilog HDL assignment warning at sdr_data_path.v(26): truncated value with size 32 to match size of target (2)" {  } { { "Sdram_Control_4Port/sdr_data_path.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/sdr_data_path.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1419884122973 "|DE2_TV|Sdram_Control_4Port:u6|sdr_data_path:data_path1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_WR_FIFO Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1 " "Elaborating entity \"Sdram_WR_FIFO\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "write_fifo1" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1419884122973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\"" {  } { { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "dcfifo_component" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_WR_FIFO.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1419884123051 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\"" {  } { { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_WR_FIFO.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1419884123051 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Instantiated megafunction \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884123051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M4K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884123051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884123051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884123051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884123051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884123051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884123051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884123051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884123051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884123051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884123051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884123051 ""}  } { { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_WR_FIFO.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1419884123051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_iep1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_iep1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_iep1 " "Found entity 1: dcfifo_iep1" {  } { { "db/dcfifo_iep1.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/dcfifo_iep1.tdf" 46 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1419884123114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1419884123114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_iep1 Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_iep1:auto_generated " "Elaborating entity \"dcfifo_iep1\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_iep1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/12.0/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1419884123114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_kdb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_kdb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_kdb " "Found entity 1: a_gray2bin_kdb" {  } { { "db/a_gray2bin_kdb.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/a_gray2bin_kdb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1419884123129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1419884123129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_kdb Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_iep1:auto_generated\|a_gray2bin_kdb:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_kdb\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_iep1:auto_generated\|a_gray2bin_kdb:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_iep1.tdf" "rdptr_g_gray2bin" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/dcfifo_iep1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1419884123129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_o96.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_o96.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_o96 " "Found entity 1: a_graycounter_o96" {  } { { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/a_graycounter_o96.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1419884123176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1419884123176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_o96 Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_iep1:auto_generated\|a_graycounter_o96:rdptr_g1p " "Elaborating entity \"a_graycounter_o96\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_iep1:auto_generated\|a_graycounter_o96:rdptr_g1p\"" {  } { { "db/dcfifo_iep1.tdf" "rdptr_g1p" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/dcfifo_iep1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1419884123176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_fgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_fgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_fgc " "Found entity 1: a_graycounter_fgc" {  } { { "db/a_graycounter_fgc.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/a_graycounter_fgc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1419884123239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1419884123239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_fgc Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_iep1:auto_generated\|a_graycounter_fgc:wrptr_g1p " "Elaborating entity \"a_graycounter_fgc\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_iep1:auto_generated\|a_graycounter_fgc:wrptr_g1p\"" {  } { { "db/dcfifo_iep1.tdf" "wrptr_g1p" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/dcfifo_iep1.tdf" 66 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1419884123239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_egc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_egc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_egc " "Found entity 1: a_graycounter_egc" {  } { { "db/a_graycounter_egc.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/a_graycounter_egc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1419884123285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1419884123285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_egc Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_iep1:auto_generated\|a_graycounter_egc:wrptr_gp " "Elaborating entity \"a_graycounter_egc\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_iep1:auto_generated\|a_graycounter_egc:wrptr_gp\"" {  } { { "db/dcfifo_iep1.tdf" "wrptr_gp" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/dcfifo_iep1.tdf" 67 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1419884123285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h2c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h2c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h2c1 " "Found entity 1: altsyncram_h2c1" {  } { { "db/altsyncram_h2c1.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/altsyncram_h2c1.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1419884123348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1419884123348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_h2c1 Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_iep1:auto_generated\|altsyncram_h2c1:fifo_ram " "Elaborating entity \"altsyncram_h2c1\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_iep1:auto_generated\|altsyncram_h2c1:fifo_ram\"" {  } { { "db/dcfifo_iep1.tdf" "fifo_ram" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/dcfifo_iep1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1419884123348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_drg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_drg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_drg1 " "Found entity 1: altsyncram_drg1" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/altsyncram_drg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1419884123410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1419884123410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_drg1 Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_iep1:auto_generated\|altsyncram_h2c1:fifo_ram\|altsyncram_drg1:altsyncram14 " "Elaborating entity \"altsyncram_drg1\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_iep1:auto_generated\|altsyncram_h2c1:fifo_ram\|altsyncram_drg1:altsyncram14\"" {  } { { "db/altsyncram_h2c1.tdf" "altsyncram14" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/altsyncram_h2c1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1419884123410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ngh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ngh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ngh " "Found entity 1: dffpipe_ngh" {  } { { "db/dffpipe_ngh.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/dffpipe_ngh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1419884123426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1419884123426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ngh Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_iep1:auto_generated\|dffpipe_ngh:rdaclr " "Elaborating entity \"dffpipe_ngh\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_iep1:auto_generated\|dffpipe_ngh:rdaclr\"" {  } { { "db/dcfifo_iep1.tdf" "rdaclr" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/dcfifo_iep1.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1419884123426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_kec.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_kec.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_kec " "Found entity 1: dffpipe_kec" {  } { { "db/dffpipe_kec.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/dffpipe_kec.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1419884123426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1419884123426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_kec Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_iep1:auto_generated\|dffpipe_kec:rs_brp " "Elaborating entity \"dffpipe_kec\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_iep1:auto_generated\|dffpipe_kec:rs_brp\"" {  } { { "db/dcfifo_iep1.tdf" "rs_brp" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/dcfifo_iep1.tdf" 76 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1419884123442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_rdb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_rdb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_rdb " "Found entity 1: alt_synch_pipe_rdb" {  } { { "db/alt_synch_pipe_rdb.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/alt_synch_pipe_rdb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1419884123442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1419884123442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_rdb Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_iep1:auto_generated\|alt_synch_pipe_rdb:rs_dgwp " "Elaborating entity \"alt_synch_pipe_rdb\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_iep1:auto_generated\|alt_synch_pipe_rdb:rs_dgwp\"" {  } { { "db/dcfifo_iep1.tdf" "rs_dgwp" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/dcfifo_iep1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1419884123442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/dffpipe_pe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1419884123457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1419884123457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_iep1:auto_generated\|alt_synch_pipe_rdb:rs_dgwp\|dffpipe_pe9:dffpipe18 " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_iep1:auto_generated\|alt_synch_pipe_rdb:rs_dgwp\|dffpipe_pe9:dffpipe18\"" {  } { { "db/alt_synch_pipe_rdb.tdf" "dffpipe18" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/alt_synch_pipe_rdb.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1419884123457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_oe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_oe9 " "Found entity 1: dffpipe_oe9" {  } { { "db/dffpipe_oe9.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/dffpipe_oe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1419884123473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1419884123473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_oe9 Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_iep1:auto_generated\|dffpipe_oe9:ws_brp " "Elaborating entity \"dffpipe_oe9\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_iep1:auto_generated\|dffpipe_oe9:ws_brp\"" {  } { { "db/dcfifo_iep1.tdf" "ws_brp" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/dcfifo_iep1.tdf" 79 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1419884123473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_vd8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vd8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_vd8 " "Found entity 1: alt_synch_pipe_vd8" {  } { { "db/alt_synch_pipe_vd8.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/alt_synch_pipe_vd8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1419884123473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1419884123473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_vd8 Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_iep1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp " "Elaborating entity \"alt_synch_pipe_vd8\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_iep1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\"" {  } { { "db/dcfifo_iep1.tdf" "ws_dgrp" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/dcfifo_iep1.tdf" 81 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1419884123473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/dffpipe_qe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1419884123489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1419884123489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_iep1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_qe9:dffpipe22 " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_iep1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_qe9:dffpipe22\"" {  } { { "db/alt_synch_pipe_vd8.tdf" "dffpipe22" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/alt_synch_pipe_vd8.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1419884123489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_536.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_536.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_536 " "Found entity 1: cmpr_536" {  } { { "db/cmpr_536.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/cmpr_536.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1419884123551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1419884123551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_536 Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_iep1:auto_generated\|cmpr_536:rdempty_eq_comp " "Elaborating entity \"cmpr_536\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_iep1:auto_generated\|cmpr_536:rdempty_eq_comp\"" {  } { { "db/dcfifo_iep1.tdf" "rdempty_eq_comp" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/dcfifo_iep1.tdf" 88 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1419884123551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_RD_FIFO Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo1 " "Elaborating entity \"Sdram_RD_FIFO\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "read_fifo1" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1419884123629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "YUV422_to_444 YUV422_to_444:u7 " "Elaborating entity \"YUV422_to_444\" for hierarchy \"YUV422_to_444:u7\"" {  } { { "DE2_TV.v" "u7" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1419884123770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "YCbCr2RGB YCbCr2RGB:u8 " "Elaborating entity \"YCbCr2RGB\" for hierarchy \"YCbCr2RGB:u8\"" {  } { { "DE2_TV.v" "u8" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1419884123785 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 YCbCr2RGB.v(111) " "Verilog HDL assignment warning at YCbCr2RGB.v(111): truncated value with size 32 to match size of target (20)" {  } { { "YCbCr2RGB.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/YCbCr2RGB.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1419884123785 "|DE2_TV|YCbCr2RGB:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 YCbCr2RGB.v(112) " "Verilog HDL assignment warning at YCbCr2RGB.v(112): truncated value with size 32 to match size of target (20)" {  } { { "YCbCr2RGB.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/YCbCr2RGB.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1419884123785 "|DE2_TV|YCbCr2RGB:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 YCbCr2RGB.v(113) " "Verilog HDL assignment warning at YCbCr2RGB.v(113): truncated value with size 32 to match size of target (20)" {  } { { "YCbCr2RGB.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/YCbCr2RGB.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1419884123785 "|DE2_TV|YCbCr2RGB:u8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAC_3 YCbCr2RGB:u8\|MAC_3:u0 " "Elaborating entity \"MAC_3\" for hierarchy \"YCbCr2RGB:u8\|MAC_3:u0\"" {  } { { "YCbCr2RGB.v" "u0" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/YCbCr2RGB.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1419884123785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altmult_add YCbCr2RGB:u8\|MAC_3:u0\|altmult_add:ALTMULT_ADD_component " "Elaborating entity \"altmult_add\" for hierarchy \"YCbCr2RGB:u8\|MAC_3:u0\|altmult_add:ALTMULT_ADD_component\"" {  } { { "MAC_3.v" "ALTMULT_ADD_component" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/MAC_3.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1419884123817 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "YCbCr2RGB:u8\|MAC_3:u0\|altmult_add:ALTMULT_ADD_component " "Elaborated megafunction instantiation \"YCbCr2RGB:u8\|MAC_3:u0\|altmult_add:ALTMULT_ADD_component\"" {  } { { "MAC_3.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/MAC_3.v" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1419884123817 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "YCbCr2RGB:u8\|MAC_3:u0\|altmult_add:ALTMULT_ADD_component " "Instantiated megafunction \"YCbCr2RGB:u8\|MAC_3:u0\|altmult_add:ALTMULT_ADD_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884123832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884123832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884123832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 CLOCK0 " "Parameter \"addnsub_multiplier_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884123832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry AUTO " "Parameter \"dedicated_multiplier_circuitry\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884123832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 ACLR0 " "Parameter \"input_aclr_a0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884123832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 ACLR0 " "Parameter \"input_aclr_a1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884123832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 ACLR0 " "Parameter \"input_aclr_a2\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884123832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 ACLR0 " "Parameter \"input_aclr_b0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884123832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 ACLR0 " "Parameter \"input_aclr_b1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884123832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 ACLR0 " "Parameter \"input_aclr_b2\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884123832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 CLOCK0 " "Parameter \"input_register_a0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884123832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 CLOCK0 " "Parameter \"input_register_a1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884123832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 CLOCK0 " "Parameter \"input_register_a2\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884123832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 CLOCK0 " "Parameter \"input_register_b0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884123832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 CLOCK0 " "Parameter \"input_register_b1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884123832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 CLOCK0 " "Parameter \"input_register_b2\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884123832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884123832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884123832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 DATAA " "Parameter \"input_source_a2\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884123832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884123832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884123832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884123832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884123832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altmult_add " "Parameter \"lpm_type\" = \"altmult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884123832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884123832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884123832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 ACLR0 " "Parameter \"multiplier_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884123832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 ACLR0 " "Parameter \"multiplier_aclr2\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884123832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884123832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 CLOCK0 " "Parameter \"multiplier_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884123832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 CLOCK0 " "Parameter \"multiplier_register2\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884123832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 3 " "Parameter \"number_of_multipliers\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884123832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr ACLR0 " "Parameter \"output_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884123832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register CLOCK0 " "Parameter \"output_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884123832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884123832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884123832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884123832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884123832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b SIGNED " "Parameter \"representation_b\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884123832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a ACLR0 " "Parameter \"signed_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884123832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b ACLR0 " "Parameter \"signed_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884123832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884123832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884123832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884123832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884123832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a CLOCK0 " "Parameter \"signed_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884123832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b CLOCK0 " "Parameter \"signed_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884123832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884123832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 17 " "Parameter \"width_b\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884123832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 27 " "Parameter \"width_result\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884123832 ""}  } { { "MAC_3.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/MAC_3.v" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1419884123832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_add_4f74.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_add_4f74.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_add_4f74 " "Found entity 1: mult_add_4f74" {  } { { "db/mult_add_4f74.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/mult_add_4f74.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1419884123895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1419884123895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_4f74 YCbCr2RGB:u8\|MAC_3:u0\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated " "Elaborating entity \"mult_add_4f74\" for hierarchy \"YCbCr2RGB:u8\|MAC_3:u0\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\"" {  } { { "altmult_add.tdf" "auto_generated" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1419884123895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ded_mult_ob91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ded_mult_ob91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ded_mult_ob91 " "Found entity 1: ded_mult_ob91" {  } { { "db/ded_mult_ob91.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/ded_mult_ob91.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1419884123895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1419884123895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ded_mult_ob91 YCbCr2RGB:u8\|MAC_3:u0\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|ded_mult_ob91:ded_mult1 " "Elaborating entity \"ded_mult_ob91\" for hierarchy \"YCbCr2RGB:u8\|MAC_3:u0\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|ded_mult_ob91:ded_mult1\"" {  } { { "db/mult_add_4f74.tdf" "ded_mult1" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/mult_add_4f74.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1419884123895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_b3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_b3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_b3c " "Found entity 1: dffpipe_b3c" {  } { { "db/dffpipe_b3c.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/dffpipe_b3c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1419884123910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1419884123910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_b3c YCbCr2RGB:u8\|MAC_3:u0\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|ded_mult_ob91:ded_mult1\|dffpipe_b3c:pre_result " "Elaborating entity \"dffpipe_b3c\" for hierarchy \"YCbCr2RGB:u8\|MAC_3:u0\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|ded_mult_ob91:ded_mult1\|dffpipe_b3c:pre_result\"" {  } { { "db/ded_mult_ob91.tdf" "pre_result" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/ded_mult_ob91.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1419884123910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Ctrl VGA_Ctrl:u9 " "Elaborating entity \"VGA_Ctrl\" for hierarchy \"VGA_Ctrl:u9\"" {  } { { "DE2_TV.v" "u9" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1419884123989 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 VGA_Ctrl.v(67) " "Verilog HDL assignment warning at VGA_Ctrl.v(67): truncated value with size 32 to match size of target (22)" {  } { { "VGA_Ctrl.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/VGA_Ctrl.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1419884123989 "|DE2_TV|VGA_Ctrl:u9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_Ctrl.v(70) " "Verilog HDL assignment warning at VGA_Ctrl.v(70): truncated value with size 32 to match size of target (11)" {  } { { "VGA_Ctrl.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/VGA_Ctrl.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1419884123989 "|DE2_TV|VGA_Ctrl:u9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_Ctrl.v(71) " "Verilog HDL assignment warning at VGA_Ctrl.v(71): truncated value with size 32 to match size of target (11)" {  } { { "VGA_Ctrl.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/VGA_Ctrl.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1419884123989 "|DE2_TV|VGA_Ctrl:u9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Line_Buffer Line_Buffer:u10 " "Elaborating entity \"Line_Buffer\" for hierarchy \"Line_Buffer:u10\"" {  } { { "DE2_TV.v" "u10" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1419884124020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps Line_Buffer:u10\|altshift_taps:altshift_taps_component " "Elaborating entity \"altshift_taps\" for hierarchy \"Line_Buffer:u10\|altshift_taps:altshift_taps_component\"" {  } { { "Line_Buffer.v" "altshift_taps_component" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Line_Buffer.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1419884124036 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Line_Buffer:u10\|altshift_taps:altshift_taps_component " "Elaborated megafunction instantiation \"Line_Buffer:u10\|altshift_taps:altshift_taps_component\"" {  } { { "Line_Buffer.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Line_Buffer.v" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1419884124036 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Line_Buffer:u10\|altshift_taps:altshift_taps_component " "Instantiated megafunction \"Line_Buffer:u10\|altshift_taps:altshift_taps_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884124036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 1 " "Parameter \"number_of_taps\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884124036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 640 " "Parameter \"tap_distance\" = \"640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884124036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 16 " "Parameter \"width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1419884124036 ""}  } { { "Line_Buffer.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Line_Buffer.v" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1419884124036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_k0r.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_k0r.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_k0r " "Found entity 1: shift_taps_k0r" {  } { { "db/shift_taps_k0r.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/shift_taps_k0r.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1419884124098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1419884124098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_k0r Line_Buffer:u10\|altshift_taps:altshift_taps_component\|shift_taps_k0r:auto_generated " "Elaborating entity \"shift_taps_k0r\" for hierarchy \"Line_Buffer:u10\|altshift_taps:altshift_taps_component\|shift_taps_k0r:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1419884124098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q0c1 " "Found entity 1: altsyncram_q0c1" {  } { { "db/altsyncram_q0c1.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/altsyncram_q0c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1419884124161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1419884124161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q0c1 Line_Buffer:u10\|altshift_taps:altshift_taps_component\|shift_taps_k0r:auto_generated\|altsyncram_q0c1:altsyncram2 " "Elaborating entity \"altsyncram_q0c1\" for hierarchy \"Line_Buffer:u10\|altshift_taps:altshift_taps_component\|shift_taps_k0r:auto_generated\|altsyncram_q0c1:altsyncram2\"" {  } { { "db/shift_taps_k0r.tdf" "altsyncram2" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/shift_taps_k0r.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1419884124161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hpf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_hpf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hpf " "Found entity 1: cntr_hpf" {  } { { "db/cntr_hpf.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/cntr_hpf.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1419884124207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1419884124207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_hpf Line_Buffer:u10\|altshift_taps:altshift_taps_component\|shift_taps_k0r:auto_generated\|cntr_hpf:cntr1 " "Elaborating entity \"cntr_hpf\" for hierarchy \"Line_Buffer:u10\|altshift_taps:altshift_taps_component\|shift_taps_k0r:auto_generated\|cntr_hpf:cntr1\"" {  } { { "db/shift_taps_k0r.tdf" "cntr1" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/shift_taps_k0r.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1419884124207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ldc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ldc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ldc " "Found entity 1: cmpr_ldc" {  } { { "db/cmpr_ldc.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/cmpr_ldc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1419884124270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1419884124270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ldc Line_Buffer:u10\|altshift_taps:altshift_taps_component\|shift_taps_k0r:auto_generated\|cntr_hpf:cntr1\|cmpr_ldc:cmpr5 " "Elaborating entity \"cmpr_ldc\" for hierarchy \"Line_Buffer:u10\|altshift_taps:altshift_taps_component\|shift_taps_k0r:auto_generated\|cntr_hpf:cntr1\|cmpr_ldc:cmpr5\"" {  } { { "db/cntr_hpf.tdf" "cmpr5" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/cntr_hpf.tdf" 88 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1419884124270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_ela_trigger_flow_sel_kg31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_flow_sel_kg31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sld_ela_trigger_flow_sel_kg31 " "Found entity 1: sld_ela_trigger_flow_sel_kg31" {  } { { "db/sld_ela_trigger_flow_sel_kg31.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/sld_ela_trigger_flow_sel_kg31.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1419884125458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1419884125458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_reserved_de2_tv_auto_signaltap_0_flow_mgr_c90c.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_reserved_de2_tv_auto_signaltap_0_flow_mgr_c90c.v" { { "Info" "ISGN_ENTITY_NAME" "1 sld_reserved_DE2_TV_auto_signaltap_0_flow_mgr_c90c " "Found entity 1: sld_reserved_DE2_TV_auto_signaltap_0_flow_mgr_c90c" {  } { { "db/sld_reserved_de2_tv_auto_signaltap_0_flow_mgr_c90c.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/sld_reserved_de2_tv_auto_signaltap_0_flow_mgr_c90c.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1419884125474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1419884125474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4754.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4754.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4754 " "Found entity 1: altsyncram_4754" {  } { { "db/altsyncram_4754.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/altsyncram_4754.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1419884125677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1419884125677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sdq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sdq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sdq1 " "Found entity 1: altsyncram_sdq1" {  } { { "db/altsyncram_sdq1.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/altsyncram_sdq1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1419884125755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1419884125755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_opa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_opa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_opa " "Found entity 1: decode_opa" {  } { { "db/decode_opa.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/decode_opa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1419884125802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1419884125802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_2kb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_2kb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2kb " "Found entity 1: mux_2kb" {  } { { "db/mux_2kb.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/mux_2kb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1419884125880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1419884125880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_coc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_coc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_coc " "Found entity 1: mux_coc" {  } { { "db/mux_coc.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/mux_coc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1419884125989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1419884125989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rqf " "Found entity 1: decode_rqf" {  } { { "db/decode_rqf.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/decode_rqf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1419884126067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1419884126067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_48j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_48j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_48j " "Found entity 1: cntr_48j" {  } { { "db/cntr_48j.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/cntr_48j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1419884126161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1419884126161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0ci.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0ci.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0ci " "Found entity 1: cntr_0ci" {  } { { "db/cntr_0ci.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/cntr_0ci.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1419884126239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1419884126239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_acc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_acc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_acc " "Found entity 1: cmpr_acc" {  } { { "db/cmpr_acc.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/cmpr_acc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1419884126302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1419884126302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gui " "Found entity 1: cntr_gui" {  } { { "db/cntr_gui.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/cntr_gui.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1419884126364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1419884126364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5cc " "Found entity 1: cmpr_5cc" {  } { { "db/cmpr_5cc.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/cmpr_5cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1419884126411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1419884126411 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "" 0 -1 1419884126505 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "80 " "Ignored 80 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "80 " "Ignored 80 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 -1 1419884126911 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1 1419884126911 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "I2C_AV_Config:u1\|Ram0 " "RAM logic \"I2C_AV_Config:u1\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "I2C_AV_Config.v" "Ram0" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/I2C_AV_Config.v" 117 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1 1419884127192 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1 1419884127192 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "13 " "13 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1 1419884128796 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[0\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[0\]\" and its non-tri-state driver." {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 301 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[1\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[1\]\" and its non-tri-state driver." {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 301 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[2\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[2\]\" and its non-tri-state driver." {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 301 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[3\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[3\]\" and its non-tri-state driver." {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 301 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[4\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[4\]\" and its non-tri-state driver." {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 301 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1419884128890 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "" 0 -1 1419884128890 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[0\] " "Bidir \"FL_DQ\[0\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 217 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[1\] " "Bidir \"FL_DQ\[1\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 217 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[2\] " "Bidir \"FL_DQ\[2\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 217 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[3\] " "Bidir \"FL_DQ\[3\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 217 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[4\] " "Bidir \"FL_DQ\[4\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 217 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[5\] " "Bidir \"FL_DQ\[5\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 217 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[6\] " "Bidir \"FL_DQ\[6\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 217 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[7\] " "Bidir \"FL_DQ\[7\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 217 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[0\] " "Bidir \"SRAM_DQ\[0\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 224 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[1\] " "Bidir \"SRAM_DQ\[1\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 224 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[2\] " "Bidir \"SRAM_DQ\[2\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 224 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[3\] " "Bidir \"SRAM_DQ\[3\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 224 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[4\] " "Bidir \"SRAM_DQ\[4\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 224 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[5\] " "Bidir \"SRAM_DQ\[5\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 224 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[6\] " "Bidir \"SRAM_DQ\[6\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 224 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[7\] " "Bidir \"SRAM_DQ\[7\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 224 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[8\] " "Bidir \"SRAM_DQ\[8\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 224 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[9\] " "Bidir \"SRAM_DQ\[9\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 224 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[10\] " "Bidir \"SRAM_DQ\[10\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 224 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[11\] " "Bidir \"SRAM_DQ\[11\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 224 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[12\] " "Bidir \"SRAM_DQ\[12\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 224 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[13\] " "Bidir \"SRAM_DQ\[13\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 224 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[14\] " "Bidir \"SRAM_DQ\[14\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 224 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[15\] " "Bidir \"SRAM_DQ\[15\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 224 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[0\] " "Bidir \"OTG_DATA\[0\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 232 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[1\] " "Bidir \"OTG_DATA\[1\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 232 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[2\] " "Bidir \"OTG_DATA\[2\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 232 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[3\] " "Bidir \"OTG_DATA\[3\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 232 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[4\] " "Bidir \"OTG_DATA\[4\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 232 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[5\] " "Bidir \"OTG_DATA\[5\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 232 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[6\] " "Bidir \"OTG_DATA\[6\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 232 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[7\] " "Bidir \"OTG_DATA\[7\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 232 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[8\] " "Bidir \"OTG_DATA\[8\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 232 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[9\] " "Bidir \"OTG_DATA\[9\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 232 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[10\] " "Bidir \"OTG_DATA\[10\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 232 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[11\] " "Bidir \"OTG_DATA\[11\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 232 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[12\] " "Bidir \"OTG_DATA\[12\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 232 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[13\] " "Bidir \"OTG_DATA\[13\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 232 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[14\] " "Bidir \"OTG_DATA\[14\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 232 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[15\] " "Bidir \"OTG_DATA\[15\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 232 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[0\] " "Bidir \"LCD_DATA\[0\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 247 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[1\] " "Bidir \"LCD_DATA\[1\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 247 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[2\] " "Bidir \"LCD_DATA\[2\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 247 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[3\] " "Bidir \"LCD_DATA\[3\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 247 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[4\] " "Bidir \"LCD_DATA\[4\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 247 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[5\] " "Bidir \"LCD_DATA\[5\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 247 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[6\] " "Bidir \"LCD_DATA\[6\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 247 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[7\] " "Bidir \"LCD_DATA\[7\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 247 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT " "Bidir \"SD_DAT\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 254 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT3 " "Bidir \"SD_DAT3\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 255 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_CMD " "Bidir \"SD_CMD\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 256 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[0\] " "Bidir \"ENET_DATA\[0\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 279 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[1\] " "Bidir \"ENET_DATA\[1\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 279 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[2\] " "Bidir \"ENET_DATA\[2\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 279 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[3\] " "Bidir \"ENET_DATA\[3\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 279 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[4\] " "Bidir \"ENET_DATA\[4\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 279 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[5\] " "Bidir \"ENET_DATA\[5\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 279 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[6\] " "Bidir \"ENET_DATA\[6\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 279 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[7\] " "Bidir \"ENET_DATA\[7\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 279 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[8\] " "Bidir \"ENET_DATA\[8\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 279 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[9\] " "Bidir \"ENET_DATA\[9\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 279 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[10\] " "Bidir \"ENET_DATA\[10\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 279 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[11\] " "Bidir \"ENET_DATA\[11\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 279 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[12\] " "Bidir \"ENET_DATA\[12\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 279 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[13\] " "Bidir \"ENET_DATA\[13\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 279 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[14\] " "Bidir \"ENET_DATA\[14\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 279 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[15\] " "Bidir \"ENET_DATA\[15\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 279 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "Bidir \"AUD_ADCLRCK\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 288 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "Bidir \"AUD_DACLRCK\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 290 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "Bidir \"AUD_BCLK\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 292 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "Bidir \"GPIO_0\[6\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 301 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "Bidir \"GPIO_0\[7\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 301 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "Bidir \"GPIO_0\[8\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 301 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "Bidir \"GPIO_0\[9\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 301 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "Bidir \"GPIO_0\[10\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 301 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "Bidir \"GPIO_0\[11\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 301 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "Bidir \"GPIO_0\[12\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 301 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "Bidir \"GPIO_0\[13\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 301 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "Bidir \"GPIO_0\[14\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 301 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "Bidir \"GPIO_0\[15\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 301 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "Bidir \"GPIO_0\[16\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 301 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "Bidir \"GPIO_0\[17\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 301 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "Bidir \"GPIO_0\[18\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 301 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "Bidir \"GPIO_0\[19\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 301 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "Bidir \"GPIO_0\[20\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 301 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "Bidir \"GPIO_0\[21\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 301 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "Bidir \"GPIO_0\[22\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 301 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "Bidir \"GPIO_0\[23\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 301 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "Bidir \"GPIO_0\[24\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 301 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "Bidir \"GPIO_0\[25\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 301 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "Bidir \"GPIO_0\[26\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 301 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "Bidir \"GPIO_0\[27\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 301 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "Bidir \"GPIO_0\[28\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 301 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "Bidir \"GPIO_0\[29\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 301 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "Bidir \"GPIO_0\[30\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 301 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "Bidir \"GPIO_0\[31\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 301 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "Bidir \"GPIO_0\[32\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 301 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "Bidir \"GPIO_0\[33\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 301 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "Bidir \"GPIO_0\[34\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 301 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[35\] " "Bidir \"GPIO_0\[35\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 301 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "Bidir \"GPIO_1\[0\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "Bidir \"GPIO_1\[1\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "Bidir \"GPIO_1\[2\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "Bidir \"GPIO_1\[3\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "Bidir \"GPIO_1\[4\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "Bidir \"GPIO_1\[5\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "Bidir \"GPIO_1\[6\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "Bidir \"GPIO_1\[7\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "Bidir \"GPIO_1\[8\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "Bidir \"GPIO_1\[9\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "Bidir \"GPIO_1\[10\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "Bidir \"GPIO_1\[11\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "Bidir \"GPIO_1\[12\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "Bidir \"GPIO_1\[13\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "Bidir \"GPIO_1\[14\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "Bidir \"GPIO_1\[15\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "Bidir \"GPIO_1\[16\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "Bidir \"GPIO_1\[17\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "Bidir \"GPIO_1\[18\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "Bidir \"GPIO_1\[19\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "Bidir \"GPIO_1\[20\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "Bidir \"GPIO_1\[21\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "Bidir \"GPIO_1\[22\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "Bidir \"GPIO_1\[23\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "Bidir \"GPIO_1\[24\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "Bidir \"GPIO_1\[25\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "Bidir \"GPIO_1\[26\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "Bidir \"GPIO_1\[27\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "Bidir \"GPIO_1\[28\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "Bidir \"GPIO_1\[29\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "Bidir \"GPIO_1\[30\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "Bidir \"GPIO_1\[31\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "Bidir \"GPIO_1\[32\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "Bidir \"GPIO_1\[33\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[34\] " "Bidir \"GPIO_1\[34\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[35\] " "Bidir \"GPIO_1\[35\]\" has no driver" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1419884128890 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "" 0 -1 1419884128890 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[5\] GND pin " "The pin \"GPIO_0\[5\]\" is fed by GND" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 301 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1 1419884128906 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "" 0 -1 1419884128906 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "I2C_Controller.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/I2C_Controller.v" 72 -1 0 } } { "VGA_Ctrl.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/VGA_Ctrl.v" 33 -1 0 } } { "VGA_Ctrl.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/VGA_Ctrl.v" 34 -1 0 } } { "I2C_Controller.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/I2C_Controller.v" 63 -1 0 } } { "I2C_Controller.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/I2C_Controller.v" 68 -1 0 } } { "db/alt_u_div_p1g.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/alt_u_div_p1g.tdf" 38 16 0 } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/a_graycounter_o96.tdf" 37 2 0 } } { "db/a_graycounter_egc.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/a_graycounter_egc.tdf" 37 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1419884128969 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1419884128969 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[0\]~synth " "Node \"GPIO_0\[0\]~synth\"" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 301 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1419884129536 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[1\]~synth " "Node \"GPIO_0\[1\]~synth\"" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 301 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1419884129536 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[2\]~synth " "Node \"GPIO_0\[2\]~synth\"" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 301 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1419884129536 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[3\]~synth " "Node \"GPIO_0\[3\]~synth\"" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 301 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1419884129536 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[4\]~synth " "Node \"GPIO_0\[4\]~synth\"" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 301 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1419884129536 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "" 0 -1 1419884129536 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 190 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1419884129536 "|DE2_TV|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 191 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1419884129536 "|DE2_TV|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 191 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1419884129536 "|DE2_TV|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 191 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1419884129536 "|DE2_TV|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 191 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1419884129536 "|DE2_TV|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 191 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1419884129536 "|DE2_TV|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 191 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1419884129536 "|DE2_TV|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 191 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1419884129536 "|DE2_TV|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 192 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1419884129536 "|DE2_TV|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 192 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1419884129536 "|DE2_TV|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 192 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1419884129536 "|DE2_TV|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 192 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1419884129536 "|DE2_TV|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 192 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1419884129536 "|DE2_TV|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 192 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1419884129536 "|DE2_TV|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] VCC " "Pin \"HEX6\[6\]\" is stuck at VCC" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 192 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1419884129536 "|DE2_TV|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1419884129536 "|DE2_TV|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1419884129536 "|DE2_TV|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1419884129536 "|DE2_TV|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1419884129536 "|DE2_TV|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1419884129536 "|DE2_TV|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1419884129536 "|DE2_TV|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] VCC " "Pin \"HEX7\[6\]\" is stuck at VCC" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1419884129536 "|DE2_TV|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_RED\[10\] GND " "Pin \"LED_RED\[10\]\" is stuck at GND" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1419884129536 "|DE2_TV|LED_RED[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_RED\[11\] GND " "Pin \"LED_RED\[11\]\" is stuck at GND" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1419884129536 "|DE2_TV|LED_RED[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_RED\[12\] GND " "Pin \"LED_RED\[12\]\" is stuck at GND" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1419884129536 "|DE2_TV|LED_RED[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_RED\[13\] GND " "Pin \"LED_RED\[13\]\" is stuck at GND" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1419884129536 "|DE2_TV|LED_RED[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TXD GND " "Pin \"UART_TXD\" is stuck at GND" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 198 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1419884129536 "|DE2_TV|UART_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRDA_TXD GND " "Pin \"IRDA_TXD\" is stuck at GND" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 201 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1419884129536 "|DE2_TV|IRDA_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 215 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1419884129536 "|DE2_TV|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[0\] GND " "Pin \"FL_ADDR\[0\]\" is stuck at GND" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1419884129536 "|DE2_TV|FL_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[1\] GND " "Pin \"FL_ADDR\[1\]\" is stuck at GND" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1419884129536 "|DE2_TV|FL_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[2\] GND " "Pin \"FL_ADDR\[2\]\" is stuck at GND" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1419884129536 "|DE2_TV|FL_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[3\] GND " "Pin \"FL_ADDR\[3\]\" is stuck at GND" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1419884129536 "|DE2_TV|FL_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[4\] GND " "Pin \"FL_ADDR\[4\]\" is stuck at GND" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1419884129536 "|DE2_TV|FL_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[5\] GND " "Pin \"FL_ADDR\[5\]\" is stuck at GND" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1419884129536 "|DE2_TV|FL_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[6\] GND " "Pin \"FL_ADDR\[6\]\" is stuck at GND" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1419884129536 "|DE2_TV|FL_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[7\] GND " "Pin \"FL_ADDR\[7\]\" is stuck at GND" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1419884129536 "|DE2_TV|FL_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[8\] GND " "Pin \"FL_ADDR\[8\]\" is stuck at GND" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1419884129536 "|DE2_TV|FL_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[9\] GND " "Pin \"FL_ADDR\[9\]\" is stuck at GND" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1419884129536 "|DE2_TV|FL_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[10\] GND " "Pin \"FL_ADDR\[10\]\" is stuck at GND" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1419884129536 "|DE2_TV|FL_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[11\] GND " "Pin \"FL_ADDR\[11\]\" is stuck at GND" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1419884129536 "|DE2_TV|FL_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[12\] GND " "Pin \"FL_ADDR\[12\]\" is stuck at GND" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1419884129536 "|DE2_TV|FL_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[13\] GND " "Pin \"FL_ADDR\[13\]\" is stuck at GND" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1419884129536 "|DE2_TV|FL_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[14\] GND " "Pin \"FL_ADDR\[14\]\" is stuck at GND" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1419884129536 "|DE2_TV|FL_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[15\] GND " "Pin \"FL_ADDR\[15\]\" is stuck at GND" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1419884129536 "|DE2_TV|FL_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[16\] GND " "Pin \"FL_ADDR\[16\]\" is stuck at GND" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1419884129536 "|DE2_TV|FL_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[17\] GND " "Pin \"FL_ADDR\[17\]\" is stuck at GND" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1419884129536 "|DE2_TV|FL_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[18\] GND " "Pin \"FL_ADDR\[18\]\" is stuck at GND" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1419884129536 "|DE2_TV|FL_ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[19\] GND " "Pin \"FL_ADDR\[19\]\" is stuck at GND" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1419884129536 "|DE2_TV|FL_ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[20\] GND " "Pin \"FL_ADDR\[20\]\" is stuck at GND" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1419884129536 "|DE2_TV|FL_ADDR[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[21\] GND " "Pin \"FL_ADDR\[21\]\" is stuck at GND" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1419884129536 "|DE2_TV|FL_ADDR[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WE_N GND " "Pin \"FL_WE_N\" is stuck at GND" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1419884129536 "|DE2_TV|FL_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_RST_N GND " "Pin \"FL_RST_N\" is stuck at GND" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 220 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1419884129536 "|DE2_TV|FL_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_OE_N GND " "Pin \"FL_OE_N\" is stuck at GND" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 221 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1419884129536 "|DE2_TV|FL_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_CE_N GND " "Pin \"FL_CE_N\" is stuck at GND" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 222 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1419884129536 "|DE2_TV|FL_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[0\] GND " "Pin \"SRAM_ADDR\[0\]\" is stuck at GND" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 225 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1419884129536 "|DE2_TV|SRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[1\] GND " "Pin \"SRAM_ADDR\[1\]\" is stuck at GND" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 225 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1419884129536 "|DE2_TV|SRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[2\] GND " "Pin \"SRAM_ADDR\[2\]\" is stuck at GND" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 225 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1419884129536 "|DE2_TV|SRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[3\] GND " "Pin \"SRAM_ADDR\[3\]\" is stuck at GND" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 225 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1419884129536 "|DE2_TV|SRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[4\] GND " "Pin \"SRAM_ADDR\[4\]\" is stuck at GND" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 225 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1419884129536 "|DE2_TV|SRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[5\] GND " "Pin \"SRAM_ADDR\[5\]\" is stuck at GND" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 225 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1419884129536 "|DE2_TV|SRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[6\] GND " "Pin \"SRAM_ADDR\[6\]\" is stuck at GND" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 225 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1419884129536 "|DE2_TV|SRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[7\] GND " "Pin \"SRAM_ADDR\[7\]\" is stuck at GND" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 225 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1419884129536 "|DE2_TV|SRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[8\] GND " "Pin \"SRAM_ADDR\[8\]\" is stuck at GND" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 225 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1419884129536 "|DE2_TV|SRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[9\] GND " "Pin \"SRAM_ADDR\[9\]\" is stuck at GND" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 225 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1419884129536 "|DE2_TV|SRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[10\] GND " "Pin \"SRAM_ADDR\[10\]\" is stuck at GND" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 225 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1419884129536 "|DE2_TV|SRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[11\] GND " "Pin \"SRAM_ADDR\[11\]\" is stuck at GND" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 225 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1419884129536 "|DE2_TV|SRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[12\] GND " "Pin \"SRAM_ADDR\[12\]\" is stuck at GND" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 225 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1419884129536 "|DE2_TV|SRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[13\] GND " "Pin \"SRAM_ADDR\[13\]\" is stuck at GND" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 225 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1419884129536 "|DE2_TV|SRAM_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[14\] GND " "Pin \"SRAM_ADDR\[14\]\" is stuck at GND" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 225 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1419884129536 "|DE2_TV|SRAM_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[15\] GND " "Pin \"SRAM_ADDR\[15\]\" is stuck at GND" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 225 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1419884129536 "|DE2_TV|SRAM_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[16\] GND " "Pin \"SRAM_ADDR\[16\]\" is stuck at GND" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 225 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1419884129536 "|DE2_TV|SRAM_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[17\] GND " "Pin \"SRAM_ADDR\[17\]\" is stuck at GND" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 225 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1419884129536 "|DE2_TV|SRAM_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_UB_N GND " "Pin \"SRAM_UB_N\" is stuck at GND" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1419884129536 "|DE2_TV|SRAM_UB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB_N GND " "Pin \"SRAM_LB_N\" is stuck at GND" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 227 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1419884129536 "|DE2_TV|SRAM_LB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_WE_N GND " "Pin \"SRAM_WE_N\" is stuck at GND" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 228 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1419884129536 "|DE2_TV|SRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N GND " "Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 229 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1419884129536 "|DE2_TV|SRAM_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_OE_N GND " "Pin \"SRAM_OE_N\" is stuck at GND" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 230 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1419884129536 "|DE2_TV|SRAM_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_ADDR\[0\] GND " "Pin \"OTG_ADDR\[0\]\" is stuck at GND" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 233 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1419884129536 "|DE2_TV|OTG_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_ADDR\[1\] GND " "Pin \"OTG_ADDR\[1\]\" is stuck at GND" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 233 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1419884129536 "|DE2_TV|OTG_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_CS_N GND " "Pin \"OTG_CS_N\" is stuck at GND" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 234 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1419884129536 "|DE2_TV|OTG_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_RD_N GND " "Pin \"OTG_RD_N\" is stuck at GND" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 235 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1419884129536 "|DE2_TV|OTG_RD_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_WR_N GND " "Pin \"OTG_WR_N\" is stuck at GND" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 236 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1419884129536 "|DE2_TV|OTG_WR_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_RST_N GND " "Pin \"OTG_RST_N\" is stuck at GND" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 237 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1419884129536 "|DE2_TV|OTG_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_FSPEED GND " "Pin \"OTG_FSPEED\" is stuck at GND" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 238 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1419884129536 "|DE2_TV|OTG_FSPEED"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_LSPEED GND " "Pin \"OTG_LSPEED\" is stuck at GND" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 239 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1419884129536 "|DE2_TV|OTG_LSPEED"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_DACK0_N GND " "Pin \"OTG_DACK0_N\" is stuck at GND" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 244 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1419884129536 "|DE2_TV|OTG_DACK0_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_DACK1_N GND " "Pin \"OTG_DACK1_N\" is stuck at GND" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 245 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1419884129536 "|DE2_TV|OTG_DACK1_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON GND " "Pin \"LCD_ON\" is stuck at GND" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 248 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1419884129536 "|DE2_TV|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON GND " "Pin \"LCD_BLON\" is stuck at GND" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 249 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1419884129536 "|DE2_TV|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 250 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1419884129536 "|DE2_TV|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_EN GND " "Pin \"LCD_EN\" is stuck at GND" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 251 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1419884129536 "|DE2_TV|LCD_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RS GND " "Pin \"LCD_RS\" is stuck at GND" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 252 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1419884129536 "|DE2_TV|LCD_RS"} { "Warning" "WMLS_MLS_STUCK_PIN" "SD_CLK GND " "Pin \"SD_CLK\" is stuck at GND" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 257 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1419884129536 "|DE2_TV|SD_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "TDO GND " "Pin \"TDO\" is stuck at GND" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 268 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1419884129536 "|DE2_TV|TDO"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC VCC " "Pin \"VGA_SYNC\" is stuck at VCC" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 274 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1419884129536 "|DE2_TV|VGA_SYNC"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_CMD GND " "Pin \"ENET_CMD\" is stuck at GND" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 280 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1419884129536 "|DE2_TV|ENET_CMD"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_CS_N GND " "Pin \"ENET_CS_N\" is stuck at GND" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 281 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1419884129536 "|DE2_TV|ENET_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_WR_N GND " "Pin \"ENET_WR_N\" is stuck at GND" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 282 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1419884129536 "|DE2_TV|ENET_WR_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_RD_N GND " "Pin \"ENET_RD_N\" is stuck at GND" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 283 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1419884129536 "|DE2_TV|ENET_RD_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_RST_N GND " "Pin \"ENET_RST_N\" is stuck at GND" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 284 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1419884129536 "|DE2_TV|ENET_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_CLK GND " "Pin \"ENET_CLK\" is stuck at GND" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 286 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1419884129536 "|DE2_TV|ENET_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 291 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1419884129536 "|DE2_TV|AUD_DACDAT"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1419884129536 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "29 " "29 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1419884130771 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 350 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1419884130880 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1419884130896 ""}
{ "Critical Warning" "WIDU_QIC_OFF_NOT_SUPPORTED" "" "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." {  } {  } 1 138069 "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." 0 0 "" 0 -1 1419884132068 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 5 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 5 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "" 0 -1 1419884132459 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1419884132537 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1419884132537 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_iep1:auto_generated\|altsyncram_h2c1:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a0 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_iep1:auto_generated\|altsyncram_h2c1:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a0\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_h2c1.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/altsyncram_h2c1.tdf" 40 0 0 } } { "db/dcfifo_iep1.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/dcfifo_iep1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_WR_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 277 0 0 } } { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 413 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1 1419884132703 "|DE2_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_iep1:auto_generated\|altsyncram_h2c1:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a1 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_iep1:auto_generated\|altsyncram_h2c1:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a1\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_h2c1.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/altsyncram_h2c1.tdf" 40 0 0 } } { "db/dcfifo_iep1.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/dcfifo_iep1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_WR_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 277 0 0 } } { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 413 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1 1419884132703 "|DE2_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_iep1:auto_generated\|altsyncram_h2c1:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a2 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_iep1:auto_generated\|altsyncram_h2c1:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a2\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_h2c1.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/altsyncram_h2c1.tdf" 40 0 0 } } { "db/dcfifo_iep1.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/dcfifo_iep1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_WR_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 277 0 0 } } { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 413 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1 1419884132703 "|DE2_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_iep1:auto_generated\|altsyncram_h2c1:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a3 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_iep1:auto_generated\|altsyncram_h2c1:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a3\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_h2c1.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/altsyncram_h2c1.tdf" 40 0 0 } } { "db/dcfifo_iep1.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/dcfifo_iep1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_WR_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 277 0 0 } } { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 413 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1 1419884132703 "|DE2_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_iep1:auto_generated\|altsyncram_h2c1:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a4 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_iep1:auto_generated\|altsyncram_h2c1:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a4\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_h2c1.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/altsyncram_h2c1.tdf" 40 0 0 } } { "db/dcfifo_iep1.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/dcfifo_iep1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_WR_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 277 0 0 } } { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 413 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1 1419884132703 "|DE2_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_iep1:auto_generated\|altsyncram_h2c1:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a5 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_iep1:auto_generated\|altsyncram_h2c1:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a5\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_h2c1.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/altsyncram_h2c1.tdf" 40 0 0 } } { "db/dcfifo_iep1.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/dcfifo_iep1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_WR_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 277 0 0 } } { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 413 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1 1419884132703 "|DE2_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_iep1:auto_generated\|altsyncram_h2c1:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a6 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_iep1:auto_generated\|altsyncram_h2c1:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a6\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_h2c1.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/altsyncram_h2c1.tdf" 40 0 0 } } { "db/dcfifo_iep1.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/dcfifo_iep1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_WR_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 277 0 0 } } { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 413 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1 1419884132703 "|DE2_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_iep1:auto_generated\|altsyncram_h2c1:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a7 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_iep1:auto_generated\|altsyncram_h2c1:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a7\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_h2c1.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/altsyncram_h2c1.tdf" 40 0 0 } } { "db/dcfifo_iep1.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/dcfifo_iep1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_WR_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 277 0 0 } } { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 413 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1 1419884132703 "|DE2_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_iep1:auto_generated\|altsyncram_h2c1:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a8 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_iep1:auto_generated\|altsyncram_h2c1:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a8\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_h2c1.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/altsyncram_h2c1.tdf" 40 0 0 } } { "db/dcfifo_iep1.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/dcfifo_iep1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_WR_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 277 0 0 } } { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 413 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1 1419884132703 "|DE2_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_iep1:auto_generated\|altsyncram_h2c1:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a9 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_iep1:auto_generated\|altsyncram_h2c1:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a9\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_h2c1.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/altsyncram_h2c1.tdf" 40 0 0 } } { "db/dcfifo_iep1.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/dcfifo_iep1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_WR_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 277 0 0 } } { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 413 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1 1419884132703 "|DE2_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_iep1:auto_generated\|altsyncram_h2c1:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a10 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_iep1:auto_generated\|altsyncram_h2c1:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a10\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_h2c1.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/altsyncram_h2c1.tdf" 40 0 0 } } { "db/dcfifo_iep1.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/dcfifo_iep1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_WR_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 277 0 0 } } { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 413 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1 1419884132703 "|DE2_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_iep1:auto_generated\|altsyncram_h2c1:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a11 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_iep1:auto_generated\|altsyncram_h2c1:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a11\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_h2c1.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/altsyncram_h2c1.tdf" 40 0 0 } } { "db/dcfifo_iep1.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/dcfifo_iep1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_WR_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 277 0 0 } } { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 413 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1 1419884132703 "|DE2_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_iep1:auto_generated\|altsyncram_h2c1:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a12 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_iep1:auto_generated\|altsyncram_h2c1:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a12\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_h2c1.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/altsyncram_h2c1.tdf" 40 0 0 } } { "db/dcfifo_iep1.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/dcfifo_iep1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_WR_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 277 0 0 } } { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 413 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1 1419884132703 "|DE2_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_iep1:auto_generated\|altsyncram_h2c1:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a13 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_iep1:auto_generated\|altsyncram_h2c1:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a13\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_h2c1.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/altsyncram_h2c1.tdf" 40 0 0 } } { "db/dcfifo_iep1.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/dcfifo_iep1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_WR_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 277 0 0 } } { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 413 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1 1419884132703 "|DE2_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_iep1:auto_generated\|altsyncram_h2c1:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a14 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_iep1:auto_generated\|altsyncram_h2c1:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a14\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_h2c1.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/altsyncram_h2c1.tdf" 40 0 0 } } { "db/dcfifo_iep1.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/dcfifo_iep1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_WR_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 277 0 0 } } { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 413 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1 1419884132703 "|DE2_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_iep1:auto_generated\|altsyncram_h2c1:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a15 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_iep1:auto_generated\|altsyncram_h2c1:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a15\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_h2c1.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/altsyncram_h2c1.tdf" 40 0 0 } } { "db/dcfifo_iep1.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/dcfifo_iep1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_WR_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 277 0 0 } } { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 413 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1 1419884132703 "|DE2_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15"}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EXT_CLOCK " "No output dependent on input pin \"EXT_CLOCK\"" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 180 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1419884132967 "|DE2_TV|EXT_CLOCK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 182 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1419884132967 "|DE2_TV|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 182 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1419884132967 "|DE2_TV|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RXD " "No output dependent on input pin \"UART_RXD\"" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 199 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1419884132967 "|DE2_TV|UART_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 202 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1419884132967 "|DE2_TV|IRDA_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT0 " "No output dependent on input pin \"OTG_INT0\"" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 240 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1419884132967 "|DE2_TV|OTG_INT0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT1 " "No output dependent on input pin \"OTG_INT1\"" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 241 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1419884132967 "|DE2_TV|OTG_INT1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_DREQ0 " "No output dependent on input pin \"OTG_DREQ0\"" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 242 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1419884132967 "|DE2_TV|OTG_DREQ0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_DREQ1 " "No output dependent on input pin \"OTG_DREQ1\"" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 243 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1419884132967 "|DE2_TV|OTG_DREQ1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TDI " "No output dependent on input pin \"TDI\"" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 265 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1419884132967 "|DE2_TV|TDI"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TCK " "No output dependent on input pin \"TCK\"" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 266 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1419884132967 "|DE2_TV|TCK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TCS " "No output dependent on input pin \"TCS\"" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 267 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1419884132967 "|DE2_TV|TCS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PS2_DAT " "No output dependent on input pin \"PS2_DAT\"" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 262 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1419884132967 "|DE2_TV|PS2_DAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PS2_CLK " "No output dependent on input pin \"PS2_CLK\"" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 263 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1419884132967 "|DE2_TV|PS2_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET_INT " "No output dependent on input pin \"ENET_INT\"" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 285 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1419884132967 "|DE2_TV|ENET_INT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "DE2_TV.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v" 289 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1419884132967 "|DE2_TV|AUD_ADCDAT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1419884132967 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3082 " "Implemented 3082 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "52 " "Implemented 52 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1419884132967 ""} { "Info" "ICUT_CUT_TM_OPINS" "219 " "Implemented 219 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1419884132967 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "159 " "Implemented 159 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1 1419884132967 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2472 " "Implemented 2472 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1419884132967 ""} { "Info" "ICUT_CUT_TM_RAMS" "160 " "Implemented 160 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1419884132967 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "" 0 -1 1419884132967 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "18 " "Implemented 18 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "" 0 -1 1419884132967 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1419884132967 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 367 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 367 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "534 " "Peak virtual memory: 534 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1419884133030 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 30 04:15:33 2014 " "Processing ended: Tue Dec 30 04:15:33 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1419884133030 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1419884133030 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1419884133030 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1419884133030 ""}
