0.6
2019.2
Nov  6 2019
21:57:16
C:/Vivado_works/Second_Term/OCC_CPU/OCC_CPU.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Vivado_works/Second_Term/OCC_CPU/OCC_CPU.srcs/sim_1/new/test_regFile.sv,1646643261,systemVerilog,,,,test_regFile,,,,,,,,
C:/Vivado_works/Second_Term/OCC_CPU/OCC_CPU.srcs/sim_1/new/testbench.sv,1647620953,systemVerilog,,,,testbench,,,,,,,,
C:/Vivado_works/Second_Term/OCC_CPU/OCC_CPU.srcs/sources_1/imports/new/Hex7Seg.sv,1646915027,systemVerilog,,C:/Vivado_works/Second_Term/OCC_CPU/OCC_CPU.srcs/sources_1/new/IO.sv,,Hex7Seg,,,,,,,,
C:/Vivado_works/Second_Term/OCC_CPU/OCC_CPU.srcs/sources_1/imports/new/x7seg.sv,1647672040,systemVerilog,,C:/Vivado_works/Second_Term/OCC_CPU/OCC_CPU.srcs/sources_1/new/zeroext.sv,,x7seg,,,,,,,,
C:/Vivado_works/Second_Term/OCC_CPU/OCC_CPU.srcs/sources_1/new/DataMemoryDecoder.sv,1647674210,systemVerilog,,C:/Vivado_works/Second_Term/OCC_CPU/OCC_CPU.srcs/sources_1/imports/new/Hex7Seg.sv,,DataMemoryDecoder,,,,,,,,
C:/Vivado_works/Second_Term/OCC_CPU/OCC_CPU.srcs/sources_1/new/IO.sv,1647672040,systemVerilog,,C:/Vivado_works/Second_Term/OCC_CPU/OCC_CPU.srcs/sources_1/new/adder.sv,,IO,,,,,,,,
C:/Vivado_works/Second_Term/OCC_CPU/OCC_CPU.srcs/sources_1/new/adder.sv,1646098821,systemVerilog,,C:/Vivado_works/Second_Term/OCC_CPU/OCC_CPU.srcs/sources_1/new/alu.sv,,adder,,,,,,,,
C:/Vivado_works/Second_Term/OCC_CPU/OCC_CPU.srcs/sources_1/new/alu.sv,1646907754,systemVerilog,,C:/Vivado_works/Second_Term/OCC_CPU/OCC_CPU.srcs/sources_1/new/aludec.sv,,alu,,,,,,,,
C:/Vivado_works/Second_Term/OCC_CPU/OCC_CPU.srcs/sources_1/new/aludec.sv,1646907754,systemVerilog,,C:/Vivado_works/Second_Term/OCC_CPU/OCC_CPU.srcs/sources_1/new/controller.sv,,aludec,,,,,,,,
C:/Vivado_works/Second_Term/OCC_CPU/OCC_CPU.srcs/sources_1/new/controller.sv,1646909944,systemVerilog,,C:/Vivado_works/Second_Term/OCC_CPU/OCC_CPU.srcs/sources_1/new/datapath.sv,,controller,,,,,,,,
C:/Vivado_works/Second_Term/OCC_CPU/OCC_CPU.srcs/sources_1/new/datapath.sv,1646884205,systemVerilog,,C:/Vivado_works/Second_Term/OCC_CPU/OCC_CPU.srcs/sources_1/new/dmem.sv,,datapath,,,,,,,,
C:/Vivado_works/Second_Term/OCC_CPU/OCC_CPU.srcs/sources_1/new/dmem.sv,1647675672,systemVerilog,,C:/Vivado_works/Second_Term/OCC_CPU/OCC_CPU.srcs/sources_1/new/flopr.sv,,dmem,,,,,,,,
C:/Vivado_works/Second_Term/OCC_CPU/OCC_CPU.srcs/sources_1/new/flopr.sv,1646727906,systemVerilog,,C:/Vivado_works/Second_Term/OCC_CPU/OCC_CPU.srcs/sources_1/new/imem.sv,,flopr,,,,,,,,
C:/Vivado_works/Second_Term/OCC_CPU/OCC_CPU.srcs/sources_1/new/imem.sv,1647966350,systemVerilog,,C:/Vivado_works/Second_Term/OCC_CPU/OCC_CPU.srcs/sources_1/new/maindec.sv,,imem,,,,,,,,
C:/Vivado_works/Second_Term/OCC_CPU/OCC_CPU.srcs/sources_1/new/maindec.sv,1646901930,systemVerilog,,C:/Vivado_works/Second_Term/OCC_CPU/OCC_CPU.srcs/sources_1/new/mips.sv,,maindec,,,,,,,,
C:/Vivado_works/Second_Term/OCC_CPU/OCC_CPU.srcs/sources_1/new/mips.sv,1646927124,systemVerilog,,C:/Vivado_works/Second_Term/OCC_CPU/OCC_CPU.srcs/sources_1/new/mux2.sv,,mips,,,,,,,,
C:/Vivado_works/Second_Term/OCC_CPU/OCC_CPU.srcs/sources_1/new/mux2.sv,1646098821,systemVerilog,,C:/Vivado_works/Second_Term/OCC_CPU/OCC_CPU.srcs/sources_1/new/regfile.sv,,mux2,,,,,,,,
C:/Vivado_works/Second_Term/OCC_CPU/OCC_CPU.srcs/sources_1/new/regfile.sv,1646747758,systemVerilog,,C:/Vivado_works/Second_Term/OCC_CPU/OCC_CPU.srcs/sources_1/new/signext.sv,,regfile,,,,,,,,
C:/Vivado_works/Second_Term/OCC_CPU/OCC_CPU.srcs/sources_1/new/signext.sv,1646098821,systemVerilog,,C:/Vivado_works/Second_Term/OCC_CPU/OCC_CPU.srcs/sources_1/new/sl2.sv,,signext,,,,,,,,
C:/Vivado_works/Second_Term/OCC_CPU/OCC_CPU.srcs/sources_1/new/sim_top.sv,1647673455,systemVerilog,,C:/Vivado_works/Second_Term/OCC_CPU/OCC_CPU.srcs/sources_1/new/sl2.sv,,sim_top,,,,,,,,
C:/Vivado_works/Second_Term/OCC_CPU/OCC_CPU.srcs/sources_1/new/sl2.sv,1646098821,systemVerilog,,C:/Vivado_works/Second_Term/OCC_CPU/OCC_CPU.srcs/sources_1/new/top.sv,,sl2,,,,,,,,
,,,,,,,,,,,,,,
C:/Vivado_works/Second_Term/OCC_CPU/OCC_CPU.srcs/sources_1/new/top.sv,1647674322,systemVerilog,,C:/Vivado_works/Second_Term/OCC_CPU/OCC_CPU.srcs/sources_1/imports/new/x7seg.sv,,top,,,,,,,,
C:/Vivado_works/Second_Term/OCC_CPU/OCC_CPU.srcs/sources_1/new/zeroext.sv,1646883461,systemVerilog,,C:/Vivado_works/Second_Term/OCC_CPU/OCC_CPU.srcs/sim_1/new/testbench.sv,,zeroext,,,,,,,,
