<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/RISCV/RISCVMCInstLower.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">17.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_fc62c913e8b7bfce256a9466d87d79c7.html">RISCV</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">RISCVMCInstLower.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="RISCVMCInstLower_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- RISCVMCInstLower.cpp - Convert RISCV MachineInstr to an MCInst ------=//</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// This file contains code to lower RISCV MachineInstrs to their corresponding</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">// MCInst records.</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160; </div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RISCV_8h.html">RISCV.h</a>&quot;</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RISCVSubtarget_8h.html">RISCVSubtarget.h</a>&quot;</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RISCVMCExpr_8h.html">MCTargetDesc/RISCVMCExpr.h</a>&quot;</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AsmPrinter_8h.html">llvm/CodeGen/AsmPrinter.h</a>&quot;</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineBasicBlock_8h.html">llvm/CodeGen/MachineBasicBlock.h</a>&quot;</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineInstr_8h.html">llvm/CodeGen/MachineInstr.h</a>&quot;</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCAsmInfo_8h.html">llvm/MC/MCAsmInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCContext_8h.html">llvm/MC/MCContext.h</a>&quot;</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCExpr_8h.html">llvm/MC/MCExpr.h</a>&quot;</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCInst_8h.html">llvm/MC/MCInst.h</a>&quot;</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Support_2ErrorHandling_8h.html">llvm/Support/ErrorHandling.h</a>&quot;</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="raw__ostream_8h.html">llvm/Support/raw_ostream.h</a>&quot;</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160; </div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacellvm.html">llvm</a>;</div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160; </div>
<div class="line"><a name="l00029"></a><span class="lineno"><a class="line" href="RISCVMCInstLower_8cpp.html#a931cec5e0b9faa60b9b6943de522e49b">   29</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="RISCVMCInstLower_8cpp.html#a931cec5e0b9faa60b9b6943de522e49b">lowerSymbolOperand</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO, <a class="code" href="classllvm_1_1MCSymbol.html">MCSymbol</a> *Sym,</div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;                                    <span class="keyword">const</span> <a class="code" href="classllvm_1_1AsmPrinter.html">AsmPrinter</a> &amp;AP) {</div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;  <a class="code" href="classllvm_1_1MCContext.html">MCContext</a> &amp;Ctx = AP.<a class="code" href="classllvm_1_1AsmPrinter.html#aa7625af893e242d33b9f182066f59310">OutContext</a>;</div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;  <a class="code" href="classllvm_1_1RISCVMCExpr.html#a6be127bc7f810a3f4dc182aff79943e6">RISCVMCExpr::VariantKind</a> Kind;</div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160; </div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;  <span class="keywordflow">switch</span> (MO.<a class="code" href="classllvm_1_1MachineOperand.html#ab06dda088d3c7686f7dfcdb2b96323f5">getTargetFlags</a>()) {</div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;  <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unknown target flag on GV operand&quot;</span>);</div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1RISCVII.html#a2293eccdf608e085fb8ac28db7b23900a46cb12a82b20834632896cf7d39a74ee">RISCVII::MO_None</a>:</div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;    Kind = <a class="code" href="classllvm_1_1RISCVMCExpr.html#a6be127bc7f810a3f4dc182aff79943e6a05180d523d3d284b05bddea7102bfd7d">RISCVMCExpr::VK_RISCV_None</a>;</div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1RISCVII.html#a2293eccdf608e085fb8ac28db7b23900a5c3971e24b86ff0172b94caf1cdae609">RISCVII::MO_CALL</a>:</div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;    Kind = <a class="code" href="classllvm_1_1RISCVMCExpr.html#a6be127bc7f810a3f4dc182aff79943e6aa4478c3f29a4ad6e0fe8e721c821c476">RISCVMCExpr::VK_RISCV_CALL</a>;</div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1RISCVII.html#a2293eccdf608e085fb8ac28db7b23900a6b64eac05d3bc3529543766a56d4b9a4">RISCVII::MO_PLT</a>:</div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;    Kind = <a class="code" href="classllvm_1_1RISCVMCExpr.html#a6be127bc7f810a3f4dc182aff79943e6a7f0a2ade0160be4082351dd594bfab25">RISCVMCExpr::VK_RISCV_CALL_PLT</a>;</div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1RISCVII.html#a2293eccdf608e085fb8ac28db7b23900af86137b2ce51cd877b329efd691375e4">RISCVII::MO_LO</a>:</div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;    Kind = <a class="code" href="classllvm_1_1RISCVMCExpr.html#a6be127bc7f810a3f4dc182aff79943e6a3c930f90b860b3ff02df7bd420c1f89e">RISCVMCExpr::VK_RISCV_LO</a>;</div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1RISCVII.html#a2293eccdf608e085fb8ac28db7b23900ae4723860788b05182a95427d44b40beb">RISCVII::MO_HI</a>:</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;    Kind = <a class="code" href="classllvm_1_1RISCVMCExpr.html#a6be127bc7f810a3f4dc182aff79943e6ab5c3ca301e449ab85f42444601bba378">RISCVMCExpr::VK_RISCV_HI</a>;</div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1RISCVII.html#a2293eccdf608e085fb8ac28db7b23900a4df61c725b8277557e89407b7276197f">RISCVII::MO_PCREL_LO</a>:</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;    Kind = <a class="code" href="classllvm_1_1RISCVMCExpr.html#a6be127bc7f810a3f4dc182aff79943e6a4b697ccb4bf41db17dc4422189098f55">RISCVMCExpr::VK_RISCV_PCREL_LO</a>;</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1RISCVII.html#a2293eccdf608e085fb8ac28db7b23900a48e6dd53f1fe18894e54b247172b1080">RISCVII::MO_PCREL_HI</a>:</div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;    Kind = <a class="code" href="classllvm_1_1RISCVMCExpr.html#a6be127bc7f810a3f4dc182aff79943e6a380387ebfe7e093c92941ec73b8a2557">RISCVMCExpr::VK_RISCV_PCREL_HI</a>;</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1RISCVII.html#a2293eccdf608e085fb8ac28db7b23900aa2a1abfb3c0e021a6bb289ab34cda0eb">RISCVII::MO_GOT_HI</a>:</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;    Kind = <a class="code" href="classllvm_1_1RISCVMCExpr.html#a6be127bc7f810a3f4dc182aff79943e6af53e7457e88370f76455f7cf9c525a8f">RISCVMCExpr::VK_RISCV_GOT_HI</a>;</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1RISCVII.html#a2293eccdf608e085fb8ac28db7b23900ada8456db599116079f21a0c7cd4803a3">RISCVII::MO_TPREL_LO</a>:</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;    Kind = <a class="code" href="classllvm_1_1RISCVMCExpr.html#a6be127bc7f810a3f4dc182aff79943e6a1cfe2bb904199433c2ef567b6227db8c">RISCVMCExpr::VK_RISCV_TPREL_LO</a>;</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1RISCVII.html#a2293eccdf608e085fb8ac28db7b23900a578b9893069058852e212bc06bdbb6f0">RISCVII::MO_TPREL_HI</a>:</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;    Kind = <a class="code" href="classllvm_1_1RISCVMCExpr.html#a6be127bc7f810a3f4dc182aff79943e6a28a380cf34cda5c68bbe50aa22378bb1">RISCVMCExpr::VK_RISCV_TPREL_HI</a>;</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1RISCVII.html#a2293eccdf608e085fb8ac28db7b23900afe1523507536407f4e68e020cb1a8a4e">RISCVII::MO_TPREL_ADD</a>:</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;    Kind = <a class="code" href="classllvm_1_1RISCVMCExpr.html#a6be127bc7f810a3f4dc182aff79943e6a9396ec898399370b727b35de80497248">RISCVMCExpr::VK_RISCV_TPREL_ADD</a>;</div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1RISCVII.html#a2293eccdf608e085fb8ac28db7b23900aa252bd6ac43fc20cf53c51d0c5930713">RISCVII::MO_TLS_GOT_HI</a>:</div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;    Kind = <a class="code" href="classllvm_1_1RISCVMCExpr.html#a6be127bc7f810a3f4dc182aff79943e6a17c514839d8a0aca51f132e5dae74967">RISCVMCExpr::VK_RISCV_TLS_GOT_HI</a>;</div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1RISCVII.html#a2293eccdf608e085fb8ac28db7b23900ae945f0e9c4a00103c349b8b98740ce6b">RISCVII::MO_TLS_GD_HI</a>:</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;    Kind = <a class="code" href="classllvm_1_1RISCVMCExpr.html#a6be127bc7f810a3f4dc182aff79943e6a739b9795700df7ae19816f89508f1b49">RISCVMCExpr::VK_RISCV_TLS_GD_HI</a>;</div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;  }</div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160; </div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCExpr.html">MCExpr</a> *ME =</div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;      <a class="code" href="classllvm_1_1MCSymbolRefExpr.html#a6a80122686401107aecb1cb750d4a698">MCSymbolRefExpr::create</a>(Sym, <a class="code" href="classllvm_1_1MCSymbolRefExpr.html#a5c463f6352570ee778c35c40949c4985a01bc6396c4d841a7ea268c3cbf62d3b3">MCSymbolRefExpr::VK_None</a>, Ctx);</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160; </div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;  <span class="keywordflow">if</span> (!MO.<a class="code" href="classllvm_1_1MachineOperand.html#a8eb9bf17230a1c4329e26935f44d72eb">isJTI</a>() &amp;&amp; !MO.<a class="code" href="classllvm_1_1MachineOperand.html#afe1784e242ce66da6029b3a681896bd2">isMBB</a>() &amp;&amp; MO.<a class="code" href="classllvm_1_1MachineOperand.html#af624ff47eaa512dbe23866accb3837c1">getOffset</a>())</div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;    ME = <a class="code" href="classllvm_1_1MCBinaryExpr.html#aa73d498e8575e86dc8ecc84f83e0efa2">MCBinaryExpr::createAdd</a>(</div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;        ME, <a class="code" href="classllvm_1_1MCConstantExpr.html#af9bdc4c9c65ea1ff077fbbb6407d7b2a">MCConstantExpr::create</a>(MO.<a class="code" href="classllvm_1_1MachineOperand.html#af624ff47eaa512dbe23866accb3837c1">getOffset</a>(), Ctx), Ctx);</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160; </div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;  <span class="keywordflow">if</span> (Kind != <a class="code" href="classllvm_1_1RISCVMCExpr.html#a6be127bc7f810a3f4dc182aff79943e6a05180d523d3d284b05bddea7102bfd7d">RISCVMCExpr::VK_RISCV_None</a>)</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;    ME = <a class="code" href="classllvm_1_1RISCVMCExpr.html#a113007d7338e79e7c4ebfec41a5b733a">RISCVMCExpr::create</a>(ME, Kind, Ctx);</div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCOperand.html#a17f407ba097404266dc3528bd68ac811">MCOperand::createExpr</a>(ME);</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;}</div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160; </div>
<div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="namespacellvm.html#aa6994496da26b9983540fdab8c3d27c0">   90</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#aa6994496da26b9983540fdab8c3d27c0">llvm::lowerRISCVMachineOperandToMCOperand</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO,</div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;                                               <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;MCOp,</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;                                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1AsmPrinter.html">AsmPrinter</a> &amp;AP) {</div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;  <span class="keywordflow">switch</span> (MO.<a class="code" href="classllvm_1_1MachineOperand.html#ab313591ae4ea1e3a4ab59121a7dc2a2b">getType</a>()) {</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;  <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;    <a class="code" href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">report_fatal_error</a>(<span class="stringliteral">&quot;LowerRISCVMachineInstrToMCInst: unknown operand type&quot;</span>);</div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639ba99b874c6560305fd292d20f6a06da166">MachineOperand::MO_Register</a>:</div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;    <span class="comment">// Ignore all implicit register operands.</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;    <span class="keywordflow">if</span> (MO.<a class="code" href="classllvm_1_1MachineOperand.html#a3bf161859e1ad7fd3da485d3cb688d34">isImplicit</a>())</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;    MCOp = <a class="code" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(MO.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639ba48257b48932e88a230caff68469fd9f6">MachineOperand::MO_RegisterMask</a>:</div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;    <span class="comment">// Regmasks are like implicit defs.</span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639ba066f84460d9f7b61d54b187555756ef6">MachineOperand::MO_Immediate</a>:</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;    MCOp = <a class="code" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(MO.<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>());</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639ba95566cb4525dab82db8cbbed3d634c23">MachineOperand::MO_MachineBasicBlock</a>:</div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;    MCOp = <a class="code" href="RISCVMCInstLower_8cpp.html#a931cec5e0b9faa60b9b6943de522e49b">lowerSymbolOperand</a>(MO, MO.<a class="code" href="classllvm_1_1MachineOperand.html#a9b48cb80ee1534c2b51d789b673137c1">getMBB</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a1cc134bd22a318835dc929323da70ea4">getSymbol</a>(), AP);</div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639ba3f1f6bfc5aa57cf388201bf6b8fee7d3">MachineOperand::MO_GlobalAddress</a>:</div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;    MCOp = <a class="code" href="RISCVMCInstLower_8cpp.html#a931cec5e0b9faa60b9b6943de522e49b">lowerSymbolOperand</a>(MO, AP.<a class="code" href="classllvm_1_1AsmPrinter.html#a9a1560129bcae4e7e2456326461a8aa6">getSymbolPreferLocal</a>(*MO.<a class="code" href="classllvm_1_1MachineOperand.html#ac8718f1c761727d429180f0ce340f7f0">getGlobal</a>()), AP);</div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639ba7e48d34b4b9e7e8dd77301779ff77013">MachineOperand::MO_BlockAddress</a>:</div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;    MCOp = <a class="code" href="RISCVMCInstLower_8cpp.html#a931cec5e0b9faa60b9b6943de522e49b">lowerSymbolOperand</a>(</div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;        MO, AP.<a class="code" href="classllvm_1_1AsmPrinter.html#ae285dffa957552fa3fe1d34e1bcb7963">GetBlockAddressSymbol</a>(MO.<a class="code" href="classllvm_1_1MachineOperand.html#ae826670f0659426899e3b3788682d525">getBlockAddress</a>()), AP);</div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639ba9d22ed12eec3e14283ed6a3617d12119">MachineOperand::MO_ExternalSymbol</a>:</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;    MCOp = <a class="code" href="RISCVMCInstLower_8cpp.html#a931cec5e0b9faa60b9b6943de522e49b">lowerSymbolOperand</a>(</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;        MO, AP.<a class="code" href="classllvm_1_1AsmPrinter.html#aaf1bed13d282c41c1e3f0edc89aa9a99">GetExternalSymbolSymbol</a>(MO.<a class="code" href="classllvm_1_1MachineOperand.html#a5c795cebe61a68d38beaae776770eeb0">getSymbolName</a>()), AP);</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639ba0d4fd3b1a2d5d46d77b66d5a35783580">MachineOperand::MO_ConstantPoolIndex</a>:</div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;    MCOp = <a class="code" href="RISCVMCInstLower_8cpp.html#a931cec5e0b9faa60b9b6943de522e49b">lowerSymbolOperand</a>(MO, AP.<a class="code" href="classllvm_1_1AsmPrinter.html#a344316dc056a6367fab14f5ce61b99f7">GetCPISymbol</a>(MO.<a class="code" href="classllvm_1_1MachineOperand.html#aaa68daaf8d7b773d012887c92c2023ce">getIndex</a>()), AP);</div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639baa1741ad7465d81fb3020b84c390ee49d">MachineOperand::MO_JumpTableIndex</a>:</div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;    MCOp = <a class="code" href="RISCVMCInstLower_8cpp.html#a931cec5e0b9faa60b9b6943de522e49b">lowerSymbolOperand</a>(MO, AP.<a class="code" href="classllvm_1_1AsmPrinter.html#a6394f827ff52599d99f5dcb5f046efc3">GetJTISymbol</a>(MO.<a class="code" href="classllvm_1_1MachineOperand.html#aaa68daaf8d7b773d012887c92c2023ce">getIndex</a>()), AP);</div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639ba17c8e891dacb2adc4a2d0ee5b10d6e9f">MachineOperand::MO_MCSymbol</a>:</div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;    MCOp = <a class="code" href="RISCVMCInstLower_8cpp.html#a931cec5e0b9faa60b9b6943de522e49b">lowerSymbolOperand</a>(MO, MO.<a class="code" href="classllvm_1_1MachineOperand.html#a1cfd350a678bcc15aa580f6cc06cc078">getMCSymbol</a>(), AP);</div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;  }</div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;}</div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160; </div>
<div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="RISCVMCInstLower_8cpp.html#af3b87eccd7dfd84ba438253014223161">  135</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="RISCVMCInstLower_8cpp.html#af3b87eccd7dfd84ba438253014223161">lowerRISCVVMachineInstrToMCInst</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;                                            <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;OutMI) {</div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1RISCVVPseudosTable_1_1PseudoInfo.html">RISCVVPseudosTable::PseudoInfo</a> *RVV =</div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;      RISCVVPseudosTable::getPseudoInfo(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOpcode());</div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;  <span class="keywordflow">if</span> (!RVV)</div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160; </div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;  OutMI.<a class="code" href="classllvm_1_1MCInst.html#ae844d6ff99f067e6672e004ed7613c24">setOpcode</a>(RVV-&gt;<a class="code" href="structllvm_1_1RISCVVPseudosTable_1_1PseudoInfo.html#aa38c05fe8368d9405644fbd487ed7369">BaseInstr</a>);</div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160; </div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a> = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getParent();</div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a> &amp;&amp; <span class="stringliteral">&quot;MI expected to be in a basic block&quot;</span>);</div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = <a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MF &amp;&amp; <span class="stringliteral">&quot;MBB expected to be in a machine function&quot;</span>);</div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160; </div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> =</div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;      MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1RISCVSubtarget.html">RISCVSubtarget</a>&gt;().getRegisterInfo();</div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160; </div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> &amp;&amp; <span class="stringliteral">&quot;TargetRegisterInfo expected&quot;</span>);</div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160; </div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;  <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> <a class="code" href="RISCVInsertVSETVLI_8cpp.html#ad4e26a8fdece2198ba75eff89753cd22">TSFlags</a> = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getDesc().TSFlags;</div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;  <span class="keywordtype">unsigned</span> NumOps = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getNumExplicitOperands();</div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160; </div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;  <span class="comment">// Skip policy, VL and SEW operands which are the last operands if present.</span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1RISCVII.html#ad330ee2b7583cf1bf0a79f69c23ce6fe">RISCVII::hasVecPolicyOp</a>(<a class="code" href="RISCVInsertVSETVLI_8cpp.html#ad4e26a8fdece2198ba75eff89753cd22">TSFlags</a>))</div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;    --NumOps;</div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1RISCVII.html#a81c11c8178c6df7f55ef0557daa54765">RISCVII::hasVLOp</a>(<a class="code" href="RISCVInsertVSETVLI_8cpp.html#ad4e26a8fdece2198ba75eff89753cd22">TSFlags</a>))</div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;    --NumOps;</div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1RISCVII.html#afc858f8e35813be95df97504afd771ef">RISCVII::hasSEWOp</a>(<a class="code" href="RISCVInsertVSETVLI_8cpp.html#ad4e26a8fdece2198ba75eff89753cd22">TSFlags</a>))</div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;    --NumOps;</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160; </div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;  <span class="keywordtype">bool</span> hasVLOutput = <a class="code" href="namespacellvm_1_1RISCV.html#ab168f2f439a9450cdc1525d381d4d6ea">RISCV::isFaultFirstLoad</a>(*<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> OpNo = 0; OpNo != NumOps; ++OpNo) {</div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOperand(OpNo);</div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;    <span class="comment">// Skip vl ouput. It should be the second output.</span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;    <span class="keywordflow">if</span> (hasVLOutput &amp;&amp; OpNo == 1)</div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;      <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160; </div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;    <span class="comment">// Skip merge op. It should be the first operand after the result.</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1RISCVII.html#a5027876e3adc5cd3f3c19a08e20a0f09">RISCVII::hasMergeOp</a>(<a class="code" href="RISCVInsertVSETVLI_8cpp.html#ad4e26a8fdece2198ba75eff89753cd22">TSFlags</a>) &amp;&amp; OpNo == 1U + hasVLOutput) {</div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getNumExplicitDefs() == 1U + hasVLOutput);</div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;      <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;    }</div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160; </div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;    <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> MCOp;</div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;    <span class="keywordflow">switch</span> (MO.<a class="code" href="classllvm_1_1MachineOperand.html#ab313591ae4ea1e3a4ab59121a7dc2a2b">getType</a>()) {</div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;    <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;      <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unknown operand type&quot;</span>);</div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639ba99b874c6560305fd292d20f6a06da166">MachineOperand::MO_Register</a>: {</div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> = MO.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160; </div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;      <span class="keywordflow">if</span> (RISCV::VRM2RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>) ||</div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;          RISCV::VRM4RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>) ||</div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;          RISCV::VRM8RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>)) {</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;        <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> = <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#ab2147cc6810c7774110ebed17d4a2242">getSubReg</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, RISCV::sub_vrm1_0);</div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;        <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> &amp;&amp; <span class="stringliteral">&quot;Subregister does not exist&quot;</span>);</div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (RISCV::FPR16RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>)) {</div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;        <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> = <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#aa5aad3f9195b1fd331f449ce9a709da2">getMatchingSuperReg</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, RISCV::sub_16, &amp;RISCV::FPR32RegClass);</div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;        <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> &amp;&amp; <span class="stringliteral">&quot;Subregister does not exist&quot;</span>);</div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (RISCV::FPR64RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>)) {</div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;        <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> = <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#ab2147cc6810c7774110ebed17d4a2242">getSubReg</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, RISCV::sub_32);</div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;        <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> &amp;&amp; <span class="stringliteral">&quot;Superregister does not exist&quot;</span>);</div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;      }</div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160; </div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;      MCOp = <a class="code" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>);</div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;    }</div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639ba066f84460d9f7b61d54b187555756ef6">MachineOperand::MO_Immediate</a>:</div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;      MCOp = <a class="code" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(MO.<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>());</div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;    }</div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;    OutMI.<a class="code" href="classllvm_1_1MCInst.html#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(MCOp);</div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;  }</div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160; </div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;  <span class="comment">// Unmasked pseudo instructions need to append dummy mask operand to</span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;  <span class="comment">// V instructions. All V instructions are modeled as the masked version.</span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1RISCVII.html#a37a1bcf13a6c2eabcd36153b3abb5800">RISCVII::hasDummyMaskOp</a>(<a class="code" href="RISCVInsertVSETVLI_8cpp.html#ad4e26a8fdece2198ba75eff89753cd22">TSFlags</a>))</div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;    OutMI.<a class="code" href="classllvm_1_1MCInst.html#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(RISCV::NoRegister));</div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160; </div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;}</div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160; </div>
<div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="namespacellvm.html#aad67e0ec7f18ed834c6e0a622ccb2048">  216</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#aad67e0ec7f18ed834c6e0a622ccb2048">llvm::lowerRISCVMachineInstrToMCInst</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;OutMI,</div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;                                          <a class="code" href="classllvm_1_1AsmPrinter.html">AsmPrinter</a> &amp;AP) {</div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="RISCVMCInstLower_8cpp.html#af3b87eccd7dfd84ba438253014223161">lowerRISCVVMachineInstrToMCInst</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, OutMI))</div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160; </div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;  OutMI.<a class="code" href="classllvm_1_1MCInst.html#ae844d6ff99f067e6672e004ed7613c24">setOpcode</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOpcode());</div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160; </div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO : <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;operands()) {</div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;    <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> MCOp;</div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#aa6994496da26b9983540fdab8c3d27c0">lowerRISCVMachineOperandToMCOperand</a>(MO, MCOp, AP))</div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;      OutMI.<a class="code" href="classllvm_1_1MCInst.html#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(MCOp);</div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;  }</div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160; </div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;  <span class="keywordflow">switch</span> (OutMI.<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>()) {</div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::PATCHABLE_FUNCTION_ENTER: {</div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1Function.html">Function</a> &amp;<a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a> = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getParent()-&gt;getParent()-&gt;getFunction();</div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>.hasFnAttribute(<span class="stringliteral">&quot;patchable-function-entry&quot;</span>)) {</div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;      <span class="keywordtype">unsigned</span> Num;</div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>.getFnAttribute(<span class="stringliteral">&quot;patchable-function-entry&quot;</span>)</div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;              .getValueAsString()</div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;              .getAsInteger(10, Num))</div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;      AP.<a class="code" href="classllvm_1_1AsmPrinter.html#a11dc1e48c7d0e0da77a6d6d377fd391b">emitNops</a>(Num);</div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;    }</div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;  }</div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;  <span class="keywordflow">case</span> RISCV::PseudoReadVLENB:</div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;    OutMI.<a class="code" href="classllvm_1_1MCInst.html#ae844d6ff99f067e6672e004ed7613c24">setOpcode</a>(RISCV::CSRRS);</div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;    OutMI.<a class="code" href="classllvm_1_1MCInst.html#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(</div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;        <a class="code" href="namespacellvm_1_1AArch64SysReg.html#ad8a1ac5376cb94ca96e5be8f18ca1000">RISCVSysReg::lookupSysRegByName</a>(<span class="stringliteral">&quot;VLENB&quot;</span>)-&gt;Encoding));</div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;    OutMI.<a class="code" href="classllvm_1_1MCInst.html#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(RISCV::X0));</div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;  <span class="keywordflow">case</span> RISCV::PseudoReadVL:</div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;    OutMI.<a class="code" href="classllvm_1_1MCInst.html#ae844d6ff99f067e6672e004ed7613c24">setOpcode</a>(RISCV::CSRRS);</div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;    OutMI.<a class="code" href="classllvm_1_1MCInst.html#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(</div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;        <a class="code" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(<a class="code" href="namespacellvm_1_1AArch64SysReg.html#ad8a1ac5376cb94ca96e5be8f18ca1000">RISCVSysReg::lookupSysRegByName</a>(<span class="stringliteral">&quot;VL&quot;</span>)-&gt;Encoding));</div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;    OutMI.<a class="code" href="classllvm_1_1MCInst.html#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(RISCV::X0));</div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;  }</div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;}</div>
</div><!-- fragment --></div><!-- contents -->
<div class="ttc" id="aAsmPrinter_8h_html"><div class="ttname"><a href="AsmPrinter_8h.html">AsmPrinter.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_af269b990800f72c7cf535c407e8e639ba7e48d34b4b9e7e8dd77301779ff77013"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639ba7e48d34b4b9e7e8dd77301779ff77013">llvm::MachineOperand::MO_BlockAddress</a></div><div class="ttdeci">@ MO_BlockAddress</div><div class="ttdoc">Address of a basic block.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00062">MachineOperand.h:62</a></div></div>
<div class="ttc" id="aIRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00109">IRTranslator.cpp:109</a></div></div>
<div class="ttc" id="aMachineInstr_8h_html"><div class="ttname"><a href="MachineInstr_8h.html">MachineInstr.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_af269b990800f72c7cf535c407e8e639ba066f84460d9f7b61d54b187555756ef6"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639ba066f84460d9f7b61d54b187555756ef6">llvm::MachineOperand::MO_Immediate</a></div><div class="ttdeci">@ MO_Immediate</div><div class="ttdoc">Immediate operand.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00052">MachineOperand.h:52</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This is an optimization pass for GlobalISel generic memory operations.</div><div class="ttdef"><b>Definition:</b> <a href="AddressRanges_8h_source.html#l00018">AddressRanges.h:18</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCSymbol_html"><div class="ttname"><a href="classllvm_1_1MCSymbol.html">llvm::MCSymbol</a></div><div class="ttdoc">MCSymbol - Instances of this class represent a symbol name in the MC file, and MCSymbols are created ...</div><div class="ttdef"><b>Definition:</b> <a href="MCSymbol_8h_source.html#l00041">MCSymbol.h:41</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCOperand_html_a17f407ba097404266dc3528bd68ac811"><div class="ttname"><a href="classllvm_1_1MCOperand.html#a17f407ba097404266dc3528bd68ac811">llvm::MCOperand::createExpr</a></div><div class="ttdeci">static MCOperand createExpr(const MCExpr *Val)</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00162">MCInst.h:162</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_ac8718f1c761727d429180f0ce340f7f0"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ac8718f1c761727d429180f0ce340f7f0">llvm::MachineOperand::getGlobal</a></div><div class="ttdeci">const GlobalValue * getGlobal() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00582">MachineOperand.h:582</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVII_html_a2293eccdf608e085fb8ac28db7b23900a5c3971e24b86ff0172b94caf1cdae609"><div class="ttname"><a href="namespacellvm_1_1RISCVII.html#a2293eccdf608e085fb8ac28db7b23900a5c3971e24b86ff0172b94caf1cdae609">llvm::RISCVII::MO_CALL</a></div><div class="ttdeci">@ MO_CALL</div><div class="ttdef"><b>Definition:</b> <a href="RISCVBaseInfo_8h_source.html#l00218">RISCVBaseInfo.h:218</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCOperand_html_a595e70d3c4ee2ed95ece67a1957167a4"><div class="ttname"><a href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">llvm::MCOperand::createImm</a></div><div class="ttdeci">static MCOperand createImm(int64_t Val)</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00141">MCInst.h:141</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVMCExpr_html_a6be127bc7f810a3f4dc182aff79943e6a739b9795700df7ae19816f89508f1b49"><div class="ttname"><a href="classllvm_1_1RISCVMCExpr.html#a6be127bc7f810a3f4dc182aff79943e6a739b9795700df7ae19816f89508f1b49">llvm::RISCVMCExpr::VK_RISCV_TLS_GD_HI</a></div><div class="ttdeci">@ VK_RISCV_TLS_GD_HI</div><div class="ttdef"><b>Definition:</b> <a href="RISCVMCExpr_8h_source.html#l00036">RISCVMCExpr.h:36</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCContext_html"><div class="ttname"><a href="classllvm_1_1MCContext.html">llvm::MCContext</a></div><div class="ttdoc">Context object for machine code objects.</div><div class="ttdef"><b>Definition:</b> <a href="MCContext_8h_source.html#l00076">MCContext.h:76</a></div></div>
<div class="ttc" id="aclassllvm_1_1Function_html"><div class="ttname"><a href="classllvm_1_1Function.html">llvm::Function</a></div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00059">Function.h:59</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVMCExpr_html_a6be127bc7f810a3f4dc182aff79943e6a9396ec898399370b727b35de80497248"><div class="ttname"><a href="classllvm_1_1RISCVMCExpr.html#a6be127bc7f810a3f4dc182aff79943e6a9396ec898399370b727b35de80497248">llvm::RISCVMCExpr::VK_RISCV_TPREL_ADD</a></div><div class="ttdeci">@ VK_RISCV_TPREL_ADD</div><div class="ttdef"><b>Definition:</b> <a href="RISCVMCExpr_8h_source.html#l00034">RISCVMCExpr.h:34</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64SysReg_html_ad8a1ac5376cb94ca96e5be8f18ca1000"><div class="ttname"><a href="namespacellvm_1_1AArch64SysReg.html#ad8a1ac5376cb94ca96e5be8f18ca1000">llvm::AArch64SysReg::lookupSysRegByName</a></div><div class="ttdeci">const SysReg * lookupSysRegByName(StringRef)</div></div>
<div class="ttc" id="aclassllvm_1_1MCConstantExpr_html_af9bdc4c9c65ea1ff077fbbb6407d7b2a"><div class="ttname"><a href="classllvm_1_1MCConstantExpr.html#af9bdc4c9c65ea1ff077fbbb6407d7b2a">llvm::MCConstantExpr::create</a></div><div class="ttdeci">static const MCConstantExpr * create(int64_t Value, MCContext &amp;Ctx, bool PrintInHex=false, unsigned SizeInBytes=0)</div><div class="ttdef"><b>Definition:</b> <a href="MCExpr_8cpp_source.html#l00194">MCExpr.cpp:194</a></div></div>
<div class="ttc" id="aAArch64AdvSIMDScalarPass_8cpp_html_a1112b818386ec01ddfdf3a5d0024eb17"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a></div><div class="ttdeci">return AArch64::GPR64RegClass contains(Reg)</div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_ae826670f0659426899e3b3788682d525"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ae826670f0659426899e3b3788682d525">llvm::MachineOperand::getBlockAddress</a></div><div class="ttdeci">const BlockAddress * getBlockAddress() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00587">MachineOperand.h:587</a></div></div>
<div class="ttc" id="aSupport_2ErrorHandling_8h_html"><div class="ttname"><a href="Support_2ErrorHandling_8h.html">ErrorHandling.h</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte.</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00462">X86DisassemblerDecoder.h:462</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVII_html_a2293eccdf608e085fb8ac28db7b23900ada8456db599116079f21a0c7cd4803a3"><div class="ttname"><a href="namespacellvm_1_1RISCVII.html#a2293eccdf608e085fb8ac28db7b23900ada8456db599116079f21a0c7cd4803a3">llvm::RISCVII::MO_TPREL_LO</a></div><div class="ttdeci">@ MO_TPREL_LO</div><div class="ttdef"><b>Definition:</b> <a href="RISCVBaseInfo_8h_source.html#l00225">RISCVBaseInfo.h:225</a></div></div>
<div class="ttc" id="aMachineBasicBlock_8h_html"><div class="ttname"><a href="MachineBasicBlock_8h.html">MachineBasicBlock.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdoc">TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00236">TargetRegisterInfo.h:236</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVII_html_afc858f8e35813be95df97504afd771ef"><div class="ttname"><a href="namespacellvm_1_1RISCVII.html#afc858f8e35813be95df97504afd771ef">llvm::RISCVII::hasSEWOp</a></div><div class="ttdeci">static bool hasSEWOp(uint64_t TSFlags)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVBaseInfo_8h_source.html#l00164">RISCVBaseInfo.h:164</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a8eb9bf17230a1c4329e26935f44d72eb"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a8eb9bf17230a1c4329e26935f44d72eb">llvm::MachineOperand::isJTI</a></div><div class="ttdeci">bool isJTI() const</div><div class="ttdoc">isJTI - Tests if this is a MO_JumpTableIndex operand.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00345">MachineOperand.h:345</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVII_html_a2293eccdf608e085fb8ac28db7b23900ae4723860788b05182a95427d44b40beb"><div class="ttname"><a href="namespacellvm_1_1RISCVII.html#a2293eccdf608e085fb8ac28db7b23900ae4723860788b05182a95427d44b40beb">llvm::RISCVII::MO_HI</a></div><div class="ttdeci">@ MO_HI</div><div class="ttdef"><b>Definition:</b> <a href="RISCVBaseInfo_8h_source.html#l00221">RISCVBaseInfo.h:221</a></div></div>
<div class="ttc" id="aRISCVMCExpr_8h_html"><div class="ttname"><a href="RISCVMCExpr_8h.html">RISCVMCExpr.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVMCExpr_html_a6be127bc7f810a3f4dc182aff79943e6a1cfe2bb904199433c2ef567b6227db8c"><div class="ttname"><a href="classllvm_1_1RISCVMCExpr.html#a6be127bc7f810a3f4dc182aff79943e6a1cfe2bb904199433c2ef567b6227db8c">llvm::RISCVMCExpr::VK_RISCV_TPREL_LO</a></div><div class="ttdeci">@ VK_RISCV_TPREL_LO</div><div class="ttdef"><b>Definition:</b> <a href="RISCVMCExpr_8h_source.html#l00032">RISCVMCExpr.h:32</a></div></div>
<div class="ttc" id="astructllvm_1_1RISCVVPseudosTable_1_1PseudoInfo_html"><div class="ttname"><a href="structllvm_1_1RISCVVPseudosTable_1_1PseudoInfo.html">llvm::RISCVVPseudosTable::PseudoInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="RISCVInstrInfo_8h_source.html#l00269">RISCVInstrInfo.h:269</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVMCExpr_html_a6be127bc7f810a3f4dc182aff79943e6ab5c3ca301e449ab85f42444601bba378"><div class="ttname"><a href="classllvm_1_1RISCVMCExpr.html#a6be127bc7f810a3f4dc182aff79943e6ab5c3ca301e449ab85f42444601bba378">llvm::RISCVMCExpr::VK_RISCV_HI</a></div><div class="ttdeci">@ VK_RISCV_HI</div><div class="ttdef"><b>Definition:</b> <a href="RISCVMCExpr_8h_source.html#l00028">RISCVMCExpr.h:28</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInst_html"><div class="ttname"><a href="classllvm_1_1MCInst.html">llvm::MCInst</a></div><div class="ttdoc">Instances of this class represent a single low-level machine instruction.</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00184">MCInst.h:184</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVMCExpr_html_a6be127bc7f810a3f4dc182aff79943e6a28a380cf34cda5c68bbe50aa22378bb1"><div class="ttname"><a href="classllvm_1_1RISCVMCExpr.html#a6be127bc7f810a3f4dc182aff79943e6a28a380cf34cda5c68bbe50aa22378bb1">llvm::RISCVMCExpr::VK_RISCV_TPREL_HI</a></div><div class="ttdeci">@ VK_RISCV_TPREL_HI</div><div class="ttdef"><b>Definition:</b> <a href="RISCVMCExpr_8h_source.html#l00033">RISCVMCExpr.h:33</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVII_html_ad330ee2b7583cf1bf0a79f69c23ce6fe"><div class="ttname"><a href="namespacellvm_1_1RISCVII.html#ad330ee2b7583cf1bf0a79f69c23ce6fe">llvm::RISCVII::hasVecPolicyOp</a></div><div class="ttdeci">static bool hasVecPolicyOp(uint64_t TSFlags)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVBaseInfo_8h_source.html#l00172">RISCVBaseInfo.h:172</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_af624ff47eaa512dbe23866accb3837c1"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#af624ff47eaa512dbe23866accb3837c1">llvm::MachineOperand::getOffset</a></div><div class="ttdeci">int64_t getOffset() const</div><div class="ttdoc">Return the offset from the symbol in this operand.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00629">MachineOperand.h:629</a></div></div>
<div class="ttc" id="aMachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01628">MachineSink.cpp:1628</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a1cfd350a678bcc15aa580f6cc06cc078"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a1cfd350a678bcc15aa580f6cc06cc078">llvm::MachineOperand::getMCSymbol</a></div><div class="ttdeci">MCSymbol * getMCSymbol() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00592">MachineOperand.h:592</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_af269b990800f72c7cf535c407e8e639ba99b874c6560305fd292d20f6a06da166"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639ba99b874c6560305fd292d20f6a06da166">llvm::MachineOperand::MO_Register</a></div><div class="ttdeci">@ MO_Register</div><div class="ttdoc">Register operand.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00051">MachineOperand.h:51</a></div></div>
<div class="ttc" id="aMD5_8cpp_html_a96d73bbd7af15cb1fc38c3f4a3bd82e9"><div class="ttname"><a href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a></div><div class="ttdeci">#define F(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00055">MD5.cpp:55</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCV_html_ab168f2f439a9450cdc1525d381d4d6ea"><div class="ttname"><a href="namespacellvm_1_1RISCV.html#ab168f2f439a9450cdc1525d381d4d6ea">llvm::RISCV::isFaultFirstLoad</a></div><div class="ttdeci">bool isFaultFirstLoad(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVInstrInfo_8cpp_source.html#l02834">RISCVInstrInfo.cpp:2834</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVII_html_a2293eccdf608e085fb8ac28db7b23900af86137b2ce51cd877b329efd691375e4"><div class="ttname"><a href="namespacellvm_1_1RISCVII.html#a2293eccdf608e085fb8ac28db7b23900af86137b2ce51cd877b329efd691375e4">llvm::RISCVII::MO_LO</a></div><div class="ttdeci">@ MO_LO</div><div class="ttdef"><b>Definition:</b> <a href="RISCVBaseInfo_8h_source.html#l00220">RISCVBaseInfo.h:220</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVMCExpr_html_a6be127bc7f810a3f4dc182aff79943e6a17c514839d8a0aca51f132e5dae74967"><div class="ttname"><a href="classllvm_1_1RISCVMCExpr.html#a6be127bc7f810a3f4dc182aff79943e6a17c514839d8a0aca51f132e5dae74967">llvm::RISCVMCExpr::VK_RISCV_TLS_GOT_HI</a></div><div class="ttdeci">@ VK_RISCV_TLS_GOT_HI</div><div class="ttdef"><b>Definition:</b> <a href="RISCVMCExpr_8h_source.html#l00035">RISCVMCExpr.h:35</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInst_html_ae844d6ff99f067e6672e004ed7613c24"><div class="ttname"><a href="classllvm_1_1MCInst.html#ae844d6ff99f067e6672e004ed7613c24">llvm::MCInst::setOpcode</a></div><div class="ttdeci">void setOpcode(unsigned Op)</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00197">MCInst.h:197</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVMCExpr_html_a6be127bc7f810a3f4dc182aff79943e6"><div class="ttname"><a href="classllvm_1_1RISCVMCExpr.html#a6be127bc7f810a3f4dc182aff79943e6">llvm::RISCVMCExpr::VariantKind</a></div><div class="ttdeci">VariantKind</div><div class="ttdef"><b>Definition:</b> <a href="RISCVMCExpr_8h_source.html#l00025">RISCVMCExpr.h:25</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVII_html_a2293eccdf608e085fb8ac28db7b23900a46cb12a82b20834632896cf7d39a74ee"><div class="ttname"><a href="namespacellvm_1_1RISCVII.html#a2293eccdf608e085fb8ac28db7b23900a46cb12a82b20834632896cf7d39a74ee">llvm::RISCVII::MO_None</a></div><div class="ttdeci">@ MO_None</div><div class="ttdef"><b>Definition:</b> <a href="RISCVBaseInfo_8h_source.html#l00217">RISCVBaseInfo.h:217</a></div></div>
<div class="ttc" id="astructllvm_1_1RISCVVPseudosTable_1_1PseudoInfo_html_aa38c05fe8368d9405644fbd487ed7369"><div class="ttname"><a href="structllvm_1_1RISCVVPseudosTable_1_1PseudoInfo.html#aa38c05fe8368d9405644fbd487ed7369">llvm::RISCVVPseudosTable::PseudoInfo::BaseInstr</a></div><div class="ttdeci">uint16_t BaseInstr</div><div class="ttdef"><b>Definition:</b> <a href="RISCVInstrInfo_8h_source.html#l00271">RISCVInstrInfo.h:271</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html_a1cc134bd22a318835dc929323da70ea4"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a1cc134bd22a318835dc929323da70ea4">llvm::MachineBasicBlock::getSymbol</a></div><div class="ttdeci">MCSymbol * getSymbol() const</div><div class="ttdoc">Return the MCSymbol for this basic block.</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8cpp_source.html#l00059">MachineBasicBlock.cpp:59</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a3bf161859e1ad7fd3da485d3cb688d34"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a3bf161859e1ad7fd3da485d3cb688d34">llvm::MachineOperand::isImplicit</a></div><div class="ttdeci">bool isImplicit() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00389">MachineOperand.h:389</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVMCExpr_html_a6be127bc7f810a3f4dc182aff79943e6a3c930f90b860b3ff02df7bd420c1f89e"><div class="ttname"><a href="classllvm_1_1RISCVMCExpr.html#a6be127bc7f810a3f4dc182aff79943e6a3c930f90b860b3ff02df7bd420c1f89e">llvm::RISCVMCExpr::VK_RISCV_LO</a></div><div class="ttdeci">@ VK_RISCV_LO</div><div class="ttdef"><b>Definition:</b> <a href="RISCVMCExpr_8h_source.html#l00027">RISCVMCExpr.h:27</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_af269b990800f72c7cf535c407e8e639ba3f1f6bfc5aa57cf388201bf6b8fee7d3"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639ba3f1f6bfc5aa57cf388201bf6b8fee7d3">llvm::MachineOperand::MO_GlobalAddress</a></div><div class="ttdeci">@ MO_GlobalAddress</div><div class="ttdoc">Address of a global value.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00061">MachineOperand.h:61</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVII_html_a2293eccdf608e085fb8ac28db7b23900aa2a1abfb3c0e021a6bb289ab34cda0eb"><div class="ttname"><a href="namespacellvm_1_1RISCVII.html#a2293eccdf608e085fb8ac28db7b23900aa2a1abfb3c0e021a6bb289ab34cda0eb">llvm::RISCVII::MO_GOT_HI</a></div><div class="ttdeci">@ MO_GOT_HI</div><div class="ttdef"><b>Definition:</b> <a href="RISCVBaseInfo_8h_source.html#l00224">RISCVBaseInfo.h:224</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a38b28a85f818b49d8806c150b8a5b4f7"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">llvm::MachineOperand::getImm</a></div><div class="ttdeci">int64_t getImm() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00556">MachineOperand.h:556</a></div></div>
<div class="ttc" id="aMCContext_8h_html"><div class="ttname"><a href="MCContext_8h.html">MCContext.h</a></div></div>
<div class="ttc" id="anamespacellvm_html_aad67e0ec7f18ed834c6e0a622ccb2048"><div class="ttname"><a href="namespacellvm.html#aad67e0ec7f18ed834c6e0a622ccb2048">llvm::lowerRISCVMachineInstrToMCInst</a></div><div class="ttdeci">bool lowerRISCVMachineInstrToMCInst(const MachineInstr *MI, MCInst &amp;OutMI, AsmPrinter &amp;AP)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVMCInstLower_8cpp_source.html#l00216">RISCVMCInstLower.cpp:216</a></div></div>
<div class="ttc" id="aMCInst_8h_html"><div class="ttname"><a href="MCInst_8h.html">MCInst.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_afe1784e242ce66da6029b3a681896bd2"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#afe1784e242ce66da6029b3a681896bd2">llvm::MachineOperand::isMBB</a></div><div class="ttdeci">bool isMBB() const</div><div class="ttdoc">isMBB - Tests if this is a MO_MachineBasicBlock operand.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00337">MachineOperand.h:337</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html"><div class="ttname"><a href="classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdoc">MachineOperand class - Representation of each machine instruction operand.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00048">MachineOperand.h:48</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVII_html_a81c11c8178c6df7f55ef0557daa54765"><div class="ttname"><a href="namespacellvm_1_1RISCVII.html#a81c11c8178c6df7f55ef0557daa54765">llvm::RISCVII::hasVLOp</a></div><div class="ttdeci">static bool hasVLOp(uint64_t TSFlags)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVBaseInfo_8h_source.html#l00168">RISCVBaseInfo.h:168</a></div></div>
<div class="ttc" id="anamespacellvm_html_a7f2a3d4dcfee70225988aec53ff1e173"><div class="ttname"><a href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">llvm::report_fatal_error</a></div><div class="ttdeci">void report_fatal_error(Error Err, bool gen_crash_diag=true)</div><div class="ttdoc">Report a serious error, calling any installed error handler.</div><div class="ttdef"><b>Definition:</b> <a href="Testing_2Support_2Error_8cpp_source.html#l00145">Error.cpp:145</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVII_html_a2293eccdf608e085fb8ac28db7b23900a578b9893069058852e212bc06bdbb6f0"><div class="ttname"><a href="namespacellvm_1_1RISCVII.html#a2293eccdf608e085fb8ac28db7b23900a578b9893069058852e212bc06bdbb6f0">llvm::RISCVII::MO_TPREL_HI</a></div><div class="ttdeci">@ MO_TPREL_HI</div><div class="ttdef"><b>Definition:</b> <a href="RISCVBaseInfo_8h_source.html#l00226">RISCVBaseInfo.h:226</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00094">MachineBasicBlock.h:94</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInst_html_ad5a79c04398dc86a3acfe7f8713216eb"><div class="ttname"><a href="classllvm_1_1MCInst.html#ad5a79c04398dc86a3acfe7f8713216eb">llvm::MCInst::addOperand</a></div><div class="ttdeci">void addOperand(const MCOperand Op)</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00210">MCInst.h:210</a></div></div>
<div class="ttc" id="aADT_2tmp_8txt_html_a07ed0bfaa124c15897944fe3eaa971ab"><div class="ttname"><a href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a></div><div class="ttdeci">Class for arbitrary precision integers APInt is a functional replacement for common case unsigned integer type like unsigned long or uint64_t</div><div class="ttdef"><b>Definition:</b> <a href="ADT_2tmp_8txt_source.html#l00001">tmp.txt:1</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVMCExpr_html_a6be127bc7f810a3f4dc182aff79943e6a05180d523d3d284b05bddea7102bfd7d"><div class="ttname"><a href="classllvm_1_1RISCVMCExpr.html#a6be127bc7f810a3f4dc182aff79943e6a05180d523d3d284b05bddea7102bfd7d">llvm::RISCVMCExpr::VK_RISCV_None</a></div><div class="ttdeci">@ VK_RISCV_None</div><div class="ttdef"><b>Definition:</b> <a href="RISCVMCExpr_8h_source.html#l00026">RISCVMCExpr.h:26</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVII_html_a2293eccdf608e085fb8ac28db7b23900a4df61c725b8277557e89407b7276197f"><div class="ttname"><a href="namespacellvm_1_1RISCVII.html#a2293eccdf608e085fb8ac28db7b23900a4df61c725b8277557e89407b7276197f">llvm::RISCVII::MO_PCREL_LO</a></div><div class="ttdeci">@ MO_PCREL_LO</div><div class="ttdef"><b>Definition:</b> <a href="RISCVBaseInfo_8h_source.html#l00222">RISCVBaseInfo.h:222</a></div></div>
<div class="ttc" id="aRISCVInsertVSETVLI_8cpp_html_ad4e26a8fdece2198ba75eff89753cd22"><div class="ttname"><a href="RISCVInsertVSETVLI_8cpp.html#ad4e26a8fdece2198ba75eff89753cd22">TSFlags</a></div><div class="ttdeci">uint64_t TSFlags</div><div class="ttdef"><b>Definition:</b> <a href="RISCVInsertVSETVLI_8cpp_source.html#l00635">RISCVInsertVSETVLI.cpp:635</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a325f6b611ef9ec06798d3b4eb9572093"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">llvm::MachineFunction::getSubtarget</a></div><div class="ttdeci">const TargetSubtargetInfo &amp; getSubtarget() const</div><div class="ttdoc">getSubtarget - Return the subtarget for which this machine code is being compiled.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00672">MachineFunction.h:672</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVMCExpr_html_a113007d7338e79e7c4ebfec41a5b733a"><div class="ttname"><a href="classllvm_1_1RISCVMCExpr.html#a113007d7338e79e7c4ebfec41a5b733a">llvm::RISCVMCExpr::create</a></div><div class="ttdeci">static const RISCVMCExpr * create(const MCExpr *Expr, VariantKind Kind, MCContext &amp;Ctx)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVMCExpr_8cpp_source.html#l00031">RISCVMCExpr.cpp:31</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVII_html_a2293eccdf608e085fb8ac28db7b23900aa252bd6ac43fc20cf53c51d0c5930713"><div class="ttname"><a href="namespacellvm_1_1RISCVII.html#a2293eccdf608e085fb8ac28db7b23900aa252bd6ac43fc20cf53c51d0c5930713">llvm::RISCVII::MO_TLS_GOT_HI</a></div><div class="ttdeci">@ MO_TLS_GOT_HI</div><div class="ttdef"><b>Definition:</b> <a href="RISCVBaseInfo_8h_source.html#l00228">RISCVBaseInfo.h:228</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_ab06dda088d3c7686f7dfcdb2b96323f5"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ab06dda088d3c7686f7dfcdb2b96323f5">llvm::MachineOperand::getTargetFlags</a></div><div class="ttdeci">unsigned getTargetFlags() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00226">MachineOperand.h:226</a></div></div>
<div class="ttc" id="aclassllvm_1_1AsmPrinter_html_a344316dc056a6367fab14f5ce61b99f7"><div class="ttname"><a href="classllvm_1_1AsmPrinter.html#a344316dc056a6367fab14f5ce61b99f7">llvm::AsmPrinter::GetCPISymbol</a></div><div class="ttdeci">virtual MCSymbol * GetCPISymbol(unsigned CPID) const</div><div class="ttdoc">Return the symbol for the specified constant pool entry.</div><div class="ttdef"><b>Definition:</b> <a href="AsmPrinter_8cpp_source.html#l03631">AsmPrinter.cpp:3631</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVMCExpr_html_a6be127bc7f810a3f4dc182aff79943e6a380387ebfe7e093c92941ec73b8a2557"><div class="ttname"><a href="classllvm_1_1RISCVMCExpr.html#a6be127bc7f810a3f4dc182aff79943e6a380387ebfe7e093c92941ec73b8a2557">llvm::RISCVMCExpr::VK_RISCV_PCREL_HI</a></div><div class="ttdeci">@ VK_RISCV_PCREL_HI</div><div class="ttdef"><b>Definition:</b> <a href="RISCVMCExpr_8h_source.html#l00030">RISCVMCExpr.h:30</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00066">MachineInstr.h:66</a></div></div>
<div class="ttc" id="aclassllvm_1_1AsmPrinter_html_ae285dffa957552fa3fe1d34e1bcb7963"><div class="ttname"><a href="classllvm_1_1AsmPrinter.html#ae285dffa957552fa3fe1d34e1bcb7963">llvm::AsmPrinter::GetBlockAddressSymbol</a></div><div class="ttdeci">MCSymbol * GetBlockAddressSymbol(const BlockAddress *BA) const</div><div class="ttdoc">Return the MCSymbol used to satisfy BlockAddress uses of the specified basic block.</div><div class="ttdef"><b>Definition:</b> <a href="AsmPrinter_8cpp_source.html#l03621">AsmPrinter.cpp:3621</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html_aa5aad3f9195b1fd331f449ce9a709da2"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#aa5aad3f9195b1fd331f449ce9a709da2">llvm::TargetRegisterInfo::getMatchingSuperReg</a></div><div class="ttdeci">MCRegister getMatchingSuperReg(MCRegister Reg, unsigned SubIdx, const TargetRegisterClass *RC) const</div><div class="ttdoc">Return a super-register of the specified register Reg so its sub-register of index SubIdx is Reg.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00600">TargetRegisterInfo.h:600</a></div></div>
<div class="ttc" id="aclassllvm_1_1AsmPrinter_html_a9a1560129bcae4e7e2456326461a8aa6"><div class="ttname"><a href="classllvm_1_1AsmPrinter.html#a9a1560129bcae4e7e2456326461a8aa6">llvm::AsmPrinter::getSymbolPreferLocal</a></div><div class="ttdeci">MCSymbol * getSymbolPreferLocal(const GlobalValue &amp;GV) const</div><div class="ttdoc">Similar to getSymbol() but preferred for references.</div><div class="ttdef"><b>Definition:</b> <a href="AsmPrinter_8cpp_source.html#l00666">AsmPrinter.cpp:666</a></div></div>
<div class="ttc" id="anamespacellvm_html_aa6994496da26b9983540fdab8c3d27c0"><div class="ttname"><a href="namespacellvm.html#aa6994496da26b9983540fdab8c3d27c0">llvm::lowerRISCVMachineOperandToMCOperand</a></div><div class="ttdeci">bool lowerRISCVMachineOperandToMCOperand(const MachineOperand &amp;MO, MCOperand &amp;MCOp, const AsmPrinter &amp;AP)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVMCInstLower_8cpp_source.html#l00090">RISCVMCInstLower.cpp:90</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_af269b990800f72c7cf535c407e8e639ba17c8e891dacb2adc4a2d0ee5b10d6e9f"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639ba17c8e891dacb2adc4a2d0ee5b10d6e9f">llvm::MachineOperand::MO_MCSymbol</a></div><div class="ttdeci">@ MO_MCSymbol</div><div class="ttdoc">MCSymbol reference (for debug/eh info)</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00066">MachineOperand.h:66</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVII_html_a2293eccdf608e085fb8ac28db7b23900afe1523507536407f4e68e020cb1a8a4e"><div class="ttname"><a href="namespacellvm_1_1RISCVII.html#a2293eccdf608e085fb8ac28db7b23900afe1523507536407f4e68e020cb1a8a4e">llvm::RISCVII::MO_TPREL_ADD</a></div><div class="ttdeci">@ MO_TPREL_ADD</div><div class="ttdef"><b>Definition:</b> <a href="RISCVBaseInfo_8h_source.html#l00227">RISCVBaseInfo.h:227</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_ab313591ae4ea1e3a4ab59121a7dc2a2b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ab313591ae4ea1e3a4ab59121a7dc2a2b">llvm::MachineOperand::getType</a></div><div class="ttdeci">MachineOperandType getType() const</div><div class="ttdoc">getType - Returns the MachineOperandType for this operand.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00224">MachineOperand.h:224</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVMCExpr_html_a6be127bc7f810a3f4dc182aff79943e6a4b697ccb4bf41db17dc4422189098f55"><div class="ttname"><a href="classllvm_1_1RISCVMCExpr.html#a6be127bc7f810a3f4dc182aff79943e6a4b697ccb4bf41db17dc4422189098f55">llvm::RISCVMCExpr::VK_RISCV_PCREL_LO</a></div><div class="ttdeci">@ VK_RISCV_PCREL_LO</div><div class="ttdef"><b>Definition:</b> <a href="RISCVMCExpr_8h_source.html#l00029">RISCVMCExpr.h:29</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVSubtarget_html"><div class="ttname"><a href="classllvm_1_1RISCVSubtarget.html">llvm::RISCVSubtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="RISCVSubtarget_8h_source.html#l00035">RISCVSubtarget.h:35</a></div></div>
<div class="ttc" id="aSILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html_a4e21760f681d6f97f95c8414e7b83ea5"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">llvm::MachineBasicBlock::getParent</a></div><div class="ttdeci">const MachineFunction * getParent() const</div><div class="ttdoc">Return the MachineFunction containing this basic block.</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00265">MachineBasicBlock.h:265</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVMCExpr_html_a6be127bc7f810a3f4dc182aff79943e6af53e7457e88370f76455f7cf9c525a8f"><div class="ttname"><a href="classllvm_1_1RISCVMCExpr.html#a6be127bc7f810a3f4dc182aff79943e6af53e7457e88370f76455f7cf9c525a8f">llvm::RISCVMCExpr::VK_RISCV_GOT_HI</a></div><div class="ttdeci">@ VK_RISCV_GOT_HI</div><div class="ttdef"><b>Definition:</b> <a href="RISCVMCExpr_8h_source.html#l00031">RISCVMCExpr.h:31</a></div></div>
<div class="ttc" id="aclassllvm_1_1AsmPrinter_html_aa7625af893e242d33b9f182066f59310"><div class="ttname"><a href="classllvm_1_1AsmPrinter.html#aa7625af893e242d33b9f182066f59310">llvm::AsmPrinter::OutContext</a></div><div class="ttdeci">MCContext &amp; OutContext</div><div class="ttdoc">This is the context for the output file that we are streaming.</div><div class="ttdef"><b>Definition:</b> <a href="AsmPrinter_8h_source.html#l00094">AsmPrinter.h:94</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_ac0035d7c1c860501c877c20e6e93297b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">llvm::MachineOperand::getReg</a></div><div class="ttdeci">Register getReg() const</div><div class="ttdoc">getReg - Returns the register number.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00369">MachineOperand.h:369</a></div></div>
<div class="ttc" id="aRISCV_8h_html"><div class="ttname"><a href="RISCV_8h.html">RISCV.h</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVII_html_a5027876e3adc5cd3f3c19a08e20a0f09"><div class="ttname"><a href="namespacellvm_1_1RISCVII.html#a5027876e3adc5cd3f3c19a08e20a0f09">llvm::RISCVII::hasMergeOp</a></div><div class="ttdeci">static bool hasMergeOp(uint64_t TSFlags)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVBaseInfo_8h_source.html#l00160">RISCVBaseInfo.h:160</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00258">MachineFunction.h:258</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_af269b990800f72c7cf535c407e8e639baa1741ad7465d81fb3020b84c390ee49d"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639baa1741ad7465d81fb3020b84c390ee49d">llvm::MachineOperand::MO_JumpTableIndex</a></div><div class="ttdeci">@ MO_JumpTableIndex</div><div class="ttdoc">Address of indexed Jump Table for switch.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00059">MachineOperand.h:59</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCBinaryExpr_html_aa73d498e8575e86dc8ecc84f83e0efa2"><div class="ttname"><a href="classllvm_1_1MCBinaryExpr.html#aa73d498e8575e86dc8ecc84f83e0efa2">llvm::MCBinaryExpr::createAdd</a></div><div class="ttdeci">static const MCBinaryExpr * createAdd(const MCExpr *LHS, const MCExpr *RHS, MCContext &amp;Ctx)</div><div class="ttdef"><b>Definition:</b> <a href="MCExpr_8h_source.html#l00525">MCExpr.h:525</a></div></div>
<div class="ttc" id="aclassllvm_1_1AsmPrinter_html_aaf1bed13d282c41c1e3f0edc89aa9a99"><div class="ttname"><a href="classllvm_1_1AsmPrinter.html#aaf1bed13d282c41c1e3f0edc89aa9a99">llvm::AsmPrinter::GetExternalSymbolSymbol</a></div><div class="ttdeci">MCSymbol * GetExternalSymbolSymbol(StringRef Sym) const</div><div class="ttdoc">Return the MCSymbol for the specified ExternalSymbol.</div><div class="ttdef"><b>Definition:</b> <a href="AsmPrinter_8cpp_source.html#l03678">AsmPrinter.cpp:3678</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a9b48cb80ee1534c2b51d789b673137c1"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a9b48cb80ee1534c2b51d789b673137c1">llvm::MachineOperand::getMBB</a></div><div class="ttdeci">MachineBasicBlock * getMBB() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00571">MachineOperand.h:571</a></div></div>
<div class="ttc" id="aMCAsmInfo_8h_html"><div class="ttname"><a href="MCAsmInfo_8h.html">MCAsmInfo.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1AsmPrinter_html_a6394f827ff52599d99f5dcb5f046efc3"><div class="ttname"><a href="classllvm_1_1AsmPrinter.html#a6394f827ff52599d99f5dcb5f046efc3">llvm::AsmPrinter::GetJTISymbol</a></div><div class="ttdeci">MCSymbol * GetJTISymbol(unsigned JTID, bool isLinkerPrivate=false) const</div><div class="ttdoc">Return the symbol for the specified jump table entry.</div><div class="ttdef"><b>Definition:</b> <a href="AsmPrinter_8cpp_source.html#l03659">AsmPrinter.cpp:3659</a></div></div>
<div class="ttc" id="aSupport_2ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdoc">Marks that the current location is not supposed to be reachable.</div><div class="ttdef"><b>Definition:</b> <a href="Support_2ErrorHandling_8h_source.html#l00143">ErrorHandling.h:143</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCOperand_html_a1005b6b527af4d982305f28b559b709d"><div class="ttname"><a href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">llvm::MCOperand::createReg</a></div><div class="ttdeci">static MCOperand createReg(unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00134">MCInst.h:134</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_af269b990800f72c7cf535c407e8e639ba95566cb4525dab82db8cbbed3d634c23"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639ba95566cb4525dab82db8cbbed3d634c23">llvm::MachineOperand::MO_MachineBasicBlock</a></div><div class="ttdeci">@ MO_MachineBasicBlock</div><div class="ttdoc">MachineBasicBlock reference.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00055">MachineOperand.h:55</a></div></div>
<div class="ttc" id="aRISCVMCInstLower_8cpp_html_a931cec5e0b9faa60b9b6943de522e49b"><div class="ttname"><a href="RISCVMCInstLower_8cpp.html#a931cec5e0b9faa60b9b6943de522e49b">lowerSymbolOperand</a></div><div class="ttdeci">static MCOperand lowerSymbolOperand(const MachineOperand &amp;MO, MCSymbol *Sym, const AsmPrinter &amp;AP)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVMCInstLower_8cpp_source.html#l00029">RISCVMCInstLower.cpp:29</a></div></div>
<div class="ttc" id="aclassllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers.</div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVII_html_a2293eccdf608e085fb8ac28db7b23900a48e6dd53f1fe18894e54b247172b1080"><div class="ttname"><a href="namespacellvm_1_1RISCVII.html#a2293eccdf608e085fb8ac28db7b23900a48e6dd53f1fe18894e54b247172b1080">llvm::RISCVII::MO_PCREL_HI</a></div><div class="ttdeci">@ MO_PCREL_HI</div><div class="ttdef"><b>Definition:</b> <a href="RISCVBaseInfo_8h_source.html#l00223">RISCVBaseInfo.h:223</a></div></div>
<div class="ttc" id="aAArch64SLSHardening_8cpp_html_a5958512eae2979bd2eb383977996a600"><div class="ttname"><a href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a></div><div class="ttdeci">MachineBasicBlock &amp; MBB</div><div class="ttdef"><b>Definition:</b> <a href="AArch64SLSHardening_8cpp_source.html#l00074">AArch64SLSHardening.cpp:74</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVII_html_a2293eccdf608e085fb8ac28db7b23900ae945f0e9c4a00103c349b8b98740ce6b"><div class="ttname"><a href="namespacellvm_1_1RISCVII.html#a2293eccdf608e085fb8ac28db7b23900ae945f0e9c4a00103c349b8b98740ce6b">llvm::RISCVII::MO_TLS_GD_HI</a></div><div class="ttdeci">@ MO_TLS_GD_HI</div><div class="ttdef"><b>Definition:</b> <a href="RISCVBaseInfo_8h_source.html#l00229">RISCVBaseInfo.h:229</a></div></div>
<div class="ttc" id="aclassllvm_1_1AsmPrinter_html_a11dc1e48c7d0e0da77a6d6d377fd391b"><div class="ttname"><a href="classllvm_1_1AsmPrinter.html#a11dc1e48c7d0e0da77a6d6d377fd391b">llvm::AsmPrinter::emitNops</a></div><div class="ttdeci">void emitNops(unsigned N)</div><div class="ttdoc">Emit N NOP instructions.</div><div class="ttdef"><b>Definition:</b> <a href="AsmPrinter_8cpp_source.html#l03607">AsmPrinter.cpp:3607</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_af269b990800f72c7cf535c407e8e639ba9d22ed12eec3e14283ed6a3617d12119"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639ba9d22ed12eec3e14283ed6a3617d12119">llvm::MachineOperand::MO_ExternalSymbol</a></div><div class="ttdeci">@ MO_ExternalSymbol</div><div class="ttdoc">Name of external global symbol.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00060">MachineOperand.h:60</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_aaa68daaf8d7b773d012887c92c2023ce"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#aaa68daaf8d7b773d012887c92c2023ce">llvm::MachineOperand::getIndex</a></div><div class="ttdeci">int getIndex() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00576">MachineOperand.h:576</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInst_html_a5c26b1db954c27889986dba3b310a8e4"><div class="ttname"><a href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">llvm::MCInst::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00198">MCInst.h:198</a></div></div>
<div class="ttc" id="aclassllvm_1_1AsmPrinter_html"><div class="ttname"><a href="classllvm_1_1AsmPrinter.html">llvm::AsmPrinter</a></div><div class="ttdoc">This class is intended to be used as a driving class for all asm writers.</div><div class="ttdef"><b>Definition:</b> <a href="AsmPrinter_8h_source.html#l00084">AsmPrinter.h:84</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCSymbolRefExpr_html_a6a80122686401107aecb1cb750d4a698"><div class="ttname"><a href="classllvm_1_1MCSymbolRefExpr.html#a6a80122686401107aecb1cb750d4a698">llvm::MCSymbolRefExpr::create</a></div><div class="ttdeci">static const MCSymbolRefExpr * create(const MCSymbol *Symbol, MCContext &amp;Ctx)</div><div class="ttdef"><b>Definition:</b> <a href="MCExpr_8h_source.html#l00386">MCExpr.h:386</a></div></div>
<div class="ttc" id="aRISCVMCInstLower_8cpp_html_af3b87eccd7dfd84ba438253014223161"><div class="ttname"><a href="RISCVMCInstLower_8cpp.html#af3b87eccd7dfd84ba438253014223161">lowerRISCVVMachineInstrToMCInst</a></div><div class="ttdeci">static bool lowerRISCVVMachineInstrToMCInst(const MachineInstr *MI, MCInst &amp;OutMI)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVMCInstLower_8cpp_source.html#l00135">RISCVMCInstLower.cpp:135</a></div></div>
<div class="ttc" id="aRISCVSubtarget_8h_html"><div class="ttname"><a href="RISCVSubtarget_8h.html">RISCVSubtarget.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVMCExpr_html_a6be127bc7f810a3f4dc182aff79943e6aa4478c3f29a4ad6e0fe8e721c821c476"><div class="ttname"><a href="classllvm_1_1RISCVMCExpr.html#a6be127bc7f810a3f4dc182aff79943e6aa4478c3f29a4ad6e0fe8e721c821c476">llvm::RISCVMCExpr::VK_RISCV_CALL</a></div><div class="ttdeci">@ VK_RISCV_CALL</div><div class="ttdef"><b>Definition:</b> <a href="RISCVMCExpr_8h_source.html#l00037">RISCVMCExpr.h:37</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a5c795cebe61a68d38beaae776770eeb0"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a5c795cebe61a68d38beaae776770eeb0">llvm::MachineOperand::getSymbolName</a></div><div class="ttdeci">const char * getSymbolName() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00637">MachineOperand.h:637</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVII_html_a2293eccdf608e085fb8ac28db7b23900a6b64eac05d3bc3529543766a56d4b9a4"><div class="ttname"><a href="namespacellvm_1_1RISCVII.html#a2293eccdf608e085fb8ac28db7b23900a6b64eac05d3bc3529543766a56d4b9a4">llvm::RISCVII::MO_PLT</a></div><div class="ttdeci">@ MO_PLT</div><div class="ttdef"><b>Definition:</b> <a href="RISCVBaseInfo_8h_source.html#l00219">RISCVBaseInfo.h:219</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html_ab2147cc6810c7774110ebed17d4a2242"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#ab2147cc6810c7774110ebed17d4a2242">llvm::TargetRegisterInfo::getSubReg</a></div><div class="ttdeci">MCRegister getSubReg(MCRegister Reg, unsigned Idx) const</div><div class="ttdoc">Returns the physical register number of sub-register &quot;Index&quot; for physical register RegNo.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l01149">TargetRegisterInfo.h:1149</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCOperand_html"><div class="ttname"><a href="classllvm_1_1MCOperand.html">llvm::MCOperand</a></div><div class="ttdoc">Instances of this class represent operands of the MCInst class.</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00036">MCInst.h:36</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVII_html_a37a1bcf13a6c2eabcd36153b3abb5800"><div class="ttname"><a href="namespacellvm_1_1RISCVII.html#a37a1bcf13a6c2eabcd36153b3abb5800">llvm::RISCVII::hasDummyMaskOp</a></div><div class="ttdeci">static bool hasDummyMaskOp(uint64_t TSFlags)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVBaseInfo_8h_source.html#l00152">RISCVBaseInfo.h:152</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCSymbolRefExpr_html_a5c463f6352570ee778c35c40949c4985a01bc6396c4d841a7ea268c3cbf62d3b3"><div class="ttname"><a href="classllvm_1_1MCSymbolRefExpr.html#a5c463f6352570ee778c35c40949c4985a01bc6396c4d841a7ea268c3cbf62d3b3">llvm::MCSymbolRefExpr::VK_None</a></div><div class="ttdeci">@ VK_None</div><div class="ttdef"><b>Definition:</b> <a href="MCExpr_8h_source.html#l00195">MCExpr.h:195</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_af269b990800f72c7cf535c407e8e639ba48257b48932e88a230caff68469fd9f6"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639ba48257b48932e88a230caff68469fd9f6">llvm::MachineOperand::MO_RegisterMask</a></div><div class="ttdeci">@ MO_RegisterMask</div><div class="ttdoc">Mask of preserved registers.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00063">MachineOperand.h:63</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVMCExpr_html_a6be127bc7f810a3f4dc182aff79943e6a7f0a2ade0160be4082351dd594bfab25"><div class="ttname"><a href="classllvm_1_1RISCVMCExpr.html#a6be127bc7f810a3f4dc182aff79943e6a7f0a2ade0160be4082351dd594bfab25">llvm::RISCVMCExpr::VK_RISCV_CALL_PLT</a></div><div class="ttdeci">@ VK_RISCV_CALL_PLT</div><div class="ttdef"><b>Definition:</b> <a href="RISCVMCExpr_8h_source.html#l00038">RISCVMCExpr.h:38</a></div></div>
<div class="ttc" id="araw__ostream_8h_html"><div class="ttname"><a href="raw__ostream_8h.html">raw_ostream.h</a></div></div>
<div class="ttc" id="aMCExpr_8h_html"><div class="ttname"><a href="MCExpr_8h.html">MCExpr.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCExpr_html"><div class="ttname"><a href="classllvm_1_1MCExpr.html">llvm::MCExpr</a></div><div class="ttdoc">Base class for the full range of assembler expressions which are needed for parsing.</div><div class="ttdef"><b>Definition:</b> <a href="MCExpr_8h_source.html#l00035">MCExpr.h:35</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_af269b990800f72c7cf535c407e8e639ba0d4fd3b1a2d5d46d77b66d5a35783580"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639ba0d4fd3b1a2d5d46d77b66d5a35783580">llvm::MachineOperand::MO_ConstantPoolIndex</a></div><div class="ttdeci">@ MO_ConstantPoolIndex</div><div class="ttdoc">Address of indexed Constant in Constant Pool.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00057">MachineOperand.h:57</a></div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 7 2023 10:16:47 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
