# Generated by Yosys 0.4 (git sha1 d5aa0ee, i686-pc-mingw32-gcc 4.8.1 -Os)
autoidx 61
attribute \src "and2.v:1"
module \and2
  wire $abc$53$n4
  wire $abc$53$n5
  attribute \src "and2.v:3"
  wire input 2 \a
  attribute \src "and2.v:3"
  wire input 3 \b
  attribute \src "and2.v:2"
  wire output 1 \f
  cell \NOT $abc$53$auto$blifparse.cc:132:abc_parse_blif$54
    connect \A \a
    connect \Y $abc$53$n4
  end
  cell \NOT $abc$53$auto$blifparse.cc:132:abc_parse_blif$55
    connect \A \b
    connect \Y $abc$53$n5
  end
  cell \NOR $abc$53$auto$blifparse.cc:132:abc_parse_blif$56
    connect \A $abc$53$n5
    connect \B $abc$53$n4
    connect \Y \f
  end
end
attribute \blackbox 1
module \NOT
  wire input 1 \A
  wire output 2 \Y
end
attribute \blackbox 1
module \NAND
  wire input 1 \A
  wire input 2 \B
  wire output 3 \Y
end
attribute \blackbox 1
module \NOR
  wire input 1 \A
  wire input 2 \B
  wire output 3 \Y
end
attribute \blackbox 1
module \DFF
  wire input 1 \C
  wire input 2 \D
  wire output 3 \Q
end
