#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Thu May 14 15:25:38 2020
# Process ID: 1408
# Current directory: C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-II-Encrypt/ROLLO-II-Encrypt.runs/synth_1
# Command line: vivado.exe -log ROLLO_II_Encrypt.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ROLLO_II_Encrypt.tcl
# Log file: C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-II-Encrypt/ROLLO-II-Encrypt.runs/synth_1/ROLLO_II_Encrypt.vds
# Journal file: C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-II-Encrypt/ROLLO-II-Encrypt.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source ROLLO_II_Encrypt.tcl -notrace
Command: synth_design -top ROLLO_II_Encrypt -part xc7a200tsbv484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15612 
WARNING: [Synth 8-2507] parameter declaration becomes local in K_Gen_Ctrl with formal parameter declaration list [C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-II-Encrypt/Verilog/K_Gen_Ctrl.v:69]
WARNING: [Synth 8-2507] parameter declaration becomes local in c_Gen_Ctrl with formal parameter declaration list [C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-II-Encrypt/Verilog/c_Gen_Ctrl.v:48]
WARNING: [Synth 8-2507] parameter declaration becomes local in c_Gen_Ctrl with formal parameter declaration list [C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-II-Encrypt/Verilog/c_Gen_Ctrl.v:62]
WARNING: [Synth 8-1102] /* in comment [C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-II-Encrypt/Verilog/RNG/f_permutation_200.v:17]
WARNING: [Synth 8-2507] parameter declaration becomes local in gf2m_mul with formal parameter declaration list [C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-II-Encrypt/Verilog/GF2mZ Arithmetic/gf2m_mul.v:15]
WARNING: [Synth 8-2507] parameter declaration becomes local in gf2m_mul with formal parameter declaration list [C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-II-Encrypt/Verilog/GF2mZ Arithmetic/gf2m_mul.v:16]
WARNING: [Synth 8-2507] parameter declaration becomes local in gf2mz_top with formal parameter declaration list [C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-II-Encrypt/Verilog/GF2mZ Arithmetic/gf2mz_top.v:52]
WARNING: [Synth 8-2507] parameter declaration becomes local in keccak with formal parameter declaration list [C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-II-Encrypt/Verilog/SHA3/keccak.v:30]
WARNING: [Synth 8-2507] parameter declaration becomes local in keccak with formal parameter declaration list [C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-II-Encrypt/Verilog/SHA3/keccak.v:31]
WARNING: [Synth 8-2507] parameter declaration becomes local in mul_ctrl with formal parameter declaration list [C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-II-Encrypt/Verilog/GF2mZ Arithmetic/mul_ctrl.v:147]
WARNING: [Synth 8-2507] parameter declaration becomes local in padder with formal parameter declaration list [C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-II-Encrypt/Verilog/SHA3/padder.v:30]
WARNING: [Synth 8-2507] parameter declaration becomes local in padder with formal parameter declaration list [C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-II-Encrypt/Verilog/SHA3/padder.v:31]
WARNING: [Synth 8-2507] parameter declaration becomes local in padder with formal parameter declaration list [C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-II-Encrypt/Verilog/SHA3/padder.v:32]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 424.340 ; gain = 112.152
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ROLLO_II_Encrypt' [C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-II-Encrypt/Verilog/encrypt_top.v:4]
	Parameter n bound to: 149 - type: integer 
	Parameter m bound to: 83 - type: integer 
	Parameter r bound to: 5 - type: integer 
	Parameter d bound to: 8 - type: integer 
	Parameter digit bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'K_Gen_Ctrl' [C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-II-Encrypt/Verilog/K_Gen_Ctrl.v:4]
	Parameter n bound to: 149 - type: integer 
	Parameter m bound to: 83 - type: integer 
	Parameter r bound to: 5 - type: integer 
	Parameter d bound to: 8 - type: integer 
	Parameter digit bound to: 5 - type: integer 
	Parameter INIT bound to: 3'b000 
	Parameter RNG bound to: 3'b001 
	Parameter E bound to: 3'b010 
	Parameter GS bound to: 3'b011 
	Parameter E_rref bound to: 3'b100 
	Parameter SHA3 bound to: 3'b101 
WARNING: [Synth 8-3848] Net done in module/entity K_Gen_Ctrl does not have driver. [C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-II-Encrypt/Verilog/K_Gen_Ctrl.v:8]
INFO: [Synth 8-6155] done synthesizing module 'K_Gen_Ctrl' (1#1) [C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-II-Encrypt/Verilog/K_Gen_Ctrl.v:4]
INFO: [Synth 8-6157] synthesizing module 'RegFiles' [C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-II-Encrypt/Verilog/RegFiles.v:4]
	Parameter n bound to: 149 - type: integer 
	Parameter m bound to: 83 - type: integer 
	Parameter r bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* srl_style = "register" *) [C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-II-Encrypt/Verilog/RegFiles.v:17]
INFO: [Synth 8-6155] done synthesizing module 'RegFiles' (2#1) [C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-II-Encrypt/Verilog/RegFiles.v:4]
INFO: [Synth 8-6157] synthesizing module 'comb_SA' [C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-II-Encrypt/Verilog/Gaussian Elimination/comb_SA.v:1]
	Parameter DAT_W bound to: 83 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'processor_AB' [C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-II-Encrypt/Verilog/Gaussian Elimination/node.v:2]
INFO: [Synth 8-6155] done synthesizing module 'processor_AB' (3#1) [C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-II-Encrypt/Verilog/Gaussian Elimination/node.v:2]
INFO: [Synth 8-6155] done synthesizing module 'comb_SA' (4#1) [C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-II-Encrypt/Verilog/Gaussian Elimination/comb_SA.v:1]
INFO: [Synth 8-6157] synthesizing module 'prng' [C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-II-Encrypt/Verilog/RNG/prng.v:28]
	Parameter n bound to: 149 - type: integer 
	Parameter m bound to: 83 - type: integer 
	Parameter r bound to: 5 - type: integer 
	Parameter d bound to: 8 - type: integer 
	Parameter digit bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'f_permutation_200' [C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-II-Encrypt/Verilog/RNG/f_permutation_200.v:19]
INFO: [Synth 8-6157] synthesizing module 'rconst_200' [C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-II-Encrypt/Verilog/RNG/rconst_200.v:18]
INFO: [Synth 8-6155] done synthesizing module 'rconst_200' (5#1) [C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-II-Encrypt/Verilog/RNG/rconst_200.v:18]
INFO: [Synth 8-6157] synthesizing module 'round_200' [C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-II-Encrypt/Verilog/RNG/round_200.v:25]
INFO: [Synth 8-6155] done synthesizing module 'round_200' (6#1) [C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-II-Encrypt/Verilog/RNG/round_200.v:25]
INFO: [Synth 8-6155] done synthesizing module 'f_permutation_200' (7#1) [C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-II-Encrypt/Verilog/RNG/f_permutation_200.v:19]
INFO: [Synth 8-6155] done synthesizing module 'prng' (8#1) [C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-II-Encrypt/Verilog/RNG/prng.v:28]
INFO: [Synth 8-6157] synthesizing module 'keccak' [C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-II-Encrypt/Verilog/SHA3/keccak.v:28]
	Parameter n bound to: 149 - type: integer 
	Parameter m bound to: 83 - type: integer 
	Parameter r bound to: 5 - type: integer 
	Parameter d bound to: 8 - type: integer 
	Parameter digit bound to: 1 - type: integer 
	Parameter WIDTH bound to: 83 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'padder' [C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-II-Encrypt/Verilog/SHA3/padder.v:21]
	Parameter n bound to: 149 - type: integer 
	Parameter m bound to: 83 - type: integer 
	Parameter digit bound to: 1 - type: integer 
	Parameter PAD_W bound to: 493 - type: integer 
	Parameter LAST_DIGIT bound to: 1 - type: integer 
	Parameter NUM_BYTES bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'padder' (9#1) [C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-II-Encrypt/Verilog/SHA3/padder.v:21]
INFO: [Synth 8-6157] synthesizing module 'f_permutation' [C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-II-Encrypt/Verilog/SHA3/f_permutation.v:19]
INFO: [Synth 8-6157] synthesizing module 'rconst' [C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-II-Encrypt/Verilog/SHA3/rconst.v:18]
INFO: [Synth 8-6155] done synthesizing module 'rconst' (10#1) [C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-II-Encrypt/Verilog/SHA3/rconst.v:18]
INFO: [Synth 8-6157] synthesizing module 'round' [C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-II-Encrypt/Verilog/SHA3/round.v:25]
INFO: [Synth 8-6155] done synthesizing module 'round' (11#1) [C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-II-Encrypt/Verilog/SHA3/round.v:25]
INFO: [Synth 8-6155] done synthesizing module 'f_permutation' (12#1) [C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-II-Encrypt/Verilog/SHA3/f_permutation.v:19]
INFO: [Synth 8-6155] done synthesizing module 'keccak' (13#1) [C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-II-Encrypt/Verilog/SHA3/keccak.v:28]
INFO: [Synth 8-6157] synthesizing module 'c_Gen_Ctrl' [C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-II-Encrypt/Verilog/c_Gen_Ctrl.v:4]
	Parameter n bound to: 149 - type: integer 
	Parameter m bound to: 83 - type: integer 
	Parameter r bound to: 5 - type: integer 
	Parameter d bound to: 8 - type: integer 
	Parameter digit bound to: 5 - type: integer 
	Parameter rnd_num bound to: 19 - type: integer 
	Parameter INIT bound to: 3'b000 
	Parameter BASE bound to: 3'b001 
	Parameter OTHERS bound to: 3'b010 
	Parameter MUL bound to: 3'b011 
	Parameter ADD bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-II-Encrypt/Verilog/c_Gen_Ctrl.v:121]
INFO: [Synth 8-6155] done synthesizing module 'c_Gen_Ctrl' (14#1) [C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-II-Encrypt/Verilog/c_Gen_Ctrl.v:4]
INFO: [Synth 8-6157] synthesizing module 'gf2mz_top' [C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-II-Encrypt/Verilog/GF2mZ Arithmetic/gf2mz_top.v:25]
	Parameter n bound to: 149 - type: integer 
	Parameter m bound to: 83 - type: integer 
	Parameter d bound to: 5 - type: integer 
	Parameter WIDTH bound to: 415 - type: integer 
	Parameter DEPTH bound to: 30 - type: integer 
	Parameter DELAY bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'gf2m_mul' [C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-II-Encrypt/Verilog/GF2mZ Arithmetic/gf2m_mul.v:5]
	Parameter WIDTH bound to: 83 - type: integer 
	Parameter k3 bound to: 7 - type: integer 
	Parameter k2 bound to: 4 - type: integer 
	Parameter k1 bound to: 2 - type: integer 
	Parameter d bound to: 16 - type: integer 
	Parameter DIGIT_N bound to: 6 - type: integer 
	Parameter WIDTH_A bound to: 96 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'shift_x_by_i' [C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-II-Encrypt/Verilog/GF2mZ Arithmetic/gf2m_mul.v:315]
	Parameter WIDTH bound to: 83 - type: integer 
	Parameter k3 bound to: 7 - type: integer 
	Parameter k2 bound to: 4 - type: integer 
	Parameter k1 bound to: 2 - type: integer 
	Parameter i bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_x_by_i' (15#1) [C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-II-Encrypt/Verilog/GF2mZ Arithmetic/gf2m_mul.v:315]
INFO: [Synth 8-6157] synthesizing module 'shift_x_by_i__parameterized0' [C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-II-Encrypt/Verilog/GF2mZ Arithmetic/gf2m_mul.v:315]
	Parameter WIDTH bound to: 83 - type: integer 
	Parameter k3 bound to: 7 - type: integer 
	Parameter k2 bound to: 4 - type: integer 
	Parameter k1 bound to: 2 - type: integer 
	Parameter i bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_x_by_i__parameterized0' (15#1) [C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-II-Encrypt/Verilog/GF2mZ Arithmetic/gf2m_mul.v:315]
INFO: [Synth 8-6157] synthesizing module 'shift_x_by_i__parameterized1' [C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-II-Encrypt/Verilog/GF2mZ Arithmetic/gf2m_mul.v:315]
	Parameter WIDTH bound to: 83 - type: integer 
	Parameter k3 bound to: 7 - type: integer 
	Parameter k2 bound to: 4 - type: integer 
	Parameter k1 bound to: 2 - type: integer 
	Parameter i bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_x_by_i__parameterized1' (15#1) [C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-II-Encrypt/Verilog/GF2mZ Arithmetic/gf2m_mul.v:315]
INFO: [Synth 8-6157] synthesizing module 'shift_x_by_i__parameterized2' [C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-II-Encrypt/Verilog/GF2mZ Arithmetic/gf2m_mul.v:315]
	Parameter WIDTH bound to: 83 - type: integer 
	Parameter k3 bound to: 7 - type: integer 
	Parameter k2 bound to: 4 - type: integer 
	Parameter k1 bound to: 2 - type: integer 
	Parameter i bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_x_by_i__parameterized2' (15#1) [C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-II-Encrypt/Verilog/GF2mZ Arithmetic/gf2m_mul.v:315]
INFO: [Synth 8-6157] synthesizing module 'shift_x_by_i__parameterized3' [C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-II-Encrypt/Verilog/GF2mZ Arithmetic/gf2m_mul.v:315]
	Parameter WIDTH bound to: 83 - type: integer 
	Parameter k3 bound to: 7 - type: integer 
	Parameter k2 bound to: 4 - type: integer 
	Parameter k1 bound to: 2 - type: integer 
	Parameter i bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_x_by_i__parameterized3' (15#1) [C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-II-Encrypt/Verilog/GF2mZ Arithmetic/gf2m_mul.v:315]
INFO: [Synth 8-6157] synthesizing module 'shift_x_by_i__parameterized4' [C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-II-Encrypt/Verilog/GF2mZ Arithmetic/gf2m_mul.v:315]
	Parameter WIDTH bound to: 83 - type: integer 
	Parameter k3 bound to: 7 - type: integer 
	Parameter k2 bound to: 4 - type: integer 
	Parameter k1 bound to: 2 - type: integer 
	Parameter i bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_x_by_i__parameterized4' (15#1) [C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-II-Encrypt/Verilog/GF2mZ Arithmetic/gf2m_mul.v:315]
INFO: [Synth 8-6157] synthesizing module 'shift_x_by_i__parameterized5' [C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-II-Encrypt/Verilog/GF2mZ Arithmetic/gf2m_mul.v:315]
	Parameter WIDTH bound to: 83 - type: integer 
	Parameter k3 bound to: 7 - type: integer 
	Parameter k2 bound to: 4 - type: integer 
	Parameter k1 bound to: 2 - type: integer 
	Parameter i bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_x_by_i__parameterized5' (15#1) [C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-II-Encrypt/Verilog/GF2mZ Arithmetic/gf2m_mul.v:315]
INFO: [Synth 8-6157] synthesizing module 'shift_x_by_i__parameterized6' [C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-II-Encrypt/Verilog/GF2mZ Arithmetic/gf2m_mul.v:315]
	Parameter WIDTH bound to: 83 - type: integer 
	Parameter k3 bound to: 7 - type: integer 
	Parameter k2 bound to: 4 - type: integer 
	Parameter k1 bound to: 2 - type: integer 
	Parameter i bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_x_by_i__parameterized6' (15#1) [C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-II-Encrypt/Verilog/GF2mZ Arithmetic/gf2m_mul.v:315]
INFO: [Synth 8-6157] synthesizing module 'shift_x_by_i__parameterized7' [C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-II-Encrypt/Verilog/GF2mZ Arithmetic/gf2m_mul.v:315]
	Parameter WIDTH bound to: 83 - type: integer 
	Parameter k3 bound to: 7 - type: integer 
	Parameter k2 bound to: 4 - type: integer 
	Parameter k1 bound to: 2 - type: integer 
	Parameter i bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_x_by_i__parameterized7' (15#1) [C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-II-Encrypt/Verilog/GF2mZ Arithmetic/gf2m_mul.v:315]
INFO: [Synth 8-6157] synthesizing module 'shift_x_by_i__parameterized8' [C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-II-Encrypt/Verilog/GF2mZ Arithmetic/gf2m_mul.v:315]
	Parameter WIDTH bound to: 83 - type: integer 
	Parameter k3 bound to: 7 - type: integer 
	Parameter k2 bound to: 4 - type: integer 
	Parameter k1 bound to: 2 - type: integer 
	Parameter i bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_x_by_i__parameterized8' (15#1) [C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-II-Encrypt/Verilog/GF2mZ Arithmetic/gf2m_mul.v:315]
INFO: [Synth 8-6157] synthesizing module 'shift_x_by_i__parameterized9' [C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-II-Encrypt/Verilog/GF2mZ Arithmetic/gf2m_mul.v:315]
	Parameter WIDTH bound to: 83 - type: integer 
	Parameter k3 bound to: 7 - type: integer 
	Parameter k2 bound to: 4 - type: integer 
	Parameter k1 bound to: 2 - type: integer 
	Parameter i bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_x_by_i__parameterized9' (15#1) [C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-II-Encrypt/Verilog/GF2mZ Arithmetic/gf2m_mul.v:315]
INFO: [Synth 8-6157] synthesizing module 'shift_x_by_i__parameterized10' [C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-II-Encrypt/Verilog/GF2mZ Arithmetic/gf2m_mul.v:315]
	Parameter WIDTH bound to: 83 - type: integer 
	Parameter k3 bound to: 7 - type: integer 
	Parameter k2 bound to: 4 - type: integer 
	Parameter k1 bound to: 2 - type: integer 
	Parameter i bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_x_by_i__parameterized10' (15#1) [C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-II-Encrypt/Verilog/GF2mZ Arithmetic/gf2m_mul.v:315]
INFO: [Synth 8-6157] synthesizing module 'shift_x_by_i__parameterized11' [C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-II-Encrypt/Verilog/GF2mZ Arithmetic/gf2m_mul.v:315]
	Parameter WIDTH bound to: 83 - type: integer 
	Parameter k3 bound to: 7 - type: integer 
	Parameter k2 bound to: 4 - type: integer 
	Parameter k1 bound to: 2 - type: integer 
	Parameter i bound to: 13 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_x_by_i__parameterized11' (15#1) [C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-II-Encrypt/Verilog/GF2mZ Arithmetic/gf2m_mul.v:315]
INFO: [Synth 8-6157] synthesizing module 'shift_x_by_i__parameterized12' [C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-II-Encrypt/Verilog/GF2mZ Arithmetic/gf2m_mul.v:315]
	Parameter WIDTH bound to: 83 - type: integer 
	Parameter k3 bound to: 7 - type: integer 
	Parameter k2 bound to: 4 - type: integer 
	Parameter k1 bound to: 2 - type: integer 
	Parameter i bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_x_by_i__parameterized12' (15#1) [C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-II-Encrypt/Verilog/GF2mZ Arithmetic/gf2m_mul.v:315]
INFO: [Synth 8-6157] synthesizing module 'shift_x_by_i__parameterized13' [C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-II-Encrypt/Verilog/GF2mZ Arithmetic/gf2m_mul.v:315]
	Parameter WIDTH bound to: 83 - type: integer 
	Parameter k3 bound to: 7 - type: integer 
	Parameter k2 bound to: 4 - type: integer 
	Parameter k1 bound to: 2 - type: integer 
	Parameter i bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_x_by_i__parameterized13' (15#1) [C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-II-Encrypt/Verilog/GF2mZ Arithmetic/gf2m_mul.v:315]
INFO: [Synth 8-6157] synthesizing module 'shift_x_by_i__parameterized14' [C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-II-Encrypt/Verilog/GF2mZ Arithmetic/gf2m_mul.v:315]
	Parameter WIDTH bound to: 83 - type: integer 
	Parameter k3 bound to: 7 - type: integer 
	Parameter k2 bound to: 4 - type: integer 
	Parameter k1 bound to: 2 - type: integer 
	Parameter i bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_x_by_i__parameterized14' (15#1) [C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-II-Encrypt/Verilog/GF2mZ Arithmetic/gf2m_mul.v:315]
INFO: [Synth 8-6155] done synthesizing module 'gf2m_mul' (16#1) [C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-II-Encrypt/Verilog/GF2mZ Arithmetic/gf2m_mul.v:5]
INFO: [Synth 8-6157] synthesizing module 'mul_ctrl' [C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-II-Encrypt/Verilog/GF2mZ Arithmetic/mul_ctrl.v:24]
	Parameter WIDTH bound to: 415 - type: integer 
	Parameter DEPTH bound to: 30 - type: integer 
	Parameter m bound to: 83 - type: integer 
	Parameter d bound to: 5 - type: integer 
	Parameter DELAY bound to: 7 - type: integer 
	Parameter INIT bound to: 3'b000 
	Parameter PRE bound to: 3'b001 
	Parameter MUL bound to: 3'b010 
	Parameter POST bound to: 3'b011 
INFO: [Synth 8-6155] done synthesizing module 'mul_ctrl' (17#1) [C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-II-Encrypt/Verilog/GF2mZ Arithmetic/mul_ctrl.v:24]
INFO: [Synth 8-6155] done synthesizing module 'gf2mz_top' (18#1) [C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-II-Encrypt/Verilog/GF2mZ Arithmetic/gf2mz_top.v:25]
INFO: [Synth 8-6157] synthesizing module 'mem_sp' [C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-II-Encrypt/Verilog/mem_sp.v:11]
	Parameter WIDTH bound to: 83 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter FILE bound to: (null) - type: string 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-II-Encrypt/Verilog/mem_sp.v:20]
INFO: [Synth 8-6155] done synthesizing module 'mem_sp' (19#1) [C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-II-Encrypt/Verilog/mem_sp.v:11]
INFO: [Synth 8-6157] synthesizing module 'mem_sp__parameterized0' [C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-II-Encrypt/Verilog/mem_sp.v:11]
	Parameter WIDTH bound to: 415 - type: integer 
	Parameter DEPTH bound to: 30 - type: integer 
	Parameter FILE bound to: (null) - type: string 
INFO: [Synth 8-6155] done synthesizing module 'mem_sp__parameterized0' (19#1) [C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-II-Encrypt/Verilog/mem_sp.v:11]
INFO: [Synth 8-6157] synthesizing module 'mem_sp__parameterized1' [C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-II-Encrypt/Verilog/mem_sp.v:11]
	Parameter WIDTH bound to: 415 - type: integer 
	Parameter DEPTH bound to: 30 - type: integer 
	Parameter FILE bound to: ../../../../Verilog/mem_e2.txt - type: string 
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '../../../../Verilog/mem_e2.txt'; please make sure the file is added to project and has read permission, ignoring [C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-II-Encrypt/Verilog/mem_sp.v:30]
INFO: [Synth 8-6155] done synthesizing module 'mem_sp__parameterized1' (19#1) [C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-II-Encrypt/Verilog/mem_sp.v:11]
INFO: [Synth 8-6157] synthesizing module 'mem_dp' [C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-II-Encrypt/Verilog/mem_dp.v:11]
	Parameter WIDTH bound to: 415 - type: integer 
	Parameter DEPTH bound to: 30 - type: integer 
	Parameter FILE bound to: ../../../../Verilog/mem_h.txt - type: string 
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '../../../../Verilog/mem_h.txt'; please make sure the file is added to project and has read permission, ignoring [C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-II-Encrypt/Verilog/mem_dp.v:37]
INFO: [Synth 8-6155] done synthesizing module 'mem_dp' (20#1) [C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-II-Encrypt/Verilog/mem_dp.v:11]
INFO: [Synth 8-6155] done synthesizing module 'ROLLO_II_Encrypt' (21#1) [C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-II-Encrypt/Verilog/encrypt_top.v:4]
WARNING: [Synth 8-3331] design c_Gen_Ctrl has unconnected port e2_din[414]
WARNING: [Synth 8-3331] design c_Gen_Ctrl has unconnected port e2_din[413]
WARNING: [Synth 8-3331] design c_Gen_Ctrl has unconnected port e2_din[412]
WARNING: [Synth 8-3331] design c_Gen_Ctrl has unconnected port e2_din[411]
WARNING: [Synth 8-3331] design c_Gen_Ctrl has unconnected port e2_din[410]
WARNING: [Synth 8-3331] design c_Gen_Ctrl has unconnected port e2_din[409]
WARNING: [Synth 8-3331] design c_Gen_Ctrl has unconnected port e2_din[408]
WARNING: [Synth 8-3331] design c_Gen_Ctrl has unconnected port e2_din[407]
WARNING: [Synth 8-3331] design c_Gen_Ctrl has unconnected port e2_din[406]
WARNING: [Synth 8-3331] design c_Gen_Ctrl has unconnected port e2_din[405]
WARNING: [Synth 8-3331] design c_Gen_Ctrl has unconnected port e2_din[404]
WARNING: [Synth 8-3331] design c_Gen_Ctrl has unconnected port e2_din[403]
WARNING: [Synth 8-3331] design c_Gen_Ctrl has unconnected port e2_din[402]
WARNING: [Synth 8-3331] design c_Gen_Ctrl has unconnected port e2_din[401]
WARNING: [Synth 8-3331] design c_Gen_Ctrl has unconnected port e2_din[400]
WARNING: [Synth 8-3331] design c_Gen_Ctrl has unconnected port e2_din[399]
WARNING: [Synth 8-3331] design c_Gen_Ctrl has unconnected port e2_din[398]
WARNING: [Synth 8-3331] design c_Gen_Ctrl has unconnected port e2_din[397]
WARNING: [Synth 8-3331] design c_Gen_Ctrl has unconnected port e2_din[396]
WARNING: [Synth 8-3331] design c_Gen_Ctrl has unconnected port e2_din[395]
WARNING: [Synth 8-3331] design c_Gen_Ctrl has unconnected port e2_din[394]
WARNING: [Synth 8-3331] design c_Gen_Ctrl has unconnected port e2_din[393]
WARNING: [Synth 8-3331] design c_Gen_Ctrl has unconnected port e2_din[392]
WARNING: [Synth 8-3331] design c_Gen_Ctrl has unconnected port e2_din[391]
WARNING: [Synth 8-3331] design c_Gen_Ctrl has unconnected port e2_din[390]
WARNING: [Synth 8-3331] design c_Gen_Ctrl has unconnected port e2_din[389]
WARNING: [Synth 8-3331] design c_Gen_Ctrl has unconnected port e2_din[388]
WARNING: [Synth 8-3331] design c_Gen_Ctrl has unconnected port e2_din[387]
WARNING: [Synth 8-3331] design c_Gen_Ctrl has unconnected port e2_din[386]
WARNING: [Synth 8-3331] design c_Gen_Ctrl has unconnected port e2_din[385]
WARNING: [Synth 8-3331] design c_Gen_Ctrl has unconnected port e2_din[384]
WARNING: [Synth 8-3331] design c_Gen_Ctrl has unconnected port e2_din[383]
WARNING: [Synth 8-3331] design c_Gen_Ctrl has unconnected port e2_din[382]
WARNING: [Synth 8-3331] design c_Gen_Ctrl has unconnected port e2_din[381]
WARNING: [Synth 8-3331] design c_Gen_Ctrl has unconnected port e2_din[380]
WARNING: [Synth 8-3331] design c_Gen_Ctrl has unconnected port e2_din[379]
WARNING: [Synth 8-3331] design c_Gen_Ctrl has unconnected port e2_din[378]
WARNING: [Synth 8-3331] design c_Gen_Ctrl has unconnected port e2_din[377]
WARNING: [Synth 8-3331] design c_Gen_Ctrl has unconnected port e2_din[376]
WARNING: [Synth 8-3331] design c_Gen_Ctrl has unconnected port e2_din[375]
WARNING: [Synth 8-3331] design c_Gen_Ctrl has unconnected port e2_din[374]
WARNING: [Synth 8-3331] design c_Gen_Ctrl has unconnected port e2_din[373]
WARNING: [Synth 8-3331] design c_Gen_Ctrl has unconnected port e2_din[372]
WARNING: [Synth 8-3331] design c_Gen_Ctrl has unconnected port e2_din[371]
WARNING: [Synth 8-3331] design c_Gen_Ctrl has unconnected port e2_din[370]
WARNING: [Synth 8-3331] design c_Gen_Ctrl has unconnected port e2_din[369]
WARNING: [Synth 8-3331] design c_Gen_Ctrl has unconnected port e2_din[368]
WARNING: [Synth 8-3331] design c_Gen_Ctrl has unconnected port e2_din[367]
WARNING: [Synth 8-3331] design c_Gen_Ctrl has unconnected port e2_din[366]
WARNING: [Synth 8-3331] design c_Gen_Ctrl has unconnected port e2_din[365]
WARNING: [Synth 8-3331] design c_Gen_Ctrl has unconnected port e2_din[364]
WARNING: [Synth 8-3331] design c_Gen_Ctrl has unconnected port e2_din[363]
WARNING: [Synth 8-3331] design c_Gen_Ctrl has unconnected port e2_din[362]
WARNING: [Synth 8-3331] design c_Gen_Ctrl has unconnected port e2_din[361]
WARNING: [Synth 8-3331] design c_Gen_Ctrl has unconnected port e2_din[360]
WARNING: [Synth 8-3331] design c_Gen_Ctrl has unconnected port e2_din[359]
WARNING: [Synth 8-3331] design c_Gen_Ctrl has unconnected port e2_din[358]
WARNING: [Synth 8-3331] design c_Gen_Ctrl has unconnected port e2_din[357]
WARNING: [Synth 8-3331] design c_Gen_Ctrl has unconnected port e2_din[356]
WARNING: [Synth 8-3331] design c_Gen_Ctrl has unconnected port e2_din[355]
WARNING: [Synth 8-3331] design c_Gen_Ctrl has unconnected port e2_din[354]
WARNING: [Synth 8-3331] design c_Gen_Ctrl has unconnected port e2_din[353]
WARNING: [Synth 8-3331] design c_Gen_Ctrl has unconnected port e2_din[352]
WARNING: [Synth 8-3331] design c_Gen_Ctrl has unconnected port e2_din[351]
WARNING: [Synth 8-3331] design c_Gen_Ctrl has unconnected port e2_din[350]
WARNING: [Synth 8-3331] design c_Gen_Ctrl has unconnected port e2_din[349]
WARNING: [Synth 8-3331] design c_Gen_Ctrl has unconnected port e2_din[348]
WARNING: [Synth 8-3331] design c_Gen_Ctrl has unconnected port e2_din[347]
WARNING: [Synth 8-3331] design c_Gen_Ctrl has unconnected port e2_din[346]
WARNING: [Synth 8-3331] design c_Gen_Ctrl has unconnected port e2_din[345]
WARNING: [Synth 8-3331] design c_Gen_Ctrl has unconnected port e2_din[344]
WARNING: [Synth 8-3331] design c_Gen_Ctrl has unconnected port e2_din[343]
WARNING: [Synth 8-3331] design c_Gen_Ctrl has unconnected port e2_din[342]
WARNING: [Synth 8-3331] design c_Gen_Ctrl has unconnected port e2_din[341]
WARNING: [Synth 8-3331] design c_Gen_Ctrl has unconnected port e2_din[340]
WARNING: [Synth 8-3331] design c_Gen_Ctrl has unconnected port e2_din[339]
WARNING: [Synth 8-3331] design c_Gen_Ctrl has unconnected port e2_din[338]
WARNING: [Synth 8-3331] design c_Gen_Ctrl has unconnected port e2_din[337]
WARNING: [Synth 8-3331] design c_Gen_Ctrl has unconnected port e2_din[336]
WARNING: [Synth 8-3331] design c_Gen_Ctrl has unconnected port e2_din[335]
WARNING: [Synth 8-3331] design c_Gen_Ctrl has unconnected port e2_din[334]
WARNING: [Synth 8-3331] design c_Gen_Ctrl has unconnected port e2_din[333]
WARNING: [Synth 8-3331] design c_Gen_Ctrl has unconnected port e2_din[332]
WARNING: [Synth 8-3331] design c_Gen_Ctrl has unconnected port e2_din[331]
WARNING: [Synth 8-3331] design c_Gen_Ctrl has unconnected port e2_din[330]
WARNING: [Synth 8-3331] design c_Gen_Ctrl has unconnected port e2_din[329]
WARNING: [Synth 8-3331] design c_Gen_Ctrl has unconnected port e2_din[328]
WARNING: [Synth 8-3331] design c_Gen_Ctrl has unconnected port e2_din[327]
WARNING: [Synth 8-3331] design c_Gen_Ctrl has unconnected port e2_din[326]
WARNING: [Synth 8-3331] design c_Gen_Ctrl has unconnected port e2_din[325]
WARNING: [Synth 8-3331] design c_Gen_Ctrl has unconnected port e2_din[324]
WARNING: [Synth 8-3331] design c_Gen_Ctrl has unconnected port e2_din[323]
WARNING: [Synth 8-3331] design c_Gen_Ctrl has unconnected port e2_din[322]
WARNING: [Synth 8-3331] design c_Gen_Ctrl has unconnected port e2_din[321]
WARNING: [Synth 8-3331] design c_Gen_Ctrl has unconnected port e2_din[320]
WARNING: [Synth 8-3331] design c_Gen_Ctrl has unconnected port e2_din[319]
WARNING: [Synth 8-3331] design c_Gen_Ctrl has unconnected port e2_din[318]
WARNING: [Synth 8-3331] design c_Gen_Ctrl has unconnected port e2_din[317]
WARNING: [Synth 8-3331] design c_Gen_Ctrl has unconnected port e2_din[316]
WARNING: [Synth 8-3331] design c_Gen_Ctrl has unconnected port e2_din[315]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 554.875 ; gain = 242.688
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 554.875 ; gain = 242.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 554.875 ; gain = 242.688
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a200tsbv484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-II-Encrypt/ROLLO-II-Encrypt.srcs/constrs_1/new/usr_constrain.xdc]
Finished Parsing XDC File [C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-II-Encrypt/ROLLO-II-Encrypt.srcs/constrs_1/new/usr_constrain.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.243 . Memory (MB): peak = 1124.246 ; gain = 8.250
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:32 ; elapsed = 00:00:46 . Memory (MB): peak = 1124.246 ; gain = 812.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbv484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:32 ; elapsed = 00:00:46 . Memory (MB): peak = 1124.246 ; gain = 812.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:46 . Memory (MB): peak = 1124.246 ; gain = 812.059
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'K_Gen_Ctrl'
INFO: [Synth 8-5544] ROM "E_done" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "E_rref_rw" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rng_start" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rng_seed" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "E_rw" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "E_data_out" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "E_ctrl_w" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "GS_mode" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "E_rref_addr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "E_rref_data_out" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sha3_mem_dout" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sha3_start" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "files_reg[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "files_reg[1]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "files_reg[2]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "files_reg[3]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "files_reg[4]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_reg0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "full_rank" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "is_last0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'c_Gen_Ctrl'
INFO: [Synth 8-5544] ROM "e1_addr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "e1_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "e1_rw" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "c_rw" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "rng_start" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "E_rw" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "c_dout" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gf2mz_start" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "start_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mul_ctrl'
INFO: [Synth 8-5546] ROM "PRE_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "POST_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mul_start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mul_start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "B_addra" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "B_addra" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "B_addra" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "B_addrb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "PRE_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "POST_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mul_start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mul_start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "B_addra" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "B_addra" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "B_addra" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "B_addrb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                              000 |                              000
                       E |                              001 |                              010
                      GS |                              010 |                              011
                  E_rref |                              011 |                              100
                    SHA3 |                              100 |                              101
                     RNG |                              101 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'K_Gen_Ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                              000 |                              000
                    BASE |                              001 |                              001
                  OTHERS |                              010 |                              010
                     MUL |                              011 |                              011
                     ADD |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'c_Gen_Ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                               00 |                              000
                     PRE |                               01 |                              001
                     MUL |                               10 |                              010
                    POST |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'mul_ctrl'
INFO: [Synth 8-5583] The signal mem_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (3 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-3971] The signal mem_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:40 ; elapsed = 00:00:54 . Memory (MB): peak = 1124.246 ; gain = 812.059
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |gf2mz_top__GB0         |           1|     43445|
|2     |gf2mz_top__GB1         |           1|     14832|
|3     |gf2mz_top__GB2         |           1|     22248|
|4     |gf2mz_top__GB3         |           1|     44520|
|5     |ROLLO_II_Encrypt__GCB0 |           1|     41762|
|6     |ROLLO_II_Encrypt__GCB1 |           1|     25875|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register out_reg [C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-II-Encrypt/Verilog/SHA3/f_permutation.v:63]
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 9     
	   2 Input      3 Bit       Adders := 30    
+---XORs : 
	   2 Input    576 Bit         XORs := 1     
	   2 Input    415 Bit         XORs := 7     
	   2 Input     96 Bit         XORs := 1     
	  17 Input     83 Bit         XORs := 25    
	   3 Input     83 Bit         XORs := 3     
	   2 Input     83 Bit         XORs := 21    
	   4 Input     83 Bit         XORs := 2     
	   5 Input     83 Bit         XORs := 2     
	   5 Input     64 Bit         XORs := 5     
	   3 Input     64 Bit         XORs := 25    
	   2 Input     64 Bit         XORs := 25    
	   2 Input     32 Bit         XORs := 1     
	   2 Input     16 Bit         XORs := 75    
	   2 Input     15 Bit         XORs := 75    
	   2 Input     14 Bit         XORs := 75    
	   2 Input     13 Bit         XORs := 75    
	   2 Input     12 Bit         XORs := 75    
	   2 Input     11 Bit         XORs := 75    
	   2 Input     10 Bit         XORs := 75    
	   2 Input      9 Bit         XORs := 75    
	   2 Input      8 Bit         XORs := 100   
	   5 Input      8 Bit         XORs := 5     
	   3 Input      8 Bit         XORs := 25    
	   2 Input      7 Bit         XORs := 75    
	   2 Input      6 Bit         XORs := 75    
	   2 Input      5 Bit         XORs := 75    
	   2 Input      4 Bit         XORs := 75    
	   2 Input      3 Bit         XORs := 75    
	   2 Input      2 Bit         XORs := 75    
	   2 Input      1 Bit         XORs := 501   
+---Registers : 
	             1600 Bit    Registers := 1     
	              576 Bit    Registers := 1     
	              513 Bit    Registers := 1     
	              415 Bit    Registers := 12    
	              200 Bit    Registers := 1     
	               96 Bit    Registers := 27    
	               95 Bit    Registers := 1     
	               83 Bit    Registers := 66    
	               82 Bit    Registers := 2     
	               81 Bit    Registers := 2     
	               80 Bit    Registers := 2     
	               79 Bit    Registers := 2     
	               78 Bit    Registers := 2     
	               77 Bit    Registers := 2     
	               76 Bit    Registers := 2     
	               75 Bit    Registers := 2     
	               74 Bit    Registers := 2     
	               73 Bit    Registers := 2     
	               72 Bit    Registers := 2     
	               71 Bit    Registers := 2     
	               70 Bit    Registers := 2     
	               69 Bit    Registers := 2     
	               68 Bit    Registers := 2     
	               67 Bit    Registers := 2     
	               66 Bit    Registers := 2     
	               65 Bit    Registers := 2     
	               64 Bit    Registers := 2     
	               63 Bit    Registers := 2     
	               62 Bit    Registers := 2     
	               61 Bit    Registers := 2     
	               60 Bit    Registers := 2     
	               59 Bit    Registers := 2     
	               58 Bit    Registers := 2     
	               57 Bit    Registers := 2     
	               56 Bit    Registers := 2     
	               55 Bit    Registers := 2     
	               54 Bit    Registers := 2     
	               53 Bit    Registers := 2     
	               52 Bit    Registers := 2     
	               51 Bit    Registers := 2     
	               50 Bit    Registers := 2     
	               49 Bit    Registers := 2     
	               48 Bit    Registers := 2     
	               47 Bit    Registers := 2     
	               46 Bit    Registers := 2     
	               45 Bit    Registers := 2     
	               44 Bit    Registers := 2     
	               43 Bit    Registers := 2     
	               42 Bit    Registers := 2     
	               41 Bit    Registers := 2     
	               40 Bit    Registers := 2     
	               39 Bit    Registers := 2     
	               38 Bit    Registers := 2     
	               37 Bit    Registers := 2     
	               36 Bit    Registers := 2     
	               35 Bit    Registers := 2     
	               34 Bit    Registers := 2     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               31 Bit    Registers := 2     
	               30 Bit    Registers := 2     
	               29 Bit    Registers := 2     
	               28 Bit    Registers := 2     
	               27 Bit    Registers := 2     
	               26 Bit    Registers := 2     
	               25 Bit    Registers := 2     
	               24 Bit    Registers := 2     
	               23 Bit    Registers := 3     
	               22 Bit    Registers := 2     
	               21 Bit    Registers := 2     
	               20 Bit    Registers := 2     
	               19 Bit    Registers := 2     
	               18 Bit    Registers := 3     
	               17 Bit    Registers := 3     
	               16 Bit    Registers := 2     
	               15 Bit    Registers := 2     
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 12    
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 32    
	                2 Bit    Registers := 416   
	                1 Bit    Registers := 1658  
+---RAMs : 
	              12K Bit         RAMs := 4     
	              415 Bit         RAMs := 1     
+---Muxes : 
	   2 Input   1600 Bit        Muxes := 1     
	   2 Input    576 Bit        Muxes := 3     
	   2 Input    415 Bit        Muxes := 6     
	   8 Input    415 Bit        Muxes := 1     
	   4 Input    415 Bit        Muxes := 3     
	   5 Input    415 Bit        Muxes := 3     
	   2 Input    200 Bit        Muxes := 1     
	   2 Input     96 Bit        Muxes := 75    
	   6 Input     96 Bit        Muxes := 1     
	   5 Input     96 Bit        Muxes := 1     
	   2 Input     95 Bit        Muxes := 3     
	   5 Input     95 Bit        Muxes := 1     
	   2 Input     83 Bit        Muxes := 460   
	   4 Input     83 Bit        Muxes := 5     
	   6 Input     83 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 5     
	   5 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 16    
	   8 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 5     
	   5 Input      5 Bit        Muxes := 4     
	   3 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 46    
	   6 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1665  
	   3 Input      2 Bit        Muxes := 830   
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4716  
	   7 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 14    
	   3 Input      1 Bit        Muxes := 1664  
	   6 Input      1 Bit        Muxes := 27    
	   5 Input      1 Bit        Muxes := 441   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register out_reg [C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-II-Encrypt/Verilog/SHA3/f_permutation.v:63]
Hierarchical RTL Component report 
Module ROLLO_II_Encrypt 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	              513 Bit    Registers := 1     
Module shift_x_by_i__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized0__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized1__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      3 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized2__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized3__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized4__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized5__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      7 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized6__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized7__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      9 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized8__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     10 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized9__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     11 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized10__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     12 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized11__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized12__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     14 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized13__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     15 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized14__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module gf2m_mul__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	  17 Input     83 Bit         XORs := 1     
+---Registers : 
	               96 Bit    Registers := 1     
	               83 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     96 Bit        Muxes := 3     
	   2 Input     83 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module shift_x_by_i__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized0__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized1__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      3 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized2__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized3__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized4__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized5__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      7 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized6__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized7__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      9 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized8__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     10 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized9__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     11 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized10__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     12 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized11__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized12__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     14 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized13__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     15 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized14__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module gf2m_mul__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	  17 Input     83 Bit         XORs := 1     
+---Registers : 
	               96 Bit    Registers := 1     
	               83 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     96 Bit        Muxes := 3     
	   2 Input     83 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module mul_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 5     
+---XORs : 
	   2 Input    415 Bit         XORs := 6     
	   2 Input     83 Bit         XORs := 17    
	   3 Input     83 Bit         XORs := 2     
	   4 Input     83 Bit         XORs := 2     
	   5 Input     83 Bit         XORs := 2     
+---Registers : 
	              415 Bit    Registers := 4     
	               83 Bit    Registers := 5     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input    415 Bit        Muxes := 4     
	   8 Input    415 Bit        Muxes := 1     
	   4 Input    415 Bit        Muxes := 3     
	   2 Input     83 Bit        Muxes := 25    
	   4 Input     83 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 8     
	   8 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 5     
	   7 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 14    
	   7 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 14    
Module shift_x_by_i__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized0__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized1__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      3 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized2__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized3__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized4__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized5__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      7 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized6__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized7__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      9 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized8__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     10 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized9__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     11 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized10__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     12 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized11__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized12__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     14 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized13__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     15 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized14__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module gf2m_mul__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	  17 Input     83 Bit         XORs := 1     
+---Registers : 
	               96 Bit    Registers := 1     
	               83 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     96 Bit        Muxes := 3     
	   2 Input     83 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module shift_x_by_i__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized0__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized1__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      3 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized2__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized3__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized4__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized5__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      7 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized6__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized7__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      9 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized8__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     10 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized9__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     11 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized10__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     12 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized11__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized12__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     14 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized13__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     15 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized14__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module gf2m_mul__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	  17 Input     83 Bit         XORs := 1     
+---Registers : 
	               96 Bit    Registers := 1     
	               83 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     96 Bit        Muxes := 3     
	   2 Input     83 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module shift_x_by_i__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized0__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized1__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      3 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized2__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized3__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized4__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized5__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      7 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized6__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized7__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      9 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized8__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     10 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized9__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     11 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized10__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     12 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized11__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized12__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     14 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized13__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     15 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized14__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module gf2m_mul__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	  17 Input     83 Bit         XORs := 1     
+---Registers : 
	               96 Bit    Registers := 1     
	               83 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     96 Bit        Muxes := 3     
	   2 Input     83 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module shift_x_by_i__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized0__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized1__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      3 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized2__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized3__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized4__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized5__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      7 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized6__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized7__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      9 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized8__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     10 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized9__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     11 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized10__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     12 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized11__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized12__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     14 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized13__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     15 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized14__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module gf2m_mul__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	  17 Input     83 Bit         XORs := 1     
+---Registers : 
	               96 Bit    Registers := 1     
	               83 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     96 Bit        Muxes := 3     
	   2 Input     83 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module shift_x_by_i__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized0__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized1__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      3 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized2__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized3__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized4__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized5__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      7 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized6__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized7__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      9 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized8__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     10 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized9__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     11 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized10__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     12 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized11__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized12__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     14 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized13__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     15 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized14__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module gf2m_mul__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	  17 Input     83 Bit         XORs := 1     
+---Registers : 
	               96 Bit    Registers := 1     
	               83 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     96 Bit        Muxes := 3     
	   2 Input     83 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module shift_x_by_i__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized0__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized1__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      3 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized2__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized3__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized4__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized5__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      7 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized6__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized7__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      9 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized8__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     10 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized9__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     11 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized10__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     12 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized11__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized12__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     14 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized13__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     15 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized14__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module gf2m_mul__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	  17 Input     83 Bit         XORs := 1     
+---Registers : 
	               96 Bit    Registers := 1     
	               83 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     96 Bit        Muxes := 3     
	   2 Input     83 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module shift_x_by_i__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized0__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized1__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      3 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized2__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized3__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized4__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized5__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      7 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized6__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized7__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      9 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized8__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     10 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized9__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     11 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized10__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     12 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized11__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized12__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     14 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized13__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     15 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized14__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module gf2m_mul__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	  17 Input     83 Bit         XORs := 1     
+---Registers : 
	               96 Bit    Registers := 1     
	               83 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     96 Bit        Muxes := 3     
	   2 Input     83 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module shift_x_by_i__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized0__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized1__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      3 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized2__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized3__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized4__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized5__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      7 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized6__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized7__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      9 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized8__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     10 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized9__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     11 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized10__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     12 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized11__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized12__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     14 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized13__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     15 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized14__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module gf2m_mul__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	  17 Input     83 Bit         XORs := 1     
+---Registers : 
	               96 Bit    Registers := 1     
	               83 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     96 Bit        Muxes := 3     
	   2 Input     83 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module shift_x_by_i__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized0__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized1__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      3 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized2__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized3__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized4__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized5__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      7 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized6__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized7__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      9 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized8__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     10 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized9__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     11 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized10__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     12 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized11__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized12__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     14 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized13__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     15 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized14__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module gf2m_mul__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	  17 Input     83 Bit         XORs := 1     
+---Registers : 
	               96 Bit    Registers := 1     
	               83 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     96 Bit        Muxes := 3     
	   2 Input     83 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module shift_x_by_i__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized0__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized1__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      3 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized2__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized3__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized4__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized5__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      7 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized6__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized7__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      9 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized8__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     10 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized9__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     11 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized10__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     12 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized11__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized12__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     14 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized13__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     15 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized14__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module gf2m_mul__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	  17 Input     83 Bit         XORs := 1     
+---Registers : 
	               96 Bit    Registers := 1     
	               83 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     96 Bit        Muxes := 3     
	   2 Input     83 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module shift_x_by_i__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized0__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized1__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      3 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized2__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized3__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized4__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized5__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      7 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized6__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized7__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      9 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized8__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     10 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized9__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     11 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized10__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     12 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized11__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized12__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     14 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized13__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     15 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized14__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module gf2m_mul__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	  17 Input     83 Bit         XORs := 1     
+---Registers : 
	               96 Bit    Registers := 1     
	               83 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     96 Bit        Muxes := 3     
	   2 Input     83 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module shift_x_by_i__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized0__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized1__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      3 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized2__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized3__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized4__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized5__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      7 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized6__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized7__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      9 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized8__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     10 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized9__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     11 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized10__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     12 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized11__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized12__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     14 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized13__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     15 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized14__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module gf2m_mul__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	  17 Input     83 Bit         XORs := 1     
+---Registers : 
	               96 Bit    Registers := 1     
	               83 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     96 Bit        Muxes := 3     
	   2 Input     83 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module shift_x_by_i__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized0__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized1__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      3 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized2__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized3__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized4__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized5__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      7 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized6__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized7__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      9 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized8__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     10 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized9__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     11 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized10__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     12 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized11__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized12__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     14 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized13__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     15 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized14__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module gf2m_mul__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	  17 Input     83 Bit         XORs := 1     
+---Registers : 
	               96 Bit    Registers := 1     
	               83 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     96 Bit        Muxes := 3     
	   2 Input     83 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module shift_x_by_i__16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized0__16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized1__16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      3 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized2__16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized3__16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized4__16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized5__16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      7 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized6__16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized7__16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      9 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized8__16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     10 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized9__16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     11 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized10__16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     12 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized11__16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized12__16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     14 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized13__16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     15 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized14__16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module gf2m_mul__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	  17 Input     83 Bit         XORs := 1     
+---Registers : 
	               96 Bit    Registers := 1     
	               83 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     96 Bit        Muxes := 3     
	   2 Input     83 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module shift_x_by_i__17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized0__17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized1__17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      3 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized2__17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized3__17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized4__17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized5__17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      7 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized6__17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized7__17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      9 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized8__17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     10 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized9__17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     11 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized10__17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     12 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized11__17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized12__17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     14 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized13__17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     15 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized14__17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module gf2m_mul__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	  17 Input     83 Bit         XORs := 1     
+---Registers : 
	               96 Bit    Registers := 1     
	               83 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     96 Bit        Muxes := 3     
	   2 Input     83 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module shift_x_by_i__18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized0__18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized1__18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      3 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized2__18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized3__18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized4__18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized5__18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      7 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized6__18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized7__18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      9 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized8__18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     10 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized9__18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     11 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized10__18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     12 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized11__18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized12__18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     14 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized13__18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     15 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized14__18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module gf2m_mul__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	  17 Input     83 Bit         XORs := 1     
+---Registers : 
	               96 Bit    Registers := 1     
	               83 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     96 Bit        Muxes := 3     
	   2 Input     83 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module shift_x_by_i__19 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized0__19 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized1__19 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      3 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized2__19 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized3__19 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized4__19 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized5__19 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      7 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized6__19 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized7__19 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      9 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized8__19 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     10 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized9__19 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     11 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized10__19 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     12 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized11__19 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized12__19 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     14 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized13__19 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     15 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized14__19 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module gf2m_mul__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	  17 Input     83 Bit         XORs := 1     
+---Registers : 
	               96 Bit    Registers := 1     
	               83 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     96 Bit        Muxes := 3     
	   2 Input     83 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module shift_x_by_i__20 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized0__20 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized1__20 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      3 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized2__20 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized3__20 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized4__20 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized5__20 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      7 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized6__20 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized7__20 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      9 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized8__20 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     10 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized9__20 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     11 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized10__20 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     12 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized11__20 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized12__20 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     14 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized13__20 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     15 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized14__20 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module gf2m_mul__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	  17 Input     83 Bit         XORs := 1     
+---Registers : 
	               96 Bit    Registers := 1     
	               83 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     96 Bit        Muxes := 3     
	   2 Input     83 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module shift_x_by_i__21 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized0__21 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized1__21 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      3 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized2__21 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized3__21 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized4__21 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized5__21 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      7 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized6__21 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized7__21 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      9 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized8__21 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     10 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized9__21 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     11 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized10__21 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     12 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized11__21 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized12__21 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     14 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized13__21 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     15 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized14__21 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module gf2m_mul__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	  17 Input     83 Bit         XORs := 1     
+---Registers : 
	               96 Bit    Registers := 1     
	               83 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     96 Bit        Muxes := 3     
	   2 Input     83 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module shift_x_by_i__22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized0__22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized1__22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      3 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized2__22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized3__22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized4__22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized5__22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      7 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized6__22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized7__22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      9 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized8__22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     10 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized9__22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     11 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized10__22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     12 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized11__22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized12__22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     14 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized13__22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     15 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized14__22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module gf2m_mul__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	  17 Input     83 Bit         XORs := 1     
+---Registers : 
	               96 Bit    Registers := 1     
	               83 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     96 Bit        Muxes := 3     
	   2 Input     83 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module shift_x_by_i__23 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized0__23 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized1__23 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      3 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized2__23 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized3__23 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized4__23 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized5__23 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      7 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized6__23 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized7__23 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      9 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized8__23 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     10 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized9__23 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     11 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized10__23 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     12 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized11__23 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized12__23 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     14 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized13__23 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     15 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized14__23 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module gf2m_mul__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	  17 Input     83 Bit         XORs := 1     
+---Registers : 
	               96 Bit    Registers := 1     
	               83 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     96 Bit        Muxes := 3     
	   2 Input     83 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module shift_x_by_i__24 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized0__24 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized1__24 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      3 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized2__24 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized3__24 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized4__24 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized5__24 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      7 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized6__24 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized7__24 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      9 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized8__24 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     10 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized9__24 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     11 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized10__24 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     12 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized11__24 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized12__24 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     14 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized13__24 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     15 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized14__24 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module gf2m_mul__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	  17 Input     83 Bit         XORs := 1     
+---Registers : 
	               96 Bit    Registers := 1     
	               83 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     96 Bit        Muxes := 3     
	   2 Input     83 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module shift_x_by_i 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      3 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      7 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      9 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     10 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     11 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     12 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     14 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     15 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module shift_x_by_i__parameterized14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 3     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
Module gf2m_mul 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	  17 Input     83 Bit         XORs := 1     
+---Registers : 
	               96 Bit    Registers := 1     
	               83 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     96 Bit        Muxes := 3     
	   2 Input     83 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module gf2mz_top 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     83 Bit         XORs := 1     
Module K_Gen_Ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 3     
+---Registers : 
	               96 Bit    Registers := 1     
	               83 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   6 Input     96 Bit        Muxes := 1     
	   2 Input     83 Bit        Muxes := 5     
	   6 Input     83 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 13    
	   6 Input      3 Bit        Muxes := 4     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 27    
Module RegFiles 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     83 Bit         XORs := 4     
+---Registers : 
	               83 Bit    Registers := 6     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 6     
Module processor_AB__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__19 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__20 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__21 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__23 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__24 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__25 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__26 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__27 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__28 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__29 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__30 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__31 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__32 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__33 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__34 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__35 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__36 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__37 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__38 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__39 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__40 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__41 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__42 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__43 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__44 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__45 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__46 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__47 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__48 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__49 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__50 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__51 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__52 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__53 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__54 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__55 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__56 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__57 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__58 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__59 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__60 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__61 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__62 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__63 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__64 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__65 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__66 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__67 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__68 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__69 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__70 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__71 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__72 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__73 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__74 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__75 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__76 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__77 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__78 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__79 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__80 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__81 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__82 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__83 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__84 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__85 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__86 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__87 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__88 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__89 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__90 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__91 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__92 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__93 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__94 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__95 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__96 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__97 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__98 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__99 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__100 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__101 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__102 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__103 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__104 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__105 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__106 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__107 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__108 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__109 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__110 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__111 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__112 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__113 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__114 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__115 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__116 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__117 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__118 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__119 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__120 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__121 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__122 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__123 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__124 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__125 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__126 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__127 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__128 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__129 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__130 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__131 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__132 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__133 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__134 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__135 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__136 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__137 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__138 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__139 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__140 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__141 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__142 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__143 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__144 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__145 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__146 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__147 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__148 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__149 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__150 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__151 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__152 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__153 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__154 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__155 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__156 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__157 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__158 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__159 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__160 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__161 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__162 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__163 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__164 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__165 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__166 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__167 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__168 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__169 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__170 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__171 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__172 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__173 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__174 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__175 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__176 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__177 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__178 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__179 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__180 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__181 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__182 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__183 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__184 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__185 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__186 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__187 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__188 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__189 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__190 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__191 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__192 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__193 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__194 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__195 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__196 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__197 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__198 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__199 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__200 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__201 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__202 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__203 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__204 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__205 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__206 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__207 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__208 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__209 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__210 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__211 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__212 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__213 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__214 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__215 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__216 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__217 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__218 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__219 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__220 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__221 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__222 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__223 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__224 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__225 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__226 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__227 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__228 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__229 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__230 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__231 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__232 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__233 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__234 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__235 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__236 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__237 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__238 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__239 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__240 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__241 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__242 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__243 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__244 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__245 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__246 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__247 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__248 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__249 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__250 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__251 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__252 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__253 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__254 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__255 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__256 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__257 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__258 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__259 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__260 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__261 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__262 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__263 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__264 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__265 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__266 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__267 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__268 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__269 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__270 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__271 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__272 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__273 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__274 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__275 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__276 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__277 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__278 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__279 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__280 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__281 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__282 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__283 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__284 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__285 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__286 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__287 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__288 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__289 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__290 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__291 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__292 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__293 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__294 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__295 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__296 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__297 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__298 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__299 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__300 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__301 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__302 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__303 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__304 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__305 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__306 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__307 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__308 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__309 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__310 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__311 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__312 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__313 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__314 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__315 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__316 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__317 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__318 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__319 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__320 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__321 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__322 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__323 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__324 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__325 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__326 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__327 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__328 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__329 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__330 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__331 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__332 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__333 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__334 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__335 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__336 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__337 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__338 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__339 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__340 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__341 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__342 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__343 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__344 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__345 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__346 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__347 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__348 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__349 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__350 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__351 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__352 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__353 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__354 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__355 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__356 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__357 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__358 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__359 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__360 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__361 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__362 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__363 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__364 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__365 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__366 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__367 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__368 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__369 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__370 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__371 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__372 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__373 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__374 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__375 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__376 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__377 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__378 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__379 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__380 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__381 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__382 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__383 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__384 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__385 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__386 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__387 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__388 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__389 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__390 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__391 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__392 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__393 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__394 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__395 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__396 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__397 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__398 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__399 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__400 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__401 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__402 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__403 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__404 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__405 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__406 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__407 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__408 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__409 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__410 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__411 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__412 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__413 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB__414 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module processor_AB 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 4     
Module comb_SA 
Detailed RTL Component Info : 
+---Registers : 
	               82 Bit    Registers := 2     
	               81 Bit    Registers := 2     
	               80 Bit    Registers := 2     
	               79 Bit    Registers := 2     
	               78 Bit    Registers := 2     
	               77 Bit    Registers := 2     
	               76 Bit    Registers := 2     
	               75 Bit    Registers := 2     
	               74 Bit    Registers := 2     
	               73 Bit    Registers := 2     
	               72 Bit    Registers := 2     
	               71 Bit    Registers := 2     
	               70 Bit    Registers := 2     
	               69 Bit    Registers := 2     
	               68 Bit    Registers := 2     
	               67 Bit    Registers := 2     
	               66 Bit    Registers := 2     
	               65 Bit    Registers := 2     
	               64 Bit    Registers := 2     
	               63 Bit    Registers := 2     
	               62 Bit    Registers := 2     
	               61 Bit    Registers := 2     
	               60 Bit    Registers := 2     
	               59 Bit    Registers := 2     
	               58 Bit    Registers := 2     
	               57 Bit    Registers := 2     
	               56 Bit    Registers := 2     
	               55 Bit    Registers := 2     
	               54 Bit    Registers := 2     
	               53 Bit    Registers := 2     
	               52 Bit    Registers := 2     
	               51 Bit    Registers := 2     
	               50 Bit    Registers := 2     
	               49 Bit    Registers := 2     
	               48 Bit    Registers := 2     
	               47 Bit    Registers := 2     
	               46 Bit    Registers := 2     
	               45 Bit    Registers := 2     
	               44 Bit    Registers := 2     
	               43 Bit    Registers := 2     
	               42 Bit    Registers := 2     
	               41 Bit    Registers := 2     
	               40 Bit    Registers := 2     
	               39 Bit    Registers := 2     
	               38 Bit    Registers := 2     
	               37 Bit    Registers := 2     
	               36 Bit    Registers := 2     
	               35 Bit    Registers := 2     
	               34 Bit    Registers := 2     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               31 Bit    Registers := 2     
	               30 Bit    Registers := 2     
	               29 Bit    Registers := 2     
	               28 Bit    Registers := 2     
	               27 Bit    Registers := 2     
	               26 Bit    Registers := 2     
	               25 Bit    Registers := 2     
	               24 Bit    Registers := 2     
	               23 Bit    Registers := 2     
	               22 Bit    Registers := 2     
	               21 Bit    Registers := 2     
	               20 Bit    Registers := 2     
	               19 Bit    Registers := 2     
	               18 Bit    Registers := 2     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	               15 Bit    Registers := 2     
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 412   
	                1 Bit    Registers := 1155  
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module round_200 
Detailed RTL Component Info : 
+---XORs : 
	   5 Input      8 Bit         XORs := 5     
	   3 Input      8 Bit         XORs := 25    
	   2 Input      8 Bit         XORs := 25    
	   2 Input      1 Bit         XORs := 4     
Module f_permutation_200 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     96 Bit         XORs := 1     
+---Registers : 
	              200 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    200 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prng 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module mem_sp 
Detailed RTL Component Info : 
+---Registers : 
	               83 Bit    Registers := 1     
+---RAMs : 
	              415 Bit         RAMs := 1     
Module mem_dp 
Detailed RTL Component Info : 
+---Registers : 
	              415 Bit    Registers := 2     
+---RAMs : 
	              12K Bit         RAMs := 1     
Module mem_sp__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	              415 Bit    Registers := 1     
+---RAMs : 
	              12K Bit         RAMs := 1     
Module mem_sp__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	              415 Bit    Registers := 1     
+---RAMs : 
	              12K Bit         RAMs := 1     
Module mem_sp__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	              415 Bit    Registers := 1     
+---RAMs : 
	              12K Bit         RAMs := 1     
Module c_Gen_Ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input    415 Bit         XORs := 1     
+---Registers : 
	              415 Bit    Registers := 3     
	               96 Bit    Registers := 1     
	               95 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input    415 Bit        Muxes := 2     
	   5 Input    415 Bit        Muxes := 3     
	   5 Input     96 Bit        Muxes := 1     
	   2 Input     95 Bit        Muxes := 3     
	   5 Input     95 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 5     
	   5 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 7     
	   5 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 8     
	   5 Input      3 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 18    
	   3 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 26    
Module padder 
Detailed RTL Component Info : 
+---Registers : 
	              576 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    576 Bit        Muxes := 3     
Module round 
Detailed RTL Component Info : 
+---XORs : 
	   5 Input     64 Bit         XORs := 5     
	   3 Input     64 Bit         XORs := 25    
	   2 Input     64 Bit         XORs := 25    
	   2 Input      1 Bit         XORs := 7     
Module f_permutation 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    576 Bit         XORs := 1     
+---Registers : 
	             1600 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input   1600 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module keccak 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ctrl/\A_do_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ctrl/\A_do_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ctrl/\A_do_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ctrl/\A_do_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ctrl/\A_do_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ctrl/\A_do_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ctrl/\A_do_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ctrl/\A_do_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ctrl/\A_do_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ctrl/\A_do_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ctrl/\A_do_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ctrl/\A_do_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ctrl/\A_do_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ctrl/\A_do_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ctrl/\A_do_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ctrl/\A_do_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ctrl/\A_do_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ctrl/\A_do_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ctrl/\A_do_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ctrl/\A_do_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ctrl/\A_do_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ctrl/\A_do_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ctrl/\A_do_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ctrl/\A_do_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ctrl/\A_do_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ctrl/\A_do_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ctrl/\A_do_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ctrl/\A_do_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ctrl/\A_do_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ctrl/\A_do_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ctrl/\A_do_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ctrl/\A_do_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ctrl/\A_do_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ctrl/\A_do_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ctrl/\A_do_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ctrl/\A_do_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ctrl/\A_do_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ctrl/\A_do_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ctrl/\A_do_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ctrl/\A_do_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ctrl/\A_do_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ctrl/\A_do_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ctrl/\A_do_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ctrl/\A_do_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ctrl/\A_do_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ctrl/\A_do_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ctrl/\A_do_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ctrl/\A_do_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ctrl/\A_do_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ctrl/\A_do_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ctrl/\A_do_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ctrl/\A_do_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ctrl/\A_do_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ctrl/\A_do_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ctrl/\A_do_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ctrl/\A_do_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ctrl/\A_do_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ctrl/\A_do_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ctrl/\A_do_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ctrl/\A_do_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ctrl/\A_do_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ctrl/\A_do_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ctrl/\A_do_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ctrl/\A_do_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ctrl/\A_do_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ctrl/\A_do_reg[65] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ctrl/\A_do_reg[66] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ctrl/\A_do_reg[67] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ctrl/\A_do_reg[68] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ctrl/\A_do_reg[69] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ctrl/\A_do_reg[70] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ctrl/\A_do_reg[71] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ctrl/\A_do_reg[72] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ctrl/\A_do_reg[73] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ctrl/\A_do_reg[74] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ctrl/\A_do_reg[75] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ctrl/\A_do_reg[76] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ctrl/\A_do_reg[77] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ctrl/\A_do_reg[78] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ctrl/\A_do_reg[79] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ctrl/\A_do_reg[80] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ctrl/\A_do_reg[81] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ctrl/\A_do_reg[82] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ctrl/\A_do_reg[83] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ctrl/\A_do_reg[84] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ctrl/\A_do_reg[85] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ctrl/\A_do_reg[86] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ctrl/\A_do_reg[87] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ctrl/\A_do_reg[88] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ctrl/\A_do_reg[89] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ctrl/\A_do_reg[90] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ctrl/\A_do_reg[91] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ctrl/\A_do_reg[92] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ctrl/\A_do_reg[93] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ctrl/\A_do_reg[94] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ctrl/\A_do_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ctrl/\A_do_reg[96] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ctrl/\A_do_reg[97] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ctrl/\A_do_reg[98] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ctrl/\A_do_reg[99] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (A_we_reg) is unused and will be removed from module mul_ctrl.
WARNING: [Synth 8-3332] Sequential element (A_do_reg[414]) is unused and will be removed from module mul_ctrl.
WARNING: [Synth 8-3332] Sequential element (A_do_reg[413]) is unused and will be removed from module mul_ctrl.
WARNING: [Synth 8-3332] Sequential element (A_do_reg[412]) is unused and will be removed from module mul_ctrl.
WARNING: [Synth 8-3332] Sequential element (A_do_reg[411]) is unused and will be removed from module mul_ctrl.
WARNING: [Synth 8-3332] Sequential element (A_do_reg[410]) is unused and will be removed from module mul_ctrl.
WARNING: [Synth 8-3332] Sequential element (A_do_reg[409]) is unused and will be removed from module mul_ctrl.
WARNING: [Synth 8-3332] Sequential element (A_do_reg[408]) is unused and will be removed from module mul_ctrl.
WARNING: [Synth 8-3332] Sequential element (A_do_reg[407]) is unused and will be removed from module mul_ctrl.
WARNING: [Synth 8-3332] Sequential element (A_do_reg[406]) is unused and will be removed from module mul_ctrl.
WARNING: [Synth 8-3332] Sequential element (A_do_reg[405]) is unused and will be removed from module mul_ctrl.
WARNING: [Synth 8-3332] Sequential element (A_do_reg[404]) is unused and will be removed from module mul_ctrl.
WARNING: [Synth 8-3332] Sequential element (A_do_reg[403]) is unused and will be removed from module mul_ctrl.
WARNING: [Synth 8-3332] Sequential element (A_do_reg[402]) is unused and will be removed from module mul_ctrl.
WARNING: [Synth 8-3332] Sequential element (A_do_reg[401]) is unused and will be removed from module mul_ctrl.
WARNING: [Synth 8-3332] Sequential element (A_do_reg[400]) is unused and will be removed from module mul_ctrl.
WARNING: [Synth 8-3332] Sequential element (A_do_reg[399]) is unused and will be removed from module mul_ctrl.
WARNING: [Synth 8-3332] Sequential element (A_do_reg[398]) is unused and will be removed from module mul_ctrl.
WARNING: [Synth 8-3332] Sequential element (A_do_reg[397]) is unused and will be removed from module mul_ctrl.
WARNING: [Synth 8-3332] Sequential element (A_do_reg[396]) is unused and will be removed from module mul_ctrl.
WARNING: [Synth 8-3332] Sequential element (A_do_reg[395]) is unused and will be removed from module mul_ctrl.
WARNING: [Synth 8-3332] Sequential element (A_do_reg[394]) is unused and will be removed from module mul_ctrl.
WARNING: [Synth 8-3332] Sequential element (A_do_reg[393]) is unused and will be removed from module mul_ctrl.
WARNING: [Synth 8-3332] Sequential element (A_do_reg[392]) is unused and will be removed from module mul_ctrl.
WARNING: [Synth 8-3332] Sequential element (A_do_reg[391]) is unused and will be removed from module mul_ctrl.
WARNING: [Synth 8-3332] Sequential element (A_do_reg[390]) is unused and will be removed from module mul_ctrl.
WARNING: [Synth 8-3332] Sequential element (A_do_reg[389]) is unused and will be removed from module mul_ctrl.
WARNING: [Synth 8-3332] Sequential element (A_do_reg[388]) is unused and will be removed from module mul_ctrl.
WARNING: [Synth 8-3332] Sequential element (A_do_reg[387]) is unused and will be removed from module mul_ctrl.
WARNING: [Synth 8-3332] Sequential element (A_do_reg[386]) is unused and will be removed from module mul_ctrl.
WARNING: [Synth 8-3332] Sequential element (A_do_reg[385]) is unused and will be removed from module mul_ctrl.
WARNING: [Synth 8-3332] Sequential element (A_do_reg[384]) is unused and will be removed from module mul_ctrl.
WARNING: [Synth 8-3332] Sequential element (A_do_reg[383]) is unused and will be removed from module mul_ctrl.
WARNING: [Synth 8-3332] Sequential element (A_do_reg[382]) is unused and will be removed from module mul_ctrl.
WARNING: [Synth 8-3332] Sequential element (A_do_reg[381]) is unused and will be removed from module mul_ctrl.
WARNING: [Synth 8-3332] Sequential element (A_do_reg[380]) is unused and will be removed from module mul_ctrl.
WARNING: [Synth 8-3332] Sequential element (A_do_reg[379]) is unused and will be removed from module mul_ctrl.
WARNING: [Synth 8-3332] Sequential element (A_do_reg[378]) is unused and will be removed from module mul_ctrl.
WARNING: [Synth 8-3332] Sequential element (A_do_reg[377]) is unused and will be removed from module mul_ctrl.
WARNING: [Synth 8-3332] Sequential element (A_do_reg[376]) is unused and will be removed from module mul_ctrl.
WARNING: [Synth 8-3332] Sequential element (A_do_reg[375]) is unused and will be removed from module mul_ctrl.
WARNING: [Synth 8-3332] Sequential element (A_do_reg[374]) is unused and will be removed from module mul_ctrl.
WARNING: [Synth 8-3332] Sequential element (A_do_reg[373]) is unused and will be removed from module mul_ctrl.
WARNING: [Synth 8-3332] Sequential element (A_do_reg[372]) is unused and will be removed from module mul_ctrl.
WARNING: [Synth 8-3332] Sequential element (A_do_reg[371]) is unused and will be removed from module mul_ctrl.
WARNING: [Synth 8-3332] Sequential element (A_do_reg[370]) is unused and will be removed from module mul_ctrl.
WARNING: [Synth 8-3332] Sequential element (A_do_reg[369]) is unused and will be removed from module mul_ctrl.
WARNING: [Synth 8-3332] Sequential element (A_do_reg[368]) is unused and will be removed from module mul_ctrl.
WARNING: [Synth 8-3332] Sequential element (A_do_reg[367]) is unused and will be removed from module mul_ctrl.
WARNING: [Synth 8-3332] Sequential element (A_do_reg[366]) is unused and will be removed from module mul_ctrl.
WARNING: [Synth 8-3332] Sequential element (A_do_reg[365]) is unused and will be removed from module mul_ctrl.
WARNING: [Synth 8-3332] Sequential element (A_do_reg[364]) is unused and will be removed from module mul_ctrl.
WARNING: [Synth 8-3332] Sequential element (A_do_reg[363]) is unused and will be removed from module mul_ctrl.
WARNING: [Synth 8-3332] Sequential element (A_do_reg[362]) is unused and will be removed from module mul_ctrl.
WARNING: [Synth 8-3332] Sequential element (A_do_reg[361]) is unused and will be removed from module mul_ctrl.
WARNING: [Synth 8-3332] Sequential element (A_do_reg[360]) is unused and will be removed from module mul_ctrl.
WARNING: [Synth 8-3332] Sequential element (A_do_reg[359]) is unused and will be removed from module mul_ctrl.
WARNING: [Synth 8-3332] Sequential element (A_do_reg[358]) is unused and will be removed from module mul_ctrl.
WARNING: [Synth 8-3332] Sequential element (A_do_reg[357]) is unused and will be removed from module mul_ctrl.
WARNING: [Synth 8-3332] Sequential element (A_do_reg[356]) is unused and will be removed from module mul_ctrl.
WARNING: [Synth 8-3332] Sequential element (A_do_reg[355]) is unused and will be removed from module mul_ctrl.
WARNING: [Synth 8-3332] Sequential element (A_do_reg[354]) is unused and will be removed from module mul_ctrl.
WARNING: [Synth 8-3332] Sequential element (A_do_reg[353]) is unused and will be removed from module mul_ctrl.
WARNING: [Synth 8-3332] Sequential element (A_do_reg[352]) is unused and will be removed from module mul_ctrl.
WARNING: [Synth 8-3332] Sequential element (A_do_reg[351]) is unused and will be removed from module mul_ctrl.
WARNING: [Synth 8-3332] Sequential element (A_do_reg[350]) is unused and will be removed from module mul_ctrl.
WARNING: [Synth 8-3332] Sequential element (A_do_reg[349]) is unused and will be removed from module mul_ctrl.
WARNING: [Synth 8-3332] Sequential element (A_do_reg[348]) is unused and will be removed from module mul_ctrl.
WARNING: [Synth 8-3332] Sequential element (A_do_reg[347]) is unused and will be removed from module mul_ctrl.
WARNING: [Synth 8-3332] Sequential element (A_do_reg[346]) is unused and will be removed from module mul_ctrl.
WARNING: [Synth 8-3332] Sequential element (A_do_reg[345]) is unused and will be removed from module mul_ctrl.
WARNING: [Synth 8-3332] Sequential element (A_do_reg[344]) is unused and will be removed from module mul_ctrl.
WARNING: [Synth 8-3332] Sequential element (A_do_reg[343]) is unused and will be removed from module mul_ctrl.
WARNING: [Synth 8-3332] Sequential element (A_do_reg[342]) is unused and will be removed from module mul_ctrl.
WARNING: [Synth 8-3332] Sequential element (A_do_reg[341]) is unused and will be removed from module mul_ctrl.
WARNING: [Synth 8-3332] Sequential element (A_do_reg[340]) is unused and will be removed from module mul_ctrl.
WARNING: [Synth 8-3332] Sequential element (A_do_reg[339]) is unused and will be removed from module mul_ctrl.
WARNING: [Synth 8-3332] Sequential element (A_do_reg[338]) is unused and will be removed from module mul_ctrl.
WARNING: [Synth 8-3332] Sequential element (A_do_reg[337]) is unused and will be removed from module mul_ctrl.
WARNING: [Synth 8-3332] Sequential element (A_do_reg[336]) is unused and will be removed from module mul_ctrl.
WARNING: [Synth 8-3332] Sequential element (A_do_reg[335]) is unused and will be removed from module mul_ctrl.
WARNING: [Synth 8-3332] Sequential element (A_do_reg[334]) is unused and will be removed from module mul_ctrl.
WARNING: [Synth 8-3332] Sequential element (A_do_reg[333]) is unused and will be removed from module mul_ctrl.
WARNING: [Synth 8-3332] Sequential element (A_do_reg[332]) is unused and will be removed from module mul_ctrl.
WARNING: [Synth 8-3332] Sequential element (A_do_reg[331]) is unused and will be removed from module mul_ctrl.
WARNING: [Synth 8-3332] Sequential element (A_do_reg[330]) is unused and will be removed from module mul_ctrl.
WARNING: [Synth 8-3332] Sequential element (A_do_reg[329]) is unused and will be removed from module mul_ctrl.
WARNING: [Synth 8-3332] Sequential element (A_do_reg[328]) is unused and will be removed from module mul_ctrl.
WARNING: [Synth 8-3332] Sequential element (A_do_reg[327]) is unused and will be removed from module mul_ctrl.
WARNING: [Synth 8-3332] Sequential element (A_do_reg[326]) is unused and will be removed from module mul_ctrl.
WARNING: [Synth 8-3332] Sequential element (A_do_reg[325]) is unused and will be removed from module mul_ctrl.
WARNING: [Synth 8-3332] Sequential element (A_do_reg[324]) is unused and will be removed from module mul_ctrl.
WARNING: [Synth 8-3332] Sequential element (A_do_reg[323]) is unused and will be removed from module mul_ctrl.
WARNING: [Synth 8-3332] Sequential element (A_do_reg[322]) is unused and will be removed from module mul_ctrl.
WARNING: [Synth 8-3332] Sequential element (A_do_reg[321]) is unused and will be removed from module mul_ctrl.
WARNING: [Synth 8-3332] Sequential element (A_do_reg[320]) is unused and will be removed from module mul_ctrl.
WARNING: [Synth 8-3332] Sequential element (A_do_reg[319]) is unused and will be removed from module mul_ctrl.
WARNING: [Synth 8-3332] Sequential element (A_do_reg[318]) is unused and will be removed from module mul_ctrl.
WARNING: [Synth 8-3332] Sequential element (A_do_reg[317]) is unused and will be removed from module mul_ctrl.
WARNING: [Synth 8-3332] Sequential element (A_do_reg[316]) is unused and will be removed from module mul_ctrl.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'GS_start_tmp_reg' and it is trimmed from '2' to '1' bits. [C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-II-Encrypt/Verilog/K_Gen_Ctrl.v:155]
INFO: [Synth 8-5583] The signal E_rref/mem_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (3 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-3971] The signal mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'GS/start_tmp_reg[1]' (FD) to 'GS/start_in_0_1_reg'
INFO: [Synth 8-3886] merging instance 'GS/start_tmp_reg[2]' (FD) to 'GS/start_in_1_1_reg'
INFO: [Synth 8-3886] merging instance 'GS/start_tmp_reg[3]' (FD) to 'GS/start_in_2_1_reg'
INFO: [Synth 8-3886] merging instance 'GS/start_tmp_reg[4]' (FD) to 'GS/start_in_3_1_reg'
INFO: [Synth 8-3886] merging instance 'GS/start_row_reg[1]' (FD) to 'GS/start_in_0_2_reg'
INFO: [Synth 8-3886] merging instance 'GS/start_in_1_2_reg' (FD) to 'GS/start_row_reg[2]'
INFO: [Synth 8-3886] merging instance 'GS/start_in_1_1_reg' (FD) to 'GS/start_in_0_3_reg'
INFO: [Synth 8-3886] merging instance 'GS/start_in_0_4_reg' (FD) to 'GS/start_row_reg[2]'
INFO: [Synth 8-3886] merging instance 'GS/start_in_2_2_reg' (FD) to 'GS/start_row_reg[3]'
INFO: [Synth 8-3886] merging instance 'GS/start_in_2_1_reg' (FD) to 'GS/start_in_0_5_reg'
INFO: [Synth 8-3886] merging instance 'GS/start_row_reg[3]' (FD) to 'GS/start_in_0_6_reg'
INFO: [Synth 8-3886] merging instance 'GS/start_in_3_2_reg' (FD) to 'GS/start_row_reg[4]'
INFO: [Synth 8-3886] merging instance 'GS/start_in_3_1_reg' (FD) to 'GS/start_in_2_3_reg'
INFO: [Synth 8-3886] merging instance 'GS/start_row_reg[4]' (FD) to 'GS/start_in_2_4_reg'
INFO: [Synth 8-3886] merging instance 'GS/start_in_4_1_reg' (FD) to 'GS/start_in_3_3_reg'
INFO: [Synth 8-3886] merging instance 'K_Gen_Ctrl/E_ctrl_w_reg[4]' (FDE) to 'K_Gen_Ctrl/E_ctrl_w_reg[5]'
INFO: [Synth 8-3886] merging instance 'K_Gen_Ctrl/E_ctrl_w_reg[3]' (FDE) to 'K_Gen_Ctrl/E_ctrl_w_reg[5]'
INFO: [Synth 8-3886] merging instance 'K_Gen_Ctrl/E_ctrl_w_reg[2]' (FDE) to 'K_Gen_Ctrl/E_ctrl_w_reg[5]'
INFO: [Synth 8-3886] merging instance 'K_Gen_Ctrl/E_ctrl_w_reg[1]' (FDE) to 'K_Gen_Ctrl/E_ctrl_w_reg[5]'
INFO: [Synth 8-3886] merging instance 'K_Gen_Ctrl/E_ctrl_w_reg[0]' (FDE) to 'K_Gen_Ctrl/E_ctrl_w_reg[5]'
INFO: [Synth 8-3886] merging instance 'K_Gen_Ctrl/rng_seed_reg[28]' (FDE) to 'K_Gen_Ctrl/rng_seed_reg[31]'
INFO: [Synth 8-3886] merging instance 'K_Gen_Ctrl/rng_seed_reg[19]' (FDE) to 'K_Gen_Ctrl/rng_seed_reg[31]'
INFO: [Synth 8-3886] merging instance 'K_Gen_Ctrl/rng_seed_reg[29]' (FDE) to 'K_Gen_Ctrl/rng_seed_reg[31]'
INFO: [Synth 8-3886] merging instance 'K_Gen_Ctrl/rng_seed_reg[20]' (FDE) to 'K_Gen_Ctrl/rng_seed_reg[31]'
INFO: [Synth 8-3886] merging instance 'K_Gen_Ctrl/rng_seed_reg[15]' (FDE) to 'K_Gen_Ctrl/rng_seed_reg[31]'
INFO: [Synth 8-3886] merging instance 'K_Gen_Ctrl/rng_seed_reg[30]' (FDE) to 'K_Gen_Ctrl/rng_seed_reg[31]'
INFO: [Synth 8-3886] merging instance 'K_Gen_Ctrl/rng_seed_reg[21]' (FDE) to 'K_Gen_Ctrl/rng_seed_reg[31]'
INFO: [Synth 8-3886] merging instance 'K_Gen_Ctrl/rng_seed_reg[8]' (FDE) to 'K_Gen_Ctrl/rng_seed_reg[31]'
INFO: [Synth 8-3886] merging instance 'K_Gen_Ctrl/rng_seed_reg[31]' (FDE) to 'K_Gen_Ctrl/rng_seed_reg[27]'
INFO: [Synth 8-3886] merging instance 'K_Gen_Ctrl/rng_seed_reg[22]' (FDE) to 'K_Gen_Ctrl/rng_seed_reg[27]'
INFO: [Synth 8-3886] merging instance 'K_Gen_Ctrl/rng_seed_reg[9]' (FDE) to 'K_Gen_Ctrl/rng_seed_reg[27]'
INFO: [Synth 8-3886] merging instance 'K_Gen_Ctrl/rng_seed_reg[24]' (FDE) to 'K_Gen_Ctrl/rng_seed_reg[27]'
INFO: [Synth 8-3886] merging instance 'K_Gen_Ctrl/rng_seed_reg[0]' (FDE) to 'K_Gen_Ctrl/rng_seed_reg[27]'
INFO: [Synth 8-3886] merging instance 'K_Gen_Ctrl/rng_seed_reg[23]' (FDE) to 'K_Gen_Ctrl/rng_seed_reg[27]'
INFO: [Synth 8-3886] merging instance 'K_Gen_Ctrl/rng_seed_reg[4]' (FDE) to 'K_Gen_Ctrl/rng_seed_reg[27]'
INFO: [Synth 8-3886] merging instance 'K_Gen_Ctrl/rng_seed_reg[10]' (FDE) to 'K_Gen_Ctrl/rng_seed_reg[27]'
INFO: [Synth 8-3886] merging instance 'K_Gen_Ctrl/rng_seed_reg[25]' (FDE) to 'K_Gen_Ctrl/rng_seed_reg[27]'
INFO: [Synth 8-3886] merging instance 'K_Gen_Ctrl/rng_seed_reg[1]' (FDE) to 'K_Gen_Ctrl/rng_seed_reg[27]'
INFO: [Synth 8-3886] merging instance 'K_Gen_Ctrl/rng_seed_reg[16]' (FDE) to 'K_Gen_Ctrl/rng_seed_reg[27]'
INFO: [Synth 8-3886] merging instance 'K_Gen_Ctrl/rng_seed_reg[5]' (FDE) to 'K_Gen_Ctrl/rng_seed_reg[27]'
INFO: [Synth 8-3886] merging instance 'K_Gen_Ctrl/rng_seed_reg[11]' (FDE) to 'K_Gen_Ctrl/rng_seed_reg[27]'
INFO: [Synth 8-3886] merging instance 'K_Gen_Ctrl/rng_seed_reg[26]' (FDE) to 'K_Gen_Ctrl/rng_seed_reg[27]'
INFO: [Synth 8-3886] merging instance 'K_Gen_Ctrl/rng_seed_reg[2]' (FDE) to 'K_Gen_Ctrl/rng_seed_reg[27]'
INFO: [Synth 8-3886] merging instance 'K_Gen_Ctrl/rng_seed_reg[17]' (FDE) to 'K_Gen_Ctrl/rng_seed_reg[27]'
INFO: [Synth 8-3886] merging instance 'K_Gen_Ctrl/rng_seed_reg[13]' (FDE) to 'K_Gen_Ctrl/rng_seed_reg[27]'
INFO: [Synth 8-3886] merging instance 'K_Gen_Ctrl/rng_seed_reg[6]' (FDE) to 'K_Gen_Ctrl/rng_seed_reg[27]'
INFO: [Synth 8-3886] merging instance 'K_Gen_Ctrl/rng_seed_reg[12]' (FDE) to 'K_Gen_Ctrl/rng_seed_reg[27]'
INFO: [Synth 8-3886] merging instance 'K_Gen_Ctrl/rng_seed_reg[27]' (FDE) to 'K_Gen_Ctrl/rng_seed_reg[18]'
INFO: [Synth 8-3886] merging instance 'K_Gen_Ctrl/rng_seed_reg[3]' (FDE) to 'K_Gen_Ctrl/rng_seed_reg[18]'
INFO: [Synth 8-3886] merging instance 'K_Gen_Ctrl/rng_seed_reg[18]' (FDE) to 'K_Gen_Ctrl/rng_seed_reg[14]'
INFO: [Synth 8-3886] merging instance 'K_Gen_Ctrl/rng_seed_reg[14]' (FDE) to 'K_Gen_Ctrl/rng_seed_reg[7]'
INFO: [Synth 8-3886] merging instance 'GS/start_in_1_3_reg' (FD) to 'GS/start_in_0_5_reg'
INFO: [Synth 8-3886] merging instance 'GS/start_in_0_7_reg' (FD) to 'GS/start_in_2_3_reg'
INFO: [Synth 8-3886] merging instance 'GS/start_in_2_5_reg' (FD) to 'GS/start_in_3_3_reg'
INFO: [Synth 8-3886] merging instance 'GS/start_in_0_6_reg' (FD) to 'GS/start_in_1_4_reg'
INFO: [Synth 8-3886] merging instance 'GS/start_in_3_4_reg' (FD) to 'GS/start_in_2_6_reg'
INFO: [Synth 8-3886] merging instance 'GS/start_in_2_3_reg' (FD) to 'GS/start_in_1_5_reg'
INFO: [Synth 8-3886] merging instance 'GS/start_in_2_4_reg' (FD) to 'GS/start_in_0_8_reg'
INFO: [Synth 8-3886] merging instance 'GS/start_in_4_2_reg' (FD) to 'GS/start_in_2_6_reg'
INFO: [Synth 8-3886] merging instance 'GS/start_in_3_3_reg' (FD) to 'GS/start_in_0_9_reg'
INFO: [Synth 8-3886] merging instance 'GS/start_in_1_6_reg' (FD) to 'GS/start_in_0_8_reg'
INFO: [Synth 8-3886] merging instance 'GS/start_in_0_10_reg' (FD) to 'GS/start_in_2_6_reg'
INFO: [Synth 8-3886] merging instance 'GS/start_in_2_7_reg' (FD) to 'GS/start_in_0_11_reg'
INFO: [Synth 8-3886] merging instance 'GS/start_in_3_5_reg' (FD) to 'GS/start_in_0_11_reg'
INFO: [Synth 8-3886] merging instance 'GS/start_in_4_3_reg' (FD) to 'GS/start_in_0_11_reg'
INFO: [Synth 8-3886] merging instance 'GS/start_in_0_9_reg' (FD) to 'GS/start_in_1_7_reg'
INFO: [Synth 8-3886] merging instance 'GS/start_in_1_8_reg' (FD) to 'GS/start_in_2_6_reg'
INFO: [Synth 8-3886] merging instance 'GS/start_in_0_12_reg' (FD) to 'GS/start_in_4_4_reg'
INFO: [Synth 8-3886] merging instance 'GS/start_in_2_8_reg' (FD) to 'GS/start_in_4_4_reg'
INFO: [Synth 8-3886] merging instance 'GS/start_in_3_6_reg' (FD) to 'GS/start_in_4_4_reg'
INFO: [Synth 8-3886] merging instance 'GS/start_in_4_5_reg' (FD) to 'GS/start_in_3_7_reg'
INFO: [Synth 8-3886] merging instance 'GS/start_in_0_11_reg' (FD) to 'GS/start_in_1_9_reg'
INFO: [Synth 8-3886] merging instance 'GS/start_in_1_10_reg' (FD) to 'GS/start_in_4_4_reg'
INFO: [Synth 8-3886] merging instance 'GS/start_in_0_13_reg' (FD) to 'GS/start_in_1_11_reg'
INFO: [Synth 8-3886] merging instance 'GS/start_in_2_9_reg' (FD) to 'GS/start_in_1_11_reg'
INFO: [Synth 8-3886] merging instance 'GS/start_in_3_8_reg' (FD) to 'GS/start_in_4_6_reg'
INFO: [Synth 8-3886] merging instance 'GS/start_in_4_7_reg' (FD) to 'GS/start_in_3_9_reg'
INFO: [Synth 8-3886] merging instance 'GS/start_in_3_7_reg' (FD) to 'GS/start_in_1_11_reg'
INFO: [Synth 8-3886] merging instance 'GS/start_in_1_12_reg' (FD) to 'GS/start_in_4_6_reg'
INFO: [Synth 8-3886] merging instance 'GS/start_in_0_14_reg' (FD) to 'GS/start_in_4_6_reg'
INFO: [Synth 8-3886] merging instance 'GS/start_in_2_10_reg' (FD) to 'GS/start_in_4_6_reg'
INFO: [Synth 8-3886] merging instance 'GS/start_in_3_10_reg' (FD) to 'GS/start_in_4_8_reg'
INFO: [Synth 8-3886] merging instance 'GS/start_in_4_9_reg' (FD) to 'GS/start_in_3_11_reg'
INFO: [Synth 8-3886] merging instance 'GS/start_in_3_9_reg' (FD) to 'GS/start_in_2_11_reg'
INFO: [Synth 8-3886] merging instance 'GS/start_in_1_13_reg' (FD) to 'GS/start_in_2_11_reg'
INFO: [Synth 8-3886] merging instance 'GS/start_in_0_15_reg' (FD) to 'GS/start_in_2_11_reg'
INFO: [Synth 8-3886] merging instance 'GS/start_in_2_12_reg' (FD) to 'GS/start_in_0_16_reg'
INFO: [Synth 8-3886] merging instance 'GS/start_in_3_12_reg' (FD) to 'GS/start_in_4_10_reg'
INFO: [Synth 8-3886] merging instance 'GS/start_in_4_11_reg' (FD) to 'GS/start_in_3_13_reg'
INFO: [Synth 8-3886] merging instance 'GS/start_in_4_8_reg' (FD) to 'GS/start_in_0_16_reg'
INFO: [Synth 8-3886] merging instance 'GS/start_in_1_14_reg' (FD) to 'GS/start_in_0_16_reg'
INFO: [Synth 8-3886] merging instance 'GS/start_in_0_17_reg' (FD) to 'GS/start_in_1_15_reg'
INFO: [Synth 8-3886] merging instance 'GS/start_in_2_13_reg' (FD) to 'GS/start_in_1_15_reg'
INFO: [Synth 8-3886] merging instance 'GS/start_in_3_14_reg' (FD) to 'GS/start_in_4_12_reg'
INFO: [Synth 8-3886] merging instance 'GS/start_in_4_13_reg' (FD) to 'GS/start_in_3_15_reg'
INFO: [Synth 8-3886] merging instance 'GS/start_in_3_11_reg' (FD) to 'GS/start_in_1_15_reg'
INFO: [Synth 8-3886] merging instance 'GS/start_in_1_16_reg' (FD) to 'GS/start_in_4_10_reg'
INFO: [Synth 8-3886] merging instance 'GS/start_in_0_18_reg' (FD) to 'GS/start_in_4_10_reg'
INFO: [Synth 8-3886] merging instance 'GS/start_in_2_14_reg' (FD) to 'GS/start_in_4_10_reg'
INFO: [Synth 8-3886] merging instance 'GS/start_in_3_16_reg' (FD) to 'GS/start_in_4_14_reg'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3917] design ROLLO_II_Encrypt__GCB1 has port sha3_mem_rw driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:46 ; elapsed = 00:02:56 . Memory (MB): peak = 1124.246 ; gain = 812.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name             | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|mem_sp:                 | mem_reg    | 8 x 83(READ_FIRST)     | W | R |                        |   |   | Port A           | 3      | 0      | 
|mem_dp:                 | mem_reg    | 32 x 415(READ_FIRST)   | W | R | 32 x 415(READ_FIRST)   | W | R | Port A and B     | 0      | 12     | 
|mem_sp__parameterized0: | mem_reg    | 32 x 415(READ_FIRST)   | W | R |                        |   |   | Port A           | 12     | 0      | 
|mem_sp__parameterized1: | mem_reg    | 32 x 415(READ_FIRST)   | W | R |                        |   |   | Port A           | 12     | 0      | 
|mem_sp__parameterized0: | mem_reg    | 32 x 415(READ_FIRST)   | W | R |                        |   |   | Port A           | 12     | 0      | 
+------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM E_rref/mem_reg to conserve power
INFO: [Synth 8-4480] The timing for the instance i_0/i_0/E_rref/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/i_0/E_rref/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/i_0/E_rref/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/i_0/E_rref/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/i_0/E_rref/mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/h/i_0/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/h/i_0/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/h/i_0/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/h/i_0/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/h/i_0/mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/h/i_0/mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/h/i_0/mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/h/i_0/mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/h/i_0/mem_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/h/i_0/mem_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/h/i_0/mem_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/h/i_0/mem_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/h/i_0/mem_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/h/i_0/mem_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/h/i_0/mem_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/h/i_0/mem_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/h/i_0/mem_reg_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/h/i_0/mem_reg_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/h/i_0/mem_reg_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/h/i_0/mem_reg_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/h/i_0/mem_reg_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/h/i_0/mem_reg_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/h/i_0/mem_reg_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/h/i_0/mem_reg_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/ct/i_0/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/ct/i_0/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/ct/i_0/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/ct/i_0/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/ct/i_0/mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/ct/i_0/mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/ct/i_0/mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/ct/i_0/mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/ct/i_0/mem_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/ct/i_0/mem_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/ct/i_0/mem_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/ct/i_0/mem_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/ct/i_0/mem_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/ct/i_0/mem_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/ct/i_0/mem_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/ct/i_0/mem_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/ct/i_0/mem_reg_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/ct/i_0/mem_reg_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/ct/i_0/mem_reg_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/ct/i_0/mem_reg_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/ct/i_0/mem_reg_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/ct/i_0/mem_reg_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/ct/i_0/mem_reg_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/ct/i_0/mem_reg_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/e2/i_0/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/e2/i_0/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/e2/i_0/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/e2/i_0/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/e2/i_0/mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/e2/i_0/mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/e2/i_0/mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/e2/i_0/mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/e2/i_0/mem_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/e2/i_0/mem_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/e2/i_0/mem_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/e2/i_0/mem_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/e2/i_0/mem_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/e2/i_0/mem_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/e2/i_0/mem_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/e2/i_0/mem_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/e2/i_0/mem_reg_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/e2/i_0/mem_reg_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/e2/i_0/mem_reg_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/e2/i_0/mem_reg_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/e2/i_0/mem_reg_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/e2/i_0/mem_reg_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/e2/i_0/mem_reg_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/e2/i_0/mem_reg_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/e1/i_0/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/e1/i_0/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/e1/i_0/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/e1/i_0/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/e1/i_0/mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/e1/i_0/mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/e1/i_0/mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/e1/i_0/mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/e1/i_0/mem_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/e1/i_0/mem_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/e1/i_0/mem_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/e1/i_0/mem_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/e1/i_0/mem_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/e1/i_0/mem_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/e1/i_0/mem_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/e1/i_0/mem_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/e1/i_0/mem_reg_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/e1/i_0/mem_reg_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/e1/i_0/mem_reg_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/e1/i_0/mem_reg_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/e1/i_0/mem_reg_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/e1/i_0/mem_reg_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/e1/i_0/mem_reg_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-4480' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |gf2mz_top__GB0         |           1|     33278|
|2     |gf2mz_top__GB1         |           1|     13892|
|3     |gf2mz_top__GB2         |           1|     20838|
|4     |gf2mz_top__GB3         |           1|     41700|
|5     |ROLLO_II_Encrypt__GCB0 |           1|     30533|
|6     |ROLLO_II_Encrypt__GCB1 |           1|     35680|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:56 ; elapsed = 00:03:08 . Memory (MB): peak = 1124.246 ; gain = 812.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:42 ; elapsed = 00:03:54 . Memory (MB): peak = 1339.957 ; gain = 1027.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name             | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|mem_sp:                 | mem_reg    | 8 x 83(READ_FIRST)     | W | R |                        |   |   | Port A           | 3      | 0      | 
|mem_dp:                 | mem_reg    | 32 x 415(READ_FIRST)   | W | R | 32 x 415(READ_FIRST)   | W | R | Port A and B     | 0      | 12     | 
|mem_sp__parameterized0: | mem_reg    | 32 x 415(READ_FIRST)   | W | R |                        |   |   | Port A           | 12     | 0      | 
|mem_sp__parameterized1: | mem_reg    | 32 x 415(READ_FIRST)   | W | R |                        |   |   | Port A           | 12     | 0      | 
|mem_sp__parameterized0: | mem_reg    | 32 x 415(READ_FIRST)   | W | R |                        |   |   | Port A           | 12     | 0      | 
+------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------+------------+----------+
|      |RTL Partition        |Replication |Instances |
+------+---------------------+------------+----------+
|1     |gf2mz_top__GB1       |           1|     13892|
|2     |gf2mz_top__GB2       |           1|     20838|
|3     |gf2mz_top__GB3       |           1|     41700|
|4     |ROLLO_II_Encrypt_GT1 |           1|     29224|
|5     |ROLLO_II_Encrypt_GT0 |           1|     69683|
+------+---------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:53 ; elapsed = 00:04:09 . Memory (MB): peak = 1339.957 ; gain = 1027.770
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------+------------+----------+
|      |RTL Partition        |Replication |Instances |
+------+---------------------+------------+----------+
|1     |gf2mz_top__GB1       |           1|      4562|
|2     |gf2mz_top__GB2       |           1|      6738|
|3     |gf2mz_top__GB3       |           1|     13527|
|4     |ROLLO_II_Encrypt_GT1 |           1|      4073|
|5     |ROLLO_II_Encrypt_GT0 |           1|     27676|
+------+---------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:01 ; elapsed = 00:04:18 . Memory (MB): peak = 1339.957 ; gain = 1027.770
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:01 ; elapsed = 00:04:18 . Memory (MB): peak = 1339.957 ; gain = 1027.770
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:06 ; elapsed = 00:04:23 . Memory (MB): peak = 1339.957 ; gain = 1027.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:06 ; elapsed = 00:04:23 . Memory (MB): peak = 1339.957 ; gain = 1027.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:09 ; elapsed = 00:04:25 . Memory (MB): peak = 1339.957 ; gain = 1027.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:09 ; elapsed = 00:04:26 . Memory (MB): peak = 1339.957 ; gain = 1027.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------+-------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name      | RTL Name                | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------+-------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|ROLLO_II_Encrypt | GS/result_col78_reg[4]  | 4      | 1     | NO           | YES                | YES               | 1      | 0       | 
|ROLLO_II_Encrypt | GS/result_col77_reg[5]  | 5      | 1     | NO           | YES                | YES               | 1      | 0       | 
|ROLLO_II_Encrypt | GS/result_col76_reg[6]  | 6      | 1     | NO           | YES                | YES               | 1      | 0       | 
|ROLLO_II_Encrypt | GS/result_col75_reg[7]  | 7      | 1     | NO           | YES                | YES               | 1      | 0       | 
|ROLLO_II_Encrypt | GS/result_col74_reg[8]  | 8      | 1     | NO           | YES                | YES               | 1      | 0       | 
|ROLLO_II_Encrypt | GS/result_col73_reg[9]  | 9      | 1     | NO           | YES                | YES               | 1      | 0       | 
|ROLLO_II_Encrypt | GS/result_col72_reg[10] | 10     | 1     | NO           | YES                | YES               | 1      | 0       | 
|ROLLO_II_Encrypt | GS/result_col71_reg[11] | 11     | 1     | NO           | YES                | YES               | 1      | 0       | 
|ROLLO_II_Encrypt | GS/result_col70_reg[12] | 12     | 1     | NO           | YES                | YES               | 1      | 0       | 
|ROLLO_II_Encrypt | GS/result_col69_reg[13] | 13     | 1     | NO           | YES                | YES               | 1      | 0       | 
|ROLLO_II_Encrypt | GS/result_col68_reg[14] | 14     | 1     | NO           | YES                | YES               | 1      | 0       | 
|ROLLO_II_Encrypt | GS/result_col67_reg[15] | 15     | 1     | NO           | YES                | YES               | 1      | 0       | 
|ROLLO_II_Encrypt | GS/result_col66_reg[16] | 16     | 1     | NO           | YES                | YES               | 1      | 0       | 
|ROLLO_II_Encrypt | GS/result_col65_reg[17] | 17     | 1     | NO           | YES                | YES               | 1      | 0       | 
|ROLLO_II_Encrypt | GS/result_col64_reg[18] | 18     | 1     | NO           | YES                | YES               | 1      | 0       | 
|ROLLO_II_Encrypt | GS/result_col63_reg[19] | 19     | 1     | NO           | YES                | YES               | 0      | 1       | 
|ROLLO_II_Encrypt | GS/result_col62_reg[20] | 20     | 1     | NO           | YES                | YES               | 0      | 1       | 
|ROLLO_II_Encrypt | GS/result_col61_reg[21] | 21     | 1     | NO           | YES                | YES               | 0      | 1       | 
|ROLLO_II_Encrypt | GS/result_col60_reg[22] | 22     | 1     | NO           | YES                | YES               | 0      | 1       | 
|ROLLO_II_Encrypt | GS/result_col59_reg[23] | 23     | 1     | NO           | YES                | YES               | 0      | 1       | 
|ROLLO_II_Encrypt | GS/result_col58_reg[24] | 24     | 1     | NO           | YES                | YES               | 0      | 1       | 
|ROLLO_II_Encrypt | GS/result_col57_reg[25] | 25     | 1     | NO           | YES                | YES               | 0      | 1       | 
|ROLLO_II_Encrypt | GS/result_col56_reg[26] | 26     | 1     | NO           | YES                | YES               | 0      | 1       | 
|ROLLO_II_Encrypt | GS/result_col55_reg[27] | 27     | 1     | NO           | YES                | YES               | 0      | 1       | 
|ROLLO_II_Encrypt | GS/result_col54_reg[28] | 28     | 1     | NO           | YES                | YES               | 0      | 1       | 
|ROLLO_II_Encrypt | GS/result_col53_reg[29] | 29     | 1     | NO           | YES                | YES               | 0      | 1       | 
|ROLLO_II_Encrypt | GS/result_col52_reg[30] | 30     | 1     | NO           | YES                | YES               | 0      | 1       | 
|ROLLO_II_Encrypt | GS/result_col51_reg[31] | 31     | 1     | NO           | YES                | YES               | 0      | 1       | 
|ROLLO_II_Encrypt | GS/result_col50_reg[32] | 32     | 1     | NO           | YES                | YES               | 0      | 1       | 
|ROLLO_II_Encrypt | GS/result_col49_reg[33] | 33     | 1     | NO           | YES                | YES               | 0      | 1       | 
|ROLLO_II_Encrypt | GS/result_col48_reg[34] | 34     | 1     | NO           | YES                | YES               | 0      | 1       | 
|ROLLO_II_Encrypt | GS/result_col47_reg[35] | 35     | 1     | NO           | YES                | YES               | 0      | 2       | 
|ROLLO_II_Encrypt | GS/result_col46_reg[36] | 36     | 1     | NO           | YES                | YES               | 0      | 2       | 
|ROLLO_II_Encrypt | GS/result_col45_reg[37] | 37     | 1     | NO           | YES                | YES               | 0      | 2       | 
|ROLLO_II_Encrypt | GS/result_col44_reg[38] | 38     | 1     | NO           | YES                | YES               | 0      | 2       | 
|ROLLO_II_Encrypt | GS/result_col43_reg[39] | 39     | 1     | NO           | YES                | YES               | 0      | 2       | 
|ROLLO_II_Encrypt | GS/result_col42_reg[40] | 40     | 1     | NO           | YES                | YES               | 0      | 2       | 
|ROLLO_II_Encrypt | GS/result_col41_reg[41] | 41     | 1     | NO           | YES                | YES               | 0      | 2       | 
|ROLLO_II_Encrypt | GS/result_col40_reg[42] | 42     | 1     | NO           | YES                | YES               | 0      | 2       | 
|ROLLO_II_Encrypt | GS/result_col39_reg[43] | 43     | 1     | NO           | YES                | YES               | 0      | 2       | 
|ROLLO_II_Encrypt | GS/result_col38_reg[44] | 44     | 1     | NO           | YES                | YES               | 0      | 2       | 
|ROLLO_II_Encrypt | GS/result_col37_reg[45] | 45     | 1     | NO           | YES                | YES               | 0      | 2       | 
|ROLLO_II_Encrypt | GS/result_col36_reg[46] | 46     | 1     | NO           | YES                | YES               | 0      | 2       | 
|ROLLO_II_Encrypt | GS/result_col35_reg[47] | 47     | 1     | NO           | YES                | YES               | 0      | 2       | 
|ROLLO_II_Encrypt | GS/result_col34_reg[48] | 48     | 1     | NO           | YES                | YES               | 0      | 2       | 
|ROLLO_II_Encrypt | GS/result_col33_reg[49] | 49     | 1     | NO           | YES                | YES               | 0      | 2       | 
|ROLLO_II_Encrypt | GS/result_col32_reg[50] | 50     | 1     | NO           | YES                | YES               | 0      | 2       | 
|ROLLO_II_Encrypt | GS/result_col31_reg[51] | 51     | 1     | NO           | YES                | YES               | 0      | 2       | 
|ROLLO_II_Encrypt | GS/result_col30_reg[52] | 52     | 1     | NO           | YES                | YES               | 0      | 2       | 
|ROLLO_II_Encrypt | GS/result_col29_reg[53] | 53     | 1     | NO           | YES                | YES               | 0      | 2       | 
|ROLLO_II_Encrypt | GS/result_col28_reg[54] | 54     | 1     | NO           | YES                | YES               | 0      | 2       | 
|ROLLO_II_Encrypt | GS/result_col27_reg[55] | 55     | 1     | NO           | YES                | YES               | 0      | 2       | 
|ROLLO_II_Encrypt | GS/result_col26_reg[56] | 56     | 1     | NO           | YES                | YES               | 0      | 2       | 
|ROLLO_II_Encrypt | GS/result_col25_reg[57] | 57     | 1     | NO           | YES                | YES               | 0      | 2       | 
|ROLLO_II_Encrypt | GS/result_col24_reg[58] | 58     | 1     | NO           | YES                | YES               | 0      | 2       | 
|ROLLO_II_Encrypt | GS/result_col23_reg[59] | 59     | 1     | NO           | YES                | YES               | 0      | 2       | 
|ROLLO_II_Encrypt | GS/result_col22_reg[60] | 60     | 1     | NO           | YES                | YES               | 0      | 2       | 
|ROLLO_II_Encrypt | GS/result_col21_reg[61] | 61     | 1     | NO           | YES                | YES               | 0      | 2       | 
|ROLLO_II_Encrypt | GS/result_col20_reg[62] | 62     | 1     | NO           | YES                | YES               | 0      | 2       | 
|ROLLO_II_Encrypt | GS/result_col19_reg[63] | 63     | 1     | NO           | YES                | YES               | 0      | 2       | 
|ROLLO_II_Encrypt | GS/result_col18_reg[64] | 64     | 1     | NO           | YES                | YES               | 0      | 2       | 
|ROLLO_II_Encrypt | GS/result_col17_reg[65] | 65     | 1     | NO           | YES                | YES               | 0      | 2       | 
|ROLLO_II_Encrypt | GS/result_col16_reg[66] | 66     | 1     | NO           | YES                | YES               | 0      | 2       | 
|ROLLO_II_Encrypt | GS/result_col15_reg[67] | 67     | 1     | NO           | YES                | YES               | 0      | 3       | 
|ROLLO_II_Encrypt | GS/result_col14_reg[68] | 68     | 1     | NO           | YES                | YES               | 0      | 3       | 
|ROLLO_II_Encrypt | GS/result_col13_reg[69] | 69     | 1     | NO           | YES                | YES               | 0      | 3       | 
|ROLLO_II_Encrypt | GS/result_col12_reg[70] | 70     | 1     | NO           | YES                | YES               | 0      | 3       | 
|ROLLO_II_Encrypt | GS/result_col11_reg[71] | 71     | 1     | NO           | YES                | YES               | 0      | 3       | 
|ROLLO_II_Encrypt | GS/result_col10_reg[72] | 72     | 1     | NO           | YES                | YES               | 0      | 3       | 
|ROLLO_II_Encrypt | GS/result_col9_reg[73]  | 73     | 1     | NO           | YES                | YES               | 0      | 3       | 
|ROLLO_II_Encrypt | GS/result_col8_reg[74]  | 74     | 1     | NO           | YES                | YES               | 0      | 3       | 
|ROLLO_II_Encrypt | GS/result_col7_reg[75]  | 75     | 1     | NO           | YES                | YES               | 0      | 3       | 
|ROLLO_II_Encrypt | GS/result_col6_reg[76]  | 76     | 1     | NO           | YES                | YES               | 0      | 3       | 
|ROLLO_II_Encrypt | GS/result_col5_reg[77]  | 77     | 1     | NO           | YES                | YES               | 0      | 3       | 
|ROLLO_II_Encrypt | GS/result_col4_reg[78]  | 78     | 1     | NO           | YES                | YES               | 0      | 3       | 
|ROLLO_II_Encrypt | GS/result_col3_reg[79]  | 79     | 1     | NO           | YES                | YES               | 0      | 3       | 
|ROLLO_II_Encrypt | GS/result_col2_reg[80]  | 80     | 1     | NO           | YES                | YES               | 0      | 3       | 
|ROLLO_II_Encrypt | GS/result_col1_reg[81]  | 81     | 1     | NO           | YES                | YES               | 0      | 3       | 
|ROLLO_II_Encrypt | GS/result_col0_reg[82]  | 82     | 1     | NO           | NO                 | YES               | 0      | 3       | 
|ROLLO_II_Encrypt | GS/data_col82_reg[82]   | 82     | 1     | NO           | NO                 | YES               | 0      | 3       | 
|ROLLO_II_Encrypt | GS/data_col81_reg[81]   | 81     | 1     | NO           | NO                 | YES               | 0      | 3       | 
|ROLLO_II_Encrypt | GS/data_col80_reg[80]   | 80     | 1     | NO           | NO                 | YES               | 0      | 3       | 
|ROLLO_II_Encrypt | GS/data_col79_reg[79]   | 79     | 1     | NO           | NO                 | YES               | 0      | 3       | 
|ROLLO_II_Encrypt | GS/data_col78_reg[78]   | 78     | 1     | NO           | NO                 | YES               | 0      | 3       | 
|ROLLO_II_Encrypt | GS/data_col77_reg[77]   | 77     | 1     | NO           | NO                 | YES               | 0      | 3       | 
|ROLLO_II_Encrypt | GS/data_col76_reg[76]   | 76     | 1     | NO           | NO                 | YES               | 0      | 3       | 
|ROLLO_II_Encrypt | GS/data_col75_reg[75]   | 75     | 1     | NO           | NO                 | YES               | 0      | 3       | 
|ROLLO_II_Encrypt | GS/data_col74_reg[74]   | 74     | 1     | NO           | NO                 | YES               | 0      | 3       | 
|ROLLO_II_Encrypt | GS/data_col73_reg[73]   | 73     | 1     | NO           | NO                 | YES               | 0      | 3       | 
|ROLLO_II_Encrypt | GS/data_col72_reg[72]   | 72     | 1     | NO           | NO                 | YES               | 0      | 3       | 
|ROLLO_II_Encrypt | GS/data_col71_reg[71]   | 71     | 1     | NO           | NO                 | YES               | 0      | 3       | 
|ROLLO_II_Encrypt | GS/data_col70_reg[70]   | 70     | 1     | NO           | NO                 | YES               | 0      | 3       | 
|ROLLO_II_Encrypt | GS/data_col69_reg[69]   | 69     | 1     | NO           | NO                 | YES               | 0      | 3       | 
|ROLLO_II_Encrypt | GS/data_col68_reg[68]   | 68     | 1     | NO           | NO                 | YES               | 0      | 3       | 
|ROLLO_II_Encrypt | GS/data_col67_reg[67]   | 67     | 1     | NO           | NO                 | YES               | 0      | 3       | 
|ROLLO_II_Encrypt | GS/data_col66_reg[66]   | 66     | 1     | NO           | NO                 | YES               | 0      | 3       | 
|ROLLO_II_Encrypt | GS/data_col65_reg[65]   | 65     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|ROLLO_II_Encrypt | GS/data_col64_reg[64]   | 64     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|ROLLO_II_Encrypt | GS/data_col63_reg[63]   | 63     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|ROLLO_II_Encrypt | GS/data_col62_reg[62]   | 62     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|ROLLO_II_Encrypt | GS/data_col61_reg[61]   | 61     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|ROLLO_II_Encrypt | GS/data_col60_reg[60]   | 60     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|ROLLO_II_Encrypt | GS/data_col59_reg[59]   | 59     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|ROLLO_II_Encrypt | GS/data_col58_reg[58]   | 58     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|ROLLO_II_Encrypt | GS/data_col57_reg[57]   | 57     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|ROLLO_II_Encrypt | GS/data_col56_reg[56]   | 56     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|ROLLO_II_Encrypt | GS/data_col55_reg[55]   | 55     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|ROLLO_II_Encrypt | GS/data_col54_reg[54]   | 54     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|ROLLO_II_Encrypt | GS/data_col53_reg[53]   | 53     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|ROLLO_II_Encrypt | GS/data_col52_reg[52]   | 52     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|ROLLO_II_Encrypt | GS/data_col51_reg[51]   | 51     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|ROLLO_II_Encrypt | GS/data_col50_reg[50]   | 50     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|ROLLO_II_Encrypt | GS/data_col49_reg[49]   | 49     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|ROLLO_II_Encrypt | GS/data_col48_reg[48]   | 48     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|ROLLO_II_Encrypt | GS/data_col47_reg[47]   | 47     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|ROLLO_II_Encrypt | GS/data_col46_reg[46]   | 46     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|ROLLO_II_Encrypt | GS/data_col45_reg[45]   | 45     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|ROLLO_II_Encrypt | GS/data_col44_reg[44]   | 44     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|ROLLO_II_Encrypt | GS/data_col43_reg[43]   | 43     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|ROLLO_II_Encrypt | GS/data_col42_reg[42]   | 42     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|ROLLO_II_Encrypt | GS/data_col41_reg[41]   | 41     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|ROLLO_II_Encrypt | GS/data_col40_reg[40]   | 40     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|ROLLO_II_Encrypt | GS/data_col39_reg[39]   | 39     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|ROLLO_II_Encrypt | GS/data_col38_reg[38]   | 38     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|ROLLO_II_Encrypt | GS/data_col37_reg[37]   | 37     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|ROLLO_II_Encrypt | GS/data_col36_reg[36]   | 36     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|ROLLO_II_Encrypt | GS/data_col35_reg[35]   | 35     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|ROLLO_II_Encrypt | GS/data_col34_reg[34]   | 34     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|ROLLO_II_Encrypt | GS/data_col33_reg[33]   | 33     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|ROLLO_II_Encrypt | GS/data_col32_reg[32]   | 32     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|ROLLO_II_Encrypt | GS/data_col31_reg[31]   | 31     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|ROLLO_II_Encrypt | GS/data_col30_reg[30]   | 30     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|ROLLO_II_Encrypt | GS/data_col29_reg[29]   | 29     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|ROLLO_II_Encrypt | GS/data_col28_reg[28]   | 28     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|ROLLO_II_Encrypt | GS/data_col27_reg[27]   | 27     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|ROLLO_II_Encrypt | GS/data_col26_reg[26]   | 26     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|ROLLO_II_Encrypt | GS/data_col25_reg[25]   | 25     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|ROLLO_II_Encrypt | GS/data_col24_reg[24]   | 24     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|ROLLO_II_Encrypt | GS/data_col23_reg[23]   | 23     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|ROLLO_II_Encrypt | GS/data_col22_reg[22]   | 22     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|ROLLO_II_Encrypt | GS/data_col21_reg[21]   | 21     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|ROLLO_II_Encrypt | GS/data_col20_reg[20]   | 20     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|ROLLO_II_Encrypt | GS/data_col19_reg[19]   | 19     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|ROLLO_II_Encrypt | GS/data_col18_reg[18]   | 18     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|ROLLO_II_Encrypt | GS/data_col17_reg[17]   | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ROLLO_II_Encrypt | GS/data_col16_reg[16]   | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ROLLO_II_Encrypt | GS/data_col15_reg[15]   | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ROLLO_II_Encrypt | GS/data_col14_reg[14]   | 14     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ROLLO_II_Encrypt | GS/data_col13_reg[13]   | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ROLLO_II_Encrypt | GS/data_col12_reg[12]   | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ROLLO_II_Encrypt | GS/data_col11_reg[11]   | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ROLLO_II_Encrypt | GS/data_col10_reg[10]   | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ROLLO_II_Encrypt | GS/data_col9_reg[9]     | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ROLLO_II_Encrypt | GS/data_col8_reg[8]     | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ROLLO_II_Encrypt | GS/data_col7_reg[7]     | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ROLLO_II_Encrypt | GS/data_col6_reg[6]     | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ROLLO_II_Encrypt | GS/data_col5_reg[5]     | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ROLLO_II_Encrypt | GS/data_col4_reg[4]     | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ROLLO_II_Encrypt | GS/data_col3_reg[3]     | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ROLLO_II_Encrypt | RNG/i_reg[17]           | 18     | 1     | YES          | NO                 | YES               | 1      | 0       | 
+-----------------+-------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     1|
|2     |CARRY4     |    16|
|3     |LUT1       |     4|
|4     |LUT2       |  1833|
|5     |LUT3       |  1418|
|6     |LUT4       | 13553|
|7     |LUT5       |  5780|
|8     |LUT6       | 12445|
|9     |MUXF7      |   493|
|10    |RAMB18E1   |    24|
|11    |RAMB18E1_1 |    12|
|12    |RAMB18E1_2 |     2|
|13    |RAMB18E1_3 |     1|
|14    |RAMB36E1   |    12|
|15    |SRL16E     |    31|
|16    |SRLC32E    |   259|
|17    |FDCE       |   498|
|18    |FDRE       | 13166|
|19    |FDSE       |     4|
|20    |IBUF       |     3|
|21    |OBUF       |    33|
+------+-----------+------+

Report Instance Areas: 
+------+-------------------+--------------------------+------+
|      |Instance           |Module                    |Cells |
+------+-------------------+--------------------------+------+
|1     |top                |                          | 49588|
|2     |  h                |mem_dp                    |    12|
|3     |  ct               |mem_sp__parameterized0__1 |    12|
|4     |  e2               |mem_sp__parameterized1    |    12|
|5     |  e1               |mem_sp__parameterized0    |    12|
|6     |  E                |RegFiles                  |   913|
|7     |  E_rref           |mem_sp                    |     3|
|8     |  GS               |comb_SA                   |  6492|
|9     |    AB_0_0         |processor_AB              |     1|
|10    |    AB_0_1         |processor_AB_24           |    10|
|11    |    AB_0_10        |processor_AB_25           |    10|
|12    |    AB_0_11        |processor_AB_26           |    10|
|13    |    AB_0_12        |processor_AB_27           |    10|
|14    |    AB_0_13        |processor_AB_28           |    10|
|15    |    AB_0_14        |processor_AB_29           |    12|
|16    |    AB_0_15        |processor_AB_30           |    10|
|17    |    AB_0_16        |processor_AB_31           |    11|
|18    |    AB_0_17        |processor_AB_32           |    11|
|19    |    AB_0_18        |processor_AB_33           |    10|
|20    |    AB_0_19        |processor_AB_34           |    10|
|21    |    AB_0_2         |processor_AB_35           |    10|
|22    |    AB_0_20        |processor_AB_36           |    10|
|23    |    AB_0_21        |processor_AB_37           |    11|
|24    |    AB_0_22        |processor_AB_38           |    10|
|25    |    AB_0_23        |processor_AB_39           |    10|
|26    |    AB_0_24        |processor_AB_40           |    10|
|27    |    AB_0_25        |processor_AB_41           |    11|
|28    |    AB_0_26        |processor_AB_42           |    10|
|29    |    AB_0_27        |processor_AB_43           |    10|
|30    |    AB_0_28        |processor_AB_44           |    10|
|31    |    AB_0_29        |processor_AB_45           |    11|
|32    |    AB_0_3         |processor_AB_46           |    11|
|33    |    AB_0_30        |processor_AB_47           |    10|
|34    |    AB_0_31        |processor_AB_48           |    10|
|35    |    AB_0_32        |processor_AB_49           |    10|
|36    |    AB_0_33        |processor_AB_50           |    10|
|37    |    AB_0_34        |processor_AB_51           |    10|
|38    |    AB_0_35        |processor_AB_52           |    10|
|39    |    AB_0_36        |processor_AB_53           |    10|
|40    |    AB_0_37        |processor_AB_54           |    10|
|41    |    AB_0_38        |processor_AB_55           |    10|
|42    |    AB_0_39        |processor_AB_56           |    12|
|43    |    AB_0_4         |processor_AB_57           |    10|
|44    |    AB_0_40        |processor_AB_58           |    10|
|45    |    AB_0_41        |processor_AB_59           |    10|
|46    |    AB_0_42        |processor_AB_60           |    10|
|47    |    AB_0_43        |processor_AB_61           |    10|
|48    |    AB_0_44        |processor_AB_62           |    10|
|49    |    AB_0_45        |processor_AB_63           |    10|
|50    |    AB_0_46        |processor_AB_64           |    12|
|51    |    AB_0_47        |processor_AB_65           |    10|
|52    |    AB_0_48        |processor_AB_66           |    11|
|53    |    AB_0_49        |processor_AB_67           |    11|
|54    |    AB_0_5         |processor_AB_68           |    10|
|55    |    AB_0_50        |processor_AB_69           |    10|
|56    |    AB_0_51        |processor_AB_70           |    10|
|57    |    AB_0_52        |processor_AB_71           |    10|
|58    |    AB_0_53        |processor_AB_72           |    11|
|59    |    AB_0_54        |processor_AB_73           |    10|
|60    |    AB_0_55        |processor_AB_74           |    10|
|61    |    AB_0_56        |processor_AB_75           |    10|
|62    |    AB_0_57        |processor_AB_76           |    11|
|63    |    AB_0_58        |processor_AB_77           |    10|
|64    |    AB_0_59        |processor_AB_78           |    10|
|65    |    AB_0_6         |processor_AB_79           |    10|
|66    |    AB_0_60        |processor_AB_80           |    10|
|67    |    AB_0_61        |processor_AB_81           |    11|
|68    |    AB_0_62        |processor_AB_82           |    10|
|69    |    AB_0_63        |processor_AB_83           |    10|
|70    |    AB_0_64        |processor_AB_84           |    10|
|71    |    AB_0_65        |processor_AB_85           |    10|
|72    |    AB_0_66        |processor_AB_86           |    10|
|73    |    AB_0_67        |processor_AB_87           |    10|
|74    |    AB_0_68        |processor_AB_88           |    12|
|75    |    AB_0_69        |processor_AB_89           |    10|
|76    |    AB_0_7         |processor_AB_90           |    12|
|77    |    AB_0_70        |processor_AB_91           |    10|
|78    |    AB_0_71        |processor_AB_92           |    10|
|79    |    AB_0_72        |processor_AB_93           |    11|
|80    |    AB_0_73        |processor_AB_94           |    10|
|81    |    AB_0_74        |processor_AB_95           |    10|
|82    |    AB_0_75        |processor_AB_96           |    10|
|83    |    AB_0_76        |processor_AB_97           |    11|
|84    |    AB_0_77        |processor_AB_98           |    10|
|85    |    AB_0_78        |processor_AB_99           |    10|
|86    |    AB_0_79        |processor_AB_100          |    10|
|87    |    AB_0_8         |processor_AB_101          |    10|
|88    |    AB_0_80        |processor_AB_102          |    11|
|89    |    AB_0_81        |processor_AB_103          |    11|
|90    |    AB_0_82        |processor_AB_104          |     6|
|91    |    AB_0_9         |processor_AB_105          |    10|
|92    |    AB_1_0         |processor_AB_106          |     4|
|93    |    AB_1_1         |processor_AB_107          |    10|
|94    |    AB_1_10        |processor_AB_108          |    10|
|95    |    AB_1_11        |processor_AB_109          |    10|
|96    |    AB_1_12        |processor_AB_110          |    10|
|97    |    AB_1_13        |processor_AB_111          |    10|
|98    |    AB_1_14        |processor_AB_112          |    13|
|99    |    AB_1_15        |processor_AB_113          |    10|
|100   |    AB_1_16        |processor_AB_114          |    11|
|101   |    AB_1_17        |processor_AB_115          |    11|
|102   |    AB_1_18        |processor_AB_116          |    10|
|103   |    AB_1_19        |processor_AB_117          |    10|
|104   |    AB_1_2         |processor_AB_118          |    10|
|105   |    AB_1_20        |processor_AB_119          |    10|
|106   |    AB_1_21        |processor_AB_120          |    11|
|107   |    AB_1_22        |processor_AB_121          |    10|
|108   |    AB_1_23        |processor_AB_122          |    10|
|109   |    AB_1_24        |processor_AB_123          |    10|
|110   |    AB_1_25        |processor_AB_124          |    11|
|111   |    AB_1_26        |processor_AB_125          |    10|
|112   |    AB_1_27        |processor_AB_126          |    10|
|113   |    AB_1_28        |processor_AB_127          |    10|
|114   |    AB_1_29        |processor_AB_128          |    11|
|115   |    AB_1_3         |processor_AB_129          |    11|
|116   |    AB_1_30        |processor_AB_130          |    10|
|117   |    AB_1_31        |processor_AB_131          |    10|
|118   |    AB_1_32        |processor_AB_132          |    10|
|119   |    AB_1_33        |processor_AB_133          |    10|
|120   |    AB_1_34        |processor_AB_134          |    10|
|121   |    AB_1_35        |processor_AB_135          |    10|
|122   |    AB_1_36        |processor_AB_136          |    10|
|123   |    AB_1_37        |processor_AB_137          |    10|
|124   |    AB_1_38        |processor_AB_138          |    10|
|125   |    AB_1_39        |processor_AB_139          |    12|
|126   |    AB_1_4         |processor_AB_140          |    10|
|127   |    AB_1_40        |processor_AB_141          |    10|
|128   |    AB_1_41        |processor_AB_142          |    10|
|129   |    AB_1_42        |processor_AB_143          |    10|
|130   |    AB_1_43        |processor_AB_144          |    10|
|131   |    AB_1_44        |processor_AB_145          |    10|
|132   |    AB_1_45        |processor_AB_146          |    10|
|133   |    AB_1_46        |processor_AB_147          |    12|
|134   |    AB_1_47        |processor_AB_148          |    10|
|135   |    AB_1_48        |processor_AB_149          |    11|
|136   |    AB_1_49        |processor_AB_150          |    11|
|137   |    AB_1_5         |processor_AB_151          |    10|
|138   |    AB_1_50        |processor_AB_152          |    10|
|139   |    AB_1_51        |processor_AB_153          |    10|
|140   |    AB_1_52        |processor_AB_154          |    10|
|141   |    AB_1_53        |processor_AB_155          |    11|
|142   |    AB_1_54        |processor_AB_156          |    10|
|143   |    AB_1_55        |processor_AB_157          |    10|
|144   |    AB_1_56        |processor_AB_158          |    10|
|145   |    AB_1_57        |processor_AB_159          |    11|
|146   |    AB_1_58        |processor_AB_160          |    10|
|147   |    AB_1_59        |processor_AB_161          |    10|
|148   |    AB_1_6         |processor_AB_162          |    10|
|149   |    AB_1_60        |processor_AB_163          |    10|
|150   |    AB_1_61        |processor_AB_164          |    11|
|151   |    AB_1_62        |processor_AB_165          |    10|
|152   |    AB_1_63        |processor_AB_166          |    10|
|153   |    AB_1_64        |processor_AB_167          |    10|
|154   |    AB_1_65        |processor_AB_168          |    10|
|155   |    AB_1_66        |processor_AB_169          |    10|
|156   |    AB_1_67        |processor_AB_170          |    10|
|157   |    AB_1_68        |processor_AB_171          |    12|
|158   |    AB_1_69        |processor_AB_172          |    10|
|159   |    AB_1_7         |processor_AB_173          |    12|
|160   |    AB_1_70        |processor_AB_174          |    10|
|161   |    AB_1_71        |processor_AB_175          |    10|
|162   |    AB_1_72        |processor_AB_176          |    11|
|163   |    AB_1_73        |processor_AB_177          |    10|
|164   |    AB_1_74        |processor_AB_178          |    10|
|165   |    AB_1_75        |processor_AB_179          |    10|
|166   |    AB_1_76        |processor_AB_180          |    11|
|167   |    AB_1_77        |processor_AB_181          |    10|
|168   |    AB_1_78        |processor_AB_182          |    10|
|169   |    AB_1_79        |processor_AB_183          |    10|
|170   |    AB_1_8         |processor_AB_184          |    10|
|171   |    AB_1_80        |processor_AB_185          |    11|
|172   |    AB_1_81        |processor_AB_186          |    11|
|173   |    AB_1_82        |processor_AB_187          |     6|
|174   |    AB_1_9         |processor_AB_188          |    10|
|175   |    AB_2_0         |processor_AB_189          |     4|
|176   |    AB_2_1         |processor_AB_190          |    10|
|177   |    AB_2_10        |processor_AB_191          |    10|
|178   |    AB_2_11        |processor_AB_192          |    10|
|179   |    AB_2_12        |processor_AB_193          |    10|
|180   |    AB_2_13        |processor_AB_194          |    10|
|181   |    AB_2_14        |processor_AB_195          |    12|
|182   |    AB_2_15        |processor_AB_196          |    10|
|183   |    AB_2_16        |processor_AB_197          |    11|
|184   |    AB_2_17        |processor_AB_198          |    11|
|185   |    AB_2_18        |processor_AB_199          |    10|
|186   |    AB_2_19        |processor_AB_200          |    10|
|187   |    AB_2_2         |processor_AB_201          |    10|
|188   |    AB_2_20        |processor_AB_202          |    10|
|189   |    AB_2_21        |processor_AB_203          |    11|
|190   |    AB_2_22        |processor_AB_204          |    10|
|191   |    AB_2_23        |processor_AB_205          |    10|
|192   |    AB_2_24        |processor_AB_206          |    10|
|193   |    AB_2_25        |processor_AB_207          |    11|
|194   |    AB_2_26        |processor_AB_208          |    10|
|195   |    AB_2_27        |processor_AB_209          |    10|
|196   |    AB_2_28        |processor_AB_210          |    10|
|197   |    AB_2_29        |processor_AB_211          |    11|
|198   |    AB_2_3         |processor_AB_212          |    11|
|199   |    AB_2_30        |processor_AB_213          |    10|
|200   |    AB_2_31        |processor_AB_214          |    10|
|201   |    AB_2_32        |processor_AB_215          |    10|
|202   |    AB_2_33        |processor_AB_216          |    10|
|203   |    AB_2_34        |processor_AB_217          |    10|
|204   |    AB_2_35        |processor_AB_218          |    10|
|205   |    AB_2_36        |processor_AB_219          |    10|
|206   |    AB_2_37        |processor_AB_220          |    10|
|207   |    AB_2_38        |processor_AB_221          |    10|
|208   |    AB_2_39        |processor_AB_222          |    12|
|209   |    AB_2_4         |processor_AB_223          |    10|
|210   |    AB_2_40        |processor_AB_224          |    10|
|211   |    AB_2_41        |processor_AB_225          |    10|
|212   |    AB_2_42        |processor_AB_226          |    10|
|213   |    AB_2_43        |processor_AB_227          |    10|
|214   |    AB_2_44        |processor_AB_228          |    10|
|215   |    AB_2_45        |processor_AB_229          |    10|
|216   |    AB_2_46        |processor_AB_230          |    12|
|217   |    AB_2_47        |processor_AB_231          |    10|
|218   |    AB_2_48        |processor_AB_232          |    11|
|219   |    AB_2_49        |processor_AB_233          |    11|
|220   |    AB_2_5         |processor_AB_234          |    10|
|221   |    AB_2_50        |processor_AB_235          |    10|
|222   |    AB_2_51        |processor_AB_236          |    10|
|223   |    AB_2_52        |processor_AB_237          |    10|
|224   |    AB_2_53        |processor_AB_238          |    11|
|225   |    AB_2_54        |processor_AB_239          |    10|
|226   |    AB_2_55        |processor_AB_240          |    10|
|227   |    AB_2_56        |processor_AB_241          |    10|
|228   |    AB_2_57        |processor_AB_242          |    11|
|229   |    AB_2_58        |processor_AB_243          |    10|
|230   |    AB_2_59        |processor_AB_244          |    10|
|231   |    AB_2_6         |processor_AB_245          |    10|
|232   |    AB_2_60        |processor_AB_246          |    10|
|233   |    AB_2_61        |processor_AB_247          |    11|
|234   |    AB_2_62        |processor_AB_248          |    10|
|235   |    AB_2_63        |processor_AB_249          |    10|
|236   |    AB_2_64        |processor_AB_250          |    10|
|237   |    AB_2_65        |processor_AB_251          |    10|
|238   |    AB_2_66        |processor_AB_252          |    10|
|239   |    AB_2_67        |processor_AB_253          |    10|
|240   |    AB_2_68        |processor_AB_254          |    12|
|241   |    AB_2_69        |processor_AB_255          |    10|
|242   |    AB_2_7         |processor_AB_256          |    12|
|243   |    AB_2_70        |processor_AB_257          |    10|
|244   |    AB_2_71        |processor_AB_258          |    10|
|245   |    AB_2_72        |processor_AB_259          |    11|
|246   |    AB_2_73        |processor_AB_260          |    10|
|247   |    AB_2_74        |processor_AB_261          |    10|
|248   |    AB_2_75        |processor_AB_262          |    10|
|249   |    AB_2_76        |processor_AB_263          |    11|
|250   |    AB_2_77        |processor_AB_264          |    10|
|251   |    AB_2_78        |processor_AB_265          |    10|
|252   |    AB_2_79        |processor_AB_266          |    10|
|253   |    AB_2_8         |processor_AB_267          |    10|
|254   |    AB_2_80        |processor_AB_268          |    11|
|255   |    AB_2_81        |processor_AB_269          |    11|
|256   |    AB_2_82        |processor_AB_270          |     6|
|257   |    AB_2_9         |processor_AB_271          |    10|
|258   |    AB_3_0         |processor_AB_272          |     4|
|259   |    AB_3_1         |processor_AB_273          |    10|
|260   |    AB_3_10        |processor_AB_274          |    10|
|261   |    AB_3_11        |processor_AB_275          |    10|
|262   |    AB_3_12        |processor_AB_276          |    10|
|263   |    AB_3_13        |processor_AB_277          |    10|
|264   |    AB_3_14        |processor_AB_278          |    11|
|265   |    AB_3_15        |processor_AB_279          |    12|
|266   |    AB_3_16        |processor_AB_280          |    10|
|267   |    AB_3_17        |processor_AB_281          |    11|
|268   |    AB_3_18        |processor_AB_282          |    10|
|269   |    AB_3_19        |processor_AB_283          |    10|
|270   |    AB_3_2         |processor_AB_284          |    10|
|271   |    AB_3_20        |processor_AB_285          |    10|
|272   |    AB_3_21        |processor_AB_286          |    11|
|273   |    AB_3_22        |processor_AB_287          |    10|
|274   |    AB_3_23        |processor_AB_288          |    10|
|275   |    AB_3_24        |processor_AB_289          |    10|
|276   |    AB_3_25        |processor_AB_290          |    11|
|277   |    AB_3_26        |processor_AB_291          |    10|
|278   |    AB_3_27        |processor_AB_292          |    10|
|279   |    AB_3_28        |processor_AB_293          |    10|
|280   |    AB_3_29        |processor_AB_294          |    11|
|281   |    AB_3_3         |processor_AB_295          |    12|
|282   |    AB_3_30        |processor_AB_296          |    10|
|283   |    AB_3_31        |processor_AB_297          |    10|
|284   |    AB_3_32        |processor_AB_298          |    10|
|285   |    AB_3_33        |processor_AB_299          |    10|
|286   |    AB_3_34        |processor_AB_300          |    10|
|287   |    AB_3_35        |processor_AB_301          |    10|
|288   |    AB_3_36        |processor_AB_302          |    10|
|289   |    AB_3_37        |processor_AB_303          |    10|
|290   |    AB_3_38        |processor_AB_304          |    10|
|291   |    AB_3_39        |processor_AB_305          |    11|
|292   |    AB_3_4         |processor_AB_306          |    10|
|293   |    AB_3_40        |processor_AB_307          |    10|
|294   |    AB_3_41        |processor_AB_308          |    10|
|295   |    AB_3_42        |processor_AB_309          |    10|
|296   |    AB_3_43        |processor_AB_310          |    10|
|297   |    AB_3_44        |processor_AB_311          |    10|
|298   |    AB_3_45        |processor_AB_312          |    10|
|299   |    AB_3_46        |processor_AB_313          |    12|
|300   |    AB_3_47        |processor_AB_314          |    11|
|301   |    AB_3_48        |processor_AB_315          |    10|
|302   |    AB_3_49        |processor_AB_316          |    11|
|303   |    AB_3_5         |processor_AB_317          |    10|
|304   |    AB_3_50        |processor_AB_318          |    10|
|305   |    AB_3_51        |processor_AB_319          |    10|
|306   |    AB_3_52        |processor_AB_320          |    10|
|307   |    AB_3_53        |processor_AB_321          |    11|
|308   |    AB_3_54        |processor_AB_322          |    10|
|309   |    AB_3_55        |processor_AB_323          |    10|
|310   |    AB_3_56        |processor_AB_324          |    10|
|311   |    AB_3_57        |processor_AB_325          |    11|
|312   |    AB_3_58        |processor_AB_326          |    10|
|313   |    AB_3_59        |processor_AB_327          |    10|
|314   |    AB_3_6         |processor_AB_328          |    10|
|315   |    AB_3_60        |processor_AB_329          |    10|
|316   |    AB_3_61        |processor_AB_330          |    11|
|317   |    AB_3_62        |processor_AB_331          |    10|
|318   |    AB_3_63        |processor_AB_332          |    10|
|319   |    AB_3_64        |processor_AB_333          |    10|
|320   |    AB_3_65        |processor_AB_334          |    10|
|321   |    AB_3_66        |processor_AB_335          |    10|
|322   |    AB_3_67        |processor_AB_336          |    10|
|323   |    AB_3_68        |processor_AB_337          |    11|
|324   |    AB_3_69        |processor_AB_338          |    10|
|325   |    AB_3_7         |processor_AB_339          |    10|
|326   |    AB_3_70        |processor_AB_340          |    10|
|327   |    AB_3_71        |processor_AB_341          |    11|
|328   |    AB_3_72        |processor_AB_342          |    10|
|329   |    AB_3_73        |processor_AB_343          |    10|
|330   |    AB_3_74        |processor_AB_344          |    10|
|331   |    AB_3_75        |processor_AB_345          |    10|
|332   |    AB_3_76        |processor_AB_346          |    11|
|333   |    AB_3_77        |processor_AB_347          |    10|
|334   |    AB_3_78        |processor_AB_348          |    10|
|335   |    AB_3_79        |processor_AB_349          |    10|
|336   |    AB_3_8         |processor_AB_350          |    10|
|337   |    AB_3_80        |processor_AB_351          |    11|
|338   |    AB_3_81        |processor_AB_352          |    11|
|339   |    AB_3_82        |processor_AB_353          |     6|
|340   |    AB_3_9         |processor_AB_354          |    10|
|341   |    AB_4_0         |processor_AB_355          |     4|
|342   |    AB_4_1         |processor_AB_356          |    10|
|343   |    AB_4_10        |processor_AB_357          |    10|
|344   |    AB_4_11        |processor_AB_358          |    10|
|345   |    AB_4_12        |processor_AB_359          |    10|
|346   |    AB_4_13        |processor_AB_360          |    10|
|347   |    AB_4_14        |processor_AB_361          |    12|
|348   |    AB_4_15        |processor_AB_362          |    10|
|349   |    AB_4_16        |processor_AB_363          |    11|
|350   |    AB_4_17        |processor_AB_364          |    11|
|351   |    AB_4_18        |processor_AB_365          |    10|
|352   |    AB_4_19        |processor_AB_366          |    10|
|353   |    AB_4_2         |processor_AB_367          |    10|
|354   |    AB_4_20        |processor_AB_368          |    10|
|355   |    AB_4_21        |processor_AB_369          |    11|
|356   |    AB_4_22        |processor_AB_370          |    10|
|357   |    AB_4_23        |processor_AB_371          |    10|
|358   |    AB_4_24        |processor_AB_372          |    10|
|359   |    AB_4_25        |processor_AB_373          |    11|
|360   |    AB_4_26        |processor_AB_374          |    10|
|361   |    AB_4_27        |processor_AB_375          |    10|
|362   |    AB_4_28        |processor_AB_376          |    10|
|363   |    AB_4_29        |processor_AB_377          |    11|
|364   |    AB_4_3         |processor_AB_378          |    11|
|365   |    AB_4_30        |processor_AB_379          |    10|
|366   |    AB_4_31        |processor_AB_380          |    10|
|367   |    AB_4_32        |processor_AB_381          |    10|
|368   |    AB_4_33        |processor_AB_382          |    10|
|369   |    AB_4_34        |processor_AB_383          |    10|
|370   |    AB_4_35        |processor_AB_384          |    10|
|371   |    AB_4_36        |processor_AB_385          |    10|
|372   |    AB_4_37        |processor_AB_386          |    10|
|373   |    AB_4_38        |processor_AB_387          |    10|
|374   |    AB_4_39        |processor_AB_388          |    12|
|375   |    AB_4_4         |processor_AB_389          |    10|
|376   |    AB_4_40        |processor_AB_390          |    10|
|377   |    AB_4_41        |processor_AB_391          |    10|
|378   |    AB_4_42        |processor_AB_392          |    10|
|379   |    AB_4_43        |processor_AB_393          |    10|
|380   |    AB_4_44        |processor_AB_394          |    10|
|381   |    AB_4_45        |processor_AB_395          |    10|
|382   |    AB_4_46        |processor_AB_396          |    12|
|383   |    AB_4_47        |processor_AB_397          |    10|
|384   |    AB_4_48        |processor_AB_398          |    11|
|385   |    AB_4_49        |processor_AB_399          |    11|
|386   |    AB_4_5         |processor_AB_400          |    10|
|387   |    AB_4_50        |processor_AB_401          |    10|
|388   |    AB_4_51        |processor_AB_402          |    10|
|389   |    AB_4_52        |processor_AB_403          |    10|
|390   |    AB_4_53        |processor_AB_404          |    11|
|391   |    AB_4_54        |processor_AB_405          |    10|
|392   |    AB_4_55        |processor_AB_406          |    10|
|393   |    AB_4_56        |processor_AB_407          |    10|
|394   |    AB_4_57        |processor_AB_408          |    11|
|395   |    AB_4_58        |processor_AB_409          |    10|
|396   |    AB_4_59        |processor_AB_410          |    10|
|397   |    AB_4_6         |processor_AB_411          |    10|
|398   |    AB_4_60        |processor_AB_412          |    10|
|399   |    AB_4_61        |processor_AB_413          |    11|
|400   |    AB_4_62        |processor_AB_414          |    10|
|401   |    AB_4_63        |processor_AB_415          |    10|
|402   |    AB_4_64        |processor_AB_416          |    10|
|403   |    AB_4_65        |processor_AB_417          |    10|
|404   |    AB_4_66        |processor_AB_418          |    10|
|405   |    AB_4_67        |processor_AB_419          |    10|
|406   |    AB_4_68        |processor_AB_420          |    12|
|407   |    AB_4_69        |processor_AB_421          |    10|
|408   |    AB_4_7         |processor_AB_422          |    12|
|409   |    AB_4_70        |processor_AB_423          |    10|
|410   |    AB_4_71        |processor_AB_424          |    10|
|411   |    AB_4_72        |processor_AB_425          |    11|
|412   |    AB_4_73        |processor_AB_426          |    10|
|413   |    AB_4_74        |processor_AB_427          |    10|
|414   |    AB_4_75        |processor_AB_428          |    10|
|415   |    AB_4_76        |processor_AB_429          |    11|
|416   |    AB_4_77        |processor_AB_430          |    10|
|417   |    AB_4_78        |processor_AB_431          |    10|
|418   |    AB_4_79        |processor_AB_432          |    10|
|419   |    AB_4_8         |processor_AB_433          |    10|
|420   |    AB_4_80        |processor_AB_434          |    11|
|421   |    AB_4_81        |processor_AB_435          |    11|
|422   |    AB_4_82        |processor_AB_436          |     7|
|423   |    AB_4_9         |processor_AB_437          |    10|
|424   |  K_Gen_Ctrl       |K_Gen_Ctrl                |   384|
|425   |  RNG              |prng                      |   751|
|426   |    f_permutation_ |f_permutation_200         |   728|
|427   |  SHA3             |keccak                    |  4040|
|428   |    f_permutation_ |f_permutation             |  3768|
|429   |    padder_        |padder                    |   256|
|430   |  c_Gen_Ctrl       |c_Gen_Ctrl                |  2308|
|431   |  gf2mz            |gf2mz_top                 | 34548|
|432   |    ctrl           |mul_ctrl                  |  6925|
|433   |    mul00          |gf2m_mul                  |   337|
|434   |    mul01          |gf2m_mul_0                |  2303|
|435   |    mul02          |gf2m_mul_1                |   317|
|436   |    mul03          |gf2m_mul_2                |  1128|
|437   |    mul04          |gf2m_mul_3                |  1172|
|438   |    mul10          |gf2m_mul_4                |   402|
|439   |    mul11          |gf2m_mul_5                |   318|
|440   |    mul12          |gf2m_mul_6                |   509|
|441   |    mul13          |gf2m_mul_7                |  1827|
|442   |    mul14          |gf2m_mul_8                |  1206|
|443   |    mul20          |gf2m_mul_9                |   366|
|444   |    mul21          |gf2m_mul_10               |   346|
|445   |    mul22          |gf2m_mul_11               |   329|
|446   |    mul23          |gf2m_mul_12               |   349|
|447   |    mul24          |gf2m_mul_13               |  1131|
|448   |    mul30          |gf2m_mul_14               |   349|
|449   |    mul31          |gf2m_mul_15               |  2523|
|450   |    mul32          |gf2m_mul_16               |   342|
|451   |    mul33          |gf2m_mul_17               |  3228|
|452   |    mul34          |gf2m_mul_18               |  1128|
|453   |    mul40          |gf2m_mul_19               |  1077|
|454   |    mul41          |gf2m_mul_20               |  1776|
|455   |    mul42          |gf2m_mul_21               |   320|
|456   |    mul43          |gf2m_mul_22               |  3131|
|457   |    mul44          |gf2m_mul_23               |  1030|
+------+-------------------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:09 ; elapsed = 00:04:26 . Memory (MB): peak = 1339.957 ; gain = 1027.770
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 217 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:42 ; elapsed = 00:03:56 . Memory (MB): peak = 1339.957 ; gain = 458.398
Synthesis Optimization Complete : Time (s): cpu = 00:03:09 ; elapsed = 00:04:26 . Memory (MB): peak = 1339.957 ; gain = 1027.770
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 563 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
476 Infos, 216 Warnings, 6 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:18 ; elapsed = 00:04:36 . Memory (MB): peak = 1339.957 ; gain = 1040.590
INFO: [Common 17-1381] The checkpoint 'C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-II-Encrypt/ROLLO-II-Encrypt.runs/synth_1/ROLLO_II_Encrypt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1339.957 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file ROLLO_II_Encrypt_utilization_synth.rpt -pb ROLLO_II_Encrypt_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.273 . Memory (MB): peak = 1339.957 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu May 14 15:30:27 2020...
