
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /opt/local/Xilinx/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/local/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'pharris' on host 'correlator3.fnal.gov' (Linux_x86_64 version 3.10.0-1127.8.2.el7.x86_64) on Tue Aug 11 07:26:58 CDT 2020
INFO: [HLS 200-10] On os "Scientific Linux release 7.8 (Nitrogen)"
INFO: [HLS 200-10] In directory '/home/pharris/aigean/hls4ml/example-models/deepcalo_test_6/firmware/ips/layer52'
Sourcing Tcl script './synth.tcl'
INFO: [HLS 200-10] Opening project '/home/pharris/aigean/galapagos/userIP/hls_projects/resnet_layer52'.
INFO: [HLS 200-10] Opening solution '/home/pharris/aigean/galapagos/userIP/hls_projects/resnet_layer52/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-i'
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
WARNING: [HLS 200-483] The 'config_rtl -prefix' command is deprecated and will be removed in a future release. Use 'config_rtl -module_prefix' as its replacement.
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
INFO: [HLS 200-10] Adding design file '/home/pharris/aigean/hls4ml/example-models/deepcalo_test_6/firmware/ips/layer52/../srcs/dense_large.cpp' to the project
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/home/pharris/aigean/hls4ml/example-models/deepcalo_test_6/firmware/ips/layer52/../srcs/dense_large.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: /home/pharris/aigean/hls4ml/example-models/deepcalo_test_6/firmware/ips/layer52/../../../firmware/nnet_utils/nnet_dense.h:165:9
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: /home/pharris/aigean/hls4ml/example-models/deepcalo_test_6/firmware/ips/layer52/../../../firmware/nnet_utils/nnet_dense.h:177:9
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: /home/pharris/aigean/hls4ml/example-models/deepcalo_test_6/firmware/ips/layer52/../../../firmware/nnet_utils/nnet_batchnorm.h:76:9
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: /home/pharris/aigean/hls4ml/example-models/deepcalo_test_6/firmware/ips/layer52/../../../firmware/nnet_utils/nnet_conv2d_large.h:407:24
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: /home/pharris/aigean/hls4ml/example-models/deepcalo_test_6/firmware/ips/layer52/../include/_dense_large.hpp:23:2
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/pharris/aigean/hls4ml/example-models/deepcalo_test_6/firmware/ips/layer52/../srcs/dense_large.cpp:20:76
WARNING: [HLS 200-471] Dataflow form checks found 6 issue(s) in file /home/pharris/aigean/hls4ml/example-models/deepcalo_test_6/firmware/ips/layer52/../srcs/dense_large.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 984.668 ; gain = 196.129 ; free physical = 41047 ; free virtual = 251964
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 984.668 ; gain = 196.129 ; free physical = 41047 ; free virtual = 251963
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (/home/pharris/aigean/hls4ml/example-models/deepcalo_test_6/firmware/ips/layer52/../../../firmware/nnet_utils/nnet_dense_large.h:551) in function 'void nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config52>(hls::stream<FORWARD_REFERENCE>*, hls::stream<FORWARD_REFERENCE>*, FORWARD_REFERENCE::weight_t*, FORWARD_REFERENCE::bias_t*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (/home/pharris/aigean/hls4ml/example-models/deepcalo_test_6/firmware/ips/layer52/../../../firmware/nnet_utils/nnet_dense_large.h:211) in function 'void nnet::dense_large_rf_gt_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config52>(FORWARD_REFERENCE*, FORWARD_REFERENCE*, FORWARD_REFERENCE::weight_t*, FORWARD_REFERENCE::bias_t*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (/home/pharris/aigean/hls4ml/example-models/deepcalo_test_6/firmware/ips/layer52/../../../firmware/nnet_utils/nnet_dense_large.h:223) in function 'void nnet::dense_large_rf_gt_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config52>(FORWARD_REFERENCE*, FORWARD_REFERENCE*, FORWARD_REFERENCE::weight_t*, FORWARD_REFERENCE::bias_t*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'ResetMult' (/home/pharris/aigean/hls4ml/example-models/deepcalo_test_6/firmware/ips/layer52/../../../firmware/nnet_utils/nnet_dense_large.h:235) in function 'void nnet::dense_large_rf_gt_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config52>(FORWARD_REFERENCE*, FORWARD_REFERENCE*, FORWARD_REFERENCE::weight_t*, FORWARD_REFERENCE::bias_t*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'AccumLoop1' (/home/pharris/aigean/hls4ml/example-models/deepcalo_test_6/firmware/ips/layer52/../../../firmware/nnet_utils/nnet_dense_large.h:241) in function 'void nnet::dense_large_rf_gt_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config52>(FORWARD_REFERENCE*, FORWARD_REFERENCE*, FORWARD_REFERENCE::weight_t*, FORWARD_REFERENCE::bias_t*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'AccumLoop2' (/home/pharris/aigean/hls4ml/example-models/deepcalo_test_6/firmware/ips/layer52/../../../firmware/nnet_utils/nnet_dense_large.h:250) in function 'void nnet::dense_large_rf_gt_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config52>(FORWARD_REFERENCE*, FORWARD_REFERENCE*, FORWARD_REFERENCE::weight_t*, FORWARD_REFERENCE::bias_t*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Result' (/home/pharris/aigean/hls4ml/example-models/deepcalo_test_6/firmware/ips/layer52/../../../firmware/nnet_utils/nnet_dense_large.h:260) in function 'void nnet::dense_large_rf_gt_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config52>(FORWARD_REFERENCE*, FORWARD_REFERENCE*, FORWARD_REFERENCE::weight_t*, FORWARD_REFERENCE::bias_t*)' completely with a factor of 1.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 984.668 ; gain = 196.129 ; free physical = 41002 ; free virtual = 251922
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config52>' into 'nnet::dense_large_rf_gt_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config52>' (/home/pharris/aigean/hls4ml/example-models/deepcalo_test_6/firmware/ips/layer52/../../../firmware/nnet_utils/nnet_dense_large.h:262) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config52>' into 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config52>' (/home/pharris/aigean/hls4ml/example-models/deepcalo_test_6/firmware/ips/layer52/../../../firmware/nnet_utils/nnet_dense_large.h:548) automatically.
WARNING: [SYNCHK 200-62] /home/pharris/aigean/hls4ml/example-models/deepcalo_test_6/firmware/ips/layer52/../../../firmware/nnet_utils/nnet_dense_large.h:554: warning: out of bound array access on variable 'stream<ap_fixed<16, 6, 5, 3, 0> >.V.V'.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 984.668 ; gain = 196.129 ; free physical = 40992 ; free virtual = 251913
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/pharris/aigean/hls4ml/example-models/deepcalo_test_6/firmware/ips/layer52/../../../firmware/nnet_utils/nnet_dense_large.h:540) in function 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config52>' completely with a factor of 256.
WARNING: [XFORM 203-135] Cannot reshape array 'w52.V' (/home/pharris/aigean/hls4ml/example-models/deepcalo_test_6/firmware/ips/layer52/../srcs/dense_large.cpp:10): incorrect reshape factor 1.
WARNING: [XFORM 203-135] Cannot reshape array 'w52.V' (/home/pharris/aigean/hls4ml/example-models/deepcalo_test_6/firmware/ips/layer52/../srcs/dense_large.cpp:10): incorrect reshape factor 1.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'input.V.V' (/home/pharris/aigean/hls4ml/example-models/deepcalo_test_6/firmware/ips/layer52/../srcs/dense_large.cpp:8) .
WARNING: [XFORM 203-104] Completely partitioning array 'tmpdata.V' (/home/pharris/aigean/hls4ml/example-models/deepcalo_test_6/firmware/ips/layer52/../../../firmware/nnet_utils/nnet_dense_large.h:538) accessed through non-constant indices on dimension 1 (/home/pharris/aigean/hls4ml/example-models/deepcalo_test_6/firmware/ips/layer52/../../../firmware/nnet_utils/nnet_dense_large.h:542:41), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'tmpdata.V' (/home/pharris/aigean/hls4ml/example-models/deepcalo_test_6/firmware/ips/layer52/../../../firmware/nnet_utils/nnet_dense_large.h:538) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmpres.V' (/home/pharris/aigean/hls4ml/example-models/deepcalo_test_6/firmware/ips/layer52/../../../firmware/nnet_utils/nnet_dense_large.h:546) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b52.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (/home/pharris/aigean/hls4ml/example-models/deepcalo_test_6/firmware/ips/layer52/../../../firmware/nnet_utils/nnet_dense_large.h:207) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmpmult.V' (/home/pharris/aigean/hls4ml/example-models/deepcalo_test_6/firmware/ips/layer52/../../../firmware/nnet_utils/nnet_dense_large.h:219) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (/home/pharris/aigean/hls4ml/example-models/deepcalo_test_6/firmware/ips/layer52/../../../firmware/nnet_utils/nnet_dense_large.h:231) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input.V.V' (/home/pharris/aigean/hls4ml/example-models/deepcalo_test_6/firmware/ips/layer52/../srcs/dense_large.cpp:8) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'tmpdata.V' (/home/pharris/aigean/hls4ml/example-models/deepcalo_test_6/firmware/ips/layer52/../../../firmware/nnet_utils/nnet_dense_large.h:538) accessed through non-constant indices on dimension 1 (/home/pharris/aigean/hls4ml/example-models/deepcalo_test_6/firmware/ips/layer52/../../../firmware/nnet_utils/nnet_dense_large.h:228:27), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config52>' into 'nnet::dense_large_rf_gt_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config52>' (/home/pharris/aigean/hls4ml/example-models/deepcalo_test_6/firmware/ips/layer52/../../../firmware/nnet_utils/nnet_dense_large.h:262) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config52>' into 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config52>' (/home/pharris/aigean/hls4ml/example-models/deepcalo_test_6/firmware/ips/layer52/../../../firmware/nnet_utils/nnet_dense_large.h:548) automatically.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_large_rf_gt_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config52>'(/home/pharris/aigean/hls4ml/example-models/deepcalo_test_6/firmware/ips/layer52/../../../firmware/nnet_utils/nnet_dense_large.h:213:9) to 'nnet::dense_large_rf_gt_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config52>.0' at call site (/home/pharris/aigean/hls4ml/example-models/deepcalo_test_6/firmware/ips/layer52/../../../firmware/nnet_utils/nnet_dense_large.h:514->/home/pharris/aigean/hls4ml/example-models/deepcalo_test_6/firmware/ips/layer52/../../../firmware/nnet_utils/nnet_dense_large.h:548) by setting 'weights.V' to 'weights.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_large_rf_gt_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config52>.0'(/home/pharris/aigean/hls4ml/example-models/deepcalo_test_6/firmware/ips/layer52/../../../firmware/nnet_utils/nnet_dense_large.h:213:9) to 'nnet::dense_large_rf_gt_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config52>.0.0' at call site (/home/pharris/aigean/hls4ml/example-models/deepcalo_test_6/firmware/ips/layer52/../../../firmware/nnet_utils/nnet_dense_large.h:514->/home/pharris/aigean/hls4ml/example-models/deepcalo_test_6/firmware/ips/layer52/../../../firmware/nnet_utils/nnet_dense_large.h:548) by setting 'biases.V' to 'b52.V.0'.
INFO: [XFORM 203-712] Applying dataflow to function '_dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config52, 257, 1>', detected/extracted 1 process function(s): 
	 '_dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config52, 257, 1>_Block__proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'dense_large', detected/extracted 1 process function(s): 
	 '_dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config52, 257, 1>'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1096.680 ; gain = 308.141 ; free physical = 39283 ; free virtual = 250205
WARNING: [XFORM 203-631] Renaming function 'nnet::product<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >' to 'product' (/home/pharris/aigean/hls4ml/example-models/deepcalo_test_6/firmware/ips/layer52/../../../firmware/nnet_utils/nnet_dense.h:93:9)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config52>' to 'dense_large_stream' (/home/pharris/aigean/hls4ml/example-models/deepcalo_test_6/firmware/ips/layer52/../../../firmware/nnet_utils/nnet_dense_large.h:514:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_large_rf_gt_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config52>.0.0' to 'dense_large_rf_gt_ni' (/home/pharris/aigean/hls4ml/example-models/deepcalo_test_6/firmware/ips/layer52/../../../firmware/nnet_utils/nnet_dense_large.h:217:9)
WARNING: [XFORM 203-631] Renaming function '_dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config52, 257, 1>_Block__proc' to '_dense_large_Block__' (/home/pharris/aigean/hls4ml/example-models/deepcalo_test_6/firmware/ips/layer52/../include/_dense_large.hpp:23:5)
WARNING: [XFORM 203-631] Renaming function '_dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config52, 257, 1>' to '_dense_large' (/home/pharris/aigean/hls4ml/example-models/deepcalo_test_6/firmware/ips/layer52/../include/_dense_large.hpp:17:1)
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (/home/pharris/aigean/hls4ml/example-models/deepcalo_test_6/firmware/ips/layer52/../../../firmware/nnet_utils/nnet_dense_large.h:217) in function 'dense_large_rf_gt_ni'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReuseLoop' in function 'dense_large_rf_gt_ni'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1128.672 ; gain = 340.133 ; free physical = 39096 ; free virtual = 250018
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dense_large' ...
WARNING: [SYN 201-103] Legalizing function name '_dense_large_Block__' to 'p_dense_large_Block_s'.
WARNING: [SYN 201-103] Legalizing function name '_dense_large' to 'p_dense_large'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'product' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'product'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 43.94 seconds; current allocated memory: 213.311 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 213.368 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_large_rf_gt_ni' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 216.044 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 221.326 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_large_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 222.532 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 225.893 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_dense_large_Block_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 226.409 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 228.597 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_dense_large' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 229.085 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 231.260 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_large' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 232.012 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 234.472 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'product' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dense_large_mul_mul_16s_16s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'product'.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 234.603 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_large_rf_gt_ni' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dense_large_mux_2568_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_large_rf_gt_ni'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 240.243 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_large_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pX' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_large_stream'.
INFO: [HLS 200-111]  Elapsed time: 10.03 seconds; current allocated memory: 283.429 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_dense_large_Block_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_dense_large_Block_s'.
INFO: [HLS 200-111]  Elapsed time: 4.99 seconds; current allocated memory: 317.463 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_dense_large' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-632] Ignoring ap_ctrl_none interface for _dense_large with non-FIFO I/O
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_dense_large'.
INFO: [HLS 200-111]  Elapsed time: 3.01 seconds; current allocated memory: 330.503 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_large' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_0_V_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_1_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_2_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_3_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_4_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_5_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_6_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_7_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_8_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_9_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_10_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_11_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_12_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_13_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_14_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_15_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_16_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_17_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_18_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_19_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_20_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_21_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_22_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_23_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_24_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_25_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_26_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_27_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_28_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_29_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_30_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_31_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_32_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_33_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_34_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_35_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_36_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_37_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_38_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_39_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_40_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_41_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_42_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_43_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_44_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_45_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_46_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_47_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_48_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_49_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_50_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_51_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_52_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_53_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_54_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_55_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_56_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_57_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_58_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_59_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_60_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_61_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_62_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_63_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_64_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_65_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_66_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_67_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_68_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_69_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_70_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_71_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_72_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_73_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_74_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_75_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_76_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_77_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_78_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_79_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_80_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_81_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_82_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_83_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_84_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_85_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_86_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_87_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_88_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_89_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_90_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_91_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_92_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_93_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_94_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_95_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_96_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_97_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_98_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_99_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_100_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_101_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_102_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_103_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_104_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_105_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_106_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_107_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_108_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_109_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_110_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_111_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_112_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_113_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_114_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_115_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_116_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_117_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_118_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_119_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_120_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_121_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_122_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_123_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_124_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_125_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_126_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_127_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_128_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_129_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_130_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_131_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_132_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_133_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_134_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_135_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_136_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_137_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_138_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_139_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_140_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_141_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_142_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_143_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_144_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_145_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_146_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_147_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_148_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_149_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_150_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_151_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_152_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_153_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_154_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_155_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_156_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_157_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_158_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_159_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_160_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_161_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_162_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_163_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_164_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_165_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_166_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_167_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_168_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_169_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_170_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_171_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_172_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_173_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_174_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_175_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_176_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_177_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_178_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_179_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_180_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_181_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_182_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_183_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_184_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_185_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_186_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_187_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_188_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_189_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_190_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_191_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_192_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_193_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_194_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_195_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_196_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_197_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_198_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_199_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_200_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_201_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_202_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_203_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_204_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_205_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_206_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_207_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_208_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_209_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_210_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_211_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_212_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_213_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_214_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_215_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_216_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_217_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_218_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_219_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_220_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_221_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_222_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_223_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_224_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_225_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_226_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_227_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_228_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_229_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_230_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_231_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_232_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_233_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_234_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_235_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_236_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_237_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_238_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_239_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_240_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_241_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_242_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_243_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_244_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_245_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_246_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_247_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_248_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_249_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_250_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_251_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_252_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_253_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_254_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_255_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/input_256_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/output_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_large/w52_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dense_large' to 'ap_ctrl_none'.
WARNING: [HLS 200-631] Ignoring ap_ctrl_none interface for dense_large due to _dense_large with non-FIFO I/O
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_large'.
INFO: [HLS 200-111]  Elapsed time: 1.07 seconds; current allocated memory: 337.491 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:10 ; elapsed = 00:01:18 . Memory (MB): peak = 1276.719 ; gain = 488.180 ; free physical = 38456 ; free virtual = 249229
INFO: [VHDL 208-304] Generating VHDL RTL for dense_large with prefix layer52_.
INFO: [VLOG 209-307] Generating Verilog RTL for dense_large with prefix layer52_.
WARNING: [HLS 200-483] The 'export_design -evaluate verilog' command is deprecated and will be removed in a future release. Use 'export_design -flow impl -rtl verilog' as its replacement.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/local/Xilinx/Vivado/2019.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Tue Aug 11 07:28:32 2020...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...

****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source run_vivado.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/pharris/aigean/galapagos/userIP/hls_projects/resnet_layer52/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/local/Xilinx/Vivado/2019.1/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1508.168 ; gain = 15.844 ; free physical = 37405 ; free virtual = 248199
Wrote  : </home/pharris/aigean/galapagos/userIP/hls_projects/resnet_layer52/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
Wrote  : </home/pharris/aigean/galapagos/userIP/hls_projects/resnet_layer52/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
VHDL Output written to : /home/pharris/aigean/galapagos/userIP/hls_projects/resnet_layer52/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : /home/pharris/aigean/galapagos/userIP/hls_projects/resnet_layer52/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : /home/pharris/aigean/galapagos/userIP/hls_projects/resnet_layer52/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
Using BD top: bd_0_wrapper
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/pharris/aigean/galapagos/userIP/hls_projects/resnet_layer52/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : /home/pharris/aigean/galapagos/userIP/hls_projects/resnet_layer52/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : /home/pharris/aigean/galapagos/userIP/hls_projects/resnet_layer52/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file /home/pharris/aigean/galapagos/userIP/hls_projects/resnet_layer52/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Block Design Tcl file /home/pharris/aigean/galapagos/userIP/hls_projects/resnet_layer52/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0_bd.tcl
Generated Hardware Definition File /home/pharris/aigean/galapagos/userIP/hls_projects/resnet_layer52/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.hwdef
[Tue Aug 11 07:28:56 2020] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: /home/pharris/aigean/galapagos/userIP/hls_projects/resnet_layer52/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Tue Aug 11 07:28:57 2020] Launched synth_1...
Run output will be captured here: /home/pharris/aigean/galapagos/userIP/hls_projects/resnet_layer52/solution1/impl/verilog/project.runs/synth_1/runme.log
[Tue Aug 11 07:28:57 2020] Waiting for synth_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/pharris/aigean/galapagos/userIP/hls_projects/resnet_layer52/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/local/Xilinx/Vivado/2019.1/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1505.242 ; gain = 12.875 ; free physical = 34188 ; free virtual = 245085
Command: synth_design -top bd_0_wrapper -part xczu19eg-ffvc1760-2-i -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu19eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu19eg'
INFO: [Device 21-403] Loading part xczu19eg-ffvc1760-2-i
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 40528 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2603.824 ; gain = 0.000 ; free physical = 32988 ; free virtual = 243927
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [/home/pharris/aigean/galapagos/userIP/hls_projects/resnet_layer52/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [/home/pharris/aigean/galapagos/userIP/hls_projects/resnet_layer52/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/pharris/aigean/galapagos/userIP/hls_projects/resnet_layer52/solution1/impl/verilog/project.runs/synth_1/.Xil/Vivado-40433-correlator3.fnal.gov/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (1#1) [/home/pharris/aigean/galapagos/userIP/hls_projects/resnet_layer52/solution1/impl/verilog/project.runs/synth_1/.Xil/Vivado-40433-correlator3.fnal.gov/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (2#1) [/home/pharris/aigean/galapagos/userIP/hls_projects/resnet_layer52/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (3#1) [/home/pharris/aigean/galapagos/userIP/hls_projects/resnet_layer52/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2603.824 ; gain = 0.000 ; free physical = 32998 ; free virtual = 243938
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2603.824 ; gain = 0.000 ; free physical = 32994 ; free virtual = 243934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2603.824 ; gain = 0.000 ; free physical = 32994 ; free virtual = 243934
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/pharris/aigean/galapagos/userIP/hls_projects/resnet_layer52/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/home/pharris/aigean/galapagos/userIP/hls_projects/resnet_layer52/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/home/pharris/aigean/galapagos/userIP/hls_projects/resnet_layer52/solution1/impl/verilog/layer52_dense_large.xdc]
Finished Parsing XDC File [/home/pharris/aigean/galapagos/userIP/hls_projects/resnet_layer52/solution1/impl/verilog/layer52_dense_large.xdc]
Parsing XDC File [/home/pharris/aigean/galapagos/userIP/hls_projects/resnet_layer52/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/pharris/aigean/galapagos/userIP/hls_projects/resnet_layer52/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2718.414 ; gain = 0.000 ; free physical = 32773 ; free virtual = 243714
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2718.414 ; gain = 0.000 ; free physical = 32771 ; free virtual = 243712
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 2718.414 ; gain = 114.590 ; free physical = 32710 ; free virtual = 243728
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu19eg-ffvc1760-2-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 2718.414 ; gain = 114.590 ; free physical = 32709 ; free virtual = 243728
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for bd_0_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_0_i/hls_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 2718.414 ; gain = 114.590 ; free physical = 32709 ; free virtual = 243728
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 2718.414 ; gain = 114.590 ; free physical = 32709 ; free virtual = 243729
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1968 (col length:264)
BRAMs: 1968 (col length: RAMB18 264 RAMB36 132)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 2718.414 ; gain = 114.590 ; free physical = 32690 ; free virtual = 243714
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:01:34 . Memory (MB): peak = 3178.297 ; gain = 574.473 ; free physical = 29660 ; free virtual = 240772
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:01:34 . Memory (MB): peak = 3179.293 ; gain = 575.469 ; free physical = 29647 ; free virtual = 240759
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:01:34 . Memory (MB): peak = 3190.910 ; gain = 587.086 ; free physical = 29642 ; free virtual = 240754
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:01:35 . Memory (MB): peak = 3204.789 ; gain = 600.965 ; free physical = 29562 ; free virtual = 240680
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:01:35 . Memory (MB): peak = 3204.789 ; gain = 600.965 ; free physical = 29562 ; free virtual = 240680
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:01:35 . Memory (MB): peak = 3204.789 ; gain = 600.965 ; free physical = 29561 ; free virtual = 240679
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:01:35 . Memory (MB): peak = 3204.789 ; gain = 600.965 ; free physical = 29561 ; free virtual = 240679
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:01:35 . Memory (MB): peak = 3204.789 ; gain = 600.965 ; free physical = 29561 ; free virtual = 240679
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:01:35 . Memory (MB): peak = 3204.789 ; gain = 600.965 ; free physical = 29561 ; free virtual = 240679
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |bd_0_hls_inst_0 |     1|
+------+----------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   326|
|2     |  bd_0_i |bd_0   |   326|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:01:35 . Memory (MB): peak = 3204.789 ; gain = 600.965 ; free physical = 29561 ; free virtual = 240679
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:01:24 . Memory (MB): peak = 3204.789 ; gain = 486.375 ; free physical = 29597 ; free virtual = 240716
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:01:35 . Memory (MB): peak = 3204.793 ; gain = 600.965 ; free physical = 29597 ; free virtual = 240716
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3256.414 ; gain = 0.000 ; free physical = 29467 ; free virtual = 240599
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:02:07 . Memory (MB): peak = 3256.414 ; gain = 1742.207 ; free physical = 29555 ; free virtual = 240688
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3256.414 ; gain = 0.000 ; free physical = 29555 ; free virtual = 240688
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/pharris/aigean/galapagos/userIP/hls_projects/resnet_layer52/solution1/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Aug 11 07:38:01 2020...
[Tue Aug 11 07:38:02 2020] synth_1 finished
wait_on_run: Time (s): cpu = 00:05:44 ; elapsed = 00:09:06 . Memory (MB): peak = 1869.809 ; gain = 0.000 ; free physical = 31376 ; free virtual = 242532
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xczu19eg-ffvc1760-2-i
INFO: [Device 21-403] Loading part xczu19eg-ffvc1760-2-i
INFO: [Project 1-454] Reading design checkpoint '/home/pharris/aigean/galapagos/userIP/hls_projects/resnet_layer52/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
INFO: [Netlist 29-17] Analyzing 3133 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/pharris/aigean/galapagos/userIP/hls_projects/resnet_layer52/solution1/impl/verilog/layer52_dense_large.xdc]
Finished Parsing XDC File [/home/pharris/aigean/galapagos/userIP/hls_projects/resnet_layer52/solution1/impl/verilog/layer52_dense_large.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2917.535 ; gain = 0.000 ; free physical = 29654 ; free virtual = 241051
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 1 instances

open_run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:44 . Memory (MB): peak = 2917.535 ; gain = 1047.727 ; free physical = 29652 ; free virtual = 241048
Running report: report_utilization -file ./report/layer52_dense_large_utilization_synth.rpt
Contents of report file './report/layer52_dense_large_utilization_synth.rpt' is as follows:
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue Aug 11 07:38:47 2020
| Host         : correlator3.fnal.gov running 64-bit Scientific Linux release 7.8 (Nitrogen)
| Command      : report_utilization -file ./report/layer52_dense_large_utilization_synth.rpt
| Design       : bd_0_wrapper
| Device       : xczu19egffvc1760-2
| Design State : Synthesized
---------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. CLB Logic
------------

+-------------------------+-------+-------+-----------+-------+
|        Site Type        |  Used | Fixed | Available | Util% |
+-------------------------+-------+-------+-----------+-------+
| CLB LUTs*               | 15730 |     0 |    522720 |  3.01 |
|   LUT as Logic          | 15730 |     0 |    522720 |  3.01 |
|   LUT as Memory         |     0 |     0 |    161280 |  0.00 |
| CLB Registers           | 35085 |     0 |   1045440 |  3.36 |
|   Register as Flip Flop | 35085 |     0 |   1045440 |  3.36 |
|   Register as Latch     |     0 |     0 |   1045440 |  0.00 |
| CARRY8                  |    12 |     0 |     65340 |  0.02 |
| F7 Muxes                |  2080 |     0 |    261360 |  0.80 |
| F8 Muxes                |  1040 |     0 |    130680 |  0.80 |
| F9 Muxes                |     0 |     0 |     65340 |  0.00 |
+-------------------------+-------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 12    |          Yes |         Set |            - |
| 35073 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       984 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       984 |  0.00 |
|   RAMB18       |    0 |     0 |      1968 |  0.00 |
| URAM           |    0 |     0 |       128 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |    1 |     0 |      1968 |  0.05 |
|   DSP48E2 only |    1 |       |           |       |
+----------------+------+-------+-----------+-------+


4. I/O
------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| Bonded IOB |    0 |     0 |       512 |  0.00 |
+------------+------+-------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    0 |     0 |       940 |  0.00 |
|   BUFGCE             |    0 |     0 |       280 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |        44 |  0.00 |
|   BUFG_GT            |    0 |     0 |       456 |  0.00 |
|   BUFG_PS            |    0 |     0 |        72 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        88 |  0.00 |
| PLL                  |    0 |     0 |        22 |  0.00 |
| MMCM                 |    0 |     0 |        11 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| CMACE4          |    0 |     0 |         4 |  0.00 |
| GTHE4_CHANNEL   |    0 |     0 |        32 |  0.00 |
| GTHE4_COMMON    |    0 |     0 |         8 |  0.00 |
| GTYE4_CHANNEL   |    0 |     0 |        16 |  0.00 |
| GTYE4_COMMON    |    0 |     0 |         4 |  0.00 |
| ILKNE4          |    0 |     0 |         4 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |        24 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        24 |  0.00 |
| PCIE40E4        |    0 |     0 |         5 |  0.00 |
| PS8             |    0 |     0 |         1 |  0.00 |
| SYSMONE4        |    0 |     0 |         1 |  0.00 |
+-----------------+------+-------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| FDRE     | 35073 |            Register |
| LUT3     | 10516 |                 CLB |
| LUT5     |  8384 |                 CLB |
| MUXF7    |  2080 |                 CLB |
| MUXF8    |  1040 |                 CLB |
| LUT4     |   849 |                 CLB |
| LUT6     |   746 |                 CLB |
| LUT2     |   309 |                 CLB |
| FDSE     |    12 |            Register |
| CARRY8   |    12 |                 CLB |
| LUT1     |     1 |                 CLB |
| DSP48E2  |     1 |          Arithmetic |
+----------+-------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+



Running report: report_timing_summary -file ./report/layer52_dense_large_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:46 ; elapsed = 00:01:33 . Memory (MB): peak = 4621.219 ; gain = 1703.684 ; free physical = 32077 ; free virtual = 243454
Contents of report file './report/layer52_dense_large_timing_synth.rpt' is as follows:
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Tue Aug 11 07:40:20 2020
| Host              : correlator3.fnal.gov running 64-bit Scientific Linux release 7.8 (Nitrogen)
| Command           : report_timing_summary -file ./report/layer52_dense_large_timing_synth.rpt
| Design            : bd_0_wrapper
| Device            : xczu19eg-ffvc1760
| Speed File        : -2  PRODUCTION 1.25 05-09-2019
| Temperature Grade : I
--------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4387 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 283 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.022        0.000                      0                59456        0.069        0.000                      0                59456        1.725        0.000                       0                 35086  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              2.022        0.000                      0                59456        0.069        0.000                      0                59456        1.725        0.000                       0                 35086  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.022ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.022ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/grp_dense_large_rf_gt_ni_fu_2100/do_init_reg_2119_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/grp_dense_large_rf_gt_ni_fu_2100/mult_0_V_fu_566_reg/DSP_A_B_DATA_INST/B[0]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.670ns  (logic 0.399ns (23.892%)  route 1.271ns (76.108%))
  Logic Levels:           7  (LUT3=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=35090, unset)        0.000     0.000    bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/grp_dense_large_rf_gt_ni_fu_2100/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/grp_dense_large_rf_gt_ni_fu_2100/do_init_reg_2119_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.079     0.079 f  bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/grp_dense_large_rf_gt_ni_fu_2100/do_init_reg_2119_reg[0]/Q
                         net (fo=4161, unplaced)      0.261     0.340    bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/grp_dense_large_rf_gt_ni_fu_2100/do_init_reg_2119
                         LUT3 (Prop_LUT3_I0_O)        0.090     0.430 r  bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/grp_dense_large_rf_gt_ni_fu_2100/mult_0_V_fu_566_reg_i_7568/O
                         net (fo=64, unplaced)        0.260     0.690    bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/grp_dense_large_rf_gt_ni_fu_2100/mult_0_V_fu_566_reg_i_7568_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.035     0.725 r  bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/grp_dense_large_rf_gt_ni_fu_2100/mult_0_V_fu_566_reg_i_3624/O
                         net (fo=1, unplaced)         0.185     0.910    bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/grp_dense_large_rf_gt_ni_fu_2100/dense_large_mux_2568_16_1_1_U5/ap_phi_mux_p_read36292_phi_phi_fu_6169_p4[0]
                         LUT6 (Prop_LUT6_I5_O)        0.035     0.945 r  bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/grp_dense_large_rf_gt_ni_fu_2100/dense_large_mux_2568_16_1_1_U5/i_/mult_0_V_fu_566_reg_i_1485/O
                         net (fo=1, unplaced)         0.141     1.086    bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/grp_dense_large_rf_gt_ni_fu_2100/dense_large_mux_2568_16_1_1_U5/mux_2_9[0]
                         LUT6 (Prop_LUT6_I3_O)        0.036     1.122 r  bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/grp_dense_large_rf_gt_ni_fu_2100/dense_large_mux_2568_16_1_1_U5/i_/mult_0_V_fu_566_reg_i_465/O
                         net (fo=1, unplaced)         0.016     1.138    bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/grp_dense_large_rf_gt_ni_fu_2100/dense_large_mux_2568_16_1_1_U5/mux_4_2[0]
                         MUXF7 (Prop_MUXF7_I0_O)      0.063     1.201 r  bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/grp_dense_large_rf_gt_ni_fu_2100/dense_large_mux_2568_16_1_1_U5/i_/mult_0_V_fu_566_reg_i_210/O
                         net (fo=1, unplaced)         0.000     1.201    bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/grp_dense_large_rf_gt_ni_fu_2100/dense_large_mux_2568_16_1_1_U5/mux_5_1[0]
                         MUXF8 (Prop_MUXF8_I1_O)      0.026     1.227 r  bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/grp_dense_large_rf_gt_ni_fu_2100/dense_large_mux_2568_16_1_1_U5/i_/mult_0_V_fu_566_reg_i_82/O
                         net (fo=1, unplaced)         0.185     1.412    bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/grp_dense_large_rf_gt_ni_fu_2100/dense_large_mux_2568_16_1_1_U5/mux_6_0[0]
                         LUT6 (Prop_LUT6_I5_O)        0.035     1.447 r  bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/grp_dense_large_rf_gt_ni_fu_2100/dense_large_mux_2568_16_1_1_U5/i_/mult_0_V_fu_566_reg_i_18/O
                         net (fo=1, unplaced)         0.223     1.670    bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/grp_dense_large_rf_gt_ni_fu_2100/mult_0_V_fu_566_reg/B[0]
                         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/grp_dense_large_rf_gt_ni_fu_2100/mult_0_V_fu_566_reg/DSP_A_B_DATA_INST/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=35090, unset)        0.000     4.000    bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/grp_dense_large_rf_gt_ni_fu_2100/mult_0_V_fu_566_reg/CLK
                         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/grp_dense_large_rf_gt_ni_fu_2100/mult_0_V_fu_566_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     4.000    
                         clock uncertainty           -0.035     3.965    
                         DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_B[0])
                                                     -0.273     3.692    bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/grp_dense_large_rf_gt_ni_fu_2100/mult_0_V_fu_566_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          3.692    
                         arrival time                          -1.670    
  -------------------------------------------------------------------
                         slack                                  2.022    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/ap_CS_fsm_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.053ns (46.087%)  route 0.062ns (53.913%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=35090, unset)        0.000     0.000    bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/ap_clk
                         FDSE                                         r  bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_FDSE_C_Q)         0.039     0.039 r  bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/ap_CS_fsm_reg[0]/Q
                         net (fo=2, unplaced)         0.046     0.085    bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/Q[0]
                         LUT6 (Prop_LUT6_I3_O)        0.014     0.099 r  bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/ap_CS_fsm[3]_i_1/O
                         net (fo=1, unplaced)         0.016     0.115    bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/ap_NS_fsm[3]
                         FDRE                                         r  bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/ap_CS_fsm_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=35090, unset)        0.000     0.000    bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/ap_CS_fsm_reg[3]/C
                         clock pessimism              0.000     0.000    
                         FDRE (Hold_FDRE_C_D)         0.046     0.046    bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/ap_CS_fsm_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.069    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.650         4.000       3.350                bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/grp_dense_large_rf_gt_ni_fu_2100/mult_0_V_fu_566_reg/DSP_OUTPUT_INST/CLK
Low Pulse Width   Slow    FDSE/C          n/a            0.275         2.000       1.725                bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDSE/C          n/a            0.275         2.000       1.725                bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/ap_CS_fsm_reg[0]/C




Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4621.219 ; gain = 0.000 ; free physical = 32077 ; free virtual = 243454
INFO: [Timing 38-480] Writing timing data to binary archive.
[Tue Aug 11 07:40:28 2020] Launched impl_1...
Run output will be captured here: /home/pharris/aigean/galapagos/userIP/hls_projects/resnet_layer52/solution1/impl/verilog/project.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 4653.238 ; gain = 32.020 ; free physical = 32120 ; free virtual = 243508
[Tue Aug 11 07:40:28 2020] Waiting for impl_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
Command: open_checkpoint /home/pharris/aigean/galapagos/userIP/hls_projects/resnet_layer52/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1476.980 ; gain = 0.000 ; free physical = 31909 ; free virtual = 243313
INFO: [Device 21-403] Loading part xczu19eg-ffvc1760-2-i
INFO: [Netlist 29-17] Analyzing 3133 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3045.949 ; gain = 0.000 ; free physical = 30245 ; free virtual = 241750
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 1 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2019.1 (64-bit) build 2552052
open_checkpoint: Time (s): cpu = 00:00:22 ; elapsed = 00:01:00 . Memory (MB): peak = 3045.949 ; gain = 1568.973 ; free physical = 30244 ; free virtual = 241749
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/pharris/aigean/galapagos/userIP/hls_projects/resnet_layer52/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/local/Xilinx/Vivado/2019.1/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu19eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu19eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 3156.637 ; gain = 102.691 ; free physical = 29142 ; free virtual = 240651

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 619162b4

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.10 . Memory (MB): peak = 3156.637 ; gain = 0.000 ; free physical = 29124 ; free virtual = 240633

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1836 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: d0beb22d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3224.633 ; gain = 25.016 ; free physical = 28714 ; free virtual = 240224
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: d0beb22d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3224.633 ; gain = 25.016 ; free physical = 28676 ; free virtual = 240186
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: f7723174

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3224.633 ; gain = 25.016 ; free physical = 28616 ; free virtual = 240127
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: f7723174

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3224.633 ; gain = 25.016 ; free physical = 28602 ; free virtual = 240113
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: f7723174

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3224.633 ; gain = 25.016 ; free physical = 28587 ; free virtual = 240098
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: f7723174

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3224.633 ; gain = 25.016 ; free physical = 28571 ; free virtual = 240081
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3224.633 ; gain = 0.000 ; free physical = 28558 ; free virtual = 240069
Ending Logic Optimization Task | Checksum: 19b5afe71

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3224.633 ; gain = 25.016 ; free physical = 28520 ; free virtual = 240031

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 19b5afe71

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3224.633 ; gain = 0.000 ; free physical = 28484 ; free virtual = 239995

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 19b5afe71

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3224.633 ; gain = 0.000 ; free physical = 28475 ; free virtual = 239986

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3224.633 ; gain = 0.000 ; free physical = 28474 ; free virtual = 239985
Ending Netlist Obfuscation Task | Checksum: 19b5afe71

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3224.633 ; gain = 0.000 ; free physical = 28469 ; free virtual = 239980
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3224.633 ; gain = 178.684 ; free physical = 28461 ; free virtual = 239972
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3224.633 ; gain = 0.000 ; free physical = 28456 ; free virtual = 239967
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/pharris/aigean/galapagos/userIP/hls_projects/resnet_layer52/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3256.652 ; gain = 32.020 ; free physical = 27931 ; free virtual = 239452
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/pharris/aigean/galapagos/userIP/hls_projects/resnet_layer52/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3387.820 ; gain = 131.168 ; free physical = 27387 ; free virtual = 238916
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu19eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu19eg'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3393.758 ; gain = 0.000 ; free physical = 25175 ; free virtual = 236704
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: d835da29

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3393.758 ; gain = 0.000 ; free physical = 25173 ; free virtual = 236702
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3393.758 ; gain = 0.000 ; free physical = 25134 ; free virtual = 236664

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: bf99ca61

Time (s): cpu = 00:00:35 ; elapsed = 00:01:16 . Memory (MB): peak = 4498.578 ; gain = 1104.820 ; free physical = 23114 ; free virtual = 234936

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: d4a70d66

Time (s): cpu = 00:00:46 ; elapsed = 00:01:24 . Memory (MB): peak = 4537.617 ; gain = 1143.859 ; free physical = 22973 ; free virtual = 234794

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: d4a70d66

Time (s): cpu = 00:00:47 ; elapsed = 00:01:24 . Memory (MB): peak = 4537.617 ; gain = 1143.859 ; free physical = 22973 ; free virtual = 234794
Phase 1 Placer Initialization | Checksum: d4a70d66

Time (s): cpu = 00:00:47 ; elapsed = 00:01:24 . Memory (MB): peak = 4537.617 ; gain = 1143.859 ; free physical = 22973 ; free virtual = 234794

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1115e7f98

Time (s): cpu = 00:01:10 ; elapsed = 00:01:36 . Memory (MB): peak = 4537.617 ; gain = 1143.859 ; free physical = 22693 ; free virtual = 234515

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/grp_dense_large_rf_gt_ni_fu_2100/do_init_reg_2119. Replicated 25 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 25 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 25 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 4636.055 ; gain = 0.000 ; free physical = 22453 ; free virtual = 234283
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4636.055 ; gain = 0.000 ; free physical = 22453 ; free virtual = 234283

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |           25  |              0  |                     1  |           0  |           1  |  00:00:01  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |           25  |              0  |                     1  |           0  |           2  |  00:00:01  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 206ab94d5

Time (s): cpu = 00:02:35 ; elapsed = 00:02:02 . Memory (MB): peak = 4636.055 ; gain = 1242.297 ; free physical = 22442 ; free virtual = 234273
Phase 2.2 Global Placement Core | Checksum: 252858160

Time (s): cpu = 00:02:38 ; elapsed = 00:02:03 . Memory (MB): peak = 4636.055 ; gain = 1242.297 ; free physical = 22437 ; free virtual = 234268
Phase 2 Global Placement | Checksum: 252858160

Time (s): cpu = 00:02:38 ; elapsed = 00:02:03 . Memory (MB): peak = 4636.055 ; gain = 1242.297 ; free physical = 22458 ; free virtual = 234288

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1d701d01f

Time (s): cpu = 00:02:40 ; elapsed = 00:02:04 . Memory (MB): peak = 4636.055 ; gain = 1242.297 ; free physical = 22488 ; free virtual = 234314

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1a62683b7

Time (s): cpu = 00:02:43 ; elapsed = 00:02:05 . Memory (MB): peak = 4636.055 ; gain = 1242.297 ; free physical = 22479 ; free virtual = 234304

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 125f2f345

Time (s): cpu = 00:02:44 ; elapsed = 00:02:05 . Memory (MB): peak = 4636.055 ; gain = 1242.297 ; free physical = 22478 ; free virtual = 234303

Phase 3.4 IO Cut Optimizer
Phase 3.4 IO Cut Optimizer | Checksum: 125f2f345

Time (s): cpu = 00:02:44 ; elapsed = 00:02:05 . Memory (MB): peak = 4636.055 ; gain = 1242.297 ; free physical = 22477 ; free virtual = 234303

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1b3d04174

Time (s): cpu = 00:02:47 ; elapsed = 00:02:06 . Memory (MB): peak = 4636.055 ; gain = 1242.297 ; free physical = 22489 ; free virtual = 234314

Phase 3.6 Small Shape Clustering
Phase 3.6 Small Shape Clustering | Checksum: 16bdb5c24

Time (s): cpu = 00:02:51 ; elapsed = 00:02:08 . Memory (MB): peak = 4636.055 ; gain = 1242.297 ; free physical = 22451 ; free virtual = 234276

Phase 3.7 Flow Legalize Slice Clusters
Phase 3.7 Flow Legalize Slice Clusters | Checksum: 1150cf1c4

Time (s): cpu = 00:02:51 ; elapsed = 00:02:09 . Memory (MB): peak = 4636.055 ; gain = 1242.297 ; free physical = 22449 ; free virtual = 234274

Phase 3.8 Slice Area Swap
Phase 3.8 Slice Area Swap | Checksum: 17482552b

Time (s): cpu = 00:03:00 ; elapsed = 00:02:15 . Memory (MB): peak = 4636.055 ; gain = 1242.297 ; free physical = 22338 ; free virtual = 234167

Phase 3.9 Commit Slice Clusters
Phase 3.9 Commit Slice Clusters | Checksum: 1e4e3b8e7

Time (s): cpu = 00:03:10 ; elapsed = 00:02:18 . Memory (MB): peak = 4636.055 ; gain = 1242.297 ; free physical = 22343 ; free virtual = 234172

Phase 3.10 Re-assign LUT pins
Phase 3.10 Re-assign LUT pins | Checksum: 22892626a

Time (s): cpu = 00:03:13 ; elapsed = 00:02:20 . Memory (MB): peak = 4636.055 ; gain = 1242.297 ; free physical = 22311 ; free virtual = 234140

Phase 3.11 Pipeline Register Optimization
Phase 3.11 Pipeline Register Optimization | Checksum: 1ae8bc190

Time (s): cpu = 00:03:13 ; elapsed = 00:02:20 . Memory (MB): peak = 4636.055 ; gain = 1242.297 ; free physical = 22317 ; free virtual = 234146
Phase 3 Detail Placement | Checksum: 1ae8bc190

Time (s): cpu = 00:03:13 ; elapsed = 00:02:20 . Memory (MB): peak = 4636.055 ; gain = 1242.297 ; free physical = 22317 ; free virtual = 234146

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2436f0b1d

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-35] Processed net bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/grp_dense_large_rf_gt_ni_fu_2100/ap_CS_fsm_reg[1]_3[0], inserted BUFG to drive 4113 loads.
INFO: [Place 46-35] Processed net bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/grp_dense_large_rf_gt_ni_fu_2100/ap_condition_1898, inserted BUFG to drive 4096 loads.
INFO: [Place 46-35] Processed net bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/grp_dense_large_rf_gt_ni_fu_2100/p_read216472_rewind_reg_5173[15]_i_1_n_0, inserted BUFG to drive 3472 loads.
INFO: [Place 46-56] BUFG insertion identified 3 candidate nets. Inserted BUFG: 3, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 23e5e4524

Time (s): cpu = 00:03:29 ; elapsed = 00:02:25 . Memory (MB): peak = 4636.055 ; gain = 1242.297 ; free physical = 22336 ; free virtual = 234186
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.541. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 2ba67b268

Time (s): cpu = 00:03:30 ; elapsed = 00:02:27 . Memory (MB): peak = 4636.055 ; gain = 1242.297 ; free physical = 22337 ; free virtual = 234187
Phase 4.1 Post Commit Optimization | Checksum: 2ba67b268

Time (s): cpu = 00:03:30 ; elapsed = 00:02:27 . Memory (MB): peak = 4636.055 ; gain = 1242.297 ; free physical = 22337 ; free virtual = 234187

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2ba67b268

Time (s): cpu = 00:03:31 ; elapsed = 00:02:27 . Memory (MB): peak = 4636.055 ; gain = 1242.297 ; free physical = 22357 ; free virtual = 234207
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4636.055 ; gain = 0.000 ; free physical = 22389 ; free virtual = 234252

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 36a9f9c6f

Time (s): cpu = 00:03:41 ; elapsed = 00:02:37 . Memory (MB): peak = 4668.727 ; gain = 1274.969 ; free physical = 22388 ; free virtual = 234251

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4668.727 ; gain = 0.000 ; free physical = 22388 ; free virtual = 234251
Phase 4.4 Final Placement Cleanup | Checksum: 2b34fc63c

Time (s): cpu = 00:03:41 ; elapsed = 00:02:37 . Memory (MB): peak = 4668.727 ; gain = 1274.969 ; free physical = 22388 ; free virtual = 234252
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2b34fc63c

Time (s): cpu = 00:03:41 ; elapsed = 00:02:37 . Memory (MB): peak = 4668.727 ; gain = 1274.969 ; free physical = 22388 ; free virtual = 234251
Ending Placer Task | Checksum: 1ca48ac9f

Time (s): cpu = 00:03:41 ; elapsed = 00:02:37 . Memory (MB): peak = 4668.727 ; gain = 1274.969 ; free physical = 22388 ; free virtual = 234251
INFO: [Common 17-83] Releasing license: Implementation
61 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:49 ; elapsed = 00:02:47 . Memory (MB): peak = 4668.727 ; gain = 1280.906 ; free physical = 22561 ; free virtual = 234425
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4668.727 ; gain = 0.000 ; free physical = 22561 ; free virtual = 234425
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 4700.742 ; gain = 0.004 ; free physical = 22467 ; free virtual = 234390
INFO: [Common 17-1381] The checkpoint '/home/pharris/aigean/galapagos/userIP/hls_projects/resnet_layer52/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 4700.746 ; gain = 32.020 ; free physical = 22545 ; free virtual = 234426
INFO: [runtcl-4] Executing : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.35 . Memory (MB): peak = 4700.746 ; gain = 0.000 ; free physical = 22504 ; free virtual = 234386
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.78 . Memory (MB): peak = 4724.750 ; gain = 0.000 ; free physical = 22521 ; free virtual = 234410
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu19eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu19eg'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4724.750 ; gain = 0.000 ; free physical = 22457 ; free virtual = 234346
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 4724.750 ; gain = 0.000 ; free physical = 22362 ; free virtual = 234310
INFO: [Common 17-1381] The checkpoint '/home/pharris/aigean/galapagos/userIP/hls_projects/resnet_layer52/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 4724.750 ; gain = 0.000 ; free physical = 22438 ; free virtual = 234339
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu19eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu19eg'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: f1523dcd ConstDB: 0 ShapeSum: 28be84cb RouteDB: b037ea07

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "w52_V_q0[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "w52_V_q0[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "w52_V_q0[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "w52_V_q0[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "w52_V_q0[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "w52_V_q0[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "w52_V_q0[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "w52_V_q0[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "w52_V_q0[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "w52_V_q0[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "w52_V_q0[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "w52_V_q0[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "w52_V_q0[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "w52_V_q0[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "w52_V_q0[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "w52_V_q0[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "w52_V_q0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "w52_V_q0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "w52_V_q0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "w52_V_q0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "w52_V_q0[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "w52_V_q0[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "w52_V_q0[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "w52_V_q0[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "w52_V_q0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "w52_V_q0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "w52_V_q0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "w52_V_q0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "w52_V_q0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "w52_V_q0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "w52_V_q0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "w52_V_q0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_87_V_V_tdata[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_87_V_V_tdata[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_87_V_V_tdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_87_V_V_tdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_87_V_V_tdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_87_V_V_tdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_87_V_V_tdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_87_V_V_tdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_rst_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_88_V_V_tvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_88_V_V_tvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_88_V_V_tdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_88_V_V_tdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_88_V_V_tdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_88_V_V_tdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_88_V_V_tdata[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_88_V_V_tdata[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_88_V_V_tdata[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_88_V_V_tdata[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_87_V_V_tdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_87_V_V_tdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_87_V_V_tdata[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_87_V_V_tdata[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_87_V_V_tdata[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_87_V_V_tdata[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_87_V_V_tdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_87_V_V_tdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_87_V_V_tdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_87_V_V_tdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_87_V_V_tdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_87_V_V_tdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_87_V_V_tdata[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_87_V_V_tdata[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_87_V_V_tdata[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_87_V_V_tdata[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_88_V_V_tdata[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_88_V_V_tdata[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_88_V_V_tdata[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_88_V_V_tdata[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_88_V_V_tdata[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_88_V_V_tdata[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_88_V_V_tdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_88_V_V_tdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_87_V_V_tvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_87_V_V_tvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_88_V_V_tdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_88_V_V_tdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_88_V_V_tdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_88_V_V_tdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_88_V_V_tdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_88_V_V_tdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_88_V_V_tdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_88_V_V_tdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_85_V_V_tvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_85_V_V_tvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_88_V_V_tdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_88_V_V_tdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_88_V_V_tdata[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_88_V_V_tdata[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_88_V_V_tdata[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_88_V_V_tdata[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_88_V_V_tdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_88_V_V_tdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_188_V_V_tdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_188_V_V_tdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_188_V_V_tdata[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_188_V_V_tdata[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_188_V_V_tdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_188_V_V_tdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_188_V_V_tdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_188_V_V_tdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_188_V_V_tvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_188_V_V_tvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_188_V_V_tdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_188_V_V_tdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_188_V_V_tdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_188_V_V_tdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_160_V_V_tvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_160_V_V_tvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_155_V_V_tdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_155_V_V_tdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_155_V_V_tdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_155_V_V_tdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_155_V_V_tdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_155_V_V_tdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_155_V_V_tdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_155_V_V_tdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_154_V_V_tdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_154_V_V_tdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_154_V_V_tdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_154_V_V_tdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_154_V_V_tvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_154_V_V_tvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_212_V_V_tdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_212_V_V_tdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_212_V_V_tdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_212_V_V_tdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_212_V_V_tdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_212_V_V_tdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_212_V_V_tdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_212_V_V_tdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_81_V_V_tvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_81_V_V_tvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_81_V_V_tdata[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_81_V_V_tdata[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_81_V_V_tdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_81_V_V_tdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_81_V_V_tdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_81_V_V_tdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_81_V_V_tdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_81_V_V_tdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_81_V_V_tdata[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_81_V_V_tdata[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_81_V_V_tdata[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_81_V_V_tdata[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_87_V_V_tdata[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_87_V_V_tdata[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_87_V_V_tdata[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_87_V_V_tdata[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_87_V_V_tdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_87_V_V_tdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_87_V_V_tdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_87_V_V_tdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_85_V_V_tdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_85_V_V_tdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_85_V_V_tdata[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_85_V_V_tdata[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_85_V_V_tdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_85_V_V_tdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_85_V_V_tdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_85_V_V_tdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_85_V_V_tdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_85_V_V_tdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_85_V_V_tdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_85_V_V_tdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_85_V_V_tdata[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_85_V_V_tdata[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_85_V_V_tdata[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_85_V_V_tdata[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_85_V_V_tdata[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_85_V_V_tdata[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_85_V_V_tdata[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_85_V_V_tdata[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_85_V_V_tdata[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_85_V_V_tdata[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_85_V_V_tdata[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_85_V_V_tdata[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_85_V_V_tdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_85_V_V_tdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_85_V_V_tdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_85_V_V_tdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_188_V_V_tdata[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_188_V_V_tdata[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_188_V_V_tdata[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_188_V_V_tdata[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_160_V_V_tdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_160_V_V_tdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_160_V_V_tdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_160_V_V_tdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_160_V_V_tdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_160_V_V_tdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_160_V_V_tdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_160_V_V_tdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_155_V_V_tdata[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_155_V_V_tdata[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_155_V_V_tdata[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_155_V_V_tdata[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: e09c14ec

Time (s): cpu = 00:01:10 ; elapsed = 00:00:50 . Memory (MB): peak = 5061.402 ; gain = 328.641 ; free physical = 21649 ; free virtual = 233633
Post Restoration Checksum: NetGraph: 618ef697 NumContArr: 72196e51 Constraints: adb7a51d Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 181600a05

Time (s): cpu = 00:01:11 ; elapsed = 00:00:51 . Memory (MB): peak = 5061.402 ; gain = 328.641 ; free physical = 21642 ; free virtual = 233626

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 181600a05

Time (s): cpu = 00:01:11 ; elapsed = 00:00:51 . Memory (MB): peak = 5086.930 ; gain = 354.168 ; free physical = 21548 ; free virtual = 233531

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 181600a05

Time (s): cpu = 00:01:11 ; elapsed = 00:00:51 . Memory (MB): peak = 5086.930 ; gain = 354.168 ; free physical = 21547 ; free virtual = 233531

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 1500b063d

Time (s): cpu = 00:01:14 ; elapsed = 00:00:54 . Memory (MB): peak = 5157.398 ; gain = 424.637 ; free physical = 21442 ; free virtual = 233425

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 277351737

Time (s): cpu = 00:01:31 ; elapsed = 00:01:00 . Memory (MB): peak = 5157.398 ; gain = 424.637 ; free physical = 21197 ; free virtual = 233181
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.775  | TNS=0.000  | WHS=0.018  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 27148e4d9

Time (s): cpu = 00:01:42 ; elapsed = 00:01:03 . Memory (MB): peak = 5157.398 ; gain = 424.637 ; free physical = 21037 ; free virtual = 233024

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000158434 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 41516
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 39950
  Number of Partially Routed Nets     = 1566
  Number of Node Overlaps             = 4


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1ccf7d5a3

Time (s): cpu = 00:02:05 ; elapsed = 00:01:14 . Memory (MB): peak = 5177.891 ; gain = 445.129 ; free physical = 20501 ; free virtual = 232490

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 6065
 Number of Nodes with overlaps = 466
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.470  | TNS=0.000  | WHS=0.039  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 222f54860

Time (s): cpu = 00:03:13 ; elapsed = 00:01:38 . Memory (MB): peak = 5177.891 ; gain = 445.129 ; free physical = 20146 ; free virtual = 232152

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 26e3b5d82

Time (s): cpu = 00:03:13 ; elapsed = 00:01:38 . Memory (MB): peak = 5177.891 ; gain = 445.129 ; free physical = 20112 ; free virtual = 232117
Phase 4 Rip-up And Reroute | Checksum: 26e3b5d82

Time (s): cpu = 00:03:13 ; elapsed = 00:01:38 . Memory (MB): peak = 5177.891 ; gain = 445.129 ; free physical = 20099 ; free virtual = 232105

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 26e3b5d82

Time (s): cpu = 00:03:13 ; elapsed = 00:01:39 . Memory (MB): peak = 5177.891 ; gain = 445.129 ; free physical = 20068 ; free virtual = 232074

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 26e3b5d82

Time (s): cpu = 00:03:14 ; elapsed = 00:01:39 . Memory (MB): peak = 5177.891 ; gain = 445.129 ; free physical = 20050 ; free virtual = 232056
Phase 5 Delay and Skew Optimization | Checksum: 26e3b5d82

Time (s): cpu = 00:03:14 ; elapsed = 00:01:39 . Memory (MB): peak = 5177.891 ; gain = 445.129 ; free physical = 20036 ; free virtual = 232042

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2aad2c7bb

Time (s): cpu = 00:03:23 ; elapsed = 00:01:41 . Memory (MB): peak = 5177.891 ; gain = 445.129 ; free physical = 19811 ; free virtual = 231817
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.470  | TNS=0.000  | WHS=0.039  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2aad2c7bb

Time (s): cpu = 00:03:23 ; elapsed = 00:01:41 . Memory (MB): peak = 5177.891 ; gain = 445.129 ; free physical = 19829 ; free virtual = 231835
Phase 6 Post Hold Fix | Checksum: 2aad2c7bb

Time (s): cpu = 00:03:23 ; elapsed = 00:01:42 . Memory (MB): peak = 5177.891 ; gain = 445.129 ; free physical = 19844 ; free virtual = 231850

Phase 7 Leaf Clock Prog Delay Opt
Phase 7 Leaf Clock Prog Delay Opt | Checksum: 275af00e9

Time (s): cpu = 00:03:32 ; elapsed = 00:01:44 . Memory (MB): peak = 5177.891 ; gain = 445.129 ; free physical = 19795 ; free virtual = 231801

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.826306 %
  Global Horizontal Routing Utilization  = 1.00475 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 274c02f04

Time (s): cpu = 00:03:33 ; elapsed = 00:01:45 . Memory (MB): peak = 5177.891 ; gain = 445.129 ; free physical = 19767 ; free virtual = 231773

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 274c02f04

Time (s): cpu = 00:03:33 ; elapsed = 00:01:45 . Memory (MB): peak = 5177.891 ; gain = 445.129 ; free physical = 19763 ; free virtual = 231769

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 274c02f04

Time (s): cpu = 00:03:36 ; elapsed = 00:01:47 . Memory (MB): peak = 5177.891 ; gain = 445.129 ; free physical = 19071 ; free virtual = 231077

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.470  | TNS=0.000  | WHS=0.039  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 274c02f04

Time (s): cpu = 00:03:36 ; elapsed = 00:01:47 . Memory (MB): peak = 5177.891 ; gain = 445.129 ; free physical = 19063 ; free virtual = 231065
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:03:36 ; elapsed = 00:01:48 . Memory (MB): peak = 5177.891 ; gain = 445.129 ; free physical = 19180 ; free virtual = 231183

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
85 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:44 ; elapsed = 00:01:57 . Memory (MB): peak = 5177.891 ; gain = 453.141 ; free physical = 19180 ; free virtual = 231183
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5177.891 ; gain = 0.000 ; free physical = 19175 ; free virtual = 231167
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 5177.891 ; gain = 0.000 ; free physical = 19136 ; free virtual = 231163
INFO: [Common 17-1381] The checkpoint '/home/pharris/aigean/galapagos/userIP/hls_projects/resnet_layer52/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 5177.895 ; gain = 0.004 ; free physical = 19029 ; free virtual = 230993
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/pharris/aigean/galapagos/userIP/hls_projects/resnet_layer52/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 5265.934 ; gain = 88.039 ; free physical = 19239 ; free virtual = 231246
INFO: [runtcl-4] Executing : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/pharris/aigean/galapagos/userIP/hls_projects/resnet_layer52/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 5265.934 ; gain = 0.000 ; free physical = 19185 ; free virtual = 231191
INFO: [runtcl-4] Executing : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
97 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 5265.934 ; gain = 0.000 ; free physical = 19024 ; free virtual = 231081
INFO: [runtcl-4] Executing : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 5265.934 ; gain = 0.000 ; free physical = 27161 ; free virtual = 239300
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue Aug 11 07:48:10 2020...
[Tue Aug 11 07:48:15 2020] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:07:47 . Memory (MB): peak = 4653.238 ; gain = 0.000 ; free physical = 30527 ; free virtual = 242643
INFO: [Netlist 29-17] Analyzing 3133 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4868.523 ; gain = 29.066 ; free physical = 30045 ; free virtual = 242295
Restored from archive | CPU: 1.730000 secs | Memory: 40.330482 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4868.523 ; gain = 29.066 ; free physical = 30045 ; free virtual = 242295
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4868.523 ; gain = 0.000 ; free physical = 30056 ; free virtual = 242307
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 1 instances

open_run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 4868.523 ; gain = 215.285 ; free physical = 30056 ; free virtual = 242307
Running report: report_route_status -file ./report/layer52_dense_large_status_routed.rpt
Contents of report file './report/layer52_dense_large_status_routed.rpt' is as follows:
Design Route Status
                                               :      # nets :
   ------------------------------------------- : ----------- :
   # of logical nets.......................... :       64325 :
       # of nets not needing routing.......... :       22806 :
           # of internally routed nets........ :       18255 :
           # of nets with no loads............ :         146 :
           # of implicitly routed ports....... :        4405 :
       # of routable nets..................... :       41519 :
           # of fully routed nets............. :       41519 :
       # of nets with routing errors.......... :           0 :
   ------------------------------------------- : ----------- :


Running report: report_timing -max_paths 10 -file ./report/layer52_dense_large_timing_paths_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
Contents of report file './report/layer52_dense_large_timing_paths_routed.rpt' is as follows:
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Tue Aug 11 07:48:38 2020
| Host              : correlator3.fnal.gov running 64-bit Scientific Linux release 7.8 (Nitrogen)
| Command           : report_timing -max_paths 10 -file ./report/layer52_dense_large_timing_paths_routed.rpt
| Design            : bd_0_wrapper
| Device            : xczu19eg-ffvc1760
| Speed File        : -2  PRODUCTION 1.25 05-09-2019
| Temperature Grade : I
-------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.473ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/data_20_V_V_0_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/tmp_V_509_reg_3910_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.424ns  (logic 0.546ns (15.946%)  route 2.878ns (84.054%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 4.020 - 4.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=35115, unset)        0.028     0.028    bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/ap_clk
    SLICE_X78Y514        FDRE                                         r  bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/data_20_V_V_0_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y514        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.107 r  bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/data_20_V_V_0_state_reg[0]/Q
                         net (fo=5, routed)           0.481     0.588    bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/data_20_V_V_0_state_reg_n_0_[0]
    SLICE_X56Y514        LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     0.738 f  bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/input_0_V_V_TREADY_INST_0_i_59/O
                         net (fo=1, routed)           0.309     1.047    bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/input_0_V_V_TREADY_INST_0_i_59_n_0
    SLICE_X59Y521        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.091     1.138 f  bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/input_0_V_V_TREADY_INST_0_i_34/O
                         net (fo=1, routed)           0.386     1.524    bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/input_0_V_V_TREADY_INST_0_i_34_n_0
    SLICE_X63Y507        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.051     1.575 f  bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/input_0_V_V_TREADY_INST_0_i_14/O
                         net (fo=1, routed)           0.342     1.917    bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/input_0_V_V_TREADY_INST_0_i_14_n_0
    SLICE_X64Y494        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.124     2.041 f  bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/input_0_V_V_TREADY_INST_0_i_6/O
                         net (fo=7, routed)           0.259     2.300    bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/input_0_V_V_TREADY_INST_0_i_6_n_0
    SLICE_X58Y497        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.051     2.351 r  bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/input_0_V_V_TREADY_INST_0_i_1/O
                         net (fo=4867, routed)        1.101     3.452    bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/grp_dense_large_stream_fu_544_data_0_V_V_TREADY
    SLICE_X78Y550        FDRE                                         r  bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/tmp_V_509_reg_3910_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=35115, unset)        0.020     4.020    bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/ap_clk
    SLICE_X78Y550        FDRE                                         r  bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/tmp_V_509_reg_3910_reg[13]/C
                         clock pessimism              0.000     4.020    
                         clock uncertainty           -0.035     3.985    
    SLICE_X78Y550        FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060     3.925    bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/tmp_V_509_reg_3910_reg[13]
  -------------------------------------------------------------------
                         required time                          3.925    
                         arrival time                          -3.452    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.473ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/data_20_V_V_0_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/tmp_V_509_reg_3910_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.425ns  (logic 0.546ns (15.942%)  route 2.879ns (84.058%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 4.020 - 4.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=35115, unset)        0.028     0.028    bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/ap_clk
    SLICE_X78Y514        FDRE                                         r  bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/data_20_V_V_0_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y514        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.107 r  bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/data_20_V_V_0_state_reg[0]/Q
                         net (fo=5, routed)           0.481     0.588    bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/data_20_V_V_0_state_reg_n_0_[0]
    SLICE_X56Y514        LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     0.738 f  bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/input_0_V_V_TREADY_INST_0_i_59/O
                         net (fo=1, routed)           0.309     1.047    bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/input_0_V_V_TREADY_INST_0_i_59_n_0
    SLICE_X59Y521        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.091     1.138 f  bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/input_0_V_V_TREADY_INST_0_i_34/O
                         net (fo=1, routed)           0.386     1.524    bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/input_0_V_V_TREADY_INST_0_i_34_n_0
    SLICE_X63Y507        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.051     1.575 f  bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/input_0_V_V_TREADY_INST_0_i_14/O
                         net (fo=1, routed)           0.342     1.917    bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/input_0_V_V_TREADY_INST_0_i_14_n_0
    SLICE_X64Y494        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.124     2.041 f  bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/input_0_V_V_TREADY_INST_0_i_6/O
                         net (fo=7, routed)           0.259     2.300    bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/input_0_V_V_TREADY_INST_0_i_6_n_0
    SLICE_X58Y497        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.051     2.351 r  bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/input_0_V_V_TREADY_INST_0_i_1/O
                         net (fo=4867, routed)        1.102     3.453    bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/grp_dense_large_stream_fu_544_data_0_V_V_TREADY
    SLICE_X78Y550        FDRE                                         r  bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/tmp_V_509_reg_3910_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=35115, unset)        0.020     4.020    bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/ap_clk
    SLICE_X78Y550        FDRE                                         r  bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/tmp_V_509_reg_3910_reg[2]/C
                         clock pessimism              0.000     4.020    
                         clock uncertainty           -0.035     3.985    
    SLICE_X78Y550        FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.059     3.926    bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/tmp_V_509_reg_3910_reg[2]
  -------------------------------------------------------------------
                         required time                          3.926    
                         arrival time                          -3.453    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.489ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/data_20_V_V_0_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/tmp_V_350_reg_3115_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.408ns  (logic 0.546ns (16.021%)  route 2.862ns (83.979%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 4.020 - 4.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=35115, unset)        0.028     0.028    bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/ap_clk
    SLICE_X78Y514        FDRE                                         r  bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/data_20_V_V_0_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y514        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.107 r  bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/data_20_V_V_0_state_reg[0]/Q
                         net (fo=5, routed)           0.481     0.588    bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/data_20_V_V_0_state_reg_n_0_[0]
    SLICE_X56Y514        LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     0.738 f  bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/input_0_V_V_TREADY_INST_0_i_59/O
                         net (fo=1, routed)           0.309     1.047    bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/input_0_V_V_TREADY_INST_0_i_59_n_0
    SLICE_X59Y521        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.091     1.138 f  bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/input_0_V_V_TREADY_INST_0_i_34/O
                         net (fo=1, routed)           0.386     1.524    bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/input_0_V_V_TREADY_INST_0_i_34_n_0
    SLICE_X63Y507        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.051     1.575 f  bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/input_0_V_V_TREADY_INST_0_i_14/O
                         net (fo=1, routed)           0.342     1.917    bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/input_0_V_V_TREADY_INST_0_i_14_n_0
    SLICE_X64Y494        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.124     2.041 f  bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/input_0_V_V_TREADY_INST_0_i_6/O
                         net (fo=7, routed)           0.259     2.300    bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/input_0_V_V_TREADY_INST_0_i_6_n_0
    SLICE_X58Y497        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.051     2.351 r  bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/input_0_V_V_TREADY_INST_0_i_1/O
                         net (fo=4867, routed)        1.085     3.436    bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/grp_dense_large_stream_fu_544_data_0_V_V_TREADY
    SLICE_X73Y440        FDRE                                         r  bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/tmp_V_350_reg_3115_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=35115, unset)        0.020     4.020    bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/ap_clk
    SLICE_X73Y440        FDRE                                         r  bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/tmp_V_350_reg_3115_reg[0]/C
                         clock pessimism              0.000     4.020    
                         clock uncertainty           -0.035     3.985    
    SLICE_X73Y440        FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060     3.925    bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/tmp_V_350_reg_3115_reg[0]
  -------------------------------------------------------------------
                         required time                          3.925    
                         arrival time                          -3.436    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.489ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/data_20_V_V_0_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/tmp_V_350_reg_3115_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.409ns  (logic 0.546ns (16.016%)  route 2.863ns (83.984%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 4.020 - 4.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=35115, unset)        0.028     0.028    bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/ap_clk
    SLICE_X78Y514        FDRE                                         r  bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/data_20_V_V_0_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y514        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.107 r  bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/data_20_V_V_0_state_reg[0]/Q
                         net (fo=5, routed)           0.481     0.588    bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/data_20_V_V_0_state_reg_n_0_[0]
    SLICE_X56Y514        LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     0.738 f  bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/input_0_V_V_TREADY_INST_0_i_59/O
                         net (fo=1, routed)           0.309     1.047    bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/input_0_V_V_TREADY_INST_0_i_59_n_0
    SLICE_X59Y521        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.091     1.138 f  bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/input_0_V_V_TREADY_INST_0_i_34/O
                         net (fo=1, routed)           0.386     1.524    bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/input_0_V_V_TREADY_INST_0_i_34_n_0
    SLICE_X63Y507        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.051     1.575 f  bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/input_0_V_V_TREADY_INST_0_i_14/O
                         net (fo=1, routed)           0.342     1.917    bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/input_0_V_V_TREADY_INST_0_i_14_n_0
    SLICE_X64Y494        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.124     2.041 f  bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/input_0_V_V_TREADY_INST_0_i_6/O
                         net (fo=7, routed)           0.259     2.300    bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/input_0_V_V_TREADY_INST_0_i_6_n_0
    SLICE_X58Y497        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.051     2.351 r  bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/input_0_V_V_TREADY_INST_0_i_1/O
                         net (fo=4867, routed)        1.086     3.437    bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/grp_dense_large_stream_fu_544_data_0_V_V_TREADY
    SLICE_X73Y440        FDRE                                         r  bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/tmp_V_350_reg_3115_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=35115, unset)        0.020     4.020    bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/ap_clk
    SLICE_X73Y440        FDRE                                         r  bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/tmp_V_350_reg_3115_reg[1]/C
                         clock pessimism              0.000     4.020    
                         clock uncertainty           -0.035     3.985    
    SLICE_X73Y440        FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.059     3.926    bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/tmp_V_350_reg_3115_reg[1]
  -------------------------------------------------------------------
                         required time                          3.926    
                         arrival time                          -3.437    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.489ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/data_20_V_V_0_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/tmp_V_350_reg_3115_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.408ns  (logic 0.546ns (16.021%)  route 2.862ns (83.979%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 4.020 - 4.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=35115, unset)        0.028     0.028    bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/ap_clk
    SLICE_X78Y514        FDRE                                         r  bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/data_20_V_V_0_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y514        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.107 r  bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/data_20_V_V_0_state_reg[0]/Q
                         net (fo=5, routed)           0.481     0.588    bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/data_20_V_V_0_state_reg_n_0_[0]
    SLICE_X56Y514        LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     0.738 f  bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/input_0_V_V_TREADY_INST_0_i_59/O
                         net (fo=1, routed)           0.309     1.047    bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/input_0_V_V_TREADY_INST_0_i_59_n_0
    SLICE_X59Y521        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.091     1.138 f  bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/input_0_V_V_TREADY_INST_0_i_34/O
                         net (fo=1, routed)           0.386     1.524    bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/input_0_V_V_TREADY_INST_0_i_34_n_0
    SLICE_X63Y507        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.051     1.575 f  bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/input_0_V_V_TREADY_INST_0_i_14/O
                         net (fo=1, routed)           0.342     1.917    bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/input_0_V_V_TREADY_INST_0_i_14_n_0
    SLICE_X64Y494        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.124     2.041 f  bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/input_0_V_V_TREADY_INST_0_i_6/O
                         net (fo=7, routed)           0.259     2.300    bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/input_0_V_V_TREADY_INST_0_i_6_n_0
    SLICE_X58Y497        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.051     2.351 r  bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/input_0_V_V_TREADY_INST_0_i_1/O
                         net (fo=4867, routed)        1.085     3.436    bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/grp_dense_large_stream_fu_544_data_0_V_V_TREADY
    SLICE_X73Y440        FDRE                                         r  bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/tmp_V_350_reg_3115_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=35115, unset)        0.020     4.020    bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/ap_clk
    SLICE_X73Y440        FDRE                                         r  bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/tmp_V_350_reg_3115_reg[2]/C
                         clock pessimism              0.000     4.020    
                         clock uncertainty           -0.035     3.985    
    SLICE_X73Y440        FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.060     3.925    bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/tmp_V_350_reg_3115_reg[2]
  -------------------------------------------------------------------
                         required time                          3.925    
                         arrival time                          -3.436    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.489ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/data_20_V_V_0_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/tmp_V_350_reg_3115_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.409ns  (logic 0.546ns (16.016%)  route 2.863ns (83.984%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 4.020 - 4.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=35115, unset)        0.028     0.028    bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/ap_clk
    SLICE_X78Y514        FDRE                                         r  bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/data_20_V_V_0_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y514        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.107 r  bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/data_20_V_V_0_state_reg[0]/Q
                         net (fo=5, routed)           0.481     0.588    bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/data_20_V_V_0_state_reg_n_0_[0]
    SLICE_X56Y514        LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     0.738 f  bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/input_0_V_V_TREADY_INST_0_i_59/O
                         net (fo=1, routed)           0.309     1.047    bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/input_0_V_V_TREADY_INST_0_i_59_n_0
    SLICE_X59Y521        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.091     1.138 f  bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/input_0_V_V_TREADY_INST_0_i_34/O
                         net (fo=1, routed)           0.386     1.524    bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/input_0_V_V_TREADY_INST_0_i_34_n_0
    SLICE_X63Y507        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.051     1.575 f  bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/input_0_V_V_TREADY_INST_0_i_14/O
                         net (fo=1, routed)           0.342     1.917    bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/input_0_V_V_TREADY_INST_0_i_14_n_0
    SLICE_X64Y494        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.124     2.041 f  bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/input_0_V_V_TREADY_INST_0_i_6/O
                         net (fo=7, routed)           0.259     2.300    bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/input_0_V_V_TREADY_INST_0_i_6_n_0
    SLICE_X58Y497        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.051     2.351 r  bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/input_0_V_V_TREADY_INST_0_i_1/O
                         net (fo=4867, routed)        1.086     3.437    bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/grp_dense_large_stream_fu_544_data_0_V_V_TREADY
    SLICE_X73Y440        FDRE                                         r  bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/tmp_V_350_reg_3115_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=35115, unset)        0.020     4.020    bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/ap_clk
    SLICE_X73Y440        FDRE                                         r  bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/tmp_V_350_reg_3115_reg[3]/C
                         clock pessimism              0.000     4.020    
                         clock uncertainty           -0.035     3.985    
    SLICE_X73Y440        FDRE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.059     3.926    bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/tmp_V_350_reg_3115_reg[3]
  -------------------------------------------------------------------
                         required time                          3.926    
                         arrival time                          -3.437    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.489ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/data_20_V_V_0_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/tmp_V_350_reg_3115_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.408ns  (logic 0.546ns (16.021%)  route 2.862ns (83.979%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 4.020 - 4.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=35115, unset)        0.028     0.028    bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/ap_clk
    SLICE_X78Y514        FDRE                                         r  bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/data_20_V_V_0_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y514        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.107 r  bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/data_20_V_V_0_state_reg[0]/Q
                         net (fo=5, routed)           0.481     0.588    bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/data_20_V_V_0_state_reg_n_0_[0]
    SLICE_X56Y514        LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     0.738 f  bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/input_0_V_V_TREADY_INST_0_i_59/O
                         net (fo=1, routed)           0.309     1.047    bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/input_0_V_V_TREADY_INST_0_i_59_n_0
    SLICE_X59Y521        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.091     1.138 f  bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/input_0_V_V_TREADY_INST_0_i_34/O
                         net (fo=1, routed)           0.386     1.524    bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/input_0_V_V_TREADY_INST_0_i_34_n_0
    SLICE_X63Y507        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.051     1.575 f  bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/input_0_V_V_TREADY_INST_0_i_14/O
                         net (fo=1, routed)           0.342     1.917    bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/input_0_V_V_TREADY_INST_0_i_14_n_0
    SLICE_X64Y494        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.124     2.041 f  bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/input_0_V_V_TREADY_INST_0_i_6/O
                         net (fo=7, routed)           0.259     2.300    bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/input_0_V_V_TREADY_INST_0_i_6_n_0
    SLICE_X58Y497        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.051     2.351 r  bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/input_0_V_V_TREADY_INST_0_i_1/O
                         net (fo=4867, routed)        1.085     3.436    bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/grp_dense_large_stream_fu_544_data_0_V_V_TREADY
    SLICE_X73Y440        FDRE                                         r  bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/tmp_V_350_reg_3115_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=35115, unset)        0.020     4.020    bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/ap_clk
    SLICE_X73Y440        FDRE                                         r  bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/tmp_V_350_reg_3115_reg[4]/C
                         clock pessimism              0.000     4.020    
                         clock uncertainty           -0.035     3.985    
    SLICE_X73Y440        FDRE (Setup_BFF_SLICEL_C_CE)
                                                     -0.060     3.925    bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/tmp_V_350_reg_3115_reg[4]
  -------------------------------------------------------------------
                         required time                          3.925    
                         arrival time                          -3.436    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.489ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/data_20_V_V_0_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/tmp_V_350_reg_3115_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.409ns  (logic 0.546ns (16.016%)  route 2.863ns (83.984%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 4.020 - 4.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=35115, unset)        0.028     0.028    bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/ap_clk
    SLICE_X78Y514        FDRE                                         r  bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/data_20_V_V_0_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y514        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.107 r  bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/data_20_V_V_0_state_reg[0]/Q
                         net (fo=5, routed)           0.481     0.588    bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/data_20_V_V_0_state_reg_n_0_[0]
    SLICE_X56Y514        LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     0.738 f  bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/input_0_V_V_TREADY_INST_0_i_59/O
                         net (fo=1, routed)           0.309     1.047    bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/input_0_V_V_TREADY_INST_0_i_59_n_0
    SLICE_X59Y521        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.091     1.138 f  bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/input_0_V_V_TREADY_INST_0_i_34/O
                         net (fo=1, routed)           0.386     1.524    bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/input_0_V_V_TREADY_INST_0_i_34_n_0
    SLICE_X63Y507        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.051     1.575 f  bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/input_0_V_V_TREADY_INST_0_i_14/O
                         net (fo=1, routed)           0.342     1.917    bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/input_0_V_V_TREADY_INST_0_i_14_n_0
    SLICE_X64Y494        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.124     2.041 f  bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/input_0_V_V_TREADY_INST_0_i_6/O
                         net (fo=7, routed)           0.259     2.300    bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/input_0_V_V_TREADY_INST_0_i_6_n_0
    SLICE_X58Y497        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.051     2.351 r  bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/input_0_V_V_TREADY_INST_0_i_1/O
                         net (fo=4867, routed)        1.086     3.437    bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/grp_dense_large_stream_fu_544_data_0_V_V_TREADY
    SLICE_X73Y440        FDRE                                         r  bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/tmp_V_350_reg_3115_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=35115, unset)        0.020     4.020    bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/ap_clk
    SLICE_X73Y440        FDRE                                         r  bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/tmp_V_350_reg_3115_reg[5]/C
                         clock pessimism              0.000     4.020    
                         clock uncertainty           -0.035     3.985    
    SLICE_X73Y440        FDRE (Setup_BFF2_SLICEL_C_CE)
                                                     -0.059     3.926    bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/tmp_V_350_reg_3115_reg[5]
  -------------------------------------------------------------------
                         required time                          3.926    
                         arrival time                          -3.437    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.489ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/data_20_V_V_0_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/tmp_V_350_reg_3115_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.408ns  (logic 0.546ns (16.021%)  route 2.862ns (83.979%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 4.020 - 4.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=35115, unset)        0.028     0.028    bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/ap_clk
    SLICE_X78Y514        FDRE                                         r  bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/data_20_V_V_0_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y514        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.107 r  bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/data_20_V_V_0_state_reg[0]/Q
                         net (fo=5, routed)           0.481     0.588    bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/data_20_V_V_0_state_reg_n_0_[0]
    SLICE_X56Y514        LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     0.738 f  bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/input_0_V_V_TREADY_INST_0_i_59/O
                         net (fo=1, routed)           0.309     1.047    bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/input_0_V_V_TREADY_INST_0_i_59_n_0
    SLICE_X59Y521        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.091     1.138 f  bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/input_0_V_V_TREADY_INST_0_i_34/O
                         net (fo=1, routed)           0.386     1.524    bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/input_0_V_V_TREADY_INST_0_i_34_n_0
    SLICE_X63Y507        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.051     1.575 f  bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/input_0_V_V_TREADY_INST_0_i_14/O
                         net (fo=1, routed)           0.342     1.917    bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/input_0_V_V_TREADY_INST_0_i_14_n_0
    SLICE_X64Y494        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.124     2.041 f  bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/input_0_V_V_TREADY_INST_0_i_6/O
                         net (fo=7, routed)           0.259     2.300    bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/input_0_V_V_TREADY_INST_0_i_6_n_0
    SLICE_X58Y497        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.051     2.351 r  bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/input_0_V_V_TREADY_INST_0_i_1/O
                         net (fo=4867, routed)        1.085     3.436    bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/grp_dense_large_stream_fu_544_data_0_V_V_TREADY
    SLICE_X73Y440        FDRE                                         r  bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/tmp_V_350_reg_3115_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=35115, unset)        0.020     4.020    bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/ap_clk
    SLICE_X73Y440        FDRE                                         r  bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/tmp_V_350_reg_3115_reg[6]/C
                         clock pessimism              0.000     4.020    
                         clock uncertainty           -0.035     3.985    
    SLICE_X73Y440        FDRE (Setup_AFF_SLICEL_C_CE)
                                                     -0.060     3.925    bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/tmp_V_350_reg_3115_reg[6]
  -------------------------------------------------------------------
                         required time                          3.925    
                         arrival time                          -3.436    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.489ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/data_20_V_V_0_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/tmp_V_350_reg_3115_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.409ns  (logic 0.546ns (16.016%)  route 2.863ns (83.984%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 4.020 - 4.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=35115, unset)        0.028     0.028    bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/ap_clk
    SLICE_X78Y514        FDRE                                         r  bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/data_20_V_V_0_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y514        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.107 r  bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/data_20_V_V_0_state_reg[0]/Q
                         net (fo=5, routed)           0.481     0.588    bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/data_20_V_V_0_state_reg_n_0_[0]
    SLICE_X56Y514        LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     0.738 f  bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/input_0_V_V_TREADY_INST_0_i_59/O
                         net (fo=1, routed)           0.309     1.047    bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/input_0_V_V_TREADY_INST_0_i_59_n_0
    SLICE_X59Y521        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.091     1.138 f  bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/input_0_V_V_TREADY_INST_0_i_34/O
                         net (fo=1, routed)           0.386     1.524    bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/input_0_V_V_TREADY_INST_0_i_34_n_0
    SLICE_X63Y507        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.051     1.575 f  bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/input_0_V_V_TREADY_INST_0_i_14/O
                         net (fo=1, routed)           0.342     1.917    bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/input_0_V_V_TREADY_INST_0_i_14_n_0
    SLICE_X64Y494        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.124     2.041 f  bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/input_0_V_V_TREADY_INST_0_i_6/O
                         net (fo=7, routed)           0.259     2.300    bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/input_0_V_V_TREADY_INST_0_i_6_n_0
    SLICE_X58Y497        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.051     2.351 r  bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/input_0_V_V_TREADY_INST_0_i_1/O
                         net (fo=4867, routed)        1.086     3.437    bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/grp_dense_large_stream_fu_544_data_0_V_V_TREADY
    SLICE_X73Y440        FDRE                                         r  bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/tmp_V_350_reg_3115_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=35115, unset)        0.020     4.020    bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/ap_clk
    SLICE_X73Y440        FDRE                                         r  bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/tmp_V_350_reg_3115_reg[7]/C
                         clock pessimism              0.000     4.020    
                         clock uncertainty           -0.035     3.985    
    SLICE_X73Y440        FDRE (Setup_AFF2_SLICEL_C_CE)
                                                     -0.059     3.926    bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/tmp_V_350_reg_3115_reg[7]
  -------------------------------------------------------------------
                         required time                          3.926    
                         arrival time                          -3.437    
  -------------------------------------------------------------------
                         slack                                  0.489    





Running report: report_utilization -file ./report/layer52_dense_large_utilization_routed.rpt
Contents of report file './report/layer52_dense_large_utilization_routed.rpt' is as follows:
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue Aug 11 07:48:39 2020
| Host         : correlator3.fnal.gov running 64-bit Scientific Linux release 7.8 (Nitrogen)
| Command      : report_utilization -file ./report/layer52_dense_large_utilization_routed.rpt
| Design       : bd_0_wrapper
| Device       : xczu19egffvc1760-2
| Design State : Fully Placed
----------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+-------------------------+-------+-------+-----------+-------+
|        Site Type        |  Used | Fixed | Available | Util% |
+-------------------------+-------+-------+-----------+-------+
| CLB LUTs                | 15726 |     0 |    522720 |  3.01 |
|   LUT as Logic          | 15726 |     0 |    522720 |  3.01 |
|   LUT as Memory         |     0 |     0 |    161280 |  0.00 |
| CLB Registers           | 35110 |     0 |   1045440 |  3.36 |
|   Register as Flip Flop | 35110 |     0 |   1045440 |  3.36 |
|   Register as Latch     |     0 |     0 |   1045440 |  0.00 |
| CARRY8                  |    12 |     0 |     65340 |  0.02 |
| F7 Muxes                |  2080 |     0 |    261360 |  0.80 |
| F8 Muxes                |  1040 |     0 |    130680 |  0.80 |
| F9 Muxes                |     0 |     0 |     65340 |  0.00 |
+-------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 12    |          Yes |         Set |            - |
| 35098 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Available | Util% |
+--------------------------------------------+-------+-------+-----------+-------+
| CLB                                        |  4434 |     0 |     65340 |  6.79 |
|   CLBL                                     |  3475 |     0 |           |       |
|   CLBM                                     |   959 |     0 |           |       |
| LUT as Logic                               | 15726 |     0 |    522720 |  3.01 |
|   using O5 output only                     |     5 |       |           |       |
|   using O6 output only                     | 10643 |       |           |       |
|   using O5 and O6                          |  5078 |       |           |       |
| LUT as Memory                              |     0 |     0 |    161280 |  0.00 |
|   LUT as Distributed RAM                   |     0 |     0 |           |       |
|   LUT as Shift Register                    |     0 |     0 |           |       |
| CLB Registers                              | 35110 |     0 |   1045440 |  3.36 |
|   Register driven from within the CLB      | 14476 |       |           |       |
|   Register driven from outside the CLB     | 20634 |       |           |       |
|     LUT in front of the register is unused | 15443 |       |           |       |
|     LUT in front of the register is used   |  5191 |       |           |       |
| Unique Control Sets                        |  1040 |       |    130680 |  0.80 |
+--------------------------------------------+-------+-------+-----------+-------+
* Note: Available Control Sets calculated as CLB Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       984 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       984 |  0.00 |
|   RAMB18       |    0 |     0 |      1968 |  0.00 |
| URAM           |    0 |     0 |       128 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |    1 |     0 |      1968 |  0.05 |
|   DSP48E2 only |    1 |       |           |       |
+----------------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    0 |     0 |       512 |  0.00 |
| HPIOB_M          |    0 |     0 |       192 |  0.00 |
| HPIOB_S          |    0 |     0 |       192 |  0.00 |
| HDIOB_M          |    0 |     0 |        48 |  0.00 |
| HDIOB_S          |    0 |     0 |        48 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |        32 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |       264 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |       264 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        88 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       572 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        88 |  0.00 |
| RIU_OR           |    0 |     0 |        44 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    3 |     0 |       940 |  0.32 |
|   BUFGCE             |    3 |     0 |       280 |  1.07 |
|   BUFGCE_DIV         |    0 |     0 |        44 |  0.00 |
|   BUFG_GT            |    0 |     0 |       456 |  0.00 |
|   BUFG_PS            |    0 |     0 |        72 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        88 |  0.00 |
| PLL                  |    0 |     0 |        22 |  0.00 |
| MMCM                 |    0 |     0 |        11 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| CMACE4          |    0 |     0 |         4 |  0.00 |
| GTHE4_CHANNEL   |    0 |     0 |        32 |  0.00 |
| GTHE4_COMMON    |    0 |     0 |         8 |  0.00 |
| GTYE4_CHANNEL   |    0 |     0 |        16 |  0.00 |
| GTYE4_COMMON    |    0 |     0 |         4 |  0.00 |
| ILKNE4          |    0 |     0 |         4 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |        24 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        24 |  0.00 |
| PCIE40E4        |    0 |     0 |         5 |  0.00 |
| PS8             |    0 |     0 |         1 |  0.00 |
| SYSMONE4        |    0 |     0 |         1 |  0.00 |
+-----------------+------+-------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| FDRE     | 35098 |            Register |
| LUT3     | 10516 |                 CLB |
| LUT5     |  8384 |                 CLB |
| MUXF7    |  2080 |                 CLB |
| MUXF8    |  1040 |                 CLB |
| LUT4     |   849 |                 CLB |
| LUT6     |   746 |                 CLB |
| LUT2     |   309 |                 CLB |
| FDSE     |    12 |            Register |
| CARRY8   |    12 |                 CLB |
| BUFGCE   |     3 |               Clock |
| DSP48E2  |     1 |          Arithmetic |
+----------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+



Running report: report_timing_summary -file ./report/layer52_dense_large_timing_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Contents of report file './report/layer52_dense_large_timing_routed.rpt' is as follows:
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Tue Aug 11 07:48:40 2020
| Host              : correlator3.fnal.gov running 64-bit Scientific Linux release 7.8 (Nitrogen)
| Command           : report_timing_summary -file ./report/layer52_dense_large_timing_routed.rpt
| Design            : bd_0_wrapper
| Device            : xczu19eg-ffvc1760
| Speed File        : -2  PRODUCTION 1.25 05-09-2019
| Temperature Grade : I
--------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4387 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 283 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.473        0.000                      0                59481        0.040        0.000                      0                59481        1.725        0.000                       0                 35111  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.473        0.000                      0                59481        0.040        0.000                      0                59481        1.725        0.000                       0                 35111  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.473ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.473ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/data_20_V_V_0_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/tmp_V_509_reg_3910_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.424ns  (logic 0.546ns (15.946%)  route 2.878ns (84.054%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 4.020 - 4.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=35115, unset)        0.028     0.028    bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/ap_clk
    SLICE_X78Y514        FDRE                                         r  bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/data_20_V_V_0_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y514        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.107 r  bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/data_20_V_V_0_state_reg[0]/Q
                         net (fo=5, routed)           0.481     0.588    bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/data_20_V_V_0_state_reg_n_0_[0]
    SLICE_X56Y514        LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     0.738 f  bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/input_0_V_V_TREADY_INST_0_i_59/O
                         net (fo=1, routed)           0.309     1.047    bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/input_0_V_V_TREADY_INST_0_i_59_n_0
    SLICE_X59Y521        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.091     1.138 f  bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/input_0_V_V_TREADY_INST_0_i_34/O
                         net (fo=1, routed)           0.386     1.524    bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/input_0_V_V_TREADY_INST_0_i_34_n_0
    SLICE_X63Y507        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.051     1.575 f  bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/input_0_V_V_TREADY_INST_0_i_14/O
                         net (fo=1, routed)           0.342     1.917    bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/input_0_V_V_TREADY_INST_0_i_14_n_0
    SLICE_X64Y494        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.124     2.041 f  bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/input_0_V_V_TREADY_INST_0_i_6/O
                         net (fo=7, routed)           0.259     2.300    bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/input_0_V_V_TREADY_INST_0_i_6_n_0
    SLICE_X58Y497        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.051     2.351 r  bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/input_0_V_V_TREADY_INST_0_i_1/O
                         net (fo=4867, routed)        1.101     3.452    bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/grp_dense_large_stream_fu_544_data_0_V_V_TREADY
    SLICE_X78Y550        FDRE                                         r  bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/tmp_V_509_reg_3910_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=35115, unset)        0.020     4.020    bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/ap_clk
    SLICE_X78Y550        FDRE                                         r  bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/tmp_V_509_reg_3910_reg[13]/C
                         clock pessimism              0.000     4.020    
                         clock uncertainty           -0.035     3.985    
    SLICE_X78Y550        FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060     3.925    bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/tmp_V_509_reg_3910_reg[13]
  -------------------------------------------------------------------
                         required time                          3.925    
                         arrival time                          -3.452    
  -------------------------------------------------------------------
                         slack                                  0.473    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/tmp_V_291_reg_2820_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/grp_dense_large_rf_gt_ni_fu_2100/ap_phi_reg_pp0_iter1_p_read33289_phi_reg_6129_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.093ns  (logic 0.040ns (43.011%)  route 0.053ns (56.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=35115, unset)        0.012     0.012    bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/ap_clk
    SLICE_X70Y497        FDRE                                         r  bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/tmp_V_291_reg_2820_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y497        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     0.052 r  bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/tmp_V_291_reg_2820_reg[5]/Q
                         net (fo=1, routed)           0.053     0.105    bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/grp_dense_large_rf_gt_ni_fu_2100/ap_phi_reg_pp0_iter1_p_read33289_phi_reg_6129_reg[15]_0[5]
    SLICE_X69Y497        FDRE                                         r  bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/grp_dense_large_rf_gt_ni_fu_2100/ap_phi_reg_pp0_iter1_p_read33289_phi_reg_6129_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=35115, unset)        0.018     0.018    bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/grp_dense_large_rf_gt_ni_fu_2100/ap_clk
    SLICE_X69Y497        FDRE                                         r  bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/grp_dense_large_rf_gt_ni_fu_2100/ap_phi_reg_pp0_iter1_p_read33289_phi_reg_6129_reg[5]/C
                         clock pessimism              0.000     0.018    
    SLICE_X69Y497        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/grp_dense_large_rf_gt_ni_fu_2100/ap_phi_reg_pp0_iter1_p_read33289_phi_reg_6129_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.105    
  -------------------------------------------------------------------
                         slack                                  0.040    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.650         4.000       3.350      DSP48E2_X6Y194  bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/grp_dense_large_stream_fu_544/grp_dense_large_rf_gt_ni_fu_2100/mult_0_V_fu_566_reg/DSP_OUTPUT_INST/CLK
Low Pulse Width   Slow    FDSE/C          n/a            0.275         2.000       1.725      SLICE_X72Y481   bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDSE/C          n/a            0.275         2.000       1.725      SLICE_X72Y481   bd_0_i/hls_inst/inst/p_dense_large_U0/p_dense_large_Block_U0/ap_CS_fsm_reg[0]/C




HLS: impl run complete: worst setup slack (WNS)=0.472645, worst hold slack (WHS)=0.040000, total pulse width slack(TPWS)=0.000000, number of unrouted nets=0
HLS EXTRACTION: calculating BRAM count: (0 bram18) + 2 * (0 bram36)
HLS EXTRACTION: impl area_totals:  0 522720 1045440 1968 1968 {0 } 128
HLS EXTRACTION: impl area_current: 0 15726 35110 1 0 0 0 4434 0 128
HLS EXTRACTION: generated /home/pharris/aigean/galapagos/userIP/hls_projects/resnet_layer52/solution1/impl/report/verilog/layer52_dense_large_export.xml


Implementation tool: Xilinx Vivado v.2019.1
Project:             resnet_layer52
Solution:            solution1
Device target:       xczu19eg-ffvc1760-2-i
Report date:         Tue Aug 11 07:48:40 CDT 2020

#=== Post-Implementation Resource usage ===
CLB:           4434
LUT:          15726
FF:           35110
DSP:              1
BRAM:             0
SRL:              0
URAM:             0
#=== Final timing ===
CP required:    4.000
CP achieved post-synthesis:    1.978
CP achieved post-implementation:    3.527
Timing met

HLS EXTRACTION: generated /home/pharris/aigean/galapagos/userIP/hls_projects/resnet_layer52/solution1/impl/report/verilog/layer52_dense_large_export.rpt
INFO: [Common 17-206] Exiting Vivado at Tue Aug 11 07:48:40 2020...
INFO: [HLS 200-112] Total elapsed time: 1302.67 seconds; peak allocated memory: 337.491 MB.
INFO: [Common 17-206] Exiting vivado_hls at Tue Aug 11 07:48:41 2020...
