
embarcados_aula_freeRTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c1bc  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003e0  0800c3a0  0800c3a0  0000d3a0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c780  0800c780  0000e1d8  2**0
                  CONTENTS
  4 .ARM          00000008  0800c780  0800c780  0000d780  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c788  0800c788  0000e1d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c788  0800c788  0000d788  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800c78c  0800c78c  0000d78c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  0800c790  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000045b0  200001d8  0800c968  0000e1d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004788  0800c968  0000e788  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000e1d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001e6ae  00000000  00000000  0000e208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004086  00000000  00000000  0002c8b6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001bf8  00000000  00000000  00030940  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000015ab  00000000  00000000  00032538  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00005153  00000000  00000000  00033ae3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001f5e9  00000000  00000000  00038c36  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e8a5d  00000000  00000000  0005821f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00140c7c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008758  00000000  00000000  00140cc0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000074  00000000  00000000  00149418  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001d8 	.word	0x200001d8
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800c384 	.word	0x0800c384

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001dc 	.word	0x200001dc
 800021c:	0800c384 	.word	0x0800c384

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_uldivmod>:
 8000bf8:	b953      	cbnz	r3, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfa:	b94a      	cbnz	r2, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfc:	2900      	cmp	r1, #0
 8000bfe:	bf08      	it	eq
 8000c00:	2800      	cmpeq	r0, #0
 8000c02:	bf1c      	itt	ne
 8000c04:	f04f 31ff 	movne.w	r1, #4294967295
 8000c08:	f04f 30ff 	movne.w	r0, #4294967295
 8000c0c:	f000 b96a 	b.w	8000ee4 <__aeabi_idiv0>
 8000c10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c18:	f000 f806 	bl	8000c28 <__udivmoddi4>
 8000c1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c24:	b004      	add	sp, #16
 8000c26:	4770      	bx	lr

08000c28 <__udivmoddi4>:
 8000c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c2c:	9d08      	ldr	r5, [sp, #32]
 8000c2e:	460c      	mov	r4, r1
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	d14e      	bne.n	8000cd2 <__udivmoddi4+0xaa>
 8000c34:	4694      	mov	ip, r2
 8000c36:	458c      	cmp	ip, r1
 8000c38:	4686      	mov	lr, r0
 8000c3a:	fab2 f282 	clz	r2, r2
 8000c3e:	d962      	bls.n	8000d06 <__udivmoddi4+0xde>
 8000c40:	b14a      	cbz	r2, 8000c56 <__udivmoddi4+0x2e>
 8000c42:	f1c2 0320 	rsb	r3, r2, #32
 8000c46:	4091      	lsls	r1, r2
 8000c48:	fa20 f303 	lsr.w	r3, r0, r3
 8000c4c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c50:	4319      	orrs	r1, r3
 8000c52:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c56:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c5a:	fa1f f68c 	uxth.w	r6, ip
 8000c5e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c62:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c66:	fb07 1114 	mls	r1, r7, r4, r1
 8000c6a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c6e:	fb04 f106 	mul.w	r1, r4, r6
 8000c72:	4299      	cmp	r1, r3
 8000c74:	d90a      	bls.n	8000c8c <__udivmoddi4+0x64>
 8000c76:	eb1c 0303 	adds.w	r3, ip, r3
 8000c7a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c7e:	f080 8112 	bcs.w	8000ea6 <__udivmoddi4+0x27e>
 8000c82:	4299      	cmp	r1, r3
 8000c84:	f240 810f 	bls.w	8000ea6 <__udivmoddi4+0x27e>
 8000c88:	3c02      	subs	r4, #2
 8000c8a:	4463      	add	r3, ip
 8000c8c:	1a59      	subs	r1, r3, r1
 8000c8e:	fa1f f38e 	uxth.w	r3, lr
 8000c92:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c96:	fb07 1110 	mls	r1, r7, r0, r1
 8000c9a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c9e:	fb00 f606 	mul.w	r6, r0, r6
 8000ca2:	429e      	cmp	r6, r3
 8000ca4:	d90a      	bls.n	8000cbc <__udivmoddi4+0x94>
 8000ca6:	eb1c 0303 	adds.w	r3, ip, r3
 8000caa:	f100 31ff 	add.w	r1, r0, #4294967295
 8000cae:	f080 80fc 	bcs.w	8000eaa <__udivmoddi4+0x282>
 8000cb2:	429e      	cmp	r6, r3
 8000cb4:	f240 80f9 	bls.w	8000eaa <__udivmoddi4+0x282>
 8000cb8:	4463      	add	r3, ip
 8000cba:	3802      	subs	r0, #2
 8000cbc:	1b9b      	subs	r3, r3, r6
 8000cbe:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000cc2:	2100      	movs	r1, #0
 8000cc4:	b11d      	cbz	r5, 8000cce <__udivmoddi4+0xa6>
 8000cc6:	40d3      	lsrs	r3, r2
 8000cc8:	2200      	movs	r2, #0
 8000cca:	e9c5 3200 	strd	r3, r2, [r5]
 8000cce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cd2:	428b      	cmp	r3, r1
 8000cd4:	d905      	bls.n	8000ce2 <__udivmoddi4+0xba>
 8000cd6:	b10d      	cbz	r5, 8000cdc <__udivmoddi4+0xb4>
 8000cd8:	e9c5 0100 	strd	r0, r1, [r5]
 8000cdc:	2100      	movs	r1, #0
 8000cde:	4608      	mov	r0, r1
 8000ce0:	e7f5      	b.n	8000cce <__udivmoddi4+0xa6>
 8000ce2:	fab3 f183 	clz	r1, r3
 8000ce6:	2900      	cmp	r1, #0
 8000ce8:	d146      	bne.n	8000d78 <__udivmoddi4+0x150>
 8000cea:	42a3      	cmp	r3, r4
 8000cec:	d302      	bcc.n	8000cf4 <__udivmoddi4+0xcc>
 8000cee:	4290      	cmp	r0, r2
 8000cf0:	f0c0 80f0 	bcc.w	8000ed4 <__udivmoddi4+0x2ac>
 8000cf4:	1a86      	subs	r6, r0, r2
 8000cf6:	eb64 0303 	sbc.w	r3, r4, r3
 8000cfa:	2001      	movs	r0, #1
 8000cfc:	2d00      	cmp	r5, #0
 8000cfe:	d0e6      	beq.n	8000cce <__udivmoddi4+0xa6>
 8000d00:	e9c5 6300 	strd	r6, r3, [r5]
 8000d04:	e7e3      	b.n	8000cce <__udivmoddi4+0xa6>
 8000d06:	2a00      	cmp	r2, #0
 8000d08:	f040 8090 	bne.w	8000e2c <__udivmoddi4+0x204>
 8000d0c:	eba1 040c 	sub.w	r4, r1, ip
 8000d10:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d14:	fa1f f78c 	uxth.w	r7, ip
 8000d18:	2101      	movs	r1, #1
 8000d1a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000d1e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d22:	fb08 4416 	mls	r4, r8, r6, r4
 8000d26:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d2a:	fb07 f006 	mul.w	r0, r7, r6
 8000d2e:	4298      	cmp	r0, r3
 8000d30:	d908      	bls.n	8000d44 <__udivmoddi4+0x11c>
 8000d32:	eb1c 0303 	adds.w	r3, ip, r3
 8000d36:	f106 34ff 	add.w	r4, r6, #4294967295
 8000d3a:	d202      	bcs.n	8000d42 <__udivmoddi4+0x11a>
 8000d3c:	4298      	cmp	r0, r3
 8000d3e:	f200 80cd 	bhi.w	8000edc <__udivmoddi4+0x2b4>
 8000d42:	4626      	mov	r6, r4
 8000d44:	1a1c      	subs	r4, r3, r0
 8000d46:	fa1f f38e 	uxth.w	r3, lr
 8000d4a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d4e:	fb08 4410 	mls	r4, r8, r0, r4
 8000d52:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d56:	fb00 f707 	mul.w	r7, r0, r7
 8000d5a:	429f      	cmp	r7, r3
 8000d5c:	d908      	bls.n	8000d70 <__udivmoddi4+0x148>
 8000d5e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d62:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d66:	d202      	bcs.n	8000d6e <__udivmoddi4+0x146>
 8000d68:	429f      	cmp	r7, r3
 8000d6a:	f200 80b0 	bhi.w	8000ece <__udivmoddi4+0x2a6>
 8000d6e:	4620      	mov	r0, r4
 8000d70:	1bdb      	subs	r3, r3, r7
 8000d72:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d76:	e7a5      	b.n	8000cc4 <__udivmoddi4+0x9c>
 8000d78:	f1c1 0620 	rsb	r6, r1, #32
 8000d7c:	408b      	lsls	r3, r1
 8000d7e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d82:	431f      	orrs	r7, r3
 8000d84:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d88:	fa04 f301 	lsl.w	r3, r4, r1
 8000d8c:	ea43 030c 	orr.w	r3, r3, ip
 8000d90:	40f4      	lsrs	r4, r6
 8000d92:	fa00 f801 	lsl.w	r8, r0, r1
 8000d96:	0c38      	lsrs	r0, r7, #16
 8000d98:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d9c:	fbb4 fef0 	udiv	lr, r4, r0
 8000da0:	fa1f fc87 	uxth.w	ip, r7
 8000da4:	fb00 441e 	mls	r4, r0, lr, r4
 8000da8:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000dac:	fb0e f90c 	mul.w	r9, lr, ip
 8000db0:	45a1      	cmp	r9, r4
 8000db2:	fa02 f201 	lsl.w	r2, r2, r1
 8000db6:	d90a      	bls.n	8000dce <__udivmoddi4+0x1a6>
 8000db8:	193c      	adds	r4, r7, r4
 8000dba:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000dbe:	f080 8084 	bcs.w	8000eca <__udivmoddi4+0x2a2>
 8000dc2:	45a1      	cmp	r9, r4
 8000dc4:	f240 8081 	bls.w	8000eca <__udivmoddi4+0x2a2>
 8000dc8:	f1ae 0e02 	sub.w	lr, lr, #2
 8000dcc:	443c      	add	r4, r7
 8000dce:	eba4 0409 	sub.w	r4, r4, r9
 8000dd2:	fa1f f983 	uxth.w	r9, r3
 8000dd6:	fbb4 f3f0 	udiv	r3, r4, r0
 8000dda:	fb00 4413 	mls	r4, r0, r3, r4
 8000dde:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000de2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000de6:	45a4      	cmp	ip, r4
 8000de8:	d907      	bls.n	8000dfa <__udivmoddi4+0x1d2>
 8000dea:	193c      	adds	r4, r7, r4
 8000dec:	f103 30ff 	add.w	r0, r3, #4294967295
 8000df0:	d267      	bcs.n	8000ec2 <__udivmoddi4+0x29a>
 8000df2:	45a4      	cmp	ip, r4
 8000df4:	d965      	bls.n	8000ec2 <__udivmoddi4+0x29a>
 8000df6:	3b02      	subs	r3, #2
 8000df8:	443c      	add	r4, r7
 8000dfa:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dfe:	fba0 9302 	umull	r9, r3, r0, r2
 8000e02:	eba4 040c 	sub.w	r4, r4, ip
 8000e06:	429c      	cmp	r4, r3
 8000e08:	46ce      	mov	lr, r9
 8000e0a:	469c      	mov	ip, r3
 8000e0c:	d351      	bcc.n	8000eb2 <__udivmoddi4+0x28a>
 8000e0e:	d04e      	beq.n	8000eae <__udivmoddi4+0x286>
 8000e10:	b155      	cbz	r5, 8000e28 <__udivmoddi4+0x200>
 8000e12:	ebb8 030e 	subs.w	r3, r8, lr
 8000e16:	eb64 040c 	sbc.w	r4, r4, ip
 8000e1a:	fa04 f606 	lsl.w	r6, r4, r6
 8000e1e:	40cb      	lsrs	r3, r1
 8000e20:	431e      	orrs	r6, r3
 8000e22:	40cc      	lsrs	r4, r1
 8000e24:	e9c5 6400 	strd	r6, r4, [r5]
 8000e28:	2100      	movs	r1, #0
 8000e2a:	e750      	b.n	8000cce <__udivmoddi4+0xa6>
 8000e2c:	f1c2 0320 	rsb	r3, r2, #32
 8000e30:	fa20 f103 	lsr.w	r1, r0, r3
 8000e34:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e38:	fa24 f303 	lsr.w	r3, r4, r3
 8000e3c:	4094      	lsls	r4, r2
 8000e3e:	430c      	orrs	r4, r1
 8000e40:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e44:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e48:	fa1f f78c 	uxth.w	r7, ip
 8000e4c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e50:	fb08 3110 	mls	r1, r8, r0, r3
 8000e54:	0c23      	lsrs	r3, r4, #16
 8000e56:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e5a:	fb00 f107 	mul.w	r1, r0, r7
 8000e5e:	4299      	cmp	r1, r3
 8000e60:	d908      	bls.n	8000e74 <__udivmoddi4+0x24c>
 8000e62:	eb1c 0303 	adds.w	r3, ip, r3
 8000e66:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e6a:	d22c      	bcs.n	8000ec6 <__udivmoddi4+0x29e>
 8000e6c:	4299      	cmp	r1, r3
 8000e6e:	d92a      	bls.n	8000ec6 <__udivmoddi4+0x29e>
 8000e70:	3802      	subs	r0, #2
 8000e72:	4463      	add	r3, ip
 8000e74:	1a5b      	subs	r3, r3, r1
 8000e76:	b2a4      	uxth	r4, r4
 8000e78:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e7c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e80:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e84:	fb01 f307 	mul.w	r3, r1, r7
 8000e88:	42a3      	cmp	r3, r4
 8000e8a:	d908      	bls.n	8000e9e <__udivmoddi4+0x276>
 8000e8c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e90:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e94:	d213      	bcs.n	8000ebe <__udivmoddi4+0x296>
 8000e96:	42a3      	cmp	r3, r4
 8000e98:	d911      	bls.n	8000ebe <__udivmoddi4+0x296>
 8000e9a:	3902      	subs	r1, #2
 8000e9c:	4464      	add	r4, ip
 8000e9e:	1ae4      	subs	r4, r4, r3
 8000ea0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000ea4:	e739      	b.n	8000d1a <__udivmoddi4+0xf2>
 8000ea6:	4604      	mov	r4, r0
 8000ea8:	e6f0      	b.n	8000c8c <__udivmoddi4+0x64>
 8000eaa:	4608      	mov	r0, r1
 8000eac:	e706      	b.n	8000cbc <__udivmoddi4+0x94>
 8000eae:	45c8      	cmp	r8, r9
 8000eb0:	d2ae      	bcs.n	8000e10 <__udivmoddi4+0x1e8>
 8000eb2:	ebb9 0e02 	subs.w	lr, r9, r2
 8000eb6:	eb63 0c07 	sbc.w	ip, r3, r7
 8000eba:	3801      	subs	r0, #1
 8000ebc:	e7a8      	b.n	8000e10 <__udivmoddi4+0x1e8>
 8000ebe:	4631      	mov	r1, r6
 8000ec0:	e7ed      	b.n	8000e9e <__udivmoddi4+0x276>
 8000ec2:	4603      	mov	r3, r0
 8000ec4:	e799      	b.n	8000dfa <__udivmoddi4+0x1d2>
 8000ec6:	4630      	mov	r0, r6
 8000ec8:	e7d4      	b.n	8000e74 <__udivmoddi4+0x24c>
 8000eca:	46d6      	mov	lr, sl
 8000ecc:	e77f      	b.n	8000dce <__udivmoddi4+0x1a6>
 8000ece:	4463      	add	r3, ip
 8000ed0:	3802      	subs	r0, #2
 8000ed2:	e74d      	b.n	8000d70 <__udivmoddi4+0x148>
 8000ed4:	4606      	mov	r6, r0
 8000ed6:	4623      	mov	r3, r4
 8000ed8:	4608      	mov	r0, r1
 8000eda:	e70f      	b.n	8000cfc <__udivmoddi4+0xd4>
 8000edc:	3e02      	subs	r6, #2
 8000ede:	4463      	add	r3, ip
 8000ee0:	e730      	b.n	8000d44 <__udivmoddi4+0x11c>
 8000ee2:	bf00      	nop

08000ee4 <__aeabi_idiv0>:
 8000ee4:	4770      	bx	lr
 8000ee6:	bf00      	nop

08000ee8 <HAL_UART_RxCpltCallback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

/* Essas funções são utilizadas dentro das interrupções */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	b084      	sub	sp, #16
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	6078      	str	r0, [r7, #4]
	portBASE_TYPE pxHigherPriorityTaskWoken = pdFALSE;
 8000ef0:	2300      	movs	r3, #0
 8000ef2:	60fb      	str	r3, [r7, #12]
	char data = huart->Instance->RDR;
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000efa:	b2db      	uxtb	r3, r3
 8000efc:	72fb      	strb	r3, [r7, #11]
	xQueueSendFromISR(uart_rx_q, &data, &pxHigherPriorityTaskWoken);
 8000efe:	4b0c      	ldr	r3, [pc, #48]	@ (8000f30 <HAL_UART_RxCpltCallback+0x48>)
 8000f00:	6818      	ldr	r0, [r3, #0]
 8000f02:	f107 020c 	add.w	r2, r7, #12
 8000f06:	f107 010b 	add.w	r1, r7, #11
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	f006 fd60 	bl	80079d0 <xQueueGenericSendFromISR>
	portYIELD_FROM_ISR(pxHigherPriorityTaskWoken);
 8000f10:	68fb      	ldr	r3, [r7, #12]
 8000f12:	2b00      	cmp	r3, #0
 8000f14:	d007      	beq.n	8000f26 <HAL_UART_RxCpltCallback+0x3e>
 8000f16:	4b07      	ldr	r3, [pc, #28]	@ (8000f34 <HAL_UART_RxCpltCallback+0x4c>)
 8000f18:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000f1c:	601a      	str	r2, [r3, #0]
 8000f1e:	f3bf 8f4f 	dsb	sy
 8000f22:	f3bf 8f6f 	isb	sy
}
 8000f26:	bf00      	nop
 8000f28:	3710      	adds	r7, #16
 8000f2a:	46bd      	mov	sp, r7
 8000f2c:	bd80      	pop	{r7, pc}
 8000f2e:	bf00      	nop
 8000f30:	200004dc 	.word	0x200004dc
 8000f34:	e000ed04 	.word	0xe000ed04

08000f38 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	b084      	sub	sp, #16
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	6078      	str	r0, [r7, #4]
	BaseType_t pxHigherPriorityTaskWoken = pdFALSE;
 8000f40:	2300      	movs	r3, #0
 8000f42:	60fb      	str	r3, [r7, #12]
	xSemaphoreGiveFromISR(sem_tx_uart, &pxHigherPriorityTaskWoken);
 8000f44:	4b0b      	ldr	r3, [pc, #44]	@ (8000f74 <HAL_UART_TxCpltCallback+0x3c>)
 8000f46:	681b      	ldr	r3, [r3, #0]
 8000f48:	f107 020c 	add.w	r2, r7, #12
 8000f4c:	4611      	mov	r1, r2
 8000f4e:	4618      	mov	r0, r3
 8000f50:	f006 fddc 	bl	8007b0c <xQueueGiveFromISR>
	portYIELD_FROM_ISR(pxHigherPriorityTaskWoken);
 8000f54:	68fb      	ldr	r3, [r7, #12]
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	d007      	beq.n	8000f6a <HAL_UART_TxCpltCallback+0x32>
 8000f5a:	4b07      	ldr	r3, [pc, #28]	@ (8000f78 <HAL_UART_TxCpltCallback+0x40>)
 8000f5c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000f60:	601a      	str	r2, [r3, #0]
 8000f62:	f3bf 8f4f 	dsb	sy
 8000f66:	f3bf 8f6f 	isb	sy
}
 8000f6a:	bf00      	nop
 8000f6c:	3710      	adds	r7, #16
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	bd80      	pop	{r7, pc}
 8000f72:	bf00      	nop
 8000f74:	200004d4 	.word	0x200004d4
 8000f78:	e000ed04 	.word	0xe000ed04

08000f7c <UART_TX_RTOS>:


/* Apenas tarefas podem usar isso aqui. Interrupções não podem, pois isso é uma função bloqueante */
BaseType_t UART_TX_RTOS(const char *pData, uint16_t Size) {
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b084      	sub	sp, #16
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	6078      	str	r0, [r7, #4]
 8000f84:	460b      	mov	r3, r1
 8000f86:	807b      	strh	r3, [r7, #2]
	BaseType_t ret = pdTRUE;
 8000f88:	2301      	movs	r3, #1
 8000f8a:	60fb      	str	r3, [r7, #12]

	ret = HAL_UART_Transmit_DMA(&hlpuart1, (uint8_t *)pData, Size);
 8000f8c:	887b      	ldrh	r3, [r7, #2]
 8000f8e:	461a      	mov	r2, r3
 8000f90:	6879      	ldr	r1, [r7, #4]
 8000f92:	4808      	ldr	r0, [pc, #32]	@ (8000fb4 <UART_TX_RTOS+0x38>)
 8000f94:	f004 fa20 	bl	80053d8 <HAL_UART_Transmit_DMA>
 8000f98:	4603      	mov	r3, r0
 8000f9a:	60fb      	str	r3, [r7, #12]
	xSemaphoreTake(sem_tx_uart, portMAX_DELAY);
 8000f9c:	4b06      	ldr	r3, [pc, #24]	@ (8000fb8 <UART_TX_RTOS+0x3c>)
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	f04f 31ff 	mov.w	r1, #4294967295
 8000fa4:	4618      	mov	r0, r3
 8000fa6:	f006 ff23 	bl	8007df0 <xQueueSemaphoreTake>
	return ret;
 8000faa:	68fb      	ldr	r3, [r7, #12]
}
 8000fac:	4618      	mov	r0, r3
 8000fae:	3710      	adds	r7, #16
 8000fb0:	46bd      	mov	sp, r7
 8000fb2:	bd80      	pop	{r7, pc}
 8000fb4:	20000344 	.word	0x20000344
 8000fb8:	200004d4 	.word	0x200004d4

08000fbc <UART_RX_RTOS>:

BaseType_t UART_RX_RTOS(char *pData, TickType_t timeout) {
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	b082      	sub	sp, #8
 8000fc0:	af00      	add	r7, sp, #0
 8000fc2:	6078      	str	r0, [r7, #4]
 8000fc4:	6039      	str	r1, [r7, #0]
	return xQueueReceive(uart_rx_q, pData, timeout);
 8000fc6:	4b06      	ldr	r3, [pc, #24]	@ (8000fe0 <UART_RX_RTOS+0x24>)
 8000fc8:	681b      	ldr	r3, [r3, #0]
 8000fca:	683a      	ldr	r2, [r7, #0]
 8000fcc:	6879      	ldr	r1, [r7, #4]
 8000fce:	4618      	mov	r0, r3
 8000fd0:	f006 fe2c 	bl	8007c2c <xQueueReceive>
 8000fd4:	4603      	mov	r3, r0
}
 8000fd6:	4618      	mov	r0, r3
 8000fd8:	3708      	adds	r7, #8
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	bd80      	pop	{r7, pc}
 8000fde:	bf00      	nop
 8000fe0:	200004dc 	.word	0x200004dc

08000fe4 <terminal_task>:
	HAL_ADC_Start_DMA(&hadc1, (uint32_t *)adcBuffer, 256);
}



void terminal_task(void *param) {
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	b084      	sub	sp, #16
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	6078      	str	r0, [r7, #4]
	  char data;
	  char data_uart;
	  /* O desejado é ligar a interrupção eternamente, mas não é oq acontece */
	  HAL_UART_Receive_IT(&hlpuart1, (uint8_t *)&data_uart, 1);
 8000fec:	f107 030e 	add.w	r3, r7, #14
 8000ff0:	2201      	movs	r2, #1
 8000ff2:	4619      	mov	r1, r3
 8000ff4:	480a      	ldr	r0, [pc, #40]	@ (8001020 <terminal_task+0x3c>)
 8000ff6:	f004 f9a3 	bl	8005340 <HAL_UART_Receive_IT>
	  hlpuart1.RxISR = HAL_UART_RxCpltCallback;
 8000ffa:	4b09      	ldr	r3, [pc, #36]	@ (8001020 <terminal_task+0x3c>)
 8000ffc:	4a09      	ldr	r2, [pc, #36]	@ (8001024 <terminal_task+0x40>)
 8000ffe:	675a      	str	r2, [r3, #116]	@ 0x74
	  while (1) {
		  UART_RX_RTOS(&data, portMAX_DELAY); // Ponto de bloqueio (bloqueia por portMAX_DELAY)
 8001000:	f107 030f 	add.w	r3, r7, #15
 8001004:	f04f 31ff 	mov.w	r1, #4294967295
 8001008:	4618      	mov	r0, r3
 800100a:	f7ff ffd7 	bl	8000fbc <UART_RX_RTOS>

		  // tem um caracter em data. Para aparecer o caractere digitado, precisamos devolver:
		  UART_TX_RTOS(&data, 1);
 800100e:	f107 030f 	add.w	r3, r7, #15
 8001012:	2101      	movs	r1, #1
 8001014:	4618      	mov	r0, r3
 8001016:	f7ff ffb1 	bl	8000f7c <UART_TX_RTOS>
		  UART_RX_RTOS(&data, portMAX_DELAY); // Ponto de bloqueio (bloqueia por portMAX_DELAY)
 800101a:	bf00      	nop
 800101c:	e7f0      	b.n	8001000 <terminal_task+0x1c>
 800101e:	bf00      	nop
 8001020:	20000344 	.word	0x20000344
 8001024:	08000ee9 	.word	0x08000ee9

08001028 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001028:	b5b0      	push	{r4, r5, r7, lr}
 800102a:	b088      	sub	sp, #32
 800102c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800102e:	f000 fde6 	bl	8001bfe <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001032:	f000 f855 	bl	80010e0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001036:	f000 fa93 	bl	8001560 <MX_GPIO_Init>
  MX_DMA_Init();
 800103a:	f000 fa4b 	bl	80014d4 <MX_DMA_Init>
  MX_IWDG_Init();
 800103e:	f000 f945 	bl	80012cc <MX_IWDG_Init>
  MX_ADC1_Init();
 8001042:	f000 f88f 	bl	8001164 <MX_ADC1_Init>
  MX_TIM3_Init();
 8001046:	f000 f9f7 	bl	8001438 <MX_TIM3_Init>
  MX_DAC1_Init();
 800104a:	f000 f905 	bl	8001258 <MX_DAC1_Init>
  MX_TIM2_Init();
 800104e:	f000 f9a5 	bl	800139c <MX_TIM2_Init>
  MX_LPUART1_UART_Init();
 8001052:	f000 f959 	bl	8001308 <MX_LPUART1_UART_Init>
  /* USER CODE END RTOS_MUTEX */

  /* USER CODE BEGIN RTOS_SEMAPHORES */
  /* add semaphores, ... */

  sem_tx_uart = xSemaphoreCreateBinary();
 8001056:	2203      	movs	r2, #3
 8001058:	2100      	movs	r1, #0
 800105a:	2001      	movs	r0, #1
 800105c:	f006 fc62 	bl	8007924 <xQueueGenericCreate>
 8001060:	4603      	mov	r3, r0
 8001062:	4a18      	ldr	r2, [pc, #96]	@ (80010c4 <main+0x9c>)
 8001064:	6013      	str	r3, [r2, #0]
  sem_adc = xSemaphoreCreateBinary();
 8001066:	2203      	movs	r2, #3
 8001068:	2100      	movs	r1, #0
 800106a:	2001      	movs	r0, #1
 800106c:	f006 fc5a 	bl	8007924 <xQueueGenericCreate>
 8001070:	4603      	mov	r3, r0
 8001072:	4a15      	ldr	r2, [pc, #84]	@ (80010c8 <main+0xa0>)
 8001074:	6013      	str	r3, [r2, #0]
  /* USER CODE END RTOS_TIMERS */

  /* USER CODE BEGIN RTOS_QUEUES */
  /* add queues, ... */

  uart_rx_q = xQueueCreate(32, sizeof(char));
 8001076:	2200      	movs	r2, #0
 8001078:	2101      	movs	r1, #1
 800107a:	2020      	movs	r0, #32
 800107c:	f006 fc52 	bl	8007924 <xQueueGenericCreate>
 8001080:	4603      	mov	r3, r0
 8001082:	4a12      	ldr	r2, [pc, #72]	@ (80010cc <main+0xa4>)
 8001084:	6013      	str	r3, [r2, #0]
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8001086:	4b12      	ldr	r3, [pc, #72]	@ (80010d0 <main+0xa8>)
 8001088:	1d3c      	adds	r4, r7, #4
 800108a:	461d      	mov	r5, r3
 800108c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800108e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001090:	682b      	ldr	r3, [r5, #0]
 8001092:	6023      	str	r3, [r4, #0]
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8001094:	1d3b      	adds	r3, r7, #4
 8001096:	2100      	movs	r1, #0
 8001098:	4618      	mov	r0, r3
 800109a:	f006 faea 	bl	8007672 <osThreadCreate>
 800109e:	4603      	mov	r3, r0
 80010a0:	4a0c      	ldr	r2, [pc, #48]	@ (80010d4 <main+0xac>)
 80010a2:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */



  /* CRIADO COM BASE NA FUNÇÃO terminal_task  */
  (void)xTaskCreate(terminal_task, "Console", 256, NULL, 3, NULL);
 80010a4:	2300      	movs	r3, #0
 80010a6:	9301      	str	r3, [sp, #4]
 80010a8:	2303      	movs	r3, #3
 80010aa:	9300      	str	r3, [sp, #0]
 80010ac:	2300      	movs	r3, #0
 80010ae:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80010b2:	4909      	ldr	r1, [pc, #36]	@ (80010d8 <main+0xb0>)
 80010b4:	4809      	ldr	r0, [pc, #36]	@ (80010dc <main+0xb4>)
 80010b6:	f007 f8bb 	bl	8008230 <xTaskCreate>


  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 80010ba:	f006 fad3 	bl	8007664 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80010be:	bf00      	nop
 80010c0:	e7fd      	b.n	80010be <main+0x96>
 80010c2:	bf00      	nop
 80010c4:	200004d4 	.word	0x200004d4
 80010c8:	200004d8 	.word	0x200004d8
 80010cc:	200004dc 	.word	0x200004dc
 80010d0:	0800c3b4 	.word	0x0800c3b4
 80010d4:	200004d0 	.word	0x200004d0
 80010d8:	0800c3a0 	.word	0x0800c3a0
 80010dc:	08000fe5 	.word	0x08000fe5

080010e0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b094      	sub	sp, #80	@ 0x50
 80010e4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010e6:	f107 0318 	add.w	r3, r7, #24
 80010ea:	2238      	movs	r2, #56	@ 0x38
 80010ec:	2100      	movs	r1, #0
 80010ee:	4618      	mov	r0, r3
 80010f0:	f009 f9cf 	bl	800a492 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80010f4:	1d3b      	adds	r3, r7, #4
 80010f6:	2200      	movs	r2, #0
 80010f8:	601a      	str	r2, [r3, #0]
 80010fa:	605a      	str	r2, [r3, #4]
 80010fc:	609a      	str	r2, [r3, #8]
 80010fe:	60da      	str	r2, [r3, #12]
 8001100:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001102:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001106:	f002 fded 	bl	8003ce4 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 800110a:	230a      	movs	r3, #10
 800110c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800110e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001112:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001114:	2340      	movs	r3, #64	@ 0x40
 8001116:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001118:	2301      	movs	r3, #1
 800111a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800111c:	2300      	movs	r3, #0
 800111e:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001120:	f107 0318 	add.w	r3, r7, #24
 8001124:	4618      	mov	r0, r3
 8001126:	f002 fe91 	bl	8003e4c <HAL_RCC_OscConfig>
 800112a:	4603      	mov	r3, r0
 800112c:	2b00      	cmp	r3, #0
 800112e:	d001      	beq.n	8001134 <SystemClock_Config+0x54>
  {
    Error_Handler();
 8001130:	f000 fa36 	bl	80015a0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001134:	230f      	movs	r3, #15
 8001136:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001138:	2301      	movs	r3, #1
 800113a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800113c:	2300      	movs	r3, #0
 800113e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001140:	2300      	movs	r3, #0
 8001142:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001144:	2300      	movs	r3, #0
 8001146:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001148:	1d3b      	adds	r3, r7, #4
 800114a:	2100      	movs	r1, #0
 800114c:	4618      	mov	r0, r3
 800114e:	f003 f98f 	bl	8004470 <HAL_RCC_ClockConfig>
 8001152:	4603      	mov	r3, r0
 8001154:	2b00      	cmp	r3, #0
 8001156:	d001      	beq.n	800115c <SystemClock_Config+0x7c>
  {
    Error_Handler();
 8001158:	f000 fa22 	bl	80015a0 <Error_Handler>
  }
}
 800115c:	bf00      	nop
 800115e:	3750      	adds	r7, #80	@ 0x50
 8001160:	46bd      	mov	sp, r7
 8001162:	bd80      	pop	{r7, pc}

08001164 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001164:	b580      	push	{r7, lr}
 8001166:	b08c      	sub	sp, #48	@ 0x30
 8001168:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800116a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800116e:	2200      	movs	r2, #0
 8001170:	601a      	str	r2, [r3, #0]
 8001172:	605a      	str	r2, [r3, #4]
 8001174:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001176:	1d3b      	adds	r3, r7, #4
 8001178:	2220      	movs	r2, #32
 800117a:	2100      	movs	r1, #0
 800117c:	4618      	mov	r0, r3
 800117e:	f009 f988 	bl	800a492 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001182:	4b33      	ldr	r3, [pc, #204]	@ (8001250 <MX_ADC1_Init+0xec>)
 8001184:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8001188:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 800118a:	4b31      	ldr	r3, [pc, #196]	@ (8001250 <MX_ADC1_Init+0xec>)
 800118c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001190:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001192:	4b2f      	ldr	r3, [pc, #188]	@ (8001250 <MX_ADC1_Init+0xec>)
 8001194:	2200      	movs	r2, #0
 8001196:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001198:	4b2d      	ldr	r3, [pc, #180]	@ (8001250 <MX_ADC1_Init+0xec>)
 800119a:	2200      	movs	r2, #0
 800119c:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 800119e:	4b2c      	ldr	r3, [pc, #176]	@ (8001250 <MX_ADC1_Init+0xec>)
 80011a0:	2200      	movs	r2, #0
 80011a2:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80011a4:	4b2a      	ldr	r3, [pc, #168]	@ (8001250 <MX_ADC1_Init+0xec>)
 80011a6:	2200      	movs	r2, #0
 80011a8:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80011aa:	4b29      	ldr	r3, [pc, #164]	@ (8001250 <MX_ADC1_Init+0xec>)
 80011ac:	2204      	movs	r2, #4
 80011ae:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80011b0:	4b27      	ldr	r3, [pc, #156]	@ (8001250 <MX_ADC1_Init+0xec>)
 80011b2:	2200      	movs	r2, #0
 80011b4:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80011b6:	4b26      	ldr	r3, [pc, #152]	@ (8001250 <MX_ADC1_Init+0xec>)
 80011b8:	2200      	movs	r2, #0
 80011ba:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 80011bc:	4b24      	ldr	r3, [pc, #144]	@ (8001250 <MX_ADC1_Init+0xec>)
 80011be:	2201      	movs	r2, #1
 80011c0:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80011c2:	4b23      	ldr	r3, [pc, #140]	@ (8001250 <MX_ADC1_Init+0xec>)
 80011c4:	2200      	movs	r2, #0
 80011c6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T3_TRGO;
 80011ca:	4b21      	ldr	r3, [pc, #132]	@ (8001250 <MX_ADC1_Init+0xec>)
 80011cc:	f44f 6290 	mov.w	r2, #1152	@ 0x480
 80011d0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 80011d2:	4b1f      	ldr	r3, [pc, #124]	@ (8001250 <MX_ADC1_Init+0xec>)
 80011d4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80011d8:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80011da:	4b1d      	ldr	r3, [pc, #116]	@ (8001250 <MX_ADC1_Init+0xec>)
 80011dc:	2201      	movs	r2, #1
 80011de:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80011e2:	4b1b      	ldr	r3, [pc, #108]	@ (8001250 <MX_ADC1_Init+0xec>)
 80011e4:	2200      	movs	r2, #0
 80011e6:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 80011e8:	4b19      	ldr	r3, [pc, #100]	@ (8001250 <MX_ADC1_Init+0xec>)
 80011ea:	2200      	movs	r2, #0
 80011ec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80011f0:	4817      	ldr	r0, [pc, #92]	@ (8001250 <MX_ADC1_Init+0xec>)
 80011f2:	f000 ff4b 	bl	800208c <HAL_ADC_Init>
 80011f6:	4603      	mov	r3, r0
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d001      	beq.n	8001200 <MX_ADC1_Init+0x9c>
  {
    Error_Handler();
 80011fc:	f000 f9d0 	bl	80015a0 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001200:	2300      	movs	r3, #0
 8001202:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001204:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001208:	4619      	mov	r1, r3
 800120a:	4811      	ldr	r0, [pc, #68]	@ (8001250 <MX_ADC1_Init+0xec>)
 800120c:	f001 fcd8 	bl	8002bc0 <HAL_ADCEx_MultiModeConfigChannel>
 8001210:	4603      	mov	r3, r0
 8001212:	2b00      	cmp	r3, #0
 8001214:	d001      	beq.n	800121a <MX_ADC1_Init+0xb6>
  {
    Error_Handler();
 8001216:	f000 f9c3 	bl	80015a0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800121a:	4b0e      	ldr	r3, [pc, #56]	@ (8001254 <MX_ADC1_Init+0xf0>)
 800121c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800121e:	2306      	movs	r3, #6
 8001220:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8001222:	2300      	movs	r3, #0
 8001224:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001226:	237f      	movs	r3, #127	@ 0x7f
 8001228:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800122a:	2304      	movs	r3, #4
 800122c:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800122e:	2300      	movs	r3, #0
 8001230:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001232:	1d3b      	adds	r3, r7, #4
 8001234:	4619      	mov	r1, r3
 8001236:	4806      	ldr	r0, [pc, #24]	@ (8001250 <MX_ADC1_Init+0xec>)
 8001238:	f001 f8ac 	bl	8002394 <HAL_ADC_ConfigChannel>
 800123c:	4603      	mov	r3, r0
 800123e:	2b00      	cmp	r3, #0
 8001240:	d001      	beq.n	8001246 <MX_ADC1_Init+0xe2>
  {
    Error_Handler();
 8001242:	f000 f9ad 	bl	80015a0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001246:	bf00      	nop
 8001248:	3730      	adds	r7, #48	@ 0x30
 800124a:	46bd      	mov	sp, r7
 800124c:	bd80      	pop	{r7, pc}
 800124e:	bf00      	nop
 8001250:	200001f4 	.word	0x200001f4
 8001254:	04300002 	.word	0x04300002

08001258 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8001258:	b580      	push	{r7, lr}
 800125a:	b08c      	sub	sp, #48	@ 0x30
 800125c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 800125e:	463b      	mov	r3, r7
 8001260:	2230      	movs	r2, #48	@ 0x30
 8001262:	2100      	movs	r1, #0
 8001264:	4618      	mov	r0, r3
 8001266:	f009 f914 	bl	800a492 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 800126a:	4b16      	ldr	r3, [pc, #88]	@ (80012c4 <MX_DAC1_Init+0x6c>)
 800126c:	4a16      	ldr	r2, [pc, #88]	@ (80012c8 <MX_DAC1_Init+0x70>)
 800126e:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8001270:	4814      	ldr	r0, [pc, #80]	@ (80012c4 <MX_DAC1_Init+0x6c>)
 8001272:	f001 fe58 	bl	8002f26 <HAL_DAC_Init>
 8001276:	4603      	mov	r3, r0
 8001278:	2b00      	cmp	r3, #0
 800127a:	d001      	beq.n	8001280 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 800127c:	f000 f990 	bl	80015a0 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8001280:	2302      	movs	r3, #2
 8001282:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8001284:	2300      	movs	r3, #0
 8001286:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 8001288:	2300      	movs	r3, #0
 800128a:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 800128c:	2300      	movs	r3, #0
 800128e:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_T2_TRGO;
 8001290:	2312      	movs	r3, #18
 8001292:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8001294:	2300      	movs	r3, #0
 8001296:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8001298:	2300      	movs	r3, #0
 800129a:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_BOTH;
 800129c:	2304      	movs	r3, #4
 800129e:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 80012a0:	2300      	movs	r3, #0
 80012a2:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80012a4:	463b      	mov	r3, r7
 80012a6:	2200      	movs	r2, #0
 80012a8:	4619      	mov	r1, r3
 80012aa:	4806      	ldr	r0, [pc, #24]	@ (80012c4 <MX_DAC1_Init+0x6c>)
 80012ac:	f001 fe5e 	bl	8002f6c <HAL_DAC_ConfigChannel>
 80012b0:	4603      	mov	r3, r0
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d001      	beq.n	80012ba <MX_DAC1_Init+0x62>
  {
    Error_Handler();
 80012b6:	f000 f973 	bl	80015a0 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 80012ba:	bf00      	nop
 80012bc:	3730      	adds	r7, #48	@ 0x30
 80012be:	46bd      	mov	sp, r7
 80012c0:	bd80      	pop	{r7, pc}
 80012c2:	bf00      	nop
 80012c4:	200002c0 	.word	0x200002c0
 80012c8:	50000800 	.word	0x50000800

080012cc <MX_IWDG_Init>:
  * @brief IWDG Initialization Function
  * @param None
  * @retval None
  */
static void MX_IWDG_Init(void)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 80012d0:	4b0b      	ldr	r3, [pc, #44]	@ (8001300 <MX_IWDG_Init+0x34>)
 80012d2:	4a0c      	ldr	r2, [pc, #48]	@ (8001304 <MX_IWDG_Init+0x38>)
 80012d4:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_4;
 80012d6:	4b0a      	ldr	r3, [pc, #40]	@ (8001300 <MX_IWDG_Init+0x34>)
 80012d8:	2200      	movs	r2, #0
 80012da:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Window = 4095;
 80012dc:	4b08      	ldr	r3, [pc, #32]	@ (8001300 <MX_IWDG_Init+0x34>)
 80012de:	f640 72ff 	movw	r2, #4095	@ 0xfff
 80012e2:	60da      	str	r2, [r3, #12]
  hiwdg.Init.Reload = 4095;
 80012e4:	4b06      	ldr	r3, [pc, #24]	@ (8001300 <MX_IWDG_Init+0x34>)
 80012e6:	f640 72ff 	movw	r2, #4095	@ 0xfff
 80012ea:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 80012ec:	4804      	ldr	r0, [pc, #16]	@ (8001300 <MX_IWDG_Init+0x34>)
 80012ee:	f002 fca9 	bl	8003c44 <HAL_IWDG_Init>
 80012f2:	4603      	mov	r3, r0
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d001      	beq.n	80012fc <MX_IWDG_Init+0x30>
  {
    Error_Handler();
 80012f8:	f000 f952 	bl	80015a0 <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 80012fc:	bf00      	nop
 80012fe:	bd80      	pop	{r7, pc}
 8001300:	20000334 	.word	0x20000334
 8001304:	40003000 	.word	0x40003000

08001308 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 800130c:	4b21      	ldr	r3, [pc, #132]	@ (8001394 <MX_LPUART1_UART_Init+0x8c>)
 800130e:	4a22      	ldr	r2, [pc, #136]	@ (8001398 <MX_LPUART1_UART_Init+0x90>)
 8001310:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8001312:	4b20      	ldr	r3, [pc, #128]	@ (8001394 <MX_LPUART1_UART_Init+0x8c>)
 8001314:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001318:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 800131a:	4b1e      	ldr	r3, [pc, #120]	@ (8001394 <MX_LPUART1_UART_Init+0x8c>)
 800131c:	2200      	movs	r2, #0
 800131e:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8001320:	4b1c      	ldr	r3, [pc, #112]	@ (8001394 <MX_LPUART1_UART_Init+0x8c>)
 8001322:	2200      	movs	r2, #0
 8001324:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8001326:	4b1b      	ldr	r3, [pc, #108]	@ (8001394 <MX_LPUART1_UART_Init+0x8c>)
 8001328:	2200      	movs	r2, #0
 800132a:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 800132c:	4b19      	ldr	r3, [pc, #100]	@ (8001394 <MX_LPUART1_UART_Init+0x8c>)
 800132e:	220c      	movs	r2, #12
 8001330:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001332:	4b18      	ldr	r3, [pc, #96]	@ (8001394 <MX_LPUART1_UART_Init+0x8c>)
 8001334:	2200      	movs	r2, #0
 8001336:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001338:	4b16      	ldr	r3, [pc, #88]	@ (8001394 <MX_LPUART1_UART_Init+0x8c>)
 800133a:	2200      	movs	r2, #0
 800133c:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800133e:	4b15      	ldr	r3, [pc, #84]	@ (8001394 <MX_LPUART1_UART_Init+0x8c>)
 8001340:	2200      	movs	r2, #0
 8001342:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001344:	4b13      	ldr	r3, [pc, #76]	@ (8001394 <MX_LPUART1_UART_Init+0x8c>)
 8001346:	2200      	movs	r2, #0
 8001348:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 800134a:	4812      	ldr	r0, [pc, #72]	@ (8001394 <MX_LPUART1_UART_Init+0x8c>)
 800134c:	f003 ffa8 	bl	80052a0 <HAL_UART_Init>
 8001350:	4603      	mov	r3, r0
 8001352:	2b00      	cmp	r3, #0
 8001354:	d001      	beq.n	800135a <MX_LPUART1_UART_Init+0x52>
  {
    Error_Handler();
 8001356:	f000 f923 	bl	80015a0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800135a:	2100      	movs	r1, #0
 800135c:	480d      	ldr	r0, [pc, #52]	@ (8001394 <MX_LPUART1_UART_Init+0x8c>)
 800135e:	f006 f89e 	bl	800749e <HAL_UARTEx_SetTxFifoThreshold>
 8001362:	4603      	mov	r3, r0
 8001364:	2b00      	cmp	r3, #0
 8001366:	d001      	beq.n	800136c <MX_LPUART1_UART_Init+0x64>
  {
    Error_Handler();
 8001368:	f000 f91a 	bl	80015a0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800136c:	2100      	movs	r1, #0
 800136e:	4809      	ldr	r0, [pc, #36]	@ (8001394 <MX_LPUART1_UART_Init+0x8c>)
 8001370:	f006 f8d3 	bl	800751a <HAL_UARTEx_SetRxFifoThreshold>
 8001374:	4603      	mov	r3, r0
 8001376:	2b00      	cmp	r3, #0
 8001378:	d001      	beq.n	800137e <MX_LPUART1_UART_Init+0x76>
  {
    Error_Handler();
 800137a:	f000 f911 	bl	80015a0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 800137e:	4805      	ldr	r0, [pc, #20]	@ (8001394 <MX_LPUART1_UART_Init+0x8c>)
 8001380:	f006 f854 	bl	800742c <HAL_UARTEx_DisableFifoMode>
 8001384:	4603      	mov	r3, r0
 8001386:	2b00      	cmp	r3, #0
 8001388:	d001      	beq.n	800138e <MX_LPUART1_UART_Init+0x86>
  {
    Error_Handler();
 800138a:	f000 f909 	bl	80015a0 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 800138e:	bf00      	nop
 8001390:	bd80      	pop	{r7, pc}
 8001392:	bf00      	nop
 8001394:	20000344 	.word	0x20000344
 8001398:	40008000 	.word	0x40008000

0800139c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800139c:	b580      	push	{r7, lr}
 800139e:	b088      	sub	sp, #32
 80013a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80013a2:	f107 0310 	add.w	r3, r7, #16
 80013a6:	2200      	movs	r2, #0
 80013a8:	601a      	str	r2, [r3, #0]
 80013aa:	605a      	str	r2, [r3, #4]
 80013ac:	609a      	str	r2, [r3, #8]
 80013ae:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013b0:	1d3b      	adds	r3, r7, #4
 80013b2:	2200      	movs	r2, #0
 80013b4:	601a      	str	r2, [r3, #0]
 80013b6:	605a      	str	r2, [r3, #4]
 80013b8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80013ba:	4b1e      	ldr	r3, [pc, #120]	@ (8001434 <MX_TIM2_Init+0x98>)
 80013bc:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80013c0:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80013c2:	4b1c      	ldr	r3, [pc, #112]	@ (8001434 <MX_TIM2_Init+0x98>)
 80013c4:	2200      	movs	r2, #0
 80013c6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013c8:	4b1a      	ldr	r3, [pc, #104]	@ (8001434 <MX_TIM2_Init+0x98>)
 80013ca:	2200      	movs	r2, #0
 80013cc:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 11067;
 80013ce:	4b19      	ldr	r3, [pc, #100]	@ (8001434 <MX_TIM2_Init+0x98>)
 80013d0:	f642 323b 	movw	r2, #11067	@ 0x2b3b
 80013d4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013d6:	4b17      	ldr	r3, [pc, #92]	@ (8001434 <MX_TIM2_Init+0x98>)
 80013d8:	2200      	movs	r2, #0
 80013da:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80013dc:	4b15      	ldr	r3, [pc, #84]	@ (8001434 <MX_TIM2_Init+0x98>)
 80013de:	2280      	movs	r2, #128	@ 0x80
 80013e0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80013e2:	4814      	ldr	r0, [pc, #80]	@ (8001434 <MX_TIM2_Init+0x98>)
 80013e4:	f003 fc50 	bl	8004c88 <HAL_TIM_Base_Init>
 80013e8:	4603      	mov	r3, r0
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d001      	beq.n	80013f2 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 80013ee:	f000 f8d7 	bl	80015a0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80013f2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80013f6:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80013f8:	f107 0310 	add.w	r3, r7, #16
 80013fc:	4619      	mov	r1, r3
 80013fe:	480d      	ldr	r0, [pc, #52]	@ (8001434 <MX_TIM2_Init+0x98>)
 8001400:	f003 fc9a 	bl	8004d38 <HAL_TIM_ConfigClockSource>
 8001404:	4603      	mov	r3, r0
 8001406:	2b00      	cmp	r3, #0
 8001408:	d001      	beq.n	800140e <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 800140a:	f000 f8c9 	bl	80015a0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800140e:	2320      	movs	r3, #32
 8001410:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001412:	2300      	movs	r3, #0
 8001414:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001416:	1d3b      	adds	r3, r7, #4
 8001418:	4619      	mov	r1, r3
 800141a:	4806      	ldr	r0, [pc, #24]	@ (8001434 <MX_TIM2_Init+0x98>)
 800141c:	f003 febe 	bl	800519c <HAL_TIMEx_MasterConfigSynchronization>
 8001420:	4603      	mov	r3, r0
 8001422:	2b00      	cmp	r3, #0
 8001424:	d001      	beq.n	800142a <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001426:	f000 f8bb 	bl	80015a0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800142a:	bf00      	nop
 800142c:	3720      	adds	r7, #32
 800142e:	46bd      	mov	sp, r7
 8001430:	bd80      	pop	{r7, pc}
 8001432:	bf00      	nop
 8001434:	20000438 	.word	0x20000438

08001438 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	b088      	sub	sp, #32
 800143c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800143e:	f107 0310 	add.w	r3, r7, #16
 8001442:	2200      	movs	r2, #0
 8001444:	601a      	str	r2, [r3, #0]
 8001446:	605a      	str	r2, [r3, #4]
 8001448:	609a      	str	r2, [r3, #8]
 800144a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800144c:	1d3b      	adds	r3, r7, #4
 800144e:	2200      	movs	r2, #0
 8001450:	601a      	str	r2, [r3, #0]
 8001452:	605a      	str	r2, [r3, #4]
 8001454:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001456:	4b1d      	ldr	r3, [pc, #116]	@ (80014cc <MX_TIM3_Init+0x94>)
 8001458:	4a1d      	ldr	r2, [pc, #116]	@ (80014d0 <MX_TIM3_Init+0x98>)
 800145a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800145c:	4b1b      	ldr	r3, [pc, #108]	@ (80014cc <MX_TIM3_Init+0x94>)
 800145e:	2200      	movs	r2, #0
 8001460:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001462:	4b1a      	ldr	r3, [pc, #104]	@ (80014cc <MX_TIM3_Init+0x94>)
 8001464:	2200      	movs	r2, #0
 8001466:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 11067;
 8001468:	4b18      	ldr	r3, [pc, #96]	@ (80014cc <MX_TIM3_Init+0x94>)
 800146a:	f642 323b 	movw	r2, #11067	@ 0x2b3b
 800146e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001470:	4b16      	ldr	r3, [pc, #88]	@ (80014cc <MX_TIM3_Init+0x94>)
 8001472:	2200      	movs	r2, #0
 8001474:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001476:	4b15      	ldr	r3, [pc, #84]	@ (80014cc <MX_TIM3_Init+0x94>)
 8001478:	2280      	movs	r2, #128	@ 0x80
 800147a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800147c:	4813      	ldr	r0, [pc, #76]	@ (80014cc <MX_TIM3_Init+0x94>)
 800147e:	f003 fc03 	bl	8004c88 <HAL_TIM_Base_Init>
 8001482:	4603      	mov	r3, r0
 8001484:	2b00      	cmp	r3, #0
 8001486:	d001      	beq.n	800148c <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8001488:	f000 f88a 	bl	80015a0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800148c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001490:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001492:	f107 0310 	add.w	r3, r7, #16
 8001496:	4619      	mov	r1, r3
 8001498:	480c      	ldr	r0, [pc, #48]	@ (80014cc <MX_TIM3_Init+0x94>)
 800149a:	f003 fc4d 	bl	8004d38 <HAL_TIM_ConfigClockSource>
 800149e:	4603      	mov	r3, r0
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d001      	beq.n	80014a8 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 80014a4:	f000 f87c 	bl	80015a0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80014a8:	2320      	movs	r3, #32
 80014aa:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80014ac:	2300      	movs	r3, #0
 80014ae:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80014b0:	1d3b      	adds	r3, r7, #4
 80014b2:	4619      	mov	r1, r3
 80014b4:	4805      	ldr	r0, [pc, #20]	@ (80014cc <MX_TIM3_Init+0x94>)
 80014b6:	f003 fe71 	bl	800519c <HAL_TIMEx_MasterConfigSynchronization>
 80014ba:	4603      	mov	r3, r0
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d001      	beq.n	80014c4 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 80014c0:	f000 f86e 	bl	80015a0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80014c4:	bf00      	nop
 80014c6:	3720      	adds	r7, #32
 80014c8:	46bd      	mov	sp, r7
 80014ca:	bd80      	pop	{r7, pc}
 80014cc:	20000484 	.word	0x20000484
 80014d0:	40000400 	.word	0x40000400

080014d4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80014d4:	b580      	push	{r7, lr}
 80014d6:	b084      	sub	sp, #16
 80014d8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80014da:	4b20      	ldr	r3, [pc, #128]	@ (800155c <MX_DMA_Init+0x88>)
 80014dc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80014de:	4a1f      	ldr	r2, [pc, #124]	@ (800155c <MX_DMA_Init+0x88>)
 80014e0:	f043 0304 	orr.w	r3, r3, #4
 80014e4:	6493      	str	r3, [r2, #72]	@ 0x48
 80014e6:	4b1d      	ldr	r3, [pc, #116]	@ (800155c <MX_DMA_Init+0x88>)
 80014e8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80014ea:	f003 0304 	and.w	r3, r3, #4
 80014ee:	60fb      	str	r3, [r7, #12]
 80014f0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80014f2:	4b1a      	ldr	r3, [pc, #104]	@ (800155c <MX_DMA_Init+0x88>)
 80014f4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80014f6:	4a19      	ldr	r2, [pc, #100]	@ (800155c <MX_DMA_Init+0x88>)
 80014f8:	f043 0301 	orr.w	r3, r3, #1
 80014fc:	6493      	str	r3, [r2, #72]	@ 0x48
 80014fe:	4b17      	ldr	r3, [pc, #92]	@ (800155c <MX_DMA_Init+0x88>)
 8001500:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001502:	f003 0301 	and.w	r3, r3, #1
 8001506:	60bb      	str	r3, [r7, #8]
 8001508:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_DMA2_CLK_ENABLE();
 800150a:	4b14      	ldr	r3, [pc, #80]	@ (800155c <MX_DMA_Init+0x88>)
 800150c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800150e:	4a13      	ldr	r2, [pc, #76]	@ (800155c <MX_DMA_Init+0x88>)
 8001510:	f043 0302 	orr.w	r3, r3, #2
 8001514:	6493      	str	r3, [r2, #72]	@ 0x48
 8001516:	4b11      	ldr	r3, [pc, #68]	@ (800155c <MX_DMA_Init+0x88>)
 8001518:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800151a:	f003 0302 	and.w	r3, r3, #2
 800151e:	607b      	str	r3, [r7, #4]
 8001520:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 8001522:	2200      	movs	r2, #0
 8001524:	2105      	movs	r1, #5
 8001526:	200b      	movs	r0, #11
 8001528:	f001 fcc9 	bl	8002ebe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800152c:	200b      	movs	r0, #11
 800152e:	f001 fce0 	bl	8002ef2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 5, 0);
 8001532:	2200      	movs	r2, #0
 8001534:	2105      	movs	r1, #5
 8001536:	200c      	movs	r0, #12
 8001538:	f001 fcc1 	bl	8002ebe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 800153c:	200c      	movs	r0, #12
 800153e:	f001 fcd8 	bl	8002ef2 <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel2_IRQn, 5, 0);
 8001542:	2200      	movs	r2, #0
 8001544:	2105      	movs	r1, #5
 8001546:	2039      	movs	r0, #57	@ 0x39
 8001548:	f001 fcb9 	bl	8002ebe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel2_IRQn);
 800154c:	2039      	movs	r0, #57	@ 0x39
 800154e:	f001 fcd0 	bl	8002ef2 <HAL_NVIC_EnableIRQ>

}
 8001552:	bf00      	nop
 8001554:	3710      	adds	r7, #16
 8001556:	46bd      	mov	sp, r7
 8001558:	bd80      	pop	{r7, pc}
 800155a:	bf00      	nop
 800155c:	40021000 	.word	0x40021000

08001560 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001560:	b480      	push	{r7}
 8001562:	b083      	sub	sp, #12
 8001564:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001566:	4b09      	ldr	r3, [pc, #36]	@ (800158c <MX_GPIO_Init+0x2c>)
 8001568:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800156a:	4a08      	ldr	r2, [pc, #32]	@ (800158c <MX_GPIO_Init+0x2c>)
 800156c:	f043 0301 	orr.w	r3, r3, #1
 8001570:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001572:	4b06      	ldr	r3, [pc, #24]	@ (800158c <MX_GPIO_Init+0x2c>)
 8001574:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001576:	f003 0301 	and.w	r3, r3, #1
 800157a:	607b      	str	r3, [r7, #4]
 800157c:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800157e:	bf00      	nop
 8001580:	370c      	adds	r7, #12
 8001582:	46bd      	mov	sp, r7
 8001584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001588:	4770      	bx	lr
 800158a:	bf00      	nop
 800158c:	40021000 	.word	0x40021000

08001590 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	b082      	sub	sp, #8
 8001594:	af00      	add	r7, sp, #0
 8001596:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001598:	2001      	movs	r0, #1
 800159a:	f006 f891 	bl	80076c0 <osDelay>
 800159e:	e7fb      	b.n	8001598 <StartDefaultTask+0x8>

080015a0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80015a0:	b480      	push	{r7}
 80015a2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80015a4:	b672      	cpsid	i
}
 80015a6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80015a8:	bf00      	nop
 80015aa:	e7fd      	b.n	80015a8 <Error_Handler+0x8>

080015ac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b082      	sub	sp, #8
 80015b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80015b2:	4b12      	ldr	r3, [pc, #72]	@ (80015fc <HAL_MspInit+0x50>)
 80015b4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80015b6:	4a11      	ldr	r2, [pc, #68]	@ (80015fc <HAL_MspInit+0x50>)
 80015b8:	f043 0301 	orr.w	r3, r3, #1
 80015bc:	6613      	str	r3, [r2, #96]	@ 0x60
 80015be:	4b0f      	ldr	r3, [pc, #60]	@ (80015fc <HAL_MspInit+0x50>)
 80015c0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80015c2:	f003 0301 	and.w	r3, r3, #1
 80015c6:	607b      	str	r3, [r7, #4]
 80015c8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80015ca:	4b0c      	ldr	r3, [pc, #48]	@ (80015fc <HAL_MspInit+0x50>)
 80015cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80015ce:	4a0b      	ldr	r2, [pc, #44]	@ (80015fc <HAL_MspInit+0x50>)
 80015d0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80015d4:	6593      	str	r3, [r2, #88]	@ 0x58
 80015d6:	4b09      	ldr	r3, [pc, #36]	@ (80015fc <HAL_MspInit+0x50>)
 80015d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80015da:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80015de:	603b      	str	r3, [r7, #0]
 80015e0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80015e2:	2200      	movs	r2, #0
 80015e4:	210f      	movs	r1, #15
 80015e6:	f06f 0001 	mvn.w	r0, #1
 80015ea:	f001 fc68 	bl	8002ebe <HAL_NVIC_SetPriority>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80015ee:	f002 fc1d 	bl	8003e2c <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80015f2:	bf00      	nop
 80015f4:	3708      	adds	r7, #8
 80015f6:	46bd      	mov	sp, r7
 80015f8:	bd80      	pop	{r7, pc}
 80015fa:	bf00      	nop
 80015fc:	40021000 	.word	0x40021000

08001600 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001600:	b580      	push	{r7, lr}
 8001602:	b09a      	sub	sp, #104	@ 0x68
 8001604:	af00      	add	r7, sp, #0
 8001606:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001608:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800160c:	2200      	movs	r2, #0
 800160e:	601a      	str	r2, [r3, #0]
 8001610:	605a      	str	r2, [r3, #4]
 8001612:	609a      	str	r2, [r3, #8]
 8001614:	60da      	str	r2, [r3, #12]
 8001616:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001618:	f107 0310 	add.w	r3, r7, #16
 800161c:	2244      	movs	r2, #68	@ 0x44
 800161e:	2100      	movs	r1, #0
 8001620:	4618      	mov	r0, r3
 8001622:	f008 ff36 	bl	800a492 <memset>
  if(hadc->Instance==ADC1)
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800162e:	d15f      	bne.n	80016f0 <HAL_ADC_MspInit+0xf0>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8001630:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001634:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8001636:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 800163a:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800163c:	f107 0310 	add.w	r3, r7, #16
 8001640:	4618      	mov	r0, r3
 8001642:	f003 f931 	bl	80048a8 <HAL_RCCEx_PeriphCLKConfig>
 8001646:	4603      	mov	r3, r0
 8001648:	2b00      	cmp	r3, #0
 800164a:	d001      	beq.n	8001650 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 800164c:	f7ff ffa8 	bl	80015a0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8001650:	4b29      	ldr	r3, [pc, #164]	@ (80016f8 <HAL_ADC_MspInit+0xf8>)
 8001652:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001654:	4a28      	ldr	r2, [pc, #160]	@ (80016f8 <HAL_ADC_MspInit+0xf8>)
 8001656:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800165a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800165c:	4b26      	ldr	r3, [pc, #152]	@ (80016f8 <HAL_ADC_MspInit+0xf8>)
 800165e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001660:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001664:	60fb      	str	r3, [r7, #12]
 8001666:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001668:	4b23      	ldr	r3, [pc, #140]	@ (80016f8 <HAL_ADC_MspInit+0xf8>)
 800166a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800166c:	4a22      	ldr	r2, [pc, #136]	@ (80016f8 <HAL_ADC_MspInit+0xf8>)
 800166e:	f043 0301 	orr.w	r3, r3, #1
 8001672:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001674:	4b20      	ldr	r3, [pc, #128]	@ (80016f8 <HAL_ADC_MspInit+0xf8>)
 8001676:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001678:	f003 0301 	and.w	r3, r3, #1
 800167c:	60bb      	str	r3, [r7, #8]
 800167e:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001680:	2301      	movs	r3, #1
 8001682:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001684:	2303      	movs	r3, #3
 8001686:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001688:	2300      	movs	r3, #0
 800168a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800168c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001690:	4619      	mov	r1, r3
 8001692:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001696:	f002 f953 	bl	8003940 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 800169a:	4b18      	ldr	r3, [pc, #96]	@ (80016fc <HAL_ADC_MspInit+0xfc>)
 800169c:	4a18      	ldr	r2, [pc, #96]	@ (8001700 <HAL_ADC_MspInit+0x100>)
 800169e:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 80016a0:	4b16      	ldr	r3, [pc, #88]	@ (80016fc <HAL_ADC_MspInit+0xfc>)
 80016a2:	2205      	movs	r2, #5
 80016a4:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80016a6:	4b15      	ldr	r3, [pc, #84]	@ (80016fc <HAL_ADC_MspInit+0xfc>)
 80016a8:	2200      	movs	r2, #0
 80016aa:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80016ac:	4b13      	ldr	r3, [pc, #76]	@ (80016fc <HAL_ADC_MspInit+0xfc>)
 80016ae:	2200      	movs	r2, #0
 80016b0:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80016b2:	4b12      	ldr	r3, [pc, #72]	@ (80016fc <HAL_ADC_MspInit+0xfc>)
 80016b4:	2280      	movs	r2, #128	@ 0x80
 80016b6:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80016b8:	4b10      	ldr	r3, [pc, #64]	@ (80016fc <HAL_ADC_MspInit+0xfc>)
 80016ba:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80016be:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80016c0:	4b0e      	ldr	r3, [pc, #56]	@ (80016fc <HAL_ADC_MspInit+0xfc>)
 80016c2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80016c6:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80016c8:	4b0c      	ldr	r3, [pc, #48]	@ (80016fc <HAL_ADC_MspInit+0xfc>)
 80016ca:	2220      	movs	r2, #32
 80016cc:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80016ce:	4b0b      	ldr	r3, [pc, #44]	@ (80016fc <HAL_ADC_MspInit+0xfc>)
 80016d0:	2200      	movs	r2, #0
 80016d2:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80016d4:	4809      	ldr	r0, [pc, #36]	@ (80016fc <HAL_ADC_MspInit+0xfc>)
 80016d6:	f001 fe01 	bl	80032dc <HAL_DMA_Init>
 80016da:	4603      	mov	r3, r0
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d001      	beq.n	80016e4 <HAL_ADC_MspInit+0xe4>
    {
      Error_Handler();
 80016e0:	f7ff ff5e 	bl	80015a0 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	4a05      	ldr	r2, [pc, #20]	@ (80016fc <HAL_ADC_MspInit+0xfc>)
 80016e8:	655a      	str	r2, [r3, #84]	@ 0x54
 80016ea:	4a04      	ldr	r2, [pc, #16]	@ (80016fc <HAL_ADC_MspInit+0xfc>)
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	6293      	str	r3, [r2, #40]	@ 0x28
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80016f0:	bf00      	nop
 80016f2:	3768      	adds	r7, #104	@ 0x68
 80016f4:	46bd      	mov	sp, r7
 80016f6:	bd80      	pop	{r7, pc}
 80016f8:	40021000 	.word	0x40021000
 80016fc:	20000260 	.word	0x20000260
 8001700:	40020008 	.word	0x40020008

08001704 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8001704:	b580      	push	{r7, lr}
 8001706:	b08a      	sub	sp, #40	@ 0x28
 8001708:	af00      	add	r7, sp, #0
 800170a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800170c:	f107 0314 	add.w	r3, r7, #20
 8001710:	2200      	movs	r2, #0
 8001712:	601a      	str	r2, [r3, #0]
 8001714:	605a      	str	r2, [r3, #4]
 8001716:	609a      	str	r2, [r3, #8]
 8001718:	60da      	str	r2, [r3, #12]
 800171a:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	4a2b      	ldr	r2, [pc, #172]	@ (80017d0 <HAL_DAC_MspInit+0xcc>)
 8001722:	4293      	cmp	r3, r2
 8001724:	d14f      	bne.n	80017c6 <HAL_DAC_MspInit+0xc2>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8001726:	4b2b      	ldr	r3, [pc, #172]	@ (80017d4 <HAL_DAC_MspInit+0xd0>)
 8001728:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800172a:	4a2a      	ldr	r2, [pc, #168]	@ (80017d4 <HAL_DAC_MspInit+0xd0>)
 800172c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001730:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001732:	4b28      	ldr	r3, [pc, #160]	@ (80017d4 <HAL_DAC_MspInit+0xd0>)
 8001734:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001736:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800173a:	613b      	str	r3, [r7, #16]
 800173c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800173e:	4b25      	ldr	r3, [pc, #148]	@ (80017d4 <HAL_DAC_MspInit+0xd0>)
 8001740:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001742:	4a24      	ldr	r2, [pc, #144]	@ (80017d4 <HAL_DAC_MspInit+0xd0>)
 8001744:	f043 0301 	orr.w	r3, r3, #1
 8001748:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800174a:	4b22      	ldr	r3, [pc, #136]	@ (80017d4 <HAL_DAC_MspInit+0xd0>)
 800174c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800174e:	f003 0301 	and.w	r3, r3, #1
 8001752:	60fb      	str	r3, [r7, #12]
 8001754:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001756:	2310      	movs	r3, #16
 8001758:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800175a:	2303      	movs	r3, #3
 800175c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800175e:	2300      	movs	r3, #0
 8001760:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001762:	f107 0314 	add.w	r3, r7, #20
 8001766:	4619      	mov	r1, r3
 8001768:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800176c:	f002 f8e8 	bl	8003940 <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC1_CH1 Init */
    hdma_dac1_ch1.Instance = DMA2_Channel2;
 8001770:	4b19      	ldr	r3, [pc, #100]	@ (80017d8 <HAL_DAC_MspInit+0xd4>)
 8001772:	4a1a      	ldr	r2, [pc, #104]	@ (80017dc <HAL_DAC_MspInit+0xd8>)
 8001774:	601a      	str	r2, [r3, #0]
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1_CHANNEL1;
 8001776:	4b18      	ldr	r3, [pc, #96]	@ (80017d8 <HAL_DAC_MspInit+0xd4>)
 8001778:	2206      	movs	r2, #6
 800177a:	605a      	str	r2, [r3, #4]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800177c:	4b16      	ldr	r3, [pc, #88]	@ (80017d8 <HAL_DAC_MspInit+0xd4>)
 800177e:	2210      	movs	r2, #16
 8001780:	609a      	str	r2, [r3, #8]
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001782:	4b15      	ldr	r3, [pc, #84]	@ (80017d8 <HAL_DAC_MspInit+0xd4>)
 8001784:	2200      	movs	r2, #0
 8001786:	60da      	str	r2, [r3, #12]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8001788:	4b13      	ldr	r3, [pc, #76]	@ (80017d8 <HAL_DAC_MspInit+0xd4>)
 800178a:	2280      	movs	r2, #128	@ 0x80
 800178c:	611a      	str	r2, [r3, #16]
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800178e:	4b12      	ldr	r3, [pc, #72]	@ (80017d8 <HAL_DAC_MspInit+0xd4>)
 8001790:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001794:	615a      	str	r2, [r3, #20]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001796:	4b10      	ldr	r3, [pc, #64]	@ (80017d8 <HAL_DAC_MspInit+0xd4>)
 8001798:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800179c:	619a      	str	r2, [r3, #24]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 800179e:	4b0e      	ldr	r3, [pc, #56]	@ (80017d8 <HAL_DAC_MspInit+0xd4>)
 80017a0:	2220      	movs	r2, #32
 80017a2:	61da      	str	r2, [r3, #28]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 80017a4:	4b0c      	ldr	r3, [pc, #48]	@ (80017d8 <HAL_DAC_MspInit+0xd4>)
 80017a6:	2200      	movs	r2, #0
 80017a8:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 80017aa:	480b      	ldr	r0, [pc, #44]	@ (80017d8 <HAL_DAC_MspInit+0xd4>)
 80017ac:	f001 fd96 	bl	80032dc <HAL_DMA_Init>
 80017b0:	4603      	mov	r3, r0
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d001      	beq.n	80017ba <HAL_DAC_MspInit+0xb6>
    {
      Error_Handler();
 80017b6:	f7ff fef3 	bl	80015a0 <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	4a06      	ldr	r2, [pc, #24]	@ (80017d8 <HAL_DAC_MspInit+0xd4>)
 80017be:	609a      	str	r2, [r3, #8]
 80017c0:	4a05      	ldr	r2, [pc, #20]	@ (80017d8 <HAL_DAC_MspInit+0xd4>)
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	6293      	str	r3, [r2, #40]	@ 0x28
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }

}
 80017c6:	bf00      	nop
 80017c8:	3728      	adds	r7, #40	@ 0x28
 80017ca:	46bd      	mov	sp, r7
 80017cc:	bd80      	pop	{r7, pc}
 80017ce:	bf00      	nop
 80017d0:	50000800 	.word	0x50000800
 80017d4:	40021000 	.word	0x40021000
 80017d8:	200002d4 	.word	0x200002d4
 80017dc:	4002041c 	.word	0x4002041c

080017e0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80017e0:	b580      	push	{r7, lr}
 80017e2:	b09a      	sub	sp, #104	@ 0x68
 80017e4:	af00      	add	r7, sp, #0
 80017e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017e8:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80017ec:	2200      	movs	r2, #0
 80017ee:	601a      	str	r2, [r3, #0]
 80017f0:	605a      	str	r2, [r3, #4]
 80017f2:	609a      	str	r2, [r3, #8]
 80017f4:	60da      	str	r2, [r3, #12]
 80017f6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80017f8:	f107 0310 	add.w	r3, r7, #16
 80017fc:	2244      	movs	r2, #68	@ 0x44
 80017fe:	2100      	movs	r1, #0
 8001800:	4618      	mov	r0, r3
 8001802:	f008 fe46 	bl	800a492 <memset>
  if(huart->Instance==LPUART1)
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	4a37      	ldr	r2, [pc, #220]	@ (80018e8 <HAL_UART_MspInit+0x108>)
 800180c:	4293      	cmp	r3, r2
 800180e:	d167      	bne.n	80018e0 <HAL_UART_MspInit+0x100>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8001810:	2320      	movs	r3, #32
 8001812:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8001814:	2300      	movs	r3, #0
 8001816:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001818:	f107 0310 	add.w	r3, r7, #16
 800181c:	4618      	mov	r0, r3
 800181e:	f003 f843 	bl	80048a8 <HAL_RCCEx_PeriphCLKConfig>
 8001822:	4603      	mov	r3, r0
 8001824:	2b00      	cmp	r3, #0
 8001826:	d001      	beq.n	800182c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001828:	f7ff feba 	bl	80015a0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 800182c:	4b2f      	ldr	r3, [pc, #188]	@ (80018ec <HAL_UART_MspInit+0x10c>)
 800182e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001830:	4a2e      	ldr	r2, [pc, #184]	@ (80018ec <HAL_UART_MspInit+0x10c>)
 8001832:	f043 0301 	orr.w	r3, r3, #1
 8001836:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8001838:	4b2c      	ldr	r3, [pc, #176]	@ (80018ec <HAL_UART_MspInit+0x10c>)
 800183a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800183c:	f003 0301 	and.w	r3, r3, #1
 8001840:	60fb      	str	r3, [r7, #12]
 8001842:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001844:	4b29      	ldr	r3, [pc, #164]	@ (80018ec <HAL_UART_MspInit+0x10c>)
 8001846:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001848:	4a28      	ldr	r2, [pc, #160]	@ (80018ec <HAL_UART_MspInit+0x10c>)
 800184a:	f043 0301 	orr.w	r3, r3, #1
 800184e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001850:	4b26      	ldr	r3, [pc, #152]	@ (80018ec <HAL_UART_MspInit+0x10c>)
 8001852:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001854:	f003 0301 	and.w	r3, r3, #1
 8001858:	60bb      	str	r3, [r7, #8]
 800185a:	68bb      	ldr	r3, [r7, #8]
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800185c:	230c      	movs	r3, #12
 800185e:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001860:	2302      	movs	r3, #2
 8001862:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001864:	2300      	movs	r3, #0
 8001866:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001868:	2300      	movs	r3, #0
 800186a:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 800186c:	230c      	movs	r3, #12
 800186e:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001870:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001874:	4619      	mov	r1, r3
 8001876:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800187a:	f002 f861 	bl	8003940 <HAL_GPIO_Init>

    /* LPUART1 DMA Init */
    /* LPUART1_TX Init */
    hdma_lpuart1_tx.Instance = DMA1_Channel2;
 800187e:	4b1c      	ldr	r3, [pc, #112]	@ (80018f0 <HAL_UART_MspInit+0x110>)
 8001880:	4a1c      	ldr	r2, [pc, #112]	@ (80018f4 <HAL_UART_MspInit+0x114>)
 8001882:	601a      	str	r2, [r3, #0]
    hdma_lpuart1_tx.Init.Request = DMA_REQUEST_LPUART1_TX;
 8001884:	4b1a      	ldr	r3, [pc, #104]	@ (80018f0 <HAL_UART_MspInit+0x110>)
 8001886:	2223      	movs	r2, #35	@ 0x23
 8001888:	605a      	str	r2, [r3, #4]
    hdma_lpuart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800188a:	4b19      	ldr	r3, [pc, #100]	@ (80018f0 <HAL_UART_MspInit+0x110>)
 800188c:	2210      	movs	r2, #16
 800188e:	609a      	str	r2, [r3, #8]
    hdma_lpuart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001890:	4b17      	ldr	r3, [pc, #92]	@ (80018f0 <HAL_UART_MspInit+0x110>)
 8001892:	2200      	movs	r2, #0
 8001894:	60da      	str	r2, [r3, #12]
    hdma_lpuart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001896:	4b16      	ldr	r3, [pc, #88]	@ (80018f0 <HAL_UART_MspInit+0x110>)
 8001898:	2280      	movs	r2, #128	@ 0x80
 800189a:	611a      	str	r2, [r3, #16]
    hdma_lpuart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800189c:	4b14      	ldr	r3, [pc, #80]	@ (80018f0 <HAL_UART_MspInit+0x110>)
 800189e:	2200      	movs	r2, #0
 80018a0:	615a      	str	r2, [r3, #20]
    hdma_lpuart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80018a2:	4b13      	ldr	r3, [pc, #76]	@ (80018f0 <HAL_UART_MspInit+0x110>)
 80018a4:	2200      	movs	r2, #0
 80018a6:	619a      	str	r2, [r3, #24]
    hdma_lpuart1_tx.Init.Mode = DMA_NORMAL;
 80018a8:	4b11      	ldr	r3, [pc, #68]	@ (80018f0 <HAL_UART_MspInit+0x110>)
 80018aa:	2200      	movs	r2, #0
 80018ac:	61da      	str	r2, [r3, #28]
    hdma_lpuart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80018ae:	4b10      	ldr	r3, [pc, #64]	@ (80018f0 <HAL_UART_MspInit+0x110>)
 80018b0:	2200      	movs	r2, #0
 80018b2:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_lpuart1_tx) != HAL_OK)
 80018b4:	480e      	ldr	r0, [pc, #56]	@ (80018f0 <HAL_UART_MspInit+0x110>)
 80018b6:	f001 fd11 	bl	80032dc <HAL_DMA_Init>
 80018ba:	4603      	mov	r3, r0
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d001      	beq.n	80018c4 <HAL_UART_MspInit+0xe4>
    {
      Error_Handler();
 80018c0:	f7ff fe6e 	bl	80015a0 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_lpuart1_tx);
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	4a0a      	ldr	r2, [pc, #40]	@ (80018f0 <HAL_UART_MspInit+0x110>)
 80018c8:	67da      	str	r2, [r3, #124]	@ 0x7c
 80018ca:	4a09      	ldr	r2, [pc, #36]	@ (80018f0 <HAL_UART_MspInit+0x110>)
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	6293      	str	r3, [r2, #40]	@ 0x28

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 5, 0);
 80018d0:	2200      	movs	r2, #0
 80018d2:	2105      	movs	r1, #5
 80018d4:	205b      	movs	r0, #91	@ 0x5b
 80018d6:	f001 faf2 	bl	8002ebe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 80018da:	205b      	movs	r0, #91	@ 0x5b
 80018dc:	f001 fb09 	bl	8002ef2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }

}
 80018e0:	bf00      	nop
 80018e2:	3768      	adds	r7, #104	@ 0x68
 80018e4:	46bd      	mov	sp, r7
 80018e6:	bd80      	pop	{r7, pc}
 80018e8:	40008000 	.word	0x40008000
 80018ec:	40021000 	.word	0x40021000
 80018f0:	200003d8 	.word	0x200003d8
 80018f4:	4002001c 	.word	0x4002001c

080018f8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80018f8:	b480      	push	{r7}
 80018fa:	b085      	sub	sp, #20
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001908:	d10c      	bne.n	8001924 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800190a:	4b12      	ldr	r3, [pc, #72]	@ (8001954 <HAL_TIM_Base_MspInit+0x5c>)
 800190c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800190e:	4a11      	ldr	r2, [pc, #68]	@ (8001954 <HAL_TIM_Base_MspInit+0x5c>)
 8001910:	f043 0301 	orr.w	r3, r3, #1
 8001914:	6593      	str	r3, [r2, #88]	@ 0x58
 8001916:	4b0f      	ldr	r3, [pc, #60]	@ (8001954 <HAL_TIM_Base_MspInit+0x5c>)
 8001918:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800191a:	f003 0301 	and.w	r3, r3, #1
 800191e:	60fb      	str	r3, [r7, #12]
 8001920:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001922:	e010      	b.n	8001946 <HAL_TIM_Base_MspInit+0x4e>
  else if(htim_base->Instance==TIM3)
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	4a0b      	ldr	r2, [pc, #44]	@ (8001958 <HAL_TIM_Base_MspInit+0x60>)
 800192a:	4293      	cmp	r3, r2
 800192c:	d10b      	bne.n	8001946 <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800192e:	4b09      	ldr	r3, [pc, #36]	@ (8001954 <HAL_TIM_Base_MspInit+0x5c>)
 8001930:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001932:	4a08      	ldr	r2, [pc, #32]	@ (8001954 <HAL_TIM_Base_MspInit+0x5c>)
 8001934:	f043 0302 	orr.w	r3, r3, #2
 8001938:	6593      	str	r3, [r2, #88]	@ 0x58
 800193a:	4b06      	ldr	r3, [pc, #24]	@ (8001954 <HAL_TIM_Base_MspInit+0x5c>)
 800193c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800193e:	f003 0302 	and.w	r3, r3, #2
 8001942:	60bb      	str	r3, [r7, #8]
 8001944:	68bb      	ldr	r3, [r7, #8]
}
 8001946:	bf00      	nop
 8001948:	3714      	adds	r7, #20
 800194a:	46bd      	mov	sp, r7
 800194c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001950:	4770      	bx	lr
 8001952:	bf00      	nop
 8001954:	40021000 	.word	0x40021000
 8001958:	40000400 	.word	0x40000400

0800195c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800195c:	b480      	push	{r7}
 800195e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001960:	bf00      	nop
 8001962:	e7fd      	b.n	8001960 <NMI_Handler+0x4>

08001964 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001964:	b480      	push	{r7}
 8001966:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001968:	bf00      	nop
 800196a:	e7fd      	b.n	8001968 <HardFault_Handler+0x4>

0800196c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800196c:	b480      	push	{r7}
 800196e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001970:	bf00      	nop
 8001972:	e7fd      	b.n	8001970 <MemManage_Handler+0x4>

08001974 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001974:	b480      	push	{r7}
 8001976:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001978:	bf00      	nop
 800197a:	e7fd      	b.n	8001978 <BusFault_Handler+0x4>

0800197c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800197c:	b480      	push	{r7}
 800197e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001980:	bf00      	nop
 8001982:	e7fd      	b.n	8001980 <UsageFault_Handler+0x4>

08001984 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001984:	b480      	push	{r7}
 8001986:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001988:	bf00      	nop
 800198a:	46bd      	mov	sp, r7
 800198c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001990:	4770      	bx	lr

08001992 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001992:	b580      	push	{r7, lr}
 8001994:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001996:	f000 f985 	bl	8001ca4 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 800199a:	f007 f9b3 	bl	8008d04 <xTaskGetSchedulerState>
 800199e:	4603      	mov	r3, r0
 80019a0:	2b01      	cmp	r3, #1
 80019a2:	d001      	beq.n	80019a8 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 80019a4:	f007 fd98 	bl	80094d8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80019a8:	bf00      	nop
 80019aa:	bd80      	pop	{r7, pc}

080019ac <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80019b0:	4802      	ldr	r0, [pc, #8]	@ (80019bc <DMA1_Channel1_IRQHandler+0x10>)
 80019b2:	f001 fe76 	bl	80036a2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80019b6:	bf00      	nop
 80019b8:	bd80      	pop	{r7, pc}
 80019ba:	bf00      	nop
 80019bc:	20000260 	.word	0x20000260

080019c0 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 80019c0:	b580      	push	{r7, lr}
 80019c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_lpuart1_tx);
 80019c4:	4802      	ldr	r0, [pc, #8]	@ (80019d0 <DMA1_Channel2_IRQHandler+0x10>)
 80019c6:	f001 fe6c 	bl	80036a2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 80019ca:	bf00      	nop
 80019cc:	bd80      	pop	{r7, pc}
 80019ce:	bf00      	nop
 80019d0:	200003d8 	.word	0x200003d8

080019d4 <DMA2_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA2 channel2 global interrupt.
  */
void DMA2_Channel2_IRQHandler(void)
{
 80019d4:	b580      	push	{r7, lr}
 80019d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel2_IRQn 0 */

  /* USER CODE END DMA2_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 80019d8:	4802      	ldr	r0, [pc, #8]	@ (80019e4 <DMA2_Channel2_IRQHandler+0x10>)
 80019da:	f001 fe62 	bl	80036a2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel2_IRQn 1 */

  /* USER CODE END DMA2_Channel2_IRQn 1 */
}
 80019de:	bf00      	nop
 80019e0:	bd80      	pop	{r7, pc}
 80019e2:	bf00      	nop
 80019e4:	200002d4 	.word	0x200002d4

080019e8 <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt.
  */
void LPUART1_IRQHandler(void)
{
 80019e8:	b580      	push	{r7, lr}
 80019ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 80019ec:	4802      	ldr	r0, [pc, #8]	@ (80019f8 <LPUART1_IRQHandler+0x10>)
 80019ee:	f003 fd73 	bl	80054d8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 80019f2:	bf00      	nop
 80019f4:	bd80      	pop	{r7, pc}
 80019f6:	bf00      	nop
 80019f8:	20000344 	.word	0x20000344

080019fc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80019fc:	b480      	push	{r7}
 80019fe:	af00      	add	r7, sp, #0
  return 1;
 8001a00:	2301      	movs	r3, #1
}
 8001a02:	4618      	mov	r0, r3
 8001a04:	46bd      	mov	sp, r7
 8001a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a0a:	4770      	bx	lr

08001a0c <_kill>:

int _kill(int pid, int sig)
{
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	b082      	sub	sp, #8
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	6078      	str	r0, [r7, #4]
 8001a14:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001a16:	f008 fde5 	bl	800a5e4 <__errno>
 8001a1a:	4603      	mov	r3, r0
 8001a1c:	2216      	movs	r2, #22
 8001a1e:	601a      	str	r2, [r3, #0]
  return -1;
 8001a20:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a24:	4618      	mov	r0, r3
 8001a26:	3708      	adds	r7, #8
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	bd80      	pop	{r7, pc}

08001a2c <_exit>:

void _exit (int status)
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	b082      	sub	sp, #8
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001a34:	f04f 31ff 	mov.w	r1, #4294967295
 8001a38:	6878      	ldr	r0, [r7, #4]
 8001a3a:	f7ff ffe7 	bl	8001a0c <_kill>
  while (1) {}    /* Make sure we hang here */
 8001a3e:	bf00      	nop
 8001a40:	e7fd      	b.n	8001a3e <_exit+0x12>

08001a42 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001a42:	b580      	push	{r7, lr}
 8001a44:	b086      	sub	sp, #24
 8001a46:	af00      	add	r7, sp, #0
 8001a48:	60f8      	str	r0, [r7, #12]
 8001a4a:	60b9      	str	r1, [r7, #8]
 8001a4c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a4e:	2300      	movs	r3, #0
 8001a50:	617b      	str	r3, [r7, #20]
 8001a52:	e00a      	b.n	8001a6a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001a54:	f3af 8000 	nop.w
 8001a58:	4601      	mov	r1, r0
 8001a5a:	68bb      	ldr	r3, [r7, #8]
 8001a5c:	1c5a      	adds	r2, r3, #1
 8001a5e:	60ba      	str	r2, [r7, #8]
 8001a60:	b2ca      	uxtb	r2, r1
 8001a62:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a64:	697b      	ldr	r3, [r7, #20]
 8001a66:	3301      	adds	r3, #1
 8001a68:	617b      	str	r3, [r7, #20]
 8001a6a:	697a      	ldr	r2, [r7, #20]
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	429a      	cmp	r2, r3
 8001a70:	dbf0      	blt.n	8001a54 <_read+0x12>
  }

  return len;
 8001a72:	687b      	ldr	r3, [r7, #4]
}
 8001a74:	4618      	mov	r0, r3
 8001a76:	3718      	adds	r7, #24
 8001a78:	46bd      	mov	sp, r7
 8001a7a:	bd80      	pop	{r7, pc}

08001a7c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	b086      	sub	sp, #24
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	60f8      	str	r0, [r7, #12]
 8001a84:	60b9      	str	r1, [r7, #8]
 8001a86:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a88:	2300      	movs	r3, #0
 8001a8a:	617b      	str	r3, [r7, #20]
 8001a8c:	e009      	b.n	8001aa2 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001a8e:	68bb      	ldr	r3, [r7, #8]
 8001a90:	1c5a      	adds	r2, r3, #1
 8001a92:	60ba      	str	r2, [r7, #8]
 8001a94:	781b      	ldrb	r3, [r3, #0]
 8001a96:	4618      	mov	r0, r3
 8001a98:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a9c:	697b      	ldr	r3, [r7, #20]
 8001a9e:	3301      	adds	r3, #1
 8001aa0:	617b      	str	r3, [r7, #20]
 8001aa2:	697a      	ldr	r2, [r7, #20]
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	429a      	cmp	r2, r3
 8001aa8:	dbf1      	blt.n	8001a8e <_write+0x12>
  }
  return len;
 8001aaa:	687b      	ldr	r3, [r7, #4]
}
 8001aac:	4618      	mov	r0, r3
 8001aae:	3718      	adds	r7, #24
 8001ab0:	46bd      	mov	sp, r7
 8001ab2:	bd80      	pop	{r7, pc}

08001ab4 <_close>:

int _close(int file)
{
 8001ab4:	b480      	push	{r7}
 8001ab6:	b083      	sub	sp, #12
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001abc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ac0:	4618      	mov	r0, r3
 8001ac2:	370c      	adds	r7, #12
 8001ac4:	46bd      	mov	sp, r7
 8001ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aca:	4770      	bx	lr

08001acc <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001acc:	b480      	push	{r7}
 8001ace:	b083      	sub	sp, #12
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	6078      	str	r0, [r7, #4]
 8001ad4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001ad6:	683b      	ldr	r3, [r7, #0]
 8001ad8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001adc:	605a      	str	r2, [r3, #4]
  return 0;
 8001ade:	2300      	movs	r3, #0
}
 8001ae0:	4618      	mov	r0, r3
 8001ae2:	370c      	adds	r7, #12
 8001ae4:	46bd      	mov	sp, r7
 8001ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aea:	4770      	bx	lr

08001aec <_isatty>:

int _isatty(int file)
{
 8001aec:	b480      	push	{r7}
 8001aee:	b083      	sub	sp, #12
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001af4:	2301      	movs	r3, #1
}
 8001af6:	4618      	mov	r0, r3
 8001af8:	370c      	adds	r7, #12
 8001afa:	46bd      	mov	sp, r7
 8001afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b00:	4770      	bx	lr

08001b02 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001b02:	b480      	push	{r7}
 8001b04:	b085      	sub	sp, #20
 8001b06:	af00      	add	r7, sp, #0
 8001b08:	60f8      	str	r0, [r7, #12]
 8001b0a:	60b9      	str	r1, [r7, #8]
 8001b0c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001b0e:	2300      	movs	r3, #0
}
 8001b10:	4618      	mov	r0, r3
 8001b12:	3714      	adds	r7, #20
 8001b14:	46bd      	mov	sp, r7
 8001b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b1a:	4770      	bx	lr

08001b1c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	b086      	sub	sp, #24
 8001b20:	af00      	add	r7, sp, #0
 8001b22:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b24:	4a14      	ldr	r2, [pc, #80]	@ (8001b78 <_sbrk+0x5c>)
 8001b26:	4b15      	ldr	r3, [pc, #84]	@ (8001b7c <_sbrk+0x60>)
 8001b28:	1ad3      	subs	r3, r2, r3
 8001b2a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b2c:	697b      	ldr	r3, [r7, #20]
 8001b2e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b30:	4b13      	ldr	r3, [pc, #76]	@ (8001b80 <_sbrk+0x64>)
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d102      	bne.n	8001b3e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b38:	4b11      	ldr	r3, [pc, #68]	@ (8001b80 <_sbrk+0x64>)
 8001b3a:	4a12      	ldr	r2, [pc, #72]	@ (8001b84 <_sbrk+0x68>)
 8001b3c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b3e:	4b10      	ldr	r3, [pc, #64]	@ (8001b80 <_sbrk+0x64>)
 8001b40:	681a      	ldr	r2, [r3, #0]
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	4413      	add	r3, r2
 8001b46:	693a      	ldr	r2, [r7, #16]
 8001b48:	429a      	cmp	r2, r3
 8001b4a:	d207      	bcs.n	8001b5c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001b4c:	f008 fd4a 	bl	800a5e4 <__errno>
 8001b50:	4603      	mov	r3, r0
 8001b52:	220c      	movs	r2, #12
 8001b54:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001b56:	f04f 33ff 	mov.w	r3, #4294967295
 8001b5a:	e009      	b.n	8001b70 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001b5c:	4b08      	ldr	r3, [pc, #32]	@ (8001b80 <_sbrk+0x64>)
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001b62:	4b07      	ldr	r3, [pc, #28]	@ (8001b80 <_sbrk+0x64>)
 8001b64:	681a      	ldr	r2, [r3, #0]
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	4413      	add	r3, r2
 8001b6a:	4a05      	ldr	r2, [pc, #20]	@ (8001b80 <_sbrk+0x64>)
 8001b6c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001b6e:	68fb      	ldr	r3, [r7, #12]
}
 8001b70:	4618      	mov	r0, r3
 8001b72:	3718      	adds	r7, #24
 8001b74:	46bd      	mov	sp, r7
 8001b76:	bd80      	pop	{r7, pc}
 8001b78:	20008000 	.word	0x20008000
 8001b7c:	00000400 	.word	0x00000400
 8001b80:	200004e0 	.word	0x200004e0
 8001b84:	20004788 	.word	0x20004788

08001b88 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001b88:	b480      	push	{r7}
 8001b8a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001b8c:	4b06      	ldr	r3, [pc, #24]	@ (8001ba8 <SystemInit+0x20>)
 8001b8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001b92:	4a05      	ldr	r2, [pc, #20]	@ (8001ba8 <SystemInit+0x20>)
 8001b94:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001b98:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001b9c:	bf00      	nop
 8001b9e:	46bd      	mov	sp, r7
 8001ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba4:	4770      	bx	lr
 8001ba6:	bf00      	nop
 8001ba8:	e000ed00 	.word	0xe000ed00

08001bac <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001bac:	480d      	ldr	r0, [pc, #52]	@ (8001be4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001bae:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8001bb0:	f7ff ffea 	bl	8001b88 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001bb4:	480c      	ldr	r0, [pc, #48]	@ (8001be8 <LoopForever+0x6>)
  ldr r1, =_edata
 8001bb6:	490d      	ldr	r1, [pc, #52]	@ (8001bec <LoopForever+0xa>)
  ldr r2, =_sidata
 8001bb8:	4a0d      	ldr	r2, [pc, #52]	@ (8001bf0 <LoopForever+0xe>)
  movs r3, #0
 8001bba:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001bbc:	e002      	b.n	8001bc4 <LoopCopyDataInit>

08001bbe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001bbe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001bc0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001bc2:	3304      	adds	r3, #4

08001bc4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001bc4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001bc6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001bc8:	d3f9      	bcc.n	8001bbe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001bca:	4a0a      	ldr	r2, [pc, #40]	@ (8001bf4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001bcc:	4c0a      	ldr	r4, [pc, #40]	@ (8001bf8 <LoopForever+0x16>)
  movs r3, #0
 8001bce:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001bd0:	e001      	b.n	8001bd6 <LoopFillZerobss>

08001bd2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001bd2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001bd4:	3204      	adds	r2, #4

08001bd6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001bd6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001bd8:	d3fb      	bcc.n	8001bd2 <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8001bda:	f008 fd09 	bl	800a5f0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001bde:	f7ff fa23 	bl	8001028 <main>

08001be2 <LoopForever>:

LoopForever:
    b LoopForever
 8001be2:	e7fe      	b.n	8001be2 <LoopForever>
  ldr   r0, =_estack
 8001be4:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8001be8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001bec:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8001bf0:	0800c790 	.word	0x0800c790
  ldr r2, =_sbss
 8001bf4:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8001bf8:	20004788 	.word	0x20004788

08001bfc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001bfc:	e7fe      	b.n	8001bfc <ADC1_2_IRQHandler>

08001bfe <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001bfe:	b580      	push	{r7, lr}
 8001c00:	b082      	sub	sp, #8
 8001c02:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001c04:	2300      	movs	r3, #0
 8001c06:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c08:	2003      	movs	r0, #3
 8001c0a:	f001 f94d 	bl	8002ea8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001c0e:	200f      	movs	r0, #15
 8001c10:	f000 f80e 	bl	8001c30 <HAL_InitTick>
 8001c14:	4603      	mov	r3, r0
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d002      	beq.n	8001c20 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001c1a:	2301      	movs	r3, #1
 8001c1c:	71fb      	strb	r3, [r7, #7]
 8001c1e:	e001      	b.n	8001c24 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001c20:	f7ff fcc4 	bl	80015ac <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001c24:	79fb      	ldrb	r3, [r7, #7]

}
 8001c26:	4618      	mov	r0, r3
 8001c28:	3708      	adds	r7, #8
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	bd80      	pop	{r7, pc}
	...

08001c30 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c30:	b580      	push	{r7, lr}
 8001c32:	b084      	sub	sp, #16
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001c38:	2300      	movs	r3, #0
 8001c3a:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001c3c:	4b16      	ldr	r3, [pc, #88]	@ (8001c98 <HAL_InitTick+0x68>)
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d022      	beq.n	8001c8a <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001c44:	4b15      	ldr	r3, [pc, #84]	@ (8001c9c <HAL_InitTick+0x6c>)
 8001c46:	681a      	ldr	r2, [r3, #0]
 8001c48:	4b13      	ldr	r3, [pc, #76]	@ (8001c98 <HAL_InitTick+0x68>)
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001c50:	fbb1 f3f3 	udiv	r3, r1, r3
 8001c54:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c58:	4618      	mov	r0, r3
 8001c5a:	f001 f958 	bl	8002f0e <HAL_SYSTICK_Config>
 8001c5e:	4603      	mov	r3, r0
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d10f      	bne.n	8001c84 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	2b0f      	cmp	r3, #15
 8001c68:	d809      	bhi.n	8001c7e <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c6a:	2200      	movs	r2, #0
 8001c6c:	6879      	ldr	r1, [r7, #4]
 8001c6e:	f04f 30ff 	mov.w	r0, #4294967295
 8001c72:	f001 f924 	bl	8002ebe <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001c76:	4a0a      	ldr	r2, [pc, #40]	@ (8001ca0 <HAL_InitTick+0x70>)
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	6013      	str	r3, [r2, #0]
 8001c7c:	e007      	b.n	8001c8e <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8001c7e:	2301      	movs	r3, #1
 8001c80:	73fb      	strb	r3, [r7, #15]
 8001c82:	e004      	b.n	8001c8e <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001c84:	2301      	movs	r3, #1
 8001c86:	73fb      	strb	r3, [r7, #15]
 8001c88:	e001      	b.n	8001c8e <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001c8a:	2301      	movs	r3, #1
 8001c8c:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001c8e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c90:	4618      	mov	r0, r3
 8001c92:	3710      	adds	r7, #16
 8001c94:	46bd      	mov	sp, r7
 8001c96:	bd80      	pop	{r7, pc}
 8001c98:	20000008 	.word	0x20000008
 8001c9c:	20000000 	.word	0x20000000
 8001ca0:	20000004 	.word	0x20000004

08001ca4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ca4:	b480      	push	{r7}
 8001ca6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001ca8:	4b05      	ldr	r3, [pc, #20]	@ (8001cc0 <HAL_IncTick+0x1c>)
 8001caa:	681a      	ldr	r2, [r3, #0]
 8001cac:	4b05      	ldr	r3, [pc, #20]	@ (8001cc4 <HAL_IncTick+0x20>)
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	4413      	add	r3, r2
 8001cb2:	4a03      	ldr	r2, [pc, #12]	@ (8001cc0 <HAL_IncTick+0x1c>)
 8001cb4:	6013      	str	r3, [r2, #0]
}
 8001cb6:	bf00      	nop
 8001cb8:	46bd      	mov	sp, r7
 8001cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cbe:	4770      	bx	lr
 8001cc0:	200004e4 	.word	0x200004e4
 8001cc4:	20000008 	.word	0x20000008

08001cc8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001cc8:	b480      	push	{r7}
 8001cca:	af00      	add	r7, sp, #0
  return uwTick;
 8001ccc:	4b03      	ldr	r3, [pc, #12]	@ (8001cdc <HAL_GetTick+0x14>)
 8001cce:	681b      	ldr	r3, [r3, #0]
}
 8001cd0:	4618      	mov	r0, r3
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd8:	4770      	bx	lr
 8001cda:	bf00      	nop
 8001cdc:	200004e4 	.word	0x200004e4

08001ce0 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001ce0:	b480      	push	{r7}
 8001ce2:	b083      	sub	sp, #12
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	6078      	str	r0, [r7, #4]
 8001ce8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	689b      	ldr	r3, [r3, #8]
 8001cee:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8001cf2:	683b      	ldr	r3, [r7, #0]
 8001cf4:	431a      	orrs	r2, r3
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	609a      	str	r2, [r3, #8]
}
 8001cfa:	bf00      	nop
 8001cfc:	370c      	adds	r7, #12
 8001cfe:	46bd      	mov	sp, r7
 8001d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d04:	4770      	bx	lr

08001d06 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001d06:	b480      	push	{r7}
 8001d08:	b083      	sub	sp, #12
 8001d0a:	af00      	add	r7, sp, #0
 8001d0c:	6078      	str	r0, [r7, #4]
 8001d0e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	689b      	ldr	r3, [r3, #8]
 8001d14:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8001d18:	683b      	ldr	r3, [r7, #0]
 8001d1a:	431a      	orrs	r2, r3
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	609a      	str	r2, [r3, #8]
}
 8001d20:	bf00      	nop
 8001d22:	370c      	adds	r7, #12
 8001d24:	46bd      	mov	sp, r7
 8001d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2a:	4770      	bx	lr

08001d2c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001d2c:	b480      	push	{r7}
 8001d2e:	b083      	sub	sp, #12
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	689b      	ldr	r3, [r3, #8]
 8001d38:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8001d3c:	4618      	mov	r0, r3
 8001d3e:	370c      	adds	r7, #12
 8001d40:	46bd      	mov	sp, r7
 8001d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d46:	4770      	bx	lr

08001d48 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001d48:	b480      	push	{r7}
 8001d4a:	b087      	sub	sp, #28
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	60f8      	str	r0, [r7, #12]
 8001d50:	60b9      	str	r1, [r7, #8]
 8001d52:	607a      	str	r2, [r7, #4]
 8001d54:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001d56:	68fb      	ldr	r3, [r7, #12]
 8001d58:	3360      	adds	r3, #96	@ 0x60
 8001d5a:	461a      	mov	r2, r3
 8001d5c:	68bb      	ldr	r3, [r7, #8]
 8001d5e:	009b      	lsls	r3, r3, #2
 8001d60:	4413      	add	r3, r2
 8001d62:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001d64:	697b      	ldr	r3, [r7, #20]
 8001d66:	681a      	ldr	r2, [r3, #0]
 8001d68:	4b08      	ldr	r3, [pc, #32]	@ (8001d8c <LL_ADC_SetOffset+0x44>)
 8001d6a:	4013      	ands	r3, r2
 8001d6c:	687a      	ldr	r2, [r7, #4]
 8001d6e:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8001d72:	683a      	ldr	r2, [r7, #0]
 8001d74:	430a      	orrs	r2, r1
 8001d76:	4313      	orrs	r3, r2
 8001d78:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8001d7c:	697b      	ldr	r3, [r7, #20]
 8001d7e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001d80:	bf00      	nop
 8001d82:	371c      	adds	r7, #28
 8001d84:	46bd      	mov	sp, r7
 8001d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d8a:	4770      	bx	lr
 8001d8c:	03fff000 	.word	0x03fff000

08001d90 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001d90:	b480      	push	{r7}
 8001d92:	b085      	sub	sp, #20
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	6078      	str	r0, [r7, #4]
 8001d98:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	3360      	adds	r3, #96	@ 0x60
 8001d9e:	461a      	mov	r2, r3
 8001da0:	683b      	ldr	r3, [r7, #0]
 8001da2:	009b      	lsls	r3, r3, #2
 8001da4:	4413      	add	r3, r2
 8001da6:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8001db0:	4618      	mov	r0, r3
 8001db2:	3714      	adds	r7, #20
 8001db4:	46bd      	mov	sp, r7
 8001db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dba:	4770      	bx	lr

08001dbc <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001dbc:	b480      	push	{r7}
 8001dbe:	b087      	sub	sp, #28
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	60f8      	str	r0, [r7, #12]
 8001dc4:	60b9      	str	r1, [r7, #8]
 8001dc6:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	3360      	adds	r3, #96	@ 0x60
 8001dcc:	461a      	mov	r2, r3
 8001dce:	68bb      	ldr	r3, [r7, #8]
 8001dd0:	009b      	lsls	r3, r3, #2
 8001dd2:	4413      	add	r3, r2
 8001dd4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001dd6:	697b      	ldr	r3, [r7, #20]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	431a      	orrs	r2, r3
 8001de2:	697b      	ldr	r3, [r7, #20]
 8001de4:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8001de6:	bf00      	nop
 8001de8:	371c      	adds	r7, #28
 8001dea:	46bd      	mov	sp, r7
 8001dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df0:	4770      	bx	lr

08001df2 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8001df2:	b480      	push	{r7}
 8001df4:	b087      	sub	sp, #28
 8001df6:	af00      	add	r7, sp, #0
 8001df8:	60f8      	str	r0, [r7, #12]
 8001dfa:	60b9      	str	r1, [r7, #8]
 8001dfc:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001dfe:	68fb      	ldr	r3, [r7, #12]
 8001e00:	3360      	adds	r3, #96	@ 0x60
 8001e02:	461a      	mov	r2, r3
 8001e04:	68bb      	ldr	r3, [r7, #8]
 8001e06:	009b      	lsls	r3, r3, #2
 8001e08:	4413      	add	r3, r2
 8001e0a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001e0c:	697b      	ldr	r3, [r7, #20]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	431a      	orrs	r2, r3
 8001e18:	697b      	ldr	r3, [r7, #20]
 8001e1a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8001e1c:	bf00      	nop
 8001e1e:	371c      	adds	r7, #28
 8001e20:	46bd      	mov	sp, r7
 8001e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e26:	4770      	bx	lr

08001e28 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8001e28:	b480      	push	{r7}
 8001e2a:	b087      	sub	sp, #28
 8001e2c:	af00      	add	r7, sp, #0
 8001e2e:	60f8      	str	r0, [r7, #12]
 8001e30:	60b9      	str	r1, [r7, #8]
 8001e32:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	3360      	adds	r3, #96	@ 0x60
 8001e38:	461a      	mov	r2, r3
 8001e3a:	68bb      	ldr	r3, [r7, #8]
 8001e3c:	009b      	lsls	r3, r3, #2
 8001e3e:	4413      	add	r3, r2
 8001e40:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001e42:	697b      	ldr	r3, [r7, #20]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	431a      	orrs	r2, r3
 8001e4e:	697b      	ldr	r3, [r7, #20]
 8001e50:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8001e52:	bf00      	nop
 8001e54:	371c      	adds	r7, #28
 8001e56:	46bd      	mov	sp, r7
 8001e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e5c:	4770      	bx	lr

08001e5e <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8001e5e:	b480      	push	{r7}
 8001e60:	b083      	sub	sp, #12
 8001e62:	af00      	add	r7, sp, #0
 8001e64:	6078      	str	r0, [r7, #4]
 8001e66:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	695b      	ldr	r3, [r3, #20]
 8001e6c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001e70:	683b      	ldr	r3, [r7, #0]
 8001e72:	431a      	orrs	r2, r3
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	615a      	str	r2, [r3, #20]
}
 8001e78:	bf00      	nop
 8001e7a:	370c      	adds	r7, #12
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e82:	4770      	bx	lr

08001e84 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001e84:	b480      	push	{r7}
 8001e86:	b087      	sub	sp, #28
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	60f8      	str	r0, [r7, #12]
 8001e8c:	60b9      	str	r1, [r7, #8]
 8001e8e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	3330      	adds	r3, #48	@ 0x30
 8001e94:	461a      	mov	r2, r3
 8001e96:	68bb      	ldr	r3, [r7, #8]
 8001e98:	0a1b      	lsrs	r3, r3, #8
 8001e9a:	009b      	lsls	r3, r3, #2
 8001e9c:	f003 030c 	and.w	r3, r3, #12
 8001ea0:	4413      	add	r3, r2
 8001ea2:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001ea4:	697b      	ldr	r3, [r7, #20]
 8001ea6:	681a      	ldr	r2, [r3, #0]
 8001ea8:	68bb      	ldr	r3, [r7, #8]
 8001eaa:	f003 031f 	and.w	r3, r3, #31
 8001eae:	211f      	movs	r1, #31
 8001eb0:	fa01 f303 	lsl.w	r3, r1, r3
 8001eb4:	43db      	mvns	r3, r3
 8001eb6:	401a      	ands	r2, r3
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	0e9b      	lsrs	r3, r3, #26
 8001ebc:	f003 011f 	and.w	r1, r3, #31
 8001ec0:	68bb      	ldr	r3, [r7, #8]
 8001ec2:	f003 031f 	and.w	r3, r3, #31
 8001ec6:	fa01 f303 	lsl.w	r3, r1, r3
 8001eca:	431a      	orrs	r2, r3
 8001ecc:	697b      	ldr	r3, [r7, #20]
 8001ece:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001ed0:	bf00      	nop
 8001ed2:	371c      	adds	r7, #28
 8001ed4:	46bd      	mov	sp, r7
 8001ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eda:	4770      	bx	lr

08001edc <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001edc:	b480      	push	{r7}
 8001ede:	b087      	sub	sp, #28
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	60f8      	str	r0, [r7, #12]
 8001ee4:	60b9      	str	r1, [r7, #8]
 8001ee6:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	3314      	adds	r3, #20
 8001eec:	461a      	mov	r2, r3
 8001eee:	68bb      	ldr	r3, [r7, #8]
 8001ef0:	0e5b      	lsrs	r3, r3, #25
 8001ef2:	009b      	lsls	r3, r3, #2
 8001ef4:	f003 0304 	and.w	r3, r3, #4
 8001ef8:	4413      	add	r3, r2
 8001efa:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001efc:	697b      	ldr	r3, [r7, #20]
 8001efe:	681a      	ldr	r2, [r3, #0]
 8001f00:	68bb      	ldr	r3, [r7, #8]
 8001f02:	0d1b      	lsrs	r3, r3, #20
 8001f04:	f003 031f 	and.w	r3, r3, #31
 8001f08:	2107      	movs	r1, #7
 8001f0a:	fa01 f303 	lsl.w	r3, r1, r3
 8001f0e:	43db      	mvns	r3, r3
 8001f10:	401a      	ands	r2, r3
 8001f12:	68bb      	ldr	r3, [r7, #8]
 8001f14:	0d1b      	lsrs	r3, r3, #20
 8001f16:	f003 031f 	and.w	r3, r3, #31
 8001f1a:	6879      	ldr	r1, [r7, #4]
 8001f1c:	fa01 f303 	lsl.w	r3, r1, r3
 8001f20:	431a      	orrs	r2, r3
 8001f22:	697b      	ldr	r3, [r7, #20]
 8001f24:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001f26:	bf00      	nop
 8001f28:	371c      	adds	r7, #28
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f30:	4770      	bx	lr
	...

08001f34 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001f34:	b480      	push	{r7}
 8001f36:	b085      	sub	sp, #20
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	60f8      	str	r0, [r7, #12]
 8001f3c:	60b9      	str	r1, [r7, #8]
 8001f3e:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8001f46:	68bb      	ldr	r3, [r7, #8]
 8001f48:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001f4c:	43db      	mvns	r3, r3
 8001f4e:	401a      	ands	r2, r3
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	f003 0318 	and.w	r3, r3, #24
 8001f56:	4908      	ldr	r1, [pc, #32]	@ (8001f78 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001f58:	40d9      	lsrs	r1, r3
 8001f5a:	68bb      	ldr	r3, [r7, #8]
 8001f5c:	400b      	ands	r3, r1
 8001f5e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001f62:	431a      	orrs	r2, r3
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8001f6a:	bf00      	nop
 8001f6c:	3714      	adds	r7, #20
 8001f6e:	46bd      	mov	sp, r7
 8001f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f74:	4770      	bx	lr
 8001f76:	bf00      	nop
 8001f78:	0007ffff 	.word	0x0007ffff

08001f7c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001f7c:	b480      	push	{r7}
 8001f7e:	b083      	sub	sp, #12
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	689b      	ldr	r3, [r3, #8]
 8001f88:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8001f8c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001f90:	687a      	ldr	r2, [r7, #4]
 8001f92:	6093      	str	r3, [r2, #8]
}
 8001f94:	bf00      	nop
 8001f96:	370c      	adds	r7, #12
 8001f98:	46bd      	mov	sp, r7
 8001f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f9e:	4770      	bx	lr

08001fa0 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8001fa0:	b480      	push	{r7}
 8001fa2:	b083      	sub	sp, #12
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	689b      	ldr	r3, [r3, #8]
 8001fac:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001fb0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001fb4:	d101      	bne.n	8001fba <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001fb6:	2301      	movs	r3, #1
 8001fb8:	e000      	b.n	8001fbc <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8001fba:	2300      	movs	r3, #0
}
 8001fbc:	4618      	mov	r0, r3
 8001fbe:	370c      	adds	r7, #12
 8001fc0:	46bd      	mov	sp, r7
 8001fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc6:	4770      	bx	lr

08001fc8 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001fc8:	b480      	push	{r7}
 8001fca:	b083      	sub	sp, #12
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	689b      	ldr	r3, [r3, #8]
 8001fd4:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8001fd8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001fdc:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001fe4:	bf00      	nop
 8001fe6:	370c      	adds	r7, #12
 8001fe8:	46bd      	mov	sp, r7
 8001fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fee:	4770      	bx	lr

08001ff0 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001ff0:	b480      	push	{r7}
 8001ff2:	b083      	sub	sp, #12
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	689b      	ldr	r3, [r3, #8]
 8001ffc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002000:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002004:	d101      	bne.n	800200a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002006:	2301      	movs	r3, #1
 8002008:	e000      	b.n	800200c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800200a:	2300      	movs	r3, #0
}
 800200c:	4618      	mov	r0, r3
 800200e:	370c      	adds	r7, #12
 8002010:	46bd      	mov	sp, r7
 8002012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002016:	4770      	bx	lr

08002018 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002018:	b480      	push	{r7}
 800201a:	b083      	sub	sp, #12
 800201c:	af00      	add	r7, sp, #0
 800201e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	689b      	ldr	r3, [r3, #8]
 8002024:	f003 0301 	and.w	r3, r3, #1
 8002028:	2b01      	cmp	r3, #1
 800202a:	d101      	bne.n	8002030 <LL_ADC_IsEnabled+0x18>
 800202c:	2301      	movs	r3, #1
 800202e:	e000      	b.n	8002032 <LL_ADC_IsEnabled+0x1a>
 8002030:	2300      	movs	r3, #0
}
 8002032:	4618      	mov	r0, r3
 8002034:	370c      	adds	r7, #12
 8002036:	46bd      	mov	sp, r7
 8002038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800203c:	4770      	bx	lr

0800203e <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800203e:	b480      	push	{r7}
 8002040:	b083      	sub	sp, #12
 8002042:	af00      	add	r7, sp, #0
 8002044:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	689b      	ldr	r3, [r3, #8]
 800204a:	f003 0304 	and.w	r3, r3, #4
 800204e:	2b04      	cmp	r3, #4
 8002050:	d101      	bne.n	8002056 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002052:	2301      	movs	r3, #1
 8002054:	e000      	b.n	8002058 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002056:	2300      	movs	r3, #0
}
 8002058:	4618      	mov	r0, r3
 800205a:	370c      	adds	r7, #12
 800205c:	46bd      	mov	sp, r7
 800205e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002062:	4770      	bx	lr

08002064 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002064:	b480      	push	{r7}
 8002066:	b083      	sub	sp, #12
 8002068:	af00      	add	r7, sp, #0
 800206a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	689b      	ldr	r3, [r3, #8]
 8002070:	f003 0308 	and.w	r3, r3, #8
 8002074:	2b08      	cmp	r3, #8
 8002076:	d101      	bne.n	800207c <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002078:	2301      	movs	r3, #1
 800207a:	e000      	b.n	800207e <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800207c:	2300      	movs	r3, #0
}
 800207e:	4618      	mov	r0, r3
 8002080:	370c      	adds	r7, #12
 8002082:	46bd      	mov	sp, r7
 8002084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002088:	4770      	bx	lr
	...

0800208c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800208c:	b590      	push	{r4, r7, lr}
 800208e:	b089      	sub	sp, #36	@ 0x24
 8002090:	af00      	add	r7, sp, #0
 8002092:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002094:	2300      	movs	r3, #0
 8002096:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8002098:	2300      	movs	r3, #0
 800209a:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d101      	bne.n	80020a6 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80020a2:	2301      	movs	r3, #1
 80020a4:	e167      	b.n	8002376 <HAL_ADC_Init+0x2ea>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	695b      	ldr	r3, [r3, #20]
 80020aa:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d109      	bne.n	80020c8 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80020b4:	6878      	ldr	r0, [r7, #4]
 80020b6:	f7ff faa3 	bl	8001600 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	2200      	movs	r2, #0
 80020be:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	2200      	movs	r2, #0
 80020c4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	4618      	mov	r0, r3
 80020ce:	f7ff ff67 	bl	8001fa0 <LL_ADC_IsDeepPowerDownEnabled>
 80020d2:	4603      	mov	r3, r0
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d004      	beq.n	80020e2 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	4618      	mov	r0, r3
 80020de:	f7ff ff4d 	bl	8001f7c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	4618      	mov	r0, r3
 80020e8:	f7ff ff82 	bl	8001ff0 <LL_ADC_IsInternalRegulatorEnabled>
 80020ec:	4603      	mov	r3, r0
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d115      	bne.n	800211e <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	4618      	mov	r0, r3
 80020f8:	f7ff ff66 	bl	8001fc8 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80020fc:	4ba0      	ldr	r3, [pc, #640]	@ (8002380 <HAL_ADC_Init+0x2f4>)
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	099b      	lsrs	r3, r3, #6
 8002102:	4aa0      	ldr	r2, [pc, #640]	@ (8002384 <HAL_ADC_Init+0x2f8>)
 8002104:	fba2 2303 	umull	r2, r3, r2, r3
 8002108:	099b      	lsrs	r3, r3, #6
 800210a:	3301      	adds	r3, #1
 800210c:	005b      	lsls	r3, r3, #1
 800210e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002110:	e002      	b.n	8002118 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	3b01      	subs	r3, #1
 8002116:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	2b00      	cmp	r3, #0
 800211c:	d1f9      	bne.n	8002112 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	4618      	mov	r0, r3
 8002124:	f7ff ff64 	bl	8001ff0 <LL_ADC_IsInternalRegulatorEnabled>
 8002128:	4603      	mov	r3, r0
 800212a:	2b00      	cmp	r3, #0
 800212c:	d10d      	bne.n	800214a <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002132:	f043 0210 	orr.w	r2, r3, #16
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800213e:	f043 0201 	orr.w	r2, r3, #1
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8002146:	2301      	movs	r3, #1
 8002148:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	4618      	mov	r0, r3
 8002150:	f7ff ff75 	bl	800203e <LL_ADC_REG_IsConversionOngoing>
 8002154:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800215a:	f003 0310 	and.w	r3, r3, #16
 800215e:	2b00      	cmp	r3, #0
 8002160:	f040 8100 	bne.w	8002364 <HAL_ADC_Init+0x2d8>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8002164:	697b      	ldr	r3, [r7, #20]
 8002166:	2b00      	cmp	r3, #0
 8002168:	f040 80fc 	bne.w	8002364 <HAL_ADC_Init+0x2d8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002170:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8002174:	f043 0202 	orr.w	r2, r3, #2
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	4618      	mov	r0, r3
 8002182:	f7ff ff49 	bl	8002018 <LL_ADC_IsEnabled>
 8002186:	4603      	mov	r3, r0
 8002188:	2b00      	cmp	r3, #0
 800218a:	d111      	bne.n	80021b0 <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800218c:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8002190:	f7ff ff42 	bl	8002018 <LL_ADC_IsEnabled>
 8002194:	4604      	mov	r4, r0
 8002196:	487c      	ldr	r0, [pc, #496]	@ (8002388 <HAL_ADC_Init+0x2fc>)
 8002198:	f7ff ff3e 	bl	8002018 <LL_ADC_IsEnabled>
 800219c:	4603      	mov	r3, r0
 800219e:	4323      	orrs	r3, r4
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d105      	bne.n	80021b0 <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	685b      	ldr	r3, [r3, #4]
 80021a8:	4619      	mov	r1, r3
 80021aa:	4878      	ldr	r0, [pc, #480]	@ (800238c <HAL_ADC_Init+0x300>)
 80021ac:	f7ff fd98 	bl	8001ce0 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	7f5b      	ldrb	r3, [r3, #29]
 80021b4:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80021ba:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 80021c0:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 80021c6:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80021ce:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80021d0:	4313      	orrs	r3, r2
 80021d2:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80021da:	2b01      	cmp	r3, #1
 80021dc:	d106      	bne.n	80021ec <HAL_ADC_Init+0x160>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021e2:	3b01      	subs	r3, #1
 80021e4:	045b      	lsls	r3, r3, #17
 80021e6:	69ba      	ldr	r2, [r7, #24]
 80021e8:	4313      	orrs	r3, r2
 80021ea:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d009      	beq.n	8002208 <HAL_ADC_Init+0x17c>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021f8:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002200:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002202:	69ba      	ldr	r2, [r7, #24]
 8002204:	4313      	orrs	r3, r2
 8002206:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	68da      	ldr	r2, [r3, #12]
 800220e:	4b60      	ldr	r3, [pc, #384]	@ (8002390 <HAL_ADC_Init+0x304>)
 8002210:	4013      	ands	r3, r2
 8002212:	687a      	ldr	r2, [r7, #4]
 8002214:	6812      	ldr	r2, [r2, #0]
 8002216:	69b9      	ldr	r1, [r7, #24]
 8002218:	430b      	orrs	r3, r1
 800221a:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	691b      	ldr	r3, [r3, #16]
 8002222:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	430a      	orrs	r2, r1
 8002230:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	4618      	mov	r0, r3
 8002238:	f7ff ff14 	bl	8002064 <LL_ADC_INJ_IsConversionOngoing>
 800223c:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800223e:	697b      	ldr	r3, [r7, #20]
 8002240:	2b00      	cmp	r3, #0
 8002242:	d16d      	bne.n	8002320 <HAL_ADC_Init+0x294>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002244:	693b      	ldr	r3, [r7, #16]
 8002246:	2b00      	cmp	r3, #0
 8002248:	d16a      	bne.n	8002320 <HAL_ADC_Init+0x294>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800224e:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002256:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002258:	4313      	orrs	r3, r2
 800225a:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	68db      	ldr	r3, [r3, #12]
 8002262:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002266:	f023 0302 	bic.w	r3, r3, #2
 800226a:	687a      	ldr	r2, [r7, #4]
 800226c:	6812      	ldr	r2, [r2, #0]
 800226e:	69b9      	ldr	r1, [r7, #24]
 8002270:	430b      	orrs	r3, r1
 8002272:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	691b      	ldr	r3, [r3, #16]
 8002278:	2b00      	cmp	r3, #0
 800227a:	d017      	beq.n	80022ac <HAL_ADC_Init+0x220>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	691a      	ldr	r2, [r3, #16]
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800228a:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002294:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002298:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800229c:	687a      	ldr	r2, [r7, #4]
 800229e:	6911      	ldr	r1, [r2, #16]
 80022a0:	687a      	ldr	r2, [r7, #4]
 80022a2:	6812      	ldr	r2, [r2, #0]
 80022a4:	430b      	orrs	r3, r1
 80022a6:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 80022aa:	e013      	b.n	80022d4 <HAL_ADC_Init+0x248>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	691a      	ldr	r2, [r3, #16]
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80022ba:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80022c4:	687a      	ldr	r2, [r7, #4]
 80022c6:	6812      	ldr	r2, [r2, #0]
 80022c8:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80022cc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80022d0:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80022da:	2b01      	cmp	r3, #1
 80022dc:	d118      	bne.n	8002310 <HAL_ADC_Init+0x284>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	691b      	ldr	r3, [r3, #16]
 80022e4:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80022e8:	f023 0304 	bic.w	r3, r3, #4
 80022ec:	687a      	ldr	r2, [r7, #4]
 80022ee:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 80022f0:	687a      	ldr	r2, [r7, #4]
 80022f2:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80022f4:	4311      	orrs	r1, r2
 80022f6:	687a      	ldr	r2, [r7, #4]
 80022f8:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80022fa:	4311      	orrs	r1, r2
 80022fc:	687a      	ldr	r2, [r7, #4]
 80022fe:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002300:	430a      	orrs	r2, r1
 8002302:	431a      	orrs	r2, r3
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	f042 0201 	orr.w	r2, r2, #1
 800230c:	611a      	str	r2, [r3, #16]
 800230e:	e007      	b.n	8002320 <HAL_ADC_Init+0x294>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	691a      	ldr	r2, [r3, #16]
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	f022 0201 	bic.w	r2, r2, #1
 800231e:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	695b      	ldr	r3, [r3, #20]
 8002324:	2b01      	cmp	r3, #1
 8002326:	d10c      	bne.n	8002342 <HAL_ADC_Init+0x2b6>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800232e:	f023 010f 	bic.w	r1, r3, #15
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	6a1b      	ldr	r3, [r3, #32]
 8002336:	1e5a      	subs	r2, r3, #1
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	430a      	orrs	r2, r1
 800233e:	631a      	str	r2, [r3, #48]	@ 0x30
 8002340:	e007      	b.n	8002352 <HAL_ADC_Init+0x2c6>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	f022 020f 	bic.w	r2, r2, #15
 8002350:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002356:	f023 0303 	bic.w	r3, r3, #3
 800235a:	f043 0201 	orr.w	r2, r3, #1
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002362:	e007      	b.n	8002374 <HAL_ADC_Init+0x2e8>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002368:	f043 0210 	orr.w	r2, r3, #16
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8002370:	2301      	movs	r3, #1
 8002372:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002374:	7ffb      	ldrb	r3, [r7, #31]
}
 8002376:	4618      	mov	r0, r3
 8002378:	3724      	adds	r7, #36	@ 0x24
 800237a:	46bd      	mov	sp, r7
 800237c:	bd90      	pop	{r4, r7, pc}
 800237e:	bf00      	nop
 8002380:	20000000 	.word	0x20000000
 8002384:	053e2d63 	.word	0x053e2d63
 8002388:	50000100 	.word	0x50000100
 800238c:	50000300 	.word	0x50000300
 8002390:	fff04007 	.word	0xfff04007

08002394 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8002394:	b580      	push	{r7, lr}
 8002396:	b0b6      	sub	sp, #216	@ 0xd8
 8002398:	af00      	add	r7, sp, #0
 800239a:	6078      	str	r0, [r7, #4]
 800239c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800239e:	2300      	movs	r3, #0
 80023a0:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80023a4:	2300      	movs	r3, #0
 80023a6:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80023ae:	2b01      	cmp	r3, #1
 80023b0:	d101      	bne.n	80023b6 <HAL_ADC_ConfigChannel+0x22>
 80023b2:	2302      	movs	r3, #2
 80023b4:	e3c8      	b.n	8002b48 <HAL_ADC_ConfigChannel+0x7b4>
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	2201      	movs	r2, #1
 80023ba:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	4618      	mov	r0, r3
 80023c4:	f7ff fe3b 	bl	800203e <LL_ADC_REG_IsConversionOngoing>
 80023c8:	4603      	mov	r3, r0
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	f040 83ad 	bne.w	8002b2a <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	6818      	ldr	r0, [r3, #0]
 80023d4:	683b      	ldr	r3, [r7, #0]
 80023d6:	6859      	ldr	r1, [r3, #4]
 80023d8:	683b      	ldr	r3, [r7, #0]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	461a      	mov	r2, r3
 80023de:	f7ff fd51 	bl	8001e84 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	4618      	mov	r0, r3
 80023e8:	f7ff fe29 	bl	800203e <LL_ADC_REG_IsConversionOngoing>
 80023ec:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	4618      	mov	r0, r3
 80023f6:	f7ff fe35 	bl	8002064 <LL_ADC_INJ_IsConversionOngoing>
 80023fa:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80023fe:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8002402:	2b00      	cmp	r3, #0
 8002404:	f040 81d9 	bne.w	80027ba <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002408:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800240c:	2b00      	cmp	r3, #0
 800240e:	f040 81d4 	bne.w	80027ba <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8002412:	683b      	ldr	r3, [r7, #0]
 8002414:	689b      	ldr	r3, [r3, #8]
 8002416:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800241a:	d10f      	bne.n	800243c <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	6818      	ldr	r0, [r3, #0]
 8002420:	683b      	ldr	r3, [r7, #0]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	2200      	movs	r2, #0
 8002426:	4619      	mov	r1, r3
 8002428:	f7ff fd58 	bl	8001edc <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8002434:	4618      	mov	r0, r3
 8002436:	f7ff fd12 	bl	8001e5e <LL_ADC_SetSamplingTimeCommonConfig>
 800243a:	e00e      	b.n	800245a <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	6818      	ldr	r0, [r3, #0]
 8002440:	683b      	ldr	r3, [r7, #0]
 8002442:	6819      	ldr	r1, [r3, #0]
 8002444:	683b      	ldr	r3, [r7, #0]
 8002446:	689b      	ldr	r3, [r3, #8]
 8002448:	461a      	mov	r2, r3
 800244a:	f7ff fd47 	bl	8001edc <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	2100      	movs	r1, #0
 8002454:	4618      	mov	r0, r3
 8002456:	f7ff fd02 	bl	8001e5e <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 800245a:	683b      	ldr	r3, [r7, #0]
 800245c:	695a      	ldr	r2, [r3, #20]
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	68db      	ldr	r3, [r3, #12]
 8002464:	08db      	lsrs	r3, r3, #3
 8002466:	f003 0303 	and.w	r3, r3, #3
 800246a:	005b      	lsls	r3, r3, #1
 800246c:	fa02 f303 	lsl.w	r3, r2, r3
 8002470:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002474:	683b      	ldr	r3, [r7, #0]
 8002476:	691b      	ldr	r3, [r3, #16]
 8002478:	2b04      	cmp	r3, #4
 800247a:	d022      	beq.n	80024c2 <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	6818      	ldr	r0, [r3, #0]
 8002480:	683b      	ldr	r3, [r7, #0]
 8002482:	6919      	ldr	r1, [r3, #16]
 8002484:	683b      	ldr	r3, [r7, #0]
 8002486:	681a      	ldr	r2, [r3, #0]
 8002488:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800248c:	f7ff fc5c 	bl	8001d48 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	6818      	ldr	r0, [r3, #0]
 8002494:	683b      	ldr	r3, [r7, #0]
 8002496:	6919      	ldr	r1, [r3, #16]
 8002498:	683b      	ldr	r3, [r7, #0]
 800249a:	699b      	ldr	r3, [r3, #24]
 800249c:	461a      	mov	r2, r3
 800249e:	f7ff fca8 	bl	8001df2 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	6818      	ldr	r0, [r3, #0]
 80024a6:	683b      	ldr	r3, [r7, #0]
 80024a8:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 80024aa:	683b      	ldr	r3, [r7, #0]
 80024ac:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 80024ae:	2b01      	cmp	r3, #1
 80024b0:	d102      	bne.n	80024b8 <HAL_ADC_ConfigChannel+0x124>
 80024b2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80024b6:	e000      	b.n	80024ba <HAL_ADC_ConfigChannel+0x126>
 80024b8:	2300      	movs	r3, #0
 80024ba:	461a      	mov	r2, r3
 80024bc:	f7ff fcb4 	bl	8001e28 <LL_ADC_SetOffsetSaturation>
 80024c0:	e17b      	b.n	80027ba <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	2100      	movs	r1, #0
 80024c8:	4618      	mov	r0, r3
 80024ca:	f7ff fc61 	bl	8001d90 <LL_ADC_GetOffsetChannel>
 80024ce:	4603      	mov	r3, r0
 80024d0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d10a      	bne.n	80024ee <HAL_ADC_ConfigChannel+0x15a>
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	2100      	movs	r1, #0
 80024de:	4618      	mov	r0, r3
 80024e0:	f7ff fc56 	bl	8001d90 <LL_ADC_GetOffsetChannel>
 80024e4:	4603      	mov	r3, r0
 80024e6:	0e9b      	lsrs	r3, r3, #26
 80024e8:	f003 021f 	and.w	r2, r3, #31
 80024ec:	e01e      	b.n	800252c <HAL_ADC_ConfigChannel+0x198>
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	2100      	movs	r1, #0
 80024f4:	4618      	mov	r0, r3
 80024f6:	f7ff fc4b 	bl	8001d90 <LL_ADC_GetOffsetChannel>
 80024fa:	4603      	mov	r3, r0
 80024fc:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002500:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002504:	fa93 f3a3 	rbit	r3, r3
 8002508:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800250c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002510:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002514:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002518:	2b00      	cmp	r3, #0
 800251a:	d101      	bne.n	8002520 <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 800251c:	2320      	movs	r3, #32
 800251e:	e004      	b.n	800252a <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 8002520:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002524:	fab3 f383 	clz	r3, r3
 8002528:	b2db      	uxtb	r3, r3
 800252a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800252c:	683b      	ldr	r3, [r7, #0]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002534:	2b00      	cmp	r3, #0
 8002536:	d105      	bne.n	8002544 <HAL_ADC_ConfigChannel+0x1b0>
 8002538:	683b      	ldr	r3, [r7, #0]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	0e9b      	lsrs	r3, r3, #26
 800253e:	f003 031f 	and.w	r3, r3, #31
 8002542:	e018      	b.n	8002576 <HAL_ADC_ConfigChannel+0x1e2>
 8002544:	683b      	ldr	r3, [r7, #0]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800254c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002550:	fa93 f3a3 	rbit	r3, r3
 8002554:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8002558:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800255c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8002560:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002564:	2b00      	cmp	r3, #0
 8002566:	d101      	bne.n	800256c <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 8002568:	2320      	movs	r3, #32
 800256a:	e004      	b.n	8002576 <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 800256c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002570:	fab3 f383 	clz	r3, r3
 8002574:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002576:	429a      	cmp	r2, r3
 8002578:	d106      	bne.n	8002588 <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	2200      	movs	r2, #0
 8002580:	2100      	movs	r1, #0
 8002582:	4618      	mov	r0, r3
 8002584:	f7ff fc1a 	bl	8001dbc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	2101      	movs	r1, #1
 800258e:	4618      	mov	r0, r3
 8002590:	f7ff fbfe 	bl	8001d90 <LL_ADC_GetOffsetChannel>
 8002594:	4603      	mov	r3, r0
 8002596:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800259a:	2b00      	cmp	r3, #0
 800259c:	d10a      	bne.n	80025b4 <HAL_ADC_ConfigChannel+0x220>
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	2101      	movs	r1, #1
 80025a4:	4618      	mov	r0, r3
 80025a6:	f7ff fbf3 	bl	8001d90 <LL_ADC_GetOffsetChannel>
 80025aa:	4603      	mov	r3, r0
 80025ac:	0e9b      	lsrs	r3, r3, #26
 80025ae:	f003 021f 	and.w	r2, r3, #31
 80025b2:	e01e      	b.n	80025f2 <HAL_ADC_ConfigChannel+0x25e>
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	2101      	movs	r1, #1
 80025ba:	4618      	mov	r0, r3
 80025bc:	f7ff fbe8 	bl	8001d90 <LL_ADC_GetOffsetChannel>
 80025c0:	4603      	mov	r3, r0
 80025c2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025c6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80025ca:	fa93 f3a3 	rbit	r3, r3
 80025ce:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 80025d2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80025d6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 80025da:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d101      	bne.n	80025e6 <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 80025e2:	2320      	movs	r3, #32
 80025e4:	e004      	b.n	80025f0 <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 80025e6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80025ea:	fab3 f383 	clz	r3, r3
 80025ee:	b2db      	uxtb	r3, r3
 80025f0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80025f2:	683b      	ldr	r3, [r7, #0]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d105      	bne.n	800260a <HAL_ADC_ConfigChannel+0x276>
 80025fe:	683b      	ldr	r3, [r7, #0]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	0e9b      	lsrs	r3, r3, #26
 8002604:	f003 031f 	and.w	r3, r3, #31
 8002608:	e018      	b.n	800263c <HAL_ADC_ConfigChannel+0x2a8>
 800260a:	683b      	ldr	r3, [r7, #0]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002612:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002616:	fa93 f3a3 	rbit	r3, r3
 800261a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 800261e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002622:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8002626:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800262a:	2b00      	cmp	r3, #0
 800262c:	d101      	bne.n	8002632 <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 800262e:	2320      	movs	r3, #32
 8002630:	e004      	b.n	800263c <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 8002632:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002636:	fab3 f383 	clz	r3, r3
 800263a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800263c:	429a      	cmp	r2, r3
 800263e:	d106      	bne.n	800264e <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	2200      	movs	r2, #0
 8002646:	2101      	movs	r1, #1
 8002648:	4618      	mov	r0, r3
 800264a:	f7ff fbb7 	bl	8001dbc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	2102      	movs	r1, #2
 8002654:	4618      	mov	r0, r3
 8002656:	f7ff fb9b 	bl	8001d90 <LL_ADC_GetOffsetChannel>
 800265a:	4603      	mov	r3, r0
 800265c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002660:	2b00      	cmp	r3, #0
 8002662:	d10a      	bne.n	800267a <HAL_ADC_ConfigChannel+0x2e6>
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	2102      	movs	r1, #2
 800266a:	4618      	mov	r0, r3
 800266c:	f7ff fb90 	bl	8001d90 <LL_ADC_GetOffsetChannel>
 8002670:	4603      	mov	r3, r0
 8002672:	0e9b      	lsrs	r3, r3, #26
 8002674:	f003 021f 	and.w	r2, r3, #31
 8002678:	e01e      	b.n	80026b8 <HAL_ADC_ConfigChannel+0x324>
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	2102      	movs	r1, #2
 8002680:	4618      	mov	r0, r3
 8002682:	f7ff fb85 	bl	8001d90 <LL_ADC_GetOffsetChannel>
 8002686:	4603      	mov	r3, r0
 8002688:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800268c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002690:	fa93 f3a3 	rbit	r3, r3
 8002694:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8002698:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800269c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 80026a0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d101      	bne.n	80026ac <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 80026a8:	2320      	movs	r3, #32
 80026aa:	e004      	b.n	80026b6 <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 80026ac:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80026b0:	fab3 f383 	clz	r3, r3
 80026b4:	b2db      	uxtb	r3, r3
 80026b6:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80026b8:	683b      	ldr	r3, [r7, #0]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d105      	bne.n	80026d0 <HAL_ADC_ConfigChannel+0x33c>
 80026c4:	683b      	ldr	r3, [r7, #0]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	0e9b      	lsrs	r3, r3, #26
 80026ca:	f003 031f 	and.w	r3, r3, #31
 80026ce:	e016      	b.n	80026fe <HAL_ADC_ConfigChannel+0x36a>
 80026d0:	683b      	ldr	r3, [r7, #0]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026d8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80026dc:	fa93 f3a3 	rbit	r3, r3
 80026e0:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 80026e2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80026e4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 80026e8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d101      	bne.n	80026f4 <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 80026f0:	2320      	movs	r3, #32
 80026f2:	e004      	b.n	80026fe <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 80026f4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80026f8:	fab3 f383 	clz	r3, r3
 80026fc:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80026fe:	429a      	cmp	r2, r3
 8002700:	d106      	bne.n	8002710 <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	2200      	movs	r2, #0
 8002708:	2102      	movs	r1, #2
 800270a:	4618      	mov	r0, r3
 800270c:	f7ff fb56 	bl	8001dbc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	2103      	movs	r1, #3
 8002716:	4618      	mov	r0, r3
 8002718:	f7ff fb3a 	bl	8001d90 <LL_ADC_GetOffsetChannel>
 800271c:	4603      	mov	r3, r0
 800271e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002722:	2b00      	cmp	r3, #0
 8002724:	d10a      	bne.n	800273c <HAL_ADC_ConfigChannel+0x3a8>
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	2103      	movs	r1, #3
 800272c:	4618      	mov	r0, r3
 800272e:	f7ff fb2f 	bl	8001d90 <LL_ADC_GetOffsetChannel>
 8002732:	4603      	mov	r3, r0
 8002734:	0e9b      	lsrs	r3, r3, #26
 8002736:	f003 021f 	and.w	r2, r3, #31
 800273a:	e017      	b.n	800276c <HAL_ADC_ConfigChannel+0x3d8>
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	2103      	movs	r1, #3
 8002742:	4618      	mov	r0, r3
 8002744:	f7ff fb24 	bl	8001d90 <LL_ADC_GetOffsetChannel>
 8002748:	4603      	mov	r3, r0
 800274a:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800274c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800274e:	fa93 f3a3 	rbit	r3, r3
 8002752:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8002754:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002756:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8002758:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800275a:	2b00      	cmp	r3, #0
 800275c:	d101      	bne.n	8002762 <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 800275e:	2320      	movs	r3, #32
 8002760:	e003      	b.n	800276a <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 8002762:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002764:	fab3 f383 	clz	r3, r3
 8002768:	b2db      	uxtb	r3, r3
 800276a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800276c:	683b      	ldr	r3, [r7, #0]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002774:	2b00      	cmp	r3, #0
 8002776:	d105      	bne.n	8002784 <HAL_ADC_ConfigChannel+0x3f0>
 8002778:	683b      	ldr	r3, [r7, #0]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	0e9b      	lsrs	r3, r3, #26
 800277e:	f003 031f 	and.w	r3, r3, #31
 8002782:	e011      	b.n	80027a8 <HAL_ADC_ConfigChannel+0x414>
 8002784:	683b      	ldr	r3, [r7, #0]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800278a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800278c:	fa93 f3a3 	rbit	r3, r3
 8002790:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8002792:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002794:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8002796:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002798:	2b00      	cmp	r3, #0
 800279a:	d101      	bne.n	80027a0 <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 800279c:	2320      	movs	r3, #32
 800279e:	e003      	b.n	80027a8 <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 80027a0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80027a2:	fab3 f383 	clz	r3, r3
 80027a6:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80027a8:	429a      	cmp	r2, r3
 80027aa:	d106      	bne.n	80027ba <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	2200      	movs	r2, #0
 80027b2:	2103      	movs	r1, #3
 80027b4:	4618      	mov	r0, r3
 80027b6:	f7ff fb01 	bl	8001dbc <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	4618      	mov	r0, r3
 80027c0:	f7ff fc2a 	bl	8002018 <LL_ADC_IsEnabled>
 80027c4:	4603      	mov	r3, r0
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	f040 8140 	bne.w	8002a4c <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	6818      	ldr	r0, [r3, #0]
 80027d0:	683b      	ldr	r3, [r7, #0]
 80027d2:	6819      	ldr	r1, [r3, #0]
 80027d4:	683b      	ldr	r3, [r7, #0]
 80027d6:	68db      	ldr	r3, [r3, #12]
 80027d8:	461a      	mov	r2, r3
 80027da:	f7ff fbab 	bl	8001f34 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80027de:	683b      	ldr	r3, [r7, #0]
 80027e0:	68db      	ldr	r3, [r3, #12]
 80027e2:	4a8f      	ldr	r2, [pc, #572]	@ (8002a20 <HAL_ADC_ConfigChannel+0x68c>)
 80027e4:	4293      	cmp	r3, r2
 80027e6:	f040 8131 	bne.w	8002a4c <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80027ee:	683b      	ldr	r3, [r7, #0]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d10b      	bne.n	8002812 <HAL_ADC_ConfigChannel+0x47e>
 80027fa:	683b      	ldr	r3, [r7, #0]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	0e9b      	lsrs	r3, r3, #26
 8002800:	3301      	adds	r3, #1
 8002802:	f003 031f 	and.w	r3, r3, #31
 8002806:	2b09      	cmp	r3, #9
 8002808:	bf94      	ite	ls
 800280a:	2301      	movls	r3, #1
 800280c:	2300      	movhi	r3, #0
 800280e:	b2db      	uxtb	r3, r3
 8002810:	e019      	b.n	8002846 <HAL_ADC_ConfigChannel+0x4b2>
 8002812:	683b      	ldr	r3, [r7, #0]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002818:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800281a:	fa93 f3a3 	rbit	r3, r3
 800281e:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8002820:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002822:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8002824:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002826:	2b00      	cmp	r3, #0
 8002828:	d101      	bne.n	800282e <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 800282a:	2320      	movs	r3, #32
 800282c:	e003      	b.n	8002836 <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 800282e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002830:	fab3 f383 	clz	r3, r3
 8002834:	b2db      	uxtb	r3, r3
 8002836:	3301      	adds	r3, #1
 8002838:	f003 031f 	and.w	r3, r3, #31
 800283c:	2b09      	cmp	r3, #9
 800283e:	bf94      	ite	ls
 8002840:	2301      	movls	r3, #1
 8002842:	2300      	movhi	r3, #0
 8002844:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002846:	2b00      	cmp	r3, #0
 8002848:	d079      	beq.n	800293e <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800284a:	683b      	ldr	r3, [r7, #0]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002852:	2b00      	cmp	r3, #0
 8002854:	d107      	bne.n	8002866 <HAL_ADC_ConfigChannel+0x4d2>
 8002856:	683b      	ldr	r3, [r7, #0]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	0e9b      	lsrs	r3, r3, #26
 800285c:	3301      	adds	r3, #1
 800285e:	069b      	lsls	r3, r3, #26
 8002860:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002864:	e015      	b.n	8002892 <HAL_ADC_ConfigChannel+0x4fe>
 8002866:	683b      	ldr	r3, [r7, #0]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800286c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800286e:	fa93 f3a3 	rbit	r3, r3
 8002872:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8002874:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002876:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8002878:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800287a:	2b00      	cmp	r3, #0
 800287c:	d101      	bne.n	8002882 <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 800287e:	2320      	movs	r3, #32
 8002880:	e003      	b.n	800288a <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 8002882:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002884:	fab3 f383 	clz	r3, r3
 8002888:	b2db      	uxtb	r3, r3
 800288a:	3301      	adds	r3, #1
 800288c:	069b      	lsls	r3, r3, #26
 800288e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002892:	683b      	ldr	r3, [r7, #0]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800289a:	2b00      	cmp	r3, #0
 800289c:	d109      	bne.n	80028b2 <HAL_ADC_ConfigChannel+0x51e>
 800289e:	683b      	ldr	r3, [r7, #0]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	0e9b      	lsrs	r3, r3, #26
 80028a4:	3301      	adds	r3, #1
 80028a6:	f003 031f 	and.w	r3, r3, #31
 80028aa:	2101      	movs	r1, #1
 80028ac:	fa01 f303 	lsl.w	r3, r1, r3
 80028b0:	e017      	b.n	80028e2 <HAL_ADC_ConfigChannel+0x54e>
 80028b2:	683b      	ldr	r3, [r7, #0]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028b8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80028ba:	fa93 f3a3 	rbit	r3, r3
 80028be:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 80028c0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80028c2:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 80028c4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d101      	bne.n	80028ce <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 80028ca:	2320      	movs	r3, #32
 80028cc:	e003      	b.n	80028d6 <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 80028ce:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80028d0:	fab3 f383 	clz	r3, r3
 80028d4:	b2db      	uxtb	r3, r3
 80028d6:	3301      	adds	r3, #1
 80028d8:	f003 031f 	and.w	r3, r3, #31
 80028dc:	2101      	movs	r1, #1
 80028de:	fa01 f303 	lsl.w	r3, r1, r3
 80028e2:	ea42 0103 	orr.w	r1, r2, r3
 80028e6:	683b      	ldr	r3, [r7, #0]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d10a      	bne.n	8002908 <HAL_ADC_ConfigChannel+0x574>
 80028f2:	683b      	ldr	r3, [r7, #0]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	0e9b      	lsrs	r3, r3, #26
 80028f8:	3301      	adds	r3, #1
 80028fa:	f003 021f 	and.w	r2, r3, #31
 80028fe:	4613      	mov	r3, r2
 8002900:	005b      	lsls	r3, r3, #1
 8002902:	4413      	add	r3, r2
 8002904:	051b      	lsls	r3, r3, #20
 8002906:	e018      	b.n	800293a <HAL_ADC_ConfigChannel+0x5a6>
 8002908:	683b      	ldr	r3, [r7, #0]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800290e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002910:	fa93 f3a3 	rbit	r3, r3
 8002914:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8002916:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002918:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 800291a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800291c:	2b00      	cmp	r3, #0
 800291e:	d101      	bne.n	8002924 <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 8002920:	2320      	movs	r3, #32
 8002922:	e003      	b.n	800292c <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 8002924:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002926:	fab3 f383 	clz	r3, r3
 800292a:	b2db      	uxtb	r3, r3
 800292c:	3301      	adds	r3, #1
 800292e:	f003 021f 	and.w	r2, r3, #31
 8002932:	4613      	mov	r3, r2
 8002934:	005b      	lsls	r3, r3, #1
 8002936:	4413      	add	r3, r2
 8002938:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800293a:	430b      	orrs	r3, r1
 800293c:	e081      	b.n	8002a42 <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800293e:	683b      	ldr	r3, [r7, #0]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002946:	2b00      	cmp	r3, #0
 8002948:	d107      	bne.n	800295a <HAL_ADC_ConfigChannel+0x5c6>
 800294a:	683b      	ldr	r3, [r7, #0]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	0e9b      	lsrs	r3, r3, #26
 8002950:	3301      	adds	r3, #1
 8002952:	069b      	lsls	r3, r3, #26
 8002954:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002958:	e015      	b.n	8002986 <HAL_ADC_ConfigChannel+0x5f2>
 800295a:	683b      	ldr	r3, [r7, #0]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002960:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002962:	fa93 f3a3 	rbit	r3, r3
 8002966:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8002968:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800296a:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 800296c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800296e:	2b00      	cmp	r3, #0
 8002970:	d101      	bne.n	8002976 <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 8002972:	2320      	movs	r3, #32
 8002974:	e003      	b.n	800297e <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 8002976:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002978:	fab3 f383 	clz	r3, r3
 800297c:	b2db      	uxtb	r3, r3
 800297e:	3301      	adds	r3, #1
 8002980:	069b      	lsls	r3, r3, #26
 8002982:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002986:	683b      	ldr	r3, [r7, #0]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800298e:	2b00      	cmp	r3, #0
 8002990:	d109      	bne.n	80029a6 <HAL_ADC_ConfigChannel+0x612>
 8002992:	683b      	ldr	r3, [r7, #0]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	0e9b      	lsrs	r3, r3, #26
 8002998:	3301      	adds	r3, #1
 800299a:	f003 031f 	and.w	r3, r3, #31
 800299e:	2101      	movs	r1, #1
 80029a0:	fa01 f303 	lsl.w	r3, r1, r3
 80029a4:	e017      	b.n	80029d6 <HAL_ADC_ConfigChannel+0x642>
 80029a6:	683b      	ldr	r3, [r7, #0]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029ac:	6a3b      	ldr	r3, [r7, #32]
 80029ae:	fa93 f3a3 	rbit	r3, r3
 80029b2:	61fb      	str	r3, [r7, #28]
  return result;
 80029b4:	69fb      	ldr	r3, [r7, #28]
 80029b6:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80029b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d101      	bne.n	80029c2 <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 80029be:	2320      	movs	r3, #32
 80029c0:	e003      	b.n	80029ca <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 80029c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029c4:	fab3 f383 	clz	r3, r3
 80029c8:	b2db      	uxtb	r3, r3
 80029ca:	3301      	adds	r3, #1
 80029cc:	f003 031f 	and.w	r3, r3, #31
 80029d0:	2101      	movs	r1, #1
 80029d2:	fa01 f303 	lsl.w	r3, r1, r3
 80029d6:	ea42 0103 	orr.w	r1, r2, r3
 80029da:	683b      	ldr	r3, [r7, #0]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d10d      	bne.n	8002a02 <HAL_ADC_ConfigChannel+0x66e>
 80029e6:	683b      	ldr	r3, [r7, #0]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	0e9b      	lsrs	r3, r3, #26
 80029ec:	3301      	adds	r3, #1
 80029ee:	f003 021f 	and.w	r2, r3, #31
 80029f2:	4613      	mov	r3, r2
 80029f4:	005b      	lsls	r3, r3, #1
 80029f6:	4413      	add	r3, r2
 80029f8:	3b1e      	subs	r3, #30
 80029fa:	051b      	lsls	r3, r3, #20
 80029fc:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002a00:	e01e      	b.n	8002a40 <HAL_ADC_ConfigChannel+0x6ac>
 8002a02:	683b      	ldr	r3, [r7, #0]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a08:	697b      	ldr	r3, [r7, #20]
 8002a0a:	fa93 f3a3 	rbit	r3, r3
 8002a0e:	613b      	str	r3, [r7, #16]
  return result;
 8002a10:	693b      	ldr	r3, [r7, #16]
 8002a12:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002a14:	69bb      	ldr	r3, [r7, #24]
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d104      	bne.n	8002a24 <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 8002a1a:	2320      	movs	r3, #32
 8002a1c:	e006      	b.n	8002a2c <HAL_ADC_ConfigChannel+0x698>
 8002a1e:	bf00      	nop
 8002a20:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8002a24:	69bb      	ldr	r3, [r7, #24]
 8002a26:	fab3 f383 	clz	r3, r3
 8002a2a:	b2db      	uxtb	r3, r3
 8002a2c:	3301      	adds	r3, #1
 8002a2e:	f003 021f 	and.w	r2, r3, #31
 8002a32:	4613      	mov	r3, r2
 8002a34:	005b      	lsls	r3, r3, #1
 8002a36:	4413      	add	r3, r2
 8002a38:	3b1e      	subs	r3, #30
 8002a3a:	051b      	lsls	r3, r3, #20
 8002a3c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002a40:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8002a42:	683a      	ldr	r2, [r7, #0]
 8002a44:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002a46:	4619      	mov	r1, r3
 8002a48:	f7ff fa48 	bl	8001edc <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002a4c:	683b      	ldr	r3, [r7, #0]
 8002a4e:	681a      	ldr	r2, [r3, #0]
 8002a50:	4b3f      	ldr	r3, [pc, #252]	@ (8002b50 <HAL_ADC_ConfigChannel+0x7bc>)
 8002a52:	4013      	ands	r3, r2
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d071      	beq.n	8002b3c <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002a58:	483e      	ldr	r0, [pc, #248]	@ (8002b54 <HAL_ADC_ConfigChannel+0x7c0>)
 8002a5a:	f7ff f967 	bl	8001d2c <LL_ADC_GetCommonPathInternalCh>
 8002a5e:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8002a62:	683b      	ldr	r3, [r7, #0]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	4a3c      	ldr	r2, [pc, #240]	@ (8002b58 <HAL_ADC_ConfigChannel+0x7c4>)
 8002a68:	4293      	cmp	r3, r2
 8002a6a:	d004      	beq.n	8002a76 <HAL_ADC_ConfigChannel+0x6e2>
 8002a6c:	683b      	ldr	r3, [r7, #0]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	4a3a      	ldr	r2, [pc, #232]	@ (8002b5c <HAL_ADC_ConfigChannel+0x7c8>)
 8002a72:	4293      	cmp	r3, r2
 8002a74:	d127      	bne.n	8002ac6 <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002a76:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002a7a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d121      	bne.n	8002ac6 <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002a8a:	d157      	bne.n	8002b3c <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002a8c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002a90:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002a94:	4619      	mov	r1, r3
 8002a96:	482f      	ldr	r0, [pc, #188]	@ (8002b54 <HAL_ADC_ConfigChannel+0x7c0>)
 8002a98:	f7ff f935 	bl	8001d06 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002a9c:	4b30      	ldr	r3, [pc, #192]	@ (8002b60 <HAL_ADC_ConfigChannel+0x7cc>)
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	099b      	lsrs	r3, r3, #6
 8002aa2:	4a30      	ldr	r2, [pc, #192]	@ (8002b64 <HAL_ADC_ConfigChannel+0x7d0>)
 8002aa4:	fba2 2303 	umull	r2, r3, r2, r3
 8002aa8:	099b      	lsrs	r3, r3, #6
 8002aaa:	1c5a      	adds	r2, r3, #1
 8002aac:	4613      	mov	r3, r2
 8002aae:	005b      	lsls	r3, r3, #1
 8002ab0:	4413      	add	r3, r2
 8002ab2:	009b      	lsls	r3, r3, #2
 8002ab4:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002ab6:	e002      	b.n	8002abe <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	3b01      	subs	r3, #1
 8002abc:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d1f9      	bne.n	8002ab8 <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002ac4:	e03a      	b.n	8002b3c <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8002ac6:	683b      	ldr	r3, [r7, #0]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	4a27      	ldr	r2, [pc, #156]	@ (8002b68 <HAL_ADC_ConfigChannel+0x7d4>)
 8002acc:	4293      	cmp	r3, r2
 8002ace:	d113      	bne.n	8002af8 <HAL_ADC_ConfigChannel+0x764>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002ad0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002ad4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d10d      	bne.n	8002af8 <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	4a22      	ldr	r2, [pc, #136]	@ (8002b6c <HAL_ADC_ConfigChannel+0x7d8>)
 8002ae2:	4293      	cmp	r3, r2
 8002ae4:	d02a      	beq.n	8002b3c <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002ae6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002aea:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002aee:	4619      	mov	r1, r3
 8002af0:	4818      	ldr	r0, [pc, #96]	@ (8002b54 <HAL_ADC_ConfigChannel+0x7c0>)
 8002af2:	f7ff f908 	bl	8001d06 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002af6:	e021      	b.n	8002b3c <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8002af8:	683b      	ldr	r3, [r7, #0]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	4a1c      	ldr	r2, [pc, #112]	@ (8002b70 <HAL_ADC_ConfigChannel+0x7dc>)
 8002afe:	4293      	cmp	r3, r2
 8002b00:	d11c      	bne.n	8002b3c <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002b02:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002b06:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d116      	bne.n	8002b3c <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	4a16      	ldr	r2, [pc, #88]	@ (8002b6c <HAL_ADC_ConfigChannel+0x7d8>)
 8002b14:	4293      	cmp	r3, r2
 8002b16:	d011      	beq.n	8002b3c <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002b18:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002b1c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002b20:	4619      	mov	r1, r3
 8002b22:	480c      	ldr	r0, [pc, #48]	@ (8002b54 <HAL_ADC_ConfigChannel+0x7c0>)
 8002b24:	f7ff f8ef 	bl	8001d06 <LL_ADC_SetCommonPathInternalCh>
 8002b28:	e008      	b.n	8002b3c <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b2e:	f043 0220 	orr.w	r2, r3, #32
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8002b36:	2301      	movs	r3, #1
 8002b38:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	2200      	movs	r2, #0
 8002b40:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8002b44:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8002b48:	4618      	mov	r0, r3
 8002b4a:	37d8      	adds	r7, #216	@ 0xd8
 8002b4c:	46bd      	mov	sp, r7
 8002b4e:	bd80      	pop	{r7, pc}
 8002b50:	80080000 	.word	0x80080000
 8002b54:	50000300 	.word	0x50000300
 8002b58:	c3210000 	.word	0xc3210000
 8002b5c:	90c00010 	.word	0x90c00010
 8002b60:	20000000 	.word	0x20000000
 8002b64:	053e2d63 	.word	0x053e2d63
 8002b68:	c7520000 	.word	0xc7520000
 8002b6c:	50000100 	.word	0x50000100
 8002b70:	cb840000 	.word	0xcb840000

08002b74 <LL_ADC_IsEnabled>:
{
 8002b74:	b480      	push	{r7}
 8002b76:	b083      	sub	sp, #12
 8002b78:	af00      	add	r7, sp, #0
 8002b7a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	689b      	ldr	r3, [r3, #8]
 8002b80:	f003 0301 	and.w	r3, r3, #1
 8002b84:	2b01      	cmp	r3, #1
 8002b86:	d101      	bne.n	8002b8c <LL_ADC_IsEnabled+0x18>
 8002b88:	2301      	movs	r3, #1
 8002b8a:	e000      	b.n	8002b8e <LL_ADC_IsEnabled+0x1a>
 8002b8c:	2300      	movs	r3, #0
}
 8002b8e:	4618      	mov	r0, r3
 8002b90:	370c      	adds	r7, #12
 8002b92:	46bd      	mov	sp, r7
 8002b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b98:	4770      	bx	lr

08002b9a <LL_ADC_REG_IsConversionOngoing>:
{
 8002b9a:	b480      	push	{r7}
 8002b9c:	b083      	sub	sp, #12
 8002b9e:	af00      	add	r7, sp, #0
 8002ba0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	689b      	ldr	r3, [r3, #8]
 8002ba6:	f003 0304 	and.w	r3, r3, #4
 8002baa:	2b04      	cmp	r3, #4
 8002bac:	d101      	bne.n	8002bb2 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002bae:	2301      	movs	r3, #1
 8002bb0:	e000      	b.n	8002bb4 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002bb2:	2300      	movs	r3, #0
}
 8002bb4:	4618      	mov	r0, r3
 8002bb6:	370c      	adds	r7, #12
 8002bb8:	46bd      	mov	sp, r7
 8002bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bbe:	4770      	bx	lr

08002bc0 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8002bc0:	b590      	push	{r4, r7, lr}
 8002bc2:	b0a1      	sub	sp, #132	@ 0x84
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	6078      	str	r0, [r7, #4]
 8002bc8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002bca:	2300      	movs	r3, #0
 8002bcc:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8002bd6:	2b01      	cmp	r3, #1
 8002bd8:	d101      	bne.n	8002bde <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8002bda:	2302      	movs	r3, #2
 8002bdc:	e08b      	b.n	8002cf6 <HAL_ADCEx_MultiModeConfigChannel+0x136>
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	2201      	movs	r2, #1
 8002be2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8002be6:	2300      	movs	r3, #0
 8002be8:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8002bea:	2300      	movs	r3, #0
 8002bec:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002bf6:	d102      	bne.n	8002bfe <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8002bf8:	4b41      	ldr	r3, [pc, #260]	@ (8002d00 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8002bfa:	60bb      	str	r3, [r7, #8]
 8002bfc:	e001      	b.n	8002c02 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8002bfe:	2300      	movs	r3, #0
 8002c00:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8002c02:	68bb      	ldr	r3, [r7, #8]
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d10b      	bne.n	8002c20 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c0c:	f043 0220 	orr.w	r2, r3, #32
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	2200      	movs	r2, #0
 8002c18:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8002c1c:	2301      	movs	r3, #1
 8002c1e:	e06a      	b.n	8002cf6 <HAL_ADCEx_MultiModeConfigChannel+0x136>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8002c20:	68bb      	ldr	r3, [r7, #8]
 8002c22:	4618      	mov	r0, r3
 8002c24:	f7ff ffb9 	bl	8002b9a <LL_ADC_REG_IsConversionOngoing>
 8002c28:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	4618      	mov	r0, r3
 8002c30:	f7ff ffb3 	bl	8002b9a <LL_ADC_REG_IsConversionOngoing>
 8002c34:	4603      	mov	r3, r0
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d14c      	bne.n	8002cd4 <HAL_ADCEx_MultiModeConfigChannel+0x114>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8002c3a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d149      	bne.n	8002cd4 <HAL_ADCEx_MultiModeConfigChannel+0x114>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8002c40:	4b30      	ldr	r3, [pc, #192]	@ (8002d04 <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 8002c42:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002c44:	683b      	ldr	r3, [r7, #0]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d028      	beq.n	8002c9e <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8002c4c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002c4e:	689b      	ldr	r3, [r3, #8]
 8002c50:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002c54:	683b      	ldr	r3, [r7, #0]
 8002c56:	6859      	ldr	r1, [r3, #4]
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002c5e:	035b      	lsls	r3, r3, #13
 8002c60:	430b      	orrs	r3, r1
 8002c62:	431a      	orrs	r2, r3
 8002c64:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002c66:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002c68:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8002c6c:	f7ff ff82 	bl	8002b74 <LL_ADC_IsEnabled>
 8002c70:	4604      	mov	r4, r0
 8002c72:	4823      	ldr	r0, [pc, #140]	@ (8002d00 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8002c74:	f7ff ff7e 	bl	8002b74 <LL_ADC_IsEnabled>
 8002c78:	4603      	mov	r3, r0
 8002c7a:	4323      	orrs	r3, r4
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d133      	bne.n	8002ce8 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8002c80:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002c82:	689b      	ldr	r3, [r3, #8]
 8002c84:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8002c88:	f023 030f 	bic.w	r3, r3, #15
 8002c8c:	683a      	ldr	r2, [r7, #0]
 8002c8e:	6811      	ldr	r1, [r2, #0]
 8002c90:	683a      	ldr	r2, [r7, #0]
 8002c92:	6892      	ldr	r2, [r2, #8]
 8002c94:	430a      	orrs	r2, r1
 8002c96:	431a      	orrs	r2, r3
 8002c98:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002c9a:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002c9c:	e024      	b.n	8002ce8 <HAL_ADCEx_MultiModeConfigChannel+0x128>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8002c9e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002ca0:	689b      	ldr	r3, [r3, #8]
 8002ca2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002ca6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002ca8:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002caa:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8002cae:	f7ff ff61 	bl	8002b74 <LL_ADC_IsEnabled>
 8002cb2:	4604      	mov	r4, r0
 8002cb4:	4812      	ldr	r0, [pc, #72]	@ (8002d00 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8002cb6:	f7ff ff5d 	bl	8002b74 <LL_ADC_IsEnabled>
 8002cba:	4603      	mov	r3, r0
 8002cbc:	4323      	orrs	r3, r4
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d112      	bne.n	8002ce8 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8002cc2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002cc4:	689b      	ldr	r3, [r3, #8]
 8002cc6:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8002cca:	f023 030f 	bic.w	r3, r3, #15
 8002cce:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8002cd0:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002cd2:	e009      	b.n	8002ce8 <HAL_ADCEx_MultiModeConfigChannel+0x128>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002cd8:	f043 0220 	orr.w	r2, r3, #32
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8002ce0:	2301      	movs	r3, #1
 8002ce2:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8002ce6:	e000      	b.n	8002cea <HAL_ADCEx_MultiModeConfigChannel+0x12a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002ce8:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	2200      	movs	r2, #0
 8002cee:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8002cf2:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8002cf6:	4618      	mov	r0, r3
 8002cf8:	3784      	adds	r7, #132	@ 0x84
 8002cfa:	46bd      	mov	sp, r7
 8002cfc:	bd90      	pop	{r4, r7, pc}
 8002cfe:	bf00      	nop
 8002d00:	50000100 	.word	0x50000100
 8002d04:	50000300 	.word	0x50000300

08002d08 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d08:	b480      	push	{r7}
 8002d0a:	b085      	sub	sp, #20
 8002d0c:	af00      	add	r7, sp, #0
 8002d0e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	f003 0307 	and.w	r3, r3, #7
 8002d16:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002d18:	4b0c      	ldr	r3, [pc, #48]	@ (8002d4c <__NVIC_SetPriorityGrouping+0x44>)
 8002d1a:	68db      	ldr	r3, [r3, #12]
 8002d1c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002d1e:	68ba      	ldr	r2, [r7, #8]
 8002d20:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002d24:	4013      	ands	r3, r2
 8002d26:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002d2c:	68bb      	ldr	r3, [r7, #8]
 8002d2e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002d30:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002d34:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002d38:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002d3a:	4a04      	ldr	r2, [pc, #16]	@ (8002d4c <__NVIC_SetPriorityGrouping+0x44>)
 8002d3c:	68bb      	ldr	r3, [r7, #8]
 8002d3e:	60d3      	str	r3, [r2, #12]
}
 8002d40:	bf00      	nop
 8002d42:	3714      	adds	r7, #20
 8002d44:	46bd      	mov	sp, r7
 8002d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d4a:	4770      	bx	lr
 8002d4c:	e000ed00 	.word	0xe000ed00

08002d50 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002d50:	b480      	push	{r7}
 8002d52:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002d54:	4b04      	ldr	r3, [pc, #16]	@ (8002d68 <__NVIC_GetPriorityGrouping+0x18>)
 8002d56:	68db      	ldr	r3, [r3, #12]
 8002d58:	0a1b      	lsrs	r3, r3, #8
 8002d5a:	f003 0307 	and.w	r3, r3, #7
}
 8002d5e:	4618      	mov	r0, r3
 8002d60:	46bd      	mov	sp, r7
 8002d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d66:	4770      	bx	lr
 8002d68:	e000ed00 	.word	0xe000ed00

08002d6c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002d6c:	b480      	push	{r7}
 8002d6e:	b083      	sub	sp, #12
 8002d70:	af00      	add	r7, sp, #0
 8002d72:	4603      	mov	r3, r0
 8002d74:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	db0b      	blt.n	8002d96 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002d7e:	79fb      	ldrb	r3, [r7, #7]
 8002d80:	f003 021f 	and.w	r2, r3, #31
 8002d84:	4907      	ldr	r1, [pc, #28]	@ (8002da4 <__NVIC_EnableIRQ+0x38>)
 8002d86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d8a:	095b      	lsrs	r3, r3, #5
 8002d8c:	2001      	movs	r0, #1
 8002d8e:	fa00 f202 	lsl.w	r2, r0, r2
 8002d92:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002d96:	bf00      	nop
 8002d98:	370c      	adds	r7, #12
 8002d9a:	46bd      	mov	sp, r7
 8002d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da0:	4770      	bx	lr
 8002da2:	bf00      	nop
 8002da4:	e000e100 	.word	0xe000e100

08002da8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002da8:	b480      	push	{r7}
 8002daa:	b083      	sub	sp, #12
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	4603      	mov	r3, r0
 8002db0:	6039      	str	r1, [r7, #0]
 8002db2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002db4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	db0a      	blt.n	8002dd2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002dbc:	683b      	ldr	r3, [r7, #0]
 8002dbe:	b2da      	uxtb	r2, r3
 8002dc0:	490c      	ldr	r1, [pc, #48]	@ (8002df4 <__NVIC_SetPriority+0x4c>)
 8002dc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002dc6:	0112      	lsls	r2, r2, #4
 8002dc8:	b2d2      	uxtb	r2, r2
 8002dca:	440b      	add	r3, r1
 8002dcc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002dd0:	e00a      	b.n	8002de8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002dd2:	683b      	ldr	r3, [r7, #0]
 8002dd4:	b2da      	uxtb	r2, r3
 8002dd6:	4908      	ldr	r1, [pc, #32]	@ (8002df8 <__NVIC_SetPriority+0x50>)
 8002dd8:	79fb      	ldrb	r3, [r7, #7]
 8002dda:	f003 030f 	and.w	r3, r3, #15
 8002dde:	3b04      	subs	r3, #4
 8002de0:	0112      	lsls	r2, r2, #4
 8002de2:	b2d2      	uxtb	r2, r2
 8002de4:	440b      	add	r3, r1
 8002de6:	761a      	strb	r2, [r3, #24]
}
 8002de8:	bf00      	nop
 8002dea:	370c      	adds	r7, #12
 8002dec:	46bd      	mov	sp, r7
 8002dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df2:	4770      	bx	lr
 8002df4:	e000e100 	.word	0xe000e100
 8002df8:	e000ed00 	.word	0xe000ed00

08002dfc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002dfc:	b480      	push	{r7}
 8002dfe:	b089      	sub	sp, #36	@ 0x24
 8002e00:	af00      	add	r7, sp, #0
 8002e02:	60f8      	str	r0, [r7, #12]
 8002e04:	60b9      	str	r1, [r7, #8]
 8002e06:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	f003 0307 	and.w	r3, r3, #7
 8002e0e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002e10:	69fb      	ldr	r3, [r7, #28]
 8002e12:	f1c3 0307 	rsb	r3, r3, #7
 8002e16:	2b04      	cmp	r3, #4
 8002e18:	bf28      	it	cs
 8002e1a:	2304      	movcs	r3, #4
 8002e1c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002e1e:	69fb      	ldr	r3, [r7, #28]
 8002e20:	3304      	adds	r3, #4
 8002e22:	2b06      	cmp	r3, #6
 8002e24:	d902      	bls.n	8002e2c <NVIC_EncodePriority+0x30>
 8002e26:	69fb      	ldr	r3, [r7, #28]
 8002e28:	3b03      	subs	r3, #3
 8002e2a:	e000      	b.n	8002e2e <NVIC_EncodePriority+0x32>
 8002e2c:	2300      	movs	r3, #0
 8002e2e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e30:	f04f 32ff 	mov.w	r2, #4294967295
 8002e34:	69bb      	ldr	r3, [r7, #24]
 8002e36:	fa02 f303 	lsl.w	r3, r2, r3
 8002e3a:	43da      	mvns	r2, r3
 8002e3c:	68bb      	ldr	r3, [r7, #8]
 8002e3e:	401a      	ands	r2, r3
 8002e40:	697b      	ldr	r3, [r7, #20]
 8002e42:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002e44:	f04f 31ff 	mov.w	r1, #4294967295
 8002e48:	697b      	ldr	r3, [r7, #20]
 8002e4a:	fa01 f303 	lsl.w	r3, r1, r3
 8002e4e:	43d9      	mvns	r1, r3
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e54:	4313      	orrs	r3, r2
         );
}
 8002e56:	4618      	mov	r0, r3
 8002e58:	3724      	adds	r7, #36	@ 0x24
 8002e5a:	46bd      	mov	sp, r7
 8002e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e60:	4770      	bx	lr
	...

08002e64 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002e64:	b580      	push	{r7, lr}
 8002e66:	b082      	sub	sp, #8
 8002e68:	af00      	add	r7, sp, #0
 8002e6a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	3b01      	subs	r3, #1
 8002e70:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002e74:	d301      	bcc.n	8002e7a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002e76:	2301      	movs	r3, #1
 8002e78:	e00f      	b.n	8002e9a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002e7a:	4a0a      	ldr	r2, [pc, #40]	@ (8002ea4 <SysTick_Config+0x40>)
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	3b01      	subs	r3, #1
 8002e80:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002e82:	210f      	movs	r1, #15
 8002e84:	f04f 30ff 	mov.w	r0, #4294967295
 8002e88:	f7ff ff8e 	bl	8002da8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002e8c:	4b05      	ldr	r3, [pc, #20]	@ (8002ea4 <SysTick_Config+0x40>)
 8002e8e:	2200      	movs	r2, #0
 8002e90:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002e92:	4b04      	ldr	r3, [pc, #16]	@ (8002ea4 <SysTick_Config+0x40>)
 8002e94:	2207      	movs	r2, #7
 8002e96:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002e98:	2300      	movs	r3, #0
}
 8002e9a:	4618      	mov	r0, r3
 8002e9c:	3708      	adds	r7, #8
 8002e9e:	46bd      	mov	sp, r7
 8002ea0:	bd80      	pop	{r7, pc}
 8002ea2:	bf00      	nop
 8002ea4:	e000e010 	.word	0xe000e010

08002ea8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ea8:	b580      	push	{r7, lr}
 8002eaa:	b082      	sub	sp, #8
 8002eac:	af00      	add	r7, sp, #0
 8002eae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002eb0:	6878      	ldr	r0, [r7, #4]
 8002eb2:	f7ff ff29 	bl	8002d08 <__NVIC_SetPriorityGrouping>
}
 8002eb6:	bf00      	nop
 8002eb8:	3708      	adds	r7, #8
 8002eba:	46bd      	mov	sp, r7
 8002ebc:	bd80      	pop	{r7, pc}

08002ebe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002ebe:	b580      	push	{r7, lr}
 8002ec0:	b086      	sub	sp, #24
 8002ec2:	af00      	add	r7, sp, #0
 8002ec4:	4603      	mov	r3, r0
 8002ec6:	60b9      	str	r1, [r7, #8]
 8002ec8:	607a      	str	r2, [r7, #4]
 8002eca:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002ecc:	f7ff ff40 	bl	8002d50 <__NVIC_GetPriorityGrouping>
 8002ed0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002ed2:	687a      	ldr	r2, [r7, #4]
 8002ed4:	68b9      	ldr	r1, [r7, #8]
 8002ed6:	6978      	ldr	r0, [r7, #20]
 8002ed8:	f7ff ff90 	bl	8002dfc <NVIC_EncodePriority>
 8002edc:	4602      	mov	r2, r0
 8002ede:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002ee2:	4611      	mov	r1, r2
 8002ee4:	4618      	mov	r0, r3
 8002ee6:	f7ff ff5f 	bl	8002da8 <__NVIC_SetPriority>
}
 8002eea:	bf00      	nop
 8002eec:	3718      	adds	r7, #24
 8002eee:	46bd      	mov	sp, r7
 8002ef0:	bd80      	pop	{r7, pc}

08002ef2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ef2:	b580      	push	{r7, lr}
 8002ef4:	b082      	sub	sp, #8
 8002ef6:	af00      	add	r7, sp, #0
 8002ef8:	4603      	mov	r3, r0
 8002efa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002efc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f00:	4618      	mov	r0, r3
 8002f02:	f7ff ff33 	bl	8002d6c <__NVIC_EnableIRQ>
}
 8002f06:	bf00      	nop
 8002f08:	3708      	adds	r7, #8
 8002f0a:	46bd      	mov	sp, r7
 8002f0c:	bd80      	pop	{r7, pc}

08002f0e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002f0e:	b580      	push	{r7, lr}
 8002f10:	b082      	sub	sp, #8
 8002f12:	af00      	add	r7, sp, #0
 8002f14:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002f16:	6878      	ldr	r0, [r7, #4]
 8002f18:	f7ff ffa4 	bl	8002e64 <SysTick_Config>
 8002f1c:	4603      	mov	r3, r0
}
 8002f1e:	4618      	mov	r0, r3
 8002f20:	3708      	adds	r7, #8
 8002f22:	46bd      	mov	sp, r7
 8002f24:	bd80      	pop	{r7, pc}

08002f26 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8002f26:	b580      	push	{r7, lr}
 8002f28:	b082      	sub	sp, #8
 8002f2a:	af00      	add	r7, sp, #0
 8002f2c:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d101      	bne.n	8002f38 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8002f34:	2301      	movs	r3, #1
 8002f36:	e014      	b.n	8002f62 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	791b      	ldrb	r3, [r3, #4]
 8002f3c:	b2db      	uxtb	r3, r3
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d105      	bne.n	8002f4e <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	2200      	movs	r2, #0
 8002f46:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8002f48:	6878      	ldr	r0, [r7, #4]
 8002f4a:	f7fe fbdb 	bl	8001704 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	2202      	movs	r2, #2
 8002f52:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	2200      	movs	r2, #0
 8002f58:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	2201      	movs	r2, #1
 8002f5e:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8002f60:	2300      	movs	r3, #0
}
 8002f62:	4618      	mov	r0, r3
 8002f64:	3708      	adds	r7, #8
 8002f66:	46bd      	mov	sp, r7
 8002f68:	bd80      	pop	{r7, pc}
	...

08002f6c <HAL_DAC_ConfigChannel>:
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8002f6c:	b580      	push	{r7, lr}
 8002f6e:	b08a      	sub	sp, #40	@ 0x28
 8002f70:	af00      	add	r7, sp, #0
 8002f72:	60f8      	str	r0, [r7, #12]
 8002f74:	60b9      	str	r1, [r7, #8]
 8002f76:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002f78:	2300      	movs	r3, #0
 8002f7a:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart;
  uint32_t hclkfreq;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d002      	beq.n	8002f88 <HAL_DAC_ConfigChannel+0x1c>
 8002f82:	68bb      	ldr	r3, [r7, #8]
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d101      	bne.n	8002f8c <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 8002f88:	2301      	movs	r3, #1
 8002f8a:	e19e      	b.n	80032ca <HAL_DAC_ConfigChannel+0x35e>
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	795b      	ldrb	r3, [r3, #5]
 8002f90:	2b01      	cmp	r3, #1
 8002f92:	d101      	bne.n	8002f98 <HAL_DAC_ConfigChannel+0x2c>
 8002f94:	2302      	movs	r3, #2
 8002f96:	e198      	b.n	80032ca <HAL_DAC_ConfigChannel+0x35e>
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	2201      	movs	r2, #1
 8002f9c:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	2202      	movs	r2, #2
 8002fa2:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8002fa4:	68bb      	ldr	r3, [r7, #8]
 8002fa6:	689b      	ldr	r3, [r3, #8]
 8002fa8:	2b04      	cmp	r3, #4
 8002faa:	d17a      	bne.n	80030a2 <HAL_DAC_ConfigChannel+0x136>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8002fac:	f7fe fe8c 	bl	8001cc8 <HAL_GetTick>
 8002fb0:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d13d      	bne.n	8003034 <HAL_DAC_ConfigChannel+0xc8>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8002fb8:	e018      	b.n	8002fec <HAL_DAC_ConfigChannel+0x80>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8002fba:	f7fe fe85 	bl	8001cc8 <HAL_GetTick>
 8002fbe:	4602      	mov	r2, r0
 8002fc0:	69bb      	ldr	r3, [r7, #24]
 8002fc2:	1ad3      	subs	r3, r2, r3
 8002fc4:	2b01      	cmp	r3, #1
 8002fc6:	d911      	bls.n	8002fec <HAL_DAC_ConfigChannel+0x80>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002fce:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d00a      	beq.n	8002fec <HAL_DAC_ConfigChannel+0x80>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	691b      	ldr	r3, [r3, #16]
 8002fda:	f043 0208 	orr.w	r2, r3, #8
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	2203      	movs	r2, #3
 8002fe6:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8002fe8:	2303      	movs	r3, #3
 8002fea:	e16e      	b.n	80032ca <HAL_DAC_ConfigChannel+0x35e>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002ff2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d1df      	bne.n	8002fba <HAL_DAC_ConfigChannel+0x4e>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	68ba      	ldr	r2, [r7, #8]
 8003000:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003002:	641a      	str	r2, [r3, #64]	@ 0x40
 8003004:	e020      	b.n	8003048 <HAL_DAC_ConfigChannel+0xdc>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8003006:	f7fe fe5f 	bl	8001cc8 <HAL_GetTick>
 800300a:	4602      	mov	r2, r0
 800300c:	69bb      	ldr	r3, [r7, #24]
 800300e:	1ad3      	subs	r3, r2, r3
 8003010:	2b01      	cmp	r3, #1
 8003012:	d90f      	bls.n	8003034 <HAL_DAC_ConfigChannel+0xc8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800301a:	2b00      	cmp	r3, #0
 800301c:	da0a      	bge.n	8003034 <HAL_DAC_ConfigChannel+0xc8>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	691b      	ldr	r3, [r3, #16]
 8003022:	f043 0208 	orr.w	r2, r3, #8
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	2203      	movs	r2, #3
 800302e:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8003030:	2303      	movs	r3, #3
 8003032:	e14a      	b.n	80032ca <HAL_DAC_ConfigChannel+0x35e>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800303a:	2b00      	cmp	r3, #0
 800303c:	dbe3      	blt.n	8003006 <HAL_DAC_ConfigChannel+0x9a>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	68ba      	ldr	r2, [r7, #8]
 8003044:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003046:	645a      	str	r2, [r3, #68]	@ 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	f003 0310 	and.w	r3, r3, #16
 8003054:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8003058:	fa01 f303 	lsl.w	r3, r1, r3
 800305c:	43db      	mvns	r3, r3
 800305e:	ea02 0103 	and.w	r1, r2, r3
 8003062:	68bb      	ldr	r3, [r7, #8]
 8003064:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	f003 0310 	and.w	r3, r3, #16
 800306c:	409a      	lsls	r2, r3
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	430a      	orrs	r2, r1
 8003074:	649a      	str	r2, [r3, #72]	@ 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	f003 0310 	and.w	r3, r3, #16
 8003082:	21ff      	movs	r1, #255	@ 0xff
 8003084:	fa01 f303 	lsl.w	r3, r1, r3
 8003088:	43db      	mvns	r3, r3
 800308a:	ea02 0103 	and.w	r1, r2, r3
 800308e:	68bb      	ldr	r3, [r7, #8]
 8003090:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	f003 0310 	and.w	r3, r3, #16
 8003098:	409a      	lsls	r2, r3
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	430a      	orrs	r2, r1
 80030a0:	64da      	str	r2, [r3, #76]	@ 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 80030a2:	68bb      	ldr	r3, [r7, #8]
 80030a4:	69db      	ldr	r3, [r3, #28]
 80030a6:	2b01      	cmp	r3, #1
 80030a8:	d11d      	bne.n	80030e6 <HAL_DAC_ConfigChannel+0x17a>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80030b0:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	f003 0310 	and.w	r3, r3, #16
 80030b8:	221f      	movs	r2, #31
 80030ba:	fa02 f303 	lsl.w	r3, r2, r3
 80030be:	43db      	mvns	r3, r3
 80030c0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80030c2:	4013      	ands	r3, r2
 80030c4:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 80030c6:	68bb      	ldr	r3, [r7, #8]
 80030c8:	6a1b      	ldr	r3, [r3, #32]
 80030ca:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	f003 0310 	and.w	r3, r3, #16
 80030d2:	697a      	ldr	r2, [r7, #20]
 80030d4:	fa02 f303 	lsl.w	r3, r2, r3
 80030d8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80030da:	4313      	orrs	r3, r2
 80030dc:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80030e4:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80030ec:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	f003 0310 	and.w	r3, r3, #16
 80030f4:	2207      	movs	r2, #7
 80030f6:	fa02 f303 	lsl.w	r3, r2, r3
 80030fa:	43db      	mvns	r3, r3
 80030fc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80030fe:	4013      	ands	r3, r2
 8003100:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8003102:	68bb      	ldr	r3, [r7, #8]
 8003104:	699b      	ldr	r3, [r3, #24]
 8003106:	2b01      	cmp	r3, #1
 8003108:	d102      	bne.n	8003110 <HAL_DAC_ConfigChannel+0x1a4>
  {
    connectOnChip = 0x00000000UL;
 800310a:	2300      	movs	r3, #0
 800310c:	623b      	str	r3, [r7, #32]
 800310e:	e00f      	b.n	8003130 <HAL_DAC_ConfigChannel+0x1c4>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8003110:	68bb      	ldr	r3, [r7, #8]
 8003112:	699b      	ldr	r3, [r3, #24]
 8003114:	2b02      	cmp	r3, #2
 8003116:	d102      	bne.n	800311e <HAL_DAC_ConfigChannel+0x1b2>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 8003118:	2301      	movs	r3, #1
 800311a:	623b      	str	r3, [r7, #32]
 800311c:	e008      	b.n	8003130 <HAL_DAC_ConfigChannel+0x1c4>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 800311e:	68bb      	ldr	r3, [r7, #8]
 8003120:	695b      	ldr	r3, [r3, #20]
 8003122:	2b00      	cmp	r3, #0
 8003124:	d102      	bne.n	800312c <HAL_DAC_ConfigChannel+0x1c0>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 8003126:	2301      	movs	r3, #1
 8003128:	623b      	str	r3, [r7, #32]
 800312a:	e001      	b.n	8003130 <HAL_DAC_ConfigChannel+0x1c4>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 800312c:	2300      	movs	r3, #0
 800312e:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8003130:	68bb      	ldr	r3, [r7, #8]
 8003132:	689a      	ldr	r2, [r3, #8]
 8003134:	68bb      	ldr	r3, [r7, #8]
 8003136:	695b      	ldr	r3, [r3, #20]
 8003138:	4313      	orrs	r3, r2
 800313a:	6a3a      	ldr	r2, [r7, #32]
 800313c:	4313      	orrs	r3, r2
 800313e:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	f003 0310 	and.w	r3, r3, #16
 8003146:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800314a:	fa02 f303 	lsl.w	r3, r2, r3
 800314e:	43db      	mvns	r3, r3
 8003150:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003152:	4013      	ands	r3, r2
 8003154:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 8003156:	68bb      	ldr	r3, [r7, #8]
 8003158:	791b      	ldrb	r3, [r3, #4]
 800315a:	2b01      	cmp	r3, #1
 800315c:	d102      	bne.n	8003164 <HAL_DAC_ConfigChannel+0x1f8>
 800315e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003162:	e000      	b.n	8003166 <HAL_DAC_ConfigChannel+0x1fa>
 8003164:	2300      	movs	r3, #0
 8003166:	697a      	ldr	r2, [r7, #20]
 8003168:	4313      	orrs	r3, r2
 800316a:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	f003 0310 	and.w	r3, r3, #16
 8003172:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003176:	fa02 f303 	lsl.w	r3, r2, r3
 800317a:	43db      	mvns	r3, r3
 800317c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800317e:	4013      	ands	r3, r2
 8003180:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8003182:	68bb      	ldr	r3, [r7, #8]
 8003184:	795b      	ldrb	r3, [r3, #5]
 8003186:	2b01      	cmp	r3, #1
 8003188:	d102      	bne.n	8003190 <HAL_DAC_ConfigChannel+0x224>
 800318a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800318e:	e000      	b.n	8003192 <HAL_DAC_ConfigChannel+0x226>
 8003190:	2300      	movs	r3, #0
 8003192:	697a      	ldr	r2, [r7, #20]
 8003194:	4313      	orrs	r3, r2
 8003196:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 8003198:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800319a:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 800319e:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 80031a0:	68bb      	ldr	r3, [r7, #8]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	2b02      	cmp	r3, #2
 80031a6:	d114      	bne.n	80031d2 <HAL_DAC_ConfigChannel+0x266>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 80031a8:	f001 fb00 	bl	80047ac <HAL_RCC_GetHCLKFreq>
 80031ac:	6138      	str	r0, [r7, #16]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 80031ae:	693b      	ldr	r3, [r7, #16]
 80031b0:	4a48      	ldr	r2, [pc, #288]	@ (80032d4 <HAL_DAC_ConfigChannel+0x368>)
 80031b2:	4293      	cmp	r3, r2
 80031b4:	d904      	bls.n	80031c0 <HAL_DAC_ConfigChannel+0x254>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 80031b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031b8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80031bc:	627b      	str	r3, [r7, #36]	@ 0x24
 80031be:	e00f      	b.n	80031e0 <HAL_DAC_ConfigChannel+0x274>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 80031c0:	693b      	ldr	r3, [r7, #16]
 80031c2:	4a45      	ldr	r2, [pc, #276]	@ (80032d8 <HAL_DAC_ConfigChannel+0x36c>)
 80031c4:	4293      	cmp	r3, r2
 80031c6:	d90a      	bls.n	80031de <HAL_DAC_ConfigChannel+0x272>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 80031c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031ca:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80031ce:	627b      	str	r3, [r7, #36]	@ 0x24
 80031d0:	e006      	b.n	80031e0 <HAL_DAC_ConfigChannel+0x274>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 80031d2:	68bb      	ldr	r3, [r7, #8]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80031d8:	4313      	orrs	r3, r2
 80031da:	627b      	str	r3, [r7, #36]	@ 0x24
 80031dc:	e000      	b.n	80031e0 <HAL_DAC_ConfigChannel+0x274>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 80031de:	bf00      	nop
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	f003 0310 	and.w	r3, r3, #16
 80031e6:	697a      	ldr	r2, [r7, #20]
 80031e8:	fa02 f303 	lsl.w	r3, r2, r3
 80031ec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80031ee:	4313      	orrs	r3, r2
 80031f0:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80031f8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	6819      	ldr	r1, [r3, #0]
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	f003 0310 	and.w	r3, r3, #16
 8003206:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800320a:	fa02 f303 	lsl.w	r3, r2, r3
 800320e:	43da      	mvns	r2, r3
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	400a      	ands	r2, r1
 8003216:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	f003 0310 	and.w	r3, r3, #16
 8003226:	f640 72fe 	movw	r2, #4094	@ 0xffe
 800322a:	fa02 f303 	lsl.w	r3, r2, r3
 800322e:	43db      	mvns	r3, r3
 8003230:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003232:	4013      	ands	r3, r2
 8003234:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8003236:	68bb      	ldr	r3, [r7, #8]
 8003238:	68db      	ldr	r3, [r3, #12]
 800323a:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	f003 0310 	and.w	r3, r3, #16
 8003242:	697a      	ldr	r2, [r7, #20]
 8003244:	fa02 f303 	lsl.w	r3, r2, r3
 8003248:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800324a:	4313      	orrs	r3, r2
 800324c:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003254:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	6819      	ldr	r1, [r3, #0]
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	f003 0310 	and.w	r3, r3, #16
 8003262:	22c0      	movs	r2, #192	@ 0xc0
 8003264:	fa02 f303 	lsl.w	r3, r2, r3
 8003268:	43da      	mvns	r2, r3
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	400a      	ands	r2, r1
 8003270:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 8003272:	68bb      	ldr	r3, [r7, #8]
 8003274:	68db      	ldr	r3, [r3, #12]
 8003276:	089b      	lsrs	r3, r3, #2
 8003278:	f003 030f 	and.w	r3, r3, #15
 800327c:	617b      	str	r3, [r7, #20]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 800327e:	68bb      	ldr	r3, [r7, #8]
 8003280:	691b      	ldr	r3, [r3, #16]
 8003282:	089b      	lsrs	r3, r3, #2
 8003284:	021b      	lsls	r3, r3, #8
 8003286:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800328a:	697a      	ldr	r2, [r7, #20]
 800328c:	4313      	orrs	r3, r2
 800328e:	617b      	str	r3, [r7, #20]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	f003 0310 	and.w	r3, r3, #16
 800329c:	f640 710f 	movw	r1, #3855	@ 0xf0f
 80032a0:	fa01 f303 	lsl.w	r3, r1, r3
 80032a4:	43db      	mvns	r3, r3
 80032a6:	ea02 0103 	and.w	r1, r2, r3
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	f003 0310 	and.w	r3, r3, #16
 80032b0:	697a      	ldr	r2, [r7, #20]
 80032b2:	409a      	lsls	r2, r3
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	430a      	orrs	r2, r1
 80032ba:	661a      	str	r2, [r3, #96]	@ 0x60
             << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	2201      	movs	r2, #1
 80032c0:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	2200      	movs	r2, #0
 80032c6:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 80032c8:	7ffb      	ldrb	r3, [r7, #31]
}
 80032ca:	4618      	mov	r0, r3
 80032cc:	3728      	adds	r7, #40	@ 0x28
 80032ce:	46bd      	mov	sp, r7
 80032d0:	bd80      	pop	{r7, pc}
 80032d2:	bf00      	nop
 80032d4:	09896800 	.word	0x09896800
 80032d8:	04c4b400 	.word	0x04c4b400

080032dc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80032dc:	b580      	push	{r7, lr}
 80032de:	b084      	sub	sp, #16
 80032e0:	af00      	add	r7, sp, #0
 80032e2:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d101      	bne.n	80032ee <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80032ea:	2301      	movs	r3, #1
 80032ec:	e08d      	b.n	800340a <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	461a      	mov	r2, r3
 80032f4:	4b47      	ldr	r3, [pc, #284]	@ (8003414 <HAL_DMA_Init+0x138>)
 80032f6:	429a      	cmp	r2, r3
 80032f8:	d80f      	bhi.n	800331a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	461a      	mov	r2, r3
 8003300:	4b45      	ldr	r3, [pc, #276]	@ (8003418 <HAL_DMA_Init+0x13c>)
 8003302:	4413      	add	r3, r2
 8003304:	4a45      	ldr	r2, [pc, #276]	@ (800341c <HAL_DMA_Init+0x140>)
 8003306:	fba2 2303 	umull	r2, r3, r2, r3
 800330a:	091b      	lsrs	r3, r3, #4
 800330c:	009a      	lsls	r2, r3, #2
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	4a42      	ldr	r2, [pc, #264]	@ (8003420 <HAL_DMA_Init+0x144>)
 8003316:	641a      	str	r2, [r3, #64]	@ 0x40
 8003318:	e00e      	b.n	8003338 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	461a      	mov	r2, r3
 8003320:	4b40      	ldr	r3, [pc, #256]	@ (8003424 <HAL_DMA_Init+0x148>)
 8003322:	4413      	add	r3, r2
 8003324:	4a3d      	ldr	r2, [pc, #244]	@ (800341c <HAL_DMA_Init+0x140>)
 8003326:	fba2 2303 	umull	r2, r3, r2, r3
 800332a:	091b      	lsrs	r3, r3, #4
 800332c:	009a      	lsls	r2, r3, #2
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	4a3c      	ldr	r2, [pc, #240]	@ (8003428 <HAL_DMA_Init+0x14c>)
 8003336:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	2202      	movs	r2, #2
 800333c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800334e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003352:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800335c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	691b      	ldr	r3, [r3, #16]
 8003362:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003368:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	699b      	ldr	r3, [r3, #24]
 800336e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003374:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	6a1b      	ldr	r3, [r3, #32]
 800337a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800337c:	68fa      	ldr	r2, [r7, #12]
 800337e:	4313      	orrs	r3, r2
 8003380:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	68fa      	ldr	r2, [r7, #12]
 8003388:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800338a:	6878      	ldr	r0, [r7, #4]
 800338c:	f000 fa76 	bl	800387c <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	689b      	ldr	r3, [r3, #8]
 8003394:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003398:	d102      	bne.n	80033a0 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	2200      	movs	r2, #0
 800339e:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	685a      	ldr	r2, [r3, #4]
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80033a8:	b2d2      	uxtb	r2, r2
 80033aa:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80033b0:	687a      	ldr	r2, [r7, #4]
 80033b2:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80033b4:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	685b      	ldr	r3, [r3, #4]
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d010      	beq.n	80033e0 <HAL_DMA_Init+0x104>
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	685b      	ldr	r3, [r3, #4]
 80033c2:	2b04      	cmp	r3, #4
 80033c4:	d80c      	bhi.n	80033e0 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80033c6:	6878      	ldr	r0, [r7, #4]
 80033c8:	f000 fa96 	bl	80038f8 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80033d0:	2200      	movs	r2, #0
 80033d2:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033d8:	687a      	ldr	r2, [r7, #4]
 80033da:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80033dc:	605a      	str	r2, [r3, #4]
 80033de:	e008      	b.n	80033f2 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	2200      	movs	r2, #0
 80033e4:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	2200      	movs	r2, #0
 80033ea:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	2200      	movs	r2, #0
 80033f0:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	2200      	movs	r2, #0
 80033f6:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	2201      	movs	r2, #1
 80033fc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	2200      	movs	r2, #0
 8003404:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8003408:	2300      	movs	r3, #0
}
 800340a:	4618      	mov	r0, r3
 800340c:	3710      	adds	r7, #16
 800340e:	46bd      	mov	sp, r7
 8003410:	bd80      	pop	{r7, pc}
 8003412:	bf00      	nop
 8003414:	40020407 	.word	0x40020407
 8003418:	bffdfff8 	.word	0xbffdfff8
 800341c:	cccccccd 	.word	0xcccccccd
 8003420:	40020000 	.word	0x40020000
 8003424:	bffdfbf8 	.word	0xbffdfbf8
 8003428:	40020400 	.word	0x40020400

0800342c <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 800342c:	b580      	push	{r7, lr}
 800342e:	b086      	sub	sp, #24
 8003430:	af00      	add	r7, sp, #0
 8003432:	60f8      	str	r0, [r7, #12]
 8003434:	60b9      	str	r1, [r7, #8]
 8003436:	607a      	str	r2, [r7, #4]
 8003438:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800343a:	2300      	movs	r3, #0
 800343c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003444:	2b01      	cmp	r3, #1
 8003446:	d101      	bne.n	800344c <HAL_DMA_Start_IT+0x20>
 8003448:	2302      	movs	r3, #2
 800344a:	e066      	b.n	800351a <HAL_DMA_Start_IT+0xee>
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	2201      	movs	r2, #1
 8003450:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800345a:	b2db      	uxtb	r3, r3
 800345c:	2b01      	cmp	r3, #1
 800345e:	d155      	bne.n	800350c <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	2202      	movs	r2, #2
 8003464:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	2200      	movs	r2, #0
 800346c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	681a      	ldr	r2, [r3, #0]
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	f022 0201 	bic.w	r2, r2, #1
 800347c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800347e:	683b      	ldr	r3, [r7, #0]
 8003480:	687a      	ldr	r2, [r7, #4]
 8003482:	68b9      	ldr	r1, [r7, #8]
 8003484:	68f8      	ldr	r0, [r7, #12]
 8003486:	f000 f9bb 	bl	8003800 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800348e:	2b00      	cmp	r3, #0
 8003490:	d008      	beq.n	80034a4 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	681a      	ldr	r2, [r3, #0]
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	f042 020e 	orr.w	r2, r2, #14
 80034a0:	601a      	str	r2, [r3, #0]
 80034a2:	e00f      	b.n	80034c4 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	681a      	ldr	r2, [r3, #0]
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	f022 0204 	bic.w	r2, r2, #4
 80034b2:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	681a      	ldr	r2, [r3, #0]
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	f042 020a 	orr.w	r2, r2, #10
 80034c2:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d007      	beq.n	80034e2 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80034d6:	681a      	ldr	r2, [r3, #0]
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80034dc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80034e0:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d007      	beq.n	80034fa <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034ee:	681a      	ldr	r2, [r3, #0]
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034f4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80034f8:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	681a      	ldr	r2, [r3, #0]
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	f042 0201 	orr.w	r2, r2, #1
 8003508:	601a      	str	r2, [r3, #0]
 800350a:	e005      	b.n	8003518 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	2200      	movs	r2, #0
 8003510:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8003514:	2302      	movs	r3, #2
 8003516:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8003518:	7dfb      	ldrb	r3, [r7, #23]
}
 800351a:	4618      	mov	r0, r3
 800351c:	3718      	adds	r7, #24
 800351e:	46bd      	mov	sp, r7
 8003520:	bd80      	pop	{r7, pc}

08003522 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003522:	b480      	push	{r7}
 8003524:	b085      	sub	sp, #20
 8003526:	af00      	add	r7, sp, #0
 8003528:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800352a:	2300      	movs	r3, #0
 800352c:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003534:	b2db      	uxtb	r3, r3
 8003536:	2b02      	cmp	r3, #2
 8003538:	d005      	beq.n	8003546 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	2204      	movs	r2, #4
 800353e:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8003540:	2301      	movs	r3, #1
 8003542:	73fb      	strb	r3, [r7, #15]
 8003544:	e037      	b.n	80035b6 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	681a      	ldr	r2, [r3, #0]
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	f022 020e 	bic.w	r2, r2, #14
 8003554:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800355a:	681a      	ldr	r2, [r3, #0]
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003560:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003564:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	681a      	ldr	r2, [r3, #0]
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	f022 0201 	bic.w	r2, r2, #1
 8003574:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800357a:	f003 021f 	and.w	r2, r3, #31
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003582:	2101      	movs	r1, #1
 8003584:	fa01 f202 	lsl.w	r2, r1, r2
 8003588:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800358e:	687a      	ldr	r2, [r7, #4]
 8003590:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003592:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003598:	2b00      	cmp	r3, #0
 800359a:	d00c      	beq.n	80035b6 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80035a0:	681a      	ldr	r2, [r3, #0]
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80035a6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80035aa:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035b0:	687a      	ldr	r2, [r7, #4]
 80035b2:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80035b4:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	2201      	movs	r2, #1
 80035ba:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	2200      	movs	r2, #0
 80035c2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 80035c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80035c8:	4618      	mov	r0, r3
 80035ca:	3714      	adds	r7, #20
 80035cc:	46bd      	mov	sp, r7
 80035ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d2:	4770      	bx	lr

080035d4 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80035d4:	b580      	push	{r7, lr}
 80035d6:	b084      	sub	sp, #16
 80035d8:	af00      	add	r7, sp, #0
 80035da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80035dc:	2300      	movs	r3, #0
 80035de:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80035e6:	b2db      	uxtb	r3, r3
 80035e8:	2b02      	cmp	r3, #2
 80035ea:	d00d      	beq.n	8003608 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	2204      	movs	r2, #4
 80035f0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	2201      	movs	r2, #1
 80035f6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	2200      	movs	r2, #0
 80035fe:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8003602:	2301      	movs	r3, #1
 8003604:	73fb      	strb	r3, [r7, #15]
 8003606:	e047      	b.n	8003698 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	681a      	ldr	r2, [r3, #0]
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	f022 020e 	bic.w	r2, r2, #14
 8003616:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	681a      	ldr	r2, [r3, #0]
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	f022 0201 	bic.w	r2, r2, #1
 8003626:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800362c:	681a      	ldr	r2, [r3, #0]
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003632:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003636:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800363c:	f003 021f 	and.w	r2, r3, #31
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003644:	2101      	movs	r1, #1
 8003646:	fa01 f202 	lsl.w	r2, r1, r2
 800364a:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003650:	687a      	ldr	r2, [r7, #4]
 8003652:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003654:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800365a:	2b00      	cmp	r3, #0
 800365c:	d00c      	beq.n	8003678 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003662:	681a      	ldr	r2, [r3, #0]
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003668:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800366c:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003672:	687a      	ldr	r2, [r7, #4]
 8003674:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003676:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	2201      	movs	r2, #1
 800367c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	2200      	movs	r2, #0
 8003684:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800368c:	2b00      	cmp	r3, #0
 800368e:	d003      	beq.n	8003698 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003694:	6878      	ldr	r0, [r7, #4]
 8003696:	4798      	blx	r3
    }
  }
  return status;
 8003698:	7bfb      	ldrb	r3, [r7, #15]
}
 800369a:	4618      	mov	r0, r3
 800369c:	3710      	adds	r7, #16
 800369e:	46bd      	mov	sp, r7
 80036a0:	bd80      	pop	{r7, pc}

080036a2 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80036a2:	b580      	push	{r7, lr}
 80036a4:	b084      	sub	sp, #16
 80036a6:	af00      	add	r7, sp, #0
 80036a8:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80036be:	f003 031f 	and.w	r3, r3, #31
 80036c2:	2204      	movs	r2, #4
 80036c4:	409a      	lsls	r2, r3
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	4013      	ands	r3, r2
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d026      	beq.n	800371c <HAL_DMA_IRQHandler+0x7a>
 80036ce:	68bb      	ldr	r3, [r7, #8]
 80036d0:	f003 0304 	and.w	r3, r3, #4
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d021      	beq.n	800371c <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	f003 0320 	and.w	r3, r3, #32
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d107      	bne.n	80036f6 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	681a      	ldr	r2, [r3, #0]
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	f022 0204 	bic.w	r2, r2, #4
 80036f4:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80036fa:	f003 021f 	and.w	r2, r3, #31
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003702:	2104      	movs	r1, #4
 8003704:	fa01 f202 	lsl.w	r2, r1, r2
 8003708:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800370e:	2b00      	cmp	r3, #0
 8003710:	d071      	beq.n	80037f6 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003716:	6878      	ldr	r0, [r7, #4]
 8003718:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800371a:	e06c      	b.n	80037f6 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003720:	f003 031f 	and.w	r3, r3, #31
 8003724:	2202      	movs	r2, #2
 8003726:	409a      	lsls	r2, r3
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	4013      	ands	r3, r2
 800372c:	2b00      	cmp	r3, #0
 800372e:	d02e      	beq.n	800378e <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8003730:	68bb      	ldr	r3, [r7, #8]
 8003732:	f003 0302 	and.w	r3, r3, #2
 8003736:	2b00      	cmp	r3, #0
 8003738:	d029      	beq.n	800378e <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	f003 0320 	and.w	r3, r3, #32
 8003744:	2b00      	cmp	r3, #0
 8003746:	d10b      	bne.n	8003760 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	681a      	ldr	r2, [r3, #0]
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	f022 020a 	bic.w	r2, r2, #10
 8003756:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	2201      	movs	r2, #1
 800375c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003764:	f003 021f 	and.w	r2, r3, #31
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800376c:	2102      	movs	r1, #2
 800376e:	fa01 f202 	lsl.w	r2, r1, r2
 8003772:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	2200      	movs	r2, #0
 8003778:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003780:	2b00      	cmp	r3, #0
 8003782:	d038      	beq.n	80037f6 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003788:	6878      	ldr	r0, [r7, #4]
 800378a:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800378c:	e033      	b.n	80037f6 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003792:	f003 031f 	and.w	r3, r3, #31
 8003796:	2208      	movs	r2, #8
 8003798:	409a      	lsls	r2, r3
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	4013      	ands	r3, r2
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d02a      	beq.n	80037f8 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 80037a2:	68bb      	ldr	r3, [r7, #8]
 80037a4:	f003 0308 	and.w	r3, r3, #8
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d025      	beq.n	80037f8 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	681a      	ldr	r2, [r3, #0]
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	f022 020e 	bic.w	r2, r2, #14
 80037ba:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037c0:	f003 021f 	and.w	r2, r3, #31
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037c8:	2101      	movs	r1, #1
 80037ca:	fa01 f202 	lsl.w	r2, r1, r2
 80037ce:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	2201      	movs	r2, #1
 80037d4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	2201      	movs	r2, #1
 80037da:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	2200      	movs	r2, #0
 80037e2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d004      	beq.n	80037f8 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80037f2:	6878      	ldr	r0, [r7, #4]
 80037f4:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80037f6:	bf00      	nop
 80037f8:	bf00      	nop
}
 80037fa:	3710      	adds	r7, #16
 80037fc:	46bd      	mov	sp, r7
 80037fe:	bd80      	pop	{r7, pc}

08003800 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003800:	b480      	push	{r7}
 8003802:	b085      	sub	sp, #20
 8003804:	af00      	add	r7, sp, #0
 8003806:	60f8      	str	r0, [r7, #12]
 8003808:	60b9      	str	r1, [r7, #8]
 800380a:	607a      	str	r2, [r7, #4]
 800380c:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003812:	68fa      	ldr	r2, [r7, #12]
 8003814:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003816:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800381c:	2b00      	cmp	r3, #0
 800381e:	d004      	beq.n	800382a <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003824:	68fa      	ldr	r2, [r7, #12]
 8003826:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003828:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800382e:	f003 021f 	and.w	r2, r3, #31
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003836:	2101      	movs	r1, #1
 8003838:	fa01 f202 	lsl.w	r2, r1, r2
 800383c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	683a      	ldr	r2, [r7, #0]
 8003844:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	689b      	ldr	r3, [r3, #8]
 800384a:	2b10      	cmp	r3, #16
 800384c:	d108      	bne.n	8003860 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	687a      	ldr	r2, [r7, #4]
 8003854:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	68ba      	ldr	r2, [r7, #8]
 800385c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800385e:	e007      	b.n	8003870 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	68ba      	ldr	r2, [r7, #8]
 8003866:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	687a      	ldr	r2, [r7, #4]
 800386e:	60da      	str	r2, [r3, #12]
}
 8003870:	bf00      	nop
 8003872:	3714      	adds	r7, #20
 8003874:	46bd      	mov	sp, r7
 8003876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800387a:	4770      	bx	lr

0800387c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800387c:	b480      	push	{r7}
 800387e:	b087      	sub	sp, #28
 8003880:	af00      	add	r7, sp, #0
 8003882:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	461a      	mov	r2, r3
 800388a:	4b16      	ldr	r3, [pc, #88]	@ (80038e4 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 800388c:	429a      	cmp	r2, r3
 800388e:	d802      	bhi.n	8003896 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8003890:	4b15      	ldr	r3, [pc, #84]	@ (80038e8 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8003892:	617b      	str	r3, [r7, #20]
 8003894:	e001      	b.n	800389a <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 8003896:	4b15      	ldr	r3, [pc, #84]	@ (80038ec <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8003898:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 800389a:	697b      	ldr	r3, [r7, #20]
 800389c:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	b2db      	uxtb	r3, r3
 80038a4:	3b08      	subs	r3, #8
 80038a6:	4a12      	ldr	r2, [pc, #72]	@ (80038f0 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 80038a8:	fba2 2303 	umull	r2, r3, r2, r3
 80038ac:	091b      	lsrs	r3, r3, #4
 80038ae:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80038b4:	089b      	lsrs	r3, r3, #2
 80038b6:	009a      	lsls	r2, r3, #2
 80038b8:	693b      	ldr	r3, [r7, #16]
 80038ba:	4413      	add	r3, r2
 80038bc:	461a      	mov	r2, r3
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	4a0b      	ldr	r2, [pc, #44]	@ (80038f4 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 80038c6:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	f003 031f 	and.w	r3, r3, #31
 80038ce:	2201      	movs	r2, #1
 80038d0:	409a      	lsls	r2, r3
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80038d6:	bf00      	nop
 80038d8:	371c      	adds	r7, #28
 80038da:	46bd      	mov	sp, r7
 80038dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e0:	4770      	bx	lr
 80038e2:	bf00      	nop
 80038e4:	40020407 	.word	0x40020407
 80038e8:	40020800 	.word	0x40020800
 80038ec:	40020820 	.word	0x40020820
 80038f0:	cccccccd 	.word	0xcccccccd
 80038f4:	40020880 	.word	0x40020880

080038f8 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80038f8:	b480      	push	{r7}
 80038fa:	b085      	sub	sp, #20
 80038fc:	af00      	add	r7, sp, #0
 80038fe:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	685b      	ldr	r3, [r3, #4]
 8003904:	b2db      	uxtb	r3, r3
 8003906:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8003908:	68fa      	ldr	r2, [r7, #12]
 800390a:	4b0b      	ldr	r3, [pc, #44]	@ (8003938 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800390c:	4413      	add	r3, r2
 800390e:	009b      	lsls	r3, r3, #2
 8003910:	461a      	mov	r2, r3
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	4a08      	ldr	r2, [pc, #32]	@ (800393c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800391a:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	3b01      	subs	r3, #1
 8003920:	f003 031f 	and.w	r3, r3, #31
 8003924:	2201      	movs	r2, #1
 8003926:	409a      	lsls	r2, r3
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 800392c:	bf00      	nop
 800392e:	3714      	adds	r7, #20
 8003930:	46bd      	mov	sp, r7
 8003932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003936:	4770      	bx	lr
 8003938:	1000823f 	.word	0x1000823f
 800393c:	40020940 	.word	0x40020940

08003940 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003940:	b480      	push	{r7}
 8003942:	b087      	sub	sp, #28
 8003944:	af00      	add	r7, sp, #0
 8003946:	6078      	str	r0, [r7, #4]
 8003948:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800394a:	2300      	movs	r3, #0
 800394c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800394e:	e15a      	b.n	8003c06 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003950:	683b      	ldr	r3, [r7, #0]
 8003952:	681a      	ldr	r2, [r3, #0]
 8003954:	2101      	movs	r1, #1
 8003956:	697b      	ldr	r3, [r7, #20]
 8003958:	fa01 f303 	lsl.w	r3, r1, r3
 800395c:	4013      	ands	r3, r2
 800395e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	2b00      	cmp	r3, #0
 8003964:	f000 814c 	beq.w	8003c00 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003968:	683b      	ldr	r3, [r7, #0]
 800396a:	685b      	ldr	r3, [r3, #4]
 800396c:	f003 0303 	and.w	r3, r3, #3
 8003970:	2b01      	cmp	r3, #1
 8003972:	d005      	beq.n	8003980 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003974:	683b      	ldr	r3, [r7, #0]
 8003976:	685b      	ldr	r3, [r3, #4]
 8003978:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800397c:	2b02      	cmp	r3, #2
 800397e:	d130      	bne.n	80039e2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	689b      	ldr	r3, [r3, #8]
 8003984:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003986:	697b      	ldr	r3, [r7, #20]
 8003988:	005b      	lsls	r3, r3, #1
 800398a:	2203      	movs	r2, #3
 800398c:	fa02 f303 	lsl.w	r3, r2, r3
 8003990:	43db      	mvns	r3, r3
 8003992:	693a      	ldr	r2, [r7, #16]
 8003994:	4013      	ands	r3, r2
 8003996:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003998:	683b      	ldr	r3, [r7, #0]
 800399a:	68da      	ldr	r2, [r3, #12]
 800399c:	697b      	ldr	r3, [r7, #20]
 800399e:	005b      	lsls	r3, r3, #1
 80039a0:	fa02 f303 	lsl.w	r3, r2, r3
 80039a4:	693a      	ldr	r2, [r7, #16]
 80039a6:	4313      	orrs	r3, r2
 80039a8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	693a      	ldr	r2, [r7, #16]
 80039ae:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	685b      	ldr	r3, [r3, #4]
 80039b4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80039b6:	2201      	movs	r2, #1
 80039b8:	697b      	ldr	r3, [r7, #20]
 80039ba:	fa02 f303 	lsl.w	r3, r2, r3
 80039be:	43db      	mvns	r3, r3
 80039c0:	693a      	ldr	r2, [r7, #16]
 80039c2:	4013      	ands	r3, r2
 80039c4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80039c6:	683b      	ldr	r3, [r7, #0]
 80039c8:	685b      	ldr	r3, [r3, #4]
 80039ca:	091b      	lsrs	r3, r3, #4
 80039cc:	f003 0201 	and.w	r2, r3, #1
 80039d0:	697b      	ldr	r3, [r7, #20]
 80039d2:	fa02 f303 	lsl.w	r3, r2, r3
 80039d6:	693a      	ldr	r2, [r7, #16]
 80039d8:	4313      	orrs	r3, r2
 80039da:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	693a      	ldr	r2, [r7, #16]
 80039e0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80039e2:	683b      	ldr	r3, [r7, #0]
 80039e4:	685b      	ldr	r3, [r3, #4]
 80039e6:	f003 0303 	and.w	r3, r3, #3
 80039ea:	2b03      	cmp	r3, #3
 80039ec:	d017      	beq.n	8003a1e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	68db      	ldr	r3, [r3, #12]
 80039f2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80039f4:	697b      	ldr	r3, [r7, #20]
 80039f6:	005b      	lsls	r3, r3, #1
 80039f8:	2203      	movs	r2, #3
 80039fa:	fa02 f303 	lsl.w	r3, r2, r3
 80039fe:	43db      	mvns	r3, r3
 8003a00:	693a      	ldr	r2, [r7, #16]
 8003a02:	4013      	ands	r3, r2
 8003a04:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003a06:	683b      	ldr	r3, [r7, #0]
 8003a08:	689a      	ldr	r2, [r3, #8]
 8003a0a:	697b      	ldr	r3, [r7, #20]
 8003a0c:	005b      	lsls	r3, r3, #1
 8003a0e:	fa02 f303 	lsl.w	r3, r2, r3
 8003a12:	693a      	ldr	r2, [r7, #16]
 8003a14:	4313      	orrs	r3, r2
 8003a16:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	693a      	ldr	r2, [r7, #16]
 8003a1c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003a1e:	683b      	ldr	r3, [r7, #0]
 8003a20:	685b      	ldr	r3, [r3, #4]
 8003a22:	f003 0303 	and.w	r3, r3, #3
 8003a26:	2b02      	cmp	r3, #2
 8003a28:	d123      	bne.n	8003a72 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003a2a:	697b      	ldr	r3, [r7, #20]
 8003a2c:	08da      	lsrs	r2, r3, #3
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	3208      	adds	r2, #8
 8003a32:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003a36:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003a38:	697b      	ldr	r3, [r7, #20]
 8003a3a:	f003 0307 	and.w	r3, r3, #7
 8003a3e:	009b      	lsls	r3, r3, #2
 8003a40:	220f      	movs	r2, #15
 8003a42:	fa02 f303 	lsl.w	r3, r2, r3
 8003a46:	43db      	mvns	r3, r3
 8003a48:	693a      	ldr	r2, [r7, #16]
 8003a4a:	4013      	ands	r3, r2
 8003a4c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003a4e:	683b      	ldr	r3, [r7, #0]
 8003a50:	691a      	ldr	r2, [r3, #16]
 8003a52:	697b      	ldr	r3, [r7, #20]
 8003a54:	f003 0307 	and.w	r3, r3, #7
 8003a58:	009b      	lsls	r3, r3, #2
 8003a5a:	fa02 f303 	lsl.w	r3, r2, r3
 8003a5e:	693a      	ldr	r2, [r7, #16]
 8003a60:	4313      	orrs	r3, r2
 8003a62:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8003a64:	697b      	ldr	r3, [r7, #20]
 8003a66:	08da      	lsrs	r2, r3, #3
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	3208      	adds	r2, #8
 8003a6c:	6939      	ldr	r1, [r7, #16]
 8003a6e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003a78:	697b      	ldr	r3, [r7, #20]
 8003a7a:	005b      	lsls	r3, r3, #1
 8003a7c:	2203      	movs	r2, #3
 8003a7e:	fa02 f303 	lsl.w	r3, r2, r3
 8003a82:	43db      	mvns	r3, r3
 8003a84:	693a      	ldr	r2, [r7, #16]
 8003a86:	4013      	ands	r3, r2
 8003a88:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003a8a:	683b      	ldr	r3, [r7, #0]
 8003a8c:	685b      	ldr	r3, [r3, #4]
 8003a8e:	f003 0203 	and.w	r2, r3, #3
 8003a92:	697b      	ldr	r3, [r7, #20]
 8003a94:	005b      	lsls	r3, r3, #1
 8003a96:	fa02 f303 	lsl.w	r3, r2, r3
 8003a9a:	693a      	ldr	r2, [r7, #16]
 8003a9c:	4313      	orrs	r3, r2
 8003a9e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	693a      	ldr	r2, [r7, #16]
 8003aa4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003aa6:	683b      	ldr	r3, [r7, #0]
 8003aa8:	685b      	ldr	r3, [r3, #4]
 8003aaa:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	f000 80a6 	beq.w	8003c00 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003ab4:	4b5b      	ldr	r3, [pc, #364]	@ (8003c24 <HAL_GPIO_Init+0x2e4>)
 8003ab6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003ab8:	4a5a      	ldr	r2, [pc, #360]	@ (8003c24 <HAL_GPIO_Init+0x2e4>)
 8003aba:	f043 0301 	orr.w	r3, r3, #1
 8003abe:	6613      	str	r3, [r2, #96]	@ 0x60
 8003ac0:	4b58      	ldr	r3, [pc, #352]	@ (8003c24 <HAL_GPIO_Init+0x2e4>)
 8003ac2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003ac4:	f003 0301 	and.w	r3, r3, #1
 8003ac8:	60bb      	str	r3, [r7, #8]
 8003aca:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003acc:	4a56      	ldr	r2, [pc, #344]	@ (8003c28 <HAL_GPIO_Init+0x2e8>)
 8003ace:	697b      	ldr	r3, [r7, #20]
 8003ad0:	089b      	lsrs	r3, r3, #2
 8003ad2:	3302      	adds	r3, #2
 8003ad4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003ad8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003ada:	697b      	ldr	r3, [r7, #20]
 8003adc:	f003 0303 	and.w	r3, r3, #3
 8003ae0:	009b      	lsls	r3, r3, #2
 8003ae2:	220f      	movs	r2, #15
 8003ae4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ae8:	43db      	mvns	r3, r3
 8003aea:	693a      	ldr	r2, [r7, #16]
 8003aec:	4013      	ands	r3, r2
 8003aee:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003af6:	d01f      	beq.n	8003b38 <HAL_GPIO_Init+0x1f8>
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	4a4c      	ldr	r2, [pc, #304]	@ (8003c2c <HAL_GPIO_Init+0x2ec>)
 8003afc:	4293      	cmp	r3, r2
 8003afe:	d019      	beq.n	8003b34 <HAL_GPIO_Init+0x1f4>
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	4a4b      	ldr	r2, [pc, #300]	@ (8003c30 <HAL_GPIO_Init+0x2f0>)
 8003b04:	4293      	cmp	r3, r2
 8003b06:	d013      	beq.n	8003b30 <HAL_GPIO_Init+0x1f0>
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	4a4a      	ldr	r2, [pc, #296]	@ (8003c34 <HAL_GPIO_Init+0x2f4>)
 8003b0c:	4293      	cmp	r3, r2
 8003b0e:	d00d      	beq.n	8003b2c <HAL_GPIO_Init+0x1ec>
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	4a49      	ldr	r2, [pc, #292]	@ (8003c38 <HAL_GPIO_Init+0x2f8>)
 8003b14:	4293      	cmp	r3, r2
 8003b16:	d007      	beq.n	8003b28 <HAL_GPIO_Init+0x1e8>
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	4a48      	ldr	r2, [pc, #288]	@ (8003c3c <HAL_GPIO_Init+0x2fc>)
 8003b1c:	4293      	cmp	r3, r2
 8003b1e:	d101      	bne.n	8003b24 <HAL_GPIO_Init+0x1e4>
 8003b20:	2305      	movs	r3, #5
 8003b22:	e00a      	b.n	8003b3a <HAL_GPIO_Init+0x1fa>
 8003b24:	2306      	movs	r3, #6
 8003b26:	e008      	b.n	8003b3a <HAL_GPIO_Init+0x1fa>
 8003b28:	2304      	movs	r3, #4
 8003b2a:	e006      	b.n	8003b3a <HAL_GPIO_Init+0x1fa>
 8003b2c:	2303      	movs	r3, #3
 8003b2e:	e004      	b.n	8003b3a <HAL_GPIO_Init+0x1fa>
 8003b30:	2302      	movs	r3, #2
 8003b32:	e002      	b.n	8003b3a <HAL_GPIO_Init+0x1fa>
 8003b34:	2301      	movs	r3, #1
 8003b36:	e000      	b.n	8003b3a <HAL_GPIO_Init+0x1fa>
 8003b38:	2300      	movs	r3, #0
 8003b3a:	697a      	ldr	r2, [r7, #20]
 8003b3c:	f002 0203 	and.w	r2, r2, #3
 8003b40:	0092      	lsls	r2, r2, #2
 8003b42:	4093      	lsls	r3, r2
 8003b44:	693a      	ldr	r2, [r7, #16]
 8003b46:	4313      	orrs	r3, r2
 8003b48:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003b4a:	4937      	ldr	r1, [pc, #220]	@ (8003c28 <HAL_GPIO_Init+0x2e8>)
 8003b4c:	697b      	ldr	r3, [r7, #20]
 8003b4e:	089b      	lsrs	r3, r3, #2
 8003b50:	3302      	adds	r3, #2
 8003b52:	693a      	ldr	r2, [r7, #16]
 8003b54:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003b58:	4b39      	ldr	r3, [pc, #228]	@ (8003c40 <HAL_GPIO_Init+0x300>)
 8003b5a:	689b      	ldr	r3, [r3, #8]
 8003b5c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	43db      	mvns	r3, r3
 8003b62:	693a      	ldr	r2, [r7, #16]
 8003b64:	4013      	ands	r3, r2
 8003b66:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003b68:	683b      	ldr	r3, [r7, #0]
 8003b6a:	685b      	ldr	r3, [r3, #4]
 8003b6c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d003      	beq.n	8003b7c <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8003b74:	693a      	ldr	r2, [r7, #16]
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	4313      	orrs	r3, r2
 8003b7a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003b7c:	4a30      	ldr	r2, [pc, #192]	@ (8003c40 <HAL_GPIO_Init+0x300>)
 8003b7e:	693b      	ldr	r3, [r7, #16]
 8003b80:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003b82:	4b2f      	ldr	r3, [pc, #188]	@ (8003c40 <HAL_GPIO_Init+0x300>)
 8003b84:	68db      	ldr	r3, [r3, #12]
 8003b86:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	43db      	mvns	r3, r3
 8003b8c:	693a      	ldr	r2, [r7, #16]
 8003b8e:	4013      	ands	r3, r2
 8003b90:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003b92:	683b      	ldr	r3, [r7, #0]
 8003b94:	685b      	ldr	r3, [r3, #4]
 8003b96:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d003      	beq.n	8003ba6 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8003b9e:	693a      	ldr	r2, [r7, #16]
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	4313      	orrs	r3, r2
 8003ba4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003ba6:	4a26      	ldr	r2, [pc, #152]	@ (8003c40 <HAL_GPIO_Init+0x300>)
 8003ba8:	693b      	ldr	r3, [r7, #16]
 8003baa:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8003bac:	4b24      	ldr	r3, [pc, #144]	@ (8003c40 <HAL_GPIO_Init+0x300>)
 8003bae:	685b      	ldr	r3, [r3, #4]
 8003bb0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	43db      	mvns	r3, r3
 8003bb6:	693a      	ldr	r2, [r7, #16]
 8003bb8:	4013      	ands	r3, r2
 8003bba:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003bbc:	683b      	ldr	r3, [r7, #0]
 8003bbe:	685b      	ldr	r3, [r3, #4]
 8003bc0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d003      	beq.n	8003bd0 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8003bc8:	693a      	ldr	r2, [r7, #16]
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	4313      	orrs	r3, r2
 8003bce:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003bd0:	4a1b      	ldr	r2, [pc, #108]	@ (8003c40 <HAL_GPIO_Init+0x300>)
 8003bd2:	693b      	ldr	r3, [r7, #16]
 8003bd4:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8003bd6:	4b1a      	ldr	r3, [pc, #104]	@ (8003c40 <HAL_GPIO_Init+0x300>)
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	43db      	mvns	r3, r3
 8003be0:	693a      	ldr	r2, [r7, #16]
 8003be2:	4013      	ands	r3, r2
 8003be4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003be6:	683b      	ldr	r3, [r7, #0]
 8003be8:	685b      	ldr	r3, [r3, #4]
 8003bea:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d003      	beq.n	8003bfa <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8003bf2:	693a      	ldr	r2, [r7, #16]
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	4313      	orrs	r3, r2
 8003bf8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003bfa:	4a11      	ldr	r2, [pc, #68]	@ (8003c40 <HAL_GPIO_Init+0x300>)
 8003bfc:	693b      	ldr	r3, [r7, #16]
 8003bfe:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003c00:	697b      	ldr	r3, [r7, #20]
 8003c02:	3301      	adds	r3, #1
 8003c04:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003c06:	683b      	ldr	r3, [r7, #0]
 8003c08:	681a      	ldr	r2, [r3, #0]
 8003c0a:	697b      	ldr	r3, [r7, #20]
 8003c0c:	fa22 f303 	lsr.w	r3, r2, r3
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	f47f ae9d 	bne.w	8003950 <HAL_GPIO_Init+0x10>
  }
}
 8003c16:	bf00      	nop
 8003c18:	bf00      	nop
 8003c1a:	371c      	adds	r7, #28
 8003c1c:	46bd      	mov	sp, r7
 8003c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c22:	4770      	bx	lr
 8003c24:	40021000 	.word	0x40021000
 8003c28:	40010000 	.word	0x40010000
 8003c2c:	48000400 	.word	0x48000400
 8003c30:	48000800 	.word	0x48000800
 8003c34:	48000c00 	.word	0x48000c00
 8003c38:	48001000 	.word	0x48001000
 8003c3c:	48001400 	.word	0x48001400
 8003c40:	40010400 	.word	0x40010400

08003c44 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 8003c44:	b580      	push	{r7, lr}
 8003c46:	b084      	sub	sp, #16
 8003c48:	af00      	add	r7, sp, #0
 8003c4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d101      	bne.n	8003c56 <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 8003c52:	2301      	movs	r3, #1
 8003c54:	e041      	b.n	8003cda <HAL_IWDG_Init+0x96>
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
  assert_param(IS_IWDG_WINDOW(hiwdg->Init.Window));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	f64c 42cc 	movw	r2, #52428	@ 0xcccc
 8003c5e:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	f245 5255 	movw	r2, #21845	@ 0x5555
 8003c68:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	687a      	ldr	r2, [r7, #4]
 8003c70:	6852      	ldr	r2, [r2, #4]
 8003c72:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	687a      	ldr	r2, [r7, #4]
 8003c7a:	6892      	ldr	r2, [r2, #8]
 8003c7c:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 8003c7e:	f7fe f823 	bl	8001cc8 <HAL_GetTick>
 8003c82:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8003c84:	e00f      	b.n	8003ca6 <HAL_IWDG_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 8003c86:	f7fe f81f 	bl	8001cc8 <HAL_GetTick>
 8003c8a:	4602      	mov	r2, r0
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	1ad3      	subs	r3, r2, r3
 8003c90:	2b31      	cmp	r3, #49	@ 0x31
 8003c92:	d908      	bls.n	8003ca6 <HAL_IWDG_Init+0x62>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	68db      	ldr	r3, [r3, #12]
 8003c9a:	f003 0307 	and.w	r3, r3, #7
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d001      	beq.n	8003ca6 <HAL_IWDG_Init+0x62>
      {
        return HAL_TIMEOUT;
 8003ca2:	2303      	movs	r3, #3
 8003ca4:	e019      	b.n	8003cda <HAL_IWDG_Init+0x96>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	68db      	ldr	r3, [r3, #12]
 8003cac:	f003 0307 	and.w	r3, r3, #7
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d1e8      	bne.n	8003c86 <HAL_IWDG_Init+0x42>
    }
  }

  /* If window parameter is different than current value, modify window
  register */
  if (hiwdg->Instance->WINR != hiwdg->Init.Window)
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	691a      	ldr	r2, [r3, #16]
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	68db      	ldr	r3, [r3, #12]
 8003cbe:	429a      	cmp	r2, r3
 8003cc0:	d005      	beq.n	8003cce <HAL_IWDG_Init+0x8a>
  {
    /* Write to IWDG WINR the IWDG_Window value to compare with. In any case,
    even if window feature is disabled, Watchdog will be reloaded by writing
    windows register */
    hiwdg->Instance->WINR = hiwdg->Init.Window;
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	687a      	ldr	r2, [r7, #4]
 8003cc8:	68d2      	ldr	r2, [r2, #12]
 8003cca:	611a      	str	r2, [r3, #16]
 8003ccc:	e004      	b.n	8003cd8 <HAL_IWDG_Init+0x94>
  }
  else
  {
    /* Reload IWDG counter with value defined in the reload register */
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 8003cd6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003cd8:	2300      	movs	r3, #0
}
 8003cda:	4618      	mov	r0, r3
 8003cdc:	3710      	adds	r7, #16
 8003cde:	46bd      	mov	sp, r7
 8003ce0:	bd80      	pop	{r7, pc}
	...

08003ce4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003ce4:	b480      	push	{r7}
 8003ce6:	b085      	sub	sp, #20
 8003ce8:	af00      	add	r7, sp, #0
 8003cea:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d141      	bne.n	8003d76 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003cf2:	4b4b      	ldr	r3, [pc, #300]	@ (8003e20 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003cfa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003cfe:	d131      	bne.n	8003d64 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003d00:	4b47      	ldr	r3, [pc, #284]	@ (8003e20 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d02:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003d06:	4a46      	ldr	r2, [pc, #280]	@ (8003e20 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d08:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003d0c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003d10:	4b43      	ldr	r3, [pc, #268]	@ (8003e20 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003d18:	4a41      	ldr	r2, [pc, #260]	@ (8003e20 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d1a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003d1e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003d20:	4b40      	ldr	r3, [pc, #256]	@ (8003e24 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	2232      	movs	r2, #50	@ 0x32
 8003d26:	fb02 f303 	mul.w	r3, r2, r3
 8003d2a:	4a3f      	ldr	r2, [pc, #252]	@ (8003e28 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003d2c:	fba2 2303 	umull	r2, r3, r2, r3
 8003d30:	0c9b      	lsrs	r3, r3, #18
 8003d32:	3301      	adds	r3, #1
 8003d34:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003d36:	e002      	b.n	8003d3e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	3b01      	subs	r3, #1
 8003d3c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003d3e:	4b38      	ldr	r3, [pc, #224]	@ (8003e20 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d40:	695b      	ldr	r3, [r3, #20]
 8003d42:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003d46:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003d4a:	d102      	bne.n	8003d52 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d1f2      	bne.n	8003d38 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003d52:	4b33      	ldr	r3, [pc, #204]	@ (8003e20 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d54:	695b      	ldr	r3, [r3, #20]
 8003d56:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003d5a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003d5e:	d158      	bne.n	8003e12 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003d60:	2303      	movs	r3, #3
 8003d62:	e057      	b.n	8003e14 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003d64:	4b2e      	ldr	r3, [pc, #184]	@ (8003e20 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d66:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003d6a:	4a2d      	ldr	r2, [pc, #180]	@ (8003e20 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d6c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003d70:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003d74:	e04d      	b.n	8003e12 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003d7c:	d141      	bne.n	8003e02 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003d7e:	4b28      	ldr	r3, [pc, #160]	@ (8003e20 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003d86:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003d8a:	d131      	bne.n	8003df0 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003d8c:	4b24      	ldr	r3, [pc, #144]	@ (8003e20 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d8e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003d92:	4a23      	ldr	r2, [pc, #140]	@ (8003e20 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d94:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003d98:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003d9c:	4b20      	ldr	r3, [pc, #128]	@ (8003e20 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003da4:	4a1e      	ldr	r2, [pc, #120]	@ (8003e20 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003da6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003daa:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003dac:	4b1d      	ldr	r3, [pc, #116]	@ (8003e24 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	2232      	movs	r2, #50	@ 0x32
 8003db2:	fb02 f303 	mul.w	r3, r2, r3
 8003db6:	4a1c      	ldr	r2, [pc, #112]	@ (8003e28 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003db8:	fba2 2303 	umull	r2, r3, r2, r3
 8003dbc:	0c9b      	lsrs	r3, r3, #18
 8003dbe:	3301      	adds	r3, #1
 8003dc0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003dc2:	e002      	b.n	8003dca <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	3b01      	subs	r3, #1
 8003dc8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003dca:	4b15      	ldr	r3, [pc, #84]	@ (8003e20 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003dcc:	695b      	ldr	r3, [r3, #20]
 8003dce:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003dd2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003dd6:	d102      	bne.n	8003dde <HAL_PWREx_ControlVoltageScaling+0xfa>
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d1f2      	bne.n	8003dc4 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003dde:	4b10      	ldr	r3, [pc, #64]	@ (8003e20 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003de0:	695b      	ldr	r3, [r3, #20]
 8003de2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003de6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003dea:	d112      	bne.n	8003e12 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003dec:	2303      	movs	r3, #3
 8003dee:	e011      	b.n	8003e14 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003df0:	4b0b      	ldr	r3, [pc, #44]	@ (8003e20 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003df2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003df6:	4a0a      	ldr	r2, [pc, #40]	@ (8003e20 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003df8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003dfc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003e00:	e007      	b.n	8003e12 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003e02:	4b07      	ldr	r3, [pc, #28]	@ (8003e20 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003e0a:	4a05      	ldr	r2, [pc, #20]	@ (8003e20 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003e0c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003e10:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8003e12:	2300      	movs	r3, #0
}
 8003e14:	4618      	mov	r0, r3
 8003e16:	3714      	adds	r7, #20
 8003e18:	46bd      	mov	sp, r7
 8003e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e1e:	4770      	bx	lr
 8003e20:	40007000 	.word	0x40007000
 8003e24:	20000000 	.word	0x20000000
 8003e28:	431bde83 	.word	0x431bde83

08003e2c <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8003e2c:	b480      	push	{r7}
 8003e2e:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8003e30:	4b05      	ldr	r3, [pc, #20]	@ (8003e48 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003e32:	689b      	ldr	r3, [r3, #8]
 8003e34:	4a04      	ldr	r2, [pc, #16]	@ (8003e48 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003e36:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003e3a:	6093      	str	r3, [r2, #8]
}
 8003e3c:	bf00      	nop
 8003e3e:	46bd      	mov	sp, r7
 8003e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e44:	4770      	bx	lr
 8003e46:	bf00      	nop
 8003e48:	40007000 	.word	0x40007000

08003e4c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003e4c:	b580      	push	{r7, lr}
 8003e4e:	b088      	sub	sp, #32
 8003e50:	af00      	add	r7, sp, #0
 8003e52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d101      	bne.n	8003e5e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003e5a:	2301      	movs	r3, #1
 8003e5c:	e2fe      	b.n	800445c <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	f003 0301 	and.w	r3, r3, #1
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d075      	beq.n	8003f56 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003e6a:	4b97      	ldr	r3, [pc, #604]	@ (80040c8 <HAL_RCC_OscConfig+0x27c>)
 8003e6c:	689b      	ldr	r3, [r3, #8]
 8003e6e:	f003 030c 	and.w	r3, r3, #12
 8003e72:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003e74:	4b94      	ldr	r3, [pc, #592]	@ (80040c8 <HAL_RCC_OscConfig+0x27c>)
 8003e76:	68db      	ldr	r3, [r3, #12]
 8003e78:	f003 0303 	and.w	r3, r3, #3
 8003e7c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8003e7e:	69bb      	ldr	r3, [r7, #24]
 8003e80:	2b0c      	cmp	r3, #12
 8003e82:	d102      	bne.n	8003e8a <HAL_RCC_OscConfig+0x3e>
 8003e84:	697b      	ldr	r3, [r7, #20]
 8003e86:	2b03      	cmp	r3, #3
 8003e88:	d002      	beq.n	8003e90 <HAL_RCC_OscConfig+0x44>
 8003e8a:	69bb      	ldr	r3, [r7, #24]
 8003e8c:	2b08      	cmp	r3, #8
 8003e8e:	d10b      	bne.n	8003ea8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003e90:	4b8d      	ldr	r3, [pc, #564]	@ (80040c8 <HAL_RCC_OscConfig+0x27c>)
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d05b      	beq.n	8003f54 <HAL_RCC_OscConfig+0x108>
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	685b      	ldr	r3, [r3, #4]
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d157      	bne.n	8003f54 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003ea4:	2301      	movs	r3, #1
 8003ea6:	e2d9      	b.n	800445c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	685b      	ldr	r3, [r3, #4]
 8003eac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003eb0:	d106      	bne.n	8003ec0 <HAL_RCC_OscConfig+0x74>
 8003eb2:	4b85      	ldr	r3, [pc, #532]	@ (80040c8 <HAL_RCC_OscConfig+0x27c>)
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	4a84      	ldr	r2, [pc, #528]	@ (80040c8 <HAL_RCC_OscConfig+0x27c>)
 8003eb8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003ebc:	6013      	str	r3, [r2, #0]
 8003ebe:	e01d      	b.n	8003efc <HAL_RCC_OscConfig+0xb0>
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	685b      	ldr	r3, [r3, #4]
 8003ec4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003ec8:	d10c      	bne.n	8003ee4 <HAL_RCC_OscConfig+0x98>
 8003eca:	4b7f      	ldr	r3, [pc, #508]	@ (80040c8 <HAL_RCC_OscConfig+0x27c>)
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	4a7e      	ldr	r2, [pc, #504]	@ (80040c8 <HAL_RCC_OscConfig+0x27c>)
 8003ed0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003ed4:	6013      	str	r3, [r2, #0]
 8003ed6:	4b7c      	ldr	r3, [pc, #496]	@ (80040c8 <HAL_RCC_OscConfig+0x27c>)
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	4a7b      	ldr	r2, [pc, #492]	@ (80040c8 <HAL_RCC_OscConfig+0x27c>)
 8003edc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003ee0:	6013      	str	r3, [r2, #0]
 8003ee2:	e00b      	b.n	8003efc <HAL_RCC_OscConfig+0xb0>
 8003ee4:	4b78      	ldr	r3, [pc, #480]	@ (80040c8 <HAL_RCC_OscConfig+0x27c>)
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	4a77      	ldr	r2, [pc, #476]	@ (80040c8 <HAL_RCC_OscConfig+0x27c>)
 8003eea:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003eee:	6013      	str	r3, [r2, #0]
 8003ef0:	4b75      	ldr	r3, [pc, #468]	@ (80040c8 <HAL_RCC_OscConfig+0x27c>)
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	4a74      	ldr	r2, [pc, #464]	@ (80040c8 <HAL_RCC_OscConfig+0x27c>)
 8003ef6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003efa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	685b      	ldr	r3, [r3, #4]
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d013      	beq.n	8003f2c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f04:	f7fd fee0 	bl	8001cc8 <HAL_GetTick>
 8003f08:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003f0a:	e008      	b.n	8003f1e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003f0c:	f7fd fedc 	bl	8001cc8 <HAL_GetTick>
 8003f10:	4602      	mov	r2, r0
 8003f12:	693b      	ldr	r3, [r7, #16]
 8003f14:	1ad3      	subs	r3, r2, r3
 8003f16:	2b64      	cmp	r3, #100	@ 0x64
 8003f18:	d901      	bls.n	8003f1e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003f1a:	2303      	movs	r3, #3
 8003f1c:	e29e      	b.n	800445c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003f1e:	4b6a      	ldr	r3, [pc, #424]	@ (80040c8 <HAL_RCC_OscConfig+0x27c>)
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d0f0      	beq.n	8003f0c <HAL_RCC_OscConfig+0xc0>
 8003f2a:	e014      	b.n	8003f56 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f2c:	f7fd fecc 	bl	8001cc8 <HAL_GetTick>
 8003f30:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003f32:	e008      	b.n	8003f46 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003f34:	f7fd fec8 	bl	8001cc8 <HAL_GetTick>
 8003f38:	4602      	mov	r2, r0
 8003f3a:	693b      	ldr	r3, [r7, #16]
 8003f3c:	1ad3      	subs	r3, r2, r3
 8003f3e:	2b64      	cmp	r3, #100	@ 0x64
 8003f40:	d901      	bls.n	8003f46 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003f42:	2303      	movs	r3, #3
 8003f44:	e28a      	b.n	800445c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003f46:	4b60      	ldr	r3, [pc, #384]	@ (80040c8 <HAL_RCC_OscConfig+0x27c>)
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d1f0      	bne.n	8003f34 <HAL_RCC_OscConfig+0xe8>
 8003f52:	e000      	b.n	8003f56 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003f54:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	f003 0302 	and.w	r3, r3, #2
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d075      	beq.n	800404e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003f62:	4b59      	ldr	r3, [pc, #356]	@ (80040c8 <HAL_RCC_OscConfig+0x27c>)
 8003f64:	689b      	ldr	r3, [r3, #8]
 8003f66:	f003 030c 	and.w	r3, r3, #12
 8003f6a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003f6c:	4b56      	ldr	r3, [pc, #344]	@ (80040c8 <HAL_RCC_OscConfig+0x27c>)
 8003f6e:	68db      	ldr	r3, [r3, #12]
 8003f70:	f003 0303 	and.w	r3, r3, #3
 8003f74:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8003f76:	69bb      	ldr	r3, [r7, #24]
 8003f78:	2b0c      	cmp	r3, #12
 8003f7a:	d102      	bne.n	8003f82 <HAL_RCC_OscConfig+0x136>
 8003f7c:	697b      	ldr	r3, [r7, #20]
 8003f7e:	2b02      	cmp	r3, #2
 8003f80:	d002      	beq.n	8003f88 <HAL_RCC_OscConfig+0x13c>
 8003f82:	69bb      	ldr	r3, [r7, #24]
 8003f84:	2b04      	cmp	r3, #4
 8003f86:	d11f      	bne.n	8003fc8 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003f88:	4b4f      	ldr	r3, [pc, #316]	@ (80040c8 <HAL_RCC_OscConfig+0x27c>)
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d005      	beq.n	8003fa0 <HAL_RCC_OscConfig+0x154>
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	68db      	ldr	r3, [r3, #12]
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d101      	bne.n	8003fa0 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8003f9c:	2301      	movs	r3, #1
 8003f9e:	e25d      	b.n	800445c <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003fa0:	4b49      	ldr	r3, [pc, #292]	@ (80040c8 <HAL_RCC_OscConfig+0x27c>)
 8003fa2:	685b      	ldr	r3, [r3, #4]
 8003fa4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	691b      	ldr	r3, [r3, #16]
 8003fac:	061b      	lsls	r3, r3, #24
 8003fae:	4946      	ldr	r1, [pc, #280]	@ (80040c8 <HAL_RCC_OscConfig+0x27c>)
 8003fb0:	4313      	orrs	r3, r2
 8003fb2:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003fb4:	4b45      	ldr	r3, [pc, #276]	@ (80040cc <HAL_RCC_OscConfig+0x280>)
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	4618      	mov	r0, r3
 8003fba:	f7fd fe39 	bl	8001c30 <HAL_InitTick>
 8003fbe:	4603      	mov	r3, r0
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d043      	beq.n	800404c <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8003fc4:	2301      	movs	r3, #1
 8003fc6:	e249      	b.n	800445c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	68db      	ldr	r3, [r3, #12]
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d023      	beq.n	8004018 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003fd0:	4b3d      	ldr	r3, [pc, #244]	@ (80040c8 <HAL_RCC_OscConfig+0x27c>)
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	4a3c      	ldr	r2, [pc, #240]	@ (80040c8 <HAL_RCC_OscConfig+0x27c>)
 8003fd6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003fda:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fdc:	f7fd fe74 	bl	8001cc8 <HAL_GetTick>
 8003fe0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003fe2:	e008      	b.n	8003ff6 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003fe4:	f7fd fe70 	bl	8001cc8 <HAL_GetTick>
 8003fe8:	4602      	mov	r2, r0
 8003fea:	693b      	ldr	r3, [r7, #16]
 8003fec:	1ad3      	subs	r3, r2, r3
 8003fee:	2b02      	cmp	r3, #2
 8003ff0:	d901      	bls.n	8003ff6 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8003ff2:	2303      	movs	r3, #3
 8003ff4:	e232      	b.n	800445c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003ff6:	4b34      	ldr	r3, [pc, #208]	@ (80040c8 <HAL_RCC_OscConfig+0x27c>)
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d0f0      	beq.n	8003fe4 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004002:	4b31      	ldr	r3, [pc, #196]	@ (80040c8 <HAL_RCC_OscConfig+0x27c>)
 8004004:	685b      	ldr	r3, [r3, #4]
 8004006:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	691b      	ldr	r3, [r3, #16]
 800400e:	061b      	lsls	r3, r3, #24
 8004010:	492d      	ldr	r1, [pc, #180]	@ (80040c8 <HAL_RCC_OscConfig+0x27c>)
 8004012:	4313      	orrs	r3, r2
 8004014:	604b      	str	r3, [r1, #4]
 8004016:	e01a      	b.n	800404e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004018:	4b2b      	ldr	r3, [pc, #172]	@ (80040c8 <HAL_RCC_OscConfig+0x27c>)
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	4a2a      	ldr	r2, [pc, #168]	@ (80040c8 <HAL_RCC_OscConfig+0x27c>)
 800401e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004022:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004024:	f7fd fe50 	bl	8001cc8 <HAL_GetTick>
 8004028:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800402a:	e008      	b.n	800403e <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800402c:	f7fd fe4c 	bl	8001cc8 <HAL_GetTick>
 8004030:	4602      	mov	r2, r0
 8004032:	693b      	ldr	r3, [r7, #16]
 8004034:	1ad3      	subs	r3, r2, r3
 8004036:	2b02      	cmp	r3, #2
 8004038:	d901      	bls.n	800403e <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800403a:	2303      	movs	r3, #3
 800403c:	e20e      	b.n	800445c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800403e:	4b22      	ldr	r3, [pc, #136]	@ (80040c8 <HAL_RCC_OscConfig+0x27c>)
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004046:	2b00      	cmp	r3, #0
 8004048:	d1f0      	bne.n	800402c <HAL_RCC_OscConfig+0x1e0>
 800404a:	e000      	b.n	800404e <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800404c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	f003 0308 	and.w	r3, r3, #8
 8004056:	2b00      	cmp	r3, #0
 8004058:	d041      	beq.n	80040de <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	695b      	ldr	r3, [r3, #20]
 800405e:	2b00      	cmp	r3, #0
 8004060:	d01c      	beq.n	800409c <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004062:	4b19      	ldr	r3, [pc, #100]	@ (80040c8 <HAL_RCC_OscConfig+0x27c>)
 8004064:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004068:	4a17      	ldr	r2, [pc, #92]	@ (80040c8 <HAL_RCC_OscConfig+0x27c>)
 800406a:	f043 0301 	orr.w	r3, r3, #1
 800406e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004072:	f7fd fe29 	bl	8001cc8 <HAL_GetTick>
 8004076:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004078:	e008      	b.n	800408c <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800407a:	f7fd fe25 	bl	8001cc8 <HAL_GetTick>
 800407e:	4602      	mov	r2, r0
 8004080:	693b      	ldr	r3, [r7, #16]
 8004082:	1ad3      	subs	r3, r2, r3
 8004084:	2b02      	cmp	r3, #2
 8004086:	d901      	bls.n	800408c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8004088:	2303      	movs	r3, #3
 800408a:	e1e7      	b.n	800445c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800408c:	4b0e      	ldr	r3, [pc, #56]	@ (80040c8 <HAL_RCC_OscConfig+0x27c>)
 800408e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004092:	f003 0302 	and.w	r3, r3, #2
 8004096:	2b00      	cmp	r3, #0
 8004098:	d0ef      	beq.n	800407a <HAL_RCC_OscConfig+0x22e>
 800409a:	e020      	b.n	80040de <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800409c:	4b0a      	ldr	r3, [pc, #40]	@ (80040c8 <HAL_RCC_OscConfig+0x27c>)
 800409e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80040a2:	4a09      	ldr	r2, [pc, #36]	@ (80040c8 <HAL_RCC_OscConfig+0x27c>)
 80040a4:	f023 0301 	bic.w	r3, r3, #1
 80040a8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80040ac:	f7fd fe0c 	bl	8001cc8 <HAL_GetTick>
 80040b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80040b2:	e00d      	b.n	80040d0 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80040b4:	f7fd fe08 	bl	8001cc8 <HAL_GetTick>
 80040b8:	4602      	mov	r2, r0
 80040ba:	693b      	ldr	r3, [r7, #16]
 80040bc:	1ad3      	subs	r3, r2, r3
 80040be:	2b02      	cmp	r3, #2
 80040c0:	d906      	bls.n	80040d0 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80040c2:	2303      	movs	r3, #3
 80040c4:	e1ca      	b.n	800445c <HAL_RCC_OscConfig+0x610>
 80040c6:	bf00      	nop
 80040c8:	40021000 	.word	0x40021000
 80040cc:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80040d0:	4b8c      	ldr	r3, [pc, #560]	@ (8004304 <HAL_RCC_OscConfig+0x4b8>)
 80040d2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80040d6:	f003 0302 	and.w	r3, r3, #2
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d1ea      	bne.n	80040b4 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	f003 0304 	and.w	r3, r3, #4
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	f000 80a6 	beq.w	8004238 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 80040ec:	2300      	movs	r3, #0
 80040ee:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80040f0:	4b84      	ldr	r3, [pc, #528]	@ (8004304 <HAL_RCC_OscConfig+0x4b8>)
 80040f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80040f4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d101      	bne.n	8004100 <HAL_RCC_OscConfig+0x2b4>
 80040fc:	2301      	movs	r3, #1
 80040fe:	e000      	b.n	8004102 <HAL_RCC_OscConfig+0x2b6>
 8004100:	2300      	movs	r3, #0
 8004102:	2b00      	cmp	r3, #0
 8004104:	d00d      	beq.n	8004122 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004106:	4b7f      	ldr	r3, [pc, #508]	@ (8004304 <HAL_RCC_OscConfig+0x4b8>)
 8004108:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800410a:	4a7e      	ldr	r2, [pc, #504]	@ (8004304 <HAL_RCC_OscConfig+0x4b8>)
 800410c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004110:	6593      	str	r3, [r2, #88]	@ 0x58
 8004112:	4b7c      	ldr	r3, [pc, #496]	@ (8004304 <HAL_RCC_OscConfig+0x4b8>)
 8004114:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004116:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800411a:	60fb      	str	r3, [r7, #12]
 800411c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800411e:	2301      	movs	r3, #1
 8004120:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004122:	4b79      	ldr	r3, [pc, #484]	@ (8004308 <HAL_RCC_OscConfig+0x4bc>)
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800412a:	2b00      	cmp	r3, #0
 800412c:	d118      	bne.n	8004160 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800412e:	4b76      	ldr	r3, [pc, #472]	@ (8004308 <HAL_RCC_OscConfig+0x4bc>)
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	4a75      	ldr	r2, [pc, #468]	@ (8004308 <HAL_RCC_OscConfig+0x4bc>)
 8004134:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004138:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800413a:	f7fd fdc5 	bl	8001cc8 <HAL_GetTick>
 800413e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004140:	e008      	b.n	8004154 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004142:	f7fd fdc1 	bl	8001cc8 <HAL_GetTick>
 8004146:	4602      	mov	r2, r0
 8004148:	693b      	ldr	r3, [r7, #16]
 800414a:	1ad3      	subs	r3, r2, r3
 800414c:	2b02      	cmp	r3, #2
 800414e:	d901      	bls.n	8004154 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8004150:	2303      	movs	r3, #3
 8004152:	e183      	b.n	800445c <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004154:	4b6c      	ldr	r3, [pc, #432]	@ (8004308 <HAL_RCC_OscConfig+0x4bc>)
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800415c:	2b00      	cmp	r3, #0
 800415e:	d0f0      	beq.n	8004142 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	689b      	ldr	r3, [r3, #8]
 8004164:	2b01      	cmp	r3, #1
 8004166:	d108      	bne.n	800417a <HAL_RCC_OscConfig+0x32e>
 8004168:	4b66      	ldr	r3, [pc, #408]	@ (8004304 <HAL_RCC_OscConfig+0x4b8>)
 800416a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800416e:	4a65      	ldr	r2, [pc, #404]	@ (8004304 <HAL_RCC_OscConfig+0x4b8>)
 8004170:	f043 0301 	orr.w	r3, r3, #1
 8004174:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004178:	e024      	b.n	80041c4 <HAL_RCC_OscConfig+0x378>
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	689b      	ldr	r3, [r3, #8]
 800417e:	2b05      	cmp	r3, #5
 8004180:	d110      	bne.n	80041a4 <HAL_RCC_OscConfig+0x358>
 8004182:	4b60      	ldr	r3, [pc, #384]	@ (8004304 <HAL_RCC_OscConfig+0x4b8>)
 8004184:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004188:	4a5e      	ldr	r2, [pc, #376]	@ (8004304 <HAL_RCC_OscConfig+0x4b8>)
 800418a:	f043 0304 	orr.w	r3, r3, #4
 800418e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004192:	4b5c      	ldr	r3, [pc, #368]	@ (8004304 <HAL_RCC_OscConfig+0x4b8>)
 8004194:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004198:	4a5a      	ldr	r2, [pc, #360]	@ (8004304 <HAL_RCC_OscConfig+0x4b8>)
 800419a:	f043 0301 	orr.w	r3, r3, #1
 800419e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80041a2:	e00f      	b.n	80041c4 <HAL_RCC_OscConfig+0x378>
 80041a4:	4b57      	ldr	r3, [pc, #348]	@ (8004304 <HAL_RCC_OscConfig+0x4b8>)
 80041a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80041aa:	4a56      	ldr	r2, [pc, #344]	@ (8004304 <HAL_RCC_OscConfig+0x4b8>)
 80041ac:	f023 0301 	bic.w	r3, r3, #1
 80041b0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80041b4:	4b53      	ldr	r3, [pc, #332]	@ (8004304 <HAL_RCC_OscConfig+0x4b8>)
 80041b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80041ba:	4a52      	ldr	r2, [pc, #328]	@ (8004304 <HAL_RCC_OscConfig+0x4b8>)
 80041bc:	f023 0304 	bic.w	r3, r3, #4
 80041c0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	689b      	ldr	r3, [r3, #8]
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d016      	beq.n	80041fa <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80041cc:	f7fd fd7c 	bl	8001cc8 <HAL_GetTick>
 80041d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80041d2:	e00a      	b.n	80041ea <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80041d4:	f7fd fd78 	bl	8001cc8 <HAL_GetTick>
 80041d8:	4602      	mov	r2, r0
 80041da:	693b      	ldr	r3, [r7, #16]
 80041dc:	1ad3      	subs	r3, r2, r3
 80041de:	f241 3288 	movw	r2, #5000	@ 0x1388
 80041e2:	4293      	cmp	r3, r2
 80041e4:	d901      	bls.n	80041ea <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80041e6:	2303      	movs	r3, #3
 80041e8:	e138      	b.n	800445c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80041ea:	4b46      	ldr	r3, [pc, #280]	@ (8004304 <HAL_RCC_OscConfig+0x4b8>)
 80041ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80041f0:	f003 0302 	and.w	r3, r3, #2
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d0ed      	beq.n	80041d4 <HAL_RCC_OscConfig+0x388>
 80041f8:	e015      	b.n	8004226 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80041fa:	f7fd fd65 	bl	8001cc8 <HAL_GetTick>
 80041fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004200:	e00a      	b.n	8004218 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004202:	f7fd fd61 	bl	8001cc8 <HAL_GetTick>
 8004206:	4602      	mov	r2, r0
 8004208:	693b      	ldr	r3, [r7, #16]
 800420a:	1ad3      	subs	r3, r2, r3
 800420c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004210:	4293      	cmp	r3, r2
 8004212:	d901      	bls.n	8004218 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8004214:	2303      	movs	r3, #3
 8004216:	e121      	b.n	800445c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004218:	4b3a      	ldr	r3, [pc, #232]	@ (8004304 <HAL_RCC_OscConfig+0x4b8>)
 800421a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800421e:	f003 0302 	and.w	r3, r3, #2
 8004222:	2b00      	cmp	r3, #0
 8004224:	d1ed      	bne.n	8004202 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004226:	7ffb      	ldrb	r3, [r7, #31]
 8004228:	2b01      	cmp	r3, #1
 800422a:	d105      	bne.n	8004238 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800422c:	4b35      	ldr	r3, [pc, #212]	@ (8004304 <HAL_RCC_OscConfig+0x4b8>)
 800422e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004230:	4a34      	ldr	r2, [pc, #208]	@ (8004304 <HAL_RCC_OscConfig+0x4b8>)
 8004232:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004236:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	f003 0320 	and.w	r3, r3, #32
 8004240:	2b00      	cmp	r3, #0
 8004242:	d03c      	beq.n	80042be <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	699b      	ldr	r3, [r3, #24]
 8004248:	2b00      	cmp	r3, #0
 800424a:	d01c      	beq.n	8004286 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800424c:	4b2d      	ldr	r3, [pc, #180]	@ (8004304 <HAL_RCC_OscConfig+0x4b8>)
 800424e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004252:	4a2c      	ldr	r2, [pc, #176]	@ (8004304 <HAL_RCC_OscConfig+0x4b8>)
 8004254:	f043 0301 	orr.w	r3, r3, #1
 8004258:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800425c:	f7fd fd34 	bl	8001cc8 <HAL_GetTick>
 8004260:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004262:	e008      	b.n	8004276 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004264:	f7fd fd30 	bl	8001cc8 <HAL_GetTick>
 8004268:	4602      	mov	r2, r0
 800426a:	693b      	ldr	r3, [r7, #16]
 800426c:	1ad3      	subs	r3, r2, r3
 800426e:	2b02      	cmp	r3, #2
 8004270:	d901      	bls.n	8004276 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8004272:	2303      	movs	r3, #3
 8004274:	e0f2      	b.n	800445c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004276:	4b23      	ldr	r3, [pc, #140]	@ (8004304 <HAL_RCC_OscConfig+0x4b8>)
 8004278:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800427c:	f003 0302 	and.w	r3, r3, #2
 8004280:	2b00      	cmp	r3, #0
 8004282:	d0ef      	beq.n	8004264 <HAL_RCC_OscConfig+0x418>
 8004284:	e01b      	b.n	80042be <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004286:	4b1f      	ldr	r3, [pc, #124]	@ (8004304 <HAL_RCC_OscConfig+0x4b8>)
 8004288:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800428c:	4a1d      	ldr	r2, [pc, #116]	@ (8004304 <HAL_RCC_OscConfig+0x4b8>)
 800428e:	f023 0301 	bic.w	r3, r3, #1
 8004292:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004296:	f7fd fd17 	bl	8001cc8 <HAL_GetTick>
 800429a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800429c:	e008      	b.n	80042b0 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800429e:	f7fd fd13 	bl	8001cc8 <HAL_GetTick>
 80042a2:	4602      	mov	r2, r0
 80042a4:	693b      	ldr	r3, [r7, #16]
 80042a6:	1ad3      	subs	r3, r2, r3
 80042a8:	2b02      	cmp	r3, #2
 80042aa:	d901      	bls.n	80042b0 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80042ac:	2303      	movs	r3, #3
 80042ae:	e0d5      	b.n	800445c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80042b0:	4b14      	ldr	r3, [pc, #80]	@ (8004304 <HAL_RCC_OscConfig+0x4b8>)
 80042b2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80042b6:	f003 0302 	and.w	r3, r3, #2
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d1ef      	bne.n	800429e <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	69db      	ldr	r3, [r3, #28]
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	f000 80c9 	beq.w	800445a <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80042c8:	4b0e      	ldr	r3, [pc, #56]	@ (8004304 <HAL_RCC_OscConfig+0x4b8>)
 80042ca:	689b      	ldr	r3, [r3, #8]
 80042cc:	f003 030c 	and.w	r3, r3, #12
 80042d0:	2b0c      	cmp	r3, #12
 80042d2:	f000 8083 	beq.w	80043dc <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	69db      	ldr	r3, [r3, #28]
 80042da:	2b02      	cmp	r3, #2
 80042dc:	d15e      	bne.n	800439c <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80042de:	4b09      	ldr	r3, [pc, #36]	@ (8004304 <HAL_RCC_OscConfig+0x4b8>)
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	4a08      	ldr	r2, [pc, #32]	@ (8004304 <HAL_RCC_OscConfig+0x4b8>)
 80042e4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80042e8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042ea:	f7fd fced 	bl	8001cc8 <HAL_GetTick>
 80042ee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80042f0:	e00c      	b.n	800430c <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80042f2:	f7fd fce9 	bl	8001cc8 <HAL_GetTick>
 80042f6:	4602      	mov	r2, r0
 80042f8:	693b      	ldr	r3, [r7, #16]
 80042fa:	1ad3      	subs	r3, r2, r3
 80042fc:	2b02      	cmp	r3, #2
 80042fe:	d905      	bls.n	800430c <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8004300:	2303      	movs	r3, #3
 8004302:	e0ab      	b.n	800445c <HAL_RCC_OscConfig+0x610>
 8004304:	40021000 	.word	0x40021000
 8004308:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800430c:	4b55      	ldr	r3, [pc, #340]	@ (8004464 <HAL_RCC_OscConfig+0x618>)
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004314:	2b00      	cmp	r3, #0
 8004316:	d1ec      	bne.n	80042f2 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004318:	4b52      	ldr	r3, [pc, #328]	@ (8004464 <HAL_RCC_OscConfig+0x618>)
 800431a:	68da      	ldr	r2, [r3, #12]
 800431c:	4b52      	ldr	r3, [pc, #328]	@ (8004468 <HAL_RCC_OscConfig+0x61c>)
 800431e:	4013      	ands	r3, r2
 8004320:	687a      	ldr	r2, [r7, #4]
 8004322:	6a11      	ldr	r1, [r2, #32]
 8004324:	687a      	ldr	r2, [r7, #4]
 8004326:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004328:	3a01      	subs	r2, #1
 800432a:	0112      	lsls	r2, r2, #4
 800432c:	4311      	orrs	r1, r2
 800432e:	687a      	ldr	r2, [r7, #4]
 8004330:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8004332:	0212      	lsls	r2, r2, #8
 8004334:	4311      	orrs	r1, r2
 8004336:	687a      	ldr	r2, [r7, #4]
 8004338:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800433a:	0852      	lsrs	r2, r2, #1
 800433c:	3a01      	subs	r2, #1
 800433e:	0552      	lsls	r2, r2, #21
 8004340:	4311      	orrs	r1, r2
 8004342:	687a      	ldr	r2, [r7, #4]
 8004344:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004346:	0852      	lsrs	r2, r2, #1
 8004348:	3a01      	subs	r2, #1
 800434a:	0652      	lsls	r2, r2, #25
 800434c:	4311      	orrs	r1, r2
 800434e:	687a      	ldr	r2, [r7, #4]
 8004350:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8004352:	06d2      	lsls	r2, r2, #27
 8004354:	430a      	orrs	r2, r1
 8004356:	4943      	ldr	r1, [pc, #268]	@ (8004464 <HAL_RCC_OscConfig+0x618>)
 8004358:	4313      	orrs	r3, r2
 800435a:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800435c:	4b41      	ldr	r3, [pc, #260]	@ (8004464 <HAL_RCC_OscConfig+0x618>)
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	4a40      	ldr	r2, [pc, #256]	@ (8004464 <HAL_RCC_OscConfig+0x618>)
 8004362:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004366:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004368:	4b3e      	ldr	r3, [pc, #248]	@ (8004464 <HAL_RCC_OscConfig+0x618>)
 800436a:	68db      	ldr	r3, [r3, #12]
 800436c:	4a3d      	ldr	r2, [pc, #244]	@ (8004464 <HAL_RCC_OscConfig+0x618>)
 800436e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004372:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004374:	f7fd fca8 	bl	8001cc8 <HAL_GetTick>
 8004378:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800437a:	e008      	b.n	800438e <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800437c:	f7fd fca4 	bl	8001cc8 <HAL_GetTick>
 8004380:	4602      	mov	r2, r0
 8004382:	693b      	ldr	r3, [r7, #16]
 8004384:	1ad3      	subs	r3, r2, r3
 8004386:	2b02      	cmp	r3, #2
 8004388:	d901      	bls.n	800438e <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800438a:	2303      	movs	r3, #3
 800438c:	e066      	b.n	800445c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800438e:	4b35      	ldr	r3, [pc, #212]	@ (8004464 <HAL_RCC_OscConfig+0x618>)
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004396:	2b00      	cmp	r3, #0
 8004398:	d0f0      	beq.n	800437c <HAL_RCC_OscConfig+0x530>
 800439a:	e05e      	b.n	800445a <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800439c:	4b31      	ldr	r3, [pc, #196]	@ (8004464 <HAL_RCC_OscConfig+0x618>)
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	4a30      	ldr	r2, [pc, #192]	@ (8004464 <HAL_RCC_OscConfig+0x618>)
 80043a2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80043a6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043a8:	f7fd fc8e 	bl	8001cc8 <HAL_GetTick>
 80043ac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80043ae:	e008      	b.n	80043c2 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80043b0:	f7fd fc8a 	bl	8001cc8 <HAL_GetTick>
 80043b4:	4602      	mov	r2, r0
 80043b6:	693b      	ldr	r3, [r7, #16]
 80043b8:	1ad3      	subs	r3, r2, r3
 80043ba:	2b02      	cmp	r3, #2
 80043bc:	d901      	bls.n	80043c2 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 80043be:	2303      	movs	r3, #3
 80043c0:	e04c      	b.n	800445c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80043c2:	4b28      	ldr	r3, [pc, #160]	@ (8004464 <HAL_RCC_OscConfig+0x618>)
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d1f0      	bne.n	80043b0 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80043ce:	4b25      	ldr	r3, [pc, #148]	@ (8004464 <HAL_RCC_OscConfig+0x618>)
 80043d0:	68da      	ldr	r2, [r3, #12]
 80043d2:	4924      	ldr	r1, [pc, #144]	@ (8004464 <HAL_RCC_OscConfig+0x618>)
 80043d4:	4b25      	ldr	r3, [pc, #148]	@ (800446c <HAL_RCC_OscConfig+0x620>)
 80043d6:	4013      	ands	r3, r2
 80043d8:	60cb      	str	r3, [r1, #12]
 80043da:	e03e      	b.n	800445a <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	69db      	ldr	r3, [r3, #28]
 80043e0:	2b01      	cmp	r3, #1
 80043e2:	d101      	bne.n	80043e8 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 80043e4:	2301      	movs	r3, #1
 80043e6:	e039      	b.n	800445c <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 80043e8:	4b1e      	ldr	r3, [pc, #120]	@ (8004464 <HAL_RCC_OscConfig+0x618>)
 80043ea:	68db      	ldr	r3, [r3, #12]
 80043ec:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80043ee:	697b      	ldr	r3, [r7, #20]
 80043f0:	f003 0203 	and.w	r2, r3, #3
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	6a1b      	ldr	r3, [r3, #32]
 80043f8:	429a      	cmp	r2, r3
 80043fa:	d12c      	bne.n	8004456 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80043fc:	697b      	ldr	r3, [r7, #20]
 80043fe:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004406:	3b01      	subs	r3, #1
 8004408:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800440a:	429a      	cmp	r2, r3
 800440c:	d123      	bne.n	8004456 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800440e:	697b      	ldr	r3, [r7, #20]
 8004410:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004418:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800441a:	429a      	cmp	r2, r3
 800441c:	d11b      	bne.n	8004456 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800441e:	697b      	ldr	r3, [r7, #20]
 8004420:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004428:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800442a:	429a      	cmp	r2, r3
 800442c:	d113      	bne.n	8004456 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800442e:	697b      	ldr	r3, [r7, #20]
 8004430:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004438:	085b      	lsrs	r3, r3, #1
 800443a:	3b01      	subs	r3, #1
 800443c:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800443e:	429a      	cmp	r2, r3
 8004440:	d109      	bne.n	8004456 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004442:	697b      	ldr	r3, [r7, #20]
 8004444:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800444c:	085b      	lsrs	r3, r3, #1
 800444e:	3b01      	subs	r3, #1
 8004450:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004452:	429a      	cmp	r2, r3
 8004454:	d001      	beq.n	800445a <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8004456:	2301      	movs	r3, #1
 8004458:	e000      	b.n	800445c <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800445a:	2300      	movs	r3, #0
}
 800445c:	4618      	mov	r0, r3
 800445e:	3720      	adds	r7, #32
 8004460:	46bd      	mov	sp, r7
 8004462:	bd80      	pop	{r7, pc}
 8004464:	40021000 	.word	0x40021000
 8004468:	019f800c 	.word	0x019f800c
 800446c:	feeefffc 	.word	0xfeeefffc

08004470 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004470:	b580      	push	{r7, lr}
 8004472:	b086      	sub	sp, #24
 8004474:	af00      	add	r7, sp, #0
 8004476:	6078      	str	r0, [r7, #4]
 8004478:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800447a:	2300      	movs	r3, #0
 800447c:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	2b00      	cmp	r3, #0
 8004482:	d101      	bne.n	8004488 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004484:	2301      	movs	r3, #1
 8004486:	e11e      	b.n	80046c6 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004488:	4b91      	ldr	r3, [pc, #580]	@ (80046d0 <HAL_RCC_ClockConfig+0x260>)
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	f003 030f 	and.w	r3, r3, #15
 8004490:	683a      	ldr	r2, [r7, #0]
 8004492:	429a      	cmp	r2, r3
 8004494:	d910      	bls.n	80044b8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004496:	4b8e      	ldr	r3, [pc, #568]	@ (80046d0 <HAL_RCC_ClockConfig+0x260>)
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	f023 020f 	bic.w	r2, r3, #15
 800449e:	498c      	ldr	r1, [pc, #560]	@ (80046d0 <HAL_RCC_ClockConfig+0x260>)
 80044a0:	683b      	ldr	r3, [r7, #0]
 80044a2:	4313      	orrs	r3, r2
 80044a4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80044a6:	4b8a      	ldr	r3, [pc, #552]	@ (80046d0 <HAL_RCC_ClockConfig+0x260>)
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	f003 030f 	and.w	r3, r3, #15
 80044ae:	683a      	ldr	r2, [r7, #0]
 80044b0:	429a      	cmp	r2, r3
 80044b2:	d001      	beq.n	80044b8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80044b4:	2301      	movs	r3, #1
 80044b6:	e106      	b.n	80046c6 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	f003 0301 	and.w	r3, r3, #1
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d073      	beq.n	80045ac <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	685b      	ldr	r3, [r3, #4]
 80044c8:	2b03      	cmp	r3, #3
 80044ca:	d129      	bne.n	8004520 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80044cc:	4b81      	ldr	r3, [pc, #516]	@ (80046d4 <HAL_RCC_ClockConfig+0x264>)
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d101      	bne.n	80044dc <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 80044d8:	2301      	movs	r3, #1
 80044da:	e0f4      	b.n	80046c6 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 80044dc:	f000 f99e 	bl	800481c <RCC_GetSysClockFreqFromPLLSource>
 80044e0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 80044e2:	693b      	ldr	r3, [r7, #16]
 80044e4:	4a7c      	ldr	r2, [pc, #496]	@ (80046d8 <HAL_RCC_ClockConfig+0x268>)
 80044e6:	4293      	cmp	r3, r2
 80044e8:	d93f      	bls.n	800456a <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80044ea:	4b7a      	ldr	r3, [pc, #488]	@ (80046d4 <HAL_RCC_ClockConfig+0x264>)
 80044ec:	689b      	ldr	r3, [r3, #8]
 80044ee:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d009      	beq.n	800450a <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d033      	beq.n	800456a <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8004506:	2b00      	cmp	r3, #0
 8004508:	d12f      	bne.n	800456a <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800450a:	4b72      	ldr	r3, [pc, #456]	@ (80046d4 <HAL_RCC_ClockConfig+0x264>)
 800450c:	689b      	ldr	r3, [r3, #8]
 800450e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004512:	4a70      	ldr	r2, [pc, #448]	@ (80046d4 <HAL_RCC_ClockConfig+0x264>)
 8004514:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004518:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800451a:	2380      	movs	r3, #128	@ 0x80
 800451c:	617b      	str	r3, [r7, #20]
 800451e:	e024      	b.n	800456a <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	685b      	ldr	r3, [r3, #4]
 8004524:	2b02      	cmp	r3, #2
 8004526:	d107      	bne.n	8004538 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004528:	4b6a      	ldr	r3, [pc, #424]	@ (80046d4 <HAL_RCC_ClockConfig+0x264>)
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004530:	2b00      	cmp	r3, #0
 8004532:	d109      	bne.n	8004548 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004534:	2301      	movs	r3, #1
 8004536:	e0c6      	b.n	80046c6 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004538:	4b66      	ldr	r3, [pc, #408]	@ (80046d4 <HAL_RCC_ClockConfig+0x264>)
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004540:	2b00      	cmp	r3, #0
 8004542:	d101      	bne.n	8004548 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004544:	2301      	movs	r3, #1
 8004546:	e0be      	b.n	80046c6 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8004548:	f000 f8ce 	bl	80046e8 <HAL_RCC_GetSysClockFreq>
 800454c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800454e:	693b      	ldr	r3, [r7, #16]
 8004550:	4a61      	ldr	r2, [pc, #388]	@ (80046d8 <HAL_RCC_ClockConfig+0x268>)
 8004552:	4293      	cmp	r3, r2
 8004554:	d909      	bls.n	800456a <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004556:	4b5f      	ldr	r3, [pc, #380]	@ (80046d4 <HAL_RCC_ClockConfig+0x264>)
 8004558:	689b      	ldr	r3, [r3, #8]
 800455a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800455e:	4a5d      	ldr	r2, [pc, #372]	@ (80046d4 <HAL_RCC_ClockConfig+0x264>)
 8004560:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004564:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8004566:	2380      	movs	r3, #128	@ 0x80
 8004568:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800456a:	4b5a      	ldr	r3, [pc, #360]	@ (80046d4 <HAL_RCC_ClockConfig+0x264>)
 800456c:	689b      	ldr	r3, [r3, #8]
 800456e:	f023 0203 	bic.w	r2, r3, #3
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	685b      	ldr	r3, [r3, #4]
 8004576:	4957      	ldr	r1, [pc, #348]	@ (80046d4 <HAL_RCC_ClockConfig+0x264>)
 8004578:	4313      	orrs	r3, r2
 800457a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800457c:	f7fd fba4 	bl	8001cc8 <HAL_GetTick>
 8004580:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004582:	e00a      	b.n	800459a <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004584:	f7fd fba0 	bl	8001cc8 <HAL_GetTick>
 8004588:	4602      	mov	r2, r0
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	1ad3      	subs	r3, r2, r3
 800458e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004592:	4293      	cmp	r3, r2
 8004594:	d901      	bls.n	800459a <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8004596:	2303      	movs	r3, #3
 8004598:	e095      	b.n	80046c6 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800459a:	4b4e      	ldr	r3, [pc, #312]	@ (80046d4 <HAL_RCC_ClockConfig+0x264>)
 800459c:	689b      	ldr	r3, [r3, #8]
 800459e:	f003 020c 	and.w	r2, r3, #12
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	685b      	ldr	r3, [r3, #4]
 80045a6:	009b      	lsls	r3, r3, #2
 80045a8:	429a      	cmp	r2, r3
 80045aa:	d1eb      	bne.n	8004584 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	f003 0302 	and.w	r3, r3, #2
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d023      	beq.n	8004600 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	f003 0304 	and.w	r3, r3, #4
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d005      	beq.n	80045d0 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80045c4:	4b43      	ldr	r3, [pc, #268]	@ (80046d4 <HAL_RCC_ClockConfig+0x264>)
 80045c6:	689b      	ldr	r3, [r3, #8]
 80045c8:	4a42      	ldr	r2, [pc, #264]	@ (80046d4 <HAL_RCC_ClockConfig+0x264>)
 80045ca:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80045ce:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	f003 0308 	and.w	r3, r3, #8
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d007      	beq.n	80045ec <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80045dc:	4b3d      	ldr	r3, [pc, #244]	@ (80046d4 <HAL_RCC_ClockConfig+0x264>)
 80045de:	689b      	ldr	r3, [r3, #8]
 80045e0:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80045e4:	4a3b      	ldr	r2, [pc, #236]	@ (80046d4 <HAL_RCC_ClockConfig+0x264>)
 80045e6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80045ea:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80045ec:	4b39      	ldr	r3, [pc, #228]	@ (80046d4 <HAL_RCC_ClockConfig+0x264>)
 80045ee:	689b      	ldr	r3, [r3, #8]
 80045f0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	689b      	ldr	r3, [r3, #8]
 80045f8:	4936      	ldr	r1, [pc, #216]	@ (80046d4 <HAL_RCC_ClockConfig+0x264>)
 80045fa:	4313      	orrs	r3, r2
 80045fc:	608b      	str	r3, [r1, #8]
 80045fe:	e008      	b.n	8004612 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8004600:	697b      	ldr	r3, [r7, #20]
 8004602:	2b80      	cmp	r3, #128	@ 0x80
 8004604:	d105      	bne.n	8004612 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8004606:	4b33      	ldr	r3, [pc, #204]	@ (80046d4 <HAL_RCC_ClockConfig+0x264>)
 8004608:	689b      	ldr	r3, [r3, #8]
 800460a:	4a32      	ldr	r2, [pc, #200]	@ (80046d4 <HAL_RCC_ClockConfig+0x264>)
 800460c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004610:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004612:	4b2f      	ldr	r3, [pc, #188]	@ (80046d0 <HAL_RCC_ClockConfig+0x260>)
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	f003 030f 	and.w	r3, r3, #15
 800461a:	683a      	ldr	r2, [r7, #0]
 800461c:	429a      	cmp	r2, r3
 800461e:	d21d      	bcs.n	800465c <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004620:	4b2b      	ldr	r3, [pc, #172]	@ (80046d0 <HAL_RCC_ClockConfig+0x260>)
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	f023 020f 	bic.w	r2, r3, #15
 8004628:	4929      	ldr	r1, [pc, #164]	@ (80046d0 <HAL_RCC_ClockConfig+0x260>)
 800462a:	683b      	ldr	r3, [r7, #0]
 800462c:	4313      	orrs	r3, r2
 800462e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004630:	f7fd fb4a 	bl	8001cc8 <HAL_GetTick>
 8004634:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004636:	e00a      	b.n	800464e <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004638:	f7fd fb46 	bl	8001cc8 <HAL_GetTick>
 800463c:	4602      	mov	r2, r0
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	1ad3      	subs	r3, r2, r3
 8004642:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004646:	4293      	cmp	r3, r2
 8004648:	d901      	bls.n	800464e <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800464a:	2303      	movs	r3, #3
 800464c:	e03b      	b.n	80046c6 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800464e:	4b20      	ldr	r3, [pc, #128]	@ (80046d0 <HAL_RCC_ClockConfig+0x260>)
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	f003 030f 	and.w	r3, r3, #15
 8004656:	683a      	ldr	r2, [r7, #0]
 8004658:	429a      	cmp	r2, r3
 800465a:	d1ed      	bne.n	8004638 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	f003 0304 	and.w	r3, r3, #4
 8004664:	2b00      	cmp	r3, #0
 8004666:	d008      	beq.n	800467a <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004668:	4b1a      	ldr	r3, [pc, #104]	@ (80046d4 <HAL_RCC_ClockConfig+0x264>)
 800466a:	689b      	ldr	r3, [r3, #8]
 800466c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	68db      	ldr	r3, [r3, #12]
 8004674:	4917      	ldr	r1, [pc, #92]	@ (80046d4 <HAL_RCC_ClockConfig+0x264>)
 8004676:	4313      	orrs	r3, r2
 8004678:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	f003 0308 	and.w	r3, r3, #8
 8004682:	2b00      	cmp	r3, #0
 8004684:	d009      	beq.n	800469a <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004686:	4b13      	ldr	r3, [pc, #76]	@ (80046d4 <HAL_RCC_ClockConfig+0x264>)
 8004688:	689b      	ldr	r3, [r3, #8]
 800468a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	691b      	ldr	r3, [r3, #16]
 8004692:	00db      	lsls	r3, r3, #3
 8004694:	490f      	ldr	r1, [pc, #60]	@ (80046d4 <HAL_RCC_ClockConfig+0x264>)
 8004696:	4313      	orrs	r3, r2
 8004698:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800469a:	f000 f825 	bl	80046e8 <HAL_RCC_GetSysClockFreq>
 800469e:	4602      	mov	r2, r0
 80046a0:	4b0c      	ldr	r3, [pc, #48]	@ (80046d4 <HAL_RCC_ClockConfig+0x264>)
 80046a2:	689b      	ldr	r3, [r3, #8]
 80046a4:	091b      	lsrs	r3, r3, #4
 80046a6:	f003 030f 	and.w	r3, r3, #15
 80046aa:	490c      	ldr	r1, [pc, #48]	@ (80046dc <HAL_RCC_ClockConfig+0x26c>)
 80046ac:	5ccb      	ldrb	r3, [r1, r3]
 80046ae:	f003 031f 	and.w	r3, r3, #31
 80046b2:	fa22 f303 	lsr.w	r3, r2, r3
 80046b6:	4a0a      	ldr	r2, [pc, #40]	@ (80046e0 <HAL_RCC_ClockConfig+0x270>)
 80046b8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80046ba:	4b0a      	ldr	r3, [pc, #40]	@ (80046e4 <HAL_RCC_ClockConfig+0x274>)
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	4618      	mov	r0, r3
 80046c0:	f7fd fab6 	bl	8001c30 <HAL_InitTick>
 80046c4:	4603      	mov	r3, r0
}
 80046c6:	4618      	mov	r0, r3
 80046c8:	3718      	adds	r7, #24
 80046ca:	46bd      	mov	sp, r7
 80046cc:	bd80      	pop	{r7, pc}
 80046ce:	bf00      	nop
 80046d0:	40022000 	.word	0x40022000
 80046d4:	40021000 	.word	0x40021000
 80046d8:	04c4b400 	.word	0x04c4b400
 80046dc:	0800c3d0 	.word	0x0800c3d0
 80046e0:	20000000 	.word	0x20000000
 80046e4:	20000004 	.word	0x20000004

080046e8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80046e8:	b480      	push	{r7}
 80046ea:	b087      	sub	sp, #28
 80046ec:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80046ee:	4b2c      	ldr	r3, [pc, #176]	@ (80047a0 <HAL_RCC_GetSysClockFreq+0xb8>)
 80046f0:	689b      	ldr	r3, [r3, #8]
 80046f2:	f003 030c 	and.w	r3, r3, #12
 80046f6:	2b04      	cmp	r3, #4
 80046f8:	d102      	bne.n	8004700 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80046fa:	4b2a      	ldr	r3, [pc, #168]	@ (80047a4 <HAL_RCC_GetSysClockFreq+0xbc>)
 80046fc:	613b      	str	r3, [r7, #16]
 80046fe:	e047      	b.n	8004790 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8004700:	4b27      	ldr	r3, [pc, #156]	@ (80047a0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004702:	689b      	ldr	r3, [r3, #8]
 8004704:	f003 030c 	and.w	r3, r3, #12
 8004708:	2b08      	cmp	r3, #8
 800470a:	d102      	bne.n	8004712 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800470c:	4b26      	ldr	r3, [pc, #152]	@ (80047a8 <HAL_RCC_GetSysClockFreq+0xc0>)
 800470e:	613b      	str	r3, [r7, #16]
 8004710:	e03e      	b.n	8004790 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8004712:	4b23      	ldr	r3, [pc, #140]	@ (80047a0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004714:	689b      	ldr	r3, [r3, #8]
 8004716:	f003 030c 	and.w	r3, r3, #12
 800471a:	2b0c      	cmp	r3, #12
 800471c:	d136      	bne.n	800478c <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800471e:	4b20      	ldr	r3, [pc, #128]	@ (80047a0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004720:	68db      	ldr	r3, [r3, #12]
 8004722:	f003 0303 	and.w	r3, r3, #3
 8004726:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004728:	4b1d      	ldr	r3, [pc, #116]	@ (80047a0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800472a:	68db      	ldr	r3, [r3, #12]
 800472c:	091b      	lsrs	r3, r3, #4
 800472e:	f003 030f 	and.w	r3, r3, #15
 8004732:	3301      	adds	r3, #1
 8004734:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	2b03      	cmp	r3, #3
 800473a:	d10c      	bne.n	8004756 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800473c:	4a1a      	ldr	r2, [pc, #104]	@ (80047a8 <HAL_RCC_GetSysClockFreq+0xc0>)
 800473e:	68bb      	ldr	r3, [r7, #8]
 8004740:	fbb2 f3f3 	udiv	r3, r2, r3
 8004744:	4a16      	ldr	r2, [pc, #88]	@ (80047a0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004746:	68d2      	ldr	r2, [r2, #12]
 8004748:	0a12      	lsrs	r2, r2, #8
 800474a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800474e:	fb02 f303 	mul.w	r3, r2, r3
 8004752:	617b      	str	r3, [r7, #20]
      break;
 8004754:	e00c      	b.n	8004770 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004756:	4a13      	ldr	r2, [pc, #76]	@ (80047a4 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004758:	68bb      	ldr	r3, [r7, #8]
 800475a:	fbb2 f3f3 	udiv	r3, r2, r3
 800475e:	4a10      	ldr	r2, [pc, #64]	@ (80047a0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004760:	68d2      	ldr	r2, [r2, #12]
 8004762:	0a12      	lsrs	r2, r2, #8
 8004764:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004768:	fb02 f303 	mul.w	r3, r2, r3
 800476c:	617b      	str	r3, [r7, #20]
      break;
 800476e:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004770:	4b0b      	ldr	r3, [pc, #44]	@ (80047a0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004772:	68db      	ldr	r3, [r3, #12]
 8004774:	0e5b      	lsrs	r3, r3, #25
 8004776:	f003 0303 	and.w	r3, r3, #3
 800477a:	3301      	adds	r3, #1
 800477c:	005b      	lsls	r3, r3, #1
 800477e:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8004780:	697a      	ldr	r2, [r7, #20]
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	fbb2 f3f3 	udiv	r3, r2, r3
 8004788:	613b      	str	r3, [r7, #16]
 800478a:	e001      	b.n	8004790 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800478c:	2300      	movs	r3, #0
 800478e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8004790:	693b      	ldr	r3, [r7, #16]
}
 8004792:	4618      	mov	r0, r3
 8004794:	371c      	adds	r7, #28
 8004796:	46bd      	mov	sp, r7
 8004798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800479c:	4770      	bx	lr
 800479e:	bf00      	nop
 80047a0:	40021000 	.word	0x40021000
 80047a4:	00f42400 	.word	0x00f42400
 80047a8:	007a1200 	.word	0x007a1200

080047ac <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80047ac:	b480      	push	{r7}
 80047ae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80047b0:	4b03      	ldr	r3, [pc, #12]	@ (80047c0 <HAL_RCC_GetHCLKFreq+0x14>)
 80047b2:	681b      	ldr	r3, [r3, #0]
}
 80047b4:	4618      	mov	r0, r3
 80047b6:	46bd      	mov	sp, r7
 80047b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047bc:	4770      	bx	lr
 80047be:	bf00      	nop
 80047c0:	20000000 	.word	0x20000000

080047c4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80047c4:	b580      	push	{r7, lr}
 80047c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80047c8:	f7ff fff0 	bl	80047ac <HAL_RCC_GetHCLKFreq>
 80047cc:	4602      	mov	r2, r0
 80047ce:	4b06      	ldr	r3, [pc, #24]	@ (80047e8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80047d0:	689b      	ldr	r3, [r3, #8]
 80047d2:	0a1b      	lsrs	r3, r3, #8
 80047d4:	f003 0307 	and.w	r3, r3, #7
 80047d8:	4904      	ldr	r1, [pc, #16]	@ (80047ec <HAL_RCC_GetPCLK1Freq+0x28>)
 80047da:	5ccb      	ldrb	r3, [r1, r3]
 80047dc:	f003 031f 	and.w	r3, r3, #31
 80047e0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80047e4:	4618      	mov	r0, r3
 80047e6:	bd80      	pop	{r7, pc}
 80047e8:	40021000 	.word	0x40021000
 80047ec:	0800c3e0 	.word	0x0800c3e0

080047f0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80047f0:	b580      	push	{r7, lr}
 80047f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80047f4:	f7ff ffda 	bl	80047ac <HAL_RCC_GetHCLKFreq>
 80047f8:	4602      	mov	r2, r0
 80047fa:	4b06      	ldr	r3, [pc, #24]	@ (8004814 <HAL_RCC_GetPCLK2Freq+0x24>)
 80047fc:	689b      	ldr	r3, [r3, #8]
 80047fe:	0adb      	lsrs	r3, r3, #11
 8004800:	f003 0307 	and.w	r3, r3, #7
 8004804:	4904      	ldr	r1, [pc, #16]	@ (8004818 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004806:	5ccb      	ldrb	r3, [r1, r3]
 8004808:	f003 031f 	and.w	r3, r3, #31
 800480c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004810:	4618      	mov	r0, r3
 8004812:	bd80      	pop	{r7, pc}
 8004814:	40021000 	.word	0x40021000
 8004818:	0800c3e0 	.word	0x0800c3e0

0800481c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800481c:	b480      	push	{r7}
 800481e:	b087      	sub	sp, #28
 8004820:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004822:	4b1e      	ldr	r3, [pc, #120]	@ (800489c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004824:	68db      	ldr	r3, [r3, #12]
 8004826:	f003 0303 	and.w	r3, r3, #3
 800482a:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800482c:	4b1b      	ldr	r3, [pc, #108]	@ (800489c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800482e:	68db      	ldr	r3, [r3, #12]
 8004830:	091b      	lsrs	r3, r3, #4
 8004832:	f003 030f 	and.w	r3, r3, #15
 8004836:	3301      	adds	r3, #1
 8004838:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800483a:	693b      	ldr	r3, [r7, #16]
 800483c:	2b03      	cmp	r3, #3
 800483e:	d10c      	bne.n	800485a <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004840:	4a17      	ldr	r2, [pc, #92]	@ (80048a0 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	fbb2 f3f3 	udiv	r3, r2, r3
 8004848:	4a14      	ldr	r2, [pc, #80]	@ (800489c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800484a:	68d2      	ldr	r2, [r2, #12]
 800484c:	0a12      	lsrs	r2, r2, #8
 800484e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004852:	fb02 f303 	mul.w	r3, r2, r3
 8004856:	617b      	str	r3, [r7, #20]
    break;
 8004858:	e00c      	b.n	8004874 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800485a:	4a12      	ldr	r2, [pc, #72]	@ (80048a4 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004862:	4a0e      	ldr	r2, [pc, #56]	@ (800489c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004864:	68d2      	ldr	r2, [r2, #12]
 8004866:	0a12      	lsrs	r2, r2, #8
 8004868:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800486c:	fb02 f303 	mul.w	r3, r2, r3
 8004870:	617b      	str	r3, [r7, #20]
    break;
 8004872:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004874:	4b09      	ldr	r3, [pc, #36]	@ (800489c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004876:	68db      	ldr	r3, [r3, #12]
 8004878:	0e5b      	lsrs	r3, r3, #25
 800487a:	f003 0303 	and.w	r3, r3, #3
 800487e:	3301      	adds	r3, #1
 8004880:	005b      	lsls	r3, r3, #1
 8004882:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8004884:	697a      	ldr	r2, [r7, #20]
 8004886:	68bb      	ldr	r3, [r7, #8]
 8004888:	fbb2 f3f3 	udiv	r3, r2, r3
 800488c:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800488e:	687b      	ldr	r3, [r7, #4]
}
 8004890:	4618      	mov	r0, r3
 8004892:	371c      	adds	r7, #28
 8004894:	46bd      	mov	sp, r7
 8004896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800489a:	4770      	bx	lr
 800489c:	40021000 	.word	0x40021000
 80048a0:	007a1200 	.word	0x007a1200
 80048a4:	00f42400 	.word	0x00f42400

080048a8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80048a8:	b580      	push	{r7, lr}
 80048aa:	b086      	sub	sp, #24
 80048ac:	af00      	add	r7, sp, #0
 80048ae:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80048b0:	2300      	movs	r3, #0
 80048b2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80048b4:	2300      	movs	r3, #0
 80048b6:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	f000 8098 	beq.w	80049f6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80048c6:	2300      	movs	r3, #0
 80048c8:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80048ca:	4b43      	ldr	r3, [pc, #268]	@ (80049d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80048cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d10d      	bne.n	80048f2 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80048d6:	4b40      	ldr	r3, [pc, #256]	@ (80049d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80048d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048da:	4a3f      	ldr	r2, [pc, #252]	@ (80049d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80048dc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80048e0:	6593      	str	r3, [r2, #88]	@ 0x58
 80048e2:	4b3d      	ldr	r3, [pc, #244]	@ (80049d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80048e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80048ea:	60bb      	str	r3, [r7, #8]
 80048ec:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80048ee:	2301      	movs	r3, #1
 80048f0:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80048f2:	4b3a      	ldr	r3, [pc, #232]	@ (80049dc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	4a39      	ldr	r2, [pc, #228]	@ (80049dc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80048f8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80048fc:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80048fe:	f7fd f9e3 	bl	8001cc8 <HAL_GetTick>
 8004902:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004904:	e009      	b.n	800491a <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004906:	f7fd f9df 	bl	8001cc8 <HAL_GetTick>
 800490a:	4602      	mov	r2, r0
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	1ad3      	subs	r3, r2, r3
 8004910:	2b02      	cmp	r3, #2
 8004912:	d902      	bls.n	800491a <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8004914:	2303      	movs	r3, #3
 8004916:	74fb      	strb	r3, [r7, #19]
        break;
 8004918:	e005      	b.n	8004926 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800491a:	4b30      	ldr	r3, [pc, #192]	@ (80049dc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004922:	2b00      	cmp	r3, #0
 8004924:	d0ef      	beq.n	8004906 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8004926:	7cfb      	ldrb	r3, [r7, #19]
 8004928:	2b00      	cmp	r3, #0
 800492a:	d159      	bne.n	80049e0 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800492c:	4b2a      	ldr	r3, [pc, #168]	@ (80049d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800492e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004932:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004936:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004938:	697b      	ldr	r3, [r7, #20]
 800493a:	2b00      	cmp	r3, #0
 800493c:	d01e      	beq.n	800497c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004942:	697a      	ldr	r2, [r7, #20]
 8004944:	429a      	cmp	r2, r3
 8004946:	d019      	beq.n	800497c <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004948:	4b23      	ldr	r3, [pc, #140]	@ (80049d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800494a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800494e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004952:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004954:	4b20      	ldr	r3, [pc, #128]	@ (80049d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004956:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800495a:	4a1f      	ldr	r2, [pc, #124]	@ (80049d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800495c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004960:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004964:	4b1c      	ldr	r3, [pc, #112]	@ (80049d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004966:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800496a:	4a1b      	ldr	r2, [pc, #108]	@ (80049d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800496c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004970:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004974:	4a18      	ldr	r2, [pc, #96]	@ (80049d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004976:	697b      	ldr	r3, [r7, #20]
 8004978:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800497c:	697b      	ldr	r3, [r7, #20]
 800497e:	f003 0301 	and.w	r3, r3, #1
 8004982:	2b00      	cmp	r3, #0
 8004984:	d016      	beq.n	80049b4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004986:	f7fd f99f 	bl	8001cc8 <HAL_GetTick>
 800498a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800498c:	e00b      	b.n	80049a6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800498e:	f7fd f99b 	bl	8001cc8 <HAL_GetTick>
 8004992:	4602      	mov	r2, r0
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	1ad3      	subs	r3, r2, r3
 8004998:	f241 3288 	movw	r2, #5000	@ 0x1388
 800499c:	4293      	cmp	r3, r2
 800499e:	d902      	bls.n	80049a6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80049a0:	2303      	movs	r3, #3
 80049a2:	74fb      	strb	r3, [r7, #19]
            break;
 80049a4:	e006      	b.n	80049b4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80049a6:	4b0c      	ldr	r3, [pc, #48]	@ (80049d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80049a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80049ac:	f003 0302 	and.w	r3, r3, #2
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d0ec      	beq.n	800498e <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80049b4:	7cfb      	ldrb	r3, [r7, #19]
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d10b      	bne.n	80049d2 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80049ba:	4b07      	ldr	r3, [pc, #28]	@ (80049d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80049bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80049c0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049c8:	4903      	ldr	r1, [pc, #12]	@ (80049d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80049ca:	4313      	orrs	r3, r2
 80049cc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80049d0:	e008      	b.n	80049e4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80049d2:	7cfb      	ldrb	r3, [r7, #19]
 80049d4:	74bb      	strb	r3, [r7, #18]
 80049d6:	e005      	b.n	80049e4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80049d8:	40021000 	.word	0x40021000
 80049dc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80049e0:	7cfb      	ldrb	r3, [r7, #19]
 80049e2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80049e4:	7c7b      	ldrb	r3, [r7, #17]
 80049e6:	2b01      	cmp	r3, #1
 80049e8:	d105      	bne.n	80049f6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80049ea:	4ba6      	ldr	r3, [pc, #664]	@ (8004c84 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80049ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80049ee:	4aa5      	ldr	r2, [pc, #660]	@ (8004c84 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80049f0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80049f4:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	f003 0301 	and.w	r3, r3, #1
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d00a      	beq.n	8004a18 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004a02:	4ba0      	ldr	r3, [pc, #640]	@ (8004c84 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004a04:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a08:	f023 0203 	bic.w	r2, r3, #3
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	685b      	ldr	r3, [r3, #4]
 8004a10:	499c      	ldr	r1, [pc, #624]	@ (8004c84 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004a12:	4313      	orrs	r3, r2
 8004a14:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	f003 0302 	and.w	r3, r3, #2
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d00a      	beq.n	8004a3a <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004a24:	4b97      	ldr	r3, [pc, #604]	@ (8004c84 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004a26:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a2a:	f023 020c 	bic.w	r2, r3, #12
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	689b      	ldr	r3, [r3, #8]
 8004a32:	4994      	ldr	r1, [pc, #592]	@ (8004c84 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004a34:	4313      	orrs	r3, r2
 8004a36:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	f003 0304 	and.w	r3, r3, #4
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d00a      	beq.n	8004a5c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004a46:	4b8f      	ldr	r3, [pc, #572]	@ (8004c84 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004a48:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a4c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	68db      	ldr	r3, [r3, #12]
 8004a54:	498b      	ldr	r1, [pc, #556]	@ (8004c84 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004a56:	4313      	orrs	r3, r2
 8004a58:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	f003 0308 	and.w	r3, r3, #8
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d00a      	beq.n	8004a7e <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004a68:	4b86      	ldr	r3, [pc, #536]	@ (8004c84 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004a6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a6e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	691b      	ldr	r3, [r3, #16]
 8004a76:	4983      	ldr	r1, [pc, #524]	@ (8004c84 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004a78:	4313      	orrs	r3, r2
 8004a7a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	f003 0320 	and.w	r3, r3, #32
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d00a      	beq.n	8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004a8a:	4b7e      	ldr	r3, [pc, #504]	@ (8004c84 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004a8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a90:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	695b      	ldr	r3, [r3, #20]
 8004a98:	497a      	ldr	r1, [pc, #488]	@ (8004c84 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004a9a:	4313      	orrs	r3, r2
 8004a9c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d00a      	beq.n	8004ac2 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004aac:	4b75      	ldr	r3, [pc, #468]	@ (8004c84 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004aae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ab2:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	699b      	ldr	r3, [r3, #24]
 8004aba:	4972      	ldr	r1, [pc, #456]	@ (8004c84 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004abc:	4313      	orrs	r3, r2
 8004abe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d00a      	beq.n	8004ae4 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004ace:	4b6d      	ldr	r3, [pc, #436]	@ (8004c84 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004ad0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ad4:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	69db      	ldr	r3, [r3, #28]
 8004adc:	4969      	ldr	r1, [pc, #420]	@ (8004c84 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004ade:	4313      	orrs	r3, r2
 8004ae0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d00a      	beq.n	8004b06 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004af0:	4b64      	ldr	r3, [pc, #400]	@ (8004c84 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004af2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004af6:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	6a1b      	ldr	r3, [r3, #32]
 8004afe:	4961      	ldr	r1, [pc, #388]	@ (8004c84 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004b00:	4313      	orrs	r3, r2
 8004b02:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d00a      	beq.n	8004b28 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004b12:	4b5c      	ldr	r3, [pc, #368]	@ (8004c84 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004b14:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b18:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b20:	4958      	ldr	r1, [pc, #352]	@ (8004c84 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004b22:	4313      	orrs	r3, r2
 8004b24:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d015      	beq.n	8004b60 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004b34:	4b53      	ldr	r3, [pc, #332]	@ (8004c84 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004b36:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b3a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b42:	4950      	ldr	r1, [pc, #320]	@ (8004c84 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004b44:	4313      	orrs	r3, r2
 8004b46:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b4e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004b52:	d105      	bne.n	8004b60 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004b54:	4b4b      	ldr	r3, [pc, #300]	@ (8004c84 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004b56:	68db      	ldr	r3, [r3, #12]
 8004b58:	4a4a      	ldr	r2, [pc, #296]	@ (8004c84 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004b5a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004b5e:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d015      	beq.n	8004b98 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004b6c:	4b45      	ldr	r3, [pc, #276]	@ (8004c84 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004b6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b72:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b7a:	4942      	ldr	r1, [pc, #264]	@ (8004c84 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004b7c:	4313      	orrs	r3, r2
 8004b7e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b86:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004b8a:	d105      	bne.n	8004b98 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004b8c:	4b3d      	ldr	r3, [pc, #244]	@ (8004c84 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004b8e:	68db      	ldr	r3, [r3, #12]
 8004b90:	4a3c      	ldr	r2, [pc, #240]	@ (8004c84 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004b92:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004b96:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d015      	beq.n	8004bd0 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004ba4:	4b37      	ldr	r3, [pc, #220]	@ (8004c84 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004ba6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004baa:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bb2:	4934      	ldr	r1, [pc, #208]	@ (8004c84 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004bb4:	4313      	orrs	r3, r2
 8004bb6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bbe:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004bc2:	d105      	bne.n	8004bd0 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004bc4:	4b2f      	ldr	r3, [pc, #188]	@ (8004c84 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004bc6:	68db      	ldr	r3, [r3, #12]
 8004bc8:	4a2e      	ldr	r2, [pc, #184]	@ (8004c84 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004bca:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004bce:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d015      	beq.n	8004c08 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004bdc:	4b29      	ldr	r3, [pc, #164]	@ (8004c84 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004bde:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004be2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004bea:	4926      	ldr	r1, [pc, #152]	@ (8004c84 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004bec:	4313      	orrs	r3, r2
 8004bee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004bf6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004bfa:	d105      	bne.n	8004c08 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004bfc:	4b21      	ldr	r3, [pc, #132]	@ (8004c84 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004bfe:	68db      	ldr	r3, [r3, #12]
 8004c00:	4a20      	ldr	r2, [pc, #128]	@ (8004c84 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004c02:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004c06:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d015      	beq.n	8004c40 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004c14:	4b1b      	ldr	r3, [pc, #108]	@ (8004c84 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004c16:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c1a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c22:	4918      	ldr	r1, [pc, #96]	@ (8004c84 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004c24:	4313      	orrs	r3, r2
 8004c26:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c2e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004c32:	d105      	bne.n	8004c40 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004c34:	4b13      	ldr	r3, [pc, #76]	@ (8004c84 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004c36:	68db      	ldr	r3, [r3, #12]
 8004c38:	4a12      	ldr	r2, [pc, #72]	@ (8004c84 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004c3a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004c3e:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d015      	beq.n	8004c78 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8004c4c:	4b0d      	ldr	r3, [pc, #52]	@ (8004c84 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004c4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c52:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c5a:	490a      	ldr	r1, [pc, #40]	@ (8004c84 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004c5c:	4313      	orrs	r3, r2
 8004c5e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c66:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004c6a:	d105      	bne.n	8004c78 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8004c6c:	4b05      	ldr	r3, [pc, #20]	@ (8004c84 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004c6e:	68db      	ldr	r3, [r3, #12]
 8004c70:	4a04      	ldr	r2, [pc, #16]	@ (8004c84 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004c72:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004c76:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8004c78:	7cbb      	ldrb	r3, [r7, #18]
}
 8004c7a:	4618      	mov	r0, r3
 8004c7c:	3718      	adds	r7, #24
 8004c7e:	46bd      	mov	sp, r7
 8004c80:	bd80      	pop	{r7, pc}
 8004c82:	bf00      	nop
 8004c84:	40021000 	.word	0x40021000

08004c88 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004c88:	b580      	push	{r7, lr}
 8004c8a:	b082      	sub	sp, #8
 8004c8c:	af00      	add	r7, sp, #0
 8004c8e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d101      	bne.n	8004c9a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004c96:	2301      	movs	r3, #1
 8004c98:	e049      	b.n	8004d2e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004ca0:	b2db      	uxtb	r3, r3
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d106      	bne.n	8004cb4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	2200      	movs	r2, #0
 8004caa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004cae:	6878      	ldr	r0, [r7, #4]
 8004cb0:	f7fc fe22 	bl	80018f8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	2202      	movs	r2, #2
 8004cb8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681a      	ldr	r2, [r3, #0]
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	3304      	adds	r3, #4
 8004cc4:	4619      	mov	r1, r3
 8004cc6:	4610      	mov	r0, r2
 8004cc8:	f000 f930 	bl	8004f2c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	2201      	movs	r2, #1
 8004cd0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	2201      	movs	r2, #1
 8004cd8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	2201      	movs	r2, #1
 8004ce0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	2201      	movs	r2, #1
 8004ce8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	2201      	movs	r2, #1
 8004cf0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	2201      	movs	r2, #1
 8004cf8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	2201      	movs	r2, #1
 8004d00:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	2201      	movs	r2, #1
 8004d08:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	2201      	movs	r2, #1
 8004d10:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	2201      	movs	r2, #1
 8004d18:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	2201      	movs	r2, #1
 8004d20:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	2201      	movs	r2, #1
 8004d28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004d2c:	2300      	movs	r3, #0
}
 8004d2e:	4618      	mov	r0, r3
 8004d30:	3708      	adds	r7, #8
 8004d32:	46bd      	mov	sp, r7
 8004d34:	bd80      	pop	{r7, pc}
	...

08004d38 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004d38:	b580      	push	{r7, lr}
 8004d3a:	b084      	sub	sp, #16
 8004d3c:	af00      	add	r7, sp, #0
 8004d3e:	6078      	str	r0, [r7, #4]
 8004d40:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004d42:	2300      	movs	r3, #0
 8004d44:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004d4c:	2b01      	cmp	r3, #1
 8004d4e:	d101      	bne.n	8004d54 <HAL_TIM_ConfigClockSource+0x1c>
 8004d50:	2302      	movs	r3, #2
 8004d52:	e0de      	b.n	8004f12 <HAL_TIM_ConfigClockSource+0x1da>
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	2201      	movs	r2, #1
 8004d58:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	2202      	movs	r2, #2
 8004d60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	689b      	ldr	r3, [r3, #8]
 8004d6a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004d6c:	68bb      	ldr	r3, [r7, #8]
 8004d6e:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 8004d72:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004d76:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004d78:	68bb      	ldr	r3, [r7, #8]
 8004d7a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004d7e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	68ba      	ldr	r2, [r7, #8]
 8004d86:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004d88:	683b      	ldr	r3, [r7, #0]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	4a63      	ldr	r2, [pc, #396]	@ (8004f1c <HAL_TIM_ConfigClockSource+0x1e4>)
 8004d8e:	4293      	cmp	r3, r2
 8004d90:	f000 80a9 	beq.w	8004ee6 <HAL_TIM_ConfigClockSource+0x1ae>
 8004d94:	4a61      	ldr	r2, [pc, #388]	@ (8004f1c <HAL_TIM_ConfigClockSource+0x1e4>)
 8004d96:	4293      	cmp	r3, r2
 8004d98:	f200 80ae 	bhi.w	8004ef8 <HAL_TIM_ConfigClockSource+0x1c0>
 8004d9c:	4a60      	ldr	r2, [pc, #384]	@ (8004f20 <HAL_TIM_ConfigClockSource+0x1e8>)
 8004d9e:	4293      	cmp	r3, r2
 8004da0:	f000 80a1 	beq.w	8004ee6 <HAL_TIM_ConfigClockSource+0x1ae>
 8004da4:	4a5e      	ldr	r2, [pc, #376]	@ (8004f20 <HAL_TIM_ConfigClockSource+0x1e8>)
 8004da6:	4293      	cmp	r3, r2
 8004da8:	f200 80a6 	bhi.w	8004ef8 <HAL_TIM_ConfigClockSource+0x1c0>
 8004dac:	4a5d      	ldr	r2, [pc, #372]	@ (8004f24 <HAL_TIM_ConfigClockSource+0x1ec>)
 8004dae:	4293      	cmp	r3, r2
 8004db0:	f000 8099 	beq.w	8004ee6 <HAL_TIM_ConfigClockSource+0x1ae>
 8004db4:	4a5b      	ldr	r2, [pc, #364]	@ (8004f24 <HAL_TIM_ConfigClockSource+0x1ec>)
 8004db6:	4293      	cmp	r3, r2
 8004db8:	f200 809e 	bhi.w	8004ef8 <HAL_TIM_ConfigClockSource+0x1c0>
 8004dbc:	4a5a      	ldr	r2, [pc, #360]	@ (8004f28 <HAL_TIM_ConfigClockSource+0x1f0>)
 8004dbe:	4293      	cmp	r3, r2
 8004dc0:	f000 8091 	beq.w	8004ee6 <HAL_TIM_ConfigClockSource+0x1ae>
 8004dc4:	4a58      	ldr	r2, [pc, #352]	@ (8004f28 <HAL_TIM_ConfigClockSource+0x1f0>)
 8004dc6:	4293      	cmp	r3, r2
 8004dc8:	f200 8096 	bhi.w	8004ef8 <HAL_TIM_ConfigClockSource+0x1c0>
 8004dcc:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8004dd0:	f000 8089 	beq.w	8004ee6 <HAL_TIM_ConfigClockSource+0x1ae>
 8004dd4:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8004dd8:	f200 808e 	bhi.w	8004ef8 <HAL_TIM_ConfigClockSource+0x1c0>
 8004ddc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004de0:	d03e      	beq.n	8004e60 <HAL_TIM_ConfigClockSource+0x128>
 8004de2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004de6:	f200 8087 	bhi.w	8004ef8 <HAL_TIM_ConfigClockSource+0x1c0>
 8004dea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004dee:	f000 8086 	beq.w	8004efe <HAL_TIM_ConfigClockSource+0x1c6>
 8004df2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004df6:	d87f      	bhi.n	8004ef8 <HAL_TIM_ConfigClockSource+0x1c0>
 8004df8:	2b70      	cmp	r3, #112	@ 0x70
 8004dfa:	d01a      	beq.n	8004e32 <HAL_TIM_ConfigClockSource+0xfa>
 8004dfc:	2b70      	cmp	r3, #112	@ 0x70
 8004dfe:	d87b      	bhi.n	8004ef8 <HAL_TIM_ConfigClockSource+0x1c0>
 8004e00:	2b60      	cmp	r3, #96	@ 0x60
 8004e02:	d050      	beq.n	8004ea6 <HAL_TIM_ConfigClockSource+0x16e>
 8004e04:	2b60      	cmp	r3, #96	@ 0x60
 8004e06:	d877      	bhi.n	8004ef8 <HAL_TIM_ConfigClockSource+0x1c0>
 8004e08:	2b50      	cmp	r3, #80	@ 0x50
 8004e0a:	d03c      	beq.n	8004e86 <HAL_TIM_ConfigClockSource+0x14e>
 8004e0c:	2b50      	cmp	r3, #80	@ 0x50
 8004e0e:	d873      	bhi.n	8004ef8 <HAL_TIM_ConfigClockSource+0x1c0>
 8004e10:	2b40      	cmp	r3, #64	@ 0x40
 8004e12:	d058      	beq.n	8004ec6 <HAL_TIM_ConfigClockSource+0x18e>
 8004e14:	2b40      	cmp	r3, #64	@ 0x40
 8004e16:	d86f      	bhi.n	8004ef8 <HAL_TIM_ConfigClockSource+0x1c0>
 8004e18:	2b30      	cmp	r3, #48	@ 0x30
 8004e1a:	d064      	beq.n	8004ee6 <HAL_TIM_ConfigClockSource+0x1ae>
 8004e1c:	2b30      	cmp	r3, #48	@ 0x30
 8004e1e:	d86b      	bhi.n	8004ef8 <HAL_TIM_ConfigClockSource+0x1c0>
 8004e20:	2b20      	cmp	r3, #32
 8004e22:	d060      	beq.n	8004ee6 <HAL_TIM_ConfigClockSource+0x1ae>
 8004e24:	2b20      	cmp	r3, #32
 8004e26:	d867      	bhi.n	8004ef8 <HAL_TIM_ConfigClockSource+0x1c0>
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d05c      	beq.n	8004ee6 <HAL_TIM_ConfigClockSource+0x1ae>
 8004e2c:	2b10      	cmp	r3, #16
 8004e2e:	d05a      	beq.n	8004ee6 <HAL_TIM_ConfigClockSource+0x1ae>
 8004e30:	e062      	b.n	8004ef8 <HAL_TIM_ConfigClockSource+0x1c0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004e36:	683b      	ldr	r3, [r7, #0]
 8004e38:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004e3a:	683b      	ldr	r3, [r7, #0]
 8004e3c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004e3e:	683b      	ldr	r3, [r7, #0]
 8004e40:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004e42:	f000 f98b 	bl	800515c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	689b      	ldr	r3, [r3, #8]
 8004e4c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004e4e:	68bb      	ldr	r3, [r7, #8]
 8004e50:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004e54:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	68ba      	ldr	r2, [r7, #8]
 8004e5c:	609a      	str	r2, [r3, #8]
      break;
 8004e5e:	e04f      	b.n	8004f00 <HAL_TIM_ConfigClockSource+0x1c8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004e64:	683b      	ldr	r3, [r7, #0]
 8004e66:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004e68:	683b      	ldr	r3, [r7, #0]
 8004e6a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004e6c:	683b      	ldr	r3, [r7, #0]
 8004e6e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004e70:	f000 f974 	bl	800515c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	689a      	ldr	r2, [r3, #8]
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004e82:	609a      	str	r2, [r3, #8]
      break;
 8004e84:	e03c      	b.n	8004f00 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004e8a:	683b      	ldr	r3, [r7, #0]
 8004e8c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004e8e:	683b      	ldr	r3, [r7, #0]
 8004e90:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004e92:	461a      	mov	r2, r3
 8004e94:	f000 f8e6 	bl	8005064 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	2150      	movs	r1, #80	@ 0x50
 8004e9e:	4618      	mov	r0, r3
 8004ea0:	f000 f93f 	bl	8005122 <TIM_ITRx_SetConfig>
      break;
 8004ea4:	e02c      	b.n	8004f00 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004eaa:	683b      	ldr	r3, [r7, #0]
 8004eac:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004eae:	683b      	ldr	r3, [r7, #0]
 8004eb0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004eb2:	461a      	mov	r2, r3
 8004eb4:	f000 f905 	bl	80050c2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	2160      	movs	r1, #96	@ 0x60
 8004ebe:	4618      	mov	r0, r3
 8004ec0:	f000 f92f 	bl	8005122 <TIM_ITRx_SetConfig>
      break;
 8004ec4:	e01c      	b.n	8004f00 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004eca:	683b      	ldr	r3, [r7, #0]
 8004ecc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004ece:	683b      	ldr	r3, [r7, #0]
 8004ed0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004ed2:	461a      	mov	r2, r3
 8004ed4:	f000 f8c6 	bl	8005064 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	2140      	movs	r1, #64	@ 0x40
 8004ede:	4618      	mov	r0, r3
 8004ee0:	f000 f91f 	bl	8005122 <TIM_ITRx_SetConfig>
      break;
 8004ee4:	e00c      	b.n	8004f00 <HAL_TIM_ConfigClockSource+0x1c8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681a      	ldr	r2, [r3, #0]
 8004eea:	683b      	ldr	r3, [r7, #0]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	4619      	mov	r1, r3
 8004ef0:	4610      	mov	r0, r2
 8004ef2:	f000 f916 	bl	8005122 <TIM_ITRx_SetConfig>
      break;
 8004ef6:	e003      	b.n	8004f00 <HAL_TIM_ConfigClockSource+0x1c8>
    }

    default:
      status = HAL_ERROR;
 8004ef8:	2301      	movs	r3, #1
 8004efa:	73fb      	strb	r3, [r7, #15]
      break;
 8004efc:	e000      	b.n	8004f00 <HAL_TIM_ConfigClockSource+0x1c8>
      break;
 8004efe:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	2201      	movs	r2, #1
 8004f04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	2200      	movs	r2, #0
 8004f0c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004f10:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f12:	4618      	mov	r0, r3
 8004f14:	3710      	adds	r7, #16
 8004f16:	46bd      	mov	sp, r7
 8004f18:	bd80      	pop	{r7, pc}
 8004f1a:	bf00      	nop
 8004f1c:	00100070 	.word	0x00100070
 8004f20:	00100040 	.word	0x00100040
 8004f24:	00100030 	.word	0x00100030
 8004f28:	00100020 	.word	0x00100020

08004f2c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004f2c:	b480      	push	{r7}
 8004f2e:	b085      	sub	sp, #20
 8004f30:	af00      	add	r7, sp, #0
 8004f32:	6078      	str	r0, [r7, #4]
 8004f34:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	4a42      	ldr	r2, [pc, #264]	@ (8005048 <TIM_Base_SetConfig+0x11c>)
 8004f40:	4293      	cmp	r3, r2
 8004f42:	d00f      	beq.n	8004f64 <TIM_Base_SetConfig+0x38>
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004f4a:	d00b      	beq.n	8004f64 <TIM_Base_SetConfig+0x38>
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	4a3f      	ldr	r2, [pc, #252]	@ (800504c <TIM_Base_SetConfig+0x120>)
 8004f50:	4293      	cmp	r3, r2
 8004f52:	d007      	beq.n	8004f64 <TIM_Base_SetConfig+0x38>
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	4a3e      	ldr	r2, [pc, #248]	@ (8005050 <TIM_Base_SetConfig+0x124>)
 8004f58:	4293      	cmp	r3, r2
 8004f5a:	d003      	beq.n	8004f64 <TIM_Base_SetConfig+0x38>
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	4a3d      	ldr	r2, [pc, #244]	@ (8005054 <TIM_Base_SetConfig+0x128>)
 8004f60:	4293      	cmp	r3, r2
 8004f62:	d108      	bne.n	8004f76 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004f6a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004f6c:	683b      	ldr	r3, [r7, #0]
 8004f6e:	685b      	ldr	r3, [r3, #4]
 8004f70:	68fa      	ldr	r2, [r7, #12]
 8004f72:	4313      	orrs	r3, r2
 8004f74:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	4a33      	ldr	r2, [pc, #204]	@ (8005048 <TIM_Base_SetConfig+0x11c>)
 8004f7a:	4293      	cmp	r3, r2
 8004f7c:	d01b      	beq.n	8004fb6 <TIM_Base_SetConfig+0x8a>
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004f84:	d017      	beq.n	8004fb6 <TIM_Base_SetConfig+0x8a>
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	4a30      	ldr	r2, [pc, #192]	@ (800504c <TIM_Base_SetConfig+0x120>)
 8004f8a:	4293      	cmp	r3, r2
 8004f8c:	d013      	beq.n	8004fb6 <TIM_Base_SetConfig+0x8a>
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	4a2f      	ldr	r2, [pc, #188]	@ (8005050 <TIM_Base_SetConfig+0x124>)
 8004f92:	4293      	cmp	r3, r2
 8004f94:	d00f      	beq.n	8004fb6 <TIM_Base_SetConfig+0x8a>
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	4a2e      	ldr	r2, [pc, #184]	@ (8005054 <TIM_Base_SetConfig+0x128>)
 8004f9a:	4293      	cmp	r3, r2
 8004f9c:	d00b      	beq.n	8004fb6 <TIM_Base_SetConfig+0x8a>
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	4a2d      	ldr	r2, [pc, #180]	@ (8005058 <TIM_Base_SetConfig+0x12c>)
 8004fa2:	4293      	cmp	r3, r2
 8004fa4:	d007      	beq.n	8004fb6 <TIM_Base_SetConfig+0x8a>
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	4a2c      	ldr	r2, [pc, #176]	@ (800505c <TIM_Base_SetConfig+0x130>)
 8004faa:	4293      	cmp	r3, r2
 8004fac:	d003      	beq.n	8004fb6 <TIM_Base_SetConfig+0x8a>
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	4a2b      	ldr	r2, [pc, #172]	@ (8005060 <TIM_Base_SetConfig+0x134>)
 8004fb2:	4293      	cmp	r3, r2
 8004fb4:	d108      	bne.n	8004fc8 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004fbc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004fbe:	683b      	ldr	r3, [r7, #0]
 8004fc0:	68db      	ldr	r3, [r3, #12]
 8004fc2:	68fa      	ldr	r2, [r7, #12]
 8004fc4:	4313      	orrs	r3, r2
 8004fc6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004fce:	683b      	ldr	r3, [r7, #0]
 8004fd0:	695b      	ldr	r3, [r3, #20]
 8004fd2:	4313      	orrs	r3, r2
 8004fd4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	68fa      	ldr	r2, [r7, #12]
 8004fda:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004fdc:	683b      	ldr	r3, [r7, #0]
 8004fde:	689a      	ldr	r2, [r3, #8]
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004fe4:	683b      	ldr	r3, [r7, #0]
 8004fe6:	681a      	ldr	r2, [r3, #0]
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	4a16      	ldr	r2, [pc, #88]	@ (8005048 <TIM_Base_SetConfig+0x11c>)
 8004ff0:	4293      	cmp	r3, r2
 8004ff2:	d00f      	beq.n	8005014 <TIM_Base_SetConfig+0xe8>
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	4a17      	ldr	r2, [pc, #92]	@ (8005054 <TIM_Base_SetConfig+0x128>)
 8004ff8:	4293      	cmp	r3, r2
 8004ffa:	d00b      	beq.n	8005014 <TIM_Base_SetConfig+0xe8>
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	4a16      	ldr	r2, [pc, #88]	@ (8005058 <TIM_Base_SetConfig+0x12c>)
 8005000:	4293      	cmp	r3, r2
 8005002:	d007      	beq.n	8005014 <TIM_Base_SetConfig+0xe8>
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	4a15      	ldr	r2, [pc, #84]	@ (800505c <TIM_Base_SetConfig+0x130>)
 8005008:	4293      	cmp	r3, r2
 800500a:	d003      	beq.n	8005014 <TIM_Base_SetConfig+0xe8>
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	4a14      	ldr	r2, [pc, #80]	@ (8005060 <TIM_Base_SetConfig+0x134>)
 8005010:	4293      	cmp	r3, r2
 8005012:	d103      	bne.n	800501c <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005014:	683b      	ldr	r3, [r7, #0]
 8005016:	691a      	ldr	r2, [r3, #16]
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	2201      	movs	r2, #1
 8005020:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	691b      	ldr	r3, [r3, #16]
 8005026:	f003 0301 	and.w	r3, r3, #1
 800502a:	2b01      	cmp	r3, #1
 800502c:	d105      	bne.n	800503a <TIM_Base_SetConfig+0x10e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	691b      	ldr	r3, [r3, #16]
 8005032:	f023 0201 	bic.w	r2, r3, #1
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	611a      	str	r2, [r3, #16]
  }
}
 800503a:	bf00      	nop
 800503c:	3714      	adds	r7, #20
 800503e:	46bd      	mov	sp, r7
 8005040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005044:	4770      	bx	lr
 8005046:	bf00      	nop
 8005048:	40012c00 	.word	0x40012c00
 800504c:	40000400 	.word	0x40000400
 8005050:	40000800 	.word	0x40000800
 8005054:	40013400 	.word	0x40013400
 8005058:	40014000 	.word	0x40014000
 800505c:	40014400 	.word	0x40014400
 8005060:	40014800 	.word	0x40014800

08005064 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005064:	b480      	push	{r7}
 8005066:	b087      	sub	sp, #28
 8005068:	af00      	add	r7, sp, #0
 800506a:	60f8      	str	r0, [r7, #12]
 800506c:	60b9      	str	r1, [r7, #8]
 800506e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	6a1b      	ldr	r3, [r3, #32]
 8005074:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	6a1b      	ldr	r3, [r3, #32]
 800507a:	f023 0201 	bic.w	r2, r3, #1
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	699b      	ldr	r3, [r3, #24]
 8005086:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005088:	693b      	ldr	r3, [r7, #16]
 800508a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800508e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	011b      	lsls	r3, r3, #4
 8005094:	693a      	ldr	r2, [r7, #16]
 8005096:	4313      	orrs	r3, r2
 8005098:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800509a:	697b      	ldr	r3, [r7, #20]
 800509c:	f023 030a 	bic.w	r3, r3, #10
 80050a0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80050a2:	697a      	ldr	r2, [r7, #20]
 80050a4:	68bb      	ldr	r3, [r7, #8]
 80050a6:	4313      	orrs	r3, r2
 80050a8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	693a      	ldr	r2, [r7, #16]
 80050ae:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	697a      	ldr	r2, [r7, #20]
 80050b4:	621a      	str	r2, [r3, #32]
}
 80050b6:	bf00      	nop
 80050b8:	371c      	adds	r7, #28
 80050ba:	46bd      	mov	sp, r7
 80050bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050c0:	4770      	bx	lr

080050c2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80050c2:	b480      	push	{r7}
 80050c4:	b087      	sub	sp, #28
 80050c6:	af00      	add	r7, sp, #0
 80050c8:	60f8      	str	r0, [r7, #12]
 80050ca:	60b9      	str	r1, [r7, #8]
 80050cc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	6a1b      	ldr	r3, [r3, #32]
 80050d2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	6a1b      	ldr	r3, [r3, #32]
 80050d8:	f023 0210 	bic.w	r2, r3, #16
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	699b      	ldr	r3, [r3, #24]
 80050e4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80050e6:	693b      	ldr	r3, [r7, #16]
 80050e8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80050ec:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	031b      	lsls	r3, r3, #12
 80050f2:	693a      	ldr	r2, [r7, #16]
 80050f4:	4313      	orrs	r3, r2
 80050f6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80050f8:	697b      	ldr	r3, [r7, #20]
 80050fa:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80050fe:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005100:	68bb      	ldr	r3, [r7, #8]
 8005102:	011b      	lsls	r3, r3, #4
 8005104:	697a      	ldr	r2, [r7, #20]
 8005106:	4313      	orrs	r3, r2
 8005108:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	693a      	ldr	r2, [r7, #16]
 800510e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	697a      	ldr	r2, [r7, #20]
 8005114:	621a      	str	r2, [r3, #32]
}
 8005116:	bf00      	nop
 8005118:	371c      	adds	r7, #28
 800511a:	46bd      	mov	sp, r7
 800511c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005120:	4770      	bx	lr

08005122 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005122:	b480      	push	{r7}
 8005124:	b085      	sub	sp, #20
 8005126:	af00      	add	r7, sp, #0
 8005128:	6078      	str	r0, [r7, #4]
 800512a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	689b      	ldr	r3, [r3, #8]
 8005130:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8005138:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800513c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800513e:	683a      	ldr	r2, [r7, #0]
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	4313      	orrs	r3, r2
 8005144:	f043 0307 	orr.w	r3, r3, #7
 8005148:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	68fa      	ldr	r2, [r7, #12]
 800514e:	609a      	str	r2, [r3, #8]
}
 8005150:	bf00      	nop
 8005152:	3714      	adds	r7, #20
 8005154:	46bd      	mov	sp, r7
 8005156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800515a:	4770      	bx	lr

0800515c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800515c:	b480      	push	{r7}
 800515e:	b087      	sub	sp, #28
 8005160:	af00      	add	r7, sp, #0
 8005162:	60f8      	str	r0, [r7, #12]
 8005164:	60b9      	str	r1, [r7, #8]
 8005166:	607a      	str	r2, [r7, #4]
 8005168:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	689b      	ldr	r3, [r3, #8]
 800516e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005170:	697b      	ldr	r3, [r7, #20]
 8005172:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005176:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005178:	683b      	ldr	r3, [r7, #0]
 800517a:	021a      	lsls	r2, r3, #8
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	431a      	orrs	r2, r3
 8005180:	68bb      	ldr	r3, [r7, #8]
 8005182:	4313      	orrs	r3, r2
 8005184:	697a      	ldr	r2, [r7, #20]
 8005186:	4313      	orrs	r3, r2
 8005188:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	697a      	ldr	r2, [r7, #20]
 800518e:	609a      	str	r2, [r3, #8]
}
 8005190:	bf00      	nop
 8005192:	371c      	adds	r7, #28
 8005194:	46bd      	mov	sp, r7
 8005196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800519a:	4770      	bx	lr

0800519c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800519c:	b480      	push	{r7}
 800519e:	b085      	sub	sp, #20
 80051a0:	af00      	add	r7, sp, #0
 80051a2:	6078      	str	r0, [r7, #4]
 80051a4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80051ac:	2b01      	cmp	r3, #1
 80051ae:	d101      	bne.n	80051b4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80051b0:	2302      	movs	r3, #2
 80051b2:	e065      	b.n	8005280 <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	2201      	movs	r2, #1
 80051b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	2202      	movs	r2, #2
 80051c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	685b      	ldr	r3, [r3, #4]
 80051ca:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	689b      	ldr	r3, [r3, #8]
 80051d2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	4a2c      	ldr	r2, [pc, #176]	@ (800528c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80051da:	4293      	cmp	r3, r2
 80051dc:	d004      	beq.n	80051e8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	4a2b      	ldr	r2, [pc, #172]	@ (8005290 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80051e4:	4293      	cmp	r3, r2
 80051e6:	d108      	bne.n	80051fa <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80051ee:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80051f0:	683b      	ldr	r3, [r7, #0]
 80051f2:	685b      	ldr	r3, [r3, #4]
 80051f4:	68fa      	ldr	r2, [r7, #12]
 80051f6:	4313      	orrs	r3, r2
 80051f8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8005200:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005204:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005206:	683b      	ldr	r3, [r7, #0]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	68fa      	ldr	r2, [r7, #12]
 800520c:	4313      	orrs	r3, r2
 800520e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	68fa      	ldr	r2, [r7, #12]
 8005216:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	4a1b      	ldr	r2, [pc, #108]	@ (800528c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800521e:	4293      	cmp	r3, r2
 8005220:	d018      	beq.n	8005254 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800522a:	d013      	beq.n	8005254 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	4a18      	ldr	r2, [pc, #96]	@ (8005294 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8005232:	4293      	cmp	r3, r2
 8005234:	d00e      	beq.n	8005254 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	4a17      	ldr	r2, [pc, #92]	@ (8005298 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800523c:	4293      	cmp	r3, r2
 800523e:	d009      	beq.n	8005254 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	4a12      	ldr	r2, [pc, #72]	@ (8005290 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005246:	4293      	cmp	r3, r2
 8005248:	d004      	beq.n	8005254 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	4a13      	ldr	r2, [pc, #76]	@ (800529c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005250:	4293      	cmp	r3, r2
 8005252:	d10c      	bne.n	800526e <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005254:	68bb      	ldr	r3, [r7, #8]
 8005256:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800525a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800525c:	683b      	ldr	r3, [r7, #0]
 800525e:	689b      	ldr	r3, [r3, #8]
 8005260:	68ba      	ldr	r2, [r7, #8]
 8005262:	4313      	orrs	r3, r2
 8005264:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	68ba      	ldr	r2, [r7, #8]
 800526c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	2201      	movs	r2, #1
 8005272:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	2200      	movs	r2, #0
 800527a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800527e:	2300      	movs	r3, #0
}
 8005280:	4618      	mov	r0, r3
 8005282:	3714      	adds	r7, #20
 8005284:	46bd      	mov	sp, r7
 8005286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800528a:	4770      	bx	lr
 800528c:	40012c00 	.word	0x40012c00
 8005290:	40013400 	.word	0x40013400
 8005294:	40000400 	.word	0x40000400
 8005298:	40000800 	.word	0x40000800
 800529c:	40014000 	.word	0x40014000

080052a0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80052a0:	b580      	push	{r7, lr}
 80052a2:	b082      	sub	sp, #8
 80052a4:	af00      	add	r7, sp, #0
 80052a6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d101      	bne.n	80052b2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80052ae:	2301      	movs	r3, #1
 80052b0:	e042      	b.n	8005338 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d106      	bne.n	80052ca <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	2200      	movs	r2, #0
 80052c0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80052c4:	6878      	ldr	r0, [r7, #4]
 80052c6:	f7fc fa8b 	bl	80017e0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	2224      	movs	r2, #36	@ 0x24
 80052ce:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	681a      	ldr	r2, [r3, #0]
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	f022 0201 	bic.w	r2, r2, #1
 80052e0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d002      	beq.n	80052f0 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80052ea:	6878      	ldr	r0, [r7, #4]
 80052ec:	f000 ff04 	bl	80060f8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80052f0:	6878      	ldr	r0, [r7, #4]
 80052f2:	f000 fc35 	bl	8005b60 <UART_SetConfig>
 80052f6:	4603      	mov	r3, r0
 80052f8:	2b01      	cmp	r3, #1
 80052fa:	d101      	bne.n	8005300 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80052fc:	2301      	movs	r3, #1
 80052fe:	e01b      	b.n	8005338 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	685a      	ldr	r2, [r3, #4]
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800530e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	689a      	ldr	r2, [r3, #8]
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800531e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	681a      	ldr	r2, [r3, #0]
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	f042 0201 	orr.w	r2, r2, #1
 800532e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005330:	6878      	ldr	r0, [r7, #4]
 8005332:	f000 ff83 	bl	800623c <UART_CheckIdleState>
 8005336:	4603      	mov	r3, r0
}
 8005338:	4618      	mov	r0, r3
 800533a:	3708      	adds	r7, #8
 800533c:	46bd      	mov	sp, r7
 800533e:	bd80      	pop	{r7, pc}

08005340 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005340:	b580      	push	{r7, lr}
 8005342:	b08a      	sub	sp, #40	@ 0x28
 8005344:	af00      	add	r7, sp, #0
 8005346:	60f8      	str	r0, [r7, #12]
 8005348:	60b9      	str	r1, [r7, #8]
 800534a:	4613      	mov	r3, r2
 800534c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005354:	2b20      	cmp	r3, #32
 8005356:	d137      	bne.n	80053c8 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8005358:	68bb      	ldr	r3, [r7, #8]
 800535a:	2b00      	cmp	r3, #0
 800535c:	d002      	beq.n	8005364 <HAL_UART_Receive_IT+0x24>
 800535e:	88fb      	ldrh	r3, [r7, #6]
 8005360:	2b00      	cmp	r3, #0
 8005362:	d101      	bne.n	8005368 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8005364:	2301      	movs	r3, #1
 8005366:	e030      	b.n	80053ca <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	2200      	movs	r2, #0
 800536c:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	4a18      	ldr	r2, [pc, #96]	@ (80053d4 <HAL_UART_Receive_IT+0x94>)
 8005374:	4293      	cmp	r3, r2
 8005376:	d01f      	beq.n	80053b8 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	685b      	ldr	r3, [r3, #4]
 800537e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005382:	2b00      	cmp	r3, #0
 8005384:	d018      	beq.n	80053b8 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800538c:	697b      	ldr	r3, [r7, #20]
 800538e:	e853 3f00 	ldrex	r3, [r3]
 8005392:	613b      	str	r3, [r7, #16]
   return(result);
 8005394:	693b      	ldr	r3, [r7, #16]
 8005396:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800539a:	627b      	str	r3, [r7, #36]	@ 0x24
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	461a      	mov	r2, r3
 80053a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053a4:	623b      	str	r3, [r7, #32]
 80053a6:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053a8:	69f9      	ldr	r1, [r7, #28]
 80053aa:	6a3a      	ldr	r2, [r7, #32]
 80053ac:	e841 2300 	strex	r3, r2, [r1]
 80053b0:	61bb      	str	r3, [r7, #24]
   return(result);
 80053b2:	69bb      	ldr	r3, [r7, #24]
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d1e6      	bne.n	8005386 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80053b8:	88fb      	ldrh	r3, [r7, #6]
 80053ba:	461a      	mov	r2, r3
 80053bc:	68b9      	ldr	r1, [r7, #8]
 80053be:	68f8      	ldr	r0, [r7, #12]
 80053c0:	f001 f854 	bl	800646c <UART_Start_Receive_IT>
 80053c4:	4603      	mov	r3, r0
 80053c6:	e000      	b.n	80053ca <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80053c8:	2302      	movs	r3, #2
  }
}
 80053ca:	4618      	mov	r0, r3
 80053cc:	3728      	adds	r7, #40	@ 0x28
 80053ce:	46bd      	mov	sp, r7
 80053d0:	bd80      	pop	{r7, pc}
 80053d2:	bf00      	nop
 80053d4:	40008000 	.word	0x40008000

080053d8 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80053d8:	b580      	push	{r7, lr}
 80053da:	b08a      	sub	sp, #40	@ 0x28
 80053dc:	af00      	add	r7, sp, #0
 80053de:	60f8      	str	r0, [r7, #12]
 80053e0:	60b9      	str	r1, [r7, #8]
 80053e2:	4613      	mov	r3, r2
 80053e4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053ec:	2b20      	cmp	r3, #32
 80053ee:	d167      	bne.n	80054c0 <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 80053f0:	68bb      	ldr	r3, [r7, #8]
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d002      	beq.n	80053fc <HAL_UART_Transmit_DMA+0x24>
 80053f6:	88fb      	ldrh	r3, [r7, #6]
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d101      	bne.n	8005400 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 80053fc:	2301      	movs	r3, #1
 80053fe:	e060      	b.n	80054c2 <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	68ba      	ldr	r2, [r7, #8]
 8005404:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	88fa      	ldrh	r2, [r7, #6]
 800540a:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	88fa      	ldrh	r2, [r7, #6]
 8005412:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	2200      	movs	r2, #0
 800541a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	2221      	movs	r2, #33	@ 0x21
 8005422:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800542a:	2b00      	cmp	r3, #0
 800542c:	d028      	beq.n	8005480 <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005432:	4a26      	ldr	r2, [pc, #152]	@ (80054cc <HAL_UART_Transmit_DMA+0xf4>)
 8005434:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800543a:	4a25      	ldr	r2, [pc, #148]	@ (80054d0 <HAL_UART_Transmit_DMA+0xf8>)
 800543c:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005442:	4a24      	ldr	r2, [pc, #144]	@ (80054d4 <HAL_UART_Transmit_DMA+0xfc>)
 8005444:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800544a:	2200      	movs	r2, #0
 800544c:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005456:	4619      	mov	r1, r3
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	3328      	adds	r3, #40	@ 0x28
 800545e:	461a      	mov	r2, r3
 8005460:	88fb      	ldrh	r3, [r7, #6]
 8005462:	f7fd ffe3 	bl	800342c <HAL_DMA_Start_IT>
 8005466:	4603      	mov	r3, r0
 8005468:	2b00      	cmp	r3, #0
 800546a:	d009      	beq.n	8005480 <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	2210      	movs	r2, #16
 8005470:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	2220      	movs	r2, #32
 8005478:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 800547c:	2301      	movs	r3, #1
 800547e:	e020      	b.n	80054c2 <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	2240      	movs	r2, #64	@ 0x40
 8005486:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	3308      	adds	r3, #8
 800548e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005490:	697b      	ldr	r3, [r7, #20]
 8005492:	e853 3f00 	ldrex	r3, [r3]
 8005496:	613b      	str	r3, [r7, #16]
   return(result);
 8005498:	693b      	ldr	r3, [r7, #16]
 800549a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800549e:	627b      	str	r3, [r7, #36]	@ 0x24
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	3308      	adds	r3, #8
 80054a6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80054a8:	623a      	str	r2, [r7, #32]
 80054aa:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054ac:	69f9      	ldr	r1, [r7, #28]
 80054ae:	6a3a      	ldr	r2, [r7, #32]
 80054b0:	e841 2300 	strex	r3, r2, [r1]
 80054b4:	61bb      	str	r3, [r7, #24]
   return(result);
 80054b6:	69bb      	ldr	r3, [r7, #24]
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d1e5      	bne.n	8005488 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 80054bc:	2300      	movs	r3, #0
 80054be:	e000      	b.n	80054c2 <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 80054c0:	2302      	movs	r3, #2
  }
}
 80054c2:	4618      	mov	r0, r3
 80054c4:	3728      	adds	r7, #40	@ 0x28
 80054c6:	46bd      	mov	sp, r7
 80054c8:	bd80      	pop	{r7, pc}
 80054ca:	bf00      	nop
 80054cc:	080067ff 	.word	0x080067ff
 80054d0:	08006899 	.word	0x08006899
 80054d4:	080068b5 	.word	0x080068b5

080054d8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80054d8:	b580      	push	{r7, lr}
 80054da:	b0ba      	sub	sp, #232	@ 0xe8
 80054dc:	af00      	add	r7, sp, #0
 80054de:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	69db      	ldr	r3, [r3, #28]
 80054e6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	689b      	ldr	r3, [r3, #8]
 80054fa:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80054fe:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8005502:	f640 030f 	movw	r3, #2063	@ 0x80f
 8005506:	4013      	ands	r3, r2
 8005508:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800550c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005510:	2b00      	cmp	r3, #0
 8005512:	d11b      	bne.n	800554c <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8005514:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005518:	f003 0320 	and.w	r3, r3, #32
 800551c:	2b00      	cmp	r3, #0
 800551e:	d015      	beq.n	800554c <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8005520:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005524:	f003 0320 	and.w	r3, r3, #32
 8005528:	2b00      	cmp	r3, #0
 800552a:	d105      	bne.n	8005538 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800552c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005530:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005534:	2b00      	cmp	r3, #0
 8005536:	d009      	beq.n	800554c <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800553c:	2b00      	cmp	r3, #0
 800553e:	f000 82e3 	beq.w	8005b08 <HAL_UART_IRQHandler+0x630>
      {
        huart->RxISR(huart);
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005546:	6878      	ldr	r0, [r7, #4]
 8005548:	4798      	blx	r3
      }
      return;
 800554a:	e2dd      	b.n	8005b08 <HAL_UART_IRQHandler+0x630>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800554c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005550:	2b00      	cmp	r3, #0
 8005552:	f000 8123 	beq.w	800579c <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8005556:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800555a:	4b8d      	ldr	r3, [pc, #564]	@ (8005790 <HAL_UART_IRQHandler+0x2b8>)
 800555c:	4013      	ands	r3, r2
 800555e:	2b00      	cmp	r3, #0
 8005560:	d106      	bne.n	8005570 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8005562:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8005566:	4b8b      	ldr	r3, [pc, #556]	@ (8005794 <HAL_UART_IRQHandler+0x2bc>)
 8005568:	4013      	ands	r3, r2
 800556a:	2b00      	cmp	r3, #0
 800556c:	f000 8116 	beq.w	800579c <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005570:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005574:	f003 0301 	and.w	r3, r3, #1
 8005578:	2b00      	cmp	r3, #0
 800557a:	d011      	beq.n	80055a0 <HAL_UART_IRQHandler+0xc8>
 800557c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005580:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005584:	2b00      	cmp	r3, #0
 8005586:	d00b      	beq.n	80055a0 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	2201      	movs	r2, #1
 800558e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005596:	f043 0201 	orr.w	r2, r3, #1
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80055a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80055a4:	f003 0302 	and.w	r3, r3, #2
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d011      	beq.n	80055d0 <HAL_UART_IRQHandler+0xf8>
 80055ac:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80055b0:	f003 0301 	and.w	r3, r3, #1
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d00b      	beq.n	80055d0 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	2202      	movs	r2, #2
 80055be:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80055c6:	f043 0204 	orr.w	r2, r3, #4
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80055d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80055d4:	f003 0304 	and.w	r3, r3, #4
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d011      	beq.n	8005600 <HAL_UART_IRQHandler+0x128>
 80055dc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80055e0:	f003 0301 	and.w	r3, r3, #1
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d00b      	beq.n	8005600 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	2204      	movs	r2, #4
 80055ee:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80055f6:	f043 0202 	orr.w	r2, r3, #2
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8005600:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005604:	f003 0308 	and.w	r3, r3, #8
 8005608:	2b00      	cmp	r3, #0
 800560a:	d017      	beq.n	800563c <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800560c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005610:	f003 0320 	and.w	r3, r3, #32
 8005614:	2b00      	cmp	r3, #0
 8005616:	d105      	bne.n	8005624 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8005618:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800561c:	4b5c      	ldr	r3, [pc, #368]	@ (8005790 <HAL_UART_IRQHandler+0x2b8>)
 800561e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8005620:	2b00      	cmp	r3, #0
 8005622:	d00b      	beq.n	800563c <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	2208      	movs	r2, #8
 800562a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005632:	f043 0208 	orr.w	r2, r3, #8
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800563c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005640:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005644:	2b00      	cmp	r3, #0
 8005646:	d012      	beq.n	800566e <HAL_UART_IRQHandler+0x196>
 8005648:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800564c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005650:	2b00      	cmp	r3, #0
 8005652:	d00c      	beq.n	800566e <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800565c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005664:	f043 0220 	orr.w	r2, r3, #32
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005674:	2b00      	cmp	r3, #0
 8005676:	f000 8249 	beq.w	8005b0c <HAL_UART_IRQHandler+0x634>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800567a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800567e:	f003 0320 	and.w	r3, r3, #32
 8005682:	2b00      	cmp	r3, #0
 8005684:	d013      	beq.n	80056ae <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8005686:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800568a:	f003 0320 	and.w	r3, r3, #32
 800568e:	2b00      	cmp	r3, #0
 8005690:	d105      	bne.n	800569e <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8005692:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005696:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800569a:	2b00      	cmp	r3, #0
 800569c:	d007      	beq.n	80056ae <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d003      	beq.n	80056ae <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80056aa:	6878      	ldr	r0, [r7, #4]
 80056ac:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80056b4:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	689b      	ldr	r3, [r3, #8]
 80056be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80056c2:	2b40      	cmp	r3, #64	@ 0x40
 80056c4:	d005      	beq.n	80056d2 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80056c6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80056ca:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d054      	beq.n	800577c <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80056d2:	6878      	ldr	r0, [r7, #4]
 80056d4:	f001 f82d 	bl	8006732 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	689b      	ldr	r3, [r3, #8]
 80056de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80056e2:	2b40      	cmp	r3, #64	@ 0x40
 80056e4:	d146      	bne.n	8005774 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	3308      	adds	r3, #8
 80056ec:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056f0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80056f4:	e853 3f00 	ldrex	r3, [r3]
 80056f8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80056fc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005700:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005704:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	3308      	adds	r3, #8
 800570e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8005712:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8005716:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800571a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800571e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8005722:	e841 2300 	strex	r3, r2, [r1]
 8005726:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800572a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800572e:	2b00      	cmp	r3, #0
 8005730:	d1d9      	bne.n	80056e6 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005738:	2b00      	cmp	r3, #0
 800573a:	d017      	beq.n	800576c <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005742:	4a15      	ldr	r2, [pc, #84]	@ (8005798 <HAL_UART_IRQHandler+0x2c0>)
 8005744:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800574c:	4618      	mov	r0, r3
 800574e:	f7fd ff41 	bl	80035d4 <HAL_DMA_Abort_IT>
 8005752:	4603      	mov	r3, r0
 8005754:	2b00      	cmp	r3, #0
 8005756:	d019      	beq.n	800578c <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800575e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005760:	687a      	ldr	r2, [r7, #4]
 8005762:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8005766:	4610      	mov	r0, r2
 8005768:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800576a:	e00f      	b.n	800578c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800576c:	6878      	ldr	r0, [r7, #4]
 800576e:	f000 f9e1 	bl	8005b34 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005772:	e00b      	b.n	800578c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005774:	6878      	ldr	r0, [r7, #4]
 8005776:	f000 f9dd 	bl	8005b34 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800577a:	e007      	b.n	800578c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800577c:	6878      	ldr	r0, [r7, #4]
 800577e:	f000 f9d9 	bl	8005b34 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	2200      	movs	r2, #0
 8005786:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800578a:	e1bf      	b.n	8005b0c <HAL_UART_IRQHandler+0x634>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800578c:	bf00      	nop
    return;
 800578e:	e1bd      	b.n	8005b0c <HAL_UART_IRQHandler+0x634>
 8005790:	10000001 	.word	0x10000001
 8005794:	04000120 	.word	0x04000120
 8005798:	08006935 	.word	0x08006935

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80057a0:	2b01      	cmp	r3, #1
 80057a2:	f040 8153 	bne.w	8005a4c <HAL_UART_IRQHandler+0x574>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80057a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80057aa:	f003 0310 	and.w	r3, r3, #16
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	f000 814c 	beq.w	8005a4c <HAL_UART_IRQHandler+0x574>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80057b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80057b8:	f003 0310 	and.w	r3, r3, #16
 80057bc:	2b00      	cmp	r3, #0
 80057be:	f000 8145 	beq.w	8005a4c <HAL_UART_IRQHandler+0x574>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	2210      	movs	r2, #16
 80057c8:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	689b      	ldr	r3, [r3, #8]
 80057d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80057d4:	2b40      	cmp	r3, #64	@ 0x40
 80057d6:	f040 80bb 	bne.w	8005950 <HAL_UART_IRQHandler+0x478>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	685b      	ldr	r3, [r3, #4]
 80057e4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80057e8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	f000 818f 	beq.w	8005b10 <HAL_UART_IRQHandler+0x638>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80057f8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80057fc:	429a      	cmp	r2, r3
 80057fe:	f080 8187 	bcs.w	8005b10 <HAL_UART_IRQHandler+0x638>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005808:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	f003 0320 	and.w	r3, r3, #32
 800581a:	2b00      	cmp	r3, #0
 800581c:	f040 8087 	bne.w	800592e <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005828:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800582c:	e853 3f00 	ldrex	r3, [r3]
 8005830:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005834:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005838:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800583c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	461a      	mov	r2, r3
 8005846:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800584a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800584e:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005852:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8005856:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800585a:	e841 2300 	strex	r3, r2, [r1]
 800585e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005862:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005866:	2b00      	cmp	r3, #0
 8005868:	d1da      	bne.n	8005820 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	3308      	adds	r3, #8
 8005870:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005872:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005874:	e853 3f00 	ldrex	r3, [r3]
 8005878:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800587a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800587c:	f023 0301 	bic.w	r3, r3, #1
 8005880:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	3308      	adds	r3, #8
 800588a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800588e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005892:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005894:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005896:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800589a:	e841 2300 	strex	r3, r2, [r1]
 800589e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80058a0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d1e1      	bne.n	800586a <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	3308      	adds	r3, #8
 80058ac:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058ae:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80058b0:	e853 3f00 	ldrex	r3, [r3]
 80058b4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80058b6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80058b8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80058bc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	3308      	adds	r3, #8
 80058c6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80058ca:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80058cc:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058ce:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80058d0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80058d2:	e841 2300 	strex	r3, r2, [r1]
 80058d6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80058d8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d1e3      	bne.n	80058a6 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	2220      	movs	r2, #32
 80058e2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	2200      	movs	r2, #0
 80058ea:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058f2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80058f4:	e853 3f00 	ldrex	r3, [r3]
 80058f8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80058fa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80058fc:	f023 0310 	bic.w	r3, r3, #16
 8005900:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	461a      	mov	r2, r3
 800590a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800590e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005910:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005912:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005914:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005916:	e841 2300 	strex	r3, r2, [r1]
 800591a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800591c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800591e:	2b00      	cmp	r3, #0
 8005920:	d1e4      	bne.n	80058ec <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005928:	4618      	mov	r0, r3
 800592a:	f7fd fdfa 	bl	8003522 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	2202      	movs	r2, #2
 8005932:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005940:	b29b      	uxth	r3, r3
 8005942:	1ad3      	subs	r3, r2, r3
 8005944:	b29b      	uxth	r3, r3
 8005946:	4619      	mov	r1, r3
 8005948:	6878      	ldr	r0, [r7, #4]
 800594a:	f000 f8fd 	bl	8005b48 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800594e:	e0df      	b.n	8005b10 <HAL_UART_IRQHandler+0x638>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800595c:	b29b      	uxth	r3, r3
 800595e:	1ad3      	subs	r3, r2, r3
 8005960:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800596a:	b29b      	uxth	r3, r3
 800596c:	2b00      	cmp	r3, #0
 800596e:	f000 80d1 	beq.w	8005b14 <HAL_UART_IRQHandler+0x63c>
          && (nb_rx_data > 0U))
 8005972:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005976:	2b00      	cmp	r3, #0
 8005978:	f000 80cc 	beq.w	8005b14 <HAL_UART_IRQHandler+0x63c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005982:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005984:	e853 3f00 	ldrex	r3, [r3]
 8005988:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800598a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800598c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005990:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	461a      	mov	r2, r3
 800599a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800599e:	647b      	str	r3, [r7, #68]	@ 0x44
 80059a0:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059a2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80059a4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80059a6:	e841 2300 	strex	r3, r2, [r1]
 80059aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80059ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d1e4      	bne.n	800597c <HAL_UART_IRQHandler+0x4a4>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	3308      	adds	r3, #8
 80059b8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059bc:	e853 3f00 	ldrex	r3, [r3]
 80059c0:	623b      	str	r3, [r7, #32]
   return(result);
 80059c2:	6a3b      	ldr	r3, [r7, #32]
 80059c4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80059c8:	f023 0301 	bic.w	r3, r3, #1
 80059cc:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	3308      	adds	r3, #8
 80059d6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80059da:	633a      	str	r2, [r7, #48]	@ 0x30
 80059dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059de:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80059e0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80059e2:	e841 2300 	strex	r3, r2, [r1]
 80059e6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80059e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d1e1      	bne.n	80059b2 <HAL_UART_IRQHandler+0x4da>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	2220      	movs	r2, #32
 80059f2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	2200      	movs	r2, #0
 80059fa:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	2200      	movs	r2, #0
 8005a00:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a08:	693b      	ldr	r3, [r7, #16]
 8005a0a:	e853 3f00 	ldrex	r3, [r3]
 8005a0e:	60fb      	str	r3, [r7, #12]
   return(result);
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	f023 0310 	bic.w	r3, r3, #16
 8005a16:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	461a      	mov	r2, r3
 8005a20:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005a24:	61fb      	str	r3, [r7, #28]
 8005a26:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a28:	69b9      	ldr	r1, [r7, #24]
 8005a2a:	69fa      	ldr	r2, [r7, #28]
 8005a2c:	e841 2300 	strex	r3, r2, [r1]
 8005a30:	617b      	str	r3, [r7, #20]
   return(result);
 8005a32:	697b      	ldr	r3, [r7, #20]
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d1e4      	bne.n	8005a02 <HAL_UART_IRQHandler+0x52a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	2202      	movs	r2, #2
 8005a3c:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005a3e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005a42:	4619      	mov	r1, r3
 8005a44:	6878      	ldr	r0, [r7, #4]
 8005a46:	f000 f87f 	bl	8005b48 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005a4a:	e063      	b.n	8005b14 <HAL_UART_IRQHandler+0x63c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8005a4c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005a50:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	d00e      	beq.n	8005a76 <HAL_UART_IRQHandler+0x59e>
 8005a58:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005a5c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d008      	beq.n	8005a76 <HAL_UART_IRQHandler+0x59e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8005a6c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8005a6e:	6878      	ldr	r0, [r7, #4]
 8005a70:	f001 fcbe 	bl	80073f0 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005a74:	e051      	b.n	8005b1a <HAL_UART_IRQHandler+0x642>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8005a76:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005a7a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d014      	beq.n	8005aac <HAL_UART_IRQHandler+0x5d4>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8005a82:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005a86:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d105      	bne.n	8005a9a <HAL_UART_IRQHandler+0x5c2>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8005a8e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005a92:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d008      	beq.n	8005aac <HAL_UART_IRQHandler+0x5d4>
  {
    if (huart->TxISR != NULL)
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d03a      	beq.n	8005b18 <HAL_UART_IRQHandler+0x640>
    {
      huart->TxISR(huart);
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005aa6:	6878      	ldr	r0, [r7, #4]
 8005aa8:	4798      	blx	r3
    }
    return;
 8005aaa:	e035      	b.n	8005b18 <HAL_UART_IRQHandler+0x640>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8005aac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005ab0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	d009      	beq.n	8005acc <HAL_UART_IRQHandler+0x5f4>
 8005ab8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005abc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	d003      	beq.n	8005acc <HAL_UART_IRQHandler+0x5f4>
  {
    UART_EndTransmit_IT(huart);
 8005ac4:	6878      	ldr	r0, [r7, #4]
 8005ac6:	f000 ff4b 	bl	8006960 <UART_EndTransmit_IT>
    return;
 8005aca:	e026      	b.n	8005b1a <HAL_UART_IRQHandler+0x642>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8005acc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005ad0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d009      	beq.n	8005aec <HAL_UART_IRQHandler+0x614>
 8005ad8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005adc:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	d003      	beq.n	8005aec <HAL_UART_IRQHandler+0x614>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8005ae4:	6878      	ldr	r0, [r7, #4]
 8005ae6:	f001 fc97 	bl	8007418 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005aea:	e016      	b.n	8005b1a <HAL_UART_IRQHandler+0x642>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8005aec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005af0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d010      	beq.n	8005b1a <HAL_UART_IRQHandler+0x642>
 8005af8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	da0c      	bge.n	8005b1a <HAL_UART_IRQHandler+0x642>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8005b00:	6878      	ldr	r0, [r7, #4]
 8005b02:	f001 fc7f 	bl	8007404 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005b06:	e008      	b.n	8005b1a <HAL_UART_IRQHandler+0x642>
      return;
 8005b08:	bf00      	nop
 8005b0a:	e006      	b.n	8005b1a <HAL_UART_IRQHandler+0x642>
    return;
 8005b0c:	bf00      	nop
 8005b0e:	e004      	b.n	8005b1a <HAL_UART_IRQHandler+0x642>
      return;
 8005b10:	bf00      	nop
 8005b12:	e002      	b.n	8005b1a <HAL_UART_IRQHandler+0x642>
      return;
 8005b14:	bf00      	nop
 8005b16:	e000      	b.n	8005b1a <HAL_UART_IRQHandler+0x642>
    return;
 8005b18:	bf00      	nop
  }
}
 8005b1a:	37e8      	adds	r7, #232	@ 0xe8
 8005b1c:	46bd      	mov	sp, r7
 8005b1e:	bd80      	pop	{r7, pc}

08005b20 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8005b20:	b480      	push	{r7}
 8005b22:	b083      	sub	sp, #12
 8005b24:	af00      	add	r7, sp, #0
 8005b26:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8005b28:	bf00      	nop
 8005b2a:	370c      	adds	r7, #12
 8005b2c:	46bd      	mov	sp, r7
 8005b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b32:	4770      	bx	lr

08005b34 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005b34:	b480      	push	{r7}
 8005b36:	b083      	sub	sp, #12
 8005b38:	af00      	add	r7, sp, #0
 8005b3a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8005b3c:	bf00      	nop
 8005b3e:	370c      	adds	r7, #12
 8005b40:	46bd      	mov	sp, r7
 8005b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b46:	4770      	bx	lr

08005b48 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005b48:	b480      	push	{r7}
 8005b4a:	b083      	sub	sp, #12
 8005b4c:	af00      	add	r7, sp, #0
 8005b4e:	6078      	str	r0, [r7, #4]
 8005b50:	460b      	mov	r3, r1
 8005b52:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005b54:	bf00      	nop
 8005b56:	370c      	adds	r7, #12
 8005b58:	46bd      	mov	sp, r7
 8005b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b5e:	4770      	bx	lr

08005b60 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005b60:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005b64:	b08c      	sub	sp, #48	@ 0x30
 8005b66:	af00      	add	r7, sp, #0
 8005b68:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005b6a:	2300      	movs	r3, #0
 8005b6c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005b70:	697b      	ldr	r3, [r7, #20]
 8005b72:	689a      	ldr	r2, [r3, #8]
 8005b74:	697b      	ldr	r3, [r7, #20]
 8005b76:	691b      	ldr	r3, [r3, #16]
 8005b78:	431a      	orrs	r2, r3
 8005b7a:	697b      	ldr	r3, [r7, #20]
 8005b7c:	695b      	ldr	r3, [r3, #20]
 8005b7e:	431a      	orrs	r2, r3
 8005b80:	697b      	ldr	r3, [r7, #20]
 8005b82:	69db      	ldr	r3, [r3, #28]
 8005b84:	4313      	orrs	r3, r2
 8005b86:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005b88:	697b      	ldr	r3, [r7, #20]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	681a      	ldr	r2, [r3, #0]
 8005b8e:	4bab      	ldr	r3, [pc, #684]	@ (8005e3c <UART_SetConfig+0x2dc>)
 8005b90:	4013      	ands	r3, r2
 8005b92:	697a      	ldr	r2, [r7, #20]
 8005b94:	6812      	ldr	r2, [r2, #0]
 8005b96:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005b98:	430b      	orrs	r3, r1
 8005b9a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005b9c:	697b      	ldr	r3, [r7, #20]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	685b      	ldr	r3, [r3, #4]
 8005ba2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005ba6:	697b      	ldr	r3, [r7, #20]
 8005ba8:	68da      	ldr	r2, [r3, #12]
 8005baa:	697b      	ldr	r3, [r7, #20]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	430a      	orrs	r2, r1
 8005bb0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005bb2:	697b      	ldr	r3, [r7, #20]
 8005bb4:	699b      	ldr	r3, [r3, #24]
 8005bb6:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005bb8:	697b      	ldr	r3, [r7, #20]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	4aa0      	ldr	r2, [pc, #640]	@ (8005e40 <UART_SetConfig+0x2e0>)
 8005bbe:	4293      	cmp	r3, r2
 8005bc0:	d004      	beq.n	8005bcc <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005bc2:	697b      	ldr	r3, [r7, #20]
 8005bc4:	6a1b      	ldr	r3, [r3, #32]
 8005bc6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005bc8:	4313      	orrs	r3, r2
 8005bca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005bcc:	697b      	ldr	r3, [r7, #20]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	689b      	ldr	r3, [r3, #8]
 8005bd2:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8005bd6:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8005bda:	697a      	ldr	r2, [r7, #20]
 8005bdc:	6812      	ldr	r2, [r2, #0]
 8005bde:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005be0:	430b      	orrs	r3, r1
 8005be2:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005be4:	697b      	ldr	r3, [r7, #20]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005bea:	f023 010f 	bic.w	r1, r3, #15
 8005bee:	697b      	ldr	r3, [r7, #20]
 8005bf0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005bf2:	697b      	ldr	r3, [r7, #20]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	430a      	orrs	r2, r1
 8005bf8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005bfa:	697b      	ldr	r3, [r7, #20]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	4a91      	ldr	r2, [pc, #580]	@ (8005e44 <UART_SetConfig+0x2e4>)
 8005c00:	4293      	cmp	r3, r2
 8005c02:	d125      	bne.n	8005c50 <UART_SetConfig+0xf0>
 8005c04:	4b90      	ldr	r3, [pc, #576]	@ (8005e48 <UART_SetConfig+0x2e8>)
 8005c06:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005c0a:	f003 0303 	and.w	r3, r3, #3
 8005c0e:	2b03      	cmp	r3, #3
 8005c10:	d81a      	bhi.n	8005c48 <UART_SetConfig+0xe8>
 8005c12:	a201      	add	r2, pc, #4	@ (adr r2, 8005c18 <UART_SetConfig+0xb8>)
 8005c14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c18:	08005c29 	.word	0x08005c29
 8005c1c:	08005c39 	.word	0x08005c39
 8005c20:	08005c31 	.word	0x08005c31
 8005c24:	08005c41 	.word	0x08005c41
 8005c28:	2301      	movs	r3, #1
 8005c2a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005c2e:	e0d6      	b.n	8005dde <UART_SetConfig+0x27e>
 8005c30:	2302      	movs	r3, #2
 8005c32:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005c36:	e0d2      	b.n	8005dde <UART_SetConfig+0x27e>
 8005c38:	2304      	movs	r3, #4
 8005c3a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005c3e:	e0ce      	b.n	8005dde <UART_SetConfig+0x27e>
 8005c40:	2308      	movs	r3, #8
 8005c42:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005c46:	e0ca      	b.n	8005dde <UART_SetConfig+0x27e>
 8005c48:	2310      	movs	r3, #16
 8005c4a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005c4e:	e0c6      	b.n	8005dde <UART_SetConfig+0x27e>
 8005c50:	697b      	ldr	r3, [r7, #20]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	4a7d      	ldr	r2, [pc, #500]	@ (8005e4c <UART_SetConfig+0x2ec>)
 8005c56:	4293      	cmp	r3, r2
 8005c58:	d138      	bne.n	8005ccc <UART_SetConfig+0x16c>
 8005c5a:	4b7b      	ldr	r3, [pc, #492]	@ (8005e48 <UART_SetConfig+0x2e8>)
 8005c5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005c60:	f003 030c 	and.w	r3, r3, #12
 8005c64:	2b0c      	cmp	r3, #12
 8005c66:	d82d      	bhi.n	8005cc4 <UART_SetConfig+0x164>
 8005c68:	a201      	add	r2, pc, #4	@ (adr r2, 8005c70 <UART_SetConfig+0x110>)
 8005c6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c6e:	bf00      	nop
 8005c70:	08005ca5 	.word	0x08005ca5
 8005c74:	08005cc5 	.word	0x08005cc5
 8005c78:	08005cc5 	.word	0x08005cc5
 8005c7c:	08005cc5 	.word	0x08005cc5
 8005c80:	08005cb5 	.word	0x08005cb5
 8005c84:	08005cc5 	.word	0x08005cc5
 8005c88:	08005cc5 	.word	0x08005cc5
 8005c8c:	08005cc5 	.word	0x08005cc5
 8005c90:	08005cad 	.word	0x08005cad
 8005c94:	08005cc5 	.word	0x08005cc5
 8005c98:	08005cc5 	.word	0x08005cc5
 8005c9c:	08005cc5 	.word	0x08005cc5
 8005ca0:	08005cbd 	.word	0x08005cbd
 8005ca4:	2300      	movs	r3, #0
 8005ca6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005caa:	e098      	b.n	8005dde <UART_SetConfig+0x27e>
 8005cac:	2302      	movs	r3, #2
 8005cae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005cb2:	e094      	b.n	8005dde <UART_SetConfig+0x27e>
 8005cb4:	2304      	movs	r3, #4
 8005cb6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005cba:	e090      	b.n	8005dde <UART_SetConfig+0x27e>
 8005cbc:	2308      	movs	r3, #8
 8005cbe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005cc2:	e08c      	b.n	8005dde <UART_SetConfig+0x27e>
 8005cc4:	2310      	movs	r3, #16
 8005cc6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005cca:	e088      	b.n	8005dde <UART_SetConfig+0x27e>
 8005ccc:	697b      	ldr	r3, [r7, #20]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	4a5f      	ldr	r2, [pc, #380]	@ (8005e50 <UART_SetConfig+0x2f0>)
 8005cd2:	4293      	cmp	r3, r2
 8005cd4:	d125      	bne.n	8005d22 <UART_SetConfig+0x1c2>
 8005cd6:	4b5c      	ldr	r3, [pc, #368]	@ (8005e48 <UART_SetConfig+0x2e8>)
 8005cd8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005cdc:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8005ce0:	2b30      	cmp	r3, #48	@ 0x30
 8005ce2:	d016      	beq.n	8005d12 <UART_SetConfig+0x1b2>
 8005ce4:	2b30      	cmp	r3, #48	@ 0x30
 8005ce6:	d818      	bhi.n	8005d1a <UART_SetConfig+0x1ba>
 8005ce8:	2b20      	cmp	r3, #32
 8005cea:	d00a      	beq.n	8005d02 <UART_SetConfig+0x1a2>
 8005cec:	2b20      	cmp	r3, #32
 8005cee:	d814      	bhi.n	8005d1a <UART_SetConfig+0x1ba>
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d002      	beq.n	8005cfa <UART_SetConfig+0x19a>
 8005cf4:	2b10      	cmp	r3, #16
 8005cf6:	d008      	beq.n	8005d0a <UART_SetConfig+0x1aa>
 8005cf8:	e00f      	b.n	8005d1a <UART_SetConfig+0x1ba>
 8005cfa:	2300      	movs	r3, #0
 8005cfc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005d00:	e06d      	b.n	8005dde <UART_SetConfig+0x27e>
 8005d02:	2302      	movs	r3, #2
 8005d04:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005d08:	e069      	b.n	8005dde <UART_SetConfig+0x27e>
 8005d0a:	2304      	movs	r3, #4
 8005d0c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005d10:	e065      	b.n	8005dde <UART_SetConfig+0x27e>
 8005d12:	2308      	movs	r3, #8
 8005d14:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005d18:	e061      	b.n	8005dde <UART_SetConfig+0x27e>
 8005d1a:	2310      	movs	r3, #16
 8005d1c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005d20:	e05d      	b.n	8005dde <UART_SetConfig+0x27e>
 8005d22:	697b      	ldr	r3, [r7, #20]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	4a4b      	ldr	r2, [pc, #300]	@ (8005e54 <UART_SetConfig+0x2f4>)
 8005d28:	4293      	cmp	r3, r2
 8005d2a:	d125      	bne.n	8005d78 <UART_SetConfig+0x218>
 8005d2c:	4b46      	ldr	r3, [pc, #280]	@ (8005e48 <UART_SetConfig+0x2e8>)
 8005d2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005d32:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8005d36:	2bc0      	cmp	r3, #192	@ 0xc0
 8005d38:	d016      	beq.n	8005d68 <UART_SetConfig+0x208>
 8005d3a:	2bc0      	cmp	r3, #192	@ 0xc0
 8005d3c:	d818      	bhi.n	8005d70 <UART_SetConfig+0x210>
 8005d3e:	2b80      	cmp	r3, #128	@ 0x80
 8005d40:	d00a      	beq.n	8005d58 <UART_SetConfig+0x1f8>
 8005d42:	2b80      	cmp	r3, #128	@ 0x80
 8005d44:	d814      	bhi.n	8005d70 <UART_SetConfig+0x210>
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d002      	beq.n	8005d50 <UART_SetConfig+0x1f0>
 8005d4a:	2b40      	cmp	r3, #64	@ 0x40
 8005d4c:	d008      	beq.n	8005d60 <UART_SetConfig+0x200>
 8005d4e:	e00f      	b.n	8005d70 <UART_SetConfig+0x210>
 8005d50:	2300      	movs	r3, #0
 8005d52:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005d56:	e042      	b.n	8005dde <UART_SetConfig+0x27e>
 8005d58:	2302      	movs	r3, #2
 8005d5a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005d5e:	e03e      	b.n	8005dde <UART_SetConfig+0x27e>
 8005d60:	2304      	movs	r3, #4
 8005d62:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005d66:	e03a      	b.n	8005dde <UART_SetConfig+0x27e>
 8005d68:	2308      	movs	r3, #8
 8005d6a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005d6e:	e036      	b.n	8005dde <UART_SetConfig+0x27e>
 8005d70:	2310      	movs	r3, #16
 8005d72:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005d76:	e032      	b.n	8005dde <UART_SetConfig+0x27e>
 8005d78:	697b      	ldr	r3, [r7, #20]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	4a30      	ldr	r2, [pc, #192]	@ (8005e40 <UART_SetConfig+0x2e0>)
 8005d7e:	4293      	cmp	r3, r2
 8005d80:	d12a      	bne.n	8005dd8 <UART_SetConfig+0x278>
 8005d82:	4b31      	ldr	r3, [pc, #196]	@ (8005e48 <UART_SetConfig+0x2e8>)
 8005d84:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005d88:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005d8c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005d90:	d01a      	beq.n	8005dc8 <UART_SetConfig+0x268>
 8005d92:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005d96:	d81b      	bhi.n	8005dd0 <UART_SetConfig+0x270>
 8005d98:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005d9c:	d00c      	beq.n	8005db8 <UART_SetConfig+0x258>
 8005d9e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005da2:	d815      	bhi.n	8005dd0 <UART_SetConfig+0x270>
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	d003      	beq.n	8005db0 <UART_SetConfig+0x250>
 8005da8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005dac:	d008      	beq.n	8005dc0 <UART_SetConfig+0x260>
 8005dae:	e00f      	b.n	8005dd0 <UART_SetConfig+0x270>
 8005db0:	2300      	movs	r3, #0
 8005db2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005db6:	e012      	b.n	8005dde <UART_SetConfig+0x27e>
 8005db8:	2302      	movs	r3, #2
 8005dba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005dbe:	e00e      	b.n	8005dde <UART_SetConfig+0x27e>
 8005dc0:	2304      	movs	r3, #4
 8005dc2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005dc6:	e00a      	b.n	8005dde <UART_SetConfig+0x27e>
 8005dc8:	2308      	movs	r3, #8
 8005dca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005dce:	e006      	b.n	8005dde <UART_SetConfig+0x27e>
 8005dd0:	2310      	movs	r3, #16
 8005dd2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005dd6:	e002      	b.n	8005dde <UART_SetConfig+0x27e>
 8005dd8:	2310      	movs	r3, #16
 8005dda:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005dde:	697b      	ldr	r3, [r7, #20]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	4a17      	ldr	r2, [pc, #92]	@ (8005e40 <UART_SetConfig+0x2e0>)
 8005de4:	4293      	cmp	r3, r2
 8005de6:	f040 80a8 	bne.w	8005f3a <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005dea:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005dee:	2b08      	cmp	r3, #8
 8005df0:	d834      	bhi.n	8005e5c <UART_SetConfig+0x2fc>
 8005df2:	a201      	add	r2, pc, #4	@ (adr r2, 8005df8 <UART_SetConfig+0x298>)
 8005df4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005df8:	08005e1d 	.word	0x08005e1d
 8005dfc:	08005e5d 	.word	0x08005e5d
 8005e00:	08005e25 	.word	0x08005e25
 8005e04:	08005e5d 	.word	0x08005e5d
 8005e08:	08005e2b 	.word	0x08005e2b
 8005e0c:	08005e5d 	.word	0x08005e5d
 8005e10:	08005e5d 	.word	0x08005e5d
 8005e14:	08005e5d 	.word	0x08005e5d
 8005e18:	08005e33 	.word	0x08005e33
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005e1c:	f7fe fcd2 	bl	80047c4 <HAL_RCC_GetPCLK1Freq>
 8005e20:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005e22:	e021      	b.n	8005e68 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005e24:	4b0c      	ldr	r3, [pc, #48]	@ (8005e58 <UART_SetConfig+0x2f8>)
 8005e26:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005e28:	e01e      	b.n	8005e68 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005e2a:	f7fe fc5d 	bl	80046e8 <HAL_RCC_GetSysClockFreq>
 8005e2e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005e30:	e01a      	b.n	8005e68 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005e32:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005e36:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005e38:	e016      	b.n	8005e68 <UART_SetConfig+0x308>
 8005e3a:	bf00      	nop
 8005e3c:	cfff69f3 	.word	0xcfff69f3
 8005e40:	40008000 	.word	0x40008000
 8005e44:	40013800 	.word	0x40013800
 8005e48:	40021000 	.word	0x40021000
 8005e4c:	40004400 	.word	0x40004400
 8005e50:	40004800 	.word	0x40004800
 8005e54:	40004c00 	.word	0x40004c00
 8005e58:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8005e5c:	2300      	movs	r3, #0
 8005e5e:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8005e60:	2301      	movs	r3, #1
 8005e62:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005e66:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005e68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	f000 812a 	beq.w	80060c4 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8005e70:	697b      	ldr	r3, [r7, #20]
 8005e72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e74:	4a9e      	ldr	r2, [pc, #632]	@ (80060f0 <UART_SetConfig+0x590>)
 8005e76:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005e7a:	461a      	mov	r2, r3
 8005e7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e7e:	fbb3 f3f2 	udiv	r3, r3, r2
 8005e82:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005e84:	697b      	ldr	r3, [r7, #20]
 8005e86:	685a      	ldr	r2, [r3, #4]
 8005e88:	4613      	mov	r3, r2
 8005e8a:	005b      	lsls	r3, r3, #1
 8005e8c:	4413      	add	r3, r2
 8005e8e:	69ba      	ldr	r2, [r7, #24]
 8005e90:	429a      	cmp	r2, r3
 8005e92:	d305      	bcc.n	8005ea0 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8005e94:	697b      	ldr	r3, [r7, #20]
 8005e96:	685b      	ldr	r3, [r3, #4]
 8005e98:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005e9a:	69ba      	ldr	r2, [r7, #24]
 8005e9c:	429a      	cmp	r2, r3
 8005e9e:	d903      	bls.n	8005ea8 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 8005ea0:	2301      	movs	r3, #1
 8005ea2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005ea6:	e10d      	b.n	80060c4 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005ea8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005eaa:	2200      	movs	r2, #0
 8005eac:	60bb      	str	r3, [r7, #8]
 8005eae:	60fa      	str	r2, [r7, #12]
 8005eb0:	697b      	ldr	r3, [r7, #20]
 8005eb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005eb4:	4a8e      	ldr	r2, [pc, #568]	@ (80060f0 <UART_SetConfig+0x590>)
 8005eb6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005eba:	b29b      	uxth	r3, r3
 8005ebc:	2200      	movs	r2, #0
 8005ebe:	603b      	str	r3, [r7, #0]
 8005ec0:	607a      	str	r2, [r7, #4]
 8005ec2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005ec6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005eca:	f7fa fe95 	bl	8000bf8 <__aeabi_uldivmod>
 8005ece:	4602      	mov	r2, r0
 8005ed0:	460b      	mov	r3, r1
 8005ed2:	4610      	mov	r0, r2
 8005ed4:	4619      	mov	r1, r3
 8005ed6:	f04f 0200 	mov.w	r2, #0
 8005eda:	f04f 0300 	mov.w	r3, #0
 8005ede:	020b      	lsls	r3, r1, #8
 8005ee0:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8005ee4:	0202      	lsls	r2, r0, #8
 8005ee6:	6979      	ldr	r1, [r7, #20]
 8005ee8:	6849      	ldr	r1, [r1, #4]
 8005eea:	0849      	lsrs	r1, r1, #1
 8005eec:	2000      	movs	r0, #0
 8005eee:	460c      	mov	r4, r1
 8005ef0:	4605      	mov	r5, r0
 8005ef2:	eb12 0804 	adds.w	r8, r2, r4
 8005ef6:	eb43 0905 	adc.w	r9, r3, r5
 8005efa:	697b      	ldr	r3, [r7, #20]
 8005efc:	685b      	ldr	r3, [r3, #4]
 8005efe:	2200      	movs	r2, #0
 8005f00:	469a      	mov	sl, r3
 8005f02:	4693      	mov	fp, r2
 8005f04:	4652      	mov	r2, sl
 8005f06:	465b      	mov	r3, fp
 8005f08:	4640      	mov	r0, r8
 8005f0a:	4649      	mov	r1, r9
 8005f0c:	f7fa fe74 	bl	8000bf8 <__aeabi_uldivmod>
 8005f10:	4602      	mov	r2, r0
 8005f12:	460b      	mov	r3, r1
 8005f14:	4613      	mov	r3, r2
 8005f16:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005f18:	6a3b      	ldr	r3, [r7, #32]
 8005f1a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005f1e:	d308      	bcc.n	8005f32 <UART_SetConfig+0x3d2>
 8005f20:	6a3b      	ldr	r3, [r7, #32]
 8005f22:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005f26:	d204      	bcs.n	8005f32 <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 8005f28:	697b      	ldr	r3, [r7, #20]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	6a3a      	ldr	r2, [r7, #32]
 8005f2e:	60da      	str	r2, [r3, #12]
 8005f30:	e0c8      	b.n	80060c4 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 8005f32:	2301      	movs	r3, #1
 8005f34:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005f38:	e0c4      	b.n	80060c4 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005f3a:	697b      	ldr	r3, [r7, #20]
 8005f3c:	69db      	ldr	r3, [r3, #28]
 8005f3e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005f42:	d167      	bne.n	8006014 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 8005f44:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005f48:	2b08      	cmp	r3, #8
 8005f4a:	d828      	bhi.n	8005f9e <UART_SetConfig+0x43e>
 8005f4c:	a201      	add	r2, pc, #4	@ (adr r2, 8005f54 <UART_SetConfig+0x3f4>)
 8005f4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f52:	bf00      	nop
 8005f54:	08005f79 	.word	0x08005f79
 8005f58:	08005f81 	.word	0x08005f81
 8005f5c:	08005f89 	.word	0x08005f89
 8005f60:	08005f9f 	.word	0x08005f9f
 8005f64:	08005f8f 	.word	0x08005f8f
 8005f68:	08005f9f 	.word	0x08005f9f
 8005f6c:	08005f9f 	.word	0x08005f9f
 8005f70:	08005f9f 	.word	0x08005f9f
 8005f74:	08005f97 	.word	0x08005f97
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005f78:	f7fe fc24 	bl	80047c4 <HAL_RCC_GetPCLK1Freq>
 8005f7c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005f7e:	e014      	b.n	8005faa <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005f80:	f7fe fc36 	bl	80047f0 <HAL_RCC_GetPCLK2Freq>
 8005f84:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005f86:	e010      	b.n	8005faa <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005f88:	4b5a      	ldr	r3, [pc, #360]	@ (80060f4 <UART_SetConfig+0x594>)
 8005f8a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005f8c:	e00d      	b.n	8005faa <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005f8e:	f7fe fbab 	bl	80046e8 <HAL_RCC_GetSysClockFreq>
 8005f92:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005f94:	e009      	b.n	8005faa <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005f96:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005f9a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005f9c:	e005      	b.n	8005faa <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 8005f9e:	2300      	movs	r3, #0
 8005fa0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8005fa2:	2301      	movs	r3, #1
 8005fa4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005fa8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005faa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	f000 8089 	beq.w	80060c4 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005fb2:	697b      	ldr	r3, [r7, #20]
 8005fb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fb6:	4a4e      	ldr	r2, [pc, #312]	@ (80060f0 <UART_SetConfig+0x590>)
 8005fb8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005fbc:	461a      	mov	r2, r3
 8005fbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fc0:	fbb3 f3f2 	udiv	r3, r3, r2
 8005fc4:	005a      	lsls	r2, r3, #1
 8005fc6:	697b      	ldr	r3, [r7, #20]
 8005fc8:	685b      	ldr	r3, [r3, #4]
 8005fca:	085b      	lsrs	r3, r3, #1
 8005fcc:	441a      	add	r2, r3
 8005fce:	697b      	ldr	r3, [r7, #20]
 8005fd0:	685b      	ldr	r3, [r3, #4]
 8005fd2:	fbb2 f3f3 	udiv	r3, r2, r3
 8005fd6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005fd8:	6a3b      	ldr	r3, [r7, #32]
 8005fda:	2b0f      	cmp	r3, #15
 8005fdc:	d916      	bls.n	800600c <UART_SetConfig+0x4ac>
 8005fde:	6a3b      	ldr	r3, [r7, #32]
 8005fe0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005fe4:	d212      	bcs.n	800600c <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005fe6:	6a3b      	ldr	r3, [r7, #32]
 8005fe8:	b29b      	uxth	r3, r3
 8005fea:	f023 030f 	bic.w	r3, r3, #15
 8005fee:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005ff0:	6a3b      	ldr	r3, [r7, #32]
 8005ff2:	085b      	lsrs	r3, r3, #1
 8005ff4:	b29b      	uxth	r3, r3
 8005ff6:	f003 0307 	and.w	r3, r3, #7
 8005ffa:	b29a      	uxth	r2, r3
 8005ffc:	8bfb      	ldrh	r3, [r7, #30]
 8005ffe:	4313      	orrs	r3, r2
 8006000:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8006002:	697b      	ldr	r3, [r7, #20]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	8bfa      	ldrh	r2, [r7, #30]
 8006008:	60da      	str	r2, [r3, #12]
 800600a:	e05b      	b.n	80060c4 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800600c:	2301      	movs	r3, #1
 800600e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006012:	e057      	b.n	80060c4 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006014:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006018:	2b08      	cmp	r3, #8
 800601a:	d828      	bhi.n	800606e <UART_SetConfig+0x50e>
 800601c:	a201      	add	r2, pc, #4	@ (adr r2, 8006024 <UART_SetConfig+0x4c4>)
 800601e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006022:	bf00      	nop
 8006024:	08006049 	.word	0x08006049
 8006028:	08006051 	.word	0x08006051
 800602c:	08006059 	.word	0x08006059
 8006030:	0800606f 	.word	0x0800606f
 8006034:	0800605f 	.word	0x0800605f
 8006038:	0800606f 	.word	0x0800606f
 800603c:	0800606f 	.word	0x0800606f
 8006040:	0800606f 	.word	0x0800606f
 8006044:	08006067 	.word	0x08006067
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006048:	f7fe fbbc 	bl	80047c4 <HAL_RCC_GetPCLK1Freq>
 800604c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800604e:	e014      	b.n	800607a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006050:	f7fe fbce 	bl	80047f0 <HAL_RCC_GetPCLK2Freq>
 8006054:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006056:	e010      	b.n	800607a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006058:	4b26      	ldr	r3, [pc, #152]	@ (80060f4 <UART_SetConfig+0x594>)
 800605a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800605c:	e00d      	b.n	800607a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800605e:	f7fe fb43 	bl	80046e8 <HAL_RCC_GetSysClockFreq>
 8006062:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006064:	e009      	b.n	800607a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006066:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800606a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800606c:	e005      	b.n	800607a <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 800606e:	2300      	movs	r3, #0
 8006070:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006072:	2301      	movs	r3, #1
 8006074:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006078:	bf00      	nop
    }

    if (pclk != 0U)
 800607a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800607c:	2b00      	cmp	r3, #0
 800607e:	d021      	beq.n	80060c4 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006080:	697b      	ldr	r3, [r7, #20]
 8006082:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006084:	4a1a      	ldr	r2, [pc, #104]	@ (80060f0 <UART_SetConfig+0x590>)
 8006086:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800608a:	461a      	mov	r2, r3
 800608c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800608e:	fbb3 f2f2 	udiv	r2, r3, r2
 8006092:	697b      	ldr	r3, [r7, #20]
 8006094:	685b      	ldr	r3, [r3, #4]
 8006096:	085b      	lsrs	r3, r3, #1
 8006098:	441a      	add	r2, r3
 800609a:	697b      	ldr	r3, [r7, #20]
 800609c:	685b      	ldr	r3, [r3, #4]
 800609e:	fbb2 f3f3 	udiv	r3, r2, r3
 80060a2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80060a4:	6a3b      	ldr	r3, [r7, #32]
 80060a6:	2b0f      	cmp	r3, #15
 80060a8:	d909      	bls.n	80060be <UART_SetConfig+0x55e>
 80060aa:	6a3b      	ldr	r3, [r7, #32]
 80060ac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80060b0:	d205      	bcs.n	80060be <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80060b2:	6a3b      	ldr	r3, [r7, #32]
 80060b4:	b29a      	uxth	r2, r3
 80060b6:	697b      	ldr	r3, [r7, #20]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	60da      	str	r2, [r3, #12]
 80060bc:	e002      	b.n	80060c4 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 80060be:	2301      	movs	r3, #1
 80060c0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80060c4:	697b      	ldr	r3, [r7, #20]
 80060c6:	2201      	movs	r2, #1
 80060c8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80060cc:	697b      	ldr	r3, [r7, #20]
 80060ce:	2201      	movs	r2, #1
 80060d0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80060d4:	697b      	ldr	r3, [r7, #20]
 80060d6:	2200      	movs	r2, #0
 80060d8:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80060da:	697b      	ldr	r3, [r7, #20]
 80060dc:	2200      	movs	r2, #0
 80060de:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80060e0:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 80060e4:	4618      	mov	r0, r3
 80060e6:	3730      	adds	r7, #48	@ 0x30
 80060e8:	46bd      	mov	sp, r7
 80060ea:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80060ee:	bf00      	nop
 80060f0:	0800c3e8 	.word	0x0800c3e8
 80060f4:	00f42400 	.word	0x00f42400

080060f8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80060f8:	b480      	push	{r7}
 80060fa:	b083      	sub	sp, #12
 80060fc:	af00      	add	r7, sp, #0
 80060fe:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006104:	f003 0308 	and.w	r3, r3, #8
 8006108:	2b00      	cmp	r3, #0
 800610a:	d00a      	beq.n	8006122 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	685b      	ldr	r3, [r3, #4]
 8006112:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	430a      	orrs	r2, r1
 8006120:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006126:	f003 0301 	and.w	r3, r3, #1
 800612a:	2b00      	cmp	r3, #0
 800612c:	d00a      	beq.n	8006144 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	685b      	ldr	r3, [r3, #4]
 8006134:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	430a      	orrs	r2, r1
 8006142:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006148:	f003 0302 	and.w	r3, r3, #2
 800614c:	2b00      	cmp	r3, #0
 800614e:	d00a      	beq.n	8006166 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	685b      	ldr	r3, [r3, #4]
 8006156:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	430a      	orrs	r2, r1
 8006164:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800616a:	f003 0304 	and.w	r3, r3, #4
 800616e:	2b00      	cmp	r3, #0
 8006170:	d00a      	beq.n	8006188 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	685b      	ldr	r3, [r3, #4]
 8006178:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	430a      	orrs	r2, r1
 8006186:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800618c:	f003 0310 	and.w	r3, r3, #16
 8006190:	2b00      	cmp	r3, #0
 8006192:	d00a      	beq.n	80061aa <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	689b      	ldr	r3, [r3, #8]
 800619a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	430a      	orrs	r2, r1
 80061a8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061ae:	f003 0320 	and.w	r3, r3, #32
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d00a      	beq.n	80061cc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	689b      	ldr	r3, [r3, #8]
 80061bc:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	430a      	orrs	r2, r1
 80061ca:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	d01a      	beq.n	800620e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	685b      	ldr	r3, [r3, #4]
 80061de:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	430a      	orrs	r2, r1
 80061ec:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80061f2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80061f6:	d10a      	bne.n	800620e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	685b      	ldr	r3, [r3, #4]
 80061fe:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	430a      	orrs	r2, r1
 800620c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006212:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006216:	2b00      	cmp	r3, #0
 8006218:	d00a      	beq.n	8006230 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	685b      	ldr	r3, [r3, #4]
 8006220:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	430a      	orrs	r2, r1
 800622e:	605a      	str	r2, [r3, #4]
  }
}
 8006230:	bf00      	nop
 8006232:	370c      	adds	r7, #12
 8006234:	46bd      	mov	sp, r7
 8006236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800623a:	4770      	bx	lr

0800623c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800623c:	b580      	push	{r7, lr}
 800623e:	b098      	sub	sp, #96	@ 0x60
 8006240:	af02      	add	r7, sp, #8
 8006242:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	2200      	movs	r2, #0
 8006248:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800624c:	f7fb fd3c 	bl	8001cc8 <HAL_GetTick>
 8006250:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	f003 0308 	and.w	r3, r3, #8
 800625c:	2b08      	cmp	r3, #8
 800625e:	d12f      	bne.n	80062c0 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006260:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006264:	9300      	str	r3, [sp, #0]
 8006266:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006268:	2200      	movs	r2, #0
 800626a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800626e:	6878      	ldr	r0, [r7, #4]
 8006270:	f000 f88e 	bl	8006390 <UART_WaitOnFlagUntilTimeout>
 8006274:	4603      	mov	r3, r0
 8006276:	2b00      	cmp	r3, #0
 8006278:	d022      	beq.n	80062c0 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006280:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006282:	e853 3f00 	ldrex	r3, [r3]
 8006286:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006288:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800628a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800628e:	653b      	str	r3, [r7, #80]	@ 0x50
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	461a      	mov	r2, r3
 8006296:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006298:	647b      	str	r3, [r7, #68]	@ 0x44
 800629a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800629c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800629e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80062a0:	e841 2300 	strex	r3, r2, [r1]
 80062a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80062a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	d1e6      	bne.n	800627a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	2220      	movs	r2, #32
 80062b0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	2200      	movs	r2, #0
 80062b8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80062bc:	2303      	movs	r3, #3
 80062be:	e063      	b.n	8006388 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	f003 0304 	and.w	r3, r3, #4
 80062ca:	2b04      	cmp	r3, #4
 80062cc:	d149      	bne.n	8006362 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80062ce:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80062d2:	9300      	str	r3, [sp, #0]
 80062d4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80062d6:	2200      	movs	r2, #0
 80062d8:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80062dc:	6878      	ldr	r0, [r7, #4]
 80062de:	f000 f857 	bl	8006390 <UART_WaitOnFlagUntilTimeout>
 80062e2:	4603      	mov	r3, r0
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d03c      	beq.n	8006362 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062f0:	e853 3f00 	ldrex	r3, [r3]
 80062f4:	623b      	str	r3, [r7, #32]
   return(result);
 80062f6:	6a3b      	ldr	r3, [r7, #32]
 80062f8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80062fc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	461a      	mov	r2, r3
 8006304:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006306:	633b      	str	r3, [r7, #48]	@ 0x30
 8006308:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800630a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800630c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800630e:	e841 2300 	strex	r3, r2, [r1]
 8006312:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006314:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006316:	2b00      	cmp	r3, #0
 8006318:	d1e6      	bne.n	80062e8 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	3308      	adds	r3, #8
 8006320:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006322:	693b      	ldr	r3, [r7, #16]
 8006324:	e853 3f00 	ldrex	r3, [r3]
 8006328:	60fb      	str	r3, [r7, #12]
   return(result);
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	f023 0301 	bic.w	r3, r3, #1
 8006330:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	3308      	adds	r3, #8
 8006338:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800633a:	61fa      	str	r2, [r7, #28]
 800633c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800633e:	69b9      	ldr	r1, [r7, #24]
 8006340:	69fa      	ldr	r2, [r7, #28]
 8006342:	e841 2300 	strex	r3, r2, [r1]
 8006346:	617b      	str	r3, [r7, #20]
   return(result);
 8006348:	697b      	ldr	r3, [r7, #20]
 800634a:	2b00      	cmp	r3, #0
 800634c:	d1e5      	bne.n	800631a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	2220      	movs	r2, #32
 8006352:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	2200      	movs	r2, #0
 800635a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800635e:	2303      	movs	r3, #3
 8006360:	e012      	b.n	8006388 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	2220      	movs	r2, #32
 8006366:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	2220      	movs	r2, #32
 800636e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	2200      	movs	r2, #0
 8006376:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	2200      	movs	r2, #0
 800637c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	2200      	movs	r2, #0
 8006382:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006386:	2300      	movs	r3, #0
}
 8006388:	4618      	mov	r0, r3
 800638a:	3758      	adds	r7, #88	@ 0x58
 800638c:	46bd      	mov	sp, r7
 800638e:	bd80      	pop	{r7, pc}

08006390 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006390:	b580      	push	{r7, lr}
 8006392:	b084      	sub	sp, #16
 8006394:	af00      	add	r7, sp, #0
 8006396:	60f8      	str	r0, [r7, #12]
 8006398:	60b9      	str	r1, [r7, #8]
 800639a:	603b      	str	r3, [r7, #0]
 800639c:	4613      	mov	r3, r2
 800639e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80063a0:	e04f      	b.n	8006442 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80063a2:	69bb      	ldr	r3, [r7, #24]
 80063a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80063a8:	d04b      	beq.n	8006442 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80063aa:	f7fb fc8d 	bl	8001cc8 <HAL_GetTick>
 80063ae:	4602      	mov	r2, r0
 80063b0:	683b      	ldr	r3, [r7, #0]
 80063b2:	1ad3      	subs	r3, r2, r3
 80063b4:	69ba      	ldr	r2, [r7, #24]
 80063b6:	429a      	cmp	r2, r3
 80063b8:	d302      	bcc.n	80063c0 <UART_WaitOnFlagUntilTimeout+0x30>
 80063ba:	69bb      	ldr	r3, [r7, #24]
 80063bc:	2b00      	cmp	r3, #0
 80063be:	d101      	bne.n	80063c4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80063c0:	2303      	movs	r3, #3
 80063c2:	e04e      	b.n	8006462 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	f003 0304 	and.w	r3, r3, #4
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d037      	beq.n	8006442 <UART_WaitOnFlagUntilTimeout+0xb2>
 80063d2:	68bb      	ldr	r3, [r7, #8]
 80063d4:	2b80      	cmp	r3, #128	@ 0x80
 80063d6:	d034      	beq.n	8006442 <UART_WaitOnFlagUntilTimeout+0xb2>
 80063d8:	68bb      	ldr	r3, [r7, #8]
 80063da:	2b40      	cmp	r3, #64	@ 0x40
 80063dc:	d031      	beq.n	8006442 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	69db      	ldr	r3, [r3, #28]
 80063e4:	f003 0308 	and.w	r3, r3, #8
 80063e8:	2b08      	cmp	r3, #8
 80063ea:	d110      	bne.n	800640e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	2208      	movs	r2, #8
 80063f2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80063f4:	68f8      	ldr	r0, [r7, #12]
 80063f6:	f000 f99c 	bl	8006732 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	2208      	movs	r2, #8
 80063fe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	2200      	movs	r2, #0
 8006406:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800640a:	2301      	movs	r3, #1
 800640c:	e029      	b.n	8006462 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	69db      	ldr	r3, [r3, #28]
 8006414:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006418:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800641c:	d111      	bne.n	8006442 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006426:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006428:	68f8      	ldr	r0, [r7, #12]
 800642a:	f000 f982 	bl	8006732 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	2220      	movs	r2, #32
 8006432:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	2200      	movs	r2, #0
 800643a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800643e:	2303      	movs	r3, #3
 8006440:	e00f      	b.n	8006462 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	69da      	ldr	r2, [r3, #28]
 8006448:	68bb      	ldr	r3, [r7, #8]
 800644a:	4013      	ands	r3, r2
 800644c:	68ba      	ldr	r2, [r7, #8]
 800644e:	429a      	cmp	r2, r3
 8006450:	bf0c      	ite	eq
 8006452:	2301      	moveq	r3, #1
 8006454:	2300      	movne	r3, #0
 8006456:	b2db      	uxtb	r3, r3
 8006458:	461a      	mov	r2, r3
 800645a:	79fb      	ldrb	r3, [r7, #7]
 800645c:	429a      	cmp	r2, r3
 800645e:	d0a0      	beq.n	80063a2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006460:	2300      	movs	r3, #0
}
 8006462:	4618      	mov	r0, r3
 8006464:	3710      	adds	r7, #16
 8006466:	46bd      	mov	sp, r7
 8006468:	bd80      	pop	{r7, pc}
	...

0800646c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800646c:	b480      	push	{r7}
 800646e:	b0a3      	sub	sp, #140	@ 0x8c
 8006470:	af00      	add	r7, sp, #0
 8006472:	60f8      	str	r0, [r7, #12]
 8006474:	60b9      	str	r1, [r7, #8]
 8006476:	4613      	mov	r3, r2
 8006478:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	68ba      	ldr	r2, [r7, #8]
 800647e:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	88fa      	ldrh	r2, [r7, #6]
 8006484:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	88fa      	ldrh	r2, [r7, #6]
 800648c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	2200      	movs	r2, #0
 8006494:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	689b      	ldr	r3, [r3, #8]
 800649a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800649e:	d10e      	bne.n	80064be <UART_Start_Receive_IT+0x52>
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	691b      	ldr	r3, [r3, #16]
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	d105      	bne.n	80064b4 <UART_Start_Receive_IT+0x48>
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	f240 12ff 	movw	r2, #511	@ 0x1ff
 80064ae:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80064b2:	e02d      	b.n	8006510 <UART_Start_Receive_IT+0xa4>
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	22ff      	movs	r2, #255	@ 0xff
 80064b8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80064bc:	e028      	b.n	8006510 <UART_Start_Receive_IT+0xa4>
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	689b      	ldr	r3, [r3, #8]
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d10d      	bne.n	80064e2 <UART_Start_Receive_IT+0x76>
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	691b      	ldr	r3, [r3, #16]
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d104      	bne.n	80064d8 <UART_Start_Receive_IT+0x6c>
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	22ff      	movs	r2, #255	@ 0xff
 80064d2:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80064d6:	e01b      	b.n	8006510 <UART_Start_Receive_IT+0xa4>
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	227f      	movs	r2, #127	@ 0x7f
 80064dc:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80064e0:	e016      	b.n	8006510 <UART_Start_Receive_IT+0xa4>
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	689b      	ldr	r3, [r3, #8]
 80064e6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80064ea:	d10d      	bne.n	8006508 <UART_Start_Receive_IT+0x9c>
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	691b      	ldr	r3, [r3, #16]
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	d104      	bne.n	80064fe <UART_Start_Receive_IT+0x92>
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	227f      	movs	r2, #127	@ 0x7f
 80064f8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80064fc:	e008      	b.n	8006510 <UART_Start_Receive_IT+0xa4>
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	223f      	movs	r2, #63	@ 0x3f
 8006502:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006506:	e003      	b.n	8006510 <UART_Start_Receive_IT+0xa4>
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	2200      	movs	r2, #0
 800650c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	2200      	movs	r2, #0
 8006514:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	2222      	movs	r2, #34	@ 0x22
 800651c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	3308      	adds	r3, #8
 8006526:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006528:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800652a:	e853 3f00 	ldrex	r3, [r3]
 800652e:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8006530:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006532:	f043 0301 	orr.w	r3, r3, #1
 8006536:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	3308      	adds	r3, #8
 8006540:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8006544:	673a      	str	r2, [r7, #112]	@ 0x70
 8006546:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006548:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800654a:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800654c:	e841 2300 	strex	r3, r2, [r1]
 8006550:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 8006552:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006554:	2b00      	cmp	r3, #0
 8006556:	d1e3      	bne.n	8006520 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800655c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006560:	d14f      	bne.n	8006602 <UART_Start_Receive_IT+0x196>
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8006568:	88fa      	ldrh	r2, [r7, #6]
 800656a:	429a      	cmp	r2, r3
 800656c:	d349      	bcc.n	8006602 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	689b      	ldr	r3, [r3, #8]
 8006572:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006576:	d107      	bne.n	8006588 <UART_Start_Receive_IT+0x11c>
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	691b      	ldr	r3, [r3, #16]
 800657c:	2b00      	cmp	r3, #0
 800657e:	d103      	bne.n	8006588 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	4a47      	ldr	r2, [pc, #284]	@ (80066a0 <UART_Start_Receive_IT+0x234>)
 8006584:	675a      	str	r2, [r3, #116]	@ 0x74
 8006586:	e002      	b.n	800658e <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	4a46      	ldr	r2, [pc, #280]	@ (80066a4 <UART_Start_Receive_IT+0x238>)
 800658c:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	691b      	ldr	r3, [r3, #16]
 8006592:	2b00      	cmp	r3, #0
 8006594:	d01a      	beq.n	80065cc <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800659c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800659e:	e853 3f00 	ldrex	r3, [r3]
 80065a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80065a4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80065a6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80065aa:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	461a      	mov	r2, r3
 80065b4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80065b8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80065ba:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065bc:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80065be:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80065c0:	e841 2300 	strex	r3, r2, [r1]
 80065c4:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 80065c6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	d1e4      	bne.n	8006596 <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	3308      	adds	r3, #8
 80065d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065d4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80065d6:	e853 3f00 	ldrex	r3, [r3]
 80065da:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80065dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80065de:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80065e2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	3308      	adds	r3, #8
 80065ea:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80065ec:	64ba      	str	r2, [r7, #72]	@ 0x48
 80065ee:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065f0:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80065f2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80065f4:	e841 2300 	strex	r3, r2, [r1]
 80065f8:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 80065fa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	d1e5      	bne.n	80065cc <UART_Start_Receive_IT+0x160>
 8006600:	e046      	b.n	8006690 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	689b      	ldr	r3, [r3, #8]
 8006606:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800660a:	d107      	bne.n	800661c <UART_Start_Receive_IT+0x1b0>
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	691b      	ldr	r3, [r3, #16]
 8006610:	2b00      	cmp	r3, #0
 8006612:	d103      	bne.n	800661c <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	4a24      	ldr	r2, [pc, #144]	@ (80066a8 <UART_Start_Receive_IT+0x23c>)
 8006618:	675a      	str	r2, [r3, #116]	@ 0x74
 800661a:	e002      	b.n	8006622 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	4a23      	ldr	r2, [pc, #140]	@ (80066ac <UART_Start_Receive_IT+0x240>)
 8006620:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	691b      	ldr	r3, [r3, #16]
 8006626:	2b00      	cmp	r3, #0
 8006628:	d019      	beq.n	800665e <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006630:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006632:	e853 3f00 	ldrex	r3, [r3]
 8006636:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006638:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800663a:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 800663e:	677b      	str	r3, [r7, #116]	@ 0x74
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	461a      	mov	r2, r3
 8006646:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006648:	637b      	str	r3, [r7, #52]	@ 0x34
 800664a:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800664c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800664e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006650:	e841 2300 	strex	r3, r2, [r1]
 8006654:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8006656:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006658:	2b00      	cmp	r3, #0
 800665a:	d1e6      	bne.n	800662a <UART_Start_Receive_IT+0x1be>
 800665c:	e018      	b.n	8006690 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006664:	697b      	ldr	r3, [r7, #20]
 8006666:	e853 3f00 	ldrex	r3, [r3]
 800666a:	613b      	str	r3, [r7, #16]
   return(result);
 800666c:	693b      	ldr	r3, [r7, #16]
 800666e:	f043 0320 	orr.w	r3, r3, #32
 8006672:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	461a      	mov	r2, r3
 800667a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800667c:	623b      	str	r3, [r7, #32]
 800667e:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006680:	69f9      	ldr	r1, [r7, #28]
 8006682:	6a3a      	ldr	r2, [r7, #32]
 8006684:	e841 2300 	strex	r3, r2, [r1]
 8006688:	61bb      	str	r3, [r7, #24]
   return(result);
 800668a:	69bb      	ldr	r3, [r7, #24]
 800668c:	2b00      	cmp	r3, #0
 800668e:	d1e6      	bne.n	800665e <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 8006690:	2300      	movs	r3, #0
}
 8006692:	4618      	mov	r0, r3
 8006694:	378c      	adds	r7, #140	@ 0x8c
 8006696:	46bd      	mov	sp, r7
 8006698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800669c:	4770      	bx	lr
 800669e:	bf00      	nop
 80066a0:	08007089 	.word	0x08007089
 80066a4:	08006d29 	.word	0x08006d29
 80066a8:	08006b71 	.word	0x08006b71
 80066ac:	080069b9 	.word	0x080069b9

080066b0 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80066b0:	b480      	push	{r7}
 80066b2:	b08f      	sub	sp, #60	@ 0x3c
 80066b4:	af00      	add	r7, sp, #0
 80066b6:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066be:	6a3b      	ldr	r3, [r7, #32]
 80066c0:	e853 3f00 	ldrex	r3, [r3]
 80066c4:	61fb      	str	r3, [r7, #28]
   return(result);
 80066c6:	69fb      	ldr	r3, [r7, #28]
 80066c8:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80066cc:	637b      	str	r3, [r7, #52]	@ 0x34
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	461a      	mov	r2, r3
 80066d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80066d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80066d8:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066da:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80066dc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80066de:	e841 2300 	strex	r3, r2, [r1]
 80066e2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80066e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d1e6      	bne.n	80066b8 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	3308      	adds	r3, #8
 80066f0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	e853 3f00 	ldrex	r3, [r3]
 80066f8:	60bb      	str	r3, [r7, #8]
   return(result);
 80066fa:	68bb      	ldr	r3, [r7, #8]
 80066fc:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8006700:	633b      	str	r3, [r7, #48]	@ 0x30
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	3308      	adds	r3, #8
 8006708:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800670a:	61ba      	str	r2, [r7, #24]
 800670c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800670e:	6979      	ldr	r1, [r7, #20]
 8006710:	69ba      	ldr	r2, [r7, #24]
 8006712:	e841 2300 	strex	r3, r2, [r1]
 8006716:	613b      	str	r3, [r7, #16]
   return(result);
 8006718:	693b      	ldr	r3, [r7, #16]
 800671a:	2b00      	cmp	r3, #0
 800671c:	d1e5      	bne.n	80066ea <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	2220      	movs	r2, #32
 8006722:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 8006726:	bf00      	nop
 8006728:	373c      	adds	r7, #60	@ 0x3c
 800672a:	46bd      	mov	sp, r7
 800672c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006730:	4770      	bx	lr

08006732 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006732:	b480      	push	{r7}
 8006734:	b095      	sub	sp, #84	@ 0x54
 8006736:	af00      	add	r7, sp, #0
 8006738:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006740:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006742:	e853 3f00 	ldrex	r3, [r3]
 8006746:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006748:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800674a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800674e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	461a      	mov	r2, r3
 8006756:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006758:	643b      	str	r3, [r7, #64]	@ 0x40
 800675a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800675c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800675e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006760:	e841 2300 	strex	r3, r2, [r1]
 8006764:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006766:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006768:	2b00      	cmp	r3, #0
 800676a:	d1e6      	bne.n	800673a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	3308      	adds	r3, #8
 8006772:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006774:	6a3b      	ldr	r3, [r7, #32]
 8006776:	e853 3f00 	ldrex	r3, [r3]
 800677a:	61fb      	str	r3, [r7, #28]
   return(result);
 800677c:	69fb      	ldr	r3, [r7, #28]
 800677e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006782:	f023 0301 	bic.w	r3, r3, #1
 8006786:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	3308      	adds	r3, #8
 800678e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006790:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006792:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006794:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006796:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006798:	e841 2300 	strex	r3, r2, [r1]
 800679c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800679e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	d1e3      	bne.n	800676c <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80067a8:	2b01      	cmp	r3, #1
 80067aa:	d118      	bne.n	80067de <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	e853 3f00 	ldrex	r3, [r3]
 80067b8:	60bb      	str	r3, [r7, #8]
   return(result);
 80067ba:	68bb      	ldr	r3, [r7, #8]
 80067bc:	f023 0310 	bic.w	r3, r3, #16
 80067c0:	647b      	str	r3, [r7, #68]	@ 0x44
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	461a      	mov	r2, r3
 80067c8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80067ca:	61bb      	str	r3, [r7, #24]
 80067cc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067ce:	6979      	ldr	r1, [r7, #20]
 80067d0:	69ba      	ldr	r2, [r7, #24]
 80067d2:	e841 2300 	strex	r3, r2, [r1]
 80067d6:	613b      	str	r3, [r7, #16]
   return(result);
 80067d8:	693b      	ldr	r3, [r7, #16]
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d1e6      	bne.n	80067ac <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	2220      	movs	r2, #32
 80067e2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	2200      	movs	r2, #0
 80067ea:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	2200      	movs	r2, #0
 80067f0:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80067f2:	bf00      	nop
 80067f4:	3754      	adds	r7, #84	@ 0x54
 80067f6:	46bd      	mov	sp, r7
 80067f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067fc:	4770      	bx	lr

080067fe <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80067fe:	b580      	push	{r7, lr}
 8006800:	b090      	sub	sp, #64	@ 0x40
 8006802:	af00      	add	r7, sp, #0
 8006804:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800680a:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	f003 0320 	and.w	r3, r3, #32
 8006816:	2b00      	cmp	r3, #0
 8006818:	d137      	bne.n	800688a <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 800681a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800681c:	2200      	movs	r2, #0
 800681e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006822:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	3308      	adds	r3, #8
 8006828:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800682a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800682c:	e853 3f00 	ldrex	r3, [r3]
 8006830:	623b      	str	r3, [r7, #32]
   return(result);
 8006832:	6a3b      	ldr	r3, [r7, #32]
 8006834:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006838:	63bb      	str	r3, [r7, #56]	@ 0x38
 800683a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	3308      	adds	r3, #8
 8006840:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006842:	633a      	str	r2, [r7, #48]	@ 0x30
 8006844:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006846:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006848:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800684a:	e841 2300 	strex	r3, r2, [r1]
 800684e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006850:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006852:	2b00      	cmp	r3, #0
 8006854:	d1e5      	bne.n	8006822 <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006856:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800685c:	693b      	ldr	r3, [r7, #16]
 800685e:	e853 3f00 	ldrex	r3, [r3]
 8006862:	60fb      	str	r3, [r7, #12]
   return(result);
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800686a:	637b      	str	r3, [r7, #52]	@ 0x34
 800686c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	461a      	mov	r2, r3
 8006872:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006874:	61fb      	str	r3, [r7, #28]
 8006876:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006878:	69b9      	ldr	r1, [r7, #24]
 800687a:	69fa      	ldr	r2, [r7, #28]
 800687c:	e841 2300 	strex	r3, r2, [r1]
 8006880:	617b      	str	r3, [r7, #20]
   return(result);
 8006882:	697b      	ldr	r3, [r7, #20]
 8006884:	2b00      	cmp	r3, #0
 8006886:	d1e6      	bne.n	8006856 <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006888:	e002      	b.n	8006890 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 800688a:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800688c:	f7fa fb54 	bl	8000f38 <HAL_UART_TxCpltCallback>
}
 8006890:	bf00      	nop
 8006892:	3740      	adds	r7, #64	@ 0x40
 8006894:	46bd      	mov	sp, r7
 8006896:	bd80      	pop	{r7, pc}

08006898 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006898:	b580      	push	{r7, lr}
 800689a:	b084      	sub	sp, #16
 800689c:	af00      	add	r7, sp, #0
 800689e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068a4:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 80068a6:	68f8      	ldr	r0, [r7, #12]
 80068a8:	f7ff f93a 	bl	8005b20 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80068ac:	bf00      	nop
 80068ae:	3710      	adds	r7, #16
 80068b0:	46bd      	mov	sp, r7
 80068b2:	bd80      	pop	{r7, pc}

080068b4 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80068b4:	b580      	push	{r7, lr}
 80068b6:	b086      	sub	sp, #24
 80068b8:	af00      	add	r7, sp, #0
 80068ba:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068c0:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 80068c2:	697b      	ldr	r3, [r7, #20]
 80068c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80068c8:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 80068ca:	697b      	ldr	r3, [r7, #20]
 80068cc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80068d0:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 80068d2:	697b      	ldr	r3, [r7, #20]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	689b      	ldr	r3, [r3, #8]
 80068d8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80068dc:	2b80      	cmp	r3, #128	@ 0x80
 80068de:	d109      	bne.n	80068f4 <UART_DMAError+0x40>
 80068e0:	693b      	ldr	r3, [r7, #16]
 80068e2:	2b21      	cmp	r3, #33	@ 0x21
 80068e4:	d106      	bne.n	80068f4 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 80068e6:	697b      	ldr	r3, [r7, #20]
 80068e8:	2200      	movs	r2, #0
 80068ea:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 80068ee:	6978      	ldr	r0, [r7, #20]
 80068f0:	f7ff fede 	bl	80066b0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 80068f4:	697b      	ldr	r3, [r7, #20]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	689b      	ldr	r3, [r3, #8]
 80068fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80068fe:	2b40      	cmp	r3, #64	@ 0x40
 8006900:	d109      	bne.n	8006916 <UART_DMAError+0x62>
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	2b22      	cmp	r3, #34	@ 0x22
 8006906:	d106      	bne.n	8006916 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8006908:	697b      	ldr	r3, [r7, #20]
 800690a:	2200      	movs	r2, #0
 800690c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 8006910:	6978      	ldr	r0, [r7, #20]
 8006912:	f7ff ff0e 	bl	8006732 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8006916:	697b      	ldr	r3, [r7, #20]
 8006918:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800691c:	f043 0210 	orr.w	r2, r3, #16
 8006920:	697b      	ldr	r3, [r7, #20]
 8006922:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006926:	6978      	ldr	r0, [r7, #20]
 8006928:	f7ff f904 	bl	8005b34 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800692c:	bf00      	nop
 800692e:	3718      	adds	r7, #24
 8006930:	46bd      	mov	sp, r7
 8006932:	bd80      	pop	{r7, pc}

08006934 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006934:	b580      	push	{r7, lr}
 8006936:	b084      	sub	sp, #16
 8006938:	af00      	add	r7, sp, #0
 800693a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006940:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	2200      	movs	r2, #0
 8006946:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	2200      	movs	r2, #0
 800694e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006952:	68f8      	ldr	r0, [r7, #12]
 8006954:	f7ff f8ee 	bl	8005b34 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006958:	bf00      	nop
 800695a:	3710      	adds	r7, #16
 800695c:	46bd      	mov	sp, r7
 800695e:	bd80      	pop	{r7, pc}

08006960 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006960:	b580      	push	{r7, lr}
 8006962:	b088      	sub	sp, #32
 8006964:	af00      	add	r7, sp, #0
 8006966:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	e853 3f00 	ldrex	r3, [r3]
 8006974:	60bb      	str	r3, [r7, #8]
   return(result);
 8006976:	68bb      	ldr	r3, [r7, #8]
 8006978:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800697c:	61fb      	str	r3, [r7, #28]
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	461a      	mov	r2, r3
 8006984:	69fb      	ldr	r3, [r7, #28]
 8006986:	61bb      	str	r3, [r7, #24]
 8006988:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800698a:	6979      	ldr	r1, [r7, #20]
 800698c:	69ba      	ldr	r2, [r7, #24]
 800698e:	e841 2300 	strex	r3, r2, [r1]
 8006992:	613b      	str	r3, [r7, #16]
   return(result);
 8006994:	693b      	ldr	r3, [r7, #16]
 8006996:	2b00      	cmp	r3, #0
 8006998:	d1e6      	bne.n	8006968 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	2220      	movs	r2, #32
 800699e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	2200      	movs	r2, #0
 80069a6:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80069a8:	6878      	ldr	r0, [r7, #4]
 80069aa:	f7fa fac5 	bl	8000f38 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80069ae:	bf00      	nop
 80069b0:	3720      	adds	r7, #32
 80069b2:	46bd      	mov	sp, r7
 80069b4:	bd80      	pop	{r7, pc}
	...

080069b8 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80069b8:	b580      	push	{r7, lr}
 80069ba:	b09c      	sub	sp, #112	@ 0x70
 80069bc:	af00      	add	r7, sp, #0
 80069be:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80069c6:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80069d0:	2b22      	cmp	r3, #34	@ 0x22
 80069d2:	f040 80be 	bne.w	8006b52 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80069dc:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80069e0:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80069e4:	b2d9      	uxtb	r1, r3
 80069e6:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80069ea:	b2da      	uxtb	r2, r3
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80069f0:	400a      	ands	r2, r1
 80069f2:	b2d2      	uxtb	r2, r2
 80069f4:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80069fa:	1c5a      	adds	r2, r3, #1
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006a06:	b29b      	uxth	r3, r3
 8006a08:	3b01      	subs	r3, #1
 8006a0a:	b29a      	uxth	r2, r3
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006a18:	b29b      	uxth	r3, r3
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	f040 80a1 	bne.w	8006b62 <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a26:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006a28:	e853 3f00 	ldrex	r3, [r3]
 8006a2c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006a2e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006a30:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006a34:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	461a      	mov	r2, r3
 8006a3c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006a3e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006a40:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a42:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006a44:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006a46:	e841 2300 	strex	r3, r2, [r1]
 8006a4a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006a4c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d1e6      	bne.n	8006a20 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	3308      	adds	r3, #8
 8006a58:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a5c:	e853 3f00 	ldrex	r3, [r3]
 8006a60:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006a62:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006a64:	f023 0301 	bic.w	r3, r3, #1
 8006a68:	667b      	str	r3, [r7, #100]	@ 0x64
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	3308      	adds	r3, #8
 8006a70:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8006a72:	647a      	str	r2, [r7, #68]	@ 0x44
 8006a74:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a76:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006a78:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006a7a:	e841 2300 	strex	r3, r2, [r1]
 8006a7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006a80:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006a82:	2b00      	cmp	r3, #0
 8006a84:	d1e5      	bne.n	8006a52 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	2220      	movs	r2, #32
 8006a8a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	2200      	movs	r2, #0
 8006a92:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	2200      	movs	r2, #0
 8006a98:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	4a33      	ldr	r2, [pc, #204]	@ (8006b6c <UART_RxISR_8BIT+0x1b4>)
 8006aa0:	4293      	cmp	r3, r2
 8006aa2:	d01f      	beq.n	8006ae4 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	685b      	ldr	r3, [r3, #4]
 8006aaa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	d018      	beq.n	8006ae4 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ab8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006aba:	e853 3f00 	ldrex	r3, [r3]
 8006abe:	623b      	str	r3, [r7, #32]
   return(result);
 8006ac0:	6a3b      	ldr	r3, [r7, #32]
 8006ac2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006ac6:	663b      	str	r3, [r7, #96]	@ 0x60
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	461a      	mov	r2, r3
 8006ace:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006ad0:	633b      	str	r3, [r7, #48]	@ 0x30
 8006ad2:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ad4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006ad6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006ad8:	e841 2300 	strex	r3, r2, [r1]
 8006adc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006ade:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	d1e6      	bne.n	8006ab2 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006ae8:	2b01      	cmp	r3, #1
 8006aea:	d12e      	bne.n	8006b4a <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	2200      	movs	r2, #0
 8006af0:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006af8:	693b      	ldr	r3, [r7, #16]
 8006afa:	e853 3f00 	ldrex	r3, [r3]
 8006afe:	60fb      	str	r3, [r7, #12]
   return(result);
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	f023 0310 	bic.w	r3, r3, #16
 8006b06:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	461a      	mov	r2, r3
 8006b0e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006b10:	61fb      	str	r3, [r7, #28]
 8006b12:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b14:	69b9      	ldr	r1, [r7, #24]
 8006b16:	69fa      	ldr	r2, [r7, #28]
 8006b18:	e841 2300 	strex	r3, r2, [r1]
 8006b1c:	617b      	str	r3, [r7, #20]
   return(result);
 8006b1e:	697b      	ldr	r3, [r7, #20]
 8006b20:	2b00      	cmp	r3, #0
 8006b22:	d1e6      	bne.n	8006af2 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	69db      	ldr	r3, [r3, #28]
 8006b2a:	f003 0310 	and.w	r3, r3, #16
 8006b2e:	2b10      	cmp	r3, #16
 8006b30:	d103      	bne.n	8006b3a <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	2210      	movs	r2, #16
 8006b38:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006b40:	4619      	mov	r1, r3
 8006b42:	6878      	ldr	r0, [r7, #4]
 8006b44:	f7ff f800 	bl	8005b48 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006b48:	e00b      	b.n	8006b62 <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8006b4a:	6878      	ldr	r0, [r7, #4]
 8006b4c:	f7fa f9cc 	bl	8000ee8 <HAL_UART_RxCpltCallback>
}
 8006b50:	e007      	b.n	8006b62 <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	699a      	ldr	r2, [r3, #24]
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	f042 0208 	orr.w	r2, r2, #8
 8006b60:	619a      	str	r2, [r3, #24]
}
 8006b62:	bf00      	nop
 8006b64:	3770      	adds	r7, #112	@ 0x70
 8006b66:	46bd      	mov	sp, r7
 8006b68:	bd80      	pop	{r7, pc}
 8006b6a:	bf00      	nop
 8006b6c:	40008000 	.word	0x40008000

08006b70 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8006b70:	b580      	push	{r7, lr}
 8006b72:	b09c      	sub	sp, #112	@ 0x70
 8006b74:	af00      	add	r7, sp, #0
 8006b76:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8006b7e:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006b88:	2b22      	cmp	r3, #34	@ 0x22
 8006b8a:	f040 80be 	bne.w	8006d0a <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b94:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006b9c:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8006b9e:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8006ba2:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8006ba6:	4013      	ands	r3, r2
 8006ba8:	b29a      	uxth	r2, r3
 8006baa:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006bac:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006bb2:	1c9a      	adds	r2, r3, #2
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006bbe:	b29b      	uxth	r3, r3
 8006bc0:	3b01      	subs	r3, #1
 8006bc2:	b29a      	uxth	r2, r3
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006bd0:	b29b      	uxth	r3, r3
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	f040 80a1 	bne.w	8006d1a <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bde:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006be0:	e853 3f00 	ldrex	r3, [r3]
 8006be4:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8006be6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006be8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006bec:	667b      	str	r3, [r7, #100]	@ 0x64
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	461a      	mov	r2, r3
 8006bf4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006bf6:	657b      	str	r3, [r7, #84]	@ 0x54
 8006bf8:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bfa:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8006bfc:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8006bfe:	e841 2300 	strex	r3, r2, [r1]
 8006c02:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8006c04:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	d1e6      	bne.n	8006bd8 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	3308      	adds	r3, #8
 8006c10:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c12:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006c14:	e853 3f00 	ldrex	r3, [r3]
 8006c18:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006c1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c1c:	f023 0301 	bic.w	r3, r3, #1
 8006c20:	663b      	str	r3, [r7, #96]	@ 0x60
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	3308      	adds	r3, #8
 8006c28:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8006c2a:	643a      	str	r2, [r7, #64]	@ 0x40
 8006c2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c2e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006c30:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006c32:	e841 2300 	strex	r3, r2, [r1]
 8006c36:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006c38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	d1e5      	bne.n	8006c0a <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	2220      	movs	r2, #32
 8006c42:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	2200      	movs	r2, #0
 8006c4a:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	2200      	movs	r2, #0
 8006c50:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	4a33      	ldr	r2, [pc, #204]	@ (8006d24 <UART_RxISR_16BIT+0x1b4>)
 8006c58:	4293      	cmp	r3, r2
 8006c5a:	d01f      	beq.n	8006c9c <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	685b      	ldr	r3, [r3, #4]
 8006c62:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006c66:	2b00      	cmp	r3, #0
 8006c68:	d018      	beq.n	8006c9c <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c70:	6a3b      	ldr	r3, [r7, #32]
 8006c72:	e853 3f00 	ldrex	r3, [r3]
 8006c76:	61fb      	str	r3, [r7, #28]
   return(result);
 8006c78:	69fb      	ldr	r3, [r7, #28]
 8006c7a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006c7e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	461a      	mov	r2, r3
 8006c86:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006c88:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006c8a:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c8c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006c8e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006c90:	e841 2300 	strex	r3, r2, [r1]
 8006c94:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006c96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	d1e6      	bne.n	8006c6a <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006ca0:	2b01      	cmp	r3, #1
 8006ca2:	d12e      	bne.n	8006d02 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	2200      	movs	r2, #0
 8006ca8:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	e853 3f00 	ldrex	r3, [r3]
 8006cb6:	60bb      	str	r3, [r7, #8]
   return(result);
 8006cb8:	68bb      	ldr	r3, [r7, #8]
 8006cba:	f023 0310 	bic.w	r3, r3, #16
 8006cbe:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	461a      	mov	r2, r3
 8006cc6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006cc8:	61bb      	str	r3, [r7, #24]
 8006cca:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ccc:	6979      	ldr	r1, [r7, #20]
 8006cce:	69ba      	ldr	r2, [r7, #24]
 8006cd0:	e841 2300 	strex	r3, r2, [r1]
 8006cd4:	613b      	str	r3, [r7, #16]
   return(result);
 8006cd6:	693b      	ldr	r3, [r7, #16]
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	d1e6      	bne.n	8006caa <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	69db      	ldr	r3, [r3, #28]
 8006ce2:	f003 0310 	and.w	r3, r3, #16
 8006ce6:	2b10      	cmp	r3, #16
 8006ce8:	d103      	bne.n	8006cf2 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	2210      	movs	r2, #16
 8006cf0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006cf8:	4619      	mov	r1, r3
 8006cfa:	6878      	ldr	r0, [r7, #4]
 8006cfc:	f7fe ff24 	bl	8005b48 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006d00:	e00b      	b.n	8006d1a <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8006d02:	6878      	ldr	r0, [r7, #4]
 8006d04:	f7fa f8f0 	bl	8000ee8 <HAL_UART_RxCpltCallback>
}
 8006d08:	e007      	b.n	8006d1a <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	699a      	ldr	r2, [r3, #24]
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	f042 0208 	orr.w	r2, r2, #8
 8006d18:	619a      	str	r2, [r3, #24]
}
 8006d1a:	bf00      	nop
 8006d1c:	3770      	adds	r7, #112	@ 0x70
 8006d1e:	46bd      	mov	sp, r7
 8006d20:	bd80      	pop	{r7, pc}
 8006d22:	bf00      	nop
 8006d24:	40008000 	.word	0x40008000

08006d28 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8006d28:	b580      	push	{r7, lr}
 8006d2a:	b0ac      	sub	sp, #176	@ 0xb0
 8006d2c:	af00      	add	r7, sp, #0
 8006d2e:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8006d36:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	69db      	ldr	r3, [r3, #28]
 8006d40:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	689b      	ldr	r3, [r3, #8]
 8006d54:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006d5e:	2b22      	cmp	r3, #34	@ 0x22
 8006d60:	f040 8182 	bne.w	8007068 <UART_RxISR_8BIT_FIFOEN+0x340>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8006d6a:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8006d6e:	e125      	b.n	8006fbc <UART_RxISR_8BIT_FIFOEN+0x294>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d76:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8006d7a:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 8006d7e:	b2d9      	uxtb	r1, r3
 8006d80:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 8006d84:	b2da      	uxtb	r2, r3
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006d8a:	400a      	ands	r2, r1
 8006d8c:	b2d2      	uxtb	r2, r2
 8006d8e:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006d94:	1c5a      	adds	r2, r3, #1
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006da0:	b29b      	uxth	r3, r3
 8006da2:	3b01      	subs	r3, #1
 8006da4:	b29a      	uxth	r2, r3
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	69db      	ldr	r3, [r3, #28]
 8006db2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8006db6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006dba:	f003 0307 	and.w	r3, r3, #7
 8006dbe:	2b00      	cmp	r3, #0
 8006dc0:	d053      	beq.n	8006e6a <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006dc2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006dc6:	f003 0301 	and.w	r3, r3, #1
 8006dca:	2b00      	cmp	r3, #0
 8006dcc:	d011      	beq.n	8006df2 <UART_RxISR_8BIT_FIFOEN+0xca>
 8006dce:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8006dd2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006dd6:	2b00      	cmp	r3, #0
 8006dd8:	d00b      	beq.n	8006df2 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	2201      	movs	r2, #1
 8006de0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006de8:	f043 0201 	orr.w	r2, r3, #1
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006df2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006df6:	f003 0302 	and.w	r3, r3, #2
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	d011      	beq.n	8006e22 <UART_RxISR_8BIT_FIFOEN+0xfa>
 8006dfe:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006e02:	f003 0301 	and.w	r3, r3, #1
 8006e06:	2b00      	cmp	r3, #0
 8006e08:	d00b      	beq.n	8006e22 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	2202      	movs	r2, #2
 8006e10:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006e18:	f043 0204 	orr.w	r2, r3, #4
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006e22:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006e26:	f003 0304 	and.w	r3, r3, #4
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d011      	beq.n	8006e52 <UART_RxISR_8BIT_FIFOEN+0x12a>
 8006e2e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006e32:	f003 0301 	and.w	r3, r3, #1
 8006e36:	2b00      	cmp	r3, #0
 8006e38:	d00b      	beq.n	8006e52 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	2204      	movs	r2, #4
 8006e40:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006e48:	f043 0202 	orr.w	r2, r3, #2
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	d006      	beq.n	8006e6a <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006e5c:	6878      	ldr	r0, [r7, #4]
 8006e5e:	f7fe fe69 	bl	8005b34 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	2200      	movs	r2, #0
 8006e66:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006e70:	b29b      	uxth	r3, r3
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	f040 80a2 	bne.w	8006fbc <UART_RxISR_8BIT_FIFOEN+0x294>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e7e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006e80:	e853 3f00 	ldrex	r3, [r3]
 8006e84:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 8006e86:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006e88:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006e8c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	461a      	mov	r2, r3
 8006e96:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006e9a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006e9c:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e9e:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 8006ea0:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8006ea2:	e841 2300 	strex	r3, r2, [r1]
 8006ea6:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 8006ea8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	d1e4      	bne.n	8006e78 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	3308      	adds	r3, #8
 8006eb4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006eb6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006eb8:	e853 3f00 	ldrex	r3, [r3]
 8006ebc:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 8006ebe:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006ec0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006ec4:	f023 0301 	bic.w	r3, r3, #1
 8006ec8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	3308      	adds	r3, #8
 8006ed2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8006ed6:	66ba      	str	r2, [r7, #104]	@ 0x68
 8006ed8:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006eda:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8006edc:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8006ede:	e841 2300 	strex	r3, r2, [r1]
 8006ee2:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8006ee4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	d1e1      	bne.n	8006eae <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	2220      	movs	r2, #32
 8006eee:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	2200      	movs	r2, #0
 8006ef6:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	2200      	movs	r2, #0
 8006efc:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	4a5f      	ldr	r2, [pc, #380]	@ (8007080 <UART_RxISR_8BIT_FIFOEN+0x358>)
 8006f04:	4293      	cmp	r3, r2
 8006f06:	d021      	beq.n	8006f4c <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	685b      	ldr	r3, [r3, #4]
 8006f0e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	d01a      	beq.n	8006f4c <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f1c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006f1e:	e853 3f00 	ldrex	r3, [r3]
 8006f22:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8006f24:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006f26:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006f2a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	461a      	mov	r2, r3
 8006f34:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8006f38:	657b      	str	r3, [r7, #84]	@ 0x54
 8006f3a:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f3c:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8006f3e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8006f40:	e841 2300 	strex	r3, r2, [r1]
 8006f44:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8006f46:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006f48:	2b00      	cmp	r3, #0
 8006f4a:	d1e4      	bne.n	8006f16 <UART_RxISR_8BIT_FIFOEN+0x1ee>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006f50:	2b01      	cmp	r3, #1
 8006f52:	d130      	bne.n	8006fb6 <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	2200      	movs	r2, #0
 8006f58:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f60:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006f62:	e853 3f00 	ldrex	r3, [r3]
 8006f66:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006f68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f6a:	f023 0310 	bic.w	r3, r3, #16
 8006f6e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	461a      	mov	r2, r3
 8006f78:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006f7c:	643b      	str	r3, [r7, #64]	@ 0x40
 8006f7e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f80:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006f82:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006f84:	e841 2300 	strex	r3, r2, [r1]
 8006f88:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006f8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f8c:	2b00      	cmp	r3, #0
 8006f8e:	d1e4      	bne.n	8006f5a <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	69db      	ldr	r3, [r3, #28]
 8006f96:	f003 0310 	and.w	r3, r3, #16
 8006f9a:	2b10      	cmp	r3, #16
 8006f9c:	d103      	bne.n	8006fa6 <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	2210      	movs	r2, #16
 8006fa4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006fac:	4619      	mov	r1, r3
 8006fae:	6878      	ldr	r0, [r7, #4]
 8006fb0:	f7fe fdca 	bl	8005b48 <HAL_UARTEx_RxEventCallback>
 8006fb4:	e002      	b.n	8006fbc <UART_RxISR_8BIT_FIFOEN+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8006fb6:	6878      	ldr	r0, [r7, #4]
 8006fb8:	f7f9 ff96 	bl	8000ee8 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8006fbc:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	d006      	beq.n	8006fd2 <UART_RxISR_8BIT_FIFOEN+0x2aa>
 8006fc4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006fc8:	f003 0320 	and.w	r3, r3, #32
 8006fcc:	2b00      	cmp	r3, #0
 8006fce:	f47f aecf 	bne.w	8006d70 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006fd8:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8006fdc:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8006fe0:	2b00      	cmp	r3, #0
 8006fe2:	d049      	beq.n	8007078 <UART_RxISR_8BIT_FIFOEN+0x350>
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8006fea:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 8006fee:	429a      	cmp	r2, r3
 8006ff0:	d242      	bcs.n	8007078 <UART_RxISR_8BIT_FIFOEN+0x350>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	3308      	adds	r3, #8
 8006ff8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ffa:	6a3b      	ldr	r3, [r7, #32]
 8006ffc:	e853 3f00 	ldrex	r3, [r3]
 8007000:	61fb      	str	r3, [r7, #28]
   return(result);
 8007002:	69fb      	ldr	r3, [r7, #28]
 8007004:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007008:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	3308      	adds	r3, #8
 8007012:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8007016:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007018:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800701a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800701c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800701e:	e841 2300 	strex	r3, r2, [r1]
 8007022:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007024:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007026:	2b00      	cmp	r3, #0
 8007028:	d1e3      	bne.n	8006ff2 <UART_RxISR_8BIT_FIFOEN+0x2ca>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	4a15      	ldr	r2, [pc, #84]	@ (8007084 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 800702e:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	e853 3f00 	ldrex	r3, [r3]
 800703c:	60bb      	str	r3, [r7, #8]
   return(result);
 800703e:	68bb      	ldr	r3, [r7, #8]
 8007040:	f043 0320 	orr.w	r3, r3, #32
 8007044:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	461a      	mov	r2, r3
 800704e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8007052:	61bb      	str	r3, [r7, #24]
 8007054:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007056:	6979      	ldr	r1, [r7, #20]
 8007058:	69ba      	ldr	r2, [r7, #24]
 800705a:	e841 2300 	strex	r3, r2, [r1]
 800705e:	613b      	str	r3, [r7, #16]
   return(result);
 8007060:	693b      	ldr	r3, [r7, #16]
 8007062:	2b00      	cmp	r3, #0
 8007064:	d1e4      	bne.n	8007030 <UART_RxISR_8BIT_FIFOEN+0x308>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007066:	e007      	b.n	8007078 <UART_RxISR_8BIT_FIFOEN+0x350>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	699a      	ldr	r2, [r3, #24]
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	f042 0208 	orr.w	r2, r2, #8
 8007076:	619a      	str	r2, [r3, #24]
}
 8007078:	bf00      	nop
 800707a:	37b0      	adds	r7, #176	@ 0xb0
 800707c:	46bd      	mov	sp, r7
 800707e:	bd80      	pop	{r7, pc}
 8007080:	40008000 	.word	0x40008000
 8007084:	080069b9 	.word	0x080069b9

08007088 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8007088:	b580      	push	{r7, lr}
 800708a:	b0ae      	sub	sp, #184	@ 0xb8
 800708c:	af00      	add	r7, sp, #0
 800708e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8007096:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	69db      	ldr	r3, [r3, #28]
 80070a0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	689b      	ldr	r3, [r3, #8]
 80070b4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80070be:	2b22      	cmp	r3, #34	@ 0x22
 80070c0:	f040 8186 	bne.w	80073d0 <UART_RxISR_16BIT_FIFOEN+0x348>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80070ca:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80070ce:	e129      	b.n	8007324 <UART_RxISR_16BIT_FIFOEN+0x29c>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070d6:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80070de:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 80070e2:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 80070e6:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 80070ea:	4013      	ands	r3, r2
 80070ec:	b29a      	uxth	r2, r3
 80070ee:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80070f2:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80070f8:	1c9a      	adds	r2, r3, #2
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007104:	b29b      	uxth	r3, r3
 8007106:	3b01      	subs	r3, #1
 8007108:	b29a      	uxth	r2, r3
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	69db      	ldr	r3, [r3, #28]
 8007116:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800711a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800711e:	f003 0307 	and.w	r3, r3, #7
 8007122:	2b00      	cmp	r3, #0
 8007124:	d053      	beq.n	80071ce <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007126:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800712a:	f003 0301 	and.w	r3, r3, #1
 800712e:	2b00      	cmp	r3, #0
 8007130:	d011      	beq.n	8007156 <UART_RxISR_16BIT_FIFOEN+0xce>
 8007132:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007136:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800713a:	2b00      	cmp	r3, #0
 800713c:	d00b      	beq.n	8007156 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	2201      	movs	r2, #1
 8007144:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800714c:	f043 0201 	orr.w	r2, r3, #1
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007156:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800715a:	f003 0302 	and.w	r3, r3, #2
 800715e:	2b00      	cmp	r3, #0
 8007160:	d011      	beq.n	8007186 <UART_RxISR_16BIT_FIFOEN+0xfe>
 8007162:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007166:	f003 0301 	and.w	r3, r3, #1
 800716a:	2b00      	cmp	r3, #0
 800716c:	d00b      	beq.n	8007186 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	2202      	movs	r2, #2
 8007174:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800717c:	f043 0204 	orr.w	r2, r3, #4
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007186:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800718a:	f003 0304 	and.w	r3, r3, #4
 800718e:	2b00      	cmp	r3, #0
 8007190:	d011      	beq.n	80071b6 <UART_RxISR_16BIT_FIFOEN+0x12e>
 8007192:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007196:	f003 0301 	and.w	r3, r3, #1
 800719a:	2b00      	cmp	r3, #0
 800719c:	d00b      	beq.n	80071b6 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	2204      	movs	r2, #4
 80071a4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80071ac:	f043 0202 	orr.w	r2, r3, #2
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80071bc:	2b00      	cmp	r3, #0
 80071be:	d006      	beq.n	80071ce <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80071c0:	6878      	ldr	r0, [r7, #4]
 80071c2:	f7fe fcb7 	bl	8005b34 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	2200      	movs	r2, #0
 80071ca:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80071d4:	b29b      	uxth	r3, r3
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	f040 80a4 	bne.w	8007324 <UART_RxISR_16BIT_FIFOEN+0x29c>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071e2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80071e4:	e853 3f00 	ldrex	r3, [r3]
 80071e8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80071ea:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80071ec:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80071f0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	461a      	mov	r2, r3
 80071fa:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80071fe:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007202:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007204:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8007206:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800720a:	e841 2300 	strex	r3, r2, [r1]
 800720e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007210:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007212:	2b00      	cmp	r3, #0
 8007214:	d1e2      	bne.n	80071dc <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	3308      	adds	r3, #8
 800721c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800721e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007220:	e853 3f00 	ldrex	r3, [r3]
 8007224:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8007226:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007228:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800722c:	f023 0301 	bic.w	r3, r3, #1
 8007230:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	3308      	adds	r3, #8
 800723a:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800723e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007240:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007242:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007244:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007246:	e841 2300 	strex	r3, r2, [r1]
 800724a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800724c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800724e:	2b00      	cmp	r3, #0
 8007250:	d1e1      	bne.n	8007216 <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	2220      	movs	r2, #32
 8007256:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	2200      	movs	r2, #0
 800725e:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	2200      	movs	r2, #0
 8007264:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	4a5f      	ldr	r2, [pc, #380]	@ (80073e8 <UART_RxISR_16BIT_FIFOEN+0x360>)
 800726c:	4293      	cmp	r3, r2
 800726e:	d021      	beq.n	80072b4 <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	685b      	ldr	r3, [r3, #4]
 8007276:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800727a:	2b00      	cmp	r3, #0
 800727c:	d01a      	beq.n	80072b4 <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007284:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007286:	e853 3f00 	ldrex	r3, [r3]
 800728a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800728c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800728e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007292:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	461a      	mov	r2, r3
 800729c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80072a0:	65bb      	str	r3, [r7, #88]	@ 0x58
 80072a2:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072a4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80072a6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80072a8:	e841 2300 	strex	r3, r2, [r1]
 80072ac:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80072ae:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80072b0:	2b00      	cmp	r3, #0
 80072b2:	d1e4      	bne.n	800727e <UART_RxISR_16BIT_FIFOEN+0x1f6>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80072b8:	2b01      	cmp	r3, #1
 80072ba:	d130      	bne.n	800731e <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	2200      	movs	r2, #0
 80072c0:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80072ca:	e853 3f00 	ldrex	r3, [r3]
 80072ce:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80072d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80072d2:	f023 0310 	bic.w	r3, r3, #16
 80072d6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	461a      	mov	r2, r3
 80072e0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80072e4:	647b      	str	r3, [r7, #68]	@ 0x44
 80072e6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072e8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80072ea:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80072ec:	e841 2300 	strex	r3, r2, [r1]
 80072f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80072f2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80072f4:	2b00      	cmp	r3, #0
 80072f6:	d1e4      	bne.n	80072c2 <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	69db      	ldr	r3, [r3, #28]
 80072fe:	f003 0310 	and.w	r3, r3, #16
 8007302:	2b10      	cmp	r3, #16
 8007304:	d103      	bne.n	800730e <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	2210      	movs	r2, #16
 800730c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007314:	4619      	mov	r1, r3
 8007316:	6878      	ldr	r0, [r7, #4]
 8007318:	f7fe fc16 	bl	8005b48 <HAL_UARTEx_RxEventCallback>
 800731c:	e002      	b.n	8007324 <UART_RxISR_16BIT_FIFOEN+0x29c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 800731e:	6878      	ldr	r0, [r7, #4]
 8007320:	f7f9 fde2 	bl	8000ee8 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8007324:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 8007328:	2b00      	cmp	r3, #0
 800732a:	d006      	beq.n	800733a <UART_RxISR_16BIT_FIFOEN+0x2b2>
 800732c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8007330:	f003 0320 	and.w	r3, r3, #32
 8007334:	2b00      	cmp	r3, #0
 8007336:	f47f aecb 	bne.w	80070d0 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007340:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8007344:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8007348:	2b00      	cmp	r3, #0
 800734a:	d049      	beq.n	80073e0 <UART_RxISR_16BIT_FIFOEN+0x358>
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8007352:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 8007356:	429a      	cmp	r2, r3
 8007358:	d242      	bcs.n	80073e0 <UART_RxISR_16BIT_FIFOEN+0x358>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	3308      	adds	r3, #8
 8007360:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007362:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007364:	e853 3f00 	ldrex	r3, [r3]
 8007368:	623b      	str	r3, [r7, #32]
   return(result);
 800736a:	6a3b      	ldr	r3, [r7, #32]
 800736c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007370:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	3308      	adds	r3, #8
 800737a:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800737e:	633a      	str	r2, [r7, #48]	@ 0x30
 8007380:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007382:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007384:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007386:	e841 2300 	strex	r3, r2, [r1]
 800738a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800738c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800738e:	2b00      	cmp	r3, #0
 8007390:	d1e3      	bne.n	800735a <UART_RxISR_16BIT_FIFOEN+0x2d2>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	4a15      	ldr	r2, [pc, #84]	@ (80073ec <UART_RxISR_16BIT_FIFOEN+0x364>)
 8007396:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800739e:	693b      	ldr	r3, [r7, #16]
 80073a0:	e853 3f00 	ldrex	r3, [r3]
 80073a4:	60fb      	str	r3, [r7, #12]
   return(result);
 80073a6:	68fb      	ldr	r3, [r7, #12]
 80073a8:	f043 0320 	orr.w	r3, r3, #32
 80073ac:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	461a      	mov	r2, r3
 80073b6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80073ba:	61fb      	str	r3, [r7, #28]
 80073bc:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073be:	69b9      	ldr	r1, [r7, #24]
 80073c0:	69fa      	ldr	r2, [r7, #28]
 80073c2:	e841 2300 	strex	r3, r2, [r1]
 80073c6:	617b      	str	r3, [r7, #20]
   return(result);
 80073c8:	697b      	ldr	r3, [r7, #20]
 80073ca:	2b00      	cmp	r3, #0
 80073cc:	d1e4      	bne.n	8007398 <UART_RxISR_16BIT_FIFOEN+0x310>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80073ce:	e007      	b.n	80073e0 <UART_RxISR_16BIT_FIFOEN+0x358>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	699a      	ldr	r2, [r3, #24]
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	f042 0208 	orr.w	r2, r2, #8
 80073de:	619a      	str	r2, [r3, #24]
}
 80073e0:	bf00      	nop
 80073e2:	37b8      	adds	r7, #184	@ 0xb8
 80073e4:	46bd      	mov	sp, r7
 80073e6:	bd80      	pop	{r7, pc}
 80073e8:	40008000 	.word	0x40008000
 80073ec:	08006b71 	.word	0x08006b71

080073f0 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80073f0:	b480      	push	{r7}
 80073f2:	b083      	sub	sp, #12
 80073f4:	af00      	add	r7, sp, #0
 80073f6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80073f8:	bf00      	nop
 80073fa:	370c      	adds	r7, #12
 80073fc:	46bd      	mov	sp, r7
 80073fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007402:	4770      	bx	lr

08007404 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8007404:	b480      	push	{r7}
 8007406:	b083      	sub	sp, #12
 8007408:	af00      	add	r7, sp, #0
 800740a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800740c:	bf00      	nop
 800740e:	370c      	adds	r7, #12
 8007410:	46bd      	mov	sp, r7
 8007412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007416:	4770      	bx	lr

08007418 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8007418:	b480      	push	{r7}
 800741a:	b083      	sub	sp, #12
 800741c:	af00      	add	r7, sp, #0
 800741e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8007420:	bf00      	nop
 8007422:	370c      	adds	r7, #12
 8007424:	46bd      	mov	sp, r7
 8007426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800742a:	4770      	bx	lr

0800742c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800742c:	b480      	push	{r7}
 800742e:	b085      	sub	sp, #20
 8007430:	af00      	add	r7, sp, #0
 8007432:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800743a:	2b01      	cmp	r3, #1
 800743c:	d101      	bne.n	8007442 <HAL_UARTEx_DisableFifoMode+0x16>
 800743e:	2302      	movs	r3, #2
 8007440:	e027      	b.n	8007492 <HAL_UARTEx_DisableFifoMode+0x66>
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	2201      	movs	r2, #1
 8007446:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	2224      	movs	r2, #36	@ 0x24
 800744e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	681a      	ldr	r2, [r3, #0]
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	f022 0201 	bic.w	r2, r2, #1
 8007468:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800746a:	68fb      	ldr	r3, [r7, #12]
 800746c:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8007470:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	2200      	movs	r2, #0
 8007476:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	68fa      	ldr	r2, [r7, #12]
 800747e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	2220      	movs	r2, #32
 8007484:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	2200      	movs	r2, #0
 800748c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007490:	2300      	movs	r3, #0
}
 8007492:	4618      	mov	r0, r3
 8007494:	3714      	adds	r7, #20
 8007496:	46bd      	mov	sp, r7
 8007498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800749c:	4770      	bx	lr

0800749e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800749e:	b580      	push	{r7, lr}
 80074a0:	b084      	sub	sp, #16
 80074a2:	af00      	add	r7, sp, #0
 80074a4:	6078      	str	r0, [r7, #4]
 80074a6:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80074ae:	2b01      	cmp	r3, #1
 80074b0:	d101      	bne.n	80074b6 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80074b2:	2302      	movs	r3, #2
 80074b4:	e02d      	b.n	8007512 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	2201      	movs	r2, #1
 80074ba:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	2224      	movs	r2, #36	@ 0x24
 80074c2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	681a      	ldr	r2, [r3, #0]
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	f022 0201 	bic.w	r2, r2, #1
 80074dc:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	689b      	ldr	r3, [r3, #8]
 80074e4:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	683a      	ldr	r2, [r7, #0]
 80074ee:	430a      	orrs	r2, r1
 80074f0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80074f2:	6878      	ldr	r0, [r7, #4]
 80074f4:	f000 f850 	bl	8007598 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	68fa      	ldr	r2, [r7, #12]
 80074fe:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	2220      	movs	r2, #32
 8007504:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	2200      	movs	r2, #0
 800750c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007510:	2300      	movs	r3, #0
}
 8007512:	4618      	mov	r0, r3
 8007514:	3710      	adds	r7, #16
 8007516:	46bd      	mov	sp, r7
 8007518:	bd80      	pop	{r7, pc}

0800751a <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800751a:	b580      	push	{r7, lr}
 800751c:	b084      	sub	sp, #16
 800751e:	af00      	add	r7, sp, #0
 8007520:	6078      	str	r0, [r7, #4]
 8007522:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800752a:	2b01      	cmp	r3, #1
 800752c:	d101      	bne.n	8007532 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800752e:	2302      	movs	r3, #2
 8007530:	e02d      	b.n	800758e <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	2201      	movs	r2, #1
 8007536:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	2224      	movs	r2, #36	@ 0x24
 800753e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	681a      	ldr	r2, [r3, #0]
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	f022 0201 	bic.w	r2, r2, #1
 8007558:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	689b      	ldr	r3, [r3, #8]
 8007560:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	683a      	ldr	r2, [r7, #0]
 800756a:	430a      	orrs	r2, r1
 800756c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800756e:	6878      	ldr	r0, [r7, #4]
 8007570:	f000 f812 	bl	8007598 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	68fa      	ldr	r2, [r7, #12]
 800757a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	2220      	movs	r2, #32
 8007580:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	2200      	movs	r2, #0
 8007588:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800758c:	2300      	movs	r3, #0
}
 800758e:	4618      	mov	r0, r3
 8007590:	3710      	adds	r7, #16
 8007592:	46bd      	mov	sp, r7
 8007594:	bd80      	pop	{r7, pc}
	...

08007598 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8007598:	b480      	push	{r7}
 800759a:	b085      	sub	sp, #20
 800759c:	af00      	add	r7, sp, #0
 800759e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80075a4:	2b00      	cmp	r3, #0
 80075a6:	d108      	bne.n	80075ba <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	2201      	movs	r2, #1
 80075ac:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	2201      	movs	r2, #1
 80075b4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80075b8:	e031      	b.n	800761e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80075ba:	2308      	movs	r3, #8
 80075bc:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80075be:	2308      	movs	r3, #8
 80075c0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	689b      	ldr	r3, [r3, #8]
 80075c8:	0e5b      	lsrs	r3, r3, #25
 80075ca:	b2db      	uxtb	r3, r3
 80075cc:	f003 0307 	and.w	r3, r3, #7
 80075d0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	689b      	ldr	r3, [r3, #8]
 80075d8:	0f5b      	lsrs	r3, r3, #29
 80075da:	b2db      	uxtb	r3, r3
 80075dc:	f003 0307 	and.w	r3, r3, #7
 80075e0:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80075e2:	7bbb      	ldrb	r3, [r7, #14]
 80075e4:	7b3a      	ldrb	r2, [r7, #12]
 80075e6:	4911      	ldr	r1, [pc, #68]	@ (800762c <UARTEx_SetNbDataToProcess+0x94>)
 80075e8:	5c8a      	ldrb	r2, [r1, r2]
 80075ea:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80075ee:	7b3a      	ldrb	r2, [r7, #12]
 80075f0:	490f      	ldr	r1, [pc, #60]	@ (8007630 <UARTEx_SetNbDataToProcess+0x98>)
 80075f2:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80075f4:	fb93 f3f2 	sdiv	r3, r3, r2
 80075f8:	b29a      	uxth	r2, r3
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007600:	7bfb      	ldrb	r3, [r7, #15]
 8007602:	7b7a      	ldrb	r2, [r7, #13]
 8007604:	4909      	ldr	r1, [pc, #36]	@ (800762c <UARTEx_SetNbDataToProcess+0x94>)
 8007606:	5c8a      	ldrb	r2, [r1, r2]
 8007608:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800760c:	7b7a      	ldrb	r2, [r7, #13]
 800760e:	4908      	ldr	r1, [pc, #32]	@ (8007630 <UARTEx_SetNbDataToProcess+0x98>)
 8007610:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007612:	fb93 f3f2 	sdiv	r3, r3, r2
 8007616:	b29a      	uxth	r2, r3
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800761e:	bf00      	nop
 8007620:	3714      	adds	r7, #20
 8007622:	46bd      	mov	sp, r7
 8007624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007628:	4770      	bx	lr
 800762a:	bf00      	nop
 800762c:	0800c400 	.word	0x0800c400
 8007630:	0800c408 	.word	0x0800c408

08007634 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8007634:	b480      	push	{r7}
 8007636:	b085      	sub	sp, #20
 8007638:	af00      	add	r7, sp, #0
 800763a:	4603      	mov	r3, r0
 800763c:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800763e:	2300      	movs	r3, #0
 8007640:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8007642:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007646:	2b84      	cmp	r3, #132	@ 0x84
 8007648:	d005      	beq.n	8007656 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800764a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	4413      	add	r3, r2
 8007652:	3303      	adds	r3, #3
 8007654:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8007656:	68fb      	ldr	r3, [r7, #12]
}
 8007658:	4618      	mov	r0, r3
 800765a:	3714      	adds	r7, #20
 800765c:	46bd      	mov	sp, r7
 800765e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007662:	4770      	bx	lr

08007664 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8007664:	b580      	push	{r7, lr}
 8007666:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8007668:	f000 ff64 	bl	8008534 <vTaskStartScheduler>
  
  return osOK;
 800766c:	2300      	movs	r3, #0
}
 800766e:	4618      	mov	r0, r3
 8007670:	bd80      	pop	{r7, pc}

08007672 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8007672:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007674:	b087      	sub	sp, #28
 8007676:	af02      	add	r7, sp, #8
 8007678:	6078      	str	r0, [r7, #4]
 800767a:	6039      	str	r1, [r7, #0]

    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
#else
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	685c      	ldr	r4, [r3, #4]
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	681d      	ldr	r5, [r3, #0]
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	691b      	ldr	r3, [r3, #16]
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007688:	b29e      	uxth	r6, r3
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007690:	4618      	mov	r0, r3
 8007692:	f7ff ffcf 	bl	8007634 <makeFreeRtosPriority>
 8007696:	4602      	mov	r2, r0
 8007698:	f107 030c 	add.w	r3, r7, #12
 800769c:	9301      	str	r3, [sp, #4]
 800769e:	9200      	str	r2, [sp, #0]
 80076a0:	683b      	ldr	r3, [r7, #0]
 80076a2:	4632      	mov	r2, r6
 80076a4:	4629      	mov	r1, r5
 80076a6:	4620      	mov	r0, r4
 80076a8:	f000 fdc2 	bl	8008230 <xTaskCreate>
 80076ac:	4603      	mov	r3, r0
 80076ae:	2b01      	cmp	r3, #1
 80076b0:	d001      	beq.n	80076b6 <osThreadCreate+0x44>
                   &handle) != pdPASS)  {
    return NULL;
 80076b2:	2300      	movs	r3, #0
 80076b4:	e000      	b.n	80076b8 <osThreadCreate+0x46>
  }     
#endif
  
  return handle;
 80076b6:	68fb      	ldr	r3, [r7, #12]
}
 80076b8:	4618      	mov	r0, r3
 80076ba:	3714      	adds	r7, #20
 80076bc:	46bd      	mov	sp, r7
 80076be:	bdf0      	pop	{r4, r5, r6, r7, pc}

080076c0 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80076c0:	b580      	push	{r7, lr}
 80076c2:	b084      	sub	sp, #16
 80076c4:	af00      	add	r7, sp, #0
 80076c6:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80076cc:	68fb      	ldr	r3, [r7, #12]
 80076ce:	2b00      	cmp	r3, #0
 80076d0:	d001      	beq.n	80076d6 <osDelay+0x16>
 80076d2:	68fb      	ldr	r3, [r7, #12]
 80076d4:	e000      	b.n	80076d8 <osDelay+0x18>
 80076d6:	2301      	movs	r3, #1
 80076d8:	4618      	mov	r0, r3
 80076da:	f000 fef5 	bl	80084c8 <vTaskDelay>
  
  return osOK;
 80076de:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80076e0:	4618      	mov	r0, r3
 80076e2:	3710      	adds	r7, #16
 80076e4:	46bd      	mov	sp, r7
 80076e6:	bd80      	pop	{r7, pc}

080076e8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80076e8:	b480      	push	{r7}
 80076ea:	b083      	sub	sp, #12
 80076ec:	af00      	add	r7, sp, #0
 80076ee:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	f103 0208 	add.w	r2, r3, #8
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	f04f 32ff 	mov.w	r2, #4294967295
 8007700:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	f103 0208 	add.w	r2, r3, #8
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	f103 0208 	add.w	r2, r3, #8
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	2200      	movs	r2, #0
 800771a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800771c:	bf00      	nop
 800771e:	370c      	adds	r7, #12
 8007720:	46bd      	mov	sp, r7
 8007722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007726:	4770      	bx	lr

08007728 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8007728:	b480      	push	{r7}
 800772a:	b083      	sub	sp, #12
 800772c:	af00      	add	r7, sp, #0
 800772e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	2200      	movs	r2, #0
 8007734:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8007736:	bf00      	nop
 8007738:	370c      	adds	r7, #12
 800773a:	46bd      	mov	sp, r7
 800773c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007740:	4770      	bx	lr

08007742 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007742:	b480      	push	{r7}
 8007744:	b085      	sub	sp, #20
 8007746:	af00      	add	r7, sp, #0
 8007748:	6078      	str	r0, [r7, #4]
 800774a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	685b      	ldr	r3, [r3, #4]
 8007750:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8007752:	683b      	ldr	r3, [r7, #0]
 8007754:	68fa      	ldr	r2, [r7, #12]
 8007756:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8007758:	68fb      	ldr	r3, [r7, #12]
 800775a:	689a      	ldr	r2, [r3, #8]
 800775c:	683b      	ldr	r3, [r7, #0]
 800775e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	689b      	ldr	r3, [r3, #8]
 8007764:	683a      	ldr	r2, [r7, #0]
 8007766:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	683a      	ldr	r2, [r7, #0]
 800776c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800776e:	683b      	ldr	r3, [r7, #0]
 8007770:	687a      	ldr	r2, [r7, #4]
 8007772:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	1c5a      	adds	r2, r3, #1
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	601a      	str	r2, [r3, #0]
}
 800777e:	bf00      	nop
 8007780:	3714      	adds	r7, #20
 8007782:	46bd      	mov	sp, r7
 8007784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007788:	4770      	bx	lr

0800778a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800778a:	b480      	push	{r7}
 800778c:	b085      	sub	sp, #20
 800778e:	af00      	add	r7, sp, #0
 8007790:	6078      	str	r0, [r7, #4]
 8007792:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8007794:	683b      	ldr	r3, [r7, #0]
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800779a:	68bb      	ldr	r3, [r7, #8]
 800779c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80077a0:	d103      	bne.n	80077aa <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	691b      	ldr	r3, [r3, #16]
 80077a6:	60fb      	str	r3, [r7, #12]
 80077a8:	e00c      	b.n	80077c4 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	3308      	adds	r3, #8
 80077ae:	60fb      	str	r3, [r7, #12]
 80077b0:	e002      	b.n	80077b8 <vListInsert+0x2e>
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	685b      	ldr	r3, [r3, #4]
 80077b6:	60fb      	str	r3, [r7, #12]
 80077b8:	68fb      	ldr	r3, [r7, #12]
 80077ba:	685b      	ldr	r3, [r3, #4]
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	68ba      	ldr	r2, [r7, #8]
 80077c0:	429a      	cmp	r2, r3
 80077c2:	d2f6      	bcs.n	80077b2 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	685a      	ldr	r2, [r3, #4]
 80077c8:	683b      	ldr	r3, [r7, #0]
 80077ca:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80077cc:	683b      	ldr	r3, [r7, #0]
 80077ce:	685b      	ldr	r3, [r3, #4]
 80077d0:	683a      	ldr	r2, [r7, #0]
 80077d2:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80077d4:	683b      	ldr	r3, [r7, #0]
 80077d6:	68fa      	ldr	r2, [r7, #12]
 80077d8:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80077da:	68fb      	ldr	r3, [r7, #12]
 80077dc:	683a      	ldr	r2, [r7, #0]
 80077de:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80077e0:	683b      	ldr	r3, [r7, #0]
 80077e2:	687a      	ldr	r2, [r7, #4]
 80077e4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	1c5a      	adds	r2, r3, #1
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	601a      	str	r2, [r3, #0]
}
 80077f0:	bf00      	nop
 80077f2:	3714      	adds	r7, #20
 80077f4:	46bd      	mov	sp, r7
 80077f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077fa:	4770      	bx	lr

080077fc <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80077fc:	b480      	push	{r7}
 80077fe:	b085      	sub	sp, #20
 8007800:	af00      	add	r7, sp, #0
 8007802:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	691b      	ldr	r3, [r3, #16]
 8007808:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	685b      	ldr	r3, [r3, #4]
 800780e:	687a      	ldr	r2, [r7, #4]
 8007810:	6892      	ldr	r2, [r2, #8]
 8007812:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	689b      	ldr	r3, [r3, #8]
 8007818:	687a      	ldr	r2, [r7, #4]
 800781a:	6852      	ldr	r2, [r2, #4]
 800781c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	685b      	ldr	r3, [r3, #4]
 8007822:	687a      	ldr	r2, [r7, #4]
 8007824:	429a      	cmp	r2, r3
 8007826:	d103      	bne.n	8007830 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	689a      	ldr	r2, [r3, #8]
 800782c:	68fb      	ldr	r3, [r7, #12]
 800782e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	2200      	movs	r2, #0
 8007834:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8007836:	68fb      	ldr	r3, [r7, #12]
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	1e5a      	subs	r2, r3, #1
 800783c:	68fb      	ldr	r3, [r7, #12]
 800783e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8007840:	68fb      	ldr	r3, [r7, #12]
 8007842:	681b      	ldr	r3, [r3, #0]
}
 8007844:	4618      	mov	r0, r3
 8007846:	3714      	adds	r7, #20
 8007848:	46bd      	mov	sp, r7
 800784a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800784e:	4770      	bx	lr

08007850 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8007850:	b580      	push	{r7, lr}
 8007852:	b084      	sub	sp, #16
 8007854:	af00      	add	r7, sp, #0
 8007856:	6078      	str	r0, [r7, #4]
 8007858:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800785e:	68fb      	ldr	r3, [r7, #12]
 8007860:	2b00      	cmp	r3, #0
 8007862:	d10b      	bne.n	800787c <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8007864:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007868:	f383 8811 	msr	BASEPRI, r3
 800786c:	f3bf 8f6f 	isb	sy
 8007870:	f3bf 8f4f 	dsb	sy
 8007874:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8007876:	bf00      	nop
 8007878:	bf00      	nop
 800787a:	e7fd      	b.n	8007878 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800787c:	f001 fd9c 	bl	80093b8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007880:	68fb      	ldr	r3, [r7, #12]
 8007882:	681a      	ldr	r2, [r3, #0]
 8007884:	68fb      	ldr	r3, [r7, #12]
 8007886:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007888:	68f9      	ldr	r1, [r7, #12]
 800788a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800788c:	fb01 f303 	mul.w	r3, r1, r3
 8007890:	441a      	add	r2, r3
 8007892:	68fb      	ldr	r3, [r7, #12]
 8007894:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8007896:	68fb      	ldr	r3, [r7, #12]
 8007898:	2200      	movs	r2, #0
 800789a:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800789c:	68fb      	ldr	r3, [r7, #12]
 800789e:	681a      	ldr	r2, [r3, #0]
 80078a0:	68fb      	ldr	r3, [r7, #12]
 80078a2:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	681a      	ldr	r2, [r3, #0]
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80078ac:	3b01      	subs	r3, #1
 80078ae:	68f9      	ldr	r1, [r7, #12]
 80078b0:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80078b2:	fb01 f303 	mul.w	r3, r1, r3
 80078b6:	441a      	add	r2, r3
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	22ff      	movs	r2, #255	@ 0xff
 80078c0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	22ff      	movs	r2, #255	@ 0xff
 80078c8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80078cc:	683b      	ldr	r3, [r7, #0]
 80078ce:	2b00      	cmp	r3, #0
 80078d0:	d114      	bne.n	80078fc <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80078d2:	68fb      	ldr	r3, [r7, #12]
 80078d4:	691b      	ldr	r3, [r3, #16]
 80078d6:	2b00      	cmp	r3, #0
 80078d8:	d01a      	beq.n	8007910 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80078da:	68fb      	ldr	r3, [r7, #12]
 80078dc:	3310      	adds	r3, #16
 80078de:	4618      	mov	r0, r3
 80078e0:	f001 f86a 	bl	80089b8 <xTaskRemoveFromEventList>
 80078e4:	4603      	mov	r3, r0
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	d012      	beq.n	8007910 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80078ea:	4b0d      	ldr	r3, [pc, #52]	@ (8007920 <xQueueGenericReset+0xd0>)
 80078ec:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80078f0:	601a      	str	r2, [r3, #0]
 80078f2:	f3bf 8f4f 	dsb	sy
 80078f6:	f3bf 8f6f 	isb	sy
 80078fa:	e009      	b.n	8007910 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80078fc:	68fb      	ldr	r3, [r7, #12]
 80078fe:	3310      	adds	r3, #16
 8007900:	4618      	mov	r0, r3
 8007902:	f7ff fef1 	bl	80076e8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8007906:	68fb      	ldr	r3, [r7, #12]
 8007908:	3324      	adds	r3, #36	@ 0x24
 800790a:	4618      	mov	r0, r3
 800790c:	f7ff feec 	bl	80076e8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8007910:	f001 fd84 	bl	800941c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8007914:	2301      	movs	r3, #1
}
 8007916:	4618      	mov	r0, r3
 8007918:	3710      	adds	r7, #16
 800791a:	46bd      	mov	sp, r7
 800791c:	bd80      	pop	{r7, pc}
 800791e:	bf00      	nop
 8007920:	e000ed04 	.word	0xe000ed04

08007924 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8007924:	b580      	push	{r7, lr}
 8007926:	b08a      	sub	sp, #40	@ 0x28
 8007928:	af02      	add	r7, sp, #8
 800792a:	60f8      	str	r0, [r7, #12]
 800792c:	60b9      	str	r1, [r7, #8]
 800792e:	4613      	mov	r3, r2
 8007930:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007932:	68fb      	ldr	r3, [r7, #12]
 8007934:	2b00      	cmp	r3, #0
 8007936:	d10b      	bne.n	8007950 <xQueueGenericCreate+0x2c>
	__asm volatile
 8007938:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800793c:	f383 8811 	msr	BASEPRI, r3
 8007940:	f3bf 8f6f 	isb	sy
 8007944:	f3bf 8f4f 	dsb	sy
 8007948:	613b      	str	r3, [r7, #16]
}
 800794a:	bf00      	nop
 800794c:	bf00      	nop
 800794e:	e7fd      	b.n	800794c <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007950:	68fb      	ldr	r3, [r7, #12]
 8007952:	68ba      	ldr	r2, [r7, #8]
 8007954:	fb02 f303 	mul.w	r3, r2, r3
 8007958:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800795a:	69fb      	ldr	r3, [r7, #28]
 800795c:	3348      	adds	r3, #72	@ 0x48
 800795e:	4618      	mov	r0, r3
 8007960:	f001 fe4c 	bl	80095fc <pvPortMalloc>
 8007964:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8007966:	69bb      	ldr	r3, [r7, #24]
 8007968:	2b00      	cmp	r3, #0
 800796a:	d00d      	beq.n	8007988 <xQueueGenericCreate+0x64>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800796c:	69bb      	ldr	r3, [r7, #24]
 800796e:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007970:	697b      	ldr	r3, [r7, #20]
 8007972:	3348      	adds	r3, #72	@ 0x48
 8007974:	617b      	str	r3, [r7, #20]
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007976:	79fa      	ldrb	r2, [r7, #7]
 8007978:	69bb      	ldr	r3, [r7, #24]
 800797a:	9300      	str	r3, [sp, #0]
 800797c:	4613      	mov	r3, r2
 800797e:	697a      	ldr	r2, [r7, #20]
 8007980:	68b9      	ldr	r1, [r7, #8]
 8007982:	68f8      	ldr	r0, [r7, #12]
 8007984:	f000 f805 	bl	8007992 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8007988:	69bb      	ldr	r3, [r7, #24]
	}
 800798a:	4618      	mov	r0, r3
 800798c:	3720      	adds	r7, #32
 800798e:	46bd      	mov	sp, r7
 8007990:	bd80      	pop	{r7, pc}

08007992 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8007992:	b580      	push	{r7, lr}
 8007994:	b084      	sub	sp, #16
 8007996:	af00      	add	r7, sp, #0
 8007998:	60f8      	str	r0, [r7, #12]
 800799a:	60b9      	str	r1, [r7, #8]
 800799c:	607a      	str	r2, [r7, #4]
 800799e:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80079a0:	68bb      	ldr	r3, [r7, #8]
 80079a2:	2b00      	cmp	r3, #0
 80079a4:	d103      	bne.n	80079ae <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80079a6:	69bb      	ldr	r3, [r7, #24]
 80079a8:	69ba      	ldr	r2, [r7, #24]
 80079aa:	601a      	str	r2, [r3, #0]
 80079ac:	e002      	b.n	80079b4 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80079ae:	69bb      	ldr	r3, [r7, #24]
 80079b0:	687a      	ldr	r2, [r7, #4]
 80079b2:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80079b4:	69bb      	ldr	r3, [r7, #24]
 80079b6:	68fa      	ldr	r2, [r7, #12]
 80079b8:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80079ba:	69bb      	ldr	r3, [r7, #24]
 80079bc:	68ba      	ldr	r2, [r7, #8]
 80079be:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80079c0:	2101      	movs	r1, #1
 80079c2:	69b8      	ldr	r0, [r7, #24]
 80079c4:	f7ff ff44 	bl	8007850 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80079c8:	bf00      	nop
 80079ca:	3710      	adds	r7, #16
 80079cc:	46bd      	mov	sp, r7
 80079ce:	bd80      	pop	{r7, pc}

080079d0 <xQueueGenericSendFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80079d0:	b580      	push	{r7, lr}
 80079d2:	b090      	sub	sp, #64	@ 0x40
 80079d4:	af00      	add	r7, sp, #0
 80079d6:	60f8      	str	r0, [r7, #12]
 80079d8:	60b9      	str	r1, [r7, #8]
 80079da:	607a      	str	r2, [r7, #4]
 80079dc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80079de:	68fb      	ldr	r3, [r7, #12]
 80079e0:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 80079e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80079e4:	2b00      	cmp	r3, #0
 80079e6:	d10b      	bne.n	8007a00 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 80079e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079ec:	f383 8811 	msr	BASEPRI, r3
 80079f0:	f3bf 8f6f 	isb	sy
 80079f4:	f3bf 8f4f 	dsb	sy
 80079f8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80079fa:	bf00      	nop
 80079fc:	bf00      	nop
 80079fe:	e7fd      	b.n	80079fc <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007a00:	68bb      	ldr	r3, [r7, #8]
 8007a02:	2b00      	cmp	r3, #0
 8007a04:	d103      	bne.n	8007a0e <xQueueGenericSendFromISR+0x3e>
 8007a06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a0a:	2b00      	cmp	r3, #0
 8007a0c:	d101      	bne.n	8007a12 <xQueueGenericSendFromISR+0x42>
 8007a0e:	2301      	movs	r3, #1
 8007a10:	e000      	b.n	8007a14 <xQueueGenericSendFromISR+0x44>
 8007a12:	2300      	movs	r3, #0
 8007a14:	2b00      	cmp	r3, #0
 8007a16:	d10b      	bne.n	8007a30 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8007a18:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a1c:	f383 8811 	msr	BASEPRI, r3
 8007a20:	f3bf 8f6f 	isb	sy
 8007a24:	f3bf 8f4f 	dsb	sy
 8007a28:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007a2a:	bf00      	nop
 8007a2c:	bf00      	nop
 8007a2e:	e7fd      	b.n	8007a2c <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007a30:	683b      	ldr	r3, [r7, #0]
 8007a32:	2b02      	cmp	r3, #2
 8007a34:	d103      	bne.n	8007a3e <xQueueGenericSendFromISR+0x6e>
 8007a36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a38:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007a3a:	2b01      	cmp	r3, #1
 8007a3c:	d101      	bne.n	8007a42 <xQueueGenericSendFromISR+0x72>
 8007a3e:	2301      	movs	r3, #1
 8007a40:	e000      	b.n	8007a44 <xQueueGenericSendFromISR+0x74>
 8007a42:	2300      	movs	r3, #0
 8007a44:	2b00      	cmp	r3, #0
 8007a46:	d10b      	bne.n	8007a60 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8007a48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a4c:	f383 8811 	msr	BASEPRI, r3
 8007a50:	f3bf 8f6f 	isb	sy
 8007a54:	f3bf 8f4f 	dsb	sy
 8007a58:	623b      	str	r3, [r7, #32]
}
 8007a5a:	bf00      	nop
 8007a5c:	bf00      	nop
 8007a5e:	e7fd      	b.n	8007a5c <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007a60:	f001 fd8a 	bl	8009578 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8007a64:	f3ef 8211 	mrs	r2, BASEPRI
 8007a68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a6c:	f383 8811 	msr	BASEPRI, r3
 8007a70:	f3bf 8f6f 	isb	sy
 8007a74:	f3bf 8f4f 	dsb	sy
 8007a78:	61fa      	str	r2, [r7, #28]
 8007a7a:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8007a7c:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007a7e:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007a80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a82:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007a84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a86:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007a88:	429a      	cmp	r2, r3
 8007a8a:	d302      	bcc.n	8007a92 <xQueueGenericSendFromISR+0xc2>
 8007a8c:	683b      	ldr	r3, [r7, #0]
 8007a8e:	2b02      	cmp	r3, #2
 8007a90:	d12f      	bne.n	8007af2 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8007a92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a94:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007a98:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007a9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007aa0:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007aa2:	683a      	ldr	r2, [r7, #0]
 8007aa4:	68b9      	ldr	r1, [r7, #8]
 8007aa6:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8007aa8:	f000 faca 	bl	8008040 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8007aac:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8007ab0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ab4:	d112      	bne.n	8007adc <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007ab6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007ab8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007aba:	2b00      	cmp	r3, #0
 8007abc:	d016      	beq.n	8007aec <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007abe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007ac0:	3324      	adds	r3, #36	@ 0x24
 8007ac2:	4618      	mov	r0, r3
 8007ac4:	f000 ff78 	bl	80089b8 <xTaskRemoveFromEventList>
 8007ac8:	4603      	mov	r3, r0
 8007aca:	2b00      	cmp	r3, #0
 8007acc:	d00e      	beq.n	8007aec <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	2b00      	cmp	r3, #0
 8007ad2:	d00b      	beq.n	8007aec <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	2201      	movs	r2, #1
 8007ad8:	601a      	str	r2, [r3, #0]
 8007ada:	e007      	b.n	8007aec <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007adc:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8007ae0:	3301      	adds	r3, #1
 8007ae2:	b2db      	uxtb	r3, r3
 8007ae4:	b25a      	sxtb	r2, r3
 8007ae6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007ae8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8007aec:	2301      	movs	r3, #1
 8007aee:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8007af0:	e001      	b.n	8007af6 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8007af2:	2300      	movs	r3, #0
 8007af4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007af6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007af8:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8007afa:	697b      	ldr	r3, [r7, #20]
 8007afc:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8007b00:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007b02:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8007b04:	4618      	mov	r0, r3
 8007b06:	3740      	adds	r7, #64	@ 0x40
 8007b08:	46bd      	mov	sp, r7
 8007b0a:	bd80      	pop	{r7, pc}

08007b0c <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8007b0c:	b580      	push	{r7, lr}
 8007b0e:	b08e      	sub	sp, #56	@ 0x38
 8007b10:	af00      	add	r7, sp, #0
 8007b12:	6078      	str	r0, [r7, #4]
 8007b14:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8007b1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b1c:	2b00      	cmp	r3, #0
 8007b1e:	d10b      	bne.n	8007b38 <xQueueGiveFromISR+0x2c>
	__asm volatile
 8007b20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b24:	f383 8811 	msr	BASEPRI, r3
 8007b28:	f3bf 8f6f 	isb	sy
 8007b2c:	f3bf 8f4f 	dsb	sy
 8007b30:	623b      	str	r3, [r7, #32]
}
 8007b32:	bf00      	nop
 8007b34:	bf00      	nop
 8007b36:	e7fd      	b.n	8007b34 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8007b38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	d00b      	beq.n	8007b58 <xQueueGiveFromISR+0x4c>
	__asm volatile
 8007b40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b44:	f383 8811 	msr	BASEPRI, r3
 8007b48:	f3bf 8f6f 	isb	sy
 8007b4c:	f3bf 8f4f 	dsb	sy
 8007b50:	61fb      	str	r3, [r7, #28]
}
 8007b52:	bf00      	nop
 8007b54:	bf00      	nop
 8007b56:	e7fd      	b.n	8007b54 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8007b58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	2b00      	cmp	r3, #0
 8007b5e:	d103      	bne.n	8007b68 <xQueueGiveFromISR+0x5c>
 8007b60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b62:	689b      	ldr	r3, [r3, #8]
 8007b64:	2b00      	cmp	r3, #0
 8007b66:	d101      	bne.n	8007b6c <xQueueGiveFromISR+0x60>
 8007b68:	2301      	movs	r3, #1
 8007b6a:	e000      	b.n	8007b6e <xQueueGiveFromISR+0x62>
 8007b6c:	2300      	movs	r3, #0
 8007b6e:	2b00      	cmp	r3, #0
 8007b70:	d10b      	bne.n	8007b8a <xQueueGiveFromISR+0x7e>
	__asm volatile
 8007b72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b76:	f383 8811 	msr	BASEPRI, r3
 8007b7a:	f3bf 8f6f 	isb	sy
 8007b7e:	f3bf 8f4f 	dsb	sy
 8007b82:	61bb      	str	r3, [r7, #24]
}
 8007b84:	bf00      	nop
 8007b86:	bf00      	nop
 8007b88:	e7fd      	b.n	8007b86 <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007b8a:	f001 fcf5 	bl	8009578 <vPortValidateInterruptPriority>
	__asm volatile
 8007b8e:	f3ef 8211 	mrs	r2, BASEPRI
 8007b92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b96:	f383 8811 	msr	BASEPRI, r3
 8007b9a:	f3bf 8f6f 	isb	sy
 8007b9e:	f3bf 8f4f 	dsb	sy
 8007ba2:	617a      	str	r2, [r7, #20]
 8007ba4:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8007ba6:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007ba8:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007baa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007bae:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8007bb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bb2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007bb4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007bb6:	429a      	cmp	r2, r3
 8007bb8:	d22b      	bcs.n	8007c12 <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8007bba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bbc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007bc0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007bc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007bc6:	1c5a      	adds	r2, r3, #1
 8007bc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bca:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8007bcc:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8007bd0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007bd4:	d112      	bne.n	8007bfc <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007bd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007bda:	2b00      	cmp	r3, #0
 8007bdc:	d016      	beq.n	8007c0c <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007bde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007be0:	3324      	adds	r3, #36	@ 0x24
 8007be2:	4618      	mov	r0, r3
 8007be4:	f000 fee8 	bl	80089b8 <xTaskRemoveFromEventList>
 8007be8:	4603      	mov	r3, r0
 8007bea:	2b00      	cmp	r3, #0
 8007bec:	d00e      	beq.n	8007c0c <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8007bee:	683b      	ldr	r3, [r7, #0]
 8007bf0:	2b00      	cmp	r3, #0
 8007bf2:	d00b      	beq.n	8007c0c <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007bf4:	683b      	ldr	r3, [r7, #0]
 8007bf6:	2201      	movs	r2, #1
 8007bf8:	601a      	str	r2, [r3, #0]
 8007bfa:	e007      	b.n	8007c0c <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007bfc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007c00:	3301      	adds	r3, #1
 8007c02:	b2db      	uxtb	r3, r3
 8007c04:	b25a      	sxtb	r2, r3
 8007c06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c08:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8007c0c:	2301      	movs	r3, #1
 8007c0e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007c10:	e001      	b.n	8007c16 <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8007c12:	2300      	movs	r3, #0
 8007c14:	637b      	str	r3, [r7, #52]	@ 0x34
 8007c16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007c18:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8007c1a:	68fb      	ldr	r3, [r7, #12]
 8007c1c:	f383 8811 	msr	BASEPRI, r3
}
 8007c20:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007c22:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8007c24:	4618      	mov	r0, r3
 8007c26:	3738      	adds	r7, #56	@ 0x38
 8007c28:	46bd      	mov	sp, r7
 8007c2a:	bd80      	pop	{r7, pc}

08007c2c <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8007c2c:	b580      	push	{r7, lr}
 8007c2e:	b08c      	sub	sp, #48	@ 0x30
 8007c30:	af00      	add	r7, sp, #0
 8007c32:	60f8      	str	r0, [r7, #12]
 8007c34:	60b9      	str	r1, [r7, #8]
 8007c36:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8007c38:	2300      	movs	r3, #0
 8007c3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007c3c:	68fb      	ldr	r3, [r7, #12]
 8007c3e:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8007c40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c42:	2b00      	cmp	r3, #0
 8007c44:	d10b      	bne.n	8007c5e <xQueueReceive+0x32>
	__asm volatile
 8007c46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c4a:	f383 8811 	msr	BASEPRI, r3
 8007c4e:	f3bf 8f6f 	isb	sy
 8007c52:	f3bf 8f4f 	dsb	sy
 8007c56:	623b      	str	r3, [r7, #32]
}
 8007c58:	bf00      	nop
 8007c5a:	bf00      	nop
 8007c5c:	e7fd      	b.n	8007c5a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007c5e:	68bb      	ldr	r3, [r7, #8]
 8007c60:	2b00      	cmp	r3, #0
 8007c62:	d103      	bne.n	8007c6c <xQueueReceive+0x40>
 8007c64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c68:	2b00      	cmp	r3, #0
 8007c6a:	d101      	bne.n	8007c70 <xQueueReceive+0x44>
 8007c6c:	2301      	movs	r3, #1
 8007c6e:	e000      	b.n	8007c72 <xQueueReceive+0x46>
 8007c70:	2300      	movs	r3, #0
 8007c72:	2b00      	cmp	r3, #0
 8007c74:	d10b      	bne.n	8007c8e <xQueueReceive+0x62>
	__asm volatile
 8007c76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c7a:	f383 8811 	msr	BASEPRI, r3
 8007c7e:	f3bf 8f6f 	isb	sy
 8007c82:	f3bf 8f4f 	dsb	sy
 8007c86:	61fb      	str	r3, [r7, #28]
}
 8007c88:	bf00      	nop
 8007c8a:	bf00      	nop
 8007c8c:	e7fd      	b.n	8007c8a <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007c8e:	f001 f839 	bl	8008d04 <xTaskGetSchedulerState>
 8007c92:	4603      	mov	r3, r0
 8007c94:	2b00      	cmp	r3, #0
 8007c96:	d102      	bne.n	8007c9e <xQueueReceive+0x72>
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	2b00      	cmp	r3, #0
 8007c9c:	d101      	bne.n	8007ca2 <xQueueReceive+0x76>
 8007c9e:	2301      	movs	r3, #1
 8007ca0:	e000      	b.n	8007ca4 <xQueueReceive+0x78>
 8007ca2:	2300      	movs	r3, #0
 8007ca4:	2b00      	cmp	r3, #0
 8007ca6:	d10b      	bne.n	8007cc0 <xQueueReceive+0x94>
	__asm volatile
 8007ca8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007cac:	f383 8811 	msr	BASEPRI, r3
 8007cb0:	f3bf 8f6f 	isb	sy
 8007cb4:	f3bf 8f4f 	dsb	sy
 8007cb8:	61bb      	str	r3, [r7, #24]
}
 8007cba:	bf00      	nop
 8007cbc:	bf00      	nop
 8007cbe:	e7fd      	b.n	8007cbc <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007cc0:	f001 fb7a 	bl	80093b8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007cc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007cc6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007cc8:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007cca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ccc:	2b00      	cmp	r3, #0
 8007cce:	d01f      	beq.n	8007d10 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007cd0:	68b9      	ldr	r1, [r7, #8]
 8007cd2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007cd4:	f000 fa1e 	bl	8008114 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007cd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007cda:	1e5a      	subs	r2, r3, #1
 8007cdc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007cde:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007ce0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ce2:	691b      	ldr	r3, [r3, #16]
 8007ce4:	2b00      	cmp	r3, #0
 8007ce6:	d00f      	beq.n	8007d08 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007ce8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007cea:	3310      	adds	r3, #16
 8007cec:	4618      	mov	r0, r3
 8007cee:	f000 fe63 	bl	80089b8 <xTaskRemoveFromEventList>
 8007cf2:	4603      	mov	r3, r0
 8007cf4:	2b00      	cmp	r3, #0
 8007cf6:	d007      	beq.n	8007d08 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8007cf8:	4b3c      	ldr	r3, [pc, #240]	@ (8007dec <xQueueReceive+0x1c0>)
 8007cfa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007cfe:	601a      	str	r2, [r3, #0]
 8007d00:	f3bf 8f4f 	dsb	sy
 8007d04:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8007d08:	f001 fb88 	bl	800941c <vPortExitCritical>
				return pdPASS;
 8007d0c:	2301      	movs	r3, #1
 8007d0e:	e069      	b.n	8007de4 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	2b00      	cmp	r3, #0
 8007d14:	d103      	bne.n	8007d1e <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007d16:	f001 fb81 	bl	800941c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8007d1a:	2300      	movs	r3, #0
 8007d1c:	e062      	b.n	8007de4 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007d1e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d20:	2b00      	cmp	r3, #0
 8007d22:	d106      	bne.n	8007d32 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007d24:	f107 0310 	add.w	r3, r7, #16
 8007d28:	4618      	mov	r0, r3
 8007d2a:	f000 fea9 	bl	8008a80 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007d2e:	2301      	movs	r3, #1
 8007d30:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007d32:	f001 fb73 	bl	800941c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007d36:	f000 fc4f 	bl	80085d8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007d3a:	f001 fb3d 	bl	80093b8 <vPortEnterCritical>
 8007d3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d40:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007d44:	b25b      	sxtb	r3, r3
 8007d46:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d4a:	d103      	bne.n	8007d54 <xQueueReceive+0x128>
 8007d4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d4e:	2200      	movs	r2, #0
 8007d50:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007d54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d56:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007d5a:	b25b      	sxtb	r3, r3
 8007d5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d60:	d103      	bne.n	8007d6a <xQueueReceive+0x13e>
 8007d62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d64:	2200      	movs	r2, #0
 8007d66:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007d6a:	f001 fb57 	bl	800941c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007d6e:	1d3a      	adds	r2, r7, #4
 8007d70:	f107 0310 	add.w	r3, r7, #16
 8007d74:	4611      	mov	r1, r2
 8007d76:	4618      	mov	r0, r3
 8007d78:	f000 fe98 	bl	8008aac <xTaskCheckForTimeOut>
 8007d7c:	4603      	mov	r3, r0
 8007d7e:	2b00      	cmp	r3, #0
 8007d80:	d123      	bne.n	8007dca <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007d82:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007d84:	f000 fa3e 	bl	8008204 <prvIsQueueEmpty>
 8007d88:	4603      	mov	r3, r0
 8007d8a:	2b00      	cmp	r3, #0
 8007d8c:	d017      	beq.n	8007dbe <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007d8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d90:	3324      	adds	r3, #36	@ 0x24
 8007d92:	687a      	ldr	r2, [r7, #4]
 8007d94:	4611      	mov	r1, r2
 8007d96:	4618      	mov	r0, r3
 8007d98:	f000 fde8 	bl	800896c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007d9c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007d9e:	f000 f9df 	bl	8008160 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007da2:	f000 fc27 	bl	80085f4 <xTaskResumeAll>
 8007da6:	4603      	mov	r3, r0
 8007da8:	2b00      	cmp	r3, #0
 8007daa:	d189      	bne.n	8007cc0 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8007dac:	4b0f      	ldr	r3, [pc, #60]	@ (8007dec <xQueueReceive+0x1c0>)
 8007dae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007db2:	601a      	str	r2, [r3, #0]
 8007db4:	f3bf 8f4f 	dsb	sy
 8007db8:	f3bf 8f6f 	isb	sy
 8007dbc:	e780      	b.n	8007cc0 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8007dbe:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007dc0:	f000 f9ce 	bl	8008160 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007dc4:	f000 fc16 	bl	80085f4 <xTaskResumeAll>
 8007dc8:	e77a      	b.n	8007cc0 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8007dca:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007dcc:	f000 f9c8 	bl	8008160 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007dd0:	f000 fc10 	bl	80085f4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007dd4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007dd6:	f000 fa15 	bl	8008204 <prvIsQueueEmpty>
 8007dda:	4603      	mov	r3, r0
 8007ddc:	2b00      	cmp	r3, #0
 8007dde:	f43f af6f 	beq.w	8007cc0 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8007de2:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8007de4:	4618      	mov	r0, r3
 8007de6:	3730      	adds	r7, #48	@ 0x30
 8007de8:	46bd      	mov	sp, r7
 8007dea:	bd80      	pop	{r7, pc}
 8007dec:	e000ed04 	.word	0xe000ed04

08007df0 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8007df0:	b580      	push	{r7, lr}
 8007df2:	b08e      	sub	sp, #56	@ 0x38
 8007df4:	af00      	add	r7, sp, #0
 8007df6:	6078      	str	r0, [r7, #4]
 8007df8:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8007dfa:	2300      	movs	r3, #0
 8007dfc:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8007e02:	2300      	movs	r3, #0
 8007e04:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8007e06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e08:	2b00      	cmp	r3, #0
 8007e0a:	d10b      	bne.n	8007e24 <xQueueSemaphoreTake+0x34>
	__asm volatile
 8007e0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e10:	f383 8811 	msr	BASEPRI, r3
 8007e14:	f3bf 8f6f 	isb	sy
 8007e18:	f3bf 8f4f 	dsb	sy
 8007e1c:	623b      	str	r3, [r7, #32]
}
 8007e1e:	bf00      	nop
 8007e20:	bf00      	nop
 8007e22:	e7fd      	b.n	8007e20 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8007e24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e28:	2b00      	cmp	r3, #0
 8007e2a:	d00b      	beq.n	8007e44 <xQueueSemaphoreTake+0x54>
	__asm volatile
 8007e2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e30:	f383 8811 	msr	BASEPRI, r3
 8007e34:	f3bf 8f6f 	isb	sy
 8007e38:	f3bf 8f4f 	dsb	sy
 8007e3c:	61fb      	str	r3, [r7, #28]
}
 8007e3e:	bf00      	nop
 8007e40:	bf00      	nop
 8007e42:	e7fd      	b.n	8007e40 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007e44:	f000 ff5e 	bl	8008d04 <xTaskGetSchedulerState>
 8007e48:	4603      	mov	r3, r0
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	d102      	bne.n	8007e54 <xQueueSemaphoreTake+0x64>
 8007e4e:	683b      	ldr	r3, [r7, #0]
 8007e50:	2b00      	cmp	r3, #0
 8007e52:	d101      	bne.n	8007e58 <xQueueSemaphoreTake+0x68>
 8007e54:	2301      	movs	r3, #1
 8007e56:	e000      	b.n	8007e5a <xQueueSemaphoreTake+0x6a>
 8007e58:	2300      	movs	r3, #0
 8007e5a:	2b00      	cmp	r3, #0
 8007e5c:	d10b      	bne.n	8007e76 <xQueueSemaphoreTake+0x86>
	__asm volatile
 8007e5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e62:	f383 8811 	msr	BASEPRI, r3
 8007e66:	f3bf 8f6f 	isb	sy
 8007e6a:	f3bf 8f4f 	dsb	sy
 8007e6e:	61bb      	str	r3, [r7, #24]
}
 8007e70:	bf00      	nop
 8007e72:	bf00      	nop
 8007e74:	e7fd      	b.n	8007e72 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007e76:	f001 fa9f 	bl	80093b8 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8007e7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e7c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e7e:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8007e80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e82:	2b00      	cmp	r3, #0
 8007e84:	d024      	beq.n	8007ed0 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8007e86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e88:	1e5a      	subs	r2, r3, #1
 8007e8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e8c:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007e8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	2b00      	cmp	r3, #0
 8007e94:	d104      	bne.n	8007ea0 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8007e96:	f001 f8e1 	bl	800905c <pvTaskIncrementMutexHeldCount>
 8007e9a:	4602      	mov	r2, r0
 8007e9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e9e:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007ea0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ea2:	691b      	ldr	r3, [r3, #16]
 8007ea4:	2b00      	cmp	r3, #0
 8007ea6:	d00f      	beq.n	8007ec8 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007ea8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007eaa:	3310      	adds	r3, #16
 8007eac:	4618      	mov	r0, r3
 8007eae:	f000 fd83 	bl	80089b8 <xTaskRemoveFromEventList>
 8007eb2:	4603      	mov	r3, r0
 8007eb4:	2b00      	cmp	r3, #0
 8007eb6:	d007      	beq.n	8007ec8 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8007eb8:	4b54      	ldr	r3, [pc, #336]	@ (800800c <xQueueSemaphoreTake+0x21c>)
 8007eba:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007ebe:	601a      	str	r2, [r3, #0]
 8007ec0:	f3bf 8f4f 	dsb	sy
 8007ec4:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8007ec8:	f001 faa8 	bl	800941c <vPortExitCritical>
				return pdPASS;
 8007ecc:	2301      	movs	r3, #1
 8007ece:	e098      	b.n	8008002 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007ed0:	683b      	ldr	r3, [r7, #0]
 8007ed2:	2b00      	cmp	r3, #0
 8007ed4:	d112      	bne.n	8007efc <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8007ed6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ed8:	2b00      	cmp	r3, #0
 8007eda:	d00b      	beq.n	8007ef4 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8007edc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ee0:	f383 8811 	msr	BASEPRI, r3
 8007ee4:	f3bf 8f6f 	isb	sy
 8007ee8:	f3bf 8f4f 	dsb	sy
 8007eec:	617b      	str	r3, [r7, #20]
}
 8007eee:	bf00      	nop
 8007ef0:	bf00      	nop
 8007ef2:	e7fd      	b.n	8007ef0 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8007ef4:	f001 fa92 	bl	800941c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8007ef8:	2300      	movs	r3, #0
 8007efa:	e082      	b.n	8008002 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007efc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007efe:	2b00      	cmp	r3, #0
 8007f00:	d106      	bne.n	8007f10 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007f02:	f107 030c 	add.w	r3, r7, #12
 8007f06:	4618      	mov	r0, r3
 8007f08:	f000 fdba 	bl	8008a80 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007f0c:	2301      	movs	r3, #1
 8007f0e:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007f10:	f001 fa84 	bl	800941c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007f14:	f000 fb60 	bl	80085d8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007f18:	f001 fa4e 	bl	80093b8 <vPortEnterCritical>
 8007f1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f1e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007f22:	b25b      	sxtb	r3, r3
 8007f24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f28:	d103      	bne.n	8007f32 <xQueueSemaphoreTake+0x142>
 8007f2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f2c:	2200      	movs	r2, #0
 8007f2e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007f32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f34:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007f38:	b25b      	sxtb	r3, r3
 8007f3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f3e:	d103      	bne.n	8007f48 <xQueueSemaphoreTake+0x158>
 8007f40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f42:	2200      	movs	r2, #0
 8007f44:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007f48:	f001 fa68 	bl	800941c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007f4c:	463a      	mov	r2, r7
 8007f4e:	f107 030c 	add.w	r3, r7, #12
 8007f52:	4611      	mov	r1, r2
 8007f54:	4618      	mov	r0, r3
 8007f56:	f000 fda9 	bl	8008aac <xTaskCheckForTimeOut>
 8007f5a:	4603      	mov	r3, r0
 8007f5c:	2b00      	cmp	r3, #0
 8007f5e:	d132      	bne.n	8007fc6 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007f60:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007f62:	f000 f94f 	bl	8008204 <prvIsQueueEmpty>
 8007f66:	4603      	mov	r3, r0
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	d026      	beq.n	8007fba <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007f6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	2b00      	cmp	r3, #0
 8007f72:	d109      	bne.n	8007f88 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8007f74:	f001 fa20 	bl	80093b8 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8007f78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f7a:	689b      	ldr	r3, [r3, #8]
 8007f7c:	4618      	mov	r0, r3
 8007f7e:	f000 fedf 	bl	8008d40 <xTaskPriorityInherit>
 8007f82:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8007f84:	f001 fa4a 	bl	800941c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007f88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f8a:	3324      	adds	r3, #36	@ 0x24
 8007f8c:	683a      	ldr	r2, [r7, #0]
 8007f8e:	4611      	mov	r1, r2
 8007f90:	4618      	mov	r0, r3
 8007f92:	f000 fceb 	bl	800896c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007f96:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007f98:	f000 f8e2 	bl	8008160 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007f9c:	f000 fb2a 	bl	80085f4 <xTaskResumeAll>
 8007fa0:	4603      	mov	r3, r0
 8007fa2:	2b00      	cmp	r3, #0
 8007fa4:	f47f af67 	bne.w	8007e76 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8007fa8:	4b18      	ldr	r3, [pc, #96]	@ (800800c <xQueueSemaphoreTake+0x21c>)
 8007faa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007fae:	601a      	str	r2, [r3, #0]
 8007fb0:	f3bf 8f4f 	dsb	sy
 8007fb4:	f3bf 8f6f 	isb	sy
 8007fb8:	e75d      	b.n	8007e76 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8007fba:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007fbc:	f000 f8d0 	bl	8008160 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007fc0:	f000 fb18 	bl	80085f4 <xTaskResumeAll>
 8007fc4:	e757      	b.n	8007e76 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8007fc6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007fc8:	f000 f8ca 	bl	8008160 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007fcc:	f000 fb12 	bl	80085f4 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007fd0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007fd2:	f000 f917 	bl	8008204 <prvIsQueueEmpty>
 8007fd6:	4603      	mov	r3, r0
 8007fd8:	2b00      	cmp	r3, #0
 8007fda:	f43f af4c 	beq.w	8007e76 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8007fde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fe0:	2b00      	cmp	r3, #0
 8007fe2:	d00d      	beq.n	8008000 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8007fe4:	f001 f9e8 	bl	80093b8 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8007fe8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007fea:	f000 f811 	bl	8008010 <prvGetDisinheritPriorityAfterTimeout>
 8007fee:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8007ff0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ff2:	689b      	ldr	r3, [r3, #8]
 8007ff4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007ff6:	4618      	mov	r0, r3
 8007ff8:	f000 ffa0 	bl	8008f3c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8007ffc:	f001 fa0e 	bl	800941c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8008000:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8008002:	4618      	mov	r0, r3
 8008004:	3738      	adds	r7, #56	@ 0x38
 8008006:	46bd      	mov	sp, r7
 8008008:	bd80      	pop	{r7, pc}
 800800a:	bf00      	nop
 800800c:	e000ed04 	.word	0xe000ed04

08008010 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8008010:	b480      	push	{r7}
 8008012:	b085      	sub	sp, #20
 8008014:	af00      	add	r7, sp, #0
 8008016:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800801c:	2b00      	cmp	r3, #0
 800801e:	d006      	beq.n	800802e <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	f1c3 0307 	rsb	r3, r3, #7
 800802a:	60fb      	str	r3, [r7, #12]
 800802c:	e001      	b.n	8008032 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800802e:	2300      	movs	r3, #0
 8008030:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8008032:	68fb      	ldr	r3, [r7, #12]
	}
 8008034:	4618      	mov	r0, r3
 8008036:	3714      	adds	r7, #20
 8008038:	46bd      	mov	sp, r7
 800803a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800803e:	4770      	bx	lr

08008040 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8008040:	b580      	push	{r7, lr}
 8008042:	b086      	sub	sp, #24
 8008044:	af00      	add	r7, sp, #0
 8008046:	60f8      	str	r0, [r7, #12]
 8008048:	60b9      	str	r1, [r7, #8]
 800804a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800804c:	2300      	movs	r3, #0
 800804e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008050:	68fb      	ldr	r3, [r7, #12]
 8008052:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008054:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8008056:	68fb      	ldr	r3, [r7, #12]
 8008058:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800805a:	2b00      	cmp	r3, #0
 800805c:	d10d      	bne.n	800807a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800805e:	68fb      	ldr	r3, [r7, #12]
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	2b00      	cmp	r3, #0
 8008064:	d14d      	bne.n	8008102 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8008066:	68fb      	ldr	r3, [r7, #12]
 8008068:	689b      	ldr	r3, [r3, #8]
 800806a:	4618      	mov	r0, r3
 800806c:	f000 fede 	bl	8008e2c <xTaskPriorityDisinherit>
 8008070:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8008072:	68fb      	ldr	r3, [r7, #12]
 8008074:	2200      	movs	r2, #0
 8008076:	609a      	str	r2, [r3, #8]
 8008078:	e043      	b.n	8008102 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	2b00      	cmp	r3, #0
 800807e:	d119      	bne.n	80080b4 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008080:	68fb      	ldr	r3, [r7, #12]
 8008082:	6858      	ldr	r0, [r3, #4]
 8008084:	68fb      	ldr	r3, [r7, #12]
 8008086:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008088:	461a      	mov	r2, r3
 800808a:	68b9      	ldr	r1, [r7, #8]
 800808c:	f002 fad7 	bl	800a63e <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008090:	68fb      	ldr	r3, [r7, #12]
 8008092:	685a      	ldr	r2, [r3, #4]
 8008094:	68fb      	ldr	r3, [r7, #12]
 8008096:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008098:	441a      	add	r2, r3
 800809a:	68fb      	ldr	r3, [r7, #12]
 800809c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800809e:	68fb      	ldr	r3, [r7, #12]
 80080a0:	685a      	ldr	r2, [r3, #4]
 80080a2:	68fb      	ldr	r3, [r7, #12]
 80080a4:	689b      	ldr	r3, [r3, #8]
 80080a6:	429a      	cmp	r2, r3
 80080a8:	d32b      	bcc.n	8008102 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80080aa:	68fb      	ldr	r3, [r7, #12]
 80080ac:	681a      	ldr	r2, [r3, #0]
 80080ae:	68fb      	ldr	r3, [r7, #12]
 80080b0:	605a      	str	r2, [r3, #4]
 80080b2:	e026      	b.n	8008102 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80080b4:	68fb      	ldr	r3, [r7, #12]
 80080b6:	68d8      	ldr	r0, [r3, #12]
 80080b8:	68fb      	ldr	r3, [r7, #12]
 80080ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80080bc:	461a      	mov	r2, r3
 80080be:	68b9      	ldr	r1, [r7, #8]
 80080c0:	f002 fabd 	bl	800a63e <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80080c4:	68fb      	ldr	r3, [r7, #12]
 80080c6:	68da      	ldr	r2, [r3, #12]
 80080c8:	68fb      	ldr	r3, [r7, #12]
 80080ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80080cc:	425b      	negs	r3, r3
 80080ce:	441a      	add	r2, r3
 80080d0:	68fb      	ldr	r3, [r7, #12]
 80080d2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80080d4:	68fb      	ldr	r3, [r7, #12]
 80080d6:	68da      	ldr	r2, [r3, #12]
 80080d8:	68fb      	ldr	r3, [r7, #12]
 80080da:	681b      	ldr	r3, [r3, #0]
 80080dc:	429a      	cmp	r2, r3
 80080de:	d207      	bcs.n	80080f0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80080e0:	68fb      	ldr	r3, [r7, #12]
 80080e2:	689a      	ldr	r2, [r3, #8]
 80080e4:	68fb      	ldr	r3, [r7, #12]
 80080e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80080e8:	425b      	negs	r3, r3
 80080ea:	441a      	add	r2, r3
 80080ec:	68fb      	ldr	r3, [r7, #12]
 80080ee:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	2b02      	cmp	r3, #2
 80080f4:	d105      	bne.n	8008102 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80080f6:	693b      	ldr	r3, [r7, #16]
 80080f8:	2b00      	cmp	r3, #0
 80080fa:	d002      	beq.n	8008102 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80080fc:	693b      	ldr	r3, [r7, #16]
 80080fe:	3b01      	subs	r3, #1
 8008100:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8008102:	693b      	ldr	r3, [r7, #16]
 8008104:	1c5a      	adds	r2, r3, #1
 8008106:	68fb      	ldr	r3, [r7, #12]
 8008108:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800810a:	697b      	ldr	r3, [r7, #20]
}
 800810c:	4618      	mov	r0, r3
 800810e:	3718      	adds	r7, #24
 8008110:	46bd      	mov	sp, r7
 8008112:	bd80      	pop	{r7, pc}

08008114 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8008114:	b580      	push	{r7, lr}
 8008116:	b082      	sub	sp, #8
 8008118:	af00      	add	r7, sp, #0
 800811a:	6078      	str	r0, [r7, #4]
 800811c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008122:	2b00      	cmp	r3, #0
 8008124:	d018      	beq.n	8008158 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	68da      	ldr	r2, [r3, #12]
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800812e:	441a      	add	r2, r3
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	68da      	ldr	r2, [r3, #12]
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	689b      	ldr	r3, [r3, #8]
 800813c:	429a      	cmp	r2, r3
 800813e:	d303      	bcc.n	8008148 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	681a      	ldr	r2, [r3, #0]
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	68d9      	ldr	r1, [r3, #12]
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008150:	461a      	mov	r2, r3
 8008152:	6838      	ldr	r0, [r7, #0]
 8008154:	f002 fa73 	bl	800a63e <memcpy>
	}
}
 8008158:	bf00      	nop
 800815a:	3708      	adds	r7, #8
 800815c:	46bd      	mov	sp, r7
 800815e:	bd80      	pop	{r7, pc}

08008160 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8008160:	b580      	push	{r7, lr}
 8008162:	b084      	sub	sp, #16
 8008164:	af00      	add	r7, sp, #0
 8008166:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8008168:	f001 f926 	bl	80093b8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008172:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008174:	e011      	b.n	800819a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800817a:	2b00      	cmp	r3, #0
 800817c:	d012      	beq.n	80081a4 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	3324      	adds	r3, #36	@ 0x24
 8008182:	4618      	mov	r0, r3
 8008184:	f000 fc18 	bl	80089b8 <xTaskRemoveFromEventList>
 8008188:	4603      	mov	r3, r0
 800818a:	2b00      	cmp	r3, #0
 800818c:	d001      	beq.n	8008192 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800818e:	f000 fcf1 	bl	8008b74 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8008192:	7bfb      	ldrb	r3, [r7, #15]
 8008194:	3b01      	subs	r3, #1
 8008196:	b2db      	uxtb	r3, r3
 8008198:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800819a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800819e:	2b00      	cmp	r3, #0
 80081a0:	dce9      	bgt.n	8008176 <prvUnlockQueue+0x16>
 80081a2:	e000      	b.n	80081a6 <prvUnlockQueue+0x46>
					break;
 80081a4:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	22ff      	movs	r2, #255	@ 0xff
 80081aa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80081ae:	f001 f935 	bl	800941c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80081b2:	f001 f901 	bl	80093b8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80081bc:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80081be:	e011      	b.n	80081e4 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	691b      	ldr	r3, [r3, #16]
 80081c4:	2b00      	cmp	r3, #0
 80081c6:	d012      	beq.n	80081ee <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	3310      	adds	r3, #16
 80081cc:	4618      	mov	r0, r3
 80081ce:	f000 fbf3 	bl	80089b8 <xTaskRemoveFromEventList>
 80081d2:	4603      	mov	r3, r0
 80081d4:	2b00      	cmp	r3, #0
 80081d6:	d001      	beq.n	80081dc <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80081d8:	f000 fccc 	bl	8008b74 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80081dc:	7bbb      	ldrb	r3, [r7, #14]
 80081de:	3b01      	subs	r3, #1
 80081e0:	b2db      	uxtb	r3, r3
 80081e2:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80081e4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	dce9      	bgt.n	80081c0 <prvUnlockQueue+0x60>
 80081ec:	e000      	b.n	80081f0 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80081ee:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	22ff      	movs	r2, #255	@ 0xff
 80081f4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80081f8:	f001 f910 	bl	800941c <vPortExitCritical>
}
 80081fc:	bf00      	nop
 80081fe:	3710      	adds	r7, #16
 8008200:	46bd      	mov	sp, r7
 8008202:	bd80      	pop	{r7, pc}

08008204 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8008204:	b580      	push	{r7, lr}
 8008206:	b084      	sub	sp, #16
 8008208:	af00      	add	r7, sp, #0
 800820a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800820c:	f001 f8d4 	bl	80093b8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008214:	2b00      	cmp	r3, #0
 8008216:	d102      	bne.n	800821e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8008218:	2301      	movs	r3, #1
 800821a:	60fb      	str	r3, [r7, #12]
 800821c:	e001      	b.n	8008222 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800821e:	2300      	movs	r3, #0
 8008220:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008222:	f001 f8fb 	bl	800941c <vPortExitCritical>

	return xReturn;
 8008226:	68fb      	ldr	r3, [r7, #12]
}
 8008228:	4618      	mov	r0, r3
 800822a:	3710      	adds	r7, #16
 800822c:	46bd      	mov	sp, r7
 800822e:	bd80      	pop	{r7, pc}

08008230 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8008230:	b580      	push	{r7, lr}
 8008232:	b08c      	sub	sp, #48	@ 0x30
 8008234:	af04      	add	r7, sp, #16
 8008236:	60f8      	str	r0, [r7, #12]
 8008238:	60b9      	str	r1, [r7, #8]
 800823a:	603b      	str	r3, [r7, #0]
 800823c:	4613      	mov	r3, r2
 800823e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8008240:	88fb      	ldrh	r3, [r7, #6]
 8008242:	009b      	lsls	r3, r3, #2
 8008244:	4618      	mov	r0, r3
 8008246:	f001 f9d9 	bl	80095fc <pvPortMalloc>
 800824a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800824c:	697b      	ldr	r3, [r7, #20]
 800824e:	2b00      	cmp	r3, #0
 8008250:	d00e      	beq.n	8008270 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8008252:	20b0      	movs	r0, #176	@ 0xb0
 8008254:	f001 f9d2 	bl	80095fc <pvPortMalloc>
 8008258:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800825a:	69fb      	ldr	r3, [r7, #28]
 800825c:	2b00      	cmp	r3, #0
 800825e:	d003      	beq.n	8008268 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8008260:	69fb      	ldr	r3, [r7, #28]
 8008262:	697a      	ldr	r2, [r7, #20]
 8008264:	631a      	str	r2, [r3, #48]	@ 0x30
 8008266:	e005      	b.n	8008274 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8008268:	6978      	ldr	r0, [r7, #20]
 800826a:	f001 fa95 	bl	8009798 <vPortFree>
 800826e:	e001      	b.n	8008274 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8008270:	2300      	movs	r3, #0
 8008272:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8008274:	69fb      	ldr	r3, [r7, #28]
 8008276:	2b00      	cmp	r3, #0
 8008278:	d013      	beq.n	80082a2 <xTaskCreate+0x72>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800827a:	88fa      	ldrh	r2, [r7, #6]
 800827c:	2300      	movs	r3, #0
 800827e:	9303      	str	r3, [sp, #12]
 8008280:	69fb      	ldr	r3, [r7, #28]
 8008282:	9302      	str	r3, [sp, #8]
 8008284:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008286:	9301      	str	r3, [sp, #4]
 8008288:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800828a:	9300      	str	r3, [sp, #0]
 800828c:	683b      	ldr	r3, [r7, #0]
 800828e:	68b9      	ldr	r1, [r7, #8]
 8008290:	68f8      	ldr	r0, [r7, #12]
 8008292:	f000 f80f 	bl	80082b4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008296:	69f8      	ldr	r0, [r7, #28]
 8008298:	f000 f8ac 	bl	80083f4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800829c:	2301      	movs	r3, #1
 800829e:	61bb      	str	r3, [r7, #24]
 80082a0:	e002      	b.n	80082a8 <xTaskCreate+0x78>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80082a2:	f04f 33ff 	mov.w	r3, #4294967295
 80082a6:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80082a8:	69bb      	ldr	r3, [r7, #24]
	}
 80082aa:	4618      	mov	r0, r3
 80082ac:	3720      	adds	r7, #32
 80082ae:	46bd      	mov	sp, r7
 80082b0:	bd80      	pop	{r7, pc}
	...

080082b4 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80082b4:	b580      	push	{r7, lr}
 80082b6:	b088      	sub	sp, #32
 80082b8:	af00      	add	r7, sp, #0
 80082ba:	60f8      	str	r0, [r7, #12]
 80082bc:	60b9      	str	r1, [r7, #8]
 80082be:	607a      	str	r2, [r7, #4]
 80082c0:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80082c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082c4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80082cc:	3b01      	subs	r3, #1
 80082ce:	009b      	lsls	r3, r3, #2
 80082d0:	4413      	add	r3, r2
 80082d2:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80082d4:	69bb      	ldr	r3, [r7, #24]
 80082d6:	f023 0307 	bic.w	r3, r3, #7
 80082da:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80082dc:	69bb      	ldr	r3, [r7, #24]
 80082de:	f003 0307 	and.w	r3, r3, #7
 80082e2:	2b00      	cmp	r3, #0
 80082e4:	d00b      	beq.n	80082fe <prvInitialiseNewTask+0x4a>
	__asm volatile
 80082e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082ea:	f383 8811 	msr	BASEPRI, r3
 80082ee:	f3bf 8f6f 	isb	sy
 80082f2:	f3bf 8f4f 	dsb	sy
 80082f6:	617b      	str	r3, [r7, #20]
}
 80082f8:	bf00      	nop
 80082fa:	bf00      	nop
 80082fc:	e7fd      	b.n	80082fa <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80082fe:	68bb      	ldr	r3, [r7, #8]
 8008300:	2b00      	cmp	r3, #0
 8008302:	d01f      	beq.n	8008344 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008304:	2300      	movs	r3, #0
 8008306:	61fb      	str	r3, [r7, #28]
 8008308:	e012      	b.n	8008330 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800830a:	68ba      	ldr	r2, [r7, #8]
 800830c:	69fb      	ldr	r3, [r7, #28]
 800830e:	4413      	add	r3, r2
 8008310:	7819      	ldrb	r1, [r3, #0]
 8008312:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008314:	69fb      	ldr	r3, [r7, #28]
 8008316:	4413      	add	r3, r2
 8008318:	3334      	adds	r3, #52	@ 0x34
 800831a:	460a      	mov	r2, r1
 800831c:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800831e:	68ba      	ldr	r2, [r7, #8]
 8008320:	69fb      	ldr	r3, [r7, #28]
 8008322:	4413      	add	r3, r2
 8008324:	781b      	ldrb	r3, [r3, #0]
 8008326:	2b00      	cmp	r3, #0
 8008328:	d006      	beq.n	8008338 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800832a:	69fb      	ldr	r3, [r7, #28]
 800832c:	3301      	adds	r3, #1
 800832e:	61fb      	str	r3, [r7, #28]
 8008330:	69fb      	ldr	r3, [r7, #28]
 8008332:	2b1f      	cmp	r3, #31
 8008334:	d9e9      	bls.n	800830a <prvInitialiseNewTask+0x56>
 8008336:	e000      	b.n	800833a <prvInitialiseNewTask+0x86>
			{
				break;
 8008338:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800833a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800833c:	2200      	movs	r2, #0
 800833e:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
 8008342:	e003      	b.n	800834c <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8008344:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008346:	2200      	movs	r2, #0
 8008348:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800834c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800834e:	2b06      	cmp	r3, #6
 8008350:	d901      	bls.n	8008356 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8008352:	2306      	movs	r3, #6
 8008354:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8008356:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008358:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800835a:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800835c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800835e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008360:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->uxMutexesHeld = 0;
 8008362:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008364:	2200      	movs	r2, #0
 8008366:	659a      	str	r2, [r3, #88]	@ 0x58
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8008368:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800836a:	3304      	adds	r3, #4
 800836c:	4618      	mov	r0, r3
 800836e:	f7ff f9db 	bl	8007728 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8008372:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008374:	3318      	adds	r3, #24
 8008376:	4618      	mov	r0, r3
 8008378:	f7ff f9d6 	bl	8007728 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800837c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800837e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008380:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008382:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008384:	f1c3 0207 	rsb	r2, r3, #7
 8008388:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800838a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800838c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800838e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008390:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8008392:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008394:	2200      	movs	r2, #0
 8008396:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800839a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800839c:	2200      	movs	r2, #0
 800839e:	f883 20ac 	strb.w	r2, [r3, #172]	@ 0xac
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80083a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083a4:	335c      	adds	r3, #92	@ 0x5c
 80083a6:	224c      	movs	r2, #76	@ 0x4c
 80083a8:	2100      	movs	r1, #0
 80083aa:	4618      	mov	r0, r3
 80083ac:	f002 f871 	bl	800a492 <memset>
 80083b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083b2:	4a0d      	ldr	r2, [pc, #52]	@ (80083e8 <prvInitialiseNewTask+0x134>)
 80083b4:	661a      	str	r2, [r3, #96]	@ 0x60
 80083b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083b8:	4a0c      	ldr	r2, [pc, #48]	@ (80083ec <prvInitialiseNewTask+0x138>)
 80083ba:	665a      	str	r2, [r3, #100]	@ 0x64
 80083bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083be:	4a0c      	ldr	r2, [pc, #48]	@ (80083f0 <prvInitialiseNewTask+0x13c>)
 80083c0:	669a      	str	r2, [r3, #104]	@ 0x68
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80083c2:	683a      	ldr	r2, [r7, #0]
 80083c4:	68f9      	ldr	r1, [r7, #12]
 80083c6:	69b8      	ldr	r0, [r7, #24]
 80083c8:	f000 fec2 	bl	8009150 <pxPortInitialiseStack>
 80083cc:	4602      	mov	r2, r0
 80083ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083d0:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80083d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80083d4:	2b00      	cmp	r3, #0
 80083d6:	d002      	beq.n	80083de <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80083d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80083da:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80083dc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80083de:	bf00      	nop
 80083e0:	3720      	adds	r7, #32
 80083e2:	46bd      	mov	sp, r7
 80083e4:	bd80      	pop	{r7, pc}
 80083e6:	bf00      	nop
 80083e8:	2000463c 	.word	0x2000463c
 80083ec:	200046a4 	.word	0x200046a4
 80083f0:	2000470c 	.word	0x2000470c

080083f4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80083f4:	b580      	push	{r7, lr}
 80083f6:	b082      	sub	sp, #8
 80083f8:	af00      	add	r7, sp, #0
 80083fa:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80083fc:	f000 ffdc 	bl	80093b8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8008400:	4b2a      	ldr	r3, [pc, #168]	@ (80084ac <prvAddNewTaskToReadyList+0xb8>)
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	3301      	adds	r3, #1
 8008406:	4a29      	ldr	r2, [pc, #164]	@ (80084ac <prvAddNewTaskToReadyList+0xb8>)
 8008408:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800840a:	4b29      	ldr	r3, [pc, #164]	@ (80084b0 <prvAddNewTaskToReadyList+0xbc>)
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	2b00      	cmp	r3, #0
 8008410:	d109      	bne.n	8008426 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8008412:	4a27      	ldr	r2, [pc, #156]	@ (80084b0 <prvAddNewTaskToReadyList+0xbc>)
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8008418:	4b24      	ldr	r3, [pc, #144]	@ (80084ac <prvAddNewTaskToReadyList+0xb8>)
 800841a:	681b      	ldr	r3, [r3, #0]
 800841c:	2b01      	cmp	r3, #1
 800841e:	d110      	bne.n	8008442 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8008420:	f000 fbcc 	bl	8008bbc <prvInitialiseTaskLists>
 8008424:	e00d      	b.n	8008442 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8008426:	4b23      	ldr	r3, [pc, #140]	@ (80084b4 <prvAddNewTaskToReadyList+0xc0>)
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	2b00      	cmp	r3, #0
 800842c:	d109      	bne.n	8008442 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800842e:	4b20      	ldr	r3, [pc, #128]	@ (80084b0 <prvAddNewTaskToReadyList+0xbc>)
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008438:	429a      	cmp	r2, r3
 800843a:	d802      	bhi.n	8008442 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800843c:	4a1c      	ldr	r2, [pc, #112]	@ (80084b0 <prvAddNewTaskToReadyList+0xbc>)
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8008442:	4b1d      	ldr	r3, [pc, #116]	@ (80084b8 <prvAddNewTaskToReadyList+0xc4>)
 8008444:	681b      	ldr	r3, [r3, #0]
 8008446:	3301      	adds	r3, #1
 8008448:	4a1b      	ldr	r2, [pc, #108]	@ (80084b8 <prvAddNewTaskToReadyList+0xc4>)
 800844a:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008450:	2201      	movs	r2, #1
 8008452:	409a      	lsls	r2, r3
 8008454:	4b19      	ldr	r3, [pc, #100]	@ (80084bc <prvAddNewTaskToReadyList+0xc8>)
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	4313      	orrs	r3, r2
 800845a:	4a18      	ldr	r2, [pc, #96]	@ (80084bc <prvAddNewTaskToReadyList+0xc8>)
 800845c:	6013      	str	r3, [r2, #0]
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008462:	4613      	mov	r3, r2
 8008464:	009b      	lsls	r3, r3, #2
 8008466:	4413      	add	r3, r2
 8008468:	009b      	lsls	r3, r3, #2
 800846a:	4a15      	ldr	r2, [pc, #84]	@ (80084c0 <prvAddNewTaskToReadyList+0xcc>)
 800846c:	441a      	add	r2, r3
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	3304      	adds	r3, #4
 8008472:	4619      	mov	r1, r3
 8008474:	4610      	mov	r0, r2
 8008476:	f7ff f964 	bl	8007742 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800847a:	f000 ffcf 	bl	800941c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800847e:	4b0d      	ldr	r3, [pc, #52]	@ (80084b4 <prvAddNewTaskToReadyList+0xc0>)
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	2b00      	cmp	r3, #0
 8008484:	d00e      	beq.n	80084a4 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8008486:	4b0a      	ldr	r3, [pc, #40]	@ (80084b0 <prvAddNewTaskToReadyList+0xbc>)
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008490:	429a      	cmp	r2, r3
 8008492:	d207      	bcs.n	80084a4 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8008494:	4b0b      	ldr	r3, [pc, #44]	@ (80084c4 <prvAddNewTaskToReadyList+0xd0>)
 8008496:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800849a:	601a      	str	r2, [r3, #0]
 800849c:	f3bf 8f4f 	dsb	sy
 80084a0:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80084a4:	bf00      	nop
 80084a6:	3708      	adds	r7, #8
 80084a8:	46bd      	mov	sp, r7
 80084aa:	bd80      	pop	{r7, pc}
 80084ac:	200005e8 	.word	0x200005e8
 80084b0:	200004e8 	.word	0x200004e8
 80084b4:	200005f4 	.word	0x200005f4
 80084b8:	20000604 	.word	0x20000604
 80084bc:	200005f0 	.word	0x200005f0
 80084c0:	200004ec 	.word	0x200004ec
 80084c4:	e000ed04 	.word	0xe000ed04

080084c8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80084c8:	b580      	push	{r7, lr}
 80084ca:	b084      	sub	sp, #16
 80084cc:	af00      	add	r7, sp, #0
 80084ce:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80084d0:	2300      	movs	r3, #0
 80084d2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	2b00      	cmp	r3, #0
 80084d8:	d018      	beq.n	800850c <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80084da:	4b14      	ldr	r3, [pc, #80]	@ (800852c <vTaskDelay+0x64>)
 80084dc:	681b      	ldr	r3, [r3, #0]
 80084de:	2b00      	cmp	r3, #0
 80084e0:	d00b      	beq.n	80084fa <vTaskDelay+0x32>
	__asm volatile
 80084e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084e6:	f383 8811 	msr	BASEPRI, r3
 80084ea:	f3bf 8f6f 	isb	sy
 80084ee:	f3bf 8f4f 	dsb	sy
 80084f2:	60bb      	str	r3, [r7, #8]
}
 80084f4:	bf00      	nop
 80084f6:	bf00      	nop
 80084f8:	e7fd      	b.n	80084f6 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80084fa:	f000 f86d 	bl	80085d8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80084fe:	2100      	movs	r1, #0
 8008500:	6878      	ldr	r0, [r7, #4]
 8008502:	f000 fdbf 	bl	8009084 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8008506:	f000 f875 	bl	80085f4 <xTaskResumeAll>
 800850a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800850c:	68fb      	ldr	r3, [r7, #12]
 800850e:	2b00      	cmp	r3, #0
 8008510:	d107      	bne.n	8008522 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8008512:	4b07      	ldr	r3, [pc, #28]	@ (8008530 <vTaskDelay+0x68>)
 8008514:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008518:	601a      	str	r2, [r3, #0]
 800851a:	f3bf 8f4f 	dsb	sy
 800851e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008522:	bf00      	nop
 8008524:	3710      	adds	r7, #16
 8008526:	46bd      	mov	sp, r7
 8008528:	bd80      	pop	{r7, pc}
 800852a:	bf00      	nop
 800852c:	20000610 	.word	0x20000610
 8008530:	e000ed04 	.word	0xe000ed04

08008534 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8008534:	b580      	push	{r7, lr}
 8008536:	b086      	sub	sp, #24
 8008538:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 800853a:	4b1f      	ldr	r3, [pc, #124]	@ (80085b8 <vTaskStartScheduler+0x84>)
 800853c:	9301      	str	r3, [sp, #4]
 800853e:	2300      	movs	r3, #0
 8008540:	9300      	str	r3, [sp, #0]
 8008542:	2300      	movs	r3, #0
 8008544:	2280      	movs	r2, #128	@ 0x80
 8008546:	491d      	ldr	r1, [pc, #116]	@ (80085bc <vTaskStartScheduler+0x88>)
 8008548:	481d      	ldr	r0, [pc, #116]	@ (80085c0 <vTaskStartScheduler+0x8c>)
 800854a:	f7ff fe71 	bl	8008230 <xTaskCreate>
 800854e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8008550:	68fb      	ldr	r3, [r7, #12]
 8008552:	2b01      	cmp	r3, #1
 8008554:	d11b      	bne.n	800858e <vTaskStartScheduler+0x5a>
	__asm volatile
 8008556:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800855a:	f383 8811 	msr	BASEPRI, r3
 800855e:	f3bf 8f6f 	isb	sy
 8008562:	f3bf 8f4f 	dsb	sy
 8008566:	60bb      	str	r3, [r7, #8]
}
 8008568:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800856a:	4b16      	ldr	r3, [pc, #88]	@ (80085c4 <vTaskStartScheduler+0x90>)
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	335c      	adds	r3, #92	@ 0x5c
 8008570:	4a15      	ldr	r2, [pc, #84]	@ (80085c8 <vTaskStartScheduler+0x94>)
 8008572:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8008574:	4b15      	ldr	r3, [pc, #84]	@ (80085cc <vTaskStartScheduler+0x98>)
 8008576:	f04f 32ff 	mov.w	r2, #4294967295
 800857a:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800857c:	4b14      	ldr	r3, [pc, #80]	@ (80085d0 <vTaskStartScheduler+0x9c>)
 800857e:	2201      	movs	r2, #1
 8008580:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8008582:	4b14      	ldr	r3, [pc, #80]	@ (80085d4 <vTaskStartScheduler+0xa0>)
 8008584:	2200      	movs	r2, #0
 8008586:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8008588:	f000 fe72 	bl	8009270 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800858c:	e00f      	b.n	80085ae <vTaskStartScheduler+0x7a>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800858e:	68fb      	ldr	r3, [r7, #12]
 8008590:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008594:	d10b      	bne.n	80085ae <vTaskStartScheduler+0x7a>
	__asm volatile
 8008596:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800859a:	f383 8811 	msr	BASEPRI, r3
 800859e:	f3bf 8f6f 	isb	sy
 80085a2:	f3bf 8f4f 	dsb	sy
 80085a6:	607b      	str	r3, [r7, #4]
}
 80085a8:	bf00      	nop
 80085aa:	bf00      	nop
 80085ac:	e7fd      	b.n	80085aa <vTaskStartScheduler+0x76>
}
 80085ae:	bf00      	nop
 80085b0:	3710      	adds	r7, #16
 80085b2:	46bd      	mov	sp, r7
 80085b4:	bd80      	pop	{r7, pc}
 80085b6:	bf00      	nop
 80085b8:	2000060c 	.word	0x2000060c
 80085bc:	0800c3c8 	.word	0x0800c3c8
 80085c0:	08008b8d 	.word	0x08008b8d
 80085c4:	200004e8 	.word	0x200004e8
 80085c8:	2000001c 	.word	0x2000001c
 80085cc:	20000608 	.word	0x20000608
 80085d0:	200005f4 	.word	0x200005f4
 80085d4:	200005ec 	.word	0x200005ec

080085d8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80085d8:	b480      	push	{r7}
 80085da:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80085dc:	4b04      	ldr	r3, [pc, #16]	@ (80085f0 <vTaskSuspendAll+0x18>)
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	3301      	adds	r3, #1
 80085e2:	4a03      	ldr	r2, [pc, #12]	@ (80085f0 <vTaskSuspendAll+0x18>)
 80085e4:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80085e6:	bf00      	nop
 80085e8:	46bd      	mov	sp, r7
 80085ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085ee:	4770      	bx	lr
 80085f0:	20000610 	.word	0x20000610

080085f4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80085f4:	b580      	push	{r7, lr}
 80085f6:	b084      	sub	sp, #16
 80085f8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80085fa:	2300      	movs	r3, #0
 80085fc:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80085fe:	2300      	movs	r3, #0
 8008600:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8008602:	4b42      	ldr	r3, [pc, #264]	@ (800870c <xTaskResumeAll+0x118>)
 8008604:	681b      	ldr	r3, [r3, #0]
 8008606:	2b00      	cmp	r3, #0
 8008608:	d10b      	bne.n	8008622 <xTaskResumeAll+0x2e>
	__asm volatile
 800860a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800860e:	f383 8811 	msr	BASEPRI, r3
 8008612:	f3bf 8f6f 	isb	sy
 8008616:	f3bf 8f4f 	dsb	sy
 800861a:	603b      	str	r3, [r7, #0]
}
 800861c:	bf00      	nop
 800861e:	bf00      	nop
 8008620:	e7fd      	b.n	800861e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8008622:	f000 fec9 	bl	80093b8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8008626:	4b39      	ldr	r3, [pc, #228]	@ (800870c <xTaskResumeAll+0x118>)
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	3b01      	subs	r3, #1
 800862c:	4a37      	ldr	r2, [pc, #220]	@ (800870c <xTaskResumeAll+0x118>)
 800862e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008630:	4b36      	ldr	r3, [pc, #216]	@ (800870c <xTaskResumeAll+0x118>)
 8008632:	681b      	ldr	r3, [r3, #0]
 8008634:	2b00      	cmp	r3, #0
 8008636:	d161      	bne.n	80086fc <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8008638:	4b35      	ldr	r3, [pc, #212]	@ (8008710 <xTaskResumeAll+0x11c>)
 800863a:	681b      	ldr	r3, [r3, #0]
 800863c:	2b00      	cmp	r3, #0
 800863e:	d05d      	beq.n	80086fc <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008640:	e02e      	b.n	80086a0 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008642:	4b34      	ldr	r3, [pc, #208]	@ (8008714 <xTaskResumeAll+0x120>)
 8008644:	68db      	ldr	r3, [r3, #12]
 8008646:	68db      	ldr	r3, [r3, #12]
 8008648:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800864a:	68fb      	ldr	r3, [r7, #12]
 800864c:	3318      	adds	r3, #24
 800864e:	4618      	mov	r0, r3
 8008650:	f7ff f8d4 	bl	80077fc <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008654:	68fb      	ldr	r3, [r7, #12]
 8008656:	3304      	adds	r3, #4
 8008658:	4618      	mov	r0, r3
 800865a:	f7ff f8cf 	bl	80077fc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800865e:	68fb      	ldr	r3, [r7, #12]
 8008660:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008662:	2201      	movs	r2, #1
 8008664:	409a      	lsls	r2, r3
 8008666:	4b2c      	ldr	r3, [pc, #176]	@ (8008718 <xTaskResumeAll+0x124>)
 8008668:	681b      	ldr	r3, [r3, #0]
 800866a:	4313      	orrs	r3, r2
 800866c:	4a2a      	ldr	r2, [pc, #168]	@ (8008718 <xTaskResumeAll+0x124>)
 800866e:	6013      	str	r3, [r2, #0]
 8008670:	68fb      	ldr	r3, [r7, #12]
 8008672:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008674:	4613      	mov	r3, r2
 8008676:	009b      	lsls	r3, r3, #2
 8008678:	4413      	add	r3, r2
 800867a:	009b      	lsls	r3, r3, #2
 800867c:	4a27      	ldr	r2, [pc, #156]	@ (800871c <xTaskResumeAll+0x128>)
 800867e:	441a      	add	r2, r3
 8008680:	68fb      	ldr	r3, [r7, #12]
 8008682:	3304      	adds	r3, #4
 8008684:	4619      	mov	r1, r3
 8008686:	4610      	mov	r0, r2
 8008688:	f7ff f85b 	bl	8007742 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800868c:	68fb      	ldr	r3, [r7, #12]
 800868e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008690:	4b23      	ldr	r3, [pc, #140]	@ (8008720 <xTaskResumeAll+0x12c>)
 8008692:	681b      	ldr	r3, [r3, #0]
 8008694:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008696:	429a      	cmp	r2, r3
 8008698:	d302      	bcc.n	80086a0 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800869a:	4b22      	ldr	r3, [pc, #136]	@ (8008724 <xTaskResumeAll+0x130>)
 800869c:	2201      	movs	r2, #1
 800869e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80086a0:	4b1c      	ldr	r3, [pc, #112]	@ (8008714 <xTaskResumeAll+0x120>)
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	2b00      	cmp	r3, #0
 80086a6:	d1cc      	bne.n	8008642 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80086a8:	68fb      	ldr	r3, [r7, #12]
 80086aa:	2b00      	cmp	r3, #0
 80086ac:	d001      	beq.n	80086b2 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80086ae:	f000 fb09 	bl	8008cc4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80086b2:	4b1d      	ldr	r3, [pc, #116]	@ (8008728 <xTaskResumeAll+0x134>)
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	2b00      	cmp	r3, #0
 80086bc:	d010      	beq.n	80086e0 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80086be:	f000 f837 	bl	8008730 <xTaskIncrementTick>
 80086c2:	4603      	mov	r3, r0
 80086c4:	2b00      	cmp	r3, #0
 80086c6:	d002      	beq.n	80086ce <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 80086c8:	4b16      	ldr	r3, [pc, #88]	@ (8008724 <xTaskResumeAll+0x130>)
 80086ca:	2201      	movs	r2, #1
 80086cc:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	3b01      	subs	r3, #1
 80086d2:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	2b00      	cmp	r3, #0
 80086d8:	d1f1      	bne.n	80086be <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 80086da:	4b13      	ldr	r3, [pc, #76]	@ (8008728 <xTaskResumeAll+0x134>)
 80086dc:	2200      	movs	r2, #0
 80086de:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80086e0:	4b10      	ldr	r3, [pc, #64]	@ (8008724 <xTaskResumeAll+0x130>)
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	2b00      	cmp	r3, #0
 80086e6:	d009      	beq.n	80086fc <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80086e8:	2301      	movs	r3, #1
 80086ea:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80086ec:	4b0f      	ldr	r3, [pc, #60]	@ (800872c <xTaskResumeAll+0x138>)
 80086ee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80086f2:	601a      	str	r2, [r3, #0]
 80086f4:	f3bf 8f4f 	dsb	sy
 80086f8:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80086fc:	f000 fe8e 	bl	800941c <vPortExitCritical>

	return xAlreadyYielded;
 8008700:	68bb      	ldr	r3, [r7, #8]
}
 8008702:	4618      	mov	r0, r3
 8008704:	3710      	adds	r7, #16
 8008706:	46bd      	mov	sp, r7
 8008708:	bd80      	pop	{r7, pc}
 800870a:	bf00      	nop
 800870c:	20000610 	.word	0x20000610
 8008710:	200005e8 	.word	0x200005e8
 8008714:	200005a8 	.word	0x200005a8
 8008718:	200005f0 	.word	0x200005f0
 800871c:	200004ec 	.word	0x200004ec
 8008720:	200004e8 	.word	0x200004e8
 8008724:	200005fc 	.word	0x200005fc
 8008728:	200005f8 	.word	0x200005f8
 800872c:	e000ed04 	.word	0xe000ed04

08008730 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8008730:	b580      	push	{r7, lr}
 8008732:	b086      	sub	sp, #24
 8008734:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8008736:	2300      	movs	r3, #0
 8008738:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800873a:	4b4f      	ldr	r3, [pc, #316]	@ (8008878 <xTaskIncrementTick+0x148>)
 800873c:	681b      	ldr	r3, [r3, #0]
 800873e:	2b00      	cmp	r3, #0
 8008740:	f040 808f 	bne.w	8008862 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008744:	4b4d      	ldr	r3, [pc, #308]	@ (800887c <xTaskIncrementTick+0x14c>)
 8008746:	681b      	ldr	r3, [r3, #0]
 8008748:	3301      	adds	r3, #1
 800874a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800874c:	4a4b      	ldr	r2, [pc, #300]	@ (800887c <xTaskIncrementTick+0x14c>)
 800874e:	693b      	ldr	r3, [r7, #16]
 8008750:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8008752:	693b      	ldr	r3, [r7, #16]
 8008754:	2b00      	cmp	r3, #0
 8008756:	d121      	bne.n	800879c <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8008758:	4b49      	ldr	r3, [pc, #292]	@ (8008880 <xTaskIncrementTick+0x150>)
 800875a:	681b      	ldr	r3, [r3, #0]
 800875c:	681b      	ldr	r3, [r3, #0]
 800875e:	2b00      	cmp	r3, #0
 8008760:	d00b      	beq.n	800877a <xTaskIncrementTick+0x4a>
	__asm volatile
 8008762:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008766:	f383 8811 	msr	BASEPRI, r3
 800876a:	f3bf 8f6f 	isb	sy
 800876e:	f3bf 8f4f 	dsb	sy
 8008772:	603b      	str	r3, [r7, #0]
}
 8008774:	bf00      	nop
 8008776:	bf00      	nop
 8008778:	e7fd      	b.n	8008776 <xTaskIncrementTick+0x46>
 800877a:	4b41      	ldr	r3, [pc, #260]	@ (8008880 <xTaskIncrementTick+0x150>)
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	60fb      	str	r3, [r7, #12]
 8008780:	4b40      	ldr	r3, [pc, #256]	@ (8008884 <xTaskIncrementTick+0x154>)
 8008782:	681b      	ldr	r3, [r3, #0]
 8008784:	4a3e      	ldr	r2, [pc, #248]	@ (8008880 <xTaskIncrementTick+0x150>)
 8008786:	6013      	str	r3, [r2, #0]
 8008788:	4a3e      	ldr	r2, [pc, #248]	@ (8008884 <xTaskIncrementTick+0x154>)
 800878a:	68fb      	ldr	r3, [r7, #12]
 800878c:	6013      	str	r3, [r2, #0]
 800878e:	4b3e      	ldr	r3, [pc, #248]	@ (8008888 <xTaskIncrementTick+0x158>)
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	3301      	adds	r3, #1
 8008794:	4a3c      	ldr	r2, [pc, #240]	@ (8008888 <xTaskIncrementTick+0x158>)
 8008796:	6013      	str	r3, [r2, #0]
 8008798:	f000 fa94 	bl	8008cc4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800879c:	4b3b      	ldr	r3, [pc, #236]	@ (800888c <xTaskIncrementTick+0x15c>)
 800879e:	681b      	ldr	r3, [r3, #0]
 80087a0:	693a      	ldr	r2, [r7, #16]
 80087a2:	429a      	cmp	r2, r3
 80087a4:	d348      	bcc.n	8008838 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80087a6:	4b36      	ldr	r3, [pc, #216]	@ (8008880 <xTaskIncrementTick+0x150>)
 80087a8:	681b      	ldr	r3, [r3, #0]
 80087aa:	681b      	ldr	r3, [r3, #0]
 80087ac:	2b00      	cmp	r3, #0
 80087ae:	d104      	bne.n	80087ba <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80087b0:	4b36      	ldr	r3, [pc, #216]	@ (800888c <xTaskIncrementTick+0x15c>)
 80087b2:	f04f 32ff 	mov.w	r2, #4294967295
 80087b6:	601a      	str	r2, [r3, #0]
					break;
 80087b8:	e03e      	b.n	8008838 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80087ba:	4b31      	ldr	r3, [pc, #196]	@ (8008880 <xTaskIncrementTick+0x150>)
 80087bc:	681b      	ldr	r3, [r3, #0]
 80087be:	68db      	ldr	r3, [r3, #12]
 80087c0:	68db      	ldr	r3, [r3, #12]
 80087c2:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80087c4:	68bb      	ldr	r3, [r7, #8]
 80087c6:	685b      	ldr	r3, [r3, #4]
 80087c8:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80087ca:	693a      	ldr	r2, [r7, #16]
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	429a      	cmp	r2, r3
 80087d0:	d203      	bcs.n	80087da <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80087d2:	4a2e      	ldr	r2, [pc, #184]	@ (800888c <xTaskIncrementTick+0x15c>)
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80087d8:	e02e      	b.n	8008838 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80087da:	68bb      	ldr	r3, [r7, #8]
 80087dc:	3304      	adds	r3, #4
 80087de:	4618      	mov	r0, r3
 80087e0:	f7ff f80c 	bl	80077fc <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80087e4:	68bb      	ldr	r3, [r7, #8]
 80087e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80087e8:	2b00      	cmp	r3, #0
 80087ea:	d004      	beq.n	80087f6 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80087ec:	68bb      	ldr	r3, [r7, #8]
 80087ee:	3318      	adds	r3, #24
 80087f0:	4618      	mov	r0, r3
 80087f2:	f7ff f803 	bl	80077fc <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80087f6:	68bb      	ldr	r3, [r7, #8]
 80087f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80087fa:	2201      	movs	r2, #1
 80087fc:	409a      	lsls	r2, r3
 80087fe:	4b24      	ldr	r3, [pc, #144]	@ (8008890 <xTaskIncrementTick+0x160>)
 8008800:	681b      	ldr	r3, [r3, #0]
 8008802:	4313      	orrs	r3, r2
 8008804:	4a22      	ldr	r2, [pc, #136]	@ (8008890 <xTaskIncrementTick+0x160>)
 8008806:	6013      	str	r3, [r2, #0]
 8008808:	68bb      	ldr	r3, [r7, #8]
 800880a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800880c:	4613      	mov	r3, r2
 800880e:	009b      	lsls	r3, r3, #2
 8008810:	4413      	add	r3, r2
 8008812:	009b      	lsls	r3, r3, #2
 8008814:	4a1f      	ldr	r2, [pc, #124]	@ (8008894 <xTaskIncrementTick+0x164>)
 8008816:	441a      	add	r2, r3
 8008818:	68bb      	ldr	r3, [r7, #8]
 800881a:	3304      	adds	r3, #4
 800881c:	4619      	mov	r1, r3
 800881e:	4610      	mov	r0, r2
 8008820:	f7fe ff8f 	bl	8007742 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008824:	68bb      	ldr	r3, [r7, #8]
 8008826:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008828:	4b1b      	ldr	r3, [pc, #108]	@ (8008898 <xTaskIncrementTick+0x168>)
 800882a:	681b      	ldr	r3, [r3, #0]
 800882c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800882e:	429a      	cmp	r2, r3
 8008830:	d3b9      	bcc.n	80087a6 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8008832:	2301      	movs	r3, #1
 8008834:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008836:	e7b6      	b.n	80087a6 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8008838:	4b17      	ldr	r3, [pc, #92]	@ (8008898 <xTaskIncrementTick+0x168>)
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800883e:	4915      	ldr	r1, [pc, #84]	@ (8008894 <xTaskIncrementTick+0x164>)
 8008840:	4613      	mov	r3, r2
 8008842:	009b      	lsls	r3, r3, #2
 8008844:	4413      	add	r3, r2
 8008846:	009b      	lsls	r3, r3, #2
 8008848:	440b      	add	r3, r1
 800884a:	681b      	ldr	r3, [r3, #0]
 800884c:	2b01      	cmp	r3, #1
 800884e:	d901      	bls.n	8008854 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8008850:	2301      	movs	r3, #1
 8008852:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8008854:	4b11      	ldr	r3, [pc, #68]	@ (800889c <xTaskIncrementTick+0x16c>)
 8008856:	681b      	ldr	r3, [r3, #0]
 8008858:	2b00      	cmp	r3, #0
 800885a:	d007      	beq.n	800886c <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800885c:	2301      	movs	r3, #1
 800885e:	617b      	str	r3, [r7, #20]
 8008860:	e004      	b.n	800886c <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8008862:	4b0f      	ldr	r3, [pc, #60]	@ (80088a0 <xTaskIncrementTick+0x170>)
 8008864:	681b      	ldr	r3, [r3, #0]
 8008866:	3301      	adds	r3, #1
 8008868:	4a0d      	ldr	r2, [pc, #52]	@ (80088a0 <xTaskIncrementTick+0x170>)
 800886a:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800886c:	697b      	ldr	r3, [r7, #20]
}
 800886e:	4618      	mov	r0, r3
 8008870:	3718      	adds	r7, #24
 8008872:	46bd      	mov	sp, r7
 8008874:	bd80      	pop	{r7, pc}
 8008876:	bf00      	nop
 8008878:	20000610 	.word	0x20000610
 800887c:	200005ec 	.word	0x200005ec
 8008880:	200005a0 	.word	0x200005a0
 8008884:	200005a4 	.word	0x200005a4
 8008888:	20000600 	.word	0x20000600
 800888c:	20000608 	.word	0x20000608
 8008890:	200005f0 	.word	0x200005f0
 8008894:	200004ec 	.word	0x200004ec
 8008898:	200004e8 	.word	0x200004e8
 800889c:	200005fc 	.word	0x200005fc
 80088a0:	200005f8 	.word	0x200005f8

080088a4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80088a4:	b480      	push	{r7}
 80088a6:	b087      	sub	sp, #28
 80088a8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80088aa:	4b2a      	ldr	r3, [pc, #168]	@ (8008954 <vTaskSwitchContext+0xb0>)
 80088ac:	681b      	ldr	r3, [r3, #0]
 80088ae:	2b00      	cmp	r3, #0
 80088b0:	d003      	beq.n	80088ba <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80088b2:	4b29      	ldr	r3, [pc, #164]	@ (8008958 <vTaskSwitchContext+0xb4>)
 80088b4:	2201      	movs	r2, #1
 80088b6:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80088b8:	e045      	b.n	8008946 <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 80088ba:	4b27      	ldr	r3, [pc, #156]	@ (8008958 <vTaskSwitchContext+0xb4>)
 80088bc:	2200      	movs	r2, #0
 80088be:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80088c0:	4b26      	ldr	r3, [pc, #152]	@ (800895c <vTaskSwitchContext+0xb8>)
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80088c6:	68fb      	ldr	r3, [r7, #12]
 80088c8:	fab3 f383 	clz	r3, r3
 80088cc:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80088ce:	7afb      	ldrb	r3, [r7, #11]
 80088d0:	f1c3 031f 	rsb	r3, r3, #31
 80088d4:	617b      	str	r3, [r7, #20]
 80088d6:	4922      	ldr	r1, [pc, #136]	@ (8008960 <vTaskSwitchContext+0xbc>)
 80088d8:	697a      	ldr	r2, [r7, #20]
 80088da:	4613      	mov	r3, r2
 80088dc:	009b      	lsls	r3, r3, #2
 80088de:	4413      	add	r3, r2
 80088e0:	009b      	lsls	r3, r3, #2
 80088e2:	440b      	add	r3, r1
 80088e4:	681b      	ldr	r3, [r3, #0]
 80088e6:	2b00      	cmp	r3, #0
 80088e8:	d10b      	bne.n	8008902 <vTaskSwitchContext+0x5e>
	__asm volatile
 80088ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088ee:	f383 8811 	msr	BASEPRI, r3
 80088f2:	f3bf 8f6f 	isb	sy
 80088f6:	f3bf 8f4f 	dsb	sy
 80088fa:	607b      	str	r3, [r7, #4]
}
 80088fc:	bf00      	nop
 80088fe:	bf00      	nop
 8008900:	e7fd      	b.n	80088fe <vTaskSwitchContext+0x5a>
 8008902:	697a      	ldr	r2, [r7, #20]
 8008904:	4613      	mov	r3, r2
 8008906:	009b      	lsls	r3, r3, #2
 8008908:	4413      	add	r3, r2
 800890a:	009b      	lsls	r3, r3, #2
 800890c:	4a14      	ldr	r2, [pc, #80]	@ (8008960 <vTaskSwitchContext+0xbc>)
 800890e:	4413      	add	r3, r2
 8008910:	613b      	str	r3, [r7, #16]
 8008912:	693b      	ldr	r3, [r7, #16]
 8008914:	685b      	ldr	r3, [r3, #4]
 8008916:	685a      	ldr	r2, [r3, #4]
 8008918:	693b      	ldr	r3, [r7, #16]
 800891a:	605a      	str	r2, [r3, #4]
 800891c:	693b      	ldr	r3, [r7, #16]
 800891e:	685a      	ldr	r2, [r3, #4]
 8008920:	693b      	ldr	r3, [r7, #16]
 8008922:	3308      	adds	r3, #8
 8008924:	429a      	cmp	r2, r3
 8008926:	d104      	bne.n	8008932 <vTaskSwitchContext+0x8e>
 8008928:	693b      	ldr	r3, [r7, #16]
 800892a:	685b      	ldr	r3, [r3, #4]
 800892c:	685a      	ldr	r2, [r3, #4]
 800892e:	693b      	ldr	r3, [r7, #16]
 8008930:	605a      	str	r2, [r3, #4]
 8008932:	693b      	ldr	r3, [r7, #16]
 8008934:	685b      	ldr	r3, [r3, #4]
 8008936:	68db      	ldr	r3, [r3, #12]
 8008938:	4a0a      	ldr	r2, [pc, #40]	@ (8008964 <vTaskSwitchContext+0xc0>)
 800893a:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800893c:	4b09      	ldr	r3, [pc, #36]	@ (8008964 <vTaskSwitchContext+0xc0>)
 800893e:	681b      	ldr	r3, [r3, #0]
 8008940:	335c      	adds	r3, #92	@ 0x5c
 8008942:	4a09      	ldr	r2, [pc, #36]	@ (8008968 <vTaskSwitchContext+0xc4>)
 8008944:	6013      	str	r3, [r2, #0]
}
 8008946:	bf00      	nop
 8008948:	371c      	adds	r7, #28
 800894a:	46bd      	mov	sp, r7
 800894c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008950:	4770      	bx	lr
 8008952:	bf00      	nop
 8008954:	20000610 	.word	0x20000610
 8008958:	200005fc 	.word	0x200005fc
 800895c:	200005f0 	.word	0x200005f0
 8008960:	200004ec 	.word	0x200004ec
 8008964:	200004e8 	.word	0x200004e8
 8008968:	2000001c 	.word	0x2000001c

0800896c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800896c:	b580      	push	{r7, lr}
 800896e:	b084      	sub	sp, #16
 8008970:	af00      	add	r7, sp, #0
 8008972:	6078      	str	r0, [r7, #4]
 8008974:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	2b00      	cmp	r3, #0
 800897a:	d10b      	bne.n	8008994 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800897c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008980:	f383 8811 	msr	BASEPRI, r3
 8008984:	f3bf 8f6f 	isb	sy
 8008988:	f3bf 8f4f 	dsb	sy
 800898c:	60fb      	str	r3, [r7, #12]
}
 800898e:	bf00      	nop
 8008990:	bf00      	nop
 8008992:	e7fd      	b.n	8008990 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008994:	4b07      	ldr	r3, [pc, #28]	@ (80089b4 <vTaskPlaceOnEventList+0x48>)
 8008996:	681b      	ldr	r3, [r3, #0]
 8008998:	3318      	adds	r3, #24
 800899a:	4619      	mov	r1, r3
 800899c:	6878      	ldr	r0, [r7, #4]
 800899e:	f7fe fef4 	bl	800778a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80089a2:	2101      	movs	r1, #1
 80089a4:	6838      	ldr	r0, [r7, #0]
 80089a6:	f000 fb6d 	bl	8009084 <prvAddCurrentTaskToDelayedList>
}
 80089aa:	bf00      	nop
 80089ac:	3710      	adds	r7, #16
 80089ae:	46bd      	mov	sp, r7
 80089b0:	bd80      	pop	{r7, pc}
 80089b2:	bf00      	nop
 80089b4:	200004e8 	.word	0x200004e8

080089b8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80089b8:	b580      	push	{r7, lr}
 80089ba:	b086      	sub	sp, #24
 80089bc:	af00      	add	r7, sp, #0
 80089be:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	68db      	ldr	r3, [r3, #12]
 80089c4:	68db      	ldr	r3, [r3, #12]
 80089c6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80089c8:	693b      	ldr	r3, [r7, #16]
 80089ca:	2b00      	cmp	r3, #0
 80089cc:	d10b      	bne.n	80089e6 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 80089ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089d2:	f383 8811 	msr	BASEPRI, r3
 80089d6:	f3bf 8f6f 	isb	sy
 80089da:	f3bf 8f4f 	dsb	sy
 80089de:	60fb      	str	r3, [r7, #12]
}
 80089e0:	bf00      	nop
 80089e2:	bf00      	nop
 80089e4:	e7fd      	b.n	80089e2 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80089e6:	693b      	ldr	r3, [r7, #16]
 80089e8:	3318      	adds	r3, #24
 80089ea:	4618      	mov	r0, r3
 80089ec:	f7fe ff06 	bl	80077fc <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80089f0:	4b1d      	ldr	r3, [pc, #116]	@ (8008a68 <xTaskRemoveFromEventList+0xb0>)
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	2b00      	cmp	r3, #0
 80089f6:	d11c      	bne.n	8008a32 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80089f8:	693b      	ldr	r3, [r7, #16]
 80089fa:	3304      	adds	r3, #4
 80089fc:	4618      	mov	r0, r3
 80089fe:	f7fe fefd 	bl	80077fc <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8008a02:	693b      	ldr	r3, [r7, #16]
 8008a04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a06:	2201      	movs	r2, #1
 8008a08:	409a      	lsls	r2, r3
 8008a0a:	4b18      	ldr	r3, [pc, #96]	@ (8008a6c <xTaskRemoveFromEventList+0xb4>)
 8008a0c:	681b      	ldr	r3, [r3, #0]
 8008a0e:	4313      	orrs	r3, r2
 8008a10:	4a16      	ldr	r2, [pc, #88]	@ (8008a6c <xTaskRemoveFromEventList+0xb4>)
 8008a12:	6013      	str	r3, [r2, #0]
 8008a14:	693b      	ldr	r3, [r7, #16]
 8008a16:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008a18:	4613      	mov	r3, r2
 8008a1a:	009b      	lsls	r3, r3, #2
 8008a1c:	4413      	add	r3, r2
 8008a1e:	009b      	lsls	r3, r3, #2
 8008a20:	4a13      	ldr	r2, [pc, #76]	@ (8008a70 <xTaskRemoveFromEventList+0xb8>)
 8008a22:	441a      	add	r2, r3
 8008a24:	693b      	ldr	r3, [r7, #16]
 8008a26:	3304      	adds	r3, #4
 8008a28:	4619      	mov	r1, r3
 8008a2a:	4610      	mov	r0, r2
 8008a2c:	f7fe fe89 	bl	8007742 <vListInsertEnd>
 8008a30:	e005      	b.n	8008a3e <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8008a32:	693b      	ldr	r3, [r7, #16]
 8008a34:	3318      	adds	r3, #24
 8008a36:	4619      	mov	r1, r3
 8008a38:	480e      	ldr	r0, [pc, #56]	@ (8008a74 <xTaskRemoveFromEventList+0xbc>)
 8008a3a:	f7fe fe82 	bl	8007742 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008a3e:	693b      	ldr	r3, [r7, #16]
 8008a40:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008a42:	4b0d      	ldr	r3, [pc, #52]	@ (8008a78 <xTaskRemoveFromEventList+0xc0>)
 8008a44:	681b      	ldr	r3, [r3, #0]
 8008a46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a48:	429a      	cmp	r2, r3
 8008a4a:	d905      	bls.n	8008a58 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8008a4c:	2301      	movs	r3, #1
 8008a4e:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8008a50:	4b0a      	ldr	r3, [pc, #40]	@ (8008a7c <xTaskRemoveFromEventList+0xc4>)
 8008a52:	2201      	movs	r2, #1
 8008a54:	601a      	str	r2, [r3, #0]
 8008a56:	e001      	b.n	8008a5c <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8008a58:	2300      	movs	r3, #0
 8008a5a:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8008a5c:	697b      	ldr	r3, [r7, #20]
}
 8008a5e:	4618      	mov	r0, r3
 8008a60:	3718      	adds	r7, #24
 8008a62:	46bd      	mov	sp, r7
 8008a64:	bd80      	pop	{r7, pc}
 8008a66:	bf00      	nop
 8008a68:	20000610 	.word	0x20000610
 8008a6c:	200005f0 	.word	0x200005f0
 8008a70:	200004ec 	.word	0x200004ec
 8008a74:	200005a8 	.word	0x200005a8
 8008a78:	200004e8 	.word	0x200004e8
 8008a7c:	200005fc 	.word	0x200005fc

08008a80 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8008a80:	b480      	push	{r7}
 8008a82:	b083      	sub	sp, #12
 8008a84:	af00      	add	r7, sp, #0
 8008a86:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8008a88:	4b06      	ldr	r3, [pc, #24]	@ (8008aa4 <vTaskInternalSetTimeOutState+0x24>)
 8008a8a:	681a      	ldr	r2, [r3, #0]
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8008a90:	4b05      	ldr	r3, [pc, #20]	@ (8008aa8 <vTaskInternalSetTimeOutState+0x28>)
 8008a92:	681a      	ldr	r2, [r3, #0]
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	605a      	str	r2, [r3, #4]
}
 8008a98:	bf00      	nop
 8008a9a:	370c      	adds	r7, #12
 8008a9c:	46bd      	mov	sp, r7
 8008a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aa2:	4770      	bx	lr
 8008aa4:	20000600 	.word	0x20000600
 8008aa8:	200005ec 	.word	0x200005ec

08008aac <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8008aac:	b580      	push	{r7, lr}
 8008aae:	b088      	sub	sp, #32
 8008ab0:	af00      	add	r7, sp, #0
 8008ab2:	6078      	str	r0, [r7, #4]
 8008ab4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	2b00      	cmp	r3, #0
 8008aba:	d10b      	bne.n	8008ad4 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8008abc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ac0:	f383 8811 	msr	BASEPRI, r3
 8008ac4:	f3bf 8f6f 	isb	sy
 8008ac8:	f3bf 8f4f 	dsb	sy
 8008acc:	613b      	str	r3, [r7, #16]
}
 8008ace:	bf00      	nop
 8008ad0:	bf00      	nop
 8008ad2:	e7fd      	b.n	8008ad0 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8008ad4:	683b      	ldr	r3, [r7, #0]
 8008ad6:	2b00      	cmp	r3, #0
 8008ad8:	d10b      	bne.n	8008af2 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8008ada:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ade:	f383 8811 	msr	BASEPRI, r3
 8008ae2:	f3bf 8f6f 	isb	sy
 8008ae6:	f3bf 8f4f 	dsb	sy
 8008aea:	60fb      	str	r3, [r7, #12]
}
 8008aec:	bf00      	nop
 8008aee:	bf00      	nop
 8008af0:	e7fd      	b.n	8008aee <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8008af2:	f000 fc61 	bl	80093b8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8008af6:	4b1d      	ldr	r3, [pc, #116]	@ (8008b6c <xTaskCheckForTimeOut+0xc0>)
 8008af8:	681b      	ldr	r3, [r3, #0]
 8008afa:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	685b      	ldr	r3, [r3, #4]
 8008b00:	69ba      	ldr	r2, [r7, #24]
 8008b02:	1ad3      	subs	r3, r2, r3
 8008b04:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8008b06:	683b      	ldr	r3, [r7, #0]
 8008b08:	681b      	ldr	r3, [r3, #0]
 8008b0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008b0e:	d102      	bne.n	8008b16 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8008b10:	2300      	movs	r3, #0
 8008b12:	61fb      	str	r3, [r7, #28]
 8008b14:	e023      	b.n	8008b5e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	681a      	ldr	r2, [r3, #0]
 8008b1a:	4b15      	ldr	r3, [pc, #84]	@ (8008b70 <xTaskCheckForTimeOut+0xc4>)
 8008b1c:	681b      	ldr	r3, [r3, #0]
 8008b1e:	429a      	cmp	r2, r3
 8008b20:	d007      	beq.n	8008b32 <xTaskCheckForTimeOut+0x86>
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	685b      	ldr	r3, [r3, #4]
 8008b26:	69ba      	ldr	r2, [r7, #24]
 8008b28:	429a      	cmp	r2, r3
 8008b2a:	d302      	bcc.n	8008b32 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8008b2c:	2301      	movs	r3, #1
 8008b2e:	61fb      	str	r3, [r7, #28]
 8008b30:	e015      	b.n	8008b5e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8008b32:	683b      	ldr	r3, [r7, #0]
 8008b34:	681b      	ldr	r3, [r3, #0]
 8008b36:	697a      	ldr	r2, [r7, #20]
 8008b38:	429a      	cmp	r2, r3
 8008b3a:	d20b      	bcs.n	8008b54 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8008b3c:	683b      	ldr	r3, [r7, #0]
 8008b3e:	681a      	ldr	r2, [r3, #0]
 8008b40:	697b      	ldr	r3, [r7, #20]
 8008b42:	1ad2      	subs	r2, r2, r3
 8008b44:	683b      	ldr	r3, [r7, #0]
 8008b46:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8008b48:	6878      	ldr	r0, [r7, #4]
 8008b4a:	f7ff ff99 	bl	8008a80 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8008b4e:	2300      	movs	r3, #0
 8008b50:	61fb      	str	r3, [r7, #28]
 8008b52:	e004      	b.n	8008b5e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8008b54:	683b      	ldr	r3, [r7, #0]
 8008b56:	2200      	movs	r2, #0
 8008b58:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8008b5a:	2301      	movs	r3, #1
 8008b5c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8008b5e:	f000 fc5d 	bl	800941c <vPortExitCritical>

	return xReturn;
 8008b62:	69fb      	ldr	r3, [r7, #28]
}
 8008b64:	4618      	mov	r0, r3
 8008b66:	3720      	adds	r7, #32
 8008b68:	46bd      	mov	sp, r7
 8008b6a:	bd80      	pop	{r7, pc}
 8008b6c:	200005ec 	.word	0x200005ec
 8008b70:	20000600 	.word	0x20000600

08008b74 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8008b74:	b480      	push	{r7}
 8008b76:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8008b78:	4b03      	ldr	r3, [pc, #12]	@ (8008b88 <vTaskMissedYield+0x14>)
 8008b7a:	2201      	movs	r2, #1
 8008b7c:	601a      	str	r2, [r3, #0]
}
 8008b7e:	bf00      	nop
 8008b80:	46bd      	mov	sp, r7
 8008b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b86:	4770      	bx	lr
 8008b88:	200005fc 	.word	0x200005fc

08008b8c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8008b8c:	b580      	push	{r7, lr}
 8008b8e:	b082      	sub	sp, #8
 8008b90:	af00      	add	r7, sp, #0
 8008b92:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8008b94:	f000 f852 	bl	8008c3c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8008b98:	4b06      	ldr	r3, [pc, #24]	@ (8008bb4 <prvIdleTask+0x28>)
 8008b9a:	681b      	ldr	r3, [r3, #0]
 8008b9c:	2b01      	cmp	r3, #1
 8008b9e:	d9f9      	bls.n	8008b94 <prvIdleTask+0x8>
			{
				taskYIELD();
 8008ba0:	4b05      	ldr	r3, [pc, #20]	@ (8008bb8 <prvIdleTask+0x2c>)
 8008ba2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008ba6:	601a      	str	r2, [r3, #0]
 8008ba8:	f3bf 8f4f 	dsb	sy
 8008bac:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8008bb0:	e7f0      	b.n	8008b94 <prvIdleTask+0x8>
 8008bb2:	bf00      	nop
 8008bb4:	200004ec 	.word	0x200004ec
 8008bb8:	e000ed04 	.word	0xe000ed04

08008bbc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8008bbc:	b580      	push	{r7, lr}
 8008bbe:	b082      	sub	sp, #8
 8008bc0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008bc2:	2300      	movs	r3, #0
 8008bc4:	607b      	str	r3, [r7, #4]
 8008bc6:	e00c      	b.n	8008be2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8008bc8:	687a      	ldr	r2, [r7, #4]
 8008bca:	4613      	mov	r3, r2
 8008bcc:	009b      	lsls	r3, r3, #2
 8008bce:	4413      	add	r3, r2
 8008bd0:	009b      	lsls	r3, r3, #2
 8008bd2:	4a12      	ldr	r2, [pc, #72]	@ (8008c1c <prvInitialiseTaskLists+0x60>)
 8008bd4:	4413      	add	r3, r2
 8008bd6:	4618      	mov	r0, r3
 8008bd8:	f7fe fd86 	bl	80076e8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	3301      	adds	r3, #1
 8008be0:	607b      	str	r3, [r7, #4]
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	2b06      	cmp	r3, #6
 8008be6:	d9ef      	bls.n	8008bc8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8008be8:	480d      	ldr	r0, [pc, #52]	@ (8008c20 <prvInitialiseTaskLists+0x64>)
 8008bea:	f7fe fd7d 	bl	80076e8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8008bee:	480d      	ldr	r0, [pc, #52]	@ (8008c24 <prvInitialiseTaskLists+0x68>)
 8008bf0:	f7fe fd7a 	bl	80076e8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8008bf4:	480c      	ldr	r0, [pc, #48]	@ (8008c28 <prvInitialiseTaskLists+0x6c>)
 8008bf6:	f7fe fd77 	bl	80076e8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8008bfa:	480c      	ldr	r0, [pc, #48]	@ (8008c2c <prvInitialiseTaskLists+0x70>)
 8008bfc:	f7fe fd74 	bl	80076e8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8008c00:	480b      	ldr	r0, [pc, #44]	@ (8008c30 <prvInitialiseTaskLists+0x74>)
 8008c02:	f7fe fd71 	bl	80076e8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8008c06:	4b0b      	ldr	r3, [pc, #44]	@ (8008c34 <prvInitialiseTaskLists+0x78>)
 8008c08:	4a05      	ldr	r2, [pc, #20]	@ (8008c20 <prvInitialiseTaskLists+0x64>)
 8008c0a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8008c0c:	4b0a      	ldr	r3, [pc, #40]	@ (8008c38 <prvInitialiseTaskLists+0x7c>)
 8008c0e:	4a05      	ldr	r2, [pc, #20]	@ (8008c24 <prvInitialiseTaskLists+0x68>)
 8008c10:	601a      	str	r2, [r3, #0]
}
 8008c12:	bf00      	nop
 8008c14:	3708      	adds	r7, #8
 8008c16:	46bd      	mov	sp, r7
 8008c18:	bd80      	pop	{r7, pc}
 8008c1a:	bf00      	nop
 8008c1c:	200004ec 	.word	0x200004ec
 8008c20:	20000578 	.word	0x20000578
 8008c24:	2000058c 	.word	0x2000058c
 8008c28:	200005a8 	.word	0x200005a8
 8008c2c:	200005bc 	.word	0x200005bc
 8008c30:	200005d4 	.word	0x200005d4
 8008c34:	200005a0 	.word	0x200005a0
 8008c38:	200005a4 	.word	0x200005a4

08008c3c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8008c3c:	b580      	push	{r7, lr}
 8008c3e:	b082      	sub	sp, #8
 8008c40:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008c42:	e019      	b.n	8008c78 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8008c44:	f000 fbb8 	bl	80093b8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008c48:	4b10      	ldr	r3, [pc, #64]	@ (8008c8c <prvCheckTasksWaitingTermination+0x50>)
 8008c4a:	68db      	ldr	r3, [r3, #12]
 8008c4c:	68db      	ldr	r3, [r3, #12]
 8008c4e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	3304      	adds	r3, #4
 8008c54:	4618      	mov	r0, r3
 8008c56:	f7fe fdd1 	bl	80077fc <uxListRemove>
				--uxCurrentNumberOfTasks;
 8008c5a:	4b0d      	ldr	r3, [pc, #52]	@ (8008c90 <prvCheckTasksWaitingTermination+0x54>)
 8008c5c:	681b      	ldr	r3, [r3, #0]
 8008c5e:	3b01      	subs	r3, #1
 8008c60:	4a0b      	ldr	r2, [pc, #44]	@ (8008c90 <prvCheckTasksWaitingTermination+0x54>)
 8008c62:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8008c64:	4b0b      	ldr	r3, [pc, #44]	@ (8008c94 <prvCheckTasksWaitingTermination+0x58>)
 8008c66:	681b      	ldr	r3, [r3, #0]
 8008c68:	3b01      	subs	r3, #1
 8008c6a:	4a0a      	ldr	r2, [pc, #40]	@ (8008c94 <prvCheckTasksWaitingTermination+0x58>)
 8008c6c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8008c6e:	f000 fbd5 	bl	800941c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8008c72:	6878      	ldr	r0, [r7, #4]
 8008c74:	f000 f810 	bl	8008c98 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008c78:	4b06      	ldr	r3, [pc, #24]	@ (8008c94 <prvCheckTasksWaitingTermination+0x58>)
 8008c7a:	681b      	ldr	r3, [r3, #0]
 8008c7c:	2b00      	cmp	r3, #0
 8008c7e:	d1e1      	bne.n	8008c44 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8008c80:	bf00      	nop
 8008c82:	bf00      	nop
 8008c84:	3708      	adds	r7, #8
 8008c86:	46bd      	mov	sp, r7
 8008c88:	bd80      	pop	{r7, pc}
 8008c8a:	bf00      	nop
 8008c8c:	200005bc 	.word	0x200005bc
 8008c90:	200005e8 	.word	0x200005e8
 8008c94:	200005d0 	.word	0x200005d0

08008c98 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8008c98:	b580      	push	{r7, lr}
 8008c9a:	b082      	sub	sp, #8
 8008c9c:	af00      	add	r7, sp, #0
 8008c9e:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	335c      	adds	r3, #92	@ 0x5c
 8008ca4:	4618      	mov	r0, r3
 8008ca6:	f001 fc11 	bl	800a4cc <_reclaim_reent>

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008cae:	4618      	mov	r0, r3
 8008cb0:	f000 fd72 	bl	8009798 <vPortFree>
			vPortFree( pxTCB );
 8008cb4:	6878      	ldr	r0, [r7, #4]
 8008cb6:	f000 fd6f 	bl	8009798 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8008cba:	bf00      	nop
 8008cbc:	3708      	adds	r7, #8
 8008cbe:	46bd      	mov	sp, r7
 8008cc0:	bd80      	pop	{r7, pc}
	...

08008cc4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8008cc4:	b480      	push	{r7}
 8008cc6:	b083      	sub	sp, #12
 8008cc8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008cca:	4b0c      	ldr	r3, [pc, #48]	@ (8008cfc <prvResetNextTaskUnblockTime+0x38>)
 8008ccc:	681b      	ldr	r3, [r3, #0]
 8008cce:	681b      	ldr	r3, [r3, #0]
 8008cd0:	2b00      	cmp	r3, #0
 8008cd2:	d104      	bne.n	8008cde <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8008cd4:	4b0a      	ldr	r3, [pc, #40]	@ (8008d00 <prvResetNextTaskUnblockTime+0x3c>)
 8008cd6:	f04f 32ff 	mov.w	r2, #4294967295
 8008cda:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8008cdc:	e008      	b.n	8008cf0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008cde:	4b07      	ldr	r3, [pc, #28]	@ (8008cfc <prvResetNextTaskUnblockTime+0x38>)
 8008ce0:	681b      	ldr	r3, [r3, #0]
 8008ce2:	68db      	ldr	r3, [r3, #12]
 8008ce4:	68db      	ldr	r3, [r3, #12]
 8008ce6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	685b      	ldr	r3, [r3, #4]
 8008cec:	4a04      	ldr	r2, [pc, #16]	@ (8008d00 <prvResetNextTaskUnblockTime+0x3c>)
 8008cee:	6013      	str	r3, [r2, #0]
}
 8008cf0:	bf00      	nop
 8008cf2:	370c      	adds	r7, #12
 8008cf4:	46bd      	mov	sp, r7
 8008cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cfa:	4770      	bx	lr
 8008cfc:	200005a0 	.word	0x200005a0
 8008d00:	20000608 	.word	0x20000608

08008d04 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8008d04:	b480      	push	{r7}
 8008d06:	b083      	sub	sp, #12
 8008d08:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8008d0a:	4b0b      	ldr	r3, [pc, #44]	@ (8008d38 <xTaskGetSchedulerState+0x34>)
 8008d0c:	681b      	ldr	r3, [r3, #0]
 8008d0e:	2b00      	cmp	r3, #0
 8008d10:	d102      	bne.n	8008d18 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8008d12:	2301      	movs	r3, #1
 8008d14:	607b      	str	r3, [r7, #4]
 8008d16:	e008      	b.n	8008d2a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008d18:	4b08      	ldr	r3, [pc, #32]	@ (8008d3c <xTaskGetSchedulerState+0x38>)
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	2b00      	cmp	r3, #0
 8008d1e:	d102      	bne.n	8008d26 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8008d20:	2302      	movs	r3, #2
 8008d22:	607b      	str	r3, [r7, #4]
 8008d24:	e001      	b.n	8008d2a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8008d26:	2300      	movs	r3, #0
 8008d28:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8008d2a:	687b      	ldr	r3, [r7, #4]
	}
 8008d2c:	4618      	mov	r0, r3
 8008d2e:	370c      	adds	r7, #12
 8008d30:	46bd      	mov	sp, r7
 8008d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d36:	4770      	bx	lr
 8008d38:	200005f4 	.word	0x200005f4
 8008d3c:	20000610 	.word	0x20000610

08008d40 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8008d40:	b580      	push	{r7, lr}
 8008d42:	b084      	sub	sp, #16
 8008d44:	af00      	add	r7, sp, #0
 8008d46:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8008d4c:	2300      	movs	r3, #0
 8008d4e:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	2b00      	cmp	r3, #0
 8008d54:	d05e      	beq.n	8008e14 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8008d56:	68bb      	ldr	r3, [r7, #8]
 8008d58:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008d5a:	4b31      	ldr	r3, [pc, #196]	@ (8008e20 <xTaskPriorityInherit+0xe0>)
 8008d5c:	681b      	ldr	r3, [r3, #0]
 8008d5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d60:	429a      	cmp	r2, r3
 8008d62:	d24e      	bcs.n	8008e02 <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8008d64:	68bb      	ldr	r3, [r7, #8]
 8008d66:	699b      	ldr	r3, [r3, #24]
 8008d68:	2b00      	cmp	r3, #0
 8008d6a:	db06      	blt.n	8008d7a <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008d6c:	4b2c      	ldr	r3, [pc, #176]	@ (8008e20 <xTaskPriorityInherit+0xe0>)
 8008d6e:	681b      	ldr	r3, [r3, #0]
 8008d70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d72:	f1c3 0207 	rsb	r2, r3, #7
 8008d76:	68bb      	ldr	r3, [r7, #8]
 8008d78:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8008d7a:	68bb      	ldr	r3, [r7, #8]
 8008d7c:	6959      	ldr	r1, [r3, #20]
 8008d7e:	68bb      	ldr	r3, [r7, #8]
 8008d80:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008d82:	4613      	mov	r3, r2
 8008d84:	009b      	lsls	r3, r3, #2
 8008d86:	4413      	add	r3, r2
 8008d88:	009b      	lsls	r3, r3, #2
 8008d8a:	4a26      	ldr	r2, [pc, #152]	@ (8008e24 <xTaskPriorityInherit+0xe4>)
 8008d8c:	4413      	add	r3, r2
 8008d8e:	4299      	cmp	r1, r3
 8008d90:	d12f      	bne.n	8008df2 <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008d92:	68bb      	ldr	r3, [r7, #8]
 8008d94:	3304      	adds	r3, #4
 8008d96:	4618      	mov	r0, r3
 8008d98:	f7fe fd30 	bl	80077fc <uxListRemove>
 8008d9c:	4603      	mov	r3, r0
 8008d9e:	2b00      	cmp	r3, #0
 8008da0:	d10a      	bne.n	8008db8 <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 8008da2:	68bb      	ldr	r3, [r7, #8]
 8008da4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008da6:	2201      	movs	r2, #1
 8008da8:	fa02 f303 	lsl.w	r3, r2, r3
 8008dac:	43da      	mvns	r2, r3
 8008dae:	4b1e      	ldr	r3, [pc, #120]	@ (8008e28 <xTaskPriorityInherit+0xe8>)
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	4013      	ands	r3, r2
 8008db4:	4a1c      	ldr	r2, [pc, #112]	@ (8008e28 <xTaskPriorityInherit+0xe8>)
 8008db6:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8008db8:	4b19      	ldr	r3, [pc, #100]	@ (8008e20 <xTaskPriorityInherit+0xe0>)
 8008dba:	681b      	ldr	r3, [r3, #0]
 8008dbc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008dbe:	68bb      	ldr	r3, [r7, #8]
 8008dc0:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8008dc2:	68bb      	ldr	r3, [r7, #8]
 8008dc4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008dc6:	2201      	movs	r2, #1
 8008dc8:	409a      	lsls	r2, r3
 8008dca:	4b17      	ldr	r3, [pc, #92]	@ (8008e28 <xTaskPriorityInherit+0xe8>)
 8008dcc:	681b      	ldr	r3, [r3, #0]
 8008dce:	4313      	orrs	r3, r2
 8008dd0:	4a15      	ldr	r2, [pc, #84]	@ (8008e28 <xTaskPriorityInherit+0xe8>)
 8008dd2:	6013      	str	r3, [r2, #0]
 8008dd4:	68bb      	ldr	r3, [r7, #8]
 8008dd6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008dd8:	4613      	mov	r3, r2
 8008dda:	009b      	lsls	r3, r3, #2
 8008ddc:	4413      	add	r3, r2
 8008dde:	009b      	lsls	r3, r3, #2
 8008de0:	4a10      	ldr	r2, [pc, #64]	@ (8008e24 <xTaskPriorityInherit+0xe4>)
 8008de2:	441a      	add	r2, r3
 8008de4:	68bb      	ldr	r3, [r7, #8]
 8008de6:	3304      	adds	r3, #4
 8008de8:	4619      	mov	r1, r3
 8008dea:	4610      	mov	r0, r2
 8008dec:	f7fe fca9 	bl	8007742 <vListInsertEnd>
 8008df0:	e004      	b.n	8008dfc <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8008df2:	4b0b      	ldr	r3, [pc, #44]	@ (8008e20 <xTaskPriorityInherit+0xe0>)
 8008df4:	681b      	ldr	r3, [r3, #0]
 8008df6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008df8:	68bb      	ldr	r3, [r7, #8]
 8008dfa:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8008dfc:	2301      	movs	r3, #1
 8008dfe:	60fb      	str	r3, [r7, #12]
 8008e00:	e008      	b.n	8008e14 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8008e02:	68bb      	ldr	r3, [r7, #8]
 8008e04:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8008e06:	4b06      	ldr	r3, [pc, #24]	@ (8008e20 <xTaskPriorityInherit+0xe0>)
 8008e08:	681b      	ldr	r3, [r3, #0]
 8008e0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e0c:	429a      	cmp	r2, r3
 8008e0e:	d201      	bcs.n	8008e14 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8008e10:	2301      	movs	r3, #1
 8008e12:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008e14:	68fb      	ldr	r3, [r7, #12]
	}
 8008e16:	4618      	mov	r0, r3
 8008e18:	3710      	adds	r7, #16
 8008e1a:	46bd      	mov	sp, r7
 8008e1c:	bd80      	pop	{r7, pc}
 8008e1e:	bf00      	nop
 8008e20:	200004e8 	.word	0x200004e8
 8008e24:	200004ec 	.word	0x200004ec
 8008e28:	200005f0 	.word	0x200005f0

08008e2c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8008e2c:	b580      	push	{r7, lr}
 8008e2e:	b086      	sub	sp, #24
 8008e30:	af00      	add	r7, sp, #0
 8008e32:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8008e38:	2300      	movs	r3, #0
 8008e3a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	2b00      	cmp	r3, #0
 8008e40:	d070      	beq.n	8008f24 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8008e42:	4b3b      	ldr	r3, [pc, #236]	@ (8008f30 <xTaskPriorityDisinherit+0x104>)
 8008e44:	681b      	ldr	r3, [r3, #0]
 8008e46:	693a      	ldr	r2, [r7, #16]
 8008e48:	429a      	cmp	r2, r3
 8008e4a:	d00b      	beq.n	8008e64 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8008e4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e50:	f383 8811 	msr	BASEPRI, r3
 8008e54:	f3bf 8f6f 	isb	sy
 8008e58:	f3bf 8f4f 	dsb	sy
 8008e5c:	60fb      	str	r3, [r7, #12]
}
 8008e5e:	bf00      	nop
 8008e60:	bf00      	nop
 8008e62:	e7fd      	b.n	8008e60 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8008e64:	693b      	ldr	r3, [r7, #16]
 8008e66:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008e68:	2b00      	cmp	r3, #0
 8008e6a:	d10b      	bne.n	8008e84 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8008e6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e70:	f383 8811 	msr	BASEPRI, r3
 8008e74:	f3bf 8f6f 	isb	sy
 8008e78:	f3bf 8f4f 	dsb	sy
 8008e7c:	60bb      	str	r3, [r7, #8]
}
 8008e7e:	bf00      	nop
 8008e80:	bf00      	nop
 8008e82:	e7fd      	b.n	8008e80 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8008e84:	693b      	ldr	r3, [r7, #16]
 8008e86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008e88:	1e5a      	subs	r2, r3, #1
 8008e8a:	693b      	ldr	r3, [r7, #16]
 8008e8c:	659a      	str	r2, [r3, #88]	@ 0x58

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8008e8e:	693b      	ldr	r3, [r7, #16]
 8008e90:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008e92:	693b      	ldr	r3, [r7, #16]
 8008e94:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008e96:	429a      	cmp	r2, r3
 8008e98:	d044      	beq.n	8008f24 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8008e9a:	693b      	ldr	r3, [r7, #16]
 8008e9c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008e9e:	2b00      	cmp	r3, #0
 8008ea0:	d140      	bne.n	8008f24 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008ea2:	693b      	ldr	r3, [r7, #16]
 8008ea4:	3304      	adds	r3, #4
 8008ea6:	4618      	mov	r0, r3
 8008ea8:	f7fe fca8 	bl	80077fc <uxListRemove>
 8008eac:	4603      	mov	r3, r0
 8008eae:	2b00      	cmp	r3, #0
 8008eb0:	d115      	bne.n	8008ede <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8008eb2:	693b      	ldr	r3, [r7, #16]
 8008eb4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008eb6:	491f      	ldr	r1, [pc, #124]	@ (8008f34 <xTaskPriorityDisinherit+0x108>)
 8008eb8:	4613      	mov	r3, r2
 8008eba:	009b      	lsls	r3, r3, #2
 8008ebc:	4413      	add	r3, r2
 8008ebe:	009b      	lsls	r3, r3, #2
 8008ec0:	440b      	add	r3, r1
 8008ec2:	681b      	ldr	r3, [r3, #0]
 8008ec4:	2b00      	cmp	r3, #0
 8008ec6:	d10a      	bne.n	8008ede <xTaskPriorityDisinherit+0xb2>
 8008ec8:	693b      	ldr	r3, [r7, #16]
 8008eca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ecc:	2201      	movs	r2, #1
 8008ece:	fa02 f303 	lsl.w	r3, r2, r3
 8008ed2:	43da      	mvns	r2, r3
 8008ed4:	4b18      	ldr	r3, [pc, #96]	@ (8008f38 <xTaskPriorityDisinherit+0x10c>)
 8008ed6:	681b      	ldr	r3, [r3, #0]
 8008ed8:	4013      	ands	r3, r2
 8008eda:	4a17      	ldr	r2, [pc, #92]	@ (8008f38 <xTaskPriorityDisinherit+0x10c>)
 8008edc:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8008ede:	693b      	ldr	r3, [r7, #16]
 8008ee0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8008ee2:	693b      	ldr	r3, [r7, #16]
 8008ee4:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008ee6:	693b      	ldr	r3, [r7, #16]
 8008ee8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008eea:	f1c3 0207 	rsb	r2, r3, #7
 8008eee:	693b      	ldr	r3, [r7, #16]
 8008ef0:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8008ef2:	693b      	ldr	r3, [r7, #16]
 8008ef4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ef6:	2201      	movs	r2, #1
 8008ef8:	409a      	lsls	r2, r3
 8008efa:	4b0f      	ldr	r3, [pc, #60]	@ (8008f38 <xTaskPriorityDisinherit+0x10c>)
 8008efc:	681b      	ldr	r3, [r3, #0]
 8008efe:	4313      	orrs	r3, r2
 8008f00:	4a0d      	ldr	r2, [pc, #52]	@ (8008f38 <xTaskPriorityDisinherit+0x10c>)
 8008f02:	6013      	str	r3, [r2, #0]
 8008f04:	693b      	ldr	r3, [r7, #16]
 8008f06:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008f08:	4613      	mov	r3, r2
 8008f0a:	009b      	lsls	r3, r3, #2
 8008f0c:	4413      	add	r3, r2
 8008f0e:	009b      	lsls	r3, r3, #2
 8008f10:	4a08      	ldr	r2, [pc, #32]	@ (8008f34 <xTaskPriorityDisinherit+0x108>)
 8008f12:	441a      	add	r2, r3
 8008f14:	693b      	ldr	r3, [r7, #16]
 8008f16:	3304      	adds	r3, #4
 8008f18:	4619      	mov	r1, r3
 8008f1a:	4610      	mov	r0, r2
 8008f1c:	f7fe fc11 	bl	8007742 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8008f20:	2301      	movs	r3, #1
 8008f22:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008f24:	697b      	ldr	r3, [r7, #20]
	}
 8008f26:	4618      	mov	r0, r3
 8008f28:	3718      	adds	r7, #24
 8008f2a:	46bd      	mov	sp, r7
 8008f2c:	bd80      	pop	{r7, pc}
 8008f2e:	bf00      	nop
 8008f30:	200004e8 	.word	0x200004e8
 8008f34:	200004ec 	.word	0x200004ec
 8008f38:	200005f0 	.word	0x200005f0

08008f3c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8008f3c:	b580      	push	{r7, lr}
 8008f3e:	b088      	sub	sp, #32
 8008f40:	af00      	add	r7, sp, #0
 8008f42:	6078      	str	r0, [r7, #4]
 8008f44:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8008f4a:	2301      	movs	r3, #1
 8008f4c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	2b00      	cmp	r3, #0
 8008f52:	d079      	beq.n	8009048 <vTaskPriorityDisinheritAfterTimeout+0x10c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8008f54:	69bb      	ldr	r3, [r7, #24]
 8008f56:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008f58:	2b00      	cmp	r3, #0
 8008f5a:	d10b      	bne.n	8008f74 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8008f5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f60:	f383 8811 	msr	BASEPRI, r3
 8008f64:	f3bf 8f6f 	isb	sy
 8008f68:	f3bf 8f4f 	dsb	sy
 8008f6c:	60fb      	str	r3, [r7, #12]
}
 8008f6e:	bf00      	nop
 8008f70:	bf00      	nop
 8008f72:	e7fd      	b.n	8008f70 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8008f74:	69bb      	ldr	r3, [r7, #24]
 8008f76:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008f78:	683a      	ldr	r2, [r7, #0]
 8008f7a:	429a      	cmp	r2, r3
 8008f7c:	d902      	bls.n	8008f84 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8008f7e:	683b      	ldr	r3, [r7, #0]
 8008f80:	61fb      	str	r3, [r7, #28]
 8008f82:	e002      	b.n	8008f8a <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8008f84:	69bb      	ldr	r3, [r7, #24]
 8008f86:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008f88:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8008f8a:	69bb      	ldr	r3, [r7, #24]
 8008f8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f8e:	69fa      	ldr	r2, [r7, #28]
 8008f90:	429a      	cmp	r2, r3
 8008f92:	d059      	beq.n	8009048 <vTaskPriorityDisinheritAfterTimeout+0x10c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8008f94:	69bb      	ldr	r3, [r7, #24]
 8008f96:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008f98:	697a      	ldr	r2, [r7, #20]
 8008f9a:	429a      	cmp	r2, r3
 8008f9c:	d154      	bne.n	8009048 <vTaskPriorityDisinheritAfterTimeout+0x10c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8008f9e:	4b2c      	ldr	r3, [pc, #176]	@ (8009050 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 8008fa0:	681b      	ldr	r3, [r3, #0]
 8008fa2:	69ba      	ldr	r2, [r7, #24]
 8008fa4:	429a      	cmp	r2, r3
 8008fa6:	d10b      	bne.n	8008fc0 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8008fa8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008fac:	f383 8811 	msr	BASEPRI, r3
 8008fb0:	f3bf 8f6f 	isb	sy
 8008fb4:	f3bf 8f4f 	dsb	sy
 8008fb8:	60bb      	str	r3, [r7, #8]
}
 8008fba:	bf00      	nop
 8008fbc:	bf00      	nop
 8008fbe:	e7fd      	b.n	8008fbc <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8008fc0:	69bb      	ldr	r3, [r7, #24]
 8008fc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008fc4:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8008fc6:	69bb      	ldr	r3, [r7, #24]
 8008fc8:	69fa      	ldr	r2, [r7, #28]
 8008fca:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8008fcc:	69bb      	ldr	r3, [r7, #24]
 8008fce:	699b      	ldr	r3, [r3, #24]
 8008fd0:	2b00      	cmp	r3, #0
 8008fd2:	db04      	blt.n	8008fde <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008fd4:	69fb      	ldr	r3, [r7, #28]
 8008fd6:	f1c3 0207 	rsb	r2, r3, #7
 8008fda:	69bb      	ldr	r3, [r7, #24]
 8008fdc:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8008fde:	69bb      	ldr	r3, [r7, #24]
 8008fe0:	6959      	ldr	r1, [r3, #20]
 8008fe2:	693a      	ldr	r2, [r7, #16]
 8008fe4:	4613      	mov	r3, r2
 8008fe6:	009b      	lsls	r3, r3, #2
 8008fe8:	4413      	add	r3, r2
 8008fea:	009b      	lsls	r3, r3, #2
 8008fec:	4a19      	ldr	r2, [pc, #100]	@ (8009054 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8008fee:	4413      	add	r3, r2
 8008ff0:	4299      	cmp	r1, r3
 8008ff2:	d129      	bne.n	8009048 <vTaskPriorityDisinheritAfterTimeout+0x10c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008ff4:	69bb      	ldr	r3, [r7, #24]
 8008ff6:	3304      	adds	r3, #4
 8008ff8:	4618      	mov	r0, r3
 8008ffa:	f7fe fbff 	bl	80077fc <uxListRemove>
 8008ffe:	4603      	mov	r3, r0
 8009000:	2b00      	cmp	r3, #0
 8009002:	d10a      	bne.n	800901a <vTaskPriorityDisinheritAfterTimeout+0xde>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8009004:	69bb      	ldr	r3, [r7, #24]
 8009006:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009008:	2201      	movs	r2, #1
 800900a:	fa02 f303 	lsl.w	r3, r2, r3
 800900e:	43da      	mvns	r2, r3
 8009010:	4b11      	ldr	r3, [pc, #68]	@ (8009058 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8009012:	681b      	ldr	r3, [r3, #0]
 8009014:	4013      	ands	r3, r2
 8009016:	4a10      	ldr	r2, [pc, #64]	@ (8009058 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8009018:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800901a:	69bb      	ldr	r3, [r7, #24]
 800901c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800901e:	2201      	movs	r2, #1
 8009020:	409a      	lsls	r2, r3
 8009022:	4b0d      	ldr	r3, [pc, #52]	@ (8009058 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8009024:	681b      	ldr	r3, [r3, #0]
 8009026:	4313      	orrs	r3, r2
 8009028:	4a0b      	ldr	r2, [pc, #44]	@ (8009058 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 800902a:	6013      	str	r3, [r2, #0]
 800902c:	69bb      	ldr	r3, [r7, #24]
 800902e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009030:	4613      	mov	r3, r2
 8009032:	009b      	lsls	r3, r3, #2
 8009034:	4413      	add	r3, r2
 8009036:	009b      	lsls	r3, r3, #2
 8009038:	4a06      	ldr	r2, [pc, #24]	@ (8009054 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800903a:	441a      	add	r2, r3
 800903c:	69bb      	ldr	r3, [r7, #24]
 800903e:	3304      	adds	r3, #4
 8009040:	4619      	mov	r1, r3
 8009042:	4610      	mov	r0, r2
 8009044:	f7fe fb7d 	bl	8007742 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009048:	bf00      	nop
 800904a:	3720      	adds	r7, #32
 800904c:	46bd      	mov	sp, r7
 800904e:	bd80      	pop	{r7, pc}
 8009050:	200004e8 	.word	0x200004e8
 8009054:	200004ec 	.word	0x200004ec
 8009058:	200005f0 	.word	0x200005f0

0800905c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800905c:	b480      	push	{r7}
 800905e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8009060:	4b07      	ldr	r3, [pc, #28]	@ (8009080 <pvTaskIncrementMutexHeldCount+0x24>)
 8009062:	681b      	ldr	r3, [r3, #0]
 8009064:	2b00      	cmp	r3, #0
 8009066:	d004      	beq.n	8009072 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8009068:	4b05      	ldr	r3, [pc, #20]	@ (8009080 <pvTaskIncrementMutexHeldCount+0x24>)
 800906a:	681b      	ldr	r3, [r3, #0]
 800906c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800906e:	3201      	adds	r2, #1
 8009070:	659a      	str	r2, [r3, #88]	@ 0x58
		}

		return pxCurrentTCB;
 8009072:	4b03      	ldr	r3, [pc, #12]	@ (8009080 <pvTaskIncrementMutexHeldCount+0x24>)
 8009074:	681b      	ldr	r3, [r3, #0]
	}
 8009076:	4618      	mov	r0, r3
 8009078:	46bd      	mov	sp, r7
 800907a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800907e:	4770      	bx	lr
 8009080:	200004e8 	.word	0x200004e8

08009084 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8009084:	b580      	push	{r7, lr}
 8009086:	b084      	sub	sp, #16
 8009088:	af00      	add	r7, sp, #0
 800908a:	6078      	str	r0, [r7, #4]
 800908c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800908e:	4b29      	ldr	r3, [pc, #164]	@ (8009134 <prvAddCurrentTaskToDelayedList+0xb0>)
 8009090:	681b      	ldr	r3, [r3, #0]
 8009092:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009094:	4b28      	ldr	r3, [pc, #160]	@ (8009138 <prvAddCurrentTaskToDelayedList+0xb4>)
 8009096:	681b      	ldr	r3, [r3, #0]
 8009098:	3304      	adds	r3, #4
 800909a:	4618      	mov	r0, r3
 800909c:	f7fe fbae 	bl	80077fc <uxListRemove>
 80090a0:	4603      	mov	r3, r0
 80090a2:	2b00      	cmp	r3, #0
 80090a4:	d10b      	bne.n	80090be <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80090a6:	4b24      	ldr	r3, [pc, #144]	@ (8009138 <prvAddCurrentTaskToDelayedList+0xb4>)
 80090a8:	681b      	ldr	r3, [r3, #0]
 80090aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80090ac:	2201      	movs	r2, #1
 80090ae:	fa02 f303 	lsl.w	r3, r2, r3
 80090b2:	43da      	mvns	r2, r3
 80090b4:	4b21      	ldr	r3, [pc, #132]	@ (800913c <prvAddCurrentTaskToDelayedList+0xb8>)
 80090b6:	681b      	ldr	r3, [r3, #0]
 80090b8:	4013      	ands	r3, r2
 80090ba:	4a20      	ldr	r2, [pc, #128]	@ (800913c <prvAddCurrentTaskToDelayedList+0xb8>)
 80090bc:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80090c4:	d10a      	bne.n	80090dc <prvAddCurrentTaskToDelayedList+0x58>
 80090c6:	683b      	ldr	r3, [r7, #0]
 80090c8:	2b00      	cmp	r3, #0
 80090ca:	d007      	beq.n	80090dc <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80090cc:	4b1a      	ldr	r3, [pc, #104]	@ (8009138 <prvAddCurrentTaskToDelayedList+0xb4>)
 80090ce:	681b      	ldr	r3, [r3, #0]
 80090d0:	3304      	adds	r3, #4
 80090d2:	4619      	mov	r1, r3
 80090d4:	481a      	ldr	r0, [pc, #104]	@ (8009140 <prvAddCurrentTaskToDelayedList+0xbc>)
 80090d6:	f7fe fb34 	bl	8007742 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80090da:	e026      	b.n	800912a <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80090dc:	68fa      	ldr	r2, [r7, #12]
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	4413      	add	r3, r2
 80090e2:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80090e4:	4b14      	ldr	r3, [pc, #80]	@ (8009138 <prvAddCurrentTaskToDelayedList+0xb4>)
 80090e6:	681b      	ldr	r3, [r3, #0]
 80090e8:	68ba      	ldr	r2, [r7, #8]
 80090ea:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80090ec:	68ba      	ldr	r2, [r7, #8]
 80090ee:	68fb      	ldr	r3, [r7, #12]
 80090f0:	429a      	cmp	r2, r3
 80090f2:	d209      	bcs.n	8009108 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80090f4:	4b13      	ldr	r3, [pc, #76]	@ (8009144 <prvAddCurrentTaskToDelayedList+0xc0>)
 80090f6:	681a      	ldr	r2, [r3, #0]
 80090f8:	4b0f      	ldr	r3, [pc, #60]	@ (8009138 <prvAddCurrentTaskToDelayedList+0xb4>)
 80090fa:	681b      	ldr	r3, [r3, #0]
 80090fc:	3304      	adds	r3, #4
 80090fe:	4619      	mov	r1, r3
 8009100:	4610      	mov	r0, r2
 8009102:	f7fe fb42 	bl	800778a <vListInsert>
}
 8009106:	e010      	b.n	800912a <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009108:	4b0f      	ldr	r3, [pc, #60]	@ (8009148 <prvAddCurrentTaskToDelayedList+0xc4>)
 800910a:	681a      	ldr	r2, [r3, #0]
 800910c:	4b0a      	ldr	r3, [pc, #40]	@ (8009138 <prvAddCurrentTaskToDelayedList+0xb4>)
 800910e:	681b      	ldr	r3, [r3, #0]
 8009110:	3304      	adds	r3, #4
 8009112:	4619      	mov	r1, r3
 8009114:	4610      	mov	r0, r2
 8009116:	f7fe fb38 	bl	800778a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800911a:	4b0c      	ldr	r3, [pc, #48]	@ (800914c <prvAddCurrentTaskToDelayedList+0xc8>)
 800911c:	681b      	ldr	r3, [r3, #0]
 800911e:	68ba      	ldr	r2, [r7, #8]
 8009120:	429a      	cmp	r2, r3
 8009122:	d202      	bcs.n	800912a <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8009124:	4a09      	ldr	r2, [pc, #36]	@ (800914c <prvAddCurrentTaskToDelayedList+0xc8>)
 8009126:	68bb      	ldr	r3, [r7, #8]
 8009128:	6013      	str	r3, [r2, #0]
}
 800912a:	bf00      	nop
 800912c:	3710      	adds	r7, #16
 800912e:	46bd      	mov	sp, r7
 8009130:	bd80      	pop	{r7, pc}
 8009132:	bf00      	nop
 8009134:	200005ec 	.word	0x200005ec
 8009138:	200004e8 	.word	0x200004e8
 800913c:	200005f0 	.word	0x200005f0
 8009140:	200005d4 	.word	0x200005d4
 8009144:	200005a4 	.word	0x200005a4
 8009148:	200005a0 	.word	0x200005a0
 800914c:	20000608 	.word	0x20000608

08009150 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8009150:	b480      	push	{r7}
 8009152:	b085      	sub	sp, #20
 8009154:	af00      	add	r7, sp, #0
 8009156:	60f8      	str	r0, [r7, #12]
 8009158:	60b9      	str	r1, [r7, #8]
 800915a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800915c:	68fb      	ldr	r3, [r7, #12]
 800915e:	3b04      	subs	r3, #4
 8009160:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8009162:	68fb      	ldr	r3, [r7, #12]
 8009164:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8009168:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800916a:	68fb      	ldr	r3, [r7, #12]
 800916c:	3b04      	subs	r3, #4
 800916e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8009170:	68bb      	ldr	r3, [r7, #8]
 8009172:	f023 0201 	bic.w	r2, r3, #1
 8009176:	68fb      	ldr	r3, [r7, #12]
 8009178:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800917a:	68fb      	ldr	r3, [r7, #12]
 800917c:	3b04      	subs	r3, #4
 800917e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8009180:	4a0c      	ldr	r2, [pc, #48]	@ (80091b4 <pxPortInitialiseStack+0x64>)
 8009182:	68fb      	ldr	r3, [r7, #12]
 8009184:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8009186:	68fb      	ldr	r3, [r7, #12]
 8009188:	3b14      	subs	r3, #20
 800918a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800918c:	687a      	ldr	r2, [r7, #4]
 800918e:	68fb      	ldr	r3, [r7, #12]
 8009190:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8009192:	68fb      	ldr	r3, [r7, #12]
 8009194:	3b04      	subs	r3, #4
 8009196:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8009198:	68fb      	ldr	r3, [r7, #12]
 800919a:	f06f 0202 	mvn.w	r2, #2
 800919e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80091a0:	68fb      	ldr	r3, [r7, #12]
 80091a2:	3b20      	subs	r3, #32
 80091a4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80091a6:	68fb      	ldr	r3, [r7, #12]
}
 80091a8:	4618      	mov	r0, r3
 80091aa:	3714      	adds	r7, #20
 80091ac:	46bd      	mov	sp, r7
 80091ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091b2:	4770      	bx	lr
 80091b4:	080091b9 	.word	0x080091b9

080091b8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80091b8:	b480      	push	{r7}
 80091ba:	b085      	sub	sp, #20
 80091bc:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80091be:	2300      	movs	r3, #0
 80091c0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80091c2:	4b13      	ldr	r3, [pc, #76]	@ (8009210 <prvTaskExitError+0x58>)
 80091c4:	681b      	ldr	r3, [r3, #0]
 80091c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80091ca:	d00b      	beq.n	80091e4 <prvTaskExitError+0x2c>
	__asm volatile
 80091cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80091d0:	f383 8811 	msr	BASEPRI, r3
 80091d4:	f3bf 8f6f 	isb	sy
 80091d8:	f3bf 8f4f 	dsb	sy
 80091dc:	60fb      	str	r3, [r7, #12]
}
 80091de:	bf00      	nop
 80091e0:	bf00      	nop
 80091e2:	e7fd      	b.n	80091e0 <prvTaskExitError+0x28>
	__asm volatile
 80091e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80091e8:	f383 8811 	msr	BASEPRI, r3
 80091ec:	f3bf 8f6f 	isb	sy
 80091f0:	f3bf 8f4f 	dsb	sy
 80091f4:	60bb      	str	r3, [r7, #8]
}
 80091f6:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80091f8:	bf00      	nop
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	2b00      	cmp	r3, #0
 80091fe:	d0fc      	beq.n	80091fa <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8009200:	bf00      	nop
 8009202:	bf00      	nop
 8009204:	3714      	adds	r7, #20
 8009206:	46bd      	mov	sp, r7
 8009208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800920c:	4770      	bx	lr
 800920e:	bf00      	nop
 8009210:	2000000c 	.word	0x2000000c
	...

08009220 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8009220:	4b07      	ldr	r3, [pc, #28]	@ (8009240 <pxCurrentTCBConst2>)
 8009222:	6819      	ldr	r1, [r3, #0]
 8009224:	6808      	ldr	r0, [r1, #0]
 8009226:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800922a:	f380 8809 	msr	PSP, r0
 800922e:	f3bf 8f6f 	isb	sy
 8009232:	f04f 0000 	mov.w	r0, #0
 8009236:	f380 8811 	msr	BASEPRI, r0
 800923a:	4770      	bx	lr
 800923c:	f3af 8000 	nop.w

08009240 <pxCurrentTCBConst2>:
 8009240:	200004e8 	.word	0x200004e8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8009244:	bf00      	nop
 8009246:	bf00      	nop

08009248 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8009248:	4808      	ldr	r0, [pc, #32]	@ (800926c <prvPortStartFirstTask+0x24>)
 800924a:	6800      	ldr	r0, [r0, #0]
 800924c:	6800      	ldr	r0, [r0, #0]
 800924e:	f380 8808 	msr	MSP, r0
 8009252:	f04f 0000 	mov.w	r0, #0
 8009256:	f380 8814 	msr	CONTROL, r0
 800925a:	b662      	cpsie	i
 800925c:	b661      	cpsie	f
 800925e:	f3bf 8f4f 	dsb	sy
 8009262:	f3bf 8f6f 	isb	sy
 8009266:	df00      	svc	0
 8009268:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800926a:	bf00      	nop
 800926c:	e000ed08 	.word	0xe000ed08

08009270 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8009270:	b580      	push	{r7, lr}
 8009272:	b086      	sub	sp, #24
 8009274:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8009276:	4b47      	ldr	r3, [pc, #284]	@ (8009394 <xPortStartScheduler+0x124>)
 8009278:	681b      	ldr	r3, [r3, #0]
 800927a:	4a47      	ldr	r2, [pc, #284]	@ (8009398 <xPortStartScheduler+0x128>)
 800927c:	4293      	cmp	r3, r2
 800927e:	d10b      	bne.n	8009298 <xPortStartScheduler+0x28>
	__asm volatile
 8009280:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009284:	f383 8811 	msr	BASEPRI, r3
 8009288:	f3bf 8f6f 	isb	sy
 800928c:	f3bf 8f4f 	dsb	sy
 8009290:	613b      	str	r3, [r7, #16]
}
 8009292:	bf00      	nop
 8009294:	bf00      	nop
 8009296:	e7fd      	b.n	8009294 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8009298:	4b3e      	ldr	r3, [pc, #248]	@ (8009394 <xPortStartScheduler+0x124>)
 800929a:	681b      	ldr	r3, [r3, #0]
 800929c:	4a3f      	ldr	r2, [pc, #252]	@ (800939c <xPortStartScheduler+0x12c>)
 800929e:	4293      	cmp	r3, r2
 80092a0:	d10b      	bne.n	80092ba <xPortStartScheduler+0x4a>
	__asm volatile
 80092a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80092a6:	f383 8811 	msr	BASEPRI, r3
 80092aa:	f3bf 8f6f 	isb	sy
 80092ae:	f3bf 8f4f 	dsb	sy
 80092b2:	60fb      	str	r3, [r7, #12]
}
 80092b4:	bf00      	nop
 80092b6:	bf00      	nop
 80092b8:	e7fd      	b.n	80092b6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80092ba:	4b39      	ldr	r3, [pc, #228]	@ (80093a0 <xPortStartScheduler+0x130>)
 80092bc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80092be:	697b      	ldr	r3, [r7, #20]
 80092c0:	781b      	ldrb	r3, [r3, #0]
 80092c2:	b2db      	uxtb	r3, r3
 80092c4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80092c6:	697b      	ldr	r3, [r7, #20]
 80092c8:	22ff      	movs	r2, #255	@ 0xff
 80092ca:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80092cc:	697b      	ldr	r3, [r7, #20]
 80092ce:	781b      	ldrb	r3, [r3, #0]
 80092d0:	b2db      	uxtb	r3, r3
 80092d2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80092d4:	78fb      	ldrb	r3, [r7, #3]
 80092d6:	b2db      	uxtb	r3, r3
 80092d8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80092dc:	b2da      	uxtb	r2, r3
 80092de:	4b31      	ldr	r3, [pc, #196]	@ (80093a4 <xPortStartScheduler+0x134>)
 80092e0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80092e2:	4b31      	ldr	r3, [pc, #196]	@ (80093a8 <xPortStartScheduler+0x138>)
 80092e4:	2207      	movs	r2, #7
 80092e6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80092e8:	e009      	b.n	80092fe <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 80092ea:	4b2f      	ldr	r3, [pc, #188]	@ (80093a8 <xPortStartScheduler+0x138>)
 80092ec:	681b      	ldr	r3, [r3, #0]
 80092ee:	3b01      	subs	r3, #1
 80092f0:	4a2d      	ldr	r2, [pc, #180]	@ (80093a8 <xPortStartScheduler+0x138>)
 80092f2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80092f4:	78fb      	ldrb	r3, [r7, #3]
 80092f6:	b2db      	uxtb	r3, r3
 80092f8:	005b      	lsls	r3, r3, #1
 80092fa:	b2db      	uxtb	r3, r3
 80092fc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80092fe:	78fb      	ldrb	r3, [r7, #3]
 8009300:	b2db      	uxtb	r3, r3
 8009302:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009306:	2b80      	cmp	r3, #128	@ 0x80
 8009308:	d0ef      	beq.n	80092ea <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800930a:	4b27      	ldr	r3, [pc, #156]	@ (80093a8 <xPortStartScheduler+0x138>)
 800930c:	681b      	ldr	r3, [r3, #0]
 800930e:	f1c3 0307 	rsb	r3, r3, #7
 8009312:	2b04      	cmp	r3, #4
 8009314:	d00b      	beq.n	800932e <xPortStartScheduler+0xbe>
	__asm volatile
 8009316:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800931a:	f383 8811 	msr	BASEPRI, r3
 800931e:	f3bf 8f6f 	isb	sy
 8009322:	f3bf 8f4f 	dsb	sy
 8009326:	60bb      	str	r3, [r7, #8]
}
 8009328:	bf00      	nop
 800932a:	bf00      	nop
 800932c:	e7fd      	b.n	800932a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800932e:	4b1e      	ldr	r3, [pc, #120]	@ (80093a8 <xPortStartScheduler+0x138>)
 8009330:	681b      	ldr	r3, [r3, #0]
 8009332:	021b      	lsls	r3, r3, #8
 8009334:	4a1c      	ldr	r2, [pc, #112]	@ (80093a8 <xPortStartScheduler+0x138>)
 8009336:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8009338:	4b1b      	ldr	r3, [pc, #108]	@ (80093a8 <xPortStartScheduler+0x138>)
 800933a:	681b      	ldr	r3, [r3, #0]
 800933c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8009340:	4a19      	ldr	r2, [pc, #100]	@ (80093a8 <xPortStartScheduler+0x138>)
 8009342:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	b2da      	uxtb	r2, r3
 8009348:	697b      	ldr	r3, [r7, #20]
 800934a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800934c:	4b17      	ldr	r3, [pc, #92]	@ (80093ac <xPortStartScheduler+0x13c>)
 800934e:	681b      	ldr	r3, [r3, #0]
 8009350:	4a16      	ldr	r2, [pc, #88]	@ (80093ac <xPortStartScheduler+0x13c>)
 8009352:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8009356:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8009358:	4b14      	ldr	r3, [pc, #80]	@ (80093ac <xPortStartScheduler+0x13c>)
 800935a:	681b      	ldr	r3, [r3, #0]
 800935c:	4a13      	ldr	r2, [pc, #76]	@ (80093ac <xPortStartScheduler+0x13c>)
 800935e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8009362:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8009364:	f000 f8da 	bl	800951c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8009368:	4b11      	ldr	r3, [pc, #68]	@ (80093b0 <xPortStartScheduler+0x140>)
 800936a:	2200      	movs	r2, #0
 800936c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800936e:	f000 f8f9 	bl	8009564 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8009372:	4b10      	ldr	r3, [pc, #64]	@ (80093b4 <xPortStartScheduler+0x144>)
 8009374:	681b      	ldr	r3, [r3, #0]
 8009376:	4a0f      	ldr	r2, [pc, #60]	@ (80093b4 <xPortStartScheduler+0x144>)
 8009378:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800937c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800937e:	f7ff ff63 	bl	8009248 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8009382:	f7ff fa8f 	bl	80088a4 <vTaskSwitchContext>
	prvTaskExitError();
 8009386:	f7ff ff17 	bl	80091b8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800938a:	2300      	movs	r3, #0
}
 800938c:	4618      	mov	r0, r3
 800938e:	3718      	adds	r7, #24
 8009390:	46bd      	mov	sp, r7
 8009392:	bd80      	pop	{r7, pc}
 8009394:	e000ed00 	.word	0xe000ed00
 8009398:	410fc271 	.word	0x410fc271
 800939c:	410fc270 	.word	0x410fc270
 80093a0:	e000e400 	.word	0xe000e400
 80093a4:	20000614 	.word	0x20000614
 80093a8:	20000618 	.word	0x20000618
 80093ac:	e000ed20 	.word	0xe000ed20
 80093b0:	2000000c 	.word	0x2000000c
 80093b4:	e000ef34 	.word	0xe000ef34

080093b8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80093b8:	b480      	push	{r7}
 80093ba:	b083      	sub	sp, #12
 80093bc:	af00      	add	r7, sp, #0
	__asm volatile
 80093be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093c2:	f383 8811 	msr	BASEPRI, r3
 80093c6:	f3bf 8f6f 	isb	sy
 80093ca:	f3bf 8f4f 	dsb	sy
 80093ce:	607b      	str	r3, [r7, #4]
}
 80093d0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80093d2:	4b10      	ldr	r3, [pc, #64]	@ (8009414 <vPortEnterCritical+0x5c>)
 80093d4:	681b      	ldr	r3, [r3, #0]
 80093d6:	3301      	adds	r3, #1
 80093d8:	4a0e      	ldr	r2, [pc, #56]	@ (8009414 <vPortEnterCritical+0x5c>)
 80093da:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80093dc:	4b0d      	ldr	r3, [pc, #52]	@ (8009414 <vPortEnterCritical+0x5c>)
 80093de:	681b      	ldr	r3, [r3, #0]
 80093e0:	2b01      	cmp	r3, #1
 80093e2:	d110      	bne.n	8009406 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80093e4:	4b0c      	ldr	r3, [pc, #48]	@ (8009418 <vPortEnterCritical+0x60>)
 80093e6:	681b      	ldr	r3, [r3, #0]
 80093e8:	b2db      	uxtb	r3, r3
 80093ea:	2b00      	cmp	r3, #0
 80093ec:	d00b      	beq.n	8009406 <vPortEnterCritical+0x4e>
	__asm volatile
 80093ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093f2:	f383 8811 	msr	BASEPRI, r3
 80093f6:	f3bf 8f6f 	isb	sy
 80093fa:	f3bf 8f4f 	dsb	sy
 80093fe:	603b      	str	r3, [r7, #0]
}
 8009400:	bf00      	nop
 8009402:	bf00      	nop
 8009404:	e7fd      	b.n	8009402 <vPortEnterCritical+0x4a>
	}
}
 8009406:	bf00      	nop
 8009408:	370c      	adds	r7, #12
 800940a:	46bd      	mov	sp, r7
 800940c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009410:	4770      	bx	lr
 8009412:	bf00      	nop
 8009414:	2000000c 	.word	0x2000000c
 8009418:	e000ed04 	.word	0xe000ed04

0800941c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800941c:	b480      	push	{r7}
 800941e:	b083      	sub	sp, #12
 8009420:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8009422:	4b12      	ldr	r3, [pc, #72]	@ (800946c <vPortExitCritical+0x50>)
 8009424:	681b      	ldr	r3, [r3, #0]
 8009426:	2b00      	cmp	r3, #0
 8009428:	d10b      	bne.n	8009442 <vPortExitCritical+0x26>
	__asm volatile
 800942a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800942e:	f383 8811 	msr	BASEPRI, r3
 8009432:	f3bf 8f6f 	isb	sy
 8009436:	f3bf 8f4f 	dsb	sy
 800943a:	607b      	str	r3, [r7, #4]
}
 800943c:	bf00      	nop
 800943e:	bf00      	nop
 8009440:	e7fd      	b.n	800943e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8009442:	4b0a      	ldr	r3, [pc, #40]	@ (800946c <vPortExitCritical+0x50>)
 8009444:	681b      	ldr	r3, [r3, #0]
 8009446:	3b01      	subs	r3, #1
 8009448:	4a08      	ldr	r2, [pc, #32]	@ (800946c <vPortExitCritical+0x50>)
 800944a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800944c:	4b07      	ldr	r3, [pc, #28]	@ (800946c <vPortExitCritical+0x50>)
 800944e:	681b      	ldr	r3, [r3, #0]
 8009450:	2b00      	cmp	r3, #0
 8009452:	d105      	bne.n	8009460 <vPortExitCritical+0x44>
 8009454:	2300      	movs	r3, #0
 8009456:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009458:	683b      	ldr	r3, [r7, #0]
 800945a:	f383 8811 	msr	BASEPRI, r3
}
 800945e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8009460:	bf00      	nop
 8009462:	370c      	adds	r7, #12
 8009464:	46bd      	mov	sp, r7
 8009466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800946a:	4770      	bx	lr
 800946c:	2000000c 	.word	0x2000000c

08009470 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8009470:	f3ef 8009 	mrs	r0, PSP
 8009474:	f3bf 8f6f 	isb	sy
 8009478:	4b15      	ldr	r3, [pc, #84]	@ (80094d0 <pxCurrentTCBConst>)
 800947a:	681a      	ldr	r2, [r3, #0]
 800947c:	f01e 0f10 	tst.w	lr, #16
 8009480:	bf08      	it	eq
 8009482:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8009486:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800948a:	6010      	str	r0, [r2, #0]
 800948c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8009490:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8009494:	f380 8811 	msr	BASEPRI, r0
 8009498:	f3bf 8f4f 	dsb	sy
 800949c:	f3bf 8f6f 	isb	sy
 80094a0:	f7ff fa00 	bl	80088a4 <vTaskSwitchContext>
 80094a4:	f04f 0000 	mov.w	r0, #0
 80094a8:	f380 8811 	msr	BASEPRI, r0
 80094ac:	bc09      	pop	{r0, r3}
 80094ae:	6819      	ldr	r1, [r3, #0]
 80094b0:	6808      	ldr	r0, [r1, #0]
 80094b2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80094b6:	f01e 0f10 	tst.w	lr, #16
 80094ba:	bf08      	it	eq
 80094bc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80094c0:	f380 8809 	msr	PSP, r0
 80094c4:	f3bf 8f6f 	isb	sy
 80094c8:	4770      	bx	lr
 80094ca:	bf00      	nop
 80094cc:	f3af 8000 	nop.w

080094d0 <pxCurrentTCBConst>:
 80094d0:	200004e8 	.word	0x200004e8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80094d4:	bf00      	nop
 80094d6:	bf00      	nop

080094d8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80094d8:	b580      	push	{r7, lr}
 80094da:	b082      	sub	sp, #8
 80094dc:	af00      	add	r7, sp, #0
	__asm volatile
 80094de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80094e2:	f383 8811 	msr	BASEPRI, r3
 80094e6:	f3bf 8f6f 	isb	sy
 80094ea:	f3bf 8f4f 	dsb	sy
 80094ee:	607b      	str	r3, [r7, #4]
}
 80094f0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80094f2:	f7ff f91d 	bl	8008730 <xTaskIncrementTick>
 80094f6:	4603      	mov	r3, r0
 80094f8:	2b00      	cmp	r3, #0
 80094fa:	d003      	beq.n	8009504 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80094fc:	4b06      	ldr	r3, [pc, #24]	@ (8009518 <xPortSysTickHandler+0x40>)
 80094fe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009502:	601a      	str	r2, [r3, #0]
 8009504:	2300      	movs	r3, #0
 8009506:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009508:	683b      	ldr	r3, [r7, #0]
 800950a:	f383 8811 	msr	BASEPRI, r3
}
 800950e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8009510:	bf00      	nop
 8009512:	3708      	adds	r7, #8
 8009514:	46bd      	mov	sp, r7
 8009516:	bd80      	pop	{r7, pc}
 8009518:	e000ed04 	.word	0xe000ed04

0800951c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800951c:	b480      	push	{r7}
 800951e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8009520:	4b0b      	ldr	r3, [pc, #44]	@ (8009550 <vPortSetupTimerInterrupt+0x34>)
 8009522:	2200      	movs	r2, #0
 8009524:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8009526:	4b0b      	ldr	r3, [pc, #44]	@ (8009554 <vPortSetupTimerInterrupt+0x38>)
 8009528:	2200      	movs	r2, #0
 800952a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800952c:	4b0a      	ldr	r3, [pc, #40]	@ (8009558 <vPortSetupTimerInterrupt+0x3c>)
 800952e:	681b      	ldr	r3, [r3, #0]
 8009530:	4a0a      	ldr	r2, [pc, #40]	@ (800955c <vPortSetupTimerInterrupt+0x40>)
 8009532:	fba2 2303 	umull	r2, r3, r2, r3
 8009536:	099b      	lsrs	r3, r3, #6
 8009538:	4a09      	ldr	r2, [pc, #36]	@ (8009560 <vPortSetupTimerInterrupt+0x44>)
 800953a:	3b01      	subs	r3, #1
 800953c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800953e:	4b04      	ldr	r3, [pc, #16]	@ (8009550 <vPortSetupTimerInterrupt+0x34>)
 8009540:	2207      	movs	r2, #7
 8009542:	601a      	str	r2, [r3, #0]
}
 8009544:	bf00      	nop
 8009546:	46bd      	mov	sp, r7
 8009548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800954c:	4770      	bx	lr
 800954e:	bf00      	nop
 8009550:	e000e010 	.word	0xe000e010
 8009554:	e000e018 	.word	0xe000e018
 8009558:	20000000 	.word	0x20000000
 800955c:	10624dd3 	.word	0x10624dd3
 8009560:	e000e014 	.word	0xe000e014

08009564 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8009564:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8009574 <vPortEnableVFP+0x10>
 8009568:	6801      	ldr	r1, [r0, #0]
 800956a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800956e:	6001      	str	r1, [r0, #0]
 8009570:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8009572:	bf00      	nop
 8009574:	e000ed88 	.word	0xe000ed88

08009578 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8009578:	b480      	push	{r7}
 800957a:	b085      	sub	sp, #20
 800957c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800957e:	f3ef 8305 	mrs	r3, IPSR
 8009582:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8009584:	68fb      	ldr	r3, [r7, #12]
 8009586:	2b0f      	cmp	r3, #15
 8009588:	d915      	bls.n	80095b6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800958a:	4a18      	ldr	r2, [pc, #96]	@ (80095ec <vPortValidateInterruptPriority+0x74>)
 800958c:	68fb      	ldr	r3, [r7, #12]
 800958e:	4413      	add	r3, r2
 8009590:	781b      	ldrb	r3, [r3, #0]
 8009592:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8009594:	4b16      	ldr	r3, [pc, #88]	@ (80095f0 <vPortValidateInterruptPriority+0x78>)
 8009596:	781b      	ldrb	r3, [r3, #0]
 8009598:	7afa      	ldrb	r2, [r7, #11]
 800959a:	429a      	cmp	r2, r3
 800959c:	d20b      	bcs.n	80095b6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800959e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095a2:	f383 8811 	msr	BASEPRI, r3
 80095a6:	f3bf 8f6f 	isb	sy
 80095aa:	f3bf 8f4f 	dsb	sy
 80095ae:	607b      	str	r3, [r7, #4]
}
 80095b0:	bf00      	nop
 80095b2:	bf00      	nop
 80095b4:	e7fd      	b.n	80095b2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80095b6:	4b0f      	ldr	r3, [pc, #60]	@ (80095f4 <vPortValidateInterruptPriority+0x7c>)
 80095b8:	681b      	ldr	r3, [r3, #0]
 80095ba:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80095be:	4b0e      	ldr	r3, [pc, #56]	@ (80095f8 <vPortValidateInterruptPriority+0x80>)
 80095c0:	681b      	ldr	r3, [r3, #0]
 80095c2:	429a      	cmp	r2, r3
 80095c4:	d90b      	bls.n	80095de <vPortValidateInterruptPriority+0x66>
	__asm volatile
 80095c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095ca:	f383 8811 	msr	BASEPRI, r3
 80095ce:	f3bf 8f6f 	isb	sy
 80095d2:	f3bf 8f4f 	dsb	sy
 80095d6:	603b      	str	r3, [r7, #0]
}
 80095d8:	bf00      	nop
 80095da:	bf00      	nop
 80095dc:	e7fd      	b.n	80095da <vPortValidateInterruptPriority+0x62>
	}
 80095de:	bf00      	nop
 80095e0:	3714      	adds	r7, #20
 80095e2:	46bd      	mov	sp, r7
 80095e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095e8:	4770      	bx	lr
 80095ea:	bf00      	nop
 80095ec:	e000e3f0 	.word	0xe000e3f0
 80095f0:	20000614 	.word	0x20000614
 80095f4:	e000ed0c 	.word	0xe000ed0c
 80095f8:	20000618 	.word	0x20000618

080095fc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80095fc:	b580      	push	{r7, lr}
 80095fe:	b08a      	sub	sp, #40	@ 0x28
 8009600:	af00      	add	r7, sp, #0
 8009602:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8009604:	2300      	movs	r3, #0
 8009606:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8009608:	f7fe ffe6 	bl	80085d8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800960c:	4b5c      	ldr	r3, [pc, #368]	@ (8009780 <pvPortMalloc+0x184>)
 800960e:	681b      	ldr	r3, [r3, #0]
 8009610:	2b00      	cmp	r3, #0
 8009612:	d101      	bne.n	8009618 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8009614:	f000 f924 	bl	8009860 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8009618:	4b5a      	ldr	r3, [pc, #360]	@ (8009784 <pvPortMalloc+0x188>)
 800961a:	681a      	ldr	r2, [r3, #0]
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	4013      	ands	r3, r2
 8009620:	2b00      	cmp	r3, #0
 8009622:	f040 8095 	bne.w	8009750 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	2b00      	cmp	r3, #0
 800962a:	d01e      	beq.n	800966a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800962c:	2208      	movs	r2, #8
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	4413      	add	r3, r2
 8009632:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	f003 0307 	and.w	r3, r3, #7
 800963a:	2b00      	cmp	r3, #0
 800963c:	d015      	beq.n	800966a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	f023 0307 	bic.w	r3, r3, #7
 8009644:	3308      	adds	r3, #8
 8009646:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	f003 0307 	and.w	r3, r3, #7
 800964e:	2b00      	cmp	r3, #0
 8009650:	d00b      	beq.n	800966a <pvPortMalloc+0x6e>
	__asm volatile
 8009652:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009656:	f383 8811 	msr	BASEPRI, r3
 800965a:	f3bf 8f6f 	isb	sy
 800965e:	f3bf 8f4f 	dsb	sy
 8009662:	617b      	str	r3, [r7, #20]
}
 8009664:	bf00      	nop
 8009666:	bf00      	nop
 8009668:	e7fd      	b.n	8009666 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	2b00      	cmp	r3, #0
 800966e:	d06f      	beq.n	8009750 <pvPortMalloc+0x154>
 8009670:	4b45      	ldr	r3, [pc, #276]	@ (8009788 <pvPortMalloc+0x18c>)
 8009672:	681b      	ldr	r3, [r3, #0]
 8009674:	687a      	ldr	r2, [r7, #4]
 8009676:	429a      	cmp	r2, r3
 8009678:	d86a      	bhi.n	8009750 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800967a:	4b44      	ldr	r3, [pc, #272]	@ (800978c <pvPortMalloc+0x190>)
 800967c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800967e:	4b43      	ldr	r3, [pc, #268]	@ (800978c <pvPortMalloc+0x190>)
 8009680:	681b      	ldr	r3, [r3, #0]
 8009682:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009684:	e004      	b.n	8009690 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8009686:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009688:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800968a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800968c:	681b      	ldr	r3, [r3, #0]
 800968e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009690:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009692:	685b      	ldr	r3, [r3, #4]
 8009694:	687a      	ldr	r2, [r7, #4]
 8009696:	429a      	cmp	r2, r3
 8009698:	d903      	bls.n	80096a2 <pvPortMalloc+0xa6>
 800969a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800969c:	681b      	ldr	r3, [r3, #0]
 800969e:	2b00      	cmp	r3, #0
 80096a0:	d1f1      	bne.n	8009686 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80096a2:	4b37      	ldr	r3, [pc, #220]	@ (8009780 <pvPortMalloc+0x184>)
 80096a4:	681b      	ldr	r3, [r3, #0]
 80096a6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80096a8:	429a      	cmp	r2, r3
 80096aa:	d051      	beq.n	8009750 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80096ac:	6a3b      	ldr	r3, [r7, #32]
 80096ae:	681b      	ldr	r3, [r3, #0]
 80096b0:	2208      	movs	r2, #8
 80096b2:	4413      	add	r3, r2
 80096b4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80096b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096b8:	681a      	ldr	r2, [r3, #0]
 80096ba:	6a3b      	ldr	r3, [r7, #32]
 80096bc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80096be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096c0:	685a      	ldr	r2, [r3, #4]
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	1ad2      	subs	r2, r2, r3
 80096c6:	2308      	movs	r3, #8
 80096c8:	005b      	lsls	r3, r3, #1
 80096ca:	429a      	cmp	r2, r3
 80096cc:	d920      	bls.n	8009710 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80096ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	4413      	add	r3, r2
 80096d4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80096d6:	69bb      	ldr	r3, [r7, #24]
 80096d8:	f003 0307 	and.w	r3, r3, #7
 80096dc:	2b00      	cmp	r3, #0
 80096de:	d00b      	beq.n	80096f8 <pvPortMalloc+0xfc>
	__asm volatile
 80096e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80096e4:	f383 8811 	msr	BASEPRI, r3
 80096e8:	f3bf 8f6f 	isb	sy
 80096ec:	f3bf 8f4f 	dsb	sy
 80096f0:	613b      	str	r3, [r7, #16]
}
 80096f2:	bf00      	nop
 80096f4:	bf00      	nop
 80096f6:	e7fd      	b.n	80096f4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80096f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096fa:	685a      	ldr	r2, [r3, #4]
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	1ad2      	subs	r2, r2, r3
 8009700:	69bb      	ldr	r3, [r7, #24]
 8009702:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8009704:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009706:	687a      	ldr	r2, [r7, #4]
 8009708:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800970a:	69b8      	ldr	r0, [r7, #24]
 800970c:	f000 f90a 	bl	8009924 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8009710:	4b1d      	ldr	r3, [pc, #116]	@ (8009788 <pvPortMalloc+0x18c>)
 8009712:	681a      	ldr	r2, [r3, #0]
 8009714:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009716:	685b      	ldr	r3, [r3, #4]
 8009718:	1ad3      	subs	r3, r2, r3
 800971a:	4a1b      	ldr	r2, [pc, #108]	@ (8009788 <pvPortMalloc+0x18c>)
 800971c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800971e:	4b1a      	ldr	r3, [pc, #104]	@ (8009788 <pvPortMalloc+0x18c>)
 8009720:	681a      	ldr	r2, [r3, #0]
 8009722:	4b1b      	ldr	r3, [pc, #108]	@ (8009790 <pvPortMalloc+0x194>)
 8009724:	681b      	ldr	r3, [r3, #0]
 8009726:	429a      	cmp	r2, r3
 8009728:	d203      	bcs.n	8009732 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800972a:	4b17      	ldr	r3, [pc, #92]	@ (8009788 <pvPortMalloc+0x18c>)
 800972c:	681b      	ldr	r3, [r3, #0]
 800972e:	4a18      	ldr	r2, [pc, #96]	@ (8009790 <pvPortMalloc+0x194>)
 8009730:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8009732:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009734:	685a      	ldr	r2, [r3, #4]
 8009736:	4b13      	ldr	r3, [pc, #76]	@ (8009784 <pvPortMalloc+0x188>)
 8009738:	681b      	ldr	r3, [r3, #0]
 800973a:	431a      	orrs	r2, r3
 800973c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800973e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8009740:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009742:	2200      	movs	r2, #0
 8009744:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8009746:	4b13      	ldr	r3, [pc, #76]	@ (8009794 <pvPortMalloc+0x198>)
 8009748:	681b      	ldr	r3, [r3, #0]
 800974a:	3301      	adds	r3, #1
 800974c:	4a11      	ldr	r2, [pc, #68]	@ (8009794 <pvPortMalloc+0x198>)
 800974e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8009750:	f7fe ff50 	bl	80085f4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8009754:	69fb      	ldr	r3, [r7, #28]
 8009756:	f003 0307 	and.w	r3, r3, #7
 800975a:	2b00      	cmp	r3, #0
 800975c:	d00b      	beq.n	8009776 <pvPortMalloc+0x17a>
	__asm volatile
 800975e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009762:	f383 8811 	msr	BASEPRI, r3
 8009766:	f3bf 8f6f 	isb	sy
 800976a:	f3bf 8f4f 	dsb	sy
 800976e:	60fb      	str	r3, [r7, #12]
}
 8009770:	bf00      	nop
 8009772:	bf00      	nop
 8009774:	e7fd      	b.n	8009772 <pvPortMalloc+0x176>
	return pvReturn;
 8009776:	69fb      	ldr	r3, [r7, #28]
}
 8009778:	4618      	mov	r0, r3
 800977a:	3728      	adds	r7, #40	@ 0x28
 800977c:	46bd      	mov	sp, r7
 800977e:	bd80      	pop	{r7, pc}
 8009780:	20004624 	.word	0x20004624
 8009784:	20004638 	.word	0x20004638
 8009788:	20004628 	.word	0x20004628
 800978c:	2000461c 	.word	0x2000461c
 8009790:	2000462c 	.word	0x2000462c
 8009794:	20004630 	.word	0x20004630

08009798 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8009798:	b580      	push	{r7, lr}
 800979a:	b086      	sub	sp, #24
 800979c:	af00      	add	r7, sp, #0
 800979e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	2b00      	cmp	r3, #0
 80097a8:	d04f      	beq.n	800984a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80097aa:	2308      	movs	r3, #8
 80097ac:	425b      	negs	r3, r3
 80097ae:	697a      	ldr	r2, [r7, #20]
 80097b0:	4413      	add	r3, r2
 80097b2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80097b4:	697b      	ldr	r3, [r7, #20]
 80097b6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80097b8:	693b      	ldr	r3, [r7, #16]
 80097ba:	685a      	ldr	r2, [r3, #4]
 80097bc:	4b25      	ldr	r3, [pc, #148]	@ (8009854 <vPortFree+0xbc>)
 80097be:	681b      	ldr	r3, [r3, #0]
 80097c0:	4013      	ands	r3, r2
 80097c2:	2b00      	cmp	r3, #0
 80097c4:	d10b      	bne.n	80097de <vPortFree+0x46>
	__asm volatile
 80097c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80097ca:	f383 8811 	msr	BASEPRI, r3
 80097ce:	f3bf 8f6f 	isb	sy
 80097d2:	f3bf 8f4f 	dsb	sy
 80097d6:	60fb      	str	r3, [r7, #12]
}
 80097d8:	bf00      	nop
 80097da:	bf00      	nop
 80097dc:	e7fd      	b.n	80097da <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80097de:	693b      	ldr	r3, [r7, #16]
 80097e0:	681b      	ldr	r3, [r3, #0]
 80097e2:	2b00      	cmp	r3, #0
 80097e4:	d00b      	beq.n	80097fe <vPortFree+0x66>
	__asm volatile
 80097e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80097ea:	f383 8811 	msr	BASEPRI, r3
 80097ee:	f3bf 8f6f 	isb	sy
 80097f2:	f3bf 8f4f 	dsb	sy
 80097f6:	60bb      	str	r3, [r7, #8]
}
 80097f8:	bf00      	nop
 80097fa:	bf00      	nop
 80097fc:	e7fd      	b.n	80097fa <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80097fe:	693b      	ldr	r3, [r7, #16]
 8009800:	685a      	ldr	r2, [r3, #4]
 8009802:	4b14      	ldr	r3, [pc, #80]	@ (8009854 <vPortFree+0xbc>)
 8009804:	681b      	ldr	r3, [r3, #0]
 8009806:	4013      	ands	r3, r2
 8009808:	2b00      	cmp	r3, #0
 800980a:	d01e      	beq.n	800984a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800980c:	693b      	ldr	r3, [r7, #16]
 800980e:	681b      	ldr	r3, [r3, #0]
 8009810:	2b00      	cmp	r3, #0
 8009812:	d11a      	bne.n	800984a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8009814:	693b      	ldr	r3, [r7, #16]
 8009816:	685a      	ldr	r2, [r3, #4]
 8009818:	4b0e      	ldr	r3, [pc, #56]	@ (8009854 <vPortFree+0xbc>)
 800981a:	681b      	ldr	r3, [r3, #0]
 800981c:	43db      	mvns	r3, r3
 800981e:	401a      	ands	r2, r3
 8009820:	693b      	ldr	r3, [r7, #16]
 8009822:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8009824:	f7fe fed8 	bl	80085d8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8009828:	693b      	ldr	r3, [r7, #16]
 800982a:	685a      	ldr	r2, [r3, #4]
 800982c:	4b0a      	ldr	r3, [pc, #40]	@ (8009858 <vPortFree+0xc0>)
 800982e:	681b      	ldr	r3, [r3, #0]
 8009830:	4413      	add	r3, r2
 8009832:	4a09      	ldr	r2, [pc, #36]	@ (8009858 <vPortFree+0xc0>)
 8009834:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8009836:	6938      	ldr	r0, [r7, #16]
 8009838:	f000 f874 	bl	8009924 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800983c:	4b07      	ldr	r3, [pc, #28]	@ (800985c <vPortFree+0xc4>)
 800983e:	681b      	ldr	r3, [r3, #0]
 8009840:	3301      	adds	r3, #1
 8009842:	4a06      	ldr	r2, [pc, #24]	@ (800985c <vPortFree+0xc4>)
 8009844:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8009846:	f7fe fed5 	bl	80085f4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800984a:	bf00      	nop
 800984c:	3718      	adds	r7, #24
 800984e:	46bd      	mov	sp, r7
 8009850:	bd80      	pop	{r7, pc}
 8009852:	bf00      	nop
 8009854:	20004638 	.word	0x20004638
 8009858:	20004628 	.word	0x20004628
 800985c:	20004634 	.word	0x20004634

08009860 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8009860:	b480      	push	{r7}
 8009862:	b085      	sub	sp, #20
 8009864:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8009866:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800986a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800986c:	4b27      	ldr	r3, [pc, #156]	@ (800990c <prvHeapInit+0xac>)
 800986e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8009870:	68fb      	ldr	r3, [r7, #12]
 8009872:	f003 0307 	and.w	r3, r3, #7
 8009876:	2b00      	cmp	r3, #0
 8009878:	d00c      	beq.n	8009894 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800987a:	68fb      	ldr	r3, [r7, #12]
 800987c:	3307      	adds	r3, #7
 800987e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009880:	68fb      	ldr	r3, [r7, #12]
 8009882:	f023 0307 	bic.w	r3, r3, #7
 8009886:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8009888:	68ba      	ldr	r2, [r7, #8]
 800988a:	68fb      	ldr	r3, [r7, #12]
 800988c:	1ad3      	subs	r3, r2, r3
 800988e:	4a1f      	ldr	r2, [pc, #124]	@ (800990c <prvHeapInit+0xac>)
 8009890:	4413      	add	r3, r2
 8009892:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8009894:	68fb      	ldr	r3, [r7, #12]
 8009896:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8009898:	4a1d      	ldr	r2, [pc, #116]	@ (8009910 <prvHeapInit+0xb0>)
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800989e:	4b1c      	ldr	r3, [pc, #112]	@ (8009910 <prvHeapInit+0xb0>)
 80098a0:	2200      	movs	r2, #0
 80098a2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	68ba      	ldr	r2, [r7, #8]
 80098a8:	4413      	add	r3, r2
 80098aa:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80098ac:	2208      	movs	r2, #8
 80098ae:	68fb      	ldr	r3, [r7, #12]
 80098b0:	1a9b      	subs	r3, r3, r2
 80098b2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80098b4:	68fb      	ldr	r3, [r7, #12]
 80098b6:	f023 0307 	bic.w	r3, r3, #7
 80098ba:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80098bc:	68fb      	ldr	r3, [r7, #12]
 80098be:	4a15      	ldr	r2, [pc, #84]	@ (8009914 <prvHeapInit+0xb4>)
 80098c0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80098c2:	4b14      	ldr	r3, [pc, #80]	@ (8009914 <prvHeapInit+0xb4>)
 80098c4:	681b      	ldr	r3, [r3, #0]
 80098c6:	2200      	movs	r2, #0
 80098c8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80098ca:	4b12      	ldr	r3, [pc, #72]	@ (8009914 <prvHeapInit+0xb4>)
 80098cc:	681b      	ldr	r3, [r3, #0]
 80098ce:	2200      	movs	r2, #0
 80098d0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80098d2:	687b      	ldr	r3, [r7, #4]
 80098d4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80098d6:	683b      	ldr	r3, [r7, #0]
 80098d8:	68fa      	ldr	r2, [r7, #12]
 80098da:	1ad2      	subs	r2, r2, r3
 80098dc:	683b      	ldr	r3, [r7, #0]
 80098de:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80098e0:	4b0c      	ldr	r3, [pc, #48]	@ (8009914 <prvHeapInit+0xb4>)
 80098e2:	681a      	ldr	r2, [r3, #0]
 80098e4:	683b      	ldr	r3, [r7, #0]
 80098e6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80098e8:	683b      	ldr	r3, [r7, #0]
 80098ea:	685b      	ldr	r3, [r3, #4]
 80098ec:	4a0a      	ldr	r2, [pc, #40]	@ (8009918 <prvHeapInit+0xb8>)
 80098ee:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80098f0:	683b      	ldr	r3, [r7, #0]
 80098f2:	685b      	ldr	r3, [r3, #4]
 80098f4:	4a09      	ldr	r2, [pc, #36]	@ (800991c <prvHeapInit+0xbc>)
 80098f6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80098f8:	4b09      	ldr	r3, [pc, #36]	@ (8009920 <prvHeapInit+0xc0>)
 80098fa:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80098fe:	601a      	str	r2, [r3, #0]
}
 8009900:	bf00      	nop
 8009902:	3714      	adds	r7, #20
 8009904:	46bd      	mov	sp, r7
 8009906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800990a:	4770      	bx	lr
 800990c:	2000061c 	.word	0x2000061c
 8009910:	2000461c 	.word	0x2000461c
 8009914:	20004624 	.word	0x20004624
 8009918:	2000462c 	.word	0x2000462c
 800991c:	20004628 	.word	0x20004628
 8009920:	20004638 	.word	0x20004638

08009924 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8009924:	b480      	push	{r7}
 8009926:	b085      	sub	sp, #20
 8009928:	af00      	add	r7, sp, #0
 800992a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800992c:	4b28      	ldr	r3, [pc, #160]	@ (80099d0 <prvInsertBlockIntoFreeList+0xac>)
 800992e:	60fb      	str	r3, [r7, #12]
 8009930:	e002      	b.n	8009938 <prvInsertBlockIntoFreeList+0x14>
 8009932:	68fb      	ldr	r3, [r7, #12]
 8009934:	681b      	ldr	r3, [r3, #0]
 8009936:	60fb      	str	r3, [r7, #12]
 8009938:	68fb      	ldr	r3, [r7, #12]
 800993a:	681b      	ldr	r3, [r3, #0]
 800993c:	687a      	ldr	r2, [r7, #4]
 800993e:	429a      	cmp	r2, r3
 8009940:	d8f7      	bhi.n	8009932 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8009942:	68fb      	ldr	r3, [r7, #12]
 8009944:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8009946:	68fb      	ldr	r3, [r7, #12]
 8009948:	685b      	ldr	r3, [r3, #4]
 800994a:	68ba      	ldr	r2, [r7, #8]
 800994c:	4413      	add	r3, r2
 800994e:	687a      	ldr	r2, [r7, #4]
 8009950:	429a      	cmp	r2, r3
 8009952:	d108      	bne.n	8009966 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8009954:	68fb      	ldr	r3, [r7, #12]
 8009956:	685a      	ldr	r2, [r3, #4]
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	685b      	ldr	r3, [r3, #4]
 800995c:	441a      	add	r2, r3
 800995e:	68fb      	ldr	r3, [r7, #12]
 8009960:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8009962:	68fb      	ldr	r3, [r7, #12]
 8009964:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	685b      	ldr	r3, [r3, #4]
 800996e:	68ba      	ldr	r2, [r7, #8]
 8009970:	441a      	add	r2, r3
 8009972:	68fb      	ldr	r3, [r7, #12]
 8009974:	681b      	ldr	r3, [r3, #0]
 8009976:	429a      	cmp	r2, r3
 8009978:	d118      	bne.n	80099ac <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800997a:	68fb      	ldr	r3, [r7, #12]
 800997c:	681a      	ldr	r2, [r3, #0]
 800997e:	4b15      	ldr	r3, [pc, #84]	@ (80099d4 <prvInsertBlockIntoFreeList+0xb0>)
 8009980:	681b      	ldr	r3, [r3, #0]
 8009982:	429a      	cmp	r2, r3
 8009984:	d00d      	beq.n	80099a2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	685a      	ldr	r2, [r3, #4]
 800998a:	68fb      	ldr	r3, [r7, #12]
 800998c:	681b      	ldr	r3, [r3, #0]
 800998e:	685b      	ldr	r3, [r3, #4]
 8009990:	441a      	add	r2, r3
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8009996:	68fb      	ldr	r3, [r7, #12]
 8009998:	681b      	ldr	r3, [r3, #0]
 800999a:	681a      	ldr	r2, [r3, #0]
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	601a      	str	r2, [r3, #0]
 80099a0:	e008      	b.n	80099b4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80099a2:	4b0c      	ldr	r3, [pc, #48]	@ (80099d4 <prvInsertBlockIntoFreeList+0xb0>)
 80099a4:	681a      	ldr	r2, [r3, #0]
 80099a6:	687b      	ldr	r3, [r7, #4]
 80099a8:	601a      	str	r2, [r3, #0]
 80099aa:	e003      	b.n	80099b4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80099ac:	68fb      	ldr	r3, [r7, #12]
 80099ae:	681a      	ldr	r2, [r3, #0]
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80099b4:	68fa      	ldr	r2, [r7, #12]
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	429a      	cmp	r2, r3
 80099ba:	d002      	beq.n	80099c2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80099bc:	68fb      	ldr	r3, [r7, #12]
 80099be:	687a      	ldr	r2, [r7, #4]
 80099c0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80099c2:	bf00      	nop
 80099c4:	3714      	adds	r7, #20
 80099c6:	46bd      	mov	sp, r7
 80099c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099cc:	4770      	bx	lr
 80099ce:	bf00      	nop
 80099d0:	2000461c 	.word	0x2000461c
 80099d4:	20004624 	.word	0x20004624

080099d8 <__cvt>:
 80099d8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80099dc:	ec57 6b10 	vmov	r6, r7, d0
 80099e0:	2f00      	cmp	r7, #0
 80099e2:	460c      	mov	r4, r1
 80099e4:	4619      	mov	r1, r3
 80099e6:	463b      	mov	r3, r7
 80099e8:	bfbb      	ittet	lt
 80099ea:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80099ee:	461f      	movlt	r7, r3
 80099f0:	2300      	movge	r3, #0
 80099f2:	232d      	movlt	r3, #45	@ 0x2d
 80099f4:	700b      	strb	r3, [r1, #0]
 80099f6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80099f8:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80099fc:	4691      	mov	r9, r2
 80099fe:	f023 0820 	bic.w	r8, r3, #32
 8009a02:	bfbc      	itt	lt
 8009a04:	4632      	movlt	r2, r6
 8009a06:	4616      	movlt	r6, r2
 8009a08:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8009a0c:	d005      	beq.n	8009a1a <__cvt+0x42>
 8009a0e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8009a12:	d100      	bne.n	8009a16 <__cvt+0x3e>
 8009a14:	3401      	adds	r4, #1
 8009a16:	2102      	movs	r1, #2
 8009a18:	e000      	b.n	8009a1c <__cvt+0x44>
 8009a1a:	2103      	movs	r1, #3
 8009a1c:	ab03      	add	r3, sp, #12
 8009a1e:	9301      	str	r3, [sp, #4]
 8009a20:	ab02      	add	r3, sp, #8
 8009a22:	9300      	str	r3, [sp, #0]
 8009a24:	ec47 6b10 	vmov	d0, r6, r7
 8009a28:	4653      	mov	r3, sl
 8009a2a:	4622      	mov	r2, r4
 8009a2c:	f000 fea0 	bl	800a770 <_dtoa_r>
 8009a30:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8009a34:	4605      	mov	r5, r0
 8009a36:	d119      	bne.n	8009a6c <__cvt+0x94>
 8009a38:	f019 0f01 	tst.w	r9, #1
 8009a3c:	d00e      	beq.n	8009a5c <__cvt+0x84>
 8009a3e:	eb00 0904 	add.w	r9, r0, r4
 8009a42:	2200      	movs	r2, #0
 8009a44:	2300      	movs	r3, #0
 8009a46:	4630      	mov	r0, r6
 8009a48:	4639      	mov	r1, r7
 8009a4a:	f7f7 f865 	bl	8000b18 <__aeabi_dcmpeq>
 8009a4e:	b108      	cbz	r0, 8009a54 <__cvt+0x7c>
 8009a50:	f8cd 900c 	str.w	r9, [sp, #12]
 8009a54:	2230      	movs	r2, #48	@ 0x30
 8009a56:	9b03      	ldr	r3, [sp, #12]
 8009a58:	454b      	cmp	r3, r9
 8009a5a:	d31e      	bcc.n	8009a9a <__cvt+0xc2>
 8009a5c:	9b03      	ldr	r3, [sp, #12]
 8009a5e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009a60:	1b5b      	subs	r3, r3, r5
 8009a62:	4628      	mov	r0, r5
 8009a64:	6013      	str	r3, [r2, #0]
 8009a66:	b004      	add	sp, #16
 8009a68:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009a6c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8009a70:	eb00 0904 	add.w	r9, r0, r4
 8009a74:	d1e5      	bne.n	8009a42 <__cvt+0x6a>
 8009a76:	7803      	ldrb	r3, [r0, #0]
 8009a78:	2b30      	cmp	r3, #48	@ 0x30
 8009a7a:	d10a      	bne.n	8009a92 <__cvt+0xba>
 8009a7c:	2200      	movs	r2, #0
 8009a7e:	2300      	movs	r3, #0
 8009a80:	4630      	mov	r0, r6
 8009a82:	4639      	mov	r1, r7
 8009a84:	f7f7 f848 	bl	8000b18 <__aeabi_dcmpeq>
 8009a88:	b918      	cbnz	r0, 8009a92 <__cvt+0xba>
 8009a8a:	f1c4 0401 	rsb	r4, r4, #1
 8009a8e:	f8ca 4000 	str.w	r4, [sl]
 8009a92:	f8da 3000 	ldr.w	r3, [sl]
 8009a96:	4499      	add	r9, r3
 8009a98:	e7d3      	b.n	8009a42 <__cvt+0x6a>
 8009a9a:	1c59      	adds	r1, r3, #1
 8009a9c:	9103      	str	r1, [sp, #12]
 8009a9e:	701a      	strb	r2, [r3, #0]
 8009aa0:	e7d9      	b.n	8009a56 <__cvt+0x7e>

08009aa2 <__exponent>:
 8009aa2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009aa4:	2900      	cmp	r1, #0
 8009aa6:	bfba      	itte	lt
 8009aa8:	4249      	neglt	r1, r1
 8009aaa:	232d      	movlt	r3, #45	@ 0x2d
 8009aac:	232b      	movge	r3, #43	@ 0x2b
 8009aae:	2909      	cmp	r1, #9
 8009ab0:	7002      	strb	r2, [r0, #0]
 8009ab2:	7043      	strb	r3, [r0, #1]
 8009ab4:	dd29      	ble.n	8009b0a <__exponent+0x68>
 8009ab6:	f10d 0307 	add.w	r3, sp, #7
 8009aba:	461d      	mov	r5, r3
 8009abc:	270a      	movs	r7, #10
 8009abe:	461a      	mov	r2, r3
 8009ac0:	fbb1 f6f7 	udiv	r6, r1, r7
 8009ac4:	fb07 1416 	mls	r4, r7, r6, r1
 8009ac8:	3430      	adds	r4, #48	@ 0x30
 8009aca:	f802 4c01 	strb.w	r4, [r2, #-1]
 8009ace:	460c      	mov	r4, r1
 8009ad0:	2c63      	cmp	r4, #99	@ 0x63
 8009ad2:	f103 33ff 	add.w	r3, r3, #4294967295
 8009ad6:	4631      	mov	r1, r6
 8009ad8:	dcf1      	bgt.n	8009abe <__exponent+0x1c>
 8009ada:	3130      	adds	r1, #48	@ 0x30
 8009adc:	1e94      	subs	r4, r2, #2
 8009ade:	f803 1c01 	strb.w	r1, [r3, #-1]
 8009ae2:	1c41      	adds	r1, r0, #1
 8009ae4:	4623      	mov	r3, r4
 8009ae6:	42ab      	cmp	r3, r5
 8009ae8:	d30a      	bcc.n	8009b00 <__exponent+0x5e>
 8009aea:	f10d 0309 	add.w	r3, sp, #9
 8009aee:	1a9b      	subs	r3, r3, r2
 8009af0:	42ac      	cmp	r4, r5
 8009af2:	bf88      	it	hi
 8009af4:	2300      	movhi	r3, #0
 8009af6:	3302      	adds	r3, #2
 8009af8:	4403      	add	r3, r0
 8009afa:	1a18      	subs	r0, r3, r0
 8009afc:	b003      	add	sp, #12
 8009afe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009b00:	f813 6b01 	ldrb.w	r6, [r3], #1
 8009b04:	f801 6f01 	strb.w	r6, [r1, #1]!
 8009b08:	e7ed      	b.n	8009ae6 <__exponent+0x44>
 8009b0a:	2330      	movs	r3, #48	@ 0x30
 8009b0c:	3130      	adds	r1, #48	@ 0x30
 8009b0e:	7083      	strb	r3, [r0, #2]
 8009b10:	70c1      	strb	r1, [r0, #3]
 8009b12:	1d03      	adds	r3, r0, #4
 8009b14:	e7f1      	b.n	8009afa <__exponent+0x58>
	...

08009b18 <_printf_float>:
 8009b18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b1c:	b08d      	sub	sp, #52	@ 0x34
 8009b1e:	460c      	mov	r4, r1
 8009b20:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8009b24:	4616      	mov	r6, r2
 8009b26:	461f      	mov	r7, r3
 8009b28:	4605      	mov	r5, r0
 8009b2a:	f000 fcbb 	bl	800a4a4 <_localeconv_r>
 8009b2e:	6803      	ldr	r3, [r0, #0]
 8009b30:	9304      	str	r3, [sp, #16]
 8009b32:	4618      	mov	r0, r3
 8009b34:	f7f6 fbc4 	bl	80002c0 <strlen>
 8009b38:	2300      	movs	r3, #0
 8009b3a:	930a      	str	r3, [sp, #40]	@ 0x28
 8009b3c:	f8d8 3000 	ldr.w	r3, [r8]
 8009b40:	9005      	str	r0, [sp, #20]
 8009b42:	3307      	adds	r3, #7
 8009b44:	f023 0307 	bic.w	r3, r3, #7
 8009b48:	f103 0208 	add.w	r2, r3, #8
 8009b4c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8009b50:	f8d4 b000 	ldr.w	fp, [r4]
 8009b54:	f8c8 2000 	str.w	r2, [r8]
 8009b58:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009b5c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8009b60:	9307      	str	r3, [sp, #28]
 8009b62:	f8cd 8018 	str.w	r8, [sp, #24]
 8009b66:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8009b6a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009b6e:	4b9c      	ldr	r3, [pc, #624]	@ (8009de0 <_printf_float+0x2c8>)
 8009b70:	f04f 32ff 	mov.w	r2, #4294967295
 8009b74:	f7f7 f802 	bl	8000b7c <__aeabi_dcmpun>
 8009b78:	bb70      	cbnz	r0, 8009bd8 <_printf_float+0xc0>
 8009b7a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009b7e:	4b98      	ldr	r3, [pc, #608]	@ (8009de0 <_printf_float+0x2c8>)
 8009b80:	f04f 32ff 	mov.w	r2, #4294967295
 8009b84:	f7f6 ffdc 	bl	8000b40 <__aeabi_dcmple>
 8009b88:	bb30      	cbnz	r0, 8009bd8 <_printf_float+0xc0>
 8009b8a:	2200      	movs	r2, #0
 8009b8c:	2300      	movs	r3, #0
 8009b8e:	4640      	mov	r0, r8
 8009b90:	4649      	mov	r1, r9
 8009b92:	f7f6 ffcb 	bl	8000b2c <__aeabi_dcmplt>
 8009b96:	b110      	cbz	r0, 8009b9e <_printf_float+0x86>
 8009b98:	232d      	movs	r3, #45	@ 0x2d
 8009b9a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009b9e:	4a91      	ldr	r2, [pc, #580]	@ (8009de4 <_printf_float+0x2cc>)
 8009ba0:	4b91      	ldr	r3, [pc, #580]	@ (8009de8 <_printf_float+0x2d0>)
 8009ba2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8009ba6:	bf94      	ite	ls
 8009ba8:	4690      	movls	r8, r2
 8009baa:	4698      	movhi	r8, r3
 8009bac:	2303      	movs	r3, #3
 8009bae:	6123      	str	r3, [r4, #16]
 8009bb0:	f02b 0304 	bic.w	r3, fp, #4
 8009bb4:	6023      	str	r3, [r4, #0]
 8009bb6:	f04f 0900 	mov.w	r9, #0
 8009bba:	9700      	str	r7, [sp, #0]
 8009bbc:	4633      	mov	r3, r6
 8009bbe:	aa0b      	add	r2, sp, #44	@ 0x2c
 8009bc0:	4621      	mov	r1, r4
 8009bc2:	4628      	mov	r0, r5
 8009bc4:	f000 f9d2 	bl	8009f6c <_printf_common>
 8009bc8:	3001      	adds	r0, #1
 8009bca:	f040 808d 	bne.w	8009ce8 <_printf_float+0x1d0>
 8009bce:	f04f 30ff 	mov.w	r0, #4294967295
 8009bd2:	b00d      	add	sp, #52	@ 0x34
 8009bd4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009bd8:	4642      	mov	r2, r8
 8009bda:	464b      	mov	r3, r9
 8009bdc:	4640      	mov	r0, r8
 8009bde:	4649      	mov	r1, r9
 8009be0:	f7f6 ffcc 	bl	8000b7c <__aeabi_dcmpun>
 8009be4:	b140      	cbz	r0, 8009bf8 <_printf_float+0xe0>
 8009be6:	464b      	mov	r3, r9
 8009be8:	2b00      	cmp	r3, #0
 8009bea:	bfbc      	itt	lt
 8009bec:	232d      	movlt	r3, #45	@ 0x2d
 8009bee:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8009bf2:	4a7e      	ldr	r2, [pc, #504]	@ (8009dec <_printf_float+0x2d4>)
 8009bf4:	4b7e      	ldr	r3, [pc, #504]	@ (8009df0 <_printf_float+0x2d8>)
 8009bf6:	e7d4      	b.n	8009ba2 <_printf_float+0x8a>
 8009bf8:	6863      	ldr	r3, [r4, #4]
 8009bfa:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8009bfe:	9206      	str	r2, [sp, #24]
 8009c00:	1c5a      	adds	r2, r3, #1
 8009c02:	d13b      	bne.n	8009c7c <_printf_float+0x164>
 8009c04:	2306      	movs	r3, #6
 8009c06:	6063      	str	r3, [r4, #4]
 8009c08:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8009c0c:	2300      	movs	r3, #0
 8009c0e:	6022      	str	r2, [r4, #0]
 8009c10:	9303      	str	r3, [sp, #12]
 8009c12:	ab0a      	add	r3, sp, #40	@ 0x28
 8009c14:	e9cd a301 	strd	sl, r3, [sp, #4]
 8009c18:	ab09      	add	r3, sp, #36	@ 0x24
 8009c1a:	9300      	str	r3, [sp, #0]
 8009c1c:	6861      	ldr	r1, [r4, #4]
 8009c1e:	ec49 8b10 	vmov	d0, r8, r9
 8009c22:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8009c26:	4628      	mov	r0, r5
 8009c28:	f7ff fed6 	bl	80099d8 <__cvt>
 8009c2c:	9b06      	ldr	r3, [sp, #24]
 8009c2e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009c30:	2b47      	cmp	r3, #71	@ 0x47
 8009c32:	4680      	mov	r8, r0
 8009c34:	d129      	bne.n	8009c8a <_printf_float+0x172>
 8009c36:	1cc8      	adds	r0, r1, #3
 8009c38:	db02      	blt.n	8009c40 <_printf_float+0x128>
 8009c3a:	6863      	ldr	r3, [r4, #4]
 8009c3c:	4299      	cmp	r1, r3
 8009c3e:	dd41      	ble.n	8009cc4 <_printf_float+0x1ac>
 8009c40:	f1aa 0a02 	sub.w	sl, sl, #2
 8009c44:	fa5f fa8a 	uxtb.w	sl, sl
 8009c48:	3901      	subs	r1, #1
 8009c4a:	4652      	mov	r2, sl
 8009c4c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8009c50:	9109      	str	r1, [sp, #36]	@ 0x24
 8009c52:	f7ff ff26 	bl	8009aa2 <__exponent>
 8009c56:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009c58:	1813      	adds	r3, r2, r0
 8009c5a:	2a01      	cmp	r2, #1
 8009c5c:	4681      	mov	r9, r0
 8009c5e:	6123      	str	r3, [r4, #16]
 8009c60:	dc02      	bgt.n	8009c68 <_printf_float+0x150>
 8009c62:	6822      	ldr	r2, [r4, #0]
 8009c64:	07d2      	lsls	r2, r2, #31
 8009c66:	d501      	bpl.n	8009c6c <_printf_float+0x154>
 8009c68:	3301      	adds	r3, #1
 8009c6a:	6123      	str	r3, [r4, #16]
 8009c6c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8009c70:	2b00      	cmp	r3, #0
 8009c72:	d0a2      	beq.n	8009bba <_printf_float+0xa2>
 8009c74:	232d      	movs	r3, #45	@ 0x2d
 8009c76:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009c7a:	e79e      	b.n	8009bba <_printf_float+0xa2>
 8009c7c:	9a06      	ldr	r2, [sp, #24]
 8009c7e:	2a47      	cmp	r2, #71	@ 0x47
 8009c80:	d1c2      	bne.n	8009c08 <_printf_float+0xf0>
 8009c82:	2b00      	cmp	r3, #0
 8009c84:	d1c0      	bne.n	8009c08 <_printf_float+0xf0>
 8009c86:	2301      	movs	r3, #1
 8009c88:	e7bd      	b.n	8009c06 <_printf_float+0xee>
 8009c8a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8009c8e:	d9db      	bls.n	8009c48 <_printf_float+0x130>
 8009c90:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8009c94:	d118      	bne.n	8009cc8 <_printf_float+0x1b0>
 8009c96:	2900      	cmp	r1, #0
 8009c98:	6863      	ldr	r3, [r4, #4]
 8009c9a:	dd0b      	ble.n	8009cb4 <_printf_float+0x19c>
 8009c9c:	6121      	str	r1, [r4, #16]
 8009c9e:	b913      	cbnz	r3, 8009ca6 <_printf_float+0x18e>
 8009ca0:	6822      	ldr	r2, [r4, #0]
 8009ca2:	07d0      	lsls	r0, r2, #31
 8009ca4:	d502      	bpl.n	8009cac <_printf_float+0x194>
 8009ca6:	3301      	adds	r3, #1
 8009ca8:	440b      	add	r3, r1
 8009caa:	6123      	str	r3, [r4, #16]
 8009cac:	65a1      	str	r1, [r4, #88]	@ 0x58
 8009cae:	f04f 0900 	mov.w	r9, #0
 8009cb2:	e7db      	b.n	8009c6c <_printf_float+0x154>
 8009cb4:	b913      	cbnz	r3, 8009cbc <_printf_float+0x1a4>
 8009cb6:	6822      	ldr	r2, [r4, #0]
 8009cb8:	07d2      	lsls	r2, r2, #31
 8009cba:	d501      	bpl.n	8009cc0 <_printf_float+0x1a8>
 8009cbc:	3302      	adds	r3, #2
 8009cbe:	e7f4      	b.n	8009caa <_printf_float+0x192>
 8009cc0:	2301      	movs	r3, #1
 8009cc2:	e7f2      	b.n	8009caa <_printf_float+0x192>
 8009cc4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8009cc8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009cca:	4299      	cmp	r1, r3
 8009ccc:	db05      	blt.n	8009cda <_printf_float+0x1c2>
 8009cce:	6823      	ldr	r3, [r4, #0]
 8009cd0:	6121      	str	r1, [r4, #16]
 8009cd2:	07d8      	lsls	r0, r3, #31
 8009cd4:	d5ea      	bpl.n	8009cac <_printf_float+0x194>
 8009cd6:	1c4b      	adds	r3, r1, #1
 8009cd8:	e7e7      	b.n	8009caa <_printf_float+0x192>
 8009cda:	2900      	cmp	r1, #0
 8009cdc:	bfd4      	ite	le
 8009cde:	f1c1 0202 	rsble	r2, r1, #2
 8009ce2:	2201      	movgt	r2, #1
 8009ce4:	4413      	add	r3, r2
 8009ce6:	e7e0      	b.n	8009caa <_printf_float+0x192>
 8009ce8:	6823      	ldr	r3, [r4, #0]
 8009cea:	055a      	lsls	r2, r3, #21
 8009cec:	d407      	bmi.n	8009cfe <_printf_float+0x1e6>
 8009cee:	6923      	ldr	r3, [r4, #16]
 8009cf0:	4642      	mov	r2, r8
 8009cf2:	4631      	mov	r1, r6
 8009cf4:	4628      	mov	r0, r5
 8009cf6:	47b8      	blx	r7
 8009cf8:	3001      	adds	r0, #1
 8009cfa:	d12b      	bne.n	8009d54 <_printf_float+0x23c>
 8009cfc:	e767      	b.n	8009bce <_printf_float+0xb6>
 8009cfe:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8009d02:	f240 80dd 	bls.w	8009ec0 <_printf_float+0x3a8>
 8009d06:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8009d0a:	2200      	movs	r2, #0
 8009d0c:	2300      	movs	r3, #0
 8009d0e:	f7f6 ff03 	bl	8000b18 <__aeabi_dcmpeq>
 8009d12:	2800      	cmp	r0, #0
 8009d14:	d033      	beq.n	8009d7e <_printf_float+0x266>
 8009d16:	4a37      	ldr	r2, [pc, #220]	@ (8009df4 <_printf_float+0x2dc>)
 8009d18:	2301      	movs	r3, #1
 8009d1a:	4631      	mov	r1, r6
 8009d1c:	4628      	mov	r0, r5
 8009d1e:	47b8      	blx	r7
 8009d20:	3001      	adds	r0, #1
 8009d22:	f43f af54 	beq.w	8009bce <_printf_float+0xb6>
 8009d26:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8009d2a:	4543      	cmp	r3, r8
 8009d2c:	db02      	blt.n	8009d34 <_printf_float+0x21c>
 8009d2e:	6823      	ldr	r3, [r4, #0]
 8009d30:	07d8      	lsls	r0, r3, #31
 8009d32:	d50f      	bpl.n	8009d54 <_printf_float+0x23c>
 8009d34:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009d38:	4631      	mov	r1, r6
 8009d3a:	4628      	mov	r0, r5
 8009d3c:	47b8      	blx	r7
 8009d3e:	3001      	adds	r0, #1
 8009d40:	f43f af45 	beq.w	8009bce <_printf_float+0xb6>
 8009d44:	f04f 0900 	mov.w	r9, #0
 8009d48:	f108 38ff 	add.w	r8, r8, #4294967295
 8009d4c:	f104 0a1a 	add.w	sl, r4, #26
 8009d50:	45c8      	cmp	r8, r9
 8009d52:	dc09      	bgt.n	8009d68 <_printf_float+0x250>
 8009d54:	6823      	ldr	r3, [r4, #0]
 8009d56:	079b      	lsls	r3, r3, #30
 8009d58:	f100 8103 	bmi.w	8009f62 <_printf_float+0x44a>
 8009d5c:	68e0      	ldr	r0, [r4, #12]
 8009d5e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009d60:	4298      	cmp	r0, r3
 8009d62:	bfb8      	it	lt
 8009d64:	4618      	movlt	r0, r3
 8009d66:	e734      	b.n	8009bd2 <_printf_float+0xba>
 8009d68:	2301      	movs	r3, #1
 8009d6a:	4652      	mov	r2, sl
 8009d6c:	4631      	mov	r1, r6
 8009d6e:	4628      	mov	r0, r5
 8009d70:	47b8      	blx	r7
 8009d72:	3001      	adds	r0, #1
 8009d74:	f43f af2b 	beq.w	8009bce <_printf_float+0xb6>
 8009d78:	f109 0901 	add.w	r9, r9, #1
 8009d7c:	e7e8      	b.n	8009d50 <_printf_float+0x238>
 8009d7e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009d80:	2b00      	cmp	r3, #0
 8009d82:	dc39      	bgt.n	8009df8 <_printf_float+0x2e0>
 8009d84:	4a1b      	ldr	r2, [pc, #108]	@ (8009df4 <_printf_float+0x2dc>)
 8009d86:	2301      	movs	r3, #1
 8009d88:	4631      	mov	r1, r6
 8009d8a:	4628      	mov	r0, r5
 8009d8c:	47b8      	blx	r7
 8009d8e:	3001      	adds	r0, #1
 8009d90:	f43f af1d 	beq.w	8009bce <_printf_float+0xb6>
 8009d94:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8009d98:	ea59 0303 	orrs.w	r3, r9, r3
 8009d9c:	d102      	bne.n	8009da4 <_printf_float+0x28c>
 8009d9e:	6823      	ldr	r3, [r4, #0]
 8009da0:	07d9      	lsls	r1, r3, #31
 8009da2:	d5d7      	bpl.n	8009d54 <_printf_float+0x23c>
 8009da4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009da8:	4631      	mov	r1, r6
 8009daa:	4628      	mov	r0, r5
 8009dac:	47b8      	blx	r7
 8009dae:	3001      	adds	r0, #1
 8009db0:	f43f af0d 	beq.w	8009bce <_printf_float+0xb6>
 8009db4:	f04f 0a00 	mov.w	sl, #0
 8009db8:	f104 0b1a 	add.w	fp, r4, #26
 8009dbc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009dbe:	425b      	negs	r3, r3
 8009dc0:	4553      	cmp	r3, sl
 8009dc2:	dc01      	bgt.n	8009dc8 <_printf_float+0x2b0>
 8009dc4:	464b      	mov	r3, r9
 8009dc6:	e793      	b.n	8009cf0 <_printf_float+0x1d8>
 8009dc8:	2301      	movs	r3, #1
 8009dca:	465a      	mov	r2, fp
 8009dcc:	4631      	mov	r1, r6
 8009dce:	4628      	mov	r0, r5
 8009dd0:	47b8      	blx	r7
 8009dd2:	3001      	adds	r0, #1
 8009dd4:	f43f aefb 	beq.w	8009bce <_printf_float+0xb6>
 8009dd8:	f10a 0a01 	add.w	sl, sl, #1
 8009ddc:	e7ee      	b.n	8009dbc <_printf_float+0x2a4>
 8009dde:	bf00      	nop
 8009de0:	7fefffff 	.word	0x7fefffff
 8009de4:	0800c410 	.word	0x0800c410
 8009de8:	0800c414 	.word	0x0800c414
 8009dec:	0800c418 	.word	0x0800c418
 8009df0:	0800c41c 	.word	0x0800c41c
 8009df4:	0800c420 	.word	0x0800c420
 8009df8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009dfa:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8009dfe:	4553      	cmp	r3, sl
 8009e00:	bfa8      	it	ge
 8009e02:	4653      	movge	r3, sl
 8009e04:	2b00      	cmp	r3, #0
 8009e06:	4699      	mov	r9, r3
 8009e08:	dc36      	bgt.n	8009e78 <_printf_float+0x360>
 8009e0a:	f04f 0b00 	mov.w	fp, #0
 8009e0e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009e12:	f104 021a 	add.w	r2, r4, #26
 8009e16:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009e18:	9306      	str	r3, [sp, #24]
 8009e1a:	eba3 0309 	sub.w	r3, r3, r9
 8009e1e:	455b      	cmp	r3, fp
 8009e20:	dc31      	bgt.n	8009e86 <_printf_float+0x36e>
 8009e22:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009e24:	459a      	cmp	sl, r3
 8009e26:	dc3a      	bgt.n	8009e9e <_printf_float+0x386>
 8009e28:	6823      	ldr	r3, [r4, #0]
 8009e2a:	07da      	lsls	r2, r3, #31
 8009e2c:	d437      	bmi.n	8009e9e <_printf_float+0x386>
 8009e2e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009e30:	ebaa 0903 	sub.w	r9, sl, r3
 8009e34:	9b06      	ldr	r3, [sp, #24]
 8009e36:	ebaa 0303 	sub.w	r3, sl, r3
 8009e3a:	4599      	cmp	r9, r3
 8009e3c:	bfa8      	it	ge
 8009e3e:	4699      	movge	r9, r3
 8009e40:	f1b9 0f00 	cmp.w	r9, #0
 8009e44:	dc33      	bgt.n	8009eae <_printf_float+0x396>
 8009e46:	f04f 0800 	mov.w	r8, #0
 8009e4a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009e4e:	f104 0b1a 	add.w	fp, r4, #26
 8009e52:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009e54:	ebaa 0303 	sub.w	r3, sl, r3
 8009e58:	eba3 0309 	sub.w	r3, r3, r9
 8009e5c:	4543      	cmp	r3, r8
 8009e5e:	f77f af79 	ble.w	8009d54 <_printf_float+0x23c>
 8009e62:	2301      	movs	r3, #1
 8009e64:	465a      	mov	r2, fp
 8009e66:	4631      	mov	r1, r6
 8009e68:	4628      	mov	r0, r5
 8009e6a:	47b8      	blx	r7
 8009e6c:	3001      	adds	r0, #1
 8009e6e:	f43f aeae 	beq.w	8009bce <_printf_float+0xb6>
 8009e72:	f108 0801 	add.w	r8, r8, #1
 8009e76:	e7ec      	b.n	8009e52 <_printf_float+0x33a>
 8009e78:	4642      	mov	r2, r8
 8009e7a:	4631      	mov	r1, r6
 8009e7c:	4628      	mov	r0, r5
 8009e7e:	47b8      	blx	r7
 8009e80:	3001      	adds	r0, #1
 8009e82:	d1c2      	bne.n	8009e0a <_printf_float+0x2f2>
 8009e84:	e6a3      	b.n	8009bce <_printf_float+0xb6>
 8009e86:	2301      	movs	r3, #1
 8009e88:	4631      	mov	r1, r6
 8009e8a:	4628      	mov	r0, r5
 8009e8c:	9206      	str	r2, [sp, #24]
 8009e8e:	47b8      	blx	r7
 8009e90:	3001      	adds	r0, #1
 8009e92:	f43f ae9c 	beq.w	8009bce <_printf_float+0xb6>
 8009e96:	9a06      	ldr	r2, [sp, #24]
 8009e98:	f10b 0b01 	add.w	fp, fp, #1
 8009e9c:	e7bb      	b.n	8009e16 <_printf_float+0x2fe>
 8009e9e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009ea2:	4631      	mov	r1, r6
 8009ea4:	4628      	mov	r0, r5
 8009ea6:	47b8      	blx	r7
 8009ea8:	3001      	adds	r0, #1
 8009eaa:	d1c0      	bne.n	8009e2e <_printf_float+0x316>
 8009eac:	e68f      	b.n	8009bce <_printf_float+0xb6>
 8009eae:	9a06      	ldr	r2, [sp, #24]
 8009eb0:	464b      	mov	r3, r9
 8009eb2:	4442      	add	r2, r8
 8009eb4:	4631      	mov	r1, r6
 8009eb6:	4628      	mov	r0, r5
 8009eb8:	47b8      	blx	r7
 8009eba:	3001      	adds	r0, #1
 8009ebc:	d1c3      	bne.n	8009e46 <_printf_float+0x32e>
 8009ebe:	e686      	b.n	8009bce <_printf_float+0xb6>
 8009ec0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8009ec4:	f1ba 0f01 	cmp.w	sl, #1
 8009ec8:	dc01      	bgt.n	8009ece <_printf_float+0x3b6>
 8009eca:	07db      	lsls	r3, r3, #31
 8009ecc:	d536      	bpl.n	8009f3c <_printf_float+0x424>
 8009ece:	2301      	movs	r3, #1
 8009ed0:	4642      	mov	r2, r8
 8009ed2:	4631      	mov	r1, r6
 8009ed4:	4628      	mov	r0, r5
 8009ed6:	47b8      	blx	r7
 8009ed8:	3001      	adds	r0, #1
 8009eda:	f43f ae78 	beq.w	8009bce <_printf_float+0xb6>
 8009ede:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009ee2:	4631      	mov	r1, r6
 8009ee4:	4628      	mov	r0, r5
 8009ee6:	47b8      	blx	r7
 8009ee8:	3001      	adds	r0, #1
 8009eea:	f43f ae70 	beq.w	8009bce <_printf_float+0xb6>
 8009eee:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8009ef2:	2200      	movs	r2, #0
 8009ef4:	2300      	movs	r3, #0
 8009ef6:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009efa:	f7f6 fe0d 	bl	8000b18 <__aeabi_dcmpeq>
 8009efe:	b9c0      	cbnz	r0, 8009f32 <_printf_float+0x41a>
 8009f00:	4653      	mov	r3, sl
 8009f02:	f108 0201 	add.w	r2, r8, #1
 8009f06:	4631      	mov	r1, r6
 8009f08:	4628      	mov	r0, r5
 8009f0a:	47b8      	blx	r7
 8009f0c:	3001      	adds	r0, #1
 8009f0e:	d10c      	bne.n	8009f2a <_printf_float+0x412>
 8009f10:	e65d      	b.n	8009bce <_printf_float+0xb6>
 8009f12:	2301      	movs	r3, #1
 8009f14:	465a      	mov	r2, fp
 8009f16:	4631      	mov	r1, r6
 8009f18:	4628      	mov	r0, r5
 8009f1a:	47b8      	blx	r7
 8009f1c:	3001      	adds	r0, #1
 8009f1e:	f43f ae56 	beq.w	8009bce <_printf_float+0xb6>
 8009f22:	f108 0801 	add.w	r8, r8, #1
 8009f26:	45d0      	cmp	r8, sl
 8009f28:	dbf3      	blt.n	8009f12 <_printf_float+0x3fa>
 8009f2a:	464b      	mov	r3, r9
 8009f2c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8009f30:	e6df      	b.n	8009cf2 <_printf_float+0x1da>
 8009f32:	f04f 0800 	mov.w	r8, #0
 8009f36:	f104 0b1a 	add.w	fp, r4, #26
 8009f3a:	e7f4      	b.n	8009f26 <_printf_float+0x40e>
 8009f3c:	2301      	movs	r3, #1
 8009f3e:	4642      	mov	r2, r8
 8009f40:	e7e1      	b.n	8009f06 <_printf_float+0x3ee>
 8009f42:	2301      	movs	r3, #1
 8009f44:	464a      	mov	r2, r9
 8009f46:	4631      	mov	r1, r6
 8009f48:	4628      	mov	r0, r5
 8009f4a:	47b8      	blx	r7
 8009f4c:	3001      	adds	r0, #1
 8009f4e:	f43f ae3e 	beq.w	8009bce <_printf_float+0xb6>
 8009f52:	f108 0801 	add.w	r8, r8, #1
 8009f56:	68e3      	ldr	r3, [r4, #12]
 8009f58:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009f5a:	1a5b      	subs	r3, r3, r1
 8009f5c:	4543      	cmp	r3, r8
 8009f5e:	dcf0      	bgt.n	8009f42 <_printf_float+0x42a>
 8009f60:	e6fc      	b.n	8009d5c <_printf_float+0x244>
 8009f62:	f04f 0800 	mov.w	r8, #0
 8009f66:	f104 0919 	add.w	r9, r4, #25
 8009f6a:	e7f4      	b.n	8009f56 <_printf_float+0x43e>

08009f6c <_printf_common>:
 8009f6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009f70:	4616      	mov	r6, r2
 8009f72:	4698      	mov	r8, r3
 8009f74:	688a      	ldr	r2, [r1, #8]
 8009f76:	690b      	ldr	r3, [r1, #16]
 8009f78:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009f7c:	4293      	cmp	r3, r2
 8009f7e:	bfb8      	it	lt
 8009f80:	4613      	movlt	r3, r2
 8009f82:	6033      	str	r3, [r6, #0]
 8009f84:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009f88:	4607      	mov	r7, r0
 8009f8a:	460c      	mov	r4, r1
 8009f8c:	b10a      	cbz	r2, 8009f92 <_printf_common+0x26>
 8009f8e:	3301      	adds	r3, #1
 8009f90:	6033      	str	r3, [r6, #0]
 8009f92:	6823      	ldr	r3, [r4, #0]
 8009f94:	0699      	lsls	r1, r3, #26
 8009f96:	bf42      	ittt	mi
 8009f98:	6833      	ldrmi	r3, [r6, #0]
 8009f9a:	3302      	addmi	r3, #2
 8009f9c:	6033      	strmi	r3, [r6, #0]
 8009f9e:	6825      	ldr	r5, [r4, #0]
 8009fa0:	f015 0506 	ands.w	r5, r5, #6
 8009fa4:	d106      	bne.n	8009fb4 <_printf_common+0x48>
 8009fa6:	f104 0a19 	add.w	sl, r4, #25
 8009faa:	68e3      	ldr	r3, [r4, #12]
 8009fac:	6832      	ldr	r2, [r6, #0]
 8009fae:	1a9b      	subs	r3, r3, r2
 8009fb0:	42ab      	cmp	r3, r5
 8009fb2:	dc26      	bgt.n	800a002 <_printf_common+0x96>
 8009fb4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009fb8:	6822      	ldr	r2, [r4, #0]
 8009fba:	3b00      	subs	r3, #0
 8009fbc:	bf18      	it	ne
 8009fbe:	2301      	movne	r3, #1
 8009fc0:	0692      	lsls	r2, r2, #26
 8009fc2:	d42b      	bmi.n	800a01c <_printf_common+0xb0>
 8009fc4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009fc8:	4641      	mov	r1, r8
 8009fca:	4638      	mov	r0, r7
 8009fcc:	47c8      	blx	r9
 8009fce:	3001      	adds	r0, #1
 8009fd0:	d01e      	beq.n	800a010 <_printf_common+0xa4>
 8009fd2:	6823      	ldr	r3, [r4, #0]
 8009fd4:	6922      	ldr	r2, [r4, #16]
 8009fd6:	f003 0306 	and.w	r3, r3, #6
 8009fda:	2b04      	cmp	r3, #4
 8009fdc:	bf02      	ittt	eq
 8009fde:	68e5      	ldreq	r5, [r4, #12]
 8009fe0:	6833      	ldreq	r3, [r6, #0]
 8009fe2:	1aed      	subeq	r5, r5, r3
 8009fe4:	68a3      	ldr	r3, [r4, #8]
 8009fe6:	bf0c      	ite	eq
 8009fe8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009fec:	2500      	movne	r5, #0
 8009fee:	4293      	cmp	r3, r2
 8009ff0:	bfc4      	itt	gt
 8009ff2:	1a9b      	subgt	r3, r3, r2
 8009ff4:	18ed      	addgt	r5, r5, r3
 8009ff6:	2600      	movs	r6, #0
 8009ff8:	341a      	adds	r4, #26
 8009ffa:	42b5      	cmp	r5, r6
 8009ffc:	d11a      	bne.n	800a034 <_printf_common+0xc8>
 8009ffe:	2000      	movs	r0, #0
 800a000:	e008      	b.n	800a014 <_printf_common+0xa8>
 800a002:	2301      	movs	r3, #1
 800a004:	4652      	mov	r2, sl
 800a006:	4641      	mov	r1, r8
 800a008:	4638      	mov	r0, r7
 800a00a:	47c8      	blx	r9
 800a00c:	3001      	adds	r0, #1
 800a00e:	d103      	bne.n	800a018 <_printf_common+0xac>
 800a010:	f04f 30ff 	mov.w	r0, #4294967295
 800a014:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a018:	3501      	adds	r5, #1
 800a01a:	e7c6      	b.n	8009faa <_printf_common+0x3e>
 800a01c:	18e1      	adds	r1, r4, r3
 800a01e:	1c5a      	adds	r2, r3, #1
 800a020:	2030      	movs	r0, #48	@ 0x30
 800a022:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a026:	4422      	add	r2, r4
 800a028:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a02c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a030:	3302      	adds	r3, #2
 800a032:	e7c7      	b.n	8009fc4 <_printf_common+0x58>
 800a034:	2301      	movs	r3, #1
 800a036:	4622      	mov	r2, r4
 800a038:	4641      	mov	r1, r8
 800a03a:	4638      	mov	r0, r7
 800a03c:	47c8      	blx	r9
 800a03e:	3001      	adds	r0, #1
 800a040:	d0e6      	beq.n	800a010 <_printf_common+0xa4>
 800a042:	3601      	adds	r6, #1
 800a044:	e7d9      	b.n	8009ffa <_printf_common+0x8e>
	...

0800a048 <_printf_i>:
 800a048:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a04c:	7e0f      	ldrb	r7, [r1, #24]
 800a04e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a050:	2f78      	cmp	r7, #120	@ 0x78
 800a052:	4691      	mov	r9, r2
 800a054:	4680      	mov	r8, r0
 800a056:	460c      	mov	r4, r1
 800a058:	469a      	mov	sl, r3
 800a05a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a05e:	d807      	bhi.n	800a070 <_printf_i+0x28>
 800a060:	2f62      	cmp	r7, #98	@ 0x62
 800a062:	d80a      	bhi.n	800a07a <_printf_i+0x32>
 800a064:	2f00      	cmp	r7, #0
 800a066:	f000 80d2 	beq.w	800a20e <_printf_i+0x1c6>
 800a06a:	2f58      	cmp	r7, #88	@ 0x58
 800a06c:	f000 80b9 	beq.w	800a1e2 <_printf_i+0x19a>
 800a070:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a074:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a078:	e03a      	b.n	800a0f0 <_printf_i+0xa8>
 800a07a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a07e:	2b15      	cmp	r3, #21
 800a080:	d8f6      	bhi.n	800a070 <_printf_i+0x28>
 800a082:	a101      	add	r1, pc, #4	@ (adr r1, 800a088 <_printf_i+0x40>)
 800a084:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a088:	0800a0e1 	.word	0x0800a0e1
 800a08c:	0800a0f5 	.word	0x0800a0f5
 800a090:	0800a071 	.word	0x0800a071
 800a094:	0800a071 	.word	0x0800a071
 800a098:	0800a071 	.word	0x0800a071
 800a09c:	0800a071 	.word	0x0800a071
 800a0a0:	0800a0f5 	.word	0x0800a0f5
 800a0a4:	0800a071 	.word	0x0800a071
 800a0a8:	0800a071 	.word	0x0800a071
 800a0ac:	0800a071 	.word	0x0800a071
 800a0b0:	0800a071 	.word	0x0800a071
 800a0b4:	0800a1f5 	.word	0x0800a1f5
 800a0b8:	0800a11f 	.word	0x0800a11f
 800a0bc:	0800a1af 	.word	0x0800a1af
 800a0c0:	0800a071 	.word	0x0800a071
 800a0c4:	0800a071 	.word	0x0800a071
 800a0c8:	0800a217 	.word	0x0800a217
 800a0cc:	0800a071 	.word	0x0800a071
 800a0d0:	0800a11f 	.word	0x0800a11f
 800a0d4:	0800a071 	.word	0x0800a071
 800a0d8:	0800a071 	.word	0x0800a071
 800a0dc:	0800a1b7 	.word	0x0800a1b7
 800a0e0:	6833      	ldr	r3, [r6, #0]
 800a0e2:	1d1a      	adds	r2, r3, #4
 800a0e4:	681b      	ldr	r3, [r3, #0]
 800a0e6:	6032      	str	r2, [r6, #0]
 800a0e8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a0ec:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a0f0:	2301      	movs	r3, #1
 800a0f2:	e09d      	b.n	800a230 <_printf_i+0x1e8>
 800a0f4:	6833      	ldr	r3, [r6, #0]
 800a0f6:	6820      	ldr	r0, [r4, #0]
 800a0f8:	1d19      	adds	r1, r3, #4
 800a0fa:	6031      	str	r1, [r6, #0]
 800a0fc:	0606      	lsls	r6, r0, #24
 800a0fe:	d501      	bpl.n	800a104 <_printf_i+0xbc>
 800a100:	681d      	ldr	r5, [r3, #0]
 800a102:	e003      	b.n	800a10c <_printf_i+0xc4>
 800a104:	0645      	lsls	r5, r0, #25
 800a106:	d5fb      	bpl.n	800a100 <_printf_i+0xb8>
 800a108:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a10c:	2d00      	cmp	r5, #0
 800a10e:	da03      	bge.n	800a118 <_printf_i+0xd0>
 800a110:	232d      	movs	r3, #45	@ 0x2d
 800a112:	426d      	negs	r5, r5
 800a114:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a118:	4859      	ldr	r0, [pc, #356]	@ (800a280 <_printf_i+0x238>)
 800a11a:	230a      	movs	r3, #10
 800a11c:	e011      	b.n	800a142 <_printf_i+0xfa>
 800a11e:	6821      	ldr	r1, [r4, #0]
 800a120:	6833      	ldr	r3, [r6, #0]
 800a122:	0608      	lsls	r0, r1, #24
 800a124:	f853 5b04 	ldr.w	r5, [r3], #4
 800a128:	d402      	bmi.n	800a130 <_printf_i+0xe8>
 800a12a:	0649      	lsls	r1, r1, #25
 800a12c:	bf48      	it	mi
 800a12e:	b2ad      	uxthmi	r5, r5
 800a130:	2f6f      	cmp	r7, #111	@ 0x6f
 800a132:	4853      	ldr	r0, [pc, #332]	@ (800a280 <_printf_i+0x238>)
 800a134:	6033      	str	r3, [r6, #0]
 800a136:	bf14      	ite	ne
 800a138:	230a      	movne	r3, #10
 800a13a:	2308      	moveq	r3, #8
 800a13c:	2100      	movs	r1, #0
 800a13e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a142:	6866      	ldr	r6, [r4, #4]
 800a144:	60a6      	str	r6, [r4, #8]
 800a146:	2e00      	cmp	r6, #0
 800a148:	bfa2      	ittt	ge
 800a14a:	6821      	ldrge	r1, [r4, #0]
 800a14c:	f021 0104 	bicge.w	r1, r1, #4
 800a150:	6021      	strge	r1, [r4, #0]
 800a152:	b90d      	cbnz	r5, 800a158 <_printf_i+0x110>
 800a154:	2e00      	cmp	r6, #0
 800a156:	d04b      	beq.n	800a1f0 <_printf_i+0x1a8>
 800a158:	4616      	mov	r6, r2
 800a15a:	fbb5 f1f3 	udiv	r1, r5, r3
 800a15e:	fb03 5711 	mls	r7, r3, r1, r5
 800a162:	5dc7      	ldrb	r7, [r0, r7]
 800a164:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a168:	462f      	mov	r7, r5
 800a16a:	42bb      	cmp	r3, r7
 800a16c:	460d      	mov	r5, r1
 800a16e:	d9f4      	bls.n	800a15a <_printf_i+0x112>
 800a170:	2b08      	cmp	r3, #8
 800a172:	d10b      	bne.n	800a18c <_printf_i+0x144>
 800a174:	6823      	ldr	r3, [r4, #0]
 800a176:	07df      	lsls	r7, r3, #31
 800a178:	d508      	bpl.n	800a18c <_printf_i+0x144>
 800a17a:	6923      	ldr	r3, [r4, #16]
 800a17c:	6861      	ldr	r1, [r4, #4]
 800a17e:	4299      	cmp	r1, r3
 800a180:	bfde      	ittt	le
 800a182:	2330      	movle	r3, #48	@ 0x30
 800a184:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a188:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a18c:	1b92      	subs	r2, r2, r6
 800a18e:	6122      	str	r2, [r4, #16]
 800a190:	f8cd a000 	str.w	sl, [sp]
 800a194:	464b      	mov	r3, r9
 800a196:	aa03      	add	r2, sp, #12
 800a198:	4621      	mov	r1, r4
 800a19a:	4640      	mov	r0, r8
 800a19c:	f7ff fee6 	bl	8009f6c <_printf_common>
 800a1a0:	3001      	adds	r0, #1
 800a1a2:	d14a      	bne.n	800a23a <_printf_i+0x1f2>
 800a1a4:	f04f 30ff 	mov.w	r0, #4294967295
 800a1a8:	b004      	add	sp, #16
 800a1aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a1ae:	6823      	ldr	r3, [r4, #0]
 800a1b0:	f043 0320 	orr.w	r3, r3, #32
 800a1b4:	6023      	str	r3, [r4, #0]
 800a1b6:	4833      	ldr	r0, [pc, #204]	@ (800a284 <_printf_i+0x23c>)
 800a1b8:	2778      	movs	r7, #120	@ 0x78
 800a1ba:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a1be:	6823      	ldr	r3, [r4, #0]
 800a1c0:	6831      	ldr	r1, [r6, #0]
 800a1c2:	061f      	lsls	r7, r3, #24
 800a1c4:	f851 5b04 	ldr.w	r5, [r1], #4
 800a1c8:	d402      	bmi.n	800a1d0 <_printf_i+0x188>
 800a1ca:	065f      	lsls	r7, r3, #25
 800a1cc:	bf48      	it	mi
 800a1ce:	b2ad      	uxthmi	r5, r5
 800a1d0:	6031      	str	r1, [r6, #0]
 800a1d2:	07d9      	lsls	r1, r3, #31
 800a1d4:	bf44      	itt	mi
 800a1d6:	f043 0320 	orrmi.w	r3, r3, #32
 800a1da:	6023      	strmi	r3, [r4, #0]
 800a1dc:	b11d      	cbz	r5, 800a1e6 <_printf_i+0x19e>
 800a1de:	2310      	movs	r3, #16
 800a1e0:	e7ac      	b.n	800a13c <_printf_i+0xf4>
 800a1e2:	4827      	ldr	r0, [pc, #156]	@ (800a280 <_printf_i+0x238>)
 800a1e4:	e7e9      	b.n	800a1ba <_printf_i+0x172>
 800a1e6:	6823      	ldr	r3, [r4, #0]
 800a1e8:	f023 0320 	bic.w	r3, r3, #32
 800a1ec:	6023      	str	r3, [r4, #0]
 800a1ee:	e7f6      	b.n	800a1de <_printf_i+0x196>
 800a1f0:	4616      	mov	r6, r2
 800a1f2:	e7bd      	b.n	800a170 <_printf_i+0x128>
 800a1f4:	6833      	ldr	r3, [r6, #0]
 800a1f6:	6825      	ldr	r5, [r4, #0]
 800a1f8:	6961      	ldr	r1, [r4, #20]
 800a1fa:	1d18      	adds	r0, r3, #4
 800a1fc:	6030      	str	r0, [r6, #0]
 800a1fe:	062e      	lsls	r6, r5, #24
 800a200:	681b      	ldr	r3, [r3, #0]
 800a202:	d501      	bpl.n	800a208 <_printf_i+0x1c0>
 800a204:	6019      	str	r1, [r3, #0]
 800a206:	e002      	b.n	800a20e <_printf_i+0x1c6>
 800a208:	0668      	lsls	r0, r5, #25
 800a20a:	d5fb      	bpl.n	800a204 <_printf_i+0x1bc>
 800a20c:	8019      	strh	r1, [r3, #0]
 800a20e:	2300      	movs	r3, #0
 800a210:	6123      	str	r3, [r4, #16]
 800a212:	4616      	mov	r6, r2
 800a214:	e7bc      	b.n	800a190 <_printf_i+0x148>
 800a216:	6833      	ldr	r3, [r6, #0]
 800a218:	1d1a      	adds	r2, r3, #4
 800a21a:	6032      	str	r2, [r6, #0]
 800a21c:	681e      	ldr	r6, [r3, #0]
 800a21e:	6862      	ldr	r2, [r4, #4]
 800a220:	2100      	movs	r1, #0
 800a222:	4630      	mov	r0, r6
 800a224:	f7f5 fffc 	bl	8000220 <memchr>
 800a228:	b108      	cbz	r0, 800a22e <_printf_i+0x1e6>
 800a22a:	1b80      	subs	r0, r0, r6
 800a22c:	6060      	str	r0, [r4, #4]
 800a22e:	6863      	ldr	r3, [r4, #4]
 800a230:	6123      	str	r3, [r4, #16]
 800a232:	2300      	movs	r3, #0
 800a234:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a238:	e7aa      	b.n	800a190 <_printf_i+0x148>
 800a23a:	6923      	ldr	r3, [r4, #16]
 800a23c:	4632      	mov	r2, r6
 800a23e:	4649      	mov	r1, r9
 800a240:	4640      	mov	r0, r8
 800a242:	47d0      	blx	sl
 800a244:	3001      	adds	r0, #1
 800a246:	d0ad      	beq.n	800a1a4 <_printf_i+0x15c>
 800a248:	6823      	ldr	r3, [r4, #0]
 800a24a:	079b      	lsls	r3, r3, #30
 800a24c:	d413      	bmi.n	800a276 <_printf_i+0x22e>
 800a24e:	68e0      	ldr	r0, [r4, #12]
 800a250:	9b03      	ldr	r3, [sp, #12]
 800a252:	4298      	cmp	r0, r3
 800a254:	bfb8      	it	lt
 800a256:	4618      	movlt	r0, r3
 800a258:	e7a6      	b.n	800a1a8 <_printf_i+0x160>
 800a25a:	2301      	movs	r3, #1
 800a25c:	4632      	mov	r2, r6
 800a25e:	4649      	mov	r1, r9
 800a260:	4640      	mov	r0, r8
 800a262:	47d0      	blx	sl
 800a264:	3001      	adds	r0, #1
 800a266:	d09d      	beq.n	800a1a4 <_printf_i+0x15c>
 800a268:	3501      	adds	r5, #1
 800a26a:	68e3      	ldr	r3, [r4, #12]
 800a26c:	9903      	ldr	r1, [sp, #12]
 800a26e:	1a5b      	subs	r3, r3, r1
 800a270:	42ab      	cmp	r3, r5
 800a272:	dcf2      	bgt.n	800a25a <_printf_i+0x212>
 800a274:	e7eb      	b.n	800a24e <_printf_i+0x206>
 800a276:	2500      	movs	r5, #0
 800a278:	f104 0619 	add.w	r6, r4, #25
 800a27c:	e7f5      	b.n	800a26a <_printf_i+0x222>
 800a27e:	bf00      	nop
 800a280:	0800c422 	.word	0x0800c422
 800a284:	0800c433 	.word	0x0800c433

0800a288 <std>:
 800a288:	2300      	movs	r3, #0
 800a28a:	b510      	push	{r4, lr}
 800a28c:	4604      	mov	r4, r0
 800a28e:	e9c0 3300 	strd	r3, r3, [r0]
 800a292:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a296:	6083      	str	r3, [r0, #8]
 800a298:	8181      	strh	r1, [r0, #12]
 800a29a:	6643      	str	r3, [r0, #100]	@ 0x64
 800a29c:	81c2      	strh	r2, [r0, #14]
 800a29e:	6183      	str	r3, [r0, #24]
 800a2a0:	4619      	mov	r1, r3
 800a2a2:	2208      	movs	r2, #8
 800a2a4:	305c      	adds	r0, #92	@ 0x5c
 800a2a6:	f000 f8f4 	bl	800a492 <memset>
 800a2aa:	4b0d      	ldr	r3, [pc, #52]	@ (800a2e0 <std+0x58>)
 800a2ac:	6263      	str	r3, [r4, #36]	@ 0x24
 800a2ae:	4b0d      	ldr	r3, [pc, #52]	@ (800a2e4 <std+0x5c>)
 800a2b0:	62a3      	str	r3, [r4, #40]	@ 0x28
 800a2b2:	4b0d      	ldr	r3, [pc, #52]	@ (800a2e8 <std+0x60>)
 800a2b4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800a2b6:	4b0d      	ldr	r3, [pc, #52]	@ (800a2ec <std+0x64>)
 800a2b8:	6323      	str	r3, [r4, #48]	@ 0x30
 800a2ba:	4b0d      	ldr	r3, [pc, #52]	@ (800a2f0 <std+0x68>)
 800a2bc:	6224      	str	r4, [r4, #32]
 800a2be:	429c      	cmp	r4, r3
 800a2c0:	d006      	beq.n	800a2d0 <std+0x48>
 800a2c2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800a2c6:	4294      	cmp	r4, r2
 800a2c8:	d002      	beq.n	800a2d0 <std+0x48>
 800a2ca:	33d0      	adds	r3, #208	@ 0xd0
 800a2cc:	429c      	cmp	r4, r3
 800a2ce:	d105      	bne.n	800a2dc <std+0x54>
 800a2d0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800a2d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a2d8:	f000 b9ae 	b.w	800a638 <__retarget_lock_init_recursive>
 800a2dc:	bd10      	pop	{r4, pc}
 800a2de:	bf00      	nop
 800a2e0:	0800a40d 	.word	0x0800a40d
 800a2e4:	0800a42f 	.word	0x0800a42f
 800a2e8:	0800a467 	.word	0x0800a467
 800a2ec:	0800a48b 	.word	0x0800a48b
 800a2f0:	2000463c 	.word	0x2000463c

0800a2f4 <stdio_exit_handler>:
 800a2f4:	4a02      	ldr	r2, [pc, #8]	@ (800a300 <stdio_exit_handler+0xc>)
 800a2f6:	4903      	ldr	r1, [pc, #12]	@ (800a304 <stdio_exit_handler+0x10>)
 800a2f8:	4803      	ldr	r0, [pc, #12]	@ (800a308 <stdio_exit_handler+0x14>)
 800a2fa:	f000 b869 	b.w	800a3d0 <_fwalk_sglue>
 800a2fe:	bf00      	nop
 800a300:	20000010 	.word	0x20000010
 800a304:	0800bd05 	.word	0x0800bd05
 800a308:	20000020 	.word	0x20000020

0800a30c <cleanup_stdio>:
 800a30c:	6841      	ldr	r1, [r0, #4]
 800a30e:	4b0c      	ldr	r3, [pc, #48]	@ (800a340 <cleanup_stdio+0x34>)
 800a310:	4299      	cmp	r1, r3
 800a312:	b510      	push	{r4, lr}
 800a314:	4604      	mov	r4, r0
 800a316:	d001      	beq.n	800a31c <cleanup_stdio+0x10>
 800a318:	f001 fcf4 	bl	800bd04 <_fflush_r>
 800a31c:	68a1      	ldr	r1, [r4, #8]
 800a31e:	4b09      	ldr	r3, [pc, #36]	@ (800a344 <cleanup_stdio+0x38>)
 800a320:	4299      	cmp	r1, r3
 800a322:	d002      	beq.n	800a32a <cleanup_stdio+0x1e>
 800a324:	4620      	mov	r0, r4
 800a326:	f001 fced 	bl	800bd04 <_fflush_r>
 800a32a:	68e1      	ldr	r1, [r4, #12]
 800a32c:	4b06      	ldr	r3, [pc, #24]	@ (800a348 <cleanup_stdio+0x3c>)
 800a32e:	4299      	cmp	r1, r3
 800a330:	d004      	beq.n	800a33c <cleanup_stdio+0x30>
 800a332:	4620      	mov	r0, r4
 800a334:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a338:	f001 bce4 	b.w	800bd04 <_fflush_r>
 800a33c:	bd10      	pop	{r4, pc}
 800a33e:	bf00      	nop
 800a340:	2000463c 	.word	0x2000463c
 800a344:	200046a4 	.word	0x200046a4
 800a348:	2000470c 	.word	0x2000470c

0800a34c <global_stdio_init.part.0>:
 800a34c:	b510      	push	{r4, lr}
 800a34e:	4b0b      	ldr	r3, [pc, #44]	@ (800a37c <global_stdio_init.part.0+0x30>)
 800a350:	4c0b      	ldr	r4, [pc, #44]	@ (800a380 <global_stdio_init.part.0+0x34>)
 800a352:	4a0c      	ldr	r2, [pc, #48]	@ (800a384 <global_stdio_init.part.0+0x38>)
 800a354:	601a      	str	r2, [r3, #0]
 800a356:	4620      	mov	r0, r4
 800a358:	2200      	movs	r2, #0
 800a35a:	2104      	movs	r1, #4
 800a35c:	f7ff ff94 	bl	800a288 <std>
 800a360:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800a364:	2201      	movs	r2, #1
 800a366:	2109      	movs	r1, #9
 800a368:	f7ff ff8e 	bl	800a288 <std>
 800a36c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800a370:	2202      	movs	r2, #2
 800a372:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a376:	2112      	movs	r1, #18
 800a378:	f7ff bf86 	b.w	800a288 <std>
 800a37c:	20004774 	.word	0x20004774
 800a380:	2000463c 	.word	0x2000463c
 800a384:	0800a2f5 	.word	0x0800a2f5

0800a388 <__sfp_lock_acquire>:
 800a388:	4801      	ldr	r0, [pc, #4]	@ (800a390 <__sfp_lock_acquire+0x8>)
 800a38a:	f000 b956 	b.w	800a63a <__retarget_lock_acquire_recursive>
 800a38e:	bf00      	nop
 800a390:	2000477d 	.word	0x2000477d

0800a394 <__sfp_lock_release>:
 800a394:	4801      	ldr	r0, [pc, #4]	@ (800a39c <__sfp_lock_release+0x8>)
 800a396:	f000 b951 	b.w	800a63c <__retarget_lock_release_recursive>
 800a39a:	bf00      	nop
 800a39c:	2000477d 	.word	0x2000477d

0800a3a0 <__sinit>:
 800a3a0:	b510      	push	{r4, lr}
 800a3a2:	4604      	mov	r4, r0
 800a3a4:	f7ff fff0 	bl	800a388 <__sfp_lock_acquire>
 800a3a8:	6a23      	ldr	r3, [r4, #32]
 800a3aa:	b11b      	cbz	r3, 800a3b4 <__sinit+0x14>
 800a3ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a3b0:	f7ff bff0 	b.w	800a394 <__sfp_lock_release>
 800a3b4:	4b04      	ldr	r3, [pc, #16]	@ (800a3c8 <__sinit+0x28>)
 800a3b6:	6223      	str	r3, [r4, #32]
 800a3b8:	4b04      	ldr	r3, [pc, #16]	@ (800a3cc <__sinit+0x2c>)
 800a3ba:	681b      	ldr	r3, [r3, #0]
 800a3bc:	2b00      	cmp	r3, #0
 800a3be:	d1f5      	bne.n	800a3ac <__sinit+0xc>
 800a3c0:	f7ff ffc4 	bl	800a34c <global_stdio_init.part.0>
 800a3c4:	e7f2      	b.n	800a3ac <__sinit+0xc>
 800a3c6:	bf00      	nop
 800a3c8:	0800a30d 	.word	0x0800a30d
 800a3cc:	20004774 	.word	0x20004774

0800a3d0 <_fwalk_sglue>:
 800a3d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a3d4:	4607      	mov	r7, r0
 800a3d6:	4688      	mov	r8, r1
 800a3d8:	4614      	mov	r4, r2
 800a3da:	2600      	movs	r6, #0
 800a3dc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a3e0:	f1b9 0901 	subs.w	r9, r9, #1
 800a3e4:	d505      	bpl.n	800a3f2 <_fwalk_sglue+0x22>
 800a3e6:	6824      	ldr	r4, [r4, #0]
 800a3e8:	2c00      	cmp	r4, #0
 800a3ea:	d1f7      	bne.n	800a3dc <_fwalk_sglue+0xc>
 800a3ec:	4630      	mov	r0, r6
 800a3ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a3f2:	89ab      	ldrh	r3, [r5, #12]
 800a3f4:	2b01      	cmp	r3, #1
 800a3f6:	d907      	bls.n	800a408 <_fwalk_sglue+0x38>
 800a3f8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a3fc:	3301      	adds	r3, #1
 800a3fe:	d003      	beq.n	800a408 <_fwalk_sglue+0x38>
 800a400:	4629      	mov	r1, r5
 800a402:	4638      	mov	r0, r7
 800a404:	47c0      	blx	r8
 800a406:	4306      	orrs	r6, r0
 800a408:	3568      	adds	r5, #104	@ 0x68
 800a40a:	e7e9      	b.n	800a3e0 <_fwalk_sglue+0x10>

0800a40c <__sread>:
 800a40c:	b510      	push	{r4, lr}
 800a40e:	460c      	mov	r4, r1
 800a410:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a414:	f000 f8c2 	bl	800a59c <_read_r>
 800a418:	2800      	cmp	r0, #0
 800a41a:	bfab      	itete	ge
 800a41c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800a41e:	89a3      	ldrhlt	r3, [r4, #12]
 800a420:	181b      	addge	r3, r3, r0
 800a422:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800a426:	bfac      	ite	ge
 800a428:	6563      	strge	r3, [r4, #84]	@ 0x54
 800a42a:	81a3      	strhlt	r3, [r4, #12]
 800a42c:	bd10      	pop	{r4, pc}

0800a42e <__swrite>:
 800a42e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a432:	461f      	mov	r7, r3
 800a434:	898b      	ldrh	r3, [r1, #12]
 800a436:	05db      	lsls	r3, r3, #23
 800a438:	4605      	mov	r5, r0
 800a43a:	460c      	mov	r4, r1
 800a43c:	4616      	mov	r6, r2
 800a43e:	d505      	bpl.n	800a44c <__swrite+0x1e>
 800a440:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a444:	2302      	movs	r3, #2
 800a446:	2200      	movs	r2, #0
 800a448:	f000 f896 	bl	800a578 <_lseek_r>
 800a44c:	89a3      	ldrh	r3, [r4, #12]
 800a44e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a452:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a456:	81a3      	strh	r3, [r4, #12]
 800a458:	4632      	mov	r2, r6
 800a45a:	463b      	mov	r3, r7
 800a45c:	4628      	mov	r0, r5
 800a45e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a462:	f000 b8ad 	b.w	800a5c0 <_write_r>

0800a466 <__sseek>:
 800a466:	b510      	push	{r4, lr}
 800a468:	460c      	mov	r4, r1
 800a46a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a46e:	f000 f883 	bl	800a578 <_lseek_r>
 800a472:	1c43      	adds	r3, r0, #1
 800a474:	89a3      	ldrh	r3, [r4, #12]
 800a476:	bf15      	itete	ne
 800a478:	6560      	strne	r0, [r4, #84]	@ 0x54
 800a47a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800a47e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800a482:	81a3      	strheq	r3, [r4, #12]
 800a484:	bf18      	it	ne
 800a486:	81a3      	strhne	r3, [r4, #12]
 800a488:	bd10      	pop	{r4, pc}

0800a48a <__sclose>:
 800a48a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a48e:	f000 b80d 	b.w	800a4ac <_close_r>

0800a492 <memset>:
 800a492:	4402      	add	r2, r0
 800a494:	4603      	mov	r3, r0
 800a496:	4293      	cmp	r3, r2
 800a498:	d100      	bne.n	800a49c <memset+0xa>
 800a49a:	4770      	bx	lr
 800a49c:	f803 1b01 	strb.w	r1, [r3], #1
 800a4a0:	e7f9      	b.n	800a496 <memset+0x4>
	...

0800a4a4 <_localeconv_r>:
 800a4a4:	4800      	ldr	r0, [pc, #0]	@ (800a4a8 <_localeconv_r+0x4>)
 800a4a6:	4770      	bx	lr
 800a4a8:	2000015c 	.word	0x2000015c

0800a4ac <_close_r>:
 800a4ac:	b538      	push	{r3, r4, r5, lr}
 800a4ae:	4d06      	ldr	r5, [pc, #24]	@ (800a4c8 <_close_r+0x1c>)
 800a4b0:	2300      	movs	r3, #0
 800a4b2:	4604      	mov	r4, r0
 800a4b4:	4608      	mov	r0, r1
 800a4b6:	602b      	str	r3, [r5, #0]
 800a4b8:	f7f7 fafc 	bl	8001ab4 <_close>
 800a4bc:	1c43      	adds	r3, r0, #1
 800a4be:	d102      	bne.n	800a4c6 <_close_r+0x1a>
 800a4c0:	682b      	ldr	r3, [r5, #0]
 800a4c2:	b103      	cbz	r3, 800a4c6 <_close_r+0x1a>
 800a4c4:	6023      	str	r3, [r4, #0]
 800a4c6:	bd38      	pop	{r3, r4, r5, pc}
 800a4c8:	20004778 	.word	0x20004778

0800a4cc <_reclaim_reent>:
 800a4cc:	4b29      	ldr	r3, [pc, #164]	@ (800a574 <_reclaim_reent+0xa8>)
 800a4ce:	681b      	ldr	r3, [r3, #0]
 800a4d0:	4283      	cmp	r3, r0
 800a4d2:	b570      	push	{r4, r5, r6, lr}
 800a4d4:	4604      	mov	r4, r0
 800a4d6:	d04b      	beq.n	800a570 <_reclaim_reent+0xa4>
 800a4d8:	69c3      	ldr	r3, [r0, #28]
 800a4da:	b1ab      	cbz	r3, 800a508 <_reclaim_reent+0x3c>
 800a4dc:	68db      	ldr	r3, [r3, #12]
 800a4de:	b16b      	cbz	r3, 800a4fc <_reclaim_reent+0x30>
 800a4e0:	2500      	movs	r5, #0
 800a4e2:	69e3      	ldr	r3, [r4, #28]
 800a4e4:	68db      	ldr	r3, [r3, #12]
 800a4e6:	5959      	ldr	r1, [r3, r5]
 800a4e8:	2900      	cmp	r1, #0
 800a4ea:	d13b      	bne.n	800a564 <_reclaim_reent+0x98>
 800a4ec:	3504      	adds	r5, #4
 800a4ee:	2d80      	cmp	r5, #128	@ 0x80
 800a4f0:	d1f7      	bne.n	800a4e2 <_reclaim_reent+0x16>
 800a4f2:	69e3      	ldr	r3, [r4, #28]
 800a4f4:	4620      	mov	r0, r4
 800a4f6:	68d9      	ldr	r1, [r3, #12]
 800a4f8:	f000 fefe 	bl	800b2f8 <_free_r>
 800a4fc:	69e3      	ldr	r3, [r4, #28]
 800a4fe:	6819      	ldr	r1, [r3, #0]
 800a500:	b111      	cbz	r1, 800a508 <_reclaim_reent+0x3c>
 800a502:	4620      	mov	r0, r4
 800a504:	f000 fef8 	bl	800b2f8 <_free_r>
 800a508:	6961      	ldr	r1, [r4, #20]
 800a50a:	b111      	cbz	r1, 800a512 <_reclaim_reent+0x46>
 800a50c:	4620      	mov	r0, r4
 800a50e:	f000 fef3 	bl	800b2f8 <_free_r>
 800a512:	69e1      	ldr	r1, [r4, #28]
 800a514:	b111      	cbz	r1, 800a51c <_reclaim_reent+0x50>
 800a516:	4620      	mov	r0, r4
 800a518:	f000 feee 	bl	800b2f8 <_free_r>
 800a51c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800a51e:	b111      	cbz	r1, 800a526 <_reclaim_reent+0x5a>
 800a520:	4620      	mov	r0, r4
 800a522:	f000 fee9 	bl	800b2f8 <_free_r>
 800a526:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a528:	b111      	cbz	r1, 800a530 <_reclaim_reent+0x64>
 800a52a:	4620      	mov	r0, r4
 800a52c:	f000 fee4 	bl	800b2f8 <_free_r>
 800a530:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800a532:	b111      	cbz	r1, 800a53a <_reclaim_reent+0x6e>
 800a534:	4620      	mov	r0, r4
 800a536:	f000 fedf 	bl	800b2f8 <_free_r>
 800a53a:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800a53c:	b111      	cbz	r1, 800a544 <_reclaim_reent+0x78>
 800a53e:	4620      	mov	r0, r4
 800a540:	f000 feda 	bl	800b2f8 <_free_r>
 800a544:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800a546:	b111      	cbz	r1, 800a54e <_reclaim_reent+0x82>
 800a548:	4620      	mov	r0, r4
 800a54a:	f000 fed5 	bl	800b2f8 <_free_r>
 800a54e:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800a550:	b111      	cbz	r1, 800a558 <_reclaim_reent+0x8c>
 800a552:	4620      	mov	r0, r4
 800a554:	f000 fed0 	bl	800b2f8 <_free_r>
 800a558:	6a23      	ldr	r3, [r4, #32]
 800a55a:	b14b      	cbz	r3, 800a570 <_reclaim_reent+0xa4>
 800a55c:	4620      	mov	r0, r4
 800a55e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800a562:	4718      	bx	r3
 800a564:	680e      	ldr	r6, [r1, #0]
 800a566:	4620      	mov	r0, r4
 800a568:	f000 fec6 	bl	800b2f8 <_free_r>
 800a56c:	4631      	mov	r1, r6
 800a56e:	e7bb      	b.n	800a4e8 <_reclaim_reent+0x1c>
 800a570:	bd70      	pop	{r4, r5, r6, pc}
 800a572:	bf00      	nop
 800a574:	2000001c 	.word	0x2000001c

0800a578 <_lseek_r>:
 800a578:	b538      	push	{r3, r4, r5, lr}
 800a57a:	4d07      	ldr	r5, [pc, #28]	@ (800a598 <_lseek_r+0x20>)
 800a57c:	4604      	mov	r4, r0
 800a57e:	4608      	mov	r0, r1
 800a580:	4611      	mov	r1, r2
 800a582:	2200      	movs	r2, #0
 800a584:	602a      	str	r2, [r5, #0]
 800a586:	461a      	mov	r2, r3
 800a588:	f7f7 fabb 	bl	8001b02 <_lseek>
 800a58c:	1c43      	adds	r3, r0, #1
 800a58e:	d102      	bne.n	800a596 <_lseek_r+0x1e>
 800a590:	682b      	ldr	r3, [r5, #0]
 800a592:	b103      	cbz	r3, 800a596 <_lseek_r+0x1e>
 800a594:	6023      	str	r3, [r4, #0]
 800a596:	bd38      	pop	{r3, r4, r5, pc}
 800a598:	20004778 	.word	0x20004778

0800a59c <_read_r>:
 800a59c:	b538      	push	{r3, r4, r5, lr}
 800a59e:	4d07      	ldr	r5, [pc, #28]	@ (800a5bc <_read_r+0x20>)
 800a5a0:	4604      	mov	r4, r0
 800a5a2:	4608      	mov	r0, r1
 800a5a4:	4611      	mov	r1, r2
 800a5a6:	2200      	movs	r2, #0
 800a5a8:	602a      	str	r2, [r5, #0]
 800a5aa:	461a      	mov	r2, r3
 800a5ac:	f7f7 fa49 	bl	8001a42 <_read>
 800a5b0:	1c43      	adds	r3, r0, #1
 800a5b2:	d102      	bne.n	800a5ba <_read_r+0x1e>
 800a5b4:	682b      	ldr	r3, [r5, #0]
 800a5b6:	b103      	cbz	r3, 800a5ba <_read_r+0x1e>
 800a5b8:	6023      	str	r3, [r4, #0]
 800a5ba:	bd38      	pop	{r3, r4, r5, pc}
 800a5bc:	20004778 	.word	0x20004778

0800a5c0 <_write_r>:
 800a5c0:	b538      	push	{r3, r4, r5, lr}
 800a5c2:	4d07      	ldr	r5, [pc, #28]	@ (800a5e0 <_write_r+0x20>)
 800a5c4:	4604      	mov	r4, r0
 800a5c6:	4608      	mov	r0, r1
 800a5c8:	4611      	mov	r1, r2
 800a5ca:	2200      	movs	r2, #0
 800a5cc:	602a      	str	r2, [r5, #0]
 800a5ce:	461a      	mov	r2, r3
 800a5d0:	f7f7 fa54 	bl	8001a7c <_write>
 800a5d4:	1c43      	adds	r3, r0, #1
 800a5d6:	d102      	bne.n	800a5de <_write_r+0x1e>
 800a5d8:	682b      	ldr	r3, [r5, #0]
 800a5da:	b103      	cbz	r3, 800a5de <_write_r+0x1e>
 800a5dc:	6023      	str	r3, [r4, #0]
 800a5de:	bd38      	pop	{r3, r4, r5, pc}
 800a5e0:	20004778 	.word	0x20004778

0800a5e4 <__errno>:
 800a5e4:	4b01      	ldr	r3, [pc, #4]	@ (800a5ec <__errno+0x8>)
 800a5e6:	6818      	ldr	r0, [r3, #0]
 800a5e8:	4770      	bx	lr
 800a5ea:	bf00      	nop
 800a5ec:	2000001c 	.word	0x2000001c

0800a5f0 <__libc_init_array>:
 800a5f0:	b570      	push	{r4, r5, r6, lr}
 800a5f2:	4d0d      	ldr	r5, [pc, #52]	@ (800a628 <__libc_init_array+0x38>)
 800a5f4:	4c0d      	ldr	r4, [pc, #52]	@ (800a62c <__libc_init_array+0x3c>)
 800a5f6:	1b64      	subs	r4, r4, r5
 800a5f8:	10a4      	asrs	r4, r4, #2
 800a5fa:	2600      	movs	r6, #0
 800a5fc:	42a6      	cmp	r6, r4
 800a5fe:	d109      	bne.n	800a614 <__libc_init_array+0x24>
 800a600:	4d0b      	ldr	r5, [pc, #44]	@ (800a630 <__libc_init_array+0x40>)
 800a602:	4c0c      	ldr	r4, [pc, #48]	@ (800a634 <__libc_init_array+0x44>)
 800a604:	f001 febe 	bl	800c384 <_init>
 800a608:	1b64      	subs	r4, r4, r5
 800a60a:	10a4      	asrs	r4, r4, #2
 800a60c:	2600      	movs	r6, #0
 800a60e:	42a6      	cmp	r6, r4
 800a610:	d105      	bne.n	800a61e <__libc_init_array+0x2e>
 800a612:	bd70      	pop	{r4, r5, r6, pc}
 800a614:	f855 3b04 	ldr.w	r3, [r5], #4
 800a618:	4798      	blx	r3
 800a61a:	3601      	adds	r6, #1
 800a61c:	e7ee      	b.n	800a5fc <__libc_init_array+0xc>
 800a61e:	f855 3b04 	ldr.w	r3, [r5], #4
 800a622:	4798      	blx	r3
 800a624:	3601      	adds	r6, #1
 800a626:	e7f2      	b.n	800a60e <__libc_init_array+0x1e>
 800a628:	0800c788 	.word	0x0800c788
 800a62c:	0800c788 	.word	0x0800c788
 800a630:	0800c788 	.word	0x0800c788
 800a634:	0800c78c 	.word	0x0800c78c

0800a638 <__retarget_lock_init_recursive>:
 800a638:	4770      	bx	lr

0800a63a <__retarget_lock_acquire_recursive>:
 800a63a:	4770      	bx	lr

0800a63c <__retarget_lock_release_recursive>:
 800a63c:	4770      	bx	lr

0800a63e <memcpy>:
 800a63e:	440a      	add	r2, r1
 800a640:	4291      	cmp	r1, r2
 800a642:	f100 33ff 	add.w	r3, r0, #4294967295
 800a646:	d100      	bne.n	800a64a <memcpy+0xc>
 800a648:	4770      	bx	lr
 800a64a:	b510      	push	{r4, lr}
 800a64c:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a650:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a654:	4291      	cmp	r1, r2
 800a656:	d1f9      	bne.n	800a64c <memcpy+0xe>
 800a658:	bd10      	pop	{r4, pc}

0800a65a <quorem>:
 800a65a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a65e:	6903      	ldr	r3, [r0, #16]
 800a660:	690c      	ldr	r4, [r1, #16]
 800a662:	42a3      	cmp	r3, r4
 800a664:	4607      	mov	r7, r0
 800a666:	db7e      	blt.n	800a766 <quorem+0x10c>
 800a668:	3c01      	subs	r4, #1
 800a66a:	f101 0814 	add.w	r8, r1, #20
 800a66e:	00a3      	lsls	r3, r4, #2
 800a670:	f100 0514 	add.w	r5, r0, #20
 800a674:	9300      	str	r3, [sp, #0]
 800a676:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a67a:	9301      	str	r3, [sp, #4]
 800a67c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a680:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a684:	3301      	adds	r3, #1
 800a686:	429a      	cmp	r2, r3
 800a688:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a68c:	fbb2 f6f3 	udiv	r6, r2, r3
 800a690:	d32e      	bcc.n	800a6f0 <quorem+0x96>
 800a692:	f04f 0a00 	mov.w	sl, #0
 800a696:	46c4      	mov	ip, r8
 800a698:	46ae      	mov	lr, r5
 800a69a:	46d3      	mov	fp, sl
 800a69c:	f85c 3b04 	ldr.w	r3, [ip], #4
 800a6a0:	b298      	uxth	r0, r3
 800a6a2:	fb06 a000 	mla	r0, r6, r0, sl
 800a6a6:	0c02      	lsrs	r2, r0, #16
 800a6a8:	0c1b      	lsrs	r3, r3, #16
 800a6aa:	fb06 2303 	mla	r3, r6, r3, r2
 800a6ae:	f8de 2000 	ldr.w	r2, [lr]
 800a6b2:	b280      	uxth	r0, r0
 800a6b4:	b292      	uxth	r2, r2
 800a6b6:	1a12      	subs	r2, r2, r0
 800a6b8:	445a      	add	r2, fp
 800a6ba:	f8de 0000 	ldr.w	r0, [lr]
 800a6be:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a6c2:	b29b      	uxth	r3, r3
 800a6c4:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800a6c8:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800a6cc:	b292      	uxth	r2, r2
 800a6ce:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800a6d2:	45e1      	cmp	r9, ip
 800a6d4:	f84e 2b04 	str.w	r2, [lr], #4
 800a6d8:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800a6dc:	d2de      	bcs.n	800a69c <quorem+0x42>
 800a6de:	9b00      	ldr	r3, [sp, #0]
 800a6e0:	58eb      	ldr	r3, [r5, r3]
 800a6e2:	b92b      	cbnz	r3, 800a6f0 <quorem+0x96>
 800a6e4:	9b01      	ldr	r3, [sp, #4]
 800a6e6:	3b04      	subs	r3, #4
 800a6e8:	429d      	cmp	r5, r3
 800a6ea:	461a      	mov	r2, r3
 800a6ec:	d32f      	bcc.n	800a74e <quorem+0xf4>
 800a6ee:	613c      	str	r4, [r7, #16]
 800a6f0:	4638      	mov	r0, r7
 800a6f2:	f001 f97b 	bl	800b9ec <__mcmp>
 800a6f6:	2800      	cmp	r0, #0
 800a6f8:	db25      	blt.n	800a746 <quorem+0xec>
 800a6fa:	4629      	mov	r1, r5
 800a6fc:	2000      	movs	r0, #0
 800a6fe:	f858 2b04 	ldr.w	r2, [r8], #4
 800a702:	f8d1 c000 	ldr.w	ip, [r1]
 800a706:	fa1f fe82 	uxth.w	lr, r2
 800a70a:	fa1f f38c 	uxth.w	r3, ip
 800a70e:	eba3 030e 	sub.w	r3, r3, lr
 800a712:	4403      	add	r3, r0
 800a714:	0c12      	lsrs	r2, r2, #16
 800a716:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800a71a:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800a71e:	b29b      	uxth	r3, r3
 800a720:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a724:	45c1      	cmp	r9, r8
 800a726:	f841 3b04 	str.w	r3, [r1], #4
 800a72a:	ea4f 4022 	mov.w	r0, r2, asr #16
 800a72e:	d2e6      	bcs.n	800a6fe <quorem+0xa4>
 800a730:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a734:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a738:	b922      	cbnz	r2, 800a744 <quorem+0xea>
 800a73a:	3b04      	subs	r3, #4
 800a73c:	429d      	cmp	r5, r3
 800a73e:	461a      	mov	r2, r3
 800a740:	d30b      	bcc.n	800a75a <quorem+0x100>
 800a742:	613c      	str	r4, [r7, #16]
 800a744:	3601      	adds	r6, #1
 800a746:	4630      	mov	r0, r6
 800a748:	b003      	add	sp, #12
 800a74a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a74e:	6812      	ldr	r2, [r2, #0]
 800a750:	3b04      	subs	r3, #4
 800a752:	2a00      	cmp	r2, #0
 800a754:	d1cb      	bne.n	800a6ee <quorem+0x94>
 800a756:	3c01      	subs	r4, #1
 800a758:	e7c6      	b.n	800a6e8 <quorem+0x8e>
 800a75a:	6812      	ldr	r2, [r2, #0]
 800a75c:	3b04      	subs	r3, #4
 800a75e:	2a00      	cmp	r2, #0
 800a760:	d1ef      	bne.n	800a742 <quorem+0xe8>
 800a762:	3c01      	subs	r4, #1
 800a764:	e7ea      	b.n	800a73c <quorem+0xe2>
 800a766:	2000      	movs	r0, #0
 800a768:	e7ee      	b.n	800a748 <quorem+0xee>
 800a76a:	0000      	movs	r0, r0
 800a76c:	0000      	movs	r0, r0
	...

0800a770 <_dtoa_r>:
 800a770:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a774:	69c7      	ldr	r7, [r0, #28]
 800a776:	b099      	sub	sp, #100	@ 0x64
 800a778:	ed8d 0b02 	vstr	d0, [sp, #8]
 800a77c:	ec55 4b10 	vmov	r4, r5, d0
 800a780:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800a782:	9109      	str	r1, [sp, #36]	@ 0x24
 800a784:	4683      	mov	fp, r0
 800a786:	920e      	str	r2, [sp, #56]	@ 0x38
 800a788:	9313      	str	r3, [sp, #76]	@ 0x4c
 800a78a:	b97f      	cbnz	r7, 800a7ac <_dtoa_r+0x3c>
 800a78c:	2010      	movs	r0, #16
 800a78e:	f000 fdfd 	bl	800b38c <malloc>
 800a792:	4602      	mov	r2, r0
 800a794:	f8cb 001c 	str.w	r0, [fp, #28]
 800a798:	b920      	cbnz	r0, 800a7a4 <_dtoa_r+0x34>
 800a79a:	4ba7      	ldr	r3, [pc, #668]	@ (800aa38 <_dtoa_r+0x2c8>)
 800a79c:	21ef      	movs	r1, #239	@ 0xef
 800a79e:	48a7      	ldr	r0, [pc, #668]	@ (800aa3c <_dtoa_r+0x2cc>)
 800a7a0:	f001 fae8 	bl	800bd74 <__assert_func>
 800a7a4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800a7a8:	6007      	str	r7, [r0, #0]
 800a7aa:	60c7      	str	r7, [r0, #12]
 800a7ac:	f8db 301c 	ldr.w	r3, [fp, #28]
 800a7b0:	6819      	ldr	r1, [r3, #0]
 800a7b2:	b159      	cbz	r1, 800a7cc <_dtoa_r+0x5c>
 800a7b4:	685a      	ldr	r2, [r3, #4]
 800a7b6:	604a      	str	r2, [r1, #4]
 800a7b8:	2301      	movs	r3, #1
 800a7ba:	4093      	lsls	r3, r2
 800a7bc:	608b      	str	r3, [r1, #8]
 800a7be:	4658      	mov	r0, fp
 800a7c0:	f000 feda 	bl	800b578 <_Bfree>
 800a7c4:	f8db 301c 	ldr.w	r3, [fp, #28]
 800a7c8:	2200      	movs	r2, #0
 800a7ca:	601a      	str	r2, [r3, #0]
 800a7cc:	1e2b      	subs	r3, r5, #0
 800a7ce:	bfb9      	ittee	lt
 800a7d0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800a7d4:	9303      	strlt	r3, [sp, #12]
 800a7d6:	2300      	movge	r3, #0
 800a7d8:	6033      	strge	r3, [r6, #0]
 800a7da:	9f03      	ldr	r7, [sp, #12]
 800a7dc:	4b98      	ldr	r3, [pc, #608]	@ (800aa40 <_dtoa_r+0x2d0>)
 800a7de:	bfbc      	itt	lt
 800a7e0:	2201      	movlt	r2, #1
 800a7e2:	6032      	strlt	r2, [r6, #0]
 800a7e4:	43bb      	bics	r3, r7
 800a7e6:	d112      	bne.n	800a80e <_dtoa_r+0x9e>
 800a7e8:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800a7ea:	f242 730f 	movw	r3, #9999	@ 0x270f
 800a7ee:	6013      	str	r3, [r2, #0]
 800a7f0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800a7f4:	4323      	orrs	r3, r4
 800a7f6:	f000 854d 	beq.w	800b294 <_dtoa_r+0xb24>
 800a7fa:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800a7fc:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800aa54 <_dtoa_r+0x2e4>
 800a800:	2b00      	cmp	r3, #0
 800a802:	f000 854f 	beq.w	800b2a4 <_dtoa_r+0xb34>
 800a806:	f10a 0303 	add.w	r3, sl, #3
 800a80a:	f000 bd49 	b.w	800b2a0 <_dtoa_r+0xb30>
 800a80e:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a812:	2200      	movs	r2, #0
 800a814:	ec51 0b17 	vmov	r0, r1, d7
 800a818:	2300      	movs	r3, #0
 800a81a:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800a81e:	f7f6 f97b 	bl	8000b18 <__aeabi_dcmpeq>
 800a822:	4680      	mov	r8, r0
 800a824:	b158      	cbz	r0, 800a83e <_dtoa_r+0xce>
 800a826:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800a828:	2301      	movs	r3, #1
 800a82a:	6013      	str	r3, [r2, #0]
 800a82c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800a82e:	b113      	cbz	r3, 800a836 <_dtoa_r+0xc6>
 800a830:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800a832:	4b84      	ldr	r3, [pc, #528]	@ (800aa44 <_dtoa_r+0x2d4>)
 800a834:	6013      	str	r3, [r2, #0]
 800a836:	f8df a220 	ldr.w	sl, [pc, #544]	@ 800aa58 <_dtoa_r+0x2e8>
 800a83a:	f000 bd33 	b.w	800b2a4 <_dtoa_r+0xb34>
 800a83e:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800a842:	aa16      	add	r2, sp, #88	@ 0x58
 800a844:	a917      	add	r1, sp, #92	@ 0x5c
 800a846:	4658      	mov	r0, fp
 800a848:	f001 f980 	bl	800bb4c <__d2b>
 800a84c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800a850:	4681      	mov	r9, r0
 800a852:	2e00      	cmp	r6, #0
 800a854:	d077      	beq.n	800a946 <_dtoa_r+0x1d6>
 800a856:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a858:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800a85c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a860:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a864:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800a868:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800a86c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800a870:	4619      	mov	r1, r3
 800a872:	2200      	movs	r2, #0
 800a874:	4b74      	ldr	r3, [pc, #464]	@ (800aa48 <_dtoa_r+0x2d8>)
 800a876:	f7f5 fd2f 	bl	80002d8 <__aeabi_dsub>
 800a87a:	a369      	add	r3, pc, #420	@ (adr r3, 800aa20 <_dtoa_r+0x2b0>)
 800a87c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a880:	f7f5 fee2 	bl	8000648 <__aeabi_dmul>
 800a884:	a368      	add	r3, pc, #416	@ (adr r3, 800aa28 <_dtoa_r+0x2b8>)
 800a886:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a88a:	f7f5 fd27 	bl	80002dc <__adddf3>
 800a88e:	4604      	mov	r4, r0
 800a890:	4630      	mov	r0, r6
 800a892:	460d      	mov	r5, r1
 800a894:	f7f5 fe6e 	bl	8000574 <__aeabi_i2d>
 800a898:	a365      	add	r3, pc, #404	@ (adr r3, 800aa30 <_dtoa_r+0x2c0>)
 800a89a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a89e:	f7f5 fed3 	bl	8000648 <__aeabi_dmul>
 800a8a2:	4602      	mov	r2, r0
 800a8a4:	460b      	mov	r3, r1
 800a8a6:	4620      	mov	r0, r4
 800a8a8:	4629      	mov	r1, r5
 800a8aa:	f7f5 fd17 	bl	80002dc <__adddf3>
 800a8ae:	4604      	mov	r4, r0
 800a8b0:	460d      	mov	r5, r1
 800a8b2:	f7f6 f979 	bl	8000ba8 <__aeabi_d2iz>
 800a8b6:	2200      	movs	r2, #0
 800a8b8:	4607      	mov	r7, r0
 800a8ba:	2300      	movs	r3, #0
 800a8bc:	4620      	mov	r0, r4
 800a8be:	4629      	mov	r1, r5
 800a8c0:	f7f6 f934 	bl	8000b2c <__aeabi_dcmplt>
 800a8c4:	b140      	cbz	r0, 800a8d8 <_dtoa_r+0x168>
 800a8c6:	4638      	mov	r0, r7
 800a8c8:	f7f5 fe54 	bl	8000574 <__aeabi_i2d>
 800a8cc:	4622      	mov	r2, r4
 800a8ce:	462b      	mov	r3, r5
 800a8d0:	f7f6 f922 	bl	8000b18 <__aeabi_dcmpeq>
 800a8d4:	b900      	cbnz	r0, 800a8d8 <_dtoa_r+0x168>
 800a8d6:	3f01      	subs	r7, #1
 800a8d8:	2f16      	cmp	r7, #22
 800a8da:	d851      	bhi.n	800a980 <_dtoa_r+0x210>
 800a8dc:	4b5b      	ldr	r3, [pc, #364]	@ (800aa4c <_dtoa_r+0x2dc>)
 800a8de:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a8e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8e6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a8ea:	f7f6 f91f 	bl	8000b2c <__aeabi_dcmplt>
 800a8ee:	2800      	cmp	r0, #0
 800a8f0:	d048      	beq.n	800a984 <_dtoa_r+0x214>
 800a8f2:	3f01      	subs	r7, #1
 800a8f4:	2300      	movs	r3, #0
 800a8f6:	9312      	str	r3, [sp, #72]	@ 0x48
 800a8f8:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800a8fa:	1b9b      	subs	r3, r3, r6
 800a8fc:	1e5a      	subs	r2, r3, #1
 800a8fe:	bf44      	itt	mi
 800a900:	f1c3 0801 	rsbmi	r8, r3, #1
 800a904:	2300      	movmi	r3, #0
 800a906:	9208      	str	r2, [sp, #32]
 800a908:	bf54      	ite	pl
 800a90a:	f04f 0800 	movpl.w	r8, #0
 800a90e:	9308      	strmi	r3, [sp, #32]
 800a910:	2f00      	cmp	r7, #0
 800a912:	db39      	blt.n	800a988 <_dtoa_r+0x218>
 800a914:	9b08      	ldr	r3, [sp, #32]
 800a916:	970f      	str	r7, [sp, #60]	@ 0x3c
 800a918:	443b      	add	r3, r7
 800a91a:	9308      	str	r3, [sp, #32]
 800a91c:	2300      	movs	r3, #0
 800a91e:	930a      	str	r3, [sp, #40]	@ 0x28
 800a920:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a922:	2b09      	cmp	r3, #9
 800a924:	d864      	bhi.n	800a9f0 <_dtoa_r+0x280>
 800a926:	2b05      	cmp	r3, #5
 800a928:	bfc4      	itt	gt
 800a92a:	3b04      	subgt	r3, #4
 800a92c:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800a92e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a930:	f1a3 0302 	sub.w	r3, r3, #2
 800a934:	bfcc      	ite	gt
 800a936:	2400      	movgt	r4, #0
 800a938:	2401      	movle	r4, #1
 800a93a:	2b03      	cmp	r3, #3
 800a93c:	d863      	bhi.n	800aa06 <_dtoa_r+0x296>
 800a93e:	e8df f003 	tbb	[pc, r3]
 800a942:	372a      	.short	0x372a
 800a944:	5535      	.short	0x5535
 800a946:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800a94a:	441e      	add	r6, r3
 800a94c:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800a950:	2b20      	cmp	r3, #32
 800a952:	bfc1      	itttt	gt
 800a954:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800a958:	409f      	lslgt	r7, r3
 800a95a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800a95e:	fa24 f303 	lsrgt.w	r3, r4, r3
 800a962:	bfd6      	itet	le
 800a964:	f1c3 0320 	rsble	r3, r3, #32
 800a968:	ea47 0003 	orrgt.w	r0, r7, r3
 800a96c:	fa04 f003 	lslle.w	r0, r4, r3
 800a970:	f7f5 fdf0 	bl	8000554 <__aeabi_ui2d>
 800a974:	2201      	movs	r2, #1
 800a976:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800a97a:	3e01      	subs	r6, #1
 800a97c:	9214      	str	r2, [sp, #80]	@ 0x50
 800a97e:	e777      	b.n	800a870 <_dtoa_r+0x100>
 800a980:	2301      	movs	r3, #1
 800a982:	e7b8      	b.n	800a8f6 <_dtoa_r+0x186>
 800a984:	9012      	str	r0, [sp, #72]	@ 0x48
 800a986:	e7b7      	b.n	800a8f8 <_dtoa_r+0x188>
 800a988:	427b      	negs	r3, r7
 800a98a:	930a      	str	r3, [sp, #40]	@ 0x28
 800a98c:	2300      	movs	r3, #0
 800a98e:	eba8 0807 	sub.w	r8, r8, r7
 800a992:	930f      	str	r3, [sp, #60]	@ 0x3c
 800a994:	e7c4      	b.n	800a920 <_dtoa_r+0x1b0>
 800a996:	2300      	movs	r3, #0
 800a998:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a99a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a99c:	2b00      	cmp	r3, #0
 800a99e:	dc35      	bgt.n	800aa0c <_dtoa_r+0x29c>
 800a9a0:	2301      	movs	r3, #1
 800a9a2:	9300      	str	r3, [sp, #0]
 800a9a4:	9307      	str	r3, [sp, #28]
 800a9a6:	461a      	mov	r2, r3
 800a9a8:	920e      	str	r2, [sp, #56]	@ 0x38
 800a9aa:	e00b      	b.n	800a9c4 <_dtoa_r+0x254>
 800a9ac:	2301      	movs	r3, #1
 800a9ae:	e7f3      	b.n	800a998 <_dtoa_r+0x228>
 800a9b0:	2300      	movs	r3, #0
 800a9b2:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a9b4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a9b6:	18fb      	adds	r3, r7, r3
 800a9b8:	9300      	str	r3, [sp, #0]
 800a9ba:	3301      	adds	r3, #1
 800a9bc:	2b01      	cmp	r3, #1
 800a9be:	9307      	str	r3, [sp, #28]
 800a9c0:	bfb8      	it	lt
 800a9c2:	2301      	movlt	r3, #1
 800a9c4:	f8db 001c 	ldr.w	r0, [fp, #28]
 800a9c8:	2100      	movs	r1, #0
 800a9ca:	2204      	movs	r2, #4
 800a9cc:	f102 0514 	add.w	r5, r2, #20
 800a9d0:	429d      	cmp	r5, r3
 800a9d2:	d91f      	bls.n	800aa14 <_dtoa_r+0x2a4>
 800a9d4:	6041      	str	r1, [r0, #4]
 800a9d6:	4658      	mov	r0, fp
 800a9d8:	f000 fd8e 	bl	800b4f8 <_Balloc>
 800a9dc:	4682      	mov	sl, r0
 800a9de:	2800      	cmp	r0, #0
 800a9e0:	d13c      	bne.n	800aa5c <_dtoa_r+0x2ec>
 800a9e2:	4b1b      	ldr	r3, [pc, #108]	@ (800aa50 <_dtoa_r+0x2e0>)
 800a9e4:	4602      	mov	r2, r0
 800a9e6:	f240 11af 	movw	r1, #431	@ 0x1af
 800a9ea:	e6d8      	b.n	800a79e <_dtoa_r+0x2e>
 800a9ec:	2301      	movs	r3, #1
 800a9ee:	e7e0      	b.n	800a9b2 <_dtoa_r+0x242>
 800a9f0:	2401      	movs	r4, #1
 800a9f2:	2300      	movs	r3, #0
 800a9f4:	9309      	str	r3, [sp, #36]	@ 0x24
 800a9f6:	940b      	str	r4, [sp, #44]	@ 0x2c
 800a9f8:	f04f 33ff 	mov.w	r3, #4294967295
 800a9fc:	9300      	str	r3, [sp, #0]
 800a9fe:	9307      	str	r3, [sp, #28]
 800aa00:	2200      	movs	r2, #0
 800aa02:	2312      	movs	r3, #18
 800aa04:	e7d0      	b.n	800a9a8 <_dtoa_r+0x238>
 800aa06:	2301      	movs	r3, #1
 800aa08:	930b      	str	r3, [sp, #44]	@ 0x2c
 800aa0a:	e7f5      	b.n	800a9f8 <_dtoa_r+0x288>
 800aa0c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800aa0e:	9300      	str	r3, [sp, #0]
 800aa10:	9307      	str	r3, [sp, #28]
 800aa12:	e7d7      	b.n	800a9c4 <_dtoa_r+0x254>
 800aa14:	3101      	adds	r1, #1
 800aa16:	0052      	lsls	r2, r2, #1
 800aa18:	e7d8      	b.n	800a9cc <_dtoa_r+0x25c>
 800aa1a:	bf00      	nop
 800aa1c:	f3af 8000 	nop.w
 800aa20:	636f4361 	.word	0x636f4361
 800aa24:	3fd287a7 	.word	0x3fd287a7
 800aa28:	8b60c8b3 	.word	0x8b60c8b3
 800aa2c:	3fc68a28 	.word	0x3fc68a28
 800aa30:	509f79fb 	.word	0x509f79fb
 800aa34:	3fd34413 	.word	0x3fd34413
 800aa38:	0800c451 	.word	0x0800c451
 800aa3c:	0800c468 	.word	0x0800c468
 800aa40:	7ff00000 	.word	0x7ff00000
 800aa44:	0800c421 	.word	0x0800c421
 800aa48:	3ff80000 	.word	0x3ff80000
 800aa4c:	0800c560 	.word	0x0800c560
 800aa50:	0800c4c0 	.word	0x0800c4c0
 800aa54:	0800c44d 	.word	0x0800c44d
 800aa58:	0800c420 	.word	0x0800c420
 800aa5c:	f8db 301c 	ldr.w	r3, [fp, #28]
 800aa60:	6018      	str	r0, [r3, #0]
 800aa62:	9b07      	ldr	r3, [sp, #28]
 800aa64:	2b0e      	cmp	r3, #14
 800aa66:	f200 80a4 	bhi.w	800abb2 <_dtoa_r+0x442>
 800aa6a:	2c00      	cmp	r4, #0
 800aa6c:	f000 80a1 	beq.w	800abb2 <_dtoa_r+0x442>
 800aa70:	2f00      	cmp	r7, #0
 800aa72:	dd33      	ble.n	800aadc <_dtoa_r+0x36c>
 800aa74:	4bad      	ldr	r3, [pc, #692]	@ (800ad2c <_dtoa_r+0x5bc>)
 800aa76:	f007 020f 	and.w	r2, r7, #15
 800aa7a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800aa7e:	ed93 7b00 	vldr	d7, [r3]
 800aa82:	05f8      	lsls	r0, r7, #23
 800aa84:	ed8d 7b04 	vstr	d7, [sp, #16]
 800aa88:	ea4f 1427 	mov.w	r4, r7, asr #4
 800aa8c:	d516      	bpl.n	800aabc <_dtoa_r+0x34c>
 800aa8e:	4ba8      	ldr	r3, [pc, #672]	@ (800ad30 <_dtoa_r+0x5c0>)
 800aa90:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800aa94:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800aa98:	f7f5 ff00 	bl	800089c <__aeabi_ddiv>
 800aa9c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800aaa0:	f004 040f 	and.w	r4, r4, #15
 800aaa4:	2603      	movs	r6, #3
 800aaa6:	4da2      	ldr	r5, [pc, #648]	@ (800ad30 <_dtoa_r+0x5c0>)
 800aaa8:	b954      	cbnz	r4, 800aac0 <_dtoa_r+0x350>
 800aaaa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800aaae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800aab2:	f7f5 fef3 	bl	800089c <__aeabi_ddiv>
 800aab6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800aaba:	e028      	b.n	800ab0e <_dtoa_r+0x39e>
 800aabc:	2602      	movs	r6, #2
 800aabe:	e7f2      	b.n	800aaa6 <_dtoa_r+0x336>
 800aac0:	07e1      	lsls	r1, r4, #31
 800aac2:	d508      	bpl.n	800aad6 <_dtoa_r+0x366>
 800aac4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800aac8:	e9d5 2300 	ldrd	r2, r3, [r5]
 800aacc:	f7f5 fdbc 	bl	8000648 <__aeabi_dmul>
 800aad0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800aad4:	3601      	adds	r6, #1
 800aad6:	1064      	asrs	r4, r4, #1
 800aad8:	3508      	adds	r5, #8
 800aada:	e7e5      	b.n	800aaa8 <_dtoa_r+0x338>
 800aadc:	f000 80d2 	beq.w	800ac84 <_dtoa_r+0x514>
 800aae0:	427c      	negs	r4, r7
 800aae2:	4b92      	ldr	r3, [pc, #584]	@ (800ad2c <_dtoa_r+0x5bc>)
 800aae4:	4d92      	ldr	r5, [pc, #584]	@ (800ad30 <_dtoa_r+0x5c0>)
 800aae6:	f004 020f 	and.w	r2, r4, #15
 800aaea:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800aaee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aaf2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800aaf6:	f7f5 fda7 	bl	8000648 <__aeabi_dmul>
 800aafa:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800aafe:	1124      	asrs	r4, r4, #4
 800ab00:	2300      	movs	r3, #0
 800ab02:	2602      	movs	r6, #2
 800ab04:	2c00      	cmp	r4, #0
 800ab06:	f040 80b2 	bne.w	800ac6e <_dtoa_r+0x4fe>
 800ab0a:	2b00      	cmp	r3, #0
 800ab0c:	d1d3      	bne.n	800aab6 <_dtoa_r+0x346>
 800ab0e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800ab10:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800ab14:	2b00      	cmp	r3, #0
 800ab16:	f000 80b7 	beq.w	800ac88 <_dtoa_r+0x518>
 800ab1a:	4b86      	ldr	r3, [pc, #536]	@ (800ad34 <_dtoa_r+0x5c4>)
 800ab1c:	2200      	movs	r2, #0
 800ab1e:	4620      	mov	r0, r4
 800ab20:	4629      	mov	r1, r5
 800ab22:	f7f6 f803 	bl	8000b2c <__aeabi_dcmplt>
 800ab26:	2800      	cmp	r0, #0
 800ab28:	f000 80ae 	beq.w	800ac88 <_dtoa_r+0x518>
 800ab2c:	9b07      	ldr	r3, [sp, #28]
 800ab2e:	2b00      	cmp	r3, #0
 800ab30:	f000 80aa 	beq.w	800ac88 <_dtoa_r+0x518>
 800ab34:	9b00      	ldr	r3, [sp, #0]
 800ab36:	2b00      	cmp	r3, #0
 800ab38:	dd37      	ble.n	800abaa <_dtoa_r+0x43a>
 800ab3a:	1e7b      	subs	r3, r7, #1
 800ab3c:	9304      	str	r3, [sp, #16]
 800ab3e:	4620      	mov	r0, r4
 800ab40:	4b7d      	ldr	r3, [pc, #500]	@ (800ad38 <_dtoa_r+0x5c8>)
 800ab42:	2200      	movs	r2, #0
 800ab44:	4629      	mov	r1, r5
 800ab46:	f7f5 fd7f 	bl	8000648 <__aeabi_dmul>
 800ab4a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ab4e:	9c00      	ldr	r4, [sp, #0]
 800ab50:	3601      	adds	r6, #1
 800ab52:	4630      	mov	r0, r6
 800ab54:	f7f5 fd0e 	bl	8000574 <__aeabi_i2d>
 800ab58:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800ab5c:	f7f5 fd74 	bl	8000648 <__aeabi_dmul>
 800ab60:	4b76      	ldr	r3, [pc, #472]	@ (800ad3c <_dtoa_r+0x5cc>)
 800ab62:	2200      	movs	r2, #0
 800ab64:	f7f5 fbba 	bl	80002dc <__adddf3>
 800ab68:	4605      	mov	r5, r0
 800ab6a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800ab6e:	2c00      	cmp	r4, #0
 800ab70:	f040 808d 	bne.w	800ac8e <_dtoa_r+0x51e>
 800ab74:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ab78:	4b71      	ldr	r3, [pc, #452]	@ (800ad40 <_dtoa_r+0x5d0>)
 800ab7a:	2200      	movs	r2, #0
 800ab7c:	f7f5 fbac 	bl	80002d8 <__aeabi_dsub>
 800ab80:	4602      	mov	r2, r0
 800ab82:	460b      	mov	r3, r1
 800ab84:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800ab88:	462a      	mov	r2, r5
 800ab8a:	4633      	mov	r3, r6
 800ab8c:	f7f5 ffec 	bl	8000b68 <__aeabi_dcmpgt>
 800ab90:	2800      	cmp	r0, #0
 800ab92:	f040 828b 	bne.w	800b0ac <_dtoa_r+0x93c>
 800ab96:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ab9a:	462a      	mov	r2, r5
 800ab9c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800aba0:	f7f5 ffc4 	bl	8000b2c <__aeabi_dcmplt>
 800aba4:	2800      	cmp	r0, #0
 800aba6:	f040 8128 	bne.w	800adfa <_dtoa_r+0x68a>
 800abaa:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800abae:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800abb2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800abb4:	2b00      	cmp	r3, #0
 800abb6:	f2c0 815a 	blt.w	800ae6e <_dtoa_r+0x6fe>
 800abba:	2f0e      	cmp	r7, #14
 800abbc:	f300 8157 	bgt.w	800ae6e <_dtoa_r+0x6fe>
 800abc0:	4b5a      	ldr	r3, [pc, #360]	@ (800ad2c <_dtoa_r+0x5bc>)
 800abc2:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800abc6:	ed93 7b00 	vldr	d7, [r3]
 800abca:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800abcc:	2b00      	cmp	r3, #0
 800abce:	ed8d 7b00 	vstr	d7, [sp]
 800abd2:	da03      	bge.n	800abdc <_dtoa_r+0x46c>
 800abd4:	9b07      	ldr	r3, [sp, #28]
 800abd6:	2b00      	cmp	r3, #0
 800abd8:	f340 8101 	ble.w	800adde <_dtoa_r+0x66e>
 800abdc:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800abe0:	4656      	mov	r6, sl
 800abe2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800abe6:	4620      	mov	r0, r4
 800abe8:	4629      	mov	r1, r5
 800abea:	f7f5 fe57 	bl	800089c <__aeabi_ddiv>
 800abee:	f7f5 ffdb 	bl	8000ba8 <__aeabi_d2iz>
 800abf2:	4680      	mov	r8, r0
 800abf4:	f7f5 fcbe 	bl	8000574 <__aeabi_i2d>
 800abf8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800abfc:	f7f5 fd24 	bl	8000648 <__aeabi_dmul>
 800ac00:	4602      	mov	r2, r0
 800ac02:	460b      	mov	r3, r1
 800ac04:	4620      	mov	r0, r4
 800ac06:	4629      	mov	r1, r5
 800ac08:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800ac0c:	f7f5 fb64 	bl	80002d8 <__aeabi_dsub>
 800ac10:	f806 4b01 	strb.w	r4, [r6], #1
 800ac14:	9d07      	ldr	r5, [sp, #28]
 800ac16:	eba6 040a 	sub.w	r4, r6, sl
 800ac1a:	42a5      	cmp	r5, r4
 800ac1c:	4602      	mov	r2, r0
 800ac1e:	460b      	mov	r3, r1
 800ac20:	f040 8117 	bne.w	800ae52 <_dtoa_r+0x6e2>
 800ac24:	f7f5 fb5a 	bl	80002dc <__adddf3>
 800ac28:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ac2c:	4604      	mov	r4, r0
 800ac2e:	460d      	mov	r5, r1
 800ac30:	f7f5 ff9a 	bl	8000b68 <__aeabi_dcmpgt>
 800ac34:	2800      	cmp	r0, #0
 800ac36:	f040 80f9 	bne.w	800ae2c <_dtoa_r+0x6bc>
 800ac3a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ac3e:	4620      	mov	r0, r4
 800ac40:	4629      	mov	r1, r5
 800ac42:	f7f5 ff69 	bl	8000b18 <__aeabi_dcmpeq>
 800ac46:	b118      	cbz	r0, 800ac50 <_dtoa_r+0x4e0>
 800ac48:	f018 0f01 	tst.w	r8, #1
 800ac4c:	f040 80ee 	bne.w	800ae2c <_dtoa_r+0x6bc>
 800ac50:	4649      	mov	r1, r9
 800ac52:	4658      	mov	r0, fp
 800ac54:	f000 fc90 	bl	800b578 <_Bfree>
 800ac58:	2300      	movs	r3, #0
 800ac5a:	7033      	strb	r3, [r6, #0]
 800ac5c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800ac5e:	3701      	adds	r7, #1
 800ac60:	601f      	str	r7, [r3, #0]
 800ac62:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800ac64:	2b00      	cmp	r3, #0
 800ac66:	f000 831d 	beq.w	800b2a4 <_dtoa_r+0xb34>
 800ac6a:	601e      	str	r6, [r3, #0]
 800ac6c:	e31a      	b.n	800b2a4 <_dtoa_r+0xb34>
 800ac6e:	07e2      	lsls	r2, r4, #31
 800ac70:	d505      	bpl.n	800ac7e <_dtoa_r+0x50e>
 800ac72:	e9d5 2300 	ldrd	r2, r3, [r5]
 800ac76:	f7f5 fce7 	bl	8000648 <__aeabi_dmul>
 800ac7a:	3601      	adds	r6, #1
 800ac7c:	2301      	movs	r3, #1
 800ac7e:	1064      	asrs	r4, r4, #1
 800ac80:	3508      	adds	r5, #8
 800ac82:	e73f      	b.n	800ab04 <_dtoa_r+0x394>
 800ac84:	2602      	movs	r6, #2
 800ac86:	e742      	b.n	800ab0e <_dtoa_r+0x39e>
 800ac88:	9c07      	ldr	r4, [sp, #28]
 800ac8a:	9704      	str	r7, [sp, #16]
 800ac8c:	e761      	b.n	800ab52 <_dtoa_r+0x3e2>
 800ac8e:	4b27      	ldr	r3, [pc, #156]	@ (800ad2c <_dtoa_r+0x5bc>)
 800ac90:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800ac92:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800ac96:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800ac9a:	4454      	add	r4, sl
 800ac9c:	2900      	cmp	r1, #0
 800ac9e:	d053      	beq.n	800ad48 <_dtoa_r+0x5d8>
 800aca0:	4928      	ldr	r1, [pc, #160]	@ (800ad44 <_dtoa_r+0x5d4>)
 800aca2:	2000      	movs	r0, #0
 800aca4:	f7f5 fdfa 	bl	800089c <__aeabi_ddiv>
 800aca8:	4633      	mov	r3, r6
 800acaa:	462a      	mov	r2, r5
 800acac:	f7f5 fb14 	bl	80002d8 <__aeabi_dsub>
 800acb0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800acb4:	4656      	mov	r6, sl
 800acb6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800acba:	f7f5 ff75 	bl	8000ba8 <__aeabi_d2iz>
 800acbe:	4605      	mov	r5, r0
 800acc0:	f7f5 fc58 	bl	8000574 <__aeabi_i2d>
 800acc4:	4602      	mov	r2, r0
 800acc6:	460b      	mov	r3, r1
 800acc8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800accc:	f7f5 fb04 	bl	80002d8 <__aeabi_dsub>
 800acd0:	3530      	adds	r5, #48	@ 0x30
 800acd2:	4602      	mov	r2, r0
 800acd4:	460b      	mov	r3, r1
 800acd6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800acda:	f806 5b01 	strb.w	r5, [r6], #1
 800acde:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800ace2:	f7f5 ff23 	bl	8000b2c <__aeabi_dcmplt>
 800ace6:	2800      	cmp	r0, #0
 800ace8:	d171      	bne.n	800adce <_dtoa_r+0x65e>
 800acea:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800acee:	4911      	ldr	r1, [pc, #68]	@ (800ad34 <_dtoa_r+0x5c4>)
 800acf0:	2000      	movs	r0, #0
 800acf2:	f7f5 faf1 	bl	80002d8 <__aeabi_dsub>
 800acf6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800acfa:	f7f5 ff17 	bl	8000b2c <__aeabi_dcmplt>
 800acfe:	2800      	cmp	r0, #0
 800ad00:	f040 8095 	bne.w	800ae2e <_dtoa_r+0x6be>
 800ad04:	42a6      	cmp	r6, r4
 800ad06:	f43f af50 	beq.w	800abaa <_dtoa_r+0x43a>
 800ad0a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800ad0e:	4b0a      	ldr	r3, [pc, #40]	@ (800ad38 <_dtoa_r+0x5c8>)
 800ad10:	2200      	movs	r2, #0
 800ad12:	f7f5 fc99 	bl	8000648 <__aeabi_dmul>
 800ad16:	4b08      	ldr	r3, [pc, #32]	@ (800ad38 <_dtoa_r+0x5c8>)
 800ad18:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800ad1c:	2200      	movs	r2, #0
 800ad1e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ad22:	f7f5 fc91 	bl	8000648 <__aeabi_dmul>
 800ad26:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ad2a:	e7c4      	b.n	800acb6 <_dtoa_r+0x546>
 800ad2c:	0800c560 	.word	0x0800c560
 800ad30:	0800c538 	.word	0x0800c538
 800ad34:	3ff00000 	.word	0x3ff00000
 800ad38:	40240000 	.word	0x40240000
 800ad3c:	401c0000 	.word	0x401c0000
 800ad40:	40140000 	.word	0x40140000
 800ad44:	3fe00000 	.word	0x3fe00000
 800ad48:	4631      	mov	r1, r6
 800ad4a:	4628      	mov	r0, r5
 800ad4c:	f7f5 fc7c 	bl	8000648 <__aeabi_dmul>
 800ad50:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800ad54:	9415      	str	r4, [sp, #84]	@ 0x54
 800ad56:	4656      	mov	r6, sl
 800ad58:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ad5c:	f7f5 ff24 	bl	8000ba8 <__aeabi_d2iz>
 800ad60:	4605      	mov	r5, r0
 800ad62:	f7f5 fc07 	bl	8000574 <__aeabi_i2d>
 800ad66:	4602      	mov	r2, r0
 800ad68:	460b      	mov	r3, r1
 800ad6a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ad6e:	f7f5 fab3 	bl	80002d8 <__aeabi_dsub>
 800ad72:	3530      	adds	r5, #48	@ 0x30
 800ad74:	f806 5b01 	strb.w	r5, [r6], #1
 800ad78:	4602      	mov	r2, r0
 800ad7a:	460b      	mov	r3, r1
 800ad7c:	42a6      	cmp	r6, r4
 800ad7e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800ad82:	f04f 0200 	mov.w	r2, #0
 800ad86:	d124      	bne.n	800add2 <_dtoa_r+0x662>
 800ad88:	4bac      	ldr	r3, [pc, #688]	@ (800b03c <_dtoa_r+0x8cc>)
 800ad8a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800ad8e:	f7f5 faa5 	bl	80002dc <__adddf3>
 800ad92:	4602      	mov	r2, r0
 800ad94:	460b      	mov	r3, r1
 800ad96:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ad9a:	f7f5 fee5 	bl	8000b68 <__aeabi_dcmpgt>
 800ad9e:	2800      	cmp	r0, #0
 800ada0:	d145      	bne.n	800ae2e <_dtoa_r+0x6be>
 800ada2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800ada6:	49a5      	ldr	r1, [pc, #660]	@ (800b03c <_dtoa_r+0x8cc>)
 800ada8:	2000      	movs	r0, #0
 800adaa:	f7f5 fa95 	bl	80002d8 <__aeabi_dsub>
 800adae:	4602      	mov	r2, r0
 800adb0:	460b      	mov	r3, r1
 800adb2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800adb6:	f7f5 feb9 	bl	8000b2c <__aeabi_dcmplt>
 800adba:	2800      	cmp	r0, #0
 800adbc:	f43f aef5 	beq.w	800abaa <_dtoa_r+0x43a>
 800adc0:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800adc2:	1e73      	subs	r3, r6, #1
 800adc4:	9315      	str	r3, [sp, #84]	@ 0x54
 800adc6:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800adca:	2b30      	cmp	r3, #48	@ 0x30
 800adcc:	d0f8      	beq.n	800adc0 <_dtoa_r+0x650>
 800adce:	9f04      	ldr	r7, [sp, #16]
 800add0:	e73e      	b.n	800ac50 <_dtoa_r+0x4e0>
 800add2:	4b9b      	ldr	r3, [pc, #620]	@ (800b040 <_dtoa_r+0x8d0>)
 800add4:	f7f5 fc38 	bl	8000648 <__aeabi_dmul>
 800add8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800addc:	e7bc      	b.n	800ad58 <_dtoa_r+0x5e8>
 800adde:	d10c      	bne.n	800adfa <_dtoa_r+0x68a>
 800ade0:	4b98      	ldr	r3, [pc, #608]	@ (800b044 <_dtoa_r+0x8d4>)
 800ade2:	2200      	movs	r2, #0
 800ade4:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ade8:	f7f5 fc2e 	bl	8000648 <__aeabi_dmul>
 800adec:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800adf0:	f7f5 feb0 	bl	8000b54 <__aeabi_dcmpge>
 800adf4:	2800      	cmp	r0, #0
 800adf6:	f000 8157 	beq.w	800b0a8 <_dtoa_r+0x938>
 800adfa:	2400      	movs	r4, #0
 800adfc:	4625      	mov	r5, r4
 800adfe:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ae00:	43db      	mvns	r3, r3
 800ae02:	9304      	str	r3, [sp, #16]
 800ae04:	4656      	mov	r6, sl
 800ae06:	2700      	movs	r7, #0
 800ae08:	4621      	mov	r1, r4
 800ae0a:	4658      	mov	r0, fp
 800ae0c:	f000 fbb4 	bl	800b578 <_Bfree>
 800ae10:	2d00      	cmp	r5, #0
 800ae12:	d0dc      	beq.n	800adce <_dtoa_r+0x65e>
 800ae14:	b12f      	cbz	r7, 800ae22 <_dtoa_r+0x6b2>
 800ae16:	42af      	cmp	r7, r5
 800ae18:	d003      	beq.n	800ae22 <_dtoa_r+0x6b2>
 800ae1a:	4639      	mov	r1, r7
 800ae1c:	4658      	mov	r0, fp
 800ae1e:	f000 fbab 	bl	800b578 <_Bfree>
 800ae22:	4629      	mov	r1, r5
 800ae24:	4658      	mov	r0, fp
 800ae26:	f000 fba7 	bl	800b578 <_Bfree>
 800ae2a:	e7d0      	b.n	800adce <_dtoa_r+0x65e>
 800ae2c:	9704      	str	r7, [sp, #16]
 800ae2e:	4633      	mov	r3, r6
 800ae30:	461e      	mov	r6, r3
 800ae32:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ae36:	2a39      	cmp	r2, #57	@ 0x39
 800ae38:	d107      	bne.n	800ae4a <_dtoa_r+0x6da>
 800ae3a:	459a      	cmp	sl, r3
 800ae3c:	d1f8      	bne.n	800ae30 <_dtoa_r+0x6c0>
 800ae3e:	9a04      	ldr	r2, [sp, #16]
 800ae40:	3201      	adds	r2, #1
 800ae42:	9204      	str	r2, [sp, #16]
 800ae44:	2230      	movs	r2, #48	@ 0x30
 800ae46:	f88a 2000 	strb.w	r2, [sl]
 800ae4a:	781a      	ldrb	r2, [r3, #0]
 800ae4c:	3201      	adds	r2, #1
 800ae4e:	701a      	strb	r2, [r3, #0]
 800ae50:	e7bd      	b.n	800adce <_dtoa_r+0x65e>
 800ae52:	4b7b      	ldr	r3, [pc, #492]	@ (800b040 <_dtoa_r+0x8d0>)
 800ae54:	2200      	movs	r2, #0
 800ae56:	f7f5 fbf7 	bl	8000648 <__aeabi_dmul>
 800ae5a:	2200      	movs	r2, #0
 800ae5c:	2300      	movs	r3, #0
 800ae5e:	4604      	mov	r4, r0
 800ae60:	460d      	mov	r5, r1
 800ae62:	f7f5 fe59 	bl	8000b18 <__aeabi_dcmpeq>
 800ae66:	2800      	cmp	r0, #0
 800ae68:	f43f aebb 	beq.w	800abe2 <_dtoa_r+0x472>
 800ae6c:	e6f0      	b.n	800ac50 <_dtoa_r+0x4e0>
 800ae6e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800ae70:	2a00      	cmp	r2, #0
 800ae72:	f000 80db 	beq.w	800b02c <_dtoa_r+0x8bc>
 800ae76:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ae78:	2a01      	cmp	r2, #1
 800ae7a:	f300 80bf 	bgt.w	800affc <_dtoa_r+0x88c>
 800ae7e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800ae80:	2a00      	cmp	r2, #0
 800ae82:	f000 80b7 	beq.w	800aff4 <_dtoa_r+0x884>
 800ae86:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800ae8a:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800ae8c:	4646      	mov	r6, r8
 800ae8e:	9a08      	ldr	r2, [sp, #32]
 800ae90:	2101      	movs	r1, #1
 800ae92:	441a      	add	r2, r3
 800ae94:	4658      	mov	r0, fp
 800ae96:	4498      	add	r8, r3
 800ae98:	9208      	str	r2, [sp, #32]
 800ae9a:	f000 fc21 	bl	800b6e0 <__i2b>
 800ae9e:	4605      	mov	r5, r0
 800aea0:	b15e      	cbz	r6, 800aeba <_dtoa_r+0x74a>
 800aea2:	9b08      	ldr	r3, [sp, #32]
 800aea4:	2b00      	cmp	r3, #0
 800aea6:	dd08      	ble.n	800aeba <_dtoa_r+0x74a>
 800aea8:	42b3      	cmp	r3, r6
 800aeaa:	9a08      	ldr	r2, [sp, #32]
 800aeac:	bfa8      	it	ge
 800aeae:	4633      	movge	r3, r6
 800aeb0:	eba8 0803 	sub.w	r8, r8, r3
 800aeb4:	1af6      	subs	r6, r6, r3
 800aeb6:	1ad3      	subs	r3, r2, r3
 800aeb8:	9308      	str	r3, [sp, #32]
 800aeba:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800aebc:	b1f3      	cbz	r3, 800aefc <_dtoa_r+0x78c>
 800aebe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800aec0:	2b00      	cmp	r3, #0
 800aec2:	f000 80b7 	beq.w	800b034 <_dtoa_r+0x8c4>
 800aec6:	b18c      	cbz	r4, 800aeec <_dtoa_r+0x77c>
 800aec8:	4629      	mov	r1, r5
 800aeca:	4622      	mov	r2, r4
 800aecc:	4658      	mov	r0, fp
 800aece:	f000 fcc7 	bl	800b860 <__pow5mult>
 800aed2:	464a      	mov	r2, r9
 800aed4:	4601      	mov	r1, r0
 800aed6:	4605      	mov	r5, r0
 800aed8:	4658      	mov	r0, fp
 800aeda:	f000 fc17 	bl	800b70c <__multiply>
 800aede:	4649      	mov	r1, r9
 800aee0:	9004      	str	r0, [sp, #16]
 800aee2:	4658      	mov	r0, fp
 800aee4:	f000 fb48 	bl	800b578 <_Bfree>
 800aee8:	9b04      	ldr	r3, [sp, #16]
 800aeea:	4699      	mov	r9, r3
 800aeec:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800aeee:	1b1a      	subs	r2, r3, r4
 800aef0:	d004      	beq.n	800aefc <_dtoa_r+0x78c>
 800aef2:	4649      	mov	r1, r9
 800aef4:	4658      	mov	r0, fp
 800aef6:	f000 fcb3 	bl	800b860 <__pow5mult>
 800aefa:	4681      	mov	r9, r0
 800aefc:	2101      	movs	r1, #1
 800aefe:	4658      	mov	r0, fp
 800af00:	f000 fbee 	bl	800b6e0 <__i2b>
 800af04:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800af06:	4604      	mov	r4, r0
 800af08:	2b00      	cmp	r3, #0
 800af0a:	f000 81cf 	beq.w	800b2ac <_dtoa_r+0xb3c>
 800af0e:	461a      	mov	r2, r3
 800af10:	4601      	mov	r1, r0
 800af12:	4658      	mov	r0, fp
 800af14:	f000 fca4 	bl	800b860 <__pow5mult>
 800af18:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800af1a:	2b01      	cmp	r3, #1
 800af1c:	4604      	mov	r4, r0
 800af1e:	f300 8095 	bgt.w	800b04c <_dtoa_r+0x8dc>
 800af22:	9b02      	ldr	r3, [sp, #8]
 800af24:	2b00      	cmp	r3, #0
 800af26:	f040 8087 	bne.w	800b038 <_dtoa_r+0x8c8>
 800af2a:	9b03      	ldr	r3, [sp, #12]
 800af2c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800af30:	2b00      	cmp	r3, #0
 800af32:	f040 8089 	bne.w	800b048 <_dtoa_r+0x8d8>
 800af36:	9b03      	ldr	r3, [sp, #12]
 800af38:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800af3c:	0d1b      	lsrs	r3, r3, #20
 800af3e:	051b      	lsls	r3, r3, #20
 800af40:	b12b      	cbz	r3, 800af4e <_dtoa_r+0x7de>
 800af42:	9b08      	ldr	r3, [sp, #32]
 800af44:	3301      	adds	r3, #1
 800af46:	9308      	str	r3, [sp, #32]
 800af48:	f108 0801 	add.w	r8, r8, #1
 800af4c:	2301      	movs	r3, #1
 800af4e:	930a      	str	r3, [sp, #40]	@ 0x28
 800af50:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800af52:	2b00      	cmp	r3, #0
 800af54:	f000 81b0 	beq.w	800b2b8 <_dtoa_r+0xb48>
 800af58:	6923      	ldr	r3, [r4, #16]
 800af5a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800af5e:	6918      	ldr	r0, [r3, #16]
 800af60:	f000 fb72 	bl	800b648 <__hi0bits>
 800af64:	f1c0 0020 	rsb	r0, r0, #32
 800af68:	9b08      	ldr	r3, [sp, #32]
 800af6a:	4418      	add	r0, r3
 800af6c:	f010 001f 	ands.w	r0, r0, #31
 800af70:	d077      	beq.n	800b062 <_dtoa_r+0x8f2>
 800af72:	f1c0 0320 	rsb	r3, r0, #32
 800af76:	2b04      	cmp	r3, #4
 800af78:	dd6b      	ble.n	800b052 <_dtoa_r+0x8e2>
 800af7a:	9b08      	ldr	r3, [sp, #32]
 800af7c:	f1c0 001c 	rsb	r0, r0, #28
 800af80:	4403      	add	r3, r0
 800af82:	4480      	add	r8, r0
 800af84:	4406      	add	r6, r0
 800af86:	9308      	str	r3, [sp, #32]
 800af88:	f1b8 0f00 	cmp.w	r8, #0
 800af8c:	dd05      	ble.n	800af9a <_dtoa_r+0x82a>
 800af8e:	4649      	mov	r1, r9
 800af90:	4642      	mov	r2, r8
 800af92:	4658      	mov	r0, fp
 800af94:	f000 fcbe 	bl	800b914 <__lshift>
 800af98:	4681      	mov	r9, r0
 800af9a:	9b08      	ldr	r3, [sp, #32]
 800af9c:	2b00      	cmp	r3, #0
 800af9e:	dd05      	ble.n	800afac <_dtoa_r+0x83c>
 800afa0:	4621      	mov	r1, r4
 800afa2:	461a      	mov	r2, r3
 800afa4:	4658      	mov	r0, fp
 800afa6:	f000 fcb5 	bl	800b914 <__lshift>
 800afaa:	4604      	mov	r4, r0
 800afac:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800afae:	2b00      	cmp	r3, #0
 800afb0:	d059      	beq.n	800b066 <_dtoa_r+0x8f6>
 800afb2:	4621      	mov	r1, r4
 800afb4:	4648      	mov	r0, r9
 800afb6:	f000 fd19 	bl	800b9ec <__mcmp>
 800afba:	2800      	cmp	r0, #0
 800afbc:	da53      	bge.n	800b066 <_dtoa_r+0x8f6>
 800afbe:	1e7b      	subs	r3, r7, #1
 800afc0:	9304      	str	r3, [sp, #16]
 800afc2:	4649      	mov	r1, r9
 800afc4:	2300      	movs	r3, #0
 800afc6:	220a      	movs	r2, #10
 800afc8:	4658      	mov	r0, fp
 800afca:	f000 faf7 	bl	800b5bc <__multadd>
 800afce:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800afd0:	4681      	mov	r9, r0
 800afd2:	2b00      	cmp	r3, #0
 800afd4:	f000 8172 	beq.w	800b2bc <_dtoa_r+0xb4c>
 800afd8:	2300      	movs	r3, #0
 800afda:	4629      	mov	r1, r5
 800afdc:	220a      	movs	r2, #10
 800afde:	4658      	mov	r0, fp
 800afe0:	f000 faec 	bl	800b5bc <__multadd>
 800afe4:	9b00      	ldr	r3, [sp, #0]
 800afe6:	2b00      	cmp	r3, #0
 800afe8:	4605      	mov	r5, r0
 800afea:	dc67      	bgt.n	800b0bc <_dtoa_r+0x94c>
 800afec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800afee:	2b02      	cmp	r3, #2
 800aff0:	dc41      	bgt.n	800b076 <_dtoa_r+0x906>
 800aff2:	e063      	b.n	800b0bc <_dtoa_r+0x94c>
 800aff4:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800aff6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800affa:	e746      	b.n	800ae8a <_dtoa_r+0x71a>
 800affc:	9b07      	ldr	r3, [sp, #28]
 800affe:	1e5c      	subs	r4, r3, #1
 800b000:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b002:	42a3      	cmp	r3, r4
 800b004:	bfbf      	itttt	lt
 800b006:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800b008:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800b00a:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800b00c:	1ae3      	sublt	r3, r4, r3
 800b00e:	bfb4      	ite	lt
 800b010:	18d2      	addlt	r2, r2, r3
 800b012:	1b1c      	subge	r4, r3, r4
 800b014:	9b07      	ldr	r3, [sp, #28]
 800b016:	bfbc      	itt	lt
 800b018:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800b01a:	2400      	movlt	r4, #0
 800b01c:	2b00      	cmp	r3, #0
 800b01e:	bfb5      	itete	lt
 800b020:	eba8 0603 	sublt.w	r6, r8, r3
 800b024:	9b07      	ldrge	r3, [sp, #28]
 800b026:	2300      	movlt	r3, #0
 800b028:	4646      	movge	r6, r8
 800b02a:	e730      	b.n	800ae8e <_dtoa_r+0x71e>
 800b02c:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800b02e:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800b030:	4646      	mov	r6, r8
 800b032:	e735      	b.n	800aea0 <_dtoa_r+0x730>
 800b034:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b036:	e75c      	b.n	800aef2 <_dtoa_r+0x782>
 800b038:	2300      	movs	r3, #0
 800b03a:	e788      	b.n	800af4e <_dtoa_r+0x7de>
 800b03c:	3fe00000 	.word	0x3fe00000
 800b040:	40240000 	.word	0x40240000
 800b044:	40140000 	.word	0x40140000
 800b048:	9b02      	ldr	r3, [sp, #8]
 800b04a:	e780      	b.n	800af4e <_dtoa_r+0x7de>
 800b04c:	2300      	movs	r3, #0
 800b04e:	930a      	str	r3, [sp, #40]	@ 0x28
 800b050:	e782      	b.n	800af58 <_dtoa_r+0x7e8>
 800b052:	d099      	beq.n	800af88 <_dtoa_r+0x818>
 800b054:	9a08      	ldr	r2, [sp, #32]
 800b056:	331c      	adds	r3, #28
 800b058:	441a      	add	r2, r3
 800b05a:	4498      	add	r8, r3
 800b05c:	441e      	add	r6, r3
 800b05e:	9208      	str	r2, [sp, #32]
 800b060:	e792      	b.n	800af88 <_dtoa_r+0x818>
 800b062:	4603      	mov	r3, r0
 800b064:	e7f6      	b.n	800b054 <_dtoa_r+0x8e4>
 800b066:	9b07      	ldr	r3, [sp, #28]
 800b068:	9704      	str	r7, [sp, #16]
 800b06a:	2b00      	cmp	r3, #0
 800b06c:	dc20      	bgt.n	800b0b0 <_dtoa_r+0x940>
 800b06e:	9300      	str	r3, [sp, #0]
 800b070:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b072:	2b02      	cmp	r3, #2
 800b074:	dd1e      	ble.n	800b0b4 <_dtoa_r+0x944>
 800b076:	9b00      	ldr	r3, [sp, #0]
 800b078:	2b00      	cmp	r3, #0
 800b07a:	f47f aec0 	bne.w	800adfe <_dtoa_r+0x68e>
 800b07e:	4621      	mov	r1, r4
 800b080:	2205      	movs	r2, #5
 800b082:	4658      	mov	r0, fp
 800b084:	f000 fa9a 	bl	800b5bc <__multadd>
 800b088:	4601      	mov	r1, r0
 800b08a:	4604      	mov	r4, r0
 800b08c:	4648      	mov	r0, r9
 800b08e:	f000 fcad 	bl	800b9ec <__mcmp>
 800b092:	2800      	cmp	r0, #0
 800b094:	f77f aeb3 	ble.w	800adfe <_dtoa_r+0x68e>
 800b098:	4656      	mov	r6, sl
 800b09a:	2331      	movs	r3, #49	@ 0x31
 800b09c:	f806 3b01 	strb.w	r3, [r6], #1
 800b0a0:	9b04      	ldr	r3, [sp, #16]
 800b0a2:	3301      	adds	r3, #1
 800b0a4:	9304      	str	r3, [sp, #16]
 800b0a6:	e6ae      	b.n	800ae06 <_dtoa_r+0x696>
 800b0a8:	9c07      	ldr	r4, [sp, #28]
 800b0aa:	9704      	str	r7, [sp, #16]
 800b0ac:	4625      	mov	r5, r4
 800b0ae:	e7f3      	b.n	800b098 <_dtoa_r+0x928>
 800b0b0:	9b07      	ldr	r3, [sp, #28]
 800b0b2:	9300      	str	r3, [sp, #0]
 800b0b4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b0b6:	2b00      	cmp	r3, #0
 800b0b8:	f000 8104 	beq.w	800b2c4 <_dtoa_r+0xb54>
 800b0bc:	2e00      	cmp	r6, #0
 800b0be:	dd05      	ble.n	800b0cc <_dtoa_r+0x95c>
 800b0c0:	4629      	mov	r1, r5
 800b0c2:	4632      	mov	r2, r6
 800b0c4:	4658      	mov	r0, fp
 800b0c6:	f000 fc25 	bl	800b914 <__lshift>
 800b0ca:	4605      	mov	r5, r0
 800b0cc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b0ce:	2b00      	cmp	r3, #0
 800b0d0:	d05a      	beq.n	800b188 <_dtoa_r+0xa18>
 800b0d2:	6869      	ldr	r1, [r5, #4]
 800b0d4:	4658      	mov	r0, fp
 800b0d6:	f000 fa0f 	bl	800b4f8 <_Balloc>
 800b0da:	4606      	mov	r6, r0
 800b0dc:	b928      	cbnz	r0, 800b0ea <_dtoa_r+0x97a>
 800b0de:	4b84      	ldr	r3, [pc, #528]	@ (800b2f0 <_dtoa_r+0xb80>)
 800b0e0:	4602      	mov	r2, r0
 800b0e2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800b0e6:	f7ff bb5a 	b.w	800a79e <_dtoa_r+0x2e>
 800b0ea:	692a      	ldr	r2, [r5, #16]
 800b0ec:	3202      	adds	r2, #2
 800b0ee:	0092      	lsls	r2, r2, #2
 800b0f0:	f105 010c 	add.w	r1, r5, #12
 800b0f4:	300c      	adds	r0, #12
 800b0f6:	f7ff faa2 	bl	800a63e <memcpy>
 800b0fa:	2201      	movs	r2, #1
 800b0fc:	4631      	mov	r1, r6
 800b0fe:	4658      	mov	r0, fp
 800b100:	f000 fc08 	bl	800b914 <__lshift>
 800b104:	f10a 0301 	add.w	r3, sl, #1
 800b108:	9307      	str	r3, [sp, #28]
 800b10a:	9b00      	ldr	r3, [sp, #0]
 800b10c:	4453      	add	r3, sl
 800b10e:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b110:	9b02      	ldr	r3, [sp, #8]
 800b112:	f003 0301 	and.w	r3, r3, #1
 800b116:	462f      	mov	r7, r5
 800b118:	930a      	str	r3, [sp, #40]	@ 0x28
 800b11a:	4605      	mov	r5, r0
 800b11c:	9b07      	ldr	r3, [sp, #28]
 800b11e:	4621      	mov	r1, r4
 800b120:	3b01      	subs	r3, #1
 800b122:	4648      	mov	r0, r9
 800b124:	9300      	str	r3, [sp, #0]
 800b126:	f7ff fa98 	bl	800a65a <quorem>
 800b12a:	4639      	mov	r1, r7
 800b12c:	9002      	str	r0, [sp, #8]
 800b12e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800b132:	4648      	mov	r0, r9
 800b134:	f000 fc5a 	bl	800b9ec <__mcmp>
 800b138:	462a      	mov	r2, r5
 800b13a:	9008      	str	r0, [sp, #32]
 800b13c:	4621      	mov	r1, r4
 800b13e:	4658      	mov	r0, fp
 800b140:	f000 fc70 	bl	800ba24 <__mdiff>
 800b144:	68c2      	ldr	r2, [r0, #12]
 800b146:	4606      	mov	r6, r0
 800b148:	bb02      	cbnz	r2, 800b18c <_dtoa_r+0xa1c>
 800b14a:	4601      	mov	r1, r0
 800b14c:	4648      	mov	r0, r9
 800b14e:	f000 fc4d 	bl	800b9ec <__mcmp>
 800b152:	4602      	mov	r2, r0
 800b154:	4631      	mov	r1, r6
 800b156:	4658      	mov	r0, fp
 800b158:	920e      	str	r2, [sp, #56]	@ 0x38
 800b15a:	f000 fa0d 	bl	800b578 <_Bfree>
 800b15e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b160:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b162:	9e07      	ldr	r6, [sp, #28]
 800b164:	ea43 0102 	orr.w	r1, r3, r2
 800b168:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b16a:	4319      	orrs	r1, r3
 800b16c:	d110      	bne.n	800b190 <_dtoa_r+0xa20>
 800b16e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800b172:	d029      	beq.n	800b1c8 <_dtoa_r+0xa58>
 800b174:	9b08      	ldr	r3, [sp, #32]
 800b176:	2b00      	cmp	r3, #0
 800b178:	dd02      	ble.n	800b180 <_dtoa_r+0xa10>
 800b17a:	9b02      	ldr	r3, [sp, #8]
 800b17c:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800b180:	9b00      	ldr	r3, [sp, #0]
 800b182:	f883 8000 	strb.w	r8, [r3]
 800b186:	e63f      	b.n	800ae08 <_dtoa_r+0x698>
 800b188:	4628      	mov	r0, r5
 800b18a:	e7bb      	b.n	800b104 <_dtoa_r+0x994>
 800b18c:	2201      	movs	r2, #1
 800b18e:	e7e1      	b.n	800b154 <_dtoa_r+0x9e4>
 800b190:	9b08      	ldr	r3, [sp, #32]
 800b192:	2b00      	cmp	r3, #0
 800b194:	db04      	blt.n	800b1a0 <_dtoa_r+0xa30>
 800b196:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b198:	430b      	orrs	r3, r1
 800b19a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b19c:	430b      	orrs	r3, r1
 800b19e:	d120      	bne.n	800b1e2 <_dtoa_r+0xa72>
 800b1a0:	2a00      	cmp	r2, #0
 800b1a2:	dded      	ble.n	800b180 <_dtoa_r+0xa10>
 800b1a4:	4649      	mov	r1, r9
 800b1a6:	2201      	movs	r2, #1
 800b1a8:	4658      	mov	r0, fp
 800b1aa:	f000 fbb3 	bl	800b914 <__lshift>
 800b1ae:	4621      	mov	r1, r4
 800b1b0:	4681      	mov	r9, r0
 800b1b2:	f000 fc1b 	bl	800b9ec <__mcmp>
 800b1b6:	2800      	cmp	r0, #0
 800b1b8:	dc03      	bgt.n	800b1c2 <_dtoa_r+0xa52>
 800b1ba:	d1e1      	bne.n	800b180 <_dtoa_r+0xa10>
 800b1bc:	f018 0f01 	tst.w	r8, #1
 800b1c0:	d0de      	beq.n	800b180 <_dtoa_r+0xa10>
 800b1c2:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800b1c6:	d1d8      	bne.n	800b17a <_dtoa_r+0xa0a>
 800b1c8:	9a00      	ldr	r2, [sp, #0]
 800b1ca:	2339      	movs	r3, #57	@ 0x39
 800b1cc:	7013      	strb	r3, [r2, #0]
 800b1ce:	4633      	mov	r3, r6
 800b1d0:	461e      	mov	r6, r3
 800b1d2:	3b01      	subs	r3, #1
 800b1d4:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800b1d8:	2a39      	cmp	r2, #57	@ 0x39
 800b1da:	d052      	beq.n	800b282 <_dtoa_r+0xb12>
 800b1dc:	3201      	adds	r2, #1
 800b1de:	701a      	strb	r2, [r3, #0]
 800b1e0:	e612      	b.n	800ae08 <_dtoa_r+0x698>
 800b1e2:	2a00      	cmp	r2, #0
 800b1e4:	dd07      	ble.n	800b1f6 <_dtoa_r+0xa86>
 800b1e6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800b1ea:	d0ed      	beq.n	800b1c8 <_dtoa_r+0xa58>
 800b1ec:	9a00      	ldr	r2, [sp, #0]
 800b1ee:	f108 0301 	add.w	r3, r8, #1
 800b1f2:	7013      	strb	r3, [r2, #0]
 800b1f4:	e608      	b.n	800ae08 <_dtoa_r+0x698>
 800b1f6:	9b07      	ldr	r3, [sp, #28]
 800b1f8:	9a07      	ldr	r2, [sp, #28]
 800b1fa:	f803 8c01 	strb.w	r8, [r3, #-1]
 800b1fe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b200:	4293      	cmp	r3, r2
 800b202:	d028      	beq.n	800b256 <_dtoa_r+0xae6>
 800b204:	4649      	mov	r1, r9
 800b206:	2300      	movs	r3, #0
 800b208:	220a      	movs	r2, #10
 800b20a:	4658      	mov	r0, fp
 800b20c:	f000 f9d6 	bl	800b5bc <__multadd>
 800b210:	42af      	cmp	r7, r5
 800b212:	4681      	mov	r9, r0
 800b214:	f04f 0300 	mov.w	r3, #0
 800b218:	f04f 020a 	mov.w	r2, #10
 800b21c:	4639      	mov	r1, r7
 800b21e:	4658      	mov	r0, fp
 800b220:	d107      	bne.n	800b232 <_dtoa_r+0xac2>
 800b222:	f000 f9cb 	bl	800b5bc <__multadd>
 800b226:	4607      	mov	r7, r0
 800b228:	4605      	mov	r5, r0
 800b22a:	9b07      	ldr	r3, [sp, #28]
 800b22c:	3301      	adds	r3, #1
 800b22e:	9307      	str	r3, [sp, #28]
 800b230:	e774      	b.n	800b11c <_dtoa_r+0x9ac>
 800b232:	f000 f9c3 	bl	800b5bc <__multadd>
 800b236:	4629      	mov	r1, r5
 800b238:	4607      	mov	r7, r0
 800b23a:	2300      	movs	r3, #0
 800b23c:	220a      	movs	r2, #10
 800b23e:	4658      	mov	r0, fp
 800b240:	f000 f9bc 	bl	800b5bc <__multadd>
 800b244:	4605      	mov	r5, r0
 800b246:	e7f0      	b.n	800b22a <_dtoa_r+0xaba>
 800b248:	9b00      	ldr	r3, [sp, #0]
 800b24a:	2b00      	cmp	r3, #0
 800b24c:	bfcc      	ite	gt
 800b24e:	461e      	movgt	r6, r3
 800b250:	2601      	movle	r6, #1
 800b252:	4456      	add	r6, sl
 800b254:	2700      	movs	r7, #0
 800b256:	4649      	mov	r1, r9
 800b258:	2201      	movs	r2, #1
 800b25a:	4658      	mov	r0, fp
 800b25c:	f000 fb5a 	bl	800b914 <__lshift>
 800b260:	4621      	mov	r1, r4
 800b262:	4681      	mov	r9, r0
 800b264:	f000 fbc2 	bl	800b9ec <__mcmp>
 800b268:	2800      	cmp	r0, #0
 800b26a:	dcb0      	bgt.n	800b1ce <_dtoa_r+0xa5e>
 800b26c:	d102      	bne.n	800b274 <_dtoa_r+0xb04>
 800b26e:	f018 0f01 	tst.w	r8, #1
 800b272:	d1ac      	bne.n	800b1ce <_dtoa_r+0xa5e>
 800b274:	4633      	mov	r3, r6
 800b276:	461e      	mov	r6, r3
 800b278:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b27c:	2a30      	cmp	r2, #48	@ 0x30
 800b27e:	d0fa      	beq.n	800b276 <_dtoa_r+0xb06>
 800b280:	e5c2      	b.n	800ae08 <_dtoa_r+0x698>
 800b282:	459a      	cmp	sl, r3
 800b284:	d1a4      	bne.n	800b1d0 <_dtoa_r+0xa60>
 800b286:	9b04      	ldr	r3, [sp, #16]
 800b288:	3301      	adds	r3, #1
 800b28a:	9304      	str	r3, [sp, #16]
 800b28c:	2331      	movs	r3, #49	@ 0x31
 800b28e:	f88a 3000 	strb.w	r3, [sl]
 800b292:	e5b9      	b.n	800ae08 <_dtoa_r+0x698>
 800b294:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800b296:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800b2f4 <_dtoa_r+0xb84>
 800b29a:	b11b      	cbz	r3, 800b2a4 <_dtoa_r+0xb34>
 800b29c:	f10a 0308 	add.w	r3, sl, #8
 800b2a0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800b2a2:	6013      	str	r3, [r2, #0]
 800b2a4:	4650      	mov	r0, sl
 800b2a6:	b019      	add	sp, #100	@ 0x64
 800b2a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b2ac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b2ae:	2b01      	cmp	r3, #1
 800b2b0:	f77f ae37 	ble.w	800af22 <_dtoa_r+0x7b2>
 800b2b4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b2b6:	930a      	str	r3, [sp, #40]	@ 0x28
 800b2b8:	2001      	movs	r0, #1
 800b2ba:	e655      	b.n	800af68 <_dtoa_r+0x7f8>
 800b2bc:	9b00      	ldr	r3, [sp, #0]
 800b2be:	2b00      	cmp	r3, #0
 800b2c0:	f77f aed6 	ble.w	800b070 <_dtoa_r+0x900>
 800b2c4:	4656      	mov	r6, sl
 800b2c6:	4621      	mov	r1, r4
 800b2c8:	4648      	mov	r0, r9
 800b2ca:	f7ff f9c6 	bl	800a65a <quorem>
 800b2ce:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800b2d2:	f806 8b01 	strb.w	r8, [r6], #1
 800b2d6:	9b00      	ldr	r3, [sp, #0]
 800b2d8:	eba6 020a 	sub.w	r2, r6, sl
 800b2dc:	4293      	cmp	r3, r2
 800b2de:	ddb3      	ble.n	800b248 <_dtoa_r+0xad8>
 800b2e0:	4649      	mov	r1, r9
 800b2e2:	2300      	movs	r3, #0
 800b2e4:	220a      	movs	r2, #10
 800b2e6:	4658      	mov	r0, fp
 800b2e8:	f000 f968 	bl	800b5bc <__multadd>
 800b2ec:	4681      	mov	r9, r0
 800b2ee:	e7ea      	b.n	800b2c6 <_dtoa_r+0xb56>
 800b2f0:	0800c4c0 	.word	0x0800c4c0
 800b2f4:	0800c444 	.word	0x0800c444

0800b2f8 <_free_r>:
 800b2f8:	b538      	push	{r3, r4, r5, lr}
 800b2fa:	4605      	mov	r5, r0
 800b2fc:	2900      	cmp	r1, #0
 800b2fe:	d041      	beq.n	800b384 <_free_r+0x8c>
 800b300:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b304:	1f0c      	subs	r4, r1, #4
 800b306:	2b00      	cmp	r3, #0
 800b308:	bfb8      	it	lt
 800b30a:	18e4      	addlt	r4, r4, r3
 800b30c:	f000 f8e8 	bl	800b4e0 <__malloc_lock>
 800b310:	4a1d      	ldr	r2, [pc, #116]	@ (800b388 <_free_r+0x90>)
 800b312:	6813      	ldr	r3, [r2, #0]
 800b314:	b933      	cbnz	r3, 800b324 <_free_r+0x2c>
 800b316:	6063      	str	r3, [r4, #4]
 800b318:	6014      	str	r4, [r2, #0]
 800b31a:	4628      	mov	r0, r5
 800b31c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b320:	f000 b8e4 	b.w	800b4ec <__malloc_unlock>
 800b324:	42a3      	cmp	r3, r4
 800b326:	d908      	bls.n	800b33a <_free_r+0x42>
 800b328:	6820      	ldr	r0, [r4, #0]
 800b32a:	1821      	adds	r1, r4, r0
 800b32c:	428b      	cmp	r3, r1
 800b32e:	bf01      	itttt	eq
 800b330:	6819      	ldreq	r1, [r3, #0]
 800b332:	685b      	ldreq	r3, [r3, #4]
 800b334:	1809      	addeq	r1, r1, r0
 800b336:	6021      	streq	r1, [r4, #0]
 800b338:	e7ed      	b.n	800b316 <_free_r+0x1e>
 800b33a:	461a      	mov	r2, r3
 800b33c:	685b      	ldr	r3, [r3, #4]
 800b33e:	b10b      	cbz	r3, 800b344 <_free_r+0x4c>
 800b340:	42a3      	cmp	r3, r4
 800b342:	d9fa      	bls.n	800b33a <_free_r+0x42>
 800b344:	6811      	ldr	r1, [r2, #0]
 800b346:	1850      	adds	r0, r2, r1
 800b348:	42a0      	cmp	r0, r4
 800b34a:	d10b      	bne.n	800b364 <_free_r+0x6c>
 800b34c:	6820      	ldr	r0, [r4, #0]
 800b34e:	4401      	add	r1, r0
 800b350:	1850      	adds	r0, r2, r1
 800b352:	4283      	cmp	r3, r0
 800b354:	6011      	str	r1, [r2, #0]
 800b356:	d1e0      	bne.n	800b31a <_free_r+0x22>
 800b358:	6818      	ldr	r0, [r3, #0]
 800b35a:	685b      	ldr	r3, [r3, #4]
 800b35c:	6053      	str	r3, [r2, #4]
 800b35e:	4408      	add	r0, r1
 800b360:	6010      	str	r0, [r2, #0]
 800b362:	e7da      	b.n	800b31a <_free_r+0x22>
 800b364:	d902      	bls.n	800b36c <_free_r+0x74>
 800b366:	230c      	movs	r3, #12
 800b368:	602b      	str	r3, [r5, #0]
 800b36a:	e7d6      	b.n	800b31a <_free_r+0x22>
 800b36c:	6820      	ldr	r0, [r4, #0]
 800b36e:	1821      	adds	r1, r4, r0
 800b370:	428b      	cmp	r3, r1
 800b372:	bf04      	itt	eq
 800b374:	6819      	ldreq	r1, [r3, #0]
 800b376:	685b      	ldreq	r3, [r3, #4]
 800b378:	6063      	str	r3, [r4, #4]
 800b37a:	bf04      	itt	eq
 800b37c:	1809      	addeq	r1, r1, r0
 800b37e:	6021      	streq	r1, [r4, #0]
 800b380:	6054      	str	r4, [r2, #4]
 800b382:	e7ca      	b.n	800b31a <_free_r+0x22>
 800b384:	bd38      	pop	{r3, r4, r5, pc}
 800b386:	bf00      	nop
 800b388:	20004784 	.word	0x20004784

0800b38c <malloc>:
 800b38c:	4b02      	ldr	r3, [pc, #8]	@ (800b398 <malloc+0xc>)
 800b38e:	4601      	mov	r1, r0
 800b390:	6818      	ldr	r0, [r3, #0]
 800b392:	f000 b825 	b.w	800b3e0 <_malloc_r>
 800b396:	bf00      	nop
 800b398:	2000001c 	.word	0x2000001c

0800b39c <sbrk_aligned>:
 800b39c:	b570      	push	{r4, r5, r6, lr}
 800b39e:	4e0f      	ldr	r6, [pc, #60]	@ (800b3dc <sbrk_aligned+0x40>)
 800b3a0:	460c      	mov	r4, r1
 800b3a2:	6831      	ldr	r1, [r6, #0]
 800b3a4:	4605      	mov	r5, r0
 800b3a6:	b911      	cbnz	r1, 800b3ae <sbrk_aligned+0x12>
 800b3a8:	f000 fcd4 	bl	800bd54 <_sbrk_r>
 800b3ac:	6030      	str	r0, [r6, #0]
 800b3ae:	4621      	mov	r1, r4
 800b3b0:	4628      	mov	r0, r5
 800b3b2:	f000 fccf 	bl	800bd54 <_sbrk_r>
 800b3b6:	1c43      	adds	r3, r0, #1
 800b3b8:	d103      	bne.n	800b3c2 <sbrk_aligned+0x26>
 800b3ba:	f04f 34ff 	mov.w	r4, #4294967295
 800b3be:	4620      	mov	r0, r4
 800b3c0:	bd70      	pop	{r4, r5, r6, pc}
 800b3c2:	1cc4      	adds	r4, r0, #3
 800b3c4:	f024 0403 	bic.w	r4, r4, #3
 800b3c8:	42a0      	cmp	r0, r4
 800b3ca:	d0f8      	beq.n	800b3be <sbrk_aligned+0x22>
 800b3cc:	1a21      	subs	r1, r4, r0
 800b3ce:	4628      	mov	r0, r5
 800b3d0:	f000 fcc0 	bl	800bd54 <_sbrk_r>
 800b3d4:	3001      	adds	r0, #1
 800b3d6:	d1f2      	bne.n	800b3be <sbrk_aligned+0x22>
 800b3d8:	e7ef      	b.n	800b3ba <sbrk_aligned+0x1e>
 800b3da:	bf00      	nop
 800b3dc:	20004780 	.word	0x20004780

0800b3e0 <_malloc_r>:
 800b3e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b3e4:	1ccd      	adds	r5, r1, #3
 800b3e6:	f025 0503 	bic.w	r5, r5, #3
 800b3ea:	3508      	adds	r5, #8
 800b3ec:	2d0c      	cmp	r5, #12
 800b3ee:	bf38      	it	cc
 800b3f0:	250c      	movcc	r5, #12
 800b3f2:	2d00      	cmp	r5, #0
 800b3f4:	4606      	mov	r6, r0
 800b3f6:	db01      	blt.n	800b3fc <_malloc_r+0x1c>
 800b3f8:	42a9      	cmp	r1, r5
 800b3fa:	d904      	bls.n	800b406 <_malloc_r+0x26>
 800b3fc:	230c      	movs	r3, #12
 800b3fe:	6033      	str	r3, [r6, #0]
 800b400:	2000      	movs	r0, #0
 800b402:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b406:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b4dc <_malloc_r+0xfc>
 800b40a:	f000 f869 	bl	800b4e0 <__malloc_lock>
 800b40e:	f8d8 3000 	ldr.w	r3, [r8]
 800b412:	461c      	mov	r4, r3
 800b414:	bb44      	cbnz	r4, 800b468 <_malloc_r+0x88>
 800b416:	4629      	mov	r1, r5
 800b418:	4630      	mov	r0, r6
 800b41a:	f7ff ffbf 	bl	800b39c <sbrk_aligned>
 800b41e:	1c43      	adds	r3, r0, #1
 800b420:	4604      	mov	r4, r0
 800b422:	d158      	bne.n	800b4d6 <_malloc_r+0xf6>
 800b424:	f8d8 4000 	ldr.w	r4, [r8]
 800b428:	4627      	mov	r7, r4
 800b42a:	2f00      	cmp	r7, #0
 800b42c:	d143      	bne.n	800b4b6 <_malloc_r+0xd6>
 800b42e:	2c00      	cmp	r4, #0
 800b430:	d04b      	beq.n	800b4ca <_malloc_r+0xea>
 800b432:	6823      	ldr	r3, [r4, #0]
 800b434:	4639      	mov	r1, r7
 800b436:	4630      	mov	r0, r6
 800b438:	eb04 0903 	add.w	r9, r4, r3
 800b43c:	f000 fc8a 	bl	800bd54 <_sbrk_r>
 800b440:	4581      	cmp	r9, r0
 800b442:	d142      	bne.n	800b4ca <_malloc_r+0xea>
 800b444:	6821      	ldr	r1, [r4, #0]
 800b446:	1a6d      	subs	r5, r5, r1
 800b448:	4629      	mov	r1, r5
 800b44a:	4630      	mov	r0, r6
 800b44c:	f7ff ffa6 	bl	800b39c <sbrk_aligned>
 800b450:	3001      	adds	r0, #1
 800b452:	d03a      	beq.n	800b4ca <_malloc_r+0xea>
 800b454:	6823      	ldr	r3, [r4, #0]
 800b456:	442b      	add	r3, r5
 800b458:	6023      	str	r3, [r4, #0]
 800b45a:	f8d8 3000 	ldr.w	r3, [r8]
 800b45e:	685a      	ldr	r2, [r3, #4]
 800b460:	bb62      	cbnz	r2, 800b4bc <_malloc_r+0xdc>
 800b462:	f8c8 7000 	str.w	r7, [r8]
 800b466:	e00f      	b.n	800b488 <_malloc_r+0xa8>
 800b468:	6822      	ldr	r2, [r4, #0]
 800b46a:	1b52      	subs	r2, r2, r5
 800b46c:	d420      	bmi.n	800b4b0 <_malloc_r+0xd0>
 800b46e:	2a0b      	cmp	r2, #11
 800b470:	d917      	bls.n	800b4a2 <_malloc_r+0xc2>
 800b472:	1961      	adds	r1, r4, r5
 800b474:	42a3      	cmp	r3, r4
 800b476:	6025      	str	r5, [r4, #0]
 800b478:	bf18      	it	ne
 800b47a:	6059      	strne	r1, [r3, #4]
 800b47c:	6863      	ldr	r3, [r4, #4]
 800b47e:	bf08      	it	eq
 800b480:	f8c8 1000 	streq.w	r1, [r8]
 800b484:	5162      	str	r2, [r4, r5]
 800b486:	604b      	str	r3, [r1, #4]
 800b488:	4630      	mov	r0, r6
 800b48a:	f000 f82f 	bl	800b4ec <__malloc_unlock>
 800b48e:	f104 000b 	add.w	r0, r4, #11
 800b492:	1d23      	adds	r3, r4, #4
 800b494:	f020 0007 	bic.w	r0, r0, #7
 800b498:	1ac2      	subs	r2, r0, r3
 800b49a:	bf1c      	itt	ne
 800b49c:	1a1b      	subne	r3, r3, r0
 800b49e:	50a3      	strne	r3, [r4, r2]
 800b4a0:	e7af      	b.n	800b402 <_malloc_r+0x22>
 800b4a2:	6862      	ldr	r2, [r4, #4]
 800b4a4:	42a3      	cmp	r3, r4
 800b4a6:	bf0c      	ite	eq
 800b4a8:	f8c8 2000 	streq.w	r2, [r8]
 800b4ac:	605a      	strne	r2, [r3, #4]
 800b4ae:	e7eb      	b.n	800b488 <_malloc_r+0xa8>
 800b4b0:	4623      	mov	r3, r4
 800b4b2:	6864      	ldr	r4, [r4, #4]
 800b4b4:	e7ae      	b.n	800b414 <_malloc_r+0x34>
 800b4b6:	463c      	mov	r4, r7
 800b4b8:	687f      	ldr	r7, [r7, #4]
 800b4ba:	e7b6      	b.n	800b42a <_malloc_r+0x4a>
 800b4bc:	461a      	mov	r2, r3
 800b4be:	685b      	ldr	r3, [r3, #4]
 800b4c0:	42a3      	cmp	r3, r4
 800b4c2:	d1fb      	bne.n	800b4bc <_malloc_r+0xdc>
 800b4c4:	2300      	movs	r3, #0
 800b4c6:	6053      	str	r3, [r2, #4]
 800b4c8:	e7de      	b.n	800b488 <_malloc_r+0xa8>
 800b4ca:	230c      	movs	r3, #12
 800b4cc:	6033      	str	r3, [r6, #0]
 800b4ce:	4630      	mov	r0, r6
 800b4d0:	f000 f80c 	bl	800b4ec <__malloc_unlock>
 800b4d4:	e794      	b.n	800b400 <_malloc_r+0x20>
 800b4d6:	6005      	str	r5, [r0, #0]
 800b4d8:	e7d6      	b.n	800b488 <_malloc_r+0xa8>
 800b4da:	bf00      	nop
 800b4dc:	20004784 	.word	0x20004784

0800b4e0 <__malloc_lock>:
 800b4e0:	4801      	ldr	r0, [pc, #4]	@ (800b4e8 <__malloc_lock+0x8>)
 800b4e2:	f7ff b8aa 	b.w	800a63a <__retarget_lock_acquire_recursive>
 800b4e6:	bf00      	nop
 800b4e8:	2000477c 	.word	0x2000477c

0800b4ec <__malloc_unlock>:
 800b4ec:	4801      	ldr	r0, [pc, #4]	@ (800b4f4 <__malloc_unlock+0x8>)
 800b4ee:	f7ff b8a5 	b.w	800a63c <__retarget_lock_release_recursive>
 800b4f2:	bf00      	nop
 800b4f4:	2000477c 	.word	0x2000477c

0800b4f8 <_Balloc>:
 800b4f8:	b570      	push	{r4, r5, r6, lr}
 800b4fa:	69c6      	ldr	r6, [r0, #28]
 800b4fc:	4604      	mov	r4, r0
 800b4fe:	460d      	mov	r5, r1
 800b500:	b976      	cbnz	r6, 800b520 <_Balloc+0x28>
 800b502:	2010      	movs	r0, #16
 800b504:	f7ff ff42 	bl	800b38c <malloc>
 800b508:	4602      	mov	r2, r0
 800b50a:	61e0      	str	r0, [r4, #28]
 800b50c:	b920      	cbnz	r0, 800b518 <_Balloc+0x20>
 800b50e:	4b18      	ldr	r3, [pc, #96]	@ (800b570 <_Balloc+0x78>)
 800b510:	4818      	ldr	r0, [pc, #96]	@ (800b574 <_Balloc+0x7c>)
 800b512:	216b      	movs	r1, #107	@ 0x6b
 800b514:	f000 fc2e 	bl	800bd74 <__assert_func>
 800b518:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b51c:	6006      	str	r6, [r0, #0]
 800b51e:	60c6      	str	r6, [r0, #12]
 800b520:	69e6      	ldr	r6, [r4, #28]
 800b522:	68f3      	ldr	r3, [r6, #12]
 800b524:	b183      	cbz	r3, 800b548 <_Balloc+0x50>
 800b526:	69e3      	ldr	r3, [r4, #28]
 800b528:	68db      	ldr	r3, [r3, #12]
 800b52a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b52e:	b9b8      	cbnz	r0, 800b560 <_Balloc+0x68>
 800b530:	2101      	movs	r1, #1
 800b532:	fa01 f605 	lsl.w	r6, r1, r5
 800b536:	1d72      	adds	r2, r6, #5
 800b538:	0092      	lsls	r2, r2, #2
 800b53a:	4620      	mov	r0, r4
 800b53c:	f000 fc38 	bl	800bdb0 <_calloc_r>
 800b540:	b160      	cbz	r0, 800b55c <_Balloc+0x64>
 800b542:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b546:	e00e      	b.n	800b566 <_Balloc+0x6e>
 800b548:	2221      	movs	r2, #33	@ 0x21
 800b54a:	2104      	movs	r1, #4
 800b54c:	4620      	mov	r0, r4
 800b54e:	f000 fc2f 	bl	800bdb0 <_calloc_r>
 800b552:	69e3      	ldr	r3, [r4, #28]
 800b554:	60f0      	str	r0, [r6, #12]
 800b556:	68db      	ldr	r3, [r3, #12]
 800b558:	2b00      	cmp	r3, #0
 800b55a:	d1e4      	bne.n	800b526 <_Balloc+0x2e>
 800b55c:	2000      	movs	r0, #0
 800b55e:	bd70      	pop	{r4, r5, r6, pc}
 800b560:	6802      	ldr	r2, [r0, #0]
 800b562:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b566:	2300      	movs	r3, #0
 800b568:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b56c:	e7f7      	b.n	800b55e <_Balloc+0x66>
 800b56e:	bf00      	nop
 800b570:	0800c451 	.word	0x0800c451
 800b574:	0800c4d1 	.word	0x0800c4d1

0800b578 <_Bfree>:
 800b578:	b570      	push	{r4, r5, r6, lr}
 800b57a:	69c6      	ldr	r6, [r0, #28]
 800b57c:	4605      	mov	r5, r0
 800b57e:	460c      	mov	r4, r1
 800b580:	b976      	cbnz	r6, 800b5a0 <_Bfree+0x28>
 800b582:	2010      	movs	r0, #16
 800b584:	f7ff ff02 	bl	800b38c <malloc>
 800b588:	4602      	mov	r2, r0
 800b58a:	61e8      	str	r0, [r5, #28]
 800b58c:	b920      	cbnz	r0, 800b598 <_Bfree+0x20>
 800b58e:	4b09      	ldr	r3, [pc, #36]	@ (800b5b4 <_Bfree+0x3c>)
 800b590:	4809      	ldr	r0, [pc, #36]	@ (800b5b8 <_Bfree+0x40>)
 800b592:	218f      	movs	r1, #143	@ 0x8f
 800b594:	f000 fbee 	bl	800bd74 <__assert_func>
 800b598:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b59c:	6006      	str	r6, [r0, #0]
 800b59e:	60c6      	str	r6, [r0, #12]
 800b5a0:	b13c      	cbz	r4, 800b5b2 <_Bfree+0x3a>
 800b5a2:	69eb      	ldr	r3, [r5, #28]
 800b5a4:	6862      	ldr	r2, [r4, #4]
 800b5a6:	68db      	ldr	r3, [r3, #12]
 800b5a8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b5ac:	6021      	str	r1, [r4, #0]
 800b5ae:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b5b2:	bd70      	pop	{r4, r5, r6, pc}
 800b5b4:	0800c451 	.word	0x0800c451
 800b5b8:	0800c4d1 	.word	0x0800c4d1

0800b5bc <__multadd>:
 800b5bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b5c0:	690d      	ldr	r5, [r1, #16]
 800b5c2:	4607      	mov	r7, r0
 800b5c4:	460c      	mov	r4, r1
 800b5c6:	461e      	mov	r6, r3
 800b5c8:	f101 0c14 	add.w	ip, r1, #20
 800b5cc:	2000      	movs	r0, #0
 800b5ce:	f8dc 3000 	ldr.w	r3, [ip]
 800b5d2:	b299      	uxth	r1, r3
 800b5d4:	fb02 6101 	mla	r1, r2, r1, r6
 800b5d8:	0c1e      	lsrs	r6, r3, #16
 800b5da:	0c0b      	lsrs	r3, r1, #16
 800b5dc:	fb02 3306 	mla	r3, r2, r6, r3
 800b5e0:	b289      	uxth	r1, r1
 800b5e2:	3001      	adds	r0, #1
 800b5e4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800b5e8:	4285      	cmp	r5, r0
 800b5ea:	f84c 1b04 	str.w	r1, [ip], #4
 800b5ee:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800b5f2:	dcec      	bgt.n	800b5ce <__multadd+0x12>
 800b5f4:	b30e      	cbz	r6, 800b63a <__multadd+0x7e>
 800b5f6:	68a3      	ldr	r3, [r4, #8]
 800b5f8:	42ab      	cmp	r3, r5
 800b5fa:	dc19      	bgt.n	800b630 <__multadd+0x74>
 800b5fc:	6861      	ldr	r1, [r4, #4]
 800b5fe:	4638      	mov	r0, r7
 800b600:	3101      	adds	r1, #1
 800b602:	f7ff ff79 	bl	800b4f8 <_Balloc>
 800b606:	4680      	mov	r8, r0
 800b608:	b928      	cbnz	r0, 800b616 <__multadd+0x5a>
 800b60a:	4602      	mov	r2, r0
 800b60c:	4b0c      	ldr	r3, [pc, #48]	@ (800b640 <__multadd+0x84>)
 800b60e:	480d      	ldr	r0, [pc, #52]	@ (800b644 <__multadd+0x88>)
 800b610:	21ba      	movs	r1, #186	@ 0xba
 800b612:	f000 fbaf 	bl	800bd74 <__assert_func>
 800b616:	6922      	ldr	r2, [r4, #16]
 800b618:	3202      	adds	r2, #2
 800b61a:	f104 010c 	add.w	r1, r4, #12
 800b61e:	0092      	lsls	r2, r2, #2
 800b620:	300c      	adds	r0, #12
 800b622:	f7ff f80c 	bl	800a63e <memcpy>
 800b626:	4621      	mov	r1, r4
 800b628:	4638      	mov	r0, r7
 800b62a:	f7ff ffa5 	bl	800b578 <_Bfree>
 800b62e:	4644      	mov	r4, r8
 800b630:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b634:	3501      	adds	r5, #1
 800b636:	615e      	str	r6, [r3, #20]
 800b638:	6125      	str	r5, [r4, #16]
 800b63a:	4620      	mov	r0, r4
 800b63c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b640:	0800c4c0 	.word	0x0800c4c0
 800b644:	0800c4d1 	.word	0x0800c4d1

0800b648 <__hi0bits>:
 800b648:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800b64c:	4603      	mov	r3, r0
 800b64e:	bf36      	itet	cc
 800b650:	0403      	lslcc	r3, r0, #16
 800b652:	2000      	movcs	r0, #0
 800b654:	2010      	movcc	r0, #16
 800b656:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b65a:	bf3c      	itt	cc
 800b65c:	021b      	lslcc	r3, r3, #8
 800b65e:	3008      	addcc	r0, #8
 800b660:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b664:	bf3c      	itt	cc
 800b666:	011b      	lslcc	r3, r3, #4
 800b668:	3004      	addcc	r0, #4
 800b66a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b66e:	bf3c      	itt	cc
 800b670:	009b      	lslcc	r3, r3, #2
 800b672:	3002      	addcc	r0, #2
 800b674:	2b00      	cmp	r3, #0
 800b676:	db05      	blt.n	800b684 <__hi0bits+0x3c>
 800b678:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800b67c:	f100 0001 	add.w	r0, r0, #1
 800b680:	bf08      	it	eq
 800b682:	2020      	moveq	r0, #32
 800b684:	4770      	bx	lr

0800b686 <__lo0bits>:
 800b686:	6803      	ldr	r3, [r0, #0]
 800b688:	4602      	mov	r2, r0
 800b68a:	f013 0007 	ands.w	r0, r3, #7
 800b68e:	d00b      	beq.n	800b6a8 <__lo0bits+0x22>
 800b690:	07d9      	lsls	r1, r3, #31
 800b692:	d421      	bmi.n	800b6d8 <__lo0bits+0x52>
 800b694:	0798      	lsls	r0, r3, #30
 800b696:	bf49      	itett	mi
 800b698:	085b      	lsrmi	r3, r3, #1
 800b69a:	089b      	lsrpl	r3, r3, #2
 800b69c:	2001      	movmi	r0, #1
 800b69e:	6013      	strmi	r3, [r2, #0]
 800b6a0:	bf5c      	itt	pl
 800b6a2:	6013      	strpl	r3, [r2, #0]
 800b6a4:	2002      	movpl	r0, #2
 800b6a6:	4770      	bx	lr
 800b6a8:	b299      	uxth	r1, r3
 800b6aa:	b909      	cbnz	r1, 800b6b0 <__lo0bits+0x2a>
 800b6ac:	0c1b      	lsrs	r3, r3, #16
 800b6ae:	2010      	movs	r0, #16
 800b6b0:	b2d9      	uxtb	r1, r3
 800b6b2:	b909      	cbnz	r1, 800b6b8 <__lo0bits+0x32>
 800b6b4:	3008      	adds	r0, #8
 800b6b6:	0a1b      	lsrs	r3, r3, #8
 800b6b8:	0719      	lsls	r1, r3, #28
 800b6ba:	bf04      	itt	eq
 800b6bc:	091b      	lsreq	r3, r3, #4
 800b6be:	3004      	addeq	r0, #4
 800b6c0:	0799      	lsls	r1, r3, #30
 800b6c2:	bf04      	itt	eq
 800b6c4:	089b      	lsreq	r3, r3, #2
 800b6c6:	3002      	addeq	r0, #2
 800b6c8:	07d9      	lsls	r1, r3, #31
 800b6ca:	d403      	bmi.n	800b6d4 <__lo0bits+0x4e>
 800b6cc:	085b      	lsrs	r3, r3, #1
 800b6ce:	f100 0001 	add.w	r0, r0, #1
 800b6d2:	d003      	beq.n	800b6dc <__lo0bits+0x56>
 800b6d4:	6013      	str	r3, [r2, #0]
 800b6d6:	4770      	bx	lr
 800b6d8:	2000      	movs	r0, #0
 800b6da:	4770      	bx	lr
 800b6dc:	2020      	movs	r0, #32
 800b6de:	4770      	bx	lr

0800b6e0 <__i2b>:
 800b6e0:	b510      	push	{r4, lr}
 800b6e2:	460c      	mov	r4, r1
 800b6e4:	2101      	movs	r1, #1
 800b6e6:	f7ff ff07 	bl	800b4f8 <_Balloc>
 800b6ea:	4602      	mov	r2, r0
 800b6ec:	b928      	cbnz	r0, 800b6fa <__i2b+0x1a>
 800b6ee:	4b05      	ldr	r3, [pc, #20]	@ (800b704 <__i2b+0x24>)
 800b6f0:	4805      	ldr	r0, [pc, #20]	@ (800b708 <__i2b+0x28>)
 800b6f2:	f240 1145 	movw	r1, #325	@ 0x145
 800b6f6:	f000 fb3d 	bl	800bd74 <__assert_func>
 800b6fa:	2301      	movs	r3, #1
 800b6fc:	6144      	str	r4, [r0, #20]
 800b6fe:	6103      	str	r3, [r0, #16]
 800b700:	bd10      	pop	{r4, pc}
 800b702:	bf00      	nop
 800b704:	0800c4c0 	.word	0x0800c4c0
 800b708:	0800c4d1 	.word	0x0800c4d1

0800b70c <__multiply>:
 800b70c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b710:	4614      	mov	r4, r2
 800b712:	690a      	ldr	r2, [r1, #16]
 800b714:	6923      	ldr	r3, [r4, #16]
 800b716:	429a      	cmp	r2, r3
 800b718:	bfa8      	it	ge
 800b71a:	4623      	movge	r3, r4
 800b71c:	460f      	mov	r7, r1
 800b71e:	bfa4      	itt	ge
 800b720:	460c      	movge	r4, r1
 800b722:	461f      	movge	r7, r3
 800b724:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800b728:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800b72c:	68a3      	ldr	r3, [r4, #8]
 800b72e:	6861      	ldr	r1, [r4, #4]
 800b730:	eb0a 0609 	add.w	r6, sl, r9
 800b734:	42b3      	cmp	r3, r6
 800b736:	b085      	sub	sp, #20
 800b738:	bfb8      	it	lt
 800b73a:	3101      	addlt	r1, #1
 800b73c:	f7ff fedc 	bl	800b4f8 <_Balloc>
 800b740:	b930      	cbnz	r0, 800b750 <__multiply+0x44>
 800b742:	4602      	mov	r2, r0
 800b744:	4b44      	ldr	r3, [pc, #272]	@ (800b858 <__multiply+0x14c>)
 800b746:	4845      	ldr	r0, [pc, #276]	@ (800b85c <__multiply+0x150>)
 800b748:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800b74c:	f000 fb12 	bl	800bd74 <__assert_func>
 800b750:	f100 0514 	add.w	r5, r0, #20
 800b754:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800b758:	462b      	mov	r3, r5
 800b75a:	2200      	movs	r2, #0
 800b75c:	4543      	cmp	r3, r8
 800b75e:	d321      	bcc.n	800b7a4 <__multiply+0x98>
 800b760:	f107 0114 	add.w	r1, r7, #20
 800b764:	f104 0214 	add.w	r2, r4, #20
 800b768:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800b76c:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800b770:	9302      	str	r3, [sp, #8]
 800b772:	1b13      	subs	r3, r2, r4
 800b774:	3b15      	subs	r3, #21
 800b776:	f023 0303 	bic.w	r3, r3, #3
 800b77a:	3304      	adds	r3, #4
 800b77c:	f104 0715 	add.w	r7, r4, #21
 800b780:	42ba      	cmp	r2, r7
 800b782:	bf38      	it	cc
 800b784:	2304      	movcc	r3, #4
 800b786:	9301      	str	r3, [sp, #4]
 800b788:	9b02      	ldr	r3, [sp, #8]
 800b78a:	9103      	str	r1, [sp, #12]
 800b78c:	428b      	cmp	r3, r1
 800b78e:	d80c      	bhi.n	800b7aa <__multiply+0x9e>
 800b790:	2e00      	cmp	r6, #0
 800b792:	dd03      	ble.n	800b79c <__multiply+0x90>
 800b794:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800b798:	2b00      	cmp	r3, #0
 800b79a:	d05b      	beq.n	800b854 <__multiply+0x148>
 800b79c:	6106      	str	r6, [r0, #16]
 800b79e:	b005      	add	sp, #20
 800b7a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b7a4:	f843 2b04 	str.w	r2, [r3], #4
 800b7a8:	e7d8      	b.n	800b75c <__multiply+0x50>
 800b7aa:	f8b1 a000 	ldrh.w	sl, [r1]
 800b7ae:	f1ba 0f00 	cmp.w	sl, #0
 800b7b2:	d024      	beq.n	800b7fe <__multiply+0xf2>
 800b7b4:	f104 0e14 	add.w	lr, r4, #20
 800b7b8:	46a9      	mov	r9, r5
 800b7ba:	f04f 0c00 	mov.w	ip, #0
 800b7be:	f85e 7b04 	ldr.w	r7, [lr], #4
 800b7c2:	f8d9 3000 	ldr.w	r3, [r9]
 800b7c6:	fa1f fb87 	uxth.w	fp, r7
 800b7ca:	b29b      	uxth	r3, r3
 800b7cc:	fb0a 330b 	mla	r3, sl, fp, r3
 800b7d0:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800b7d4:	f8d9 7000 	ldr.w	r7, [r9]
 800b7d8:	4463      	add	r3, ip
 800b7da:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800b7de:	fb0a c70b 	mla	r7, sl, fp, ip
 800b7e2:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800b7e6:	b29b      	uxth	r3, r3
 800b7e8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800b7ec:	4572      	cmp	r2, lr
 800b7ee:	f849 3b04 	str.w	r3, [r9], #4
 800b7f2:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800b7f6:	d8e2      	bhi.n	800b7be <__multiply+0xb2>
 800b7f8:	9b01      	ldr	r3, [sp, #4]
 800b7fa:	f845 c003 	str.w	ip, [r5, r3]
 800b7fe:	9b03      	ldr	r3, [sp, #12]
 800b800:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800b804:	3104      	adds	r1, #4
 800b806:	f1b9 0f00 	cmp.w	r9, #0
 800b80a:	d021      	beq.n	800b850 <__multiply+0x144>
 800b80c:	682b      	ldr	r3, [r5, #0]
 800b80e:	f104 0c14 	add.w	ip, r4, #20
 800b812:	46ae      	mov	lr, r5
 800b814:	f04f 0a00 	mov.w	sl, #0
 800b818:	f8bc b000 	ldrh.w	fp, [ip]
 800b81c:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800b820:	fb09 770b 	mla	r7, r9, fp, r7
 800b824:	4457      	add	r7, sl
 800b826:	b29b      	uxth	r3, r3
 800b828:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800b82c:	f84e 3b04 	str.w	r3, [lr], #4
 800b830:	f85c 3b04 	ldr.w	r3, [ip], #4
 800b834:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b838:	f8be 3000 	ldrh.w	r3, [lr]
 800b83c:	fb09 330a 	mla	r3, r9, sl, r3
 800b840:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800b844:	4562      	cmp	r2, ip
 800b846:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b84a:	d8e5      	bhi.n	800b818 <__multiply+0x10c>
 800b84c:	9f01      	ldr	r7, [sp, #4]
 800b84e:	51eb      	str	r3, [r5, r7]
 800b850:	3504      	adds	r5, #4
 800b852:	e799      	b.n	800b788 <__multiply+0x7c>
 800b854:	3e01      	subs	r6, #1
 800b856:	e79b      	b.n	800b790 <__multiply+0x84>
 800b858:	0800c4c0 	.word	0x0800c4c0
 800b85c:	0800c4d1 	.word	0x0800c4d1

0800b860 <__pow5mult>:
 800b860:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b864:	4615      	mov	r5, r2
 800b866:	f012 0203 	ands.w	r2, r2, #3
 800b86a:	4607      	mov	r7, r0
 800b86c:	460e      	mov	r6, r1
 800b86e:	d007      	beq.n	800b880 <__pow5mult+0x20>
 800b870:	4c25      	ldr	r4, [pc, #148]	@ (800b908 <__pow5mult+0xa8>)
 800b872:	3a01      	subs	r2, #1
 800b874:	2300      	movs	r3, #0
 800b876:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b87a:	f7ff fe9f 	bl	800b5bc <__multadd>
 800b87e:	4606      	mov	r6, r0
 800b880:	10ad      	asrs	r5, r5, #2
 800b882:	d03d      	beq.n	800b900 <__pow5mult+0xa0>
 800b884:	69fc      	ldr	r4, [r7, #28]
 800b886:	b97c      	cbnz	r4, 800b8a8 <__pow5mult+0x48>
 800b888:	2010      	movs	r0, #16
 800b88a:	f7ff fd7f 	bl	800b38c <malloc>
 800b88e:	4602      	mov	r2, r0
 800b890:	61f8      	str	r0, [r7, #28]
 800b892:	b928      	cbnz	r0, 800b8a0 <__pow5mult+0x40>
 800b894:	4b1d      	ldr	r3, [pc, #116]	@ (800b90c <__pow5mult+0xac>)
 800b896:	481e      	ldr	r0, [pc, #120]	@ (800b910 <__pow5mult+0xb0>)
 800b898:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800b89c:	f000 fa6a 	bl	800bd74 <__assert_func>
 800b8a0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b8a4:	6004      	str	r4, [r0, #0]
 800b8a6:	60c4      	str	r4, [r0, #12]
 800b8a8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800b8ac:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b8b0:	b94c      	cbnz	r4, 800b8c6 <__pow5mult+0x66>
 800b8b2:	f240 2171 	movw	r1, #625	@ 0x271
 800b8b6:	4638      	mov	r0, r7
 800b8b8:	f7ff ff12 	bl	800b6e0 <__i2b>
 800b8bc:	2300      	movs	r3, #0
 800b8be:	f8c8 0008 	str.w	r0, [r8, #8]
 800b8c2:	4604      	mov	r4, r0
 800b8c4:	6003      	str	r3, [r0, #0]
 800b8c6:	f04f 0900 	mov.w	r9, #0
 800b8ca:	07eb      	lsls	r3, r5, #31
 800b8cc:	d50a      	bpl.n	800b8e4 <__pow5mult+0x84>
 800b8ce:	4631      	mov	r1, r6
 800b8d0:	4622      	mov	r2, r4
 800b8d2:	4638      	mov	r0, r7
 800b8d4:	f7ff ff1a 	bl	800b70c <__multiply>
 800b8d8:	4631      	mov	r1, r6
 800b8da:	4680      	mov	r8, r0
 800b8dc:	4638      	mov	r0, r7
 800b8de:	f7ff fe4b 	bl	800b578 <_Bfree>
 800b8e2:	4646      	mov	r6, r8
 800b8e4:	106d      	asrs	r5, r5, #1
 800b8e6:	d00b      	beq.n	800b900 <__pow5mult+0xa0>
 800b8e8:	6820      	ldr	r0, [r4, #0]
 800b8ea:	b938      	cbnz	r0, 800b8fc <__pow5mult+0x9c>
 800b8ec:	4622      	mov	r2, r4
 800b8ee:	4621      	mov	r1, r4
 800b8f0:	4638      	mov	r0, r7
 800b8f2:	f7ff ff0b 	bl	800b70c <__multiply>
 800b8f6:	6020      	str	r0, [r4, #0]
 800b8f8:	f8c0 9000 	str.w	r9, [r0]
 800b8fc:	4604      	mov	r4, r0
 800b8fe:	e7e4      	b.n	800b8ca <__pow5mult+0x6a>
 800b900:	4630      	mov	r0, r6
 800b902:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b906:	bf00      	nop
 800b908:	0800c52c 	.word	0x0800c52c
 800b90c:	0800c451 	.word	0x0800c451
 800b910:	0800c4d1 	.word	0x0800c4d1

0800b914 <__lshift>:
 800b914:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b918:	460c      	mov	r4, r1
 800b91a:	6849      	ldr	r1, [r1, #4]
 800b91c:	6923      	ldr	r3, [r4, #16]
 800b91e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b922:	68a3      	ldr	r3, [r4, #8]
 800b924:	4607      	mov	r7, r0
 800b926:	4691      	mov	r9, r2
 800b928:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b92c:	f108 0601 	add.w	r6, r8, #1
 800b930:	42b3      	cmp	r3, r6
 800b932:	db0b      	blt.n	800b94c <__lshift+0x38>
 800b934:	4638      	mov	r0, r7
 800b936:	f7ff fddf 	bl	800b4f8 <_Balloc>
 800b93a:	4605      	mov	r5, r0
 800b93c:	b948      	cbnz	r0, 800b952 <__lshift+0x3e>
 800b93e:	4602      	mov	r2, r0
 800b940:	4b28      	ldr	r3, [pc, #160]	@ (800b9e4 <__lshift+0xd0>)
 800b942:	4829      	ldr	r0, [pc, #164]	@ (800b9e8 <__lshift+0xd4>)
 800b944:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800b948:	f000 fa14 	bl	800bd74 <__assert_func>
 800b94c:	3101      	adds	r1, #1
 800b94e:	005b      	lsls	r3, r3, #1
 800b950:	e7ee      	b.n	800b930 <__lshift+0x1c>
 800b952:	2300      	movs	r3, #0
 800b954:	f100 0114 	add.w	r1, r0, #20
 800b958:	f100 0210 	add.w	r2, r0, #16
 800b95c:	4618      	mov	r0, r3
 800b95e:	4553      	cmp	r3, sl
 800b960:	db33      	blt.n	800b9ca <__lshift+0xb6>
 800b962:	6920      	ldr	r0, [r4, #16]
 800b964:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b968:	f104 0314 	add.w	r3, r4, #20
 800b96c:	f019 091f 	ands.w	r9, r9, #31
 800b970:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b974:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800b978:	d02b      	beq.n	800b9d2 <__lshift+0xbe>
 800b97a:	f1c9 0e20 	rsb	lr, r9, #32
 800b97e:	468a      	mov	sl, r1
 800b980:	2200      	movs	r2, #0
 800b982:	6818      	ldr	r0, [r3, #0]
 800b984:	fa00 f009 	lsl.w	r0, r0, r9
 800b988:	4310      	orrs	r0, r2
 800b98a:	f84a 0b04 	str.w	r0, [sl], #4
 800b98e:	f853 2b04 	ldr.w	r2, [r3], #4
 800b992:	459c      	cmp	ip, r3
 800b994:	fa22 f20e 	lsr.w	r2, r2, lr
 800b998:	d8f3      	bhi.n	800b982 <__lshift+0x6e>
 800b99a:	ebac 0304 	sub.w	r3, ip, r4
 800b99e:	3b15      	subs	r3, #21
 800b9a0:	f023 0303 	bic.w	r3, r3, #3
 800b9a4:	3304      	adds	r3, #4
 800b9a6:	f104 0015 	add.w	r0, r4, #21
 800b9aa:	4584      	cmp	ip, r0
 800b9ac:	bf38      	it	cc
 800b9ae:	2304      	movcc	r3, #4
 800b9b0:	50ca      	str	r2, [r1, r3]
 800b9b2:	b10a      	cbz	r2, 800b9b8 <__lshift+0xa4>
 800b9b4:	f108 0602 	add.w	r6, r8, #2
 800b9b8:	3e01      	subs	r6, #1
 800b9ba:	4638      	mov	r0, r7
 800b9bc:	612e      	str	r6, [r5, #16]
 800b9be:	4621      	mov	r1, r4
 800b9c0:	f7ff fdda 	bl	800b578 <_Bfree>
 800b9c4:	4628      	mov	r0, r5
 800b9c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b9ca:	f842 0f04 	str.w	r0, [r2, #4]!
 800b9ce:	3301      	adds	r3, #1
 800b9d0:	e7c5      	b.n	800b95e <__lshift+0x4a>
 800b9d2:	3904      	subs	r1, #4
 800b9d4:	f853 2b04 	ldr.w	r2, [r3], #4
 800b9d8:	f841 2f04 	str.w	r2, [r1, #4]!
 800b9dc:	459c      	cmp	ip, r3
 800b9de:	d8f9      	bhi.n	800b9d4 <__lshift+0xc0>
 800b9e0:	e7ea      	b.n	800b9b8 <__lshift+0xa4>
 800b9e2:	bf00      	nop
 800b9e4:	0800c4c0 	.word	0x0800c4c0
 800b9e8:	0800c4d1 	.word	0x0800c4d1

0800b9ec <__mcmp>:
 800b9ec:	690a      	ldr	r2, [r1, #16]
 800b9ee:	4603      	mov	r3, r0
 800b9f0:	6900      	ldr	r0, [r0, #16]
 800b9f2:	1a80      	subs	r0, r0, r2
 800b9f4:	b530      	push	{r4, r5, lr}
 800b9f6:	d10e      	bne.n	800ba16 <__mcmp+0x2a>
 800b9f8:	3314      	adds	r3, #20
 800b9fa:	3114      	adds	r1, #20
 800b9fc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800ba00:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800ba04:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800ba08:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800ba0c:	4295      	cmp	r5, r2
 800ba0e:	d003      	beq.n	800ba18 <__mcmp+0x2c>
 800ba10:	d205      	bcs.n	800ba1e <__mcmp+0x32>
 800ba12:	f04f 30ff 	mov.w	r0, #4294967295
 800ba16:	bd30      	pop	{r4, r5, pc}
 800ba18:	42a3      	cmp	r3, r4
 800ba1a:	d3f3      	bcc.n	800ba04 <__mcmp+0x18>
 800ba1c:	e7fb      	b.n	800ba16 <__mcmp+0x2a>
 800ba1e:	2001      	movs	r0, #1
 800ba20:	e7f9      	b.n	800ba16 <__mcmp+0x2a>
	...

0800ba24 <__mdiff>:
 800ba24:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba28:	4689      	mov	r9, r1
 800ba2a:	4606      	mov	r6, r0
 800ba2c:	4611      	mov	r1, r2
 800ba2e:	4648      	mov	r0, r9
 800ba30:	4614      	mov	r4, r2
 800ba32:	f7ff ffdb 	bl	800b9ec <__mcmp>
 800ba36:	1e05      	subs	r5, r0, #0
 800ba38:	d112      	bne.n	800ba60 <__mdiff+0x3c>
 800ba3a:	4629      	mov	r1, r5
 800ba3c:	4630      	mov	r0, r6
 800ba3e:	f7ff fd5b 	bl	800b4f8 <_Balloc>
 800ba42:	4602      	mov	r2, r0
 800ba44:	b928      	cbnz	r0, 800ba52 <__mdiff+0x2e>
 800ba46:	4b3f      	ldr	r3, [pc, #252]	@ (800bb44 <__mdiff+0x120>)
 800ba48:	f240 2137 	movw	r1, #567	@ 0x237
 800ba4c:	483e      	ldr	r0, [pc, #248]	@ (800bb48 <__mdiff+0x124>)
 800ba4e:	f000 f991 	bl	800bd74 <__assert_func>
 800ba52:	2301      	movs	r3, #1
 800ba54:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800ba58:	4610      	mov	r0, r2
 800ba5a:	b003      	add	sp, #12
 800ba5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ba60:	bfbc      	itt	lt
 800ba62:	464b      	movlt	r3, r9
 800ba64:	46a1      	movlt	r9, r4
 800ba66:	4630      	mov	r0, r6
 800ba68:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800ba6c:	bfba      	itte	lt
 800ba6e:	461c      	movlt	r4, r3
 800ba70:	2501      	movlt	r5, #1
 800ba72:	2500      	movge	r5, #0
 800ba74:	f7ff fd40 	bl	800b4f8 <_Balloc>
 800ba78:	4602      	mov	r2, r0
 800ba7a:	b918      	cbnz	r0, 800ba84 <__mdiff+0x60>
 800ba7c:	4b31      	ldr	r3, [pc, #196]	@ (800bb44 <__mdiff+0x120>)
 800ba7e:	f240 2145 	movw	r1, #581	@ 0x245
 800ba82:	e7e3      	b.n	800ba4c <__mdiff+0x28>
 800ba84:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800ba88:	6926      	ldr	r6, [r4, #16]
 800ba8a:	60c5      	str	r5, [r0, #12]
 800ba8c:	f109 0310 	add.w	r3, r9, #16
 800ba90:	f109 0514 	add.w	r5, r9, #20
 800ba94:	f104 0e14 	add.w	lr, r4, #20
 800ba98:	f100 0b14 	add.w	fp, r0, #20
 800ba9c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800baa0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800baa4:	9301      	str	r3, [sp, #4]
 800baa6:	46d9      	mov	r9, fp
 800baa8:	f04f 0c00 	mov.w	ip, #0
 800baac:	9b01      	ldr	r3, [sp, #4]
 800baae:	f85e 0b04 	ldr.w	r0, [lr], #4
 800bab2:	f853 af04 	ldr.w	sl, [r3, #4]!
 800bab6:	9301      	str	r3, [sp, #4]
 800bab8:	fa1f f38a 	uxth.w	r3, sl
 800babc:	4619      	mov	r1, r3
 800babe:	b283      	uxth	r3, r0
 800bac0:	1acb      	subs	r3, r1, r3
 800bac2:	0c00      	lsrs	r0, r0, #16
 800bac4:	4463      	add	r3, ip
 800bac6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800baca:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800bace:	b29b      	uxth	r3, r3
 800bad0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800bad4:	4576      	cmp	r6, lr
 800bad6:	f849 3b04 	str.w	r3, [r9], #4
 800bada:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800bade:	d8e5      	bhi.n	800baac <__mdiff+0x88>
 800bae0:	1b33      	subs	r3, r6, r4
 800bae2:	3b15      	subs	r3, #21
 800bae4:	f023 0303 	bic.w	r3, r3, #3
 800bae8:	3415      	adds	r4, #21
 800baea:	3304      	adds	r3, #4
 800baec:	42a6      	cmp	r6, r4
 800baee:	bf38      	it	cc
 800baf0:	2304      	movcc	r3, #4
 800baf2:	441d      	add	r5, r3
 800baf4:	445b      	add	r3, fp
 800baf6:	461e      	mov	r6, r3
 800baf8:	462c      	mov	r4, r5
 800bafa:	4544      	cmp	r4, r8
 800bafc:	d30e      	bcc.n	800bb1c <__mdiff+0xf8>
 800bafe:	f108 0103 	add.w	r1, r8, #3
 800bb02:	1b49      	subs	r1, r1, r5
 800bb04:	f021 0103 	bic.w	r1, r1, #3
 800bb08:	3d03      	subs	r5, #3
 800bb0a:	45a8      	cmp	r8, r5
 800bb0c:	bf38      	it	cc
 800bb0e:	2100      	movcc	r1, #0
 800bb10:	440b      	add	r3, r1
 800bb12:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800bb16:	b191      	cbz	r1, 800bb3e <__mdiff+0x11a>
 800bb18:	6117      	str	r7, [r2, #16]
 800bb1a:	e79d      	b.n	800ba58 <__mdiff+0x34>
 800bb1c:	f854 1b04 	ldr.w	r1, [r4], #4
 800bb20:	46e6      	mov	lr, ip
 800bb22:	0c08      	lsrs	r0, r1, #16
 800bb24:	fa1c fc81 	uxtah	ip, ip, r1
 800bb28:	4471      	add	r1, lr
 800bb2a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800bb2e:	b289      	uxth	r1, r1
 800bb30:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800bb34:	f846 1b04 	str.w	r1, [r6], #4
 800bb38:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800bb3c:	e7dd      	b.n	800bafa <__mdiff+0xd6>
 800bb3e:	3f01      	subs	r7, #1
 800bb40:	e7e7      	b.n	800bb12 <__mdiff+0xee>
 800bb42:	bf00      	nop
 800bb44:	0800c4c0 	.word	0x0800c4c0
 800bb48:	0800c4d1 	.word	0x0800c4d1

0800bb4c <__d2b>:
 800bb4c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800bb50:	460f      	mov	r7, r1
 800bb52:	2101      	movs	r1, #1
 800bb54:	ec59 8b10 	vmov	r8, r9, d0
 800bb58:	4616      	mov	r6, r2
 800bb5a:	f7ff fccd 	bl	800b4f8 <_Balloc>
 800bb5e:	4604      	mov	r4, r0
 800bb60:	b930      	cbnz	r0, 800bb70 <__d2b+0x24>
 800bb62:	4602      	mov	r2, r0
 800bb64:	4b23      	ldr	r3, [pc, #140]	@ (800bbf4 <__d2b+0xa8>)
 800bb66:	4824      	ldr	r0, [pc, #144]	@ (800bbf8 <__d2b+0xac>)
 800bb68:	f240 310f 	movw	r1, #783	@ 0x30f
 800bb6c:	f000 f902 	bl	800bd74 <__assert_func>
 800bb70:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800bb74:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800bb78:	b10d      	cbz	r5, 800bb7e <__d2b+0x32>
 800bb7a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800bb7e:	9301      	str	r3, [sp, #4]
 800bb80:	f1b8 0300 	subs.w	r3, r8, #0
 800bb84:	d023      	beq.n	800bbce <__d2b+0x82>
 800bb86:	4668      	mov	r0, sp
 800bb88:	9300      	str	r3, [sp, #0]
 800bb8a:	f7ff fd7c 	bl	800b686 <__lo0bits>
 800bb8e:	e9dd 1200 	ldrd	r1, r2, [sp]
 800bb92:	b1d0      	cbz	r0, 800bbca <__d2b+0x7e>
 800bb94:	f1c0 0320 	rsb	r3, r0, #32
 800bb98:	fa02 f303 	lsl.w	r3, r2, r3
 800bb9c:	430b      	orrs	r3, r1
 800bb9e:	40c2      	lsrs	r2, r0
 800bba0:	6163      	str	r3, [r4, #20]
 800bba2:	9201      	str	r2, [sp, #4]
 800bba4:	9b01      	ldr	r3, [sp, #4]
 800bba6:	61a3      	str	r3, [r4, #24]
 800bba8:	2b00      	cmp	r3, #0
 800bbaa:	bf0c      	ite	eq
 800bbac:	2201      	moveq	r2, #1
 800bbae:	2202      	movne	r2, #2
 800bbb0:	6122      	str	r2, [r4, #16]
 800bbb2:	b1a5      	cbz	r5, 800bbde <__d2b+0x92>
 800bbb4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800bbb8:	4405      	add	r5, r0
 800bbba:	603d      	str	r5, [r7, #0]
 800bbbc:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800bbc0:	6030      	str	r0, [r6, #0]
 800bbc2:	4620      	mov	r0, r4
 800bbc4:	b003      	add	sp, #12
 800bbc6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800bbca:	6161      	str	r1, [r4, #20]
 800bbcc:	e7ea      	b.n	800bba4 <__d2b+0x58>
 800bbce:	a801      	add	r0, sp, #4
 800bbd0:	f7ff fd59 	bl	800b686 <__lo0bits>
 800bbd4:	9b01      	ldr	r3, [sp, #4]
 800bbd6:	6163      	str	r3, [r4, #20]
 800bbd8:	3020      	adds	r0, #32
 800bbda:	2201      	movs	r2, #1
 800bbdc:	e7e8      	b.n	800bbb0 <__d2b+0x64>
 800bbde:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800bbe2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800bbe6:	6038      	str	r0, [r7, #0]
 800bbe8:	6918      	ldr	r0, [r3, #16]
 800bbea:	f7ff fd2d 	bl	800b648 <__hi0bits>
 800bbee:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800bbf2:	e7e5      	b.n	800bbc0 <__d2b+0x74>
 800bbf4:	0800c4c0 	.word	0x0800c4c0
 800bbf8:	0800c4d1 	.word	0x0800c4d1

0800bbfc <__sflush_r>:
 800bbfc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800bc00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bc04:	0716      	lsls	r6, r2, #28
 800bc06:	4605      	mov	r5, r0
 800bc08:	460c      	mov	r4, r1
 800bc0a:	d454      	bmi.n	800bcb6 <__sflush_r+0xba>
 800bc0c:	684b      	ldr	r3, [r1, #4]
 800bc0e:	2b00      	cmp	r3, #0
 800bc10:	dc02      	bgt.n	800bc18 <__sflush_r+0x1c>
 800bc12:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800bc14:	2b00      	cmp	r3, #0
 800bc16:	dd48      	ble.n	800bcaa <__sflush_r+0xae>
 800bc18:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800bc1a:	2e00      	cmp	r6, #0
 800bc1c:	d045      	beq.n	800bcaa <__sflush_r+0xae>
 800bc1e:	2300      	movs	r3, #0
 800bc20:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800bc24:	682f      	ldr	r7, [r5, #0]
 800bc26:	6a21      	ldr	r1, [r4, #32]
 800bc28:	602b      	str	r3, [r5, #0]
 800bc2a:	d030      	beq.n	800bc8e <__sflush_r+0x92>
 800bc2c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800bc2e:	89a3      	ldrh	r3, [r4, #12]
 800bc30:	0759      	lsls	r1, r3, #29
 800bc32:	d505      	bpl.n	800bc40 <__sflush_r+0x44>
 800bc34:	6863      	ldr	r3, [r4, #4]
 800bc36:	1ad2      	subs	r2, r2, r3
 800bc38:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800bc3a:	b10b      	cbz	r3, 800bc40 <__sflush_r+0x44>
 800bc3c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800bc3e:	1ad2      	subs	r2, r2, r3
 800bc40:	2300      	movs	r3, #0
 800bc42:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800bc44:	6a21      	ldr	r1, [r4, #32]
 800bc46:	4628      	mov	r0, r5
 800bc48:	47b0      	blx	r6
 800bc4a:	1c43      	adds	r3, r0, #1
 800bc4c:	89a3      	ldrh	r3, [r4, #12]
 800bc4e:	d106      	bne.n	800bc5e <__sflush_r+0x62>
 800bc50:	6829      	ldr	r1, [r5, #0]
 800bc52:	291d      	cmp	r1, #29
 800bc54:	d82b      	bhi.n	800bcae <__sflush_r+0xb2>
 800bc56:	4a2a      	ldr	r2, [pc, #168]	@ (800bd00 <__sflush_r+0x104>)
 800bc58:	410a      	asrs	r2, r1
 800bc5a:	07d6      	lsls	r6, r2, #31
 800bc5c:	d427      	bmi.n	800bcae <__sflush_r+0xb2>
 800bc5e:	2200      	movs	r2, #0
 800bc60:	6062      	str	r2, [r4, #4]
 800bc62:	04d9      	lsls	r1, r3, #19
 800bc64:	6922      	ldr	r2, [r4, #16]
 800bc66:	6022      	str	r2, [r4, #0]
 800bc68:	d504      	bpl.n	800bc74 <__sflush_r+0x78>
 800bc6a:	1c42      	adds	r2, r0, #1
 800bc6c:	d101      	bne.n	800bc72 <__sflush_r+0x76>
 800bc6e:	682b      	ldr	r3, [r5, #0]
 800bc70:	b903      	cbnz	r3, 800bc74 <__sflush_r+0x78>
 800bc72:	6560      	str	r0, [r4, #84]	@ 0x54
 800bc74:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800bc76:	602f      	str	r7, [r5, #0]
 800bc78:	b1b9      	cbz	r1, 800bcaa <__sflush_r+0xae>
 800bc7a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800bc7e:	4299      	cmp	r1, r3
 800bc80:	d002      	beq.n	800bc88 <__sflush_r+0x8c>
 800bc82:	4628      	mov	r0, r5
 800bc84:	f7ff fb38 	bl	800b2f8 <_free_r>
 800bc88:	2300      	movs	r3, #0
 800bc8a:	6363      	str	r3, [r4, #52]	@ 0x34
 800bc8c:	e00d      	b.n	800bcaa <__sflush_r+0xae>
 800bc8e:	2301      	movs	r3, #1
 800bc90:	4628      	mov	r0, r5
 800bc92:	47b0      	blx	r6
 800bc94:	4602      	mov	r2, r0
 800bc96:	1c50      	adds	r0, r2, #1
 800bc98:	d1c9      	bne.n	800bc2e <__sflush_r+0x32>
 800bc9a:	682b      	ldr	r3, [r5, #0]
 800bc9c:	2b00      	cmp	r3, #0
 800bc9e:	d0c6      	beq.n	800bc2e <__sflush_r+0x32>
 800bca0:	2b1d      	cmp	r3, #29
 800bca2:	d001      	beq.n	800bca8 <__sflush_r+0xac>
 800bca4:	2b16      	cmp	r3, #22
 800bca6:	d11e      	bne.n	800bce6 <__sflush_r+0xea>
 800bca8:	602f      	str	r7, [r5, #0]
 800bcaa:	2000      	movs	r0, #0
 800bcac:	e022      	b.n	800bcf4 <__sflush_r+0xf8>
 800bcae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bcb2:	b21b      	sxth	r3, r3
 800bcb4:	e01b      	b.n	800bcee <__sflush_r+0xf2>
 800bcb6:	690f      	ldr	r7, [r1, #16]
 800bcb8:	2f00      	cmp	r7, #0
 800bcba:	d0f6      	beq.n	800bcaa <__sflush_r+0xae>
 800bcbc:	0793      	lsls	r3, r2, #30
 800bcbe:	680e      	ldr	r6, [r1, #0]
 800bcc0:	bf08      	it	eq
 800bcc2:	694b      	ldreq	r3, [r1, #20]
 800bcc4:	600f      	str	r7, [r1, #0]
 800bcc6:	bf18      	it	ne
 800bcc8:	2300      	movne	r3, #0
 800bcca:	eba6 0807 	sub.w	r8, r6, r7
 800bcce:	608b      	str	r3, [r1, #8]
 800bcd0:	f1b8 0f00 	cmp.w	r8, #0
 800bcd4:	dde9      	ble.n	800bcaa <__sflush_r+0xae>
 800bcd6:	6a21      	ldr	r1, [r4, #32]
 800bcd8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800bcda:	4643      	mov	r3, r8
 800bcdc:	463a      	mov	r2, r7
 800bcde:	4628      	mov	r0, r5
 800bce0:	47b0      	blx	r6
 800bce2:	2800      	cmp	r0, #0
 800bce4:	dc08      	bgt.n	800bcf8 <__sflush_r+0xfc>
 800bce6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bcea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bcee:	81a3      	strh	r3, [r4, #12]
 800bcf0:	f04f 30ff 	mov.w	r0, #4294967295
 800bcf4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bcf8:	4407      	add	r7, r0
 800bcfa:	eba8 0800 	sub.w	r8, r8, r0
 800bcfe:	e7e7      	b.n	800bcd0 <__sflush_r+0xd4>
 800bd00:	dfbffffe 	.word	0xdfbffffe

0800bd04 <_fflush_r>:
 800bd04:	b538      	push	{r3, r4, r5, lr}
 800bd06:	690b      	ldr	r3, [r1, #16]
 800bd08:	4605      	mov	r5, r0
 800bd0a:	460c      	mov	r4, r1
 800bd0c:	b913      	cbnz	r3, 800bd14 <_fflush_r+0x10>
 800bd0e:	2500      	movs	r5, #0
 800bd10:	4628      	mov	r0, r5
 800bd12:	bd38      	pop	{r3, r4, r5, pc}
 800bd14:	b118      	cbz	r0, 800bd1e <_fflush_r+0x1a>
 800bd16:	6a03      	ldr	r3, [r0, #32]
 800bd18:	b90b      	cbnz	r3, 800bd1e <_fflush_r+0x1a>
 800bd1a:	f7fe fb41 	bl	800a3a0 <__sinit>
 800bd1e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bd22:	2b00      	cmp	r3, #0
 800bd24:	d0f3      	beq.n	800bd0e <_fflush_r+0xa>
 800bd26:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800bd28:	07d0      	lsls	r0, r2, #31
 800bd2a:	d404      	bmi.n	800bd36 <_fflush_r+0x32>
 800bd2c:	0599      	lsls	r1, r3, #22
 800bd2e:	d402      	bmi.n	800bd36 <_fflush_r+0x32>
 800bd30:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bd32:	f7fe fc82 	bl	800a63a <__retarget_lock_acquire_recursive>
 800bd36:	4628      	mov	r0, r5
 800bd38:	4621      	mov	r1, r4
 800bd3a:	f7ff ff5f 	bl	800bbfc <__sflush_r>
 800bd3e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800bd40:	07da      	lsls	r2, r3, #31
 800bd42:	4605      	mov	r5, r0
 800bd44:	d4e4      	bmi.n	800bd10 <_fflush_r+0xc>
 800bd46:	89a3      	ldrh	r3, [r4, #12]
 800bd48:	059b      	lsls	r3, r3, #22
 800bd4a:	d4e1      	bmi.n	800bd10 <_fflush_r+0xc>
 800bd4c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bd4e:	f7fe fc75 	bl	800a63c <__retarget_lock_release_recursive>
 800bd52:	e7dd      	b.n	800bd10 <_fflush_r+0xc>

0800bd54 <_sbrk_r>:
 800bd54:	b538      	push	{r3, r4, r5, lr}
 800bd56:	4d06      	ldr	r5, [pc, #24]	@ (800bd70 <_sbrk_r+0x1c>)
 800bd58:	2300      	movs	r3, #0
 800bd5a:	4604      	mov	r4, r0
 800bd5c:	4608      	mov	r0, r1
 800bd5e:	602b      	str	r3, [r5, #0]
 800bd60:	f7f5 fedc 	bl	8001b1c <_sbrk>
 800bd64:	1c43      	adds	r3, r0, #1
 800bd66:	d102      	bne.n	800bd6e <_sbrk_r+0x1a>
 800bd68:	682b      	ldr	r3, [r5, #0]
 800bd6a:	b103      	cbz	r3, 800bd6e <_sbrk_r+0x1a>
 800bd6c:	6023      	str	r3, [r4, #0]
 800bd6e:	bd38      	pop	{r3, r4, r5, pc}
 800bd70:	20004778 	.word	0x20004778

0800bd74 <__assert_func>:
 800bd74:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800bd76:	4614      	mov	r4, r2
 800bd78:	461a      	mov	r2, r3
 800bd7a:	4b09      	ldr	r3, [pc, #36]	@ (800bda0 <__assert_func+0x2c>)
 800bd7c:	681b      	ldr	r3, [r3, #0]
 800bd7e:	4605      	mov	r5, r0
 800bd80:	68d8      	ldr	r0, [r3, #12]
 800bd82:	b954      	cbnz	r4, 800bd9a <__assert_func+0x26>
 800bd84:	4b07      	ldr	r3, [pc, #28]	@ (800bda4 <__assert_func+0x30>)
 800bd86:	461c      	mov	r4, r3
 800bd88:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800bd8c:	9100      	str	r1, [sp, #0]
 800bd8e:	462b      	mov	r3, r5
 800bd90:	4905      	ldr	r1, [pc, #20]	@ (800bda8 <__assert_func+0x34>)
 800bd92:	f000 f841 	bl	800be18 <fiprintf>
 800bd96:	f000 f851 	bl	800be3c <abort>
 800bd9a:	4b04      	ldr	r3, [pc, #16]	@ (800bdac <__assert_func+0x38>)
 800bd9c:	e7f4      	b.n	800bd88 <__assert_func+0x14>
 800bd9e:	bf00      	nop
 800bda0:	2000001c 	.word	0x2000001c
 800bda4:	0800c66d 	.word	0x0800c66d
 800bda8:	0800c63f 	.word	0x0800c63f
 800bdac:	0800c632 	.word	0x0800c632

0800bdb0 <_calloc_r>:
 800bdb0:	b570      	push	{r4, r5, r6, lr}
 800bdb2:	fba1 5402 	umull	r5, r4, r1, r2
 800bdb6:	b93c      	cbnz	r4, 800bdc8 <_calloc_r+0x18>
 800bdb8:	4629      	mov	r1, r5
 800bdba:	f7ff fb11 	bl	800b3e0 <_malloc_r>
 800bdbe:	4606      	mov	r6, r0
 800bdc0:	b928      	cbnz	r0, 800bdce <_calloc_r+0x1e>
 800bdc2:	2600      	movs	r6, #0
 800bdc4:	4630      	mov	r0, r6
 800bdc6:	bd70      	pop	{r4, r5, r6, pc}
 800bdc8:	220c      	movs	r2, #12
 800bdca:	6002      	str	r2, [r0, #0]
 800bdcc:	e7f9      	b.n	800bdc2 <_calloc_r+0x12>
 800bdce:	462a      	mov	r2, r5
 800bdd0:	4621      	mov	r1, r4
 800bdd2:	f7fe fb5e 	bl	800a492 <memset>
 800bdd6:	e7f5      	b.n	800bdc4 <_calloc_r+0x14>

0800bdd8 <__ascii_mbtowc>:
 800bdd8:	b082      	sub	sp, #8
 800bdda:	b901      	cbnz	r1, 800bdde <__ascii_mbtowc+0x6>
 800bddc:	a901      	add	r1, sp, #4
 800bdde:	b142      	cbz	r2, 800bdf2 <__ascii_mbtowc+0x1a>
 800bde0:	b14b      	cbz	r3, 800bdf6 <__ascii_mbtowc+0x1e>
 800bde2:	7813      	ldrb	r3, [r2, #0]
 800bde4:	600b      	str	r3, [r1, #0]
 800bde6:	7812      	ldrb	r2, [r2, #0]
 800bde8:	1e10      	subs	r0, r2, #0
 800bdea:	bf18      	it	ne
 800bdec:	2001      	movne	r0, #1
 800bdee:	b002      	add	sp, #8
 800bdf0:	4770      	bx	lr
 800bdf2:	4610      	mov	r0, r2
 800bdf4:	e7fb      	b.n	800bdee <__ascii_mbtowc+0x16>
 800bdf6:	f06f 0001 	mvn.w	r0, #1
 800bdfa:	e7f8      	b.n	800bdee <__ascii_mbtowc+0x16>

0800bdfc <__ascii_wctomb>:
 800bdfc:	4603      	mov	r3, r0
 800bdfe:	4608      	mov	r0, r1
 800be00:	b141      	cbz	r1, 800be14 <__ascii_wctomb+0x18>
 800be02:	2aff      	cmp	r2, #255	@ 0xff
 800be04:	d904      	bls.n	800be10 <__ascii_wctomb+0x14>
 800be06:	228a      	movs	r2, #138	@ 0x8a
 800be08:	601a      	str	r2, [r3, #0]
 800be0a:	f04f 30ff 	mov.w	r0, #4294967295
 800be0e:	4770      	bx	lr
 800be10:	700a      	strb	r2, [r1, #0]
 800be12:	2001      	movs	r0, #1
 800be14:	4770      	bx	lr
	...

0800be18 <fiprintf>:
 800be18:	b40e      	push	{r1, r2, r3}
 800be1a:	b503      	push	{r0, r1, lr}
 800be1c:	4601      	mov	r1, r0
 800be1e:	ab03      	add	r3, sp, #12
 800be20:	4805      	ldr	r0, [pc, #20]	@ (800be38 <fiprintf+0x20>)
 800be22:	f853 2b04 	ldr.w	r2, [r3], #4
 800be26:	6800      	ldr	r0, [r0, #0]
 800be28:	9301      	str	r3, [sp, #4]
 800be2a:	f000 f837 	bl	800be9c <_vfiprintf_r>
 800be2e:	b002      	add	sp, #8
 800be30:	f85d eb04 	ldr.w	lr, [sp], #4
 800be34:	b003      	add	sp, #12
 800be36:	4770      	bx	lr
 800be38:	2000001c 	.word	0x2000001c

0800be3c <abort>:
 800be3c:	b508      	push	{r3, lr}
 800be3e:	2006      	movs	r0, #6
 800be40:	f000 fa00 	bl	800c244 <raise>
 800be44:	2001      	movs	r0, #1
 800be46:	f7f5 fdf1 	bl	8001a2c <_exit>

0800be4a <__sfputc_r>:
 800be4a:	6893      	ldr	r3, [r2, #8]
 800be4c:	3b01      	subs	r3, #1
 800be4e:	2b00      	cmp	r3, #0
 800be50:	b410      	push	{r4}
 800be52:	6093      	str	r3, [r2, #8]
 800be54:	da08      	bge.n	800be68 <__sfputc_r+0x1e>
 800be56:	6994      	ldr	r4, [r2, #24]
 800be58:	42a3      	cmp	r3, r4
 800be5a:	db01      	blt.n	800be60 <__sfputc_r+0x16>
 800be5c:	290a      	cmp	r1, #10
 800be5e:	d103      	bne.n	800be68 <__sfputc_r+0x1e>
 800be60:	f85d 4b04 	ldr.w	r4, [sp], #4
 800be64:	f000 b932 	b.w	800c0cc <__swbuf_r>
 800be68:	6813      	ldr	r3, [r2, #0]
 800be6a:	1c58      	adds	r0, r3, #1
 800be6c:	6010      	str	r0, [r2, #0]
 800be6e:	7019      	strb	r1, [r3, #0]
 800be70:	4608      	mov	r0, r1
 800be72:	f85d 4b04 	ldr.w	r4, [sp], #4
 800be76:	4770      	bx	lr

0800be78 <__sfputs_r>:
 800be78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800be7a:	4606      	mov	r6, r0
 800be7c:	460f      	mov	r7, r1
 800be7e:	4614      	mov	r4, r2
 800be80:	18d5      	adds	r5, r2, r3
 800be82:	42ac      	cmp	r4, r5
 800be84:	d101      	bne.n	800be8a <__sfputs_r+0x12>
 800be86:	2000      	movs	r0, #0
 800be88:	e007      	b.n	800be9a <__sfputs_r+0x22>
 800be8a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800be8e:	463a      	mov	r2, r7
 800be90:	4630      	mov	r0, r6
 800be92:	f7ff ffda 	bl	800be4a <__sfputc_r>
 800be96:	1c43      	adds	r3, r0, #1
 800be98:	d1f3      	bne.n	800be82 <__sfputs_r+0xa>
 800be9a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800be9c <_vfiprintf_r>:
 800be9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bea0:	460d      	mov	r5, r1
 800bea2:	b09d      	sub	sp, #116	@ 0x74
 800bea4:	4614      	mov	r4, r2
 800bea6:	4698      	mov	r8, r3
 800bea8:	4606      	mov	r6, r0
 800beaa:	b118      	cbz	r0, 800beb4 <_vfiprintf_r+0x18>
 800beac:	6a03      	ldr	r3, [r0, #32]
 800beae:	b90b      	cbnz	r3, 800beb4 <_vfiprintf_r+0x18>
 800beb0:	f7fe fa76 	bl	800a3a0 <__sinit>
 800beb4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800beb6:	07d9      	lsls	r1, r3, #31
 800beb8:	d405      	bmi.n	800bec6 <_vfiprintf_r+0x2a>
 800beba:	89ab      	ldrh	r3, [r5, #12]
 800bebc:	059a      	lsls	r2, r3, #22
 800bebe:	d402      	bmi.n	800bec6 <_vfiprintf_r+0x2a>
 800bec0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bec2:	f7fe fbba 	bl	800a63a <__retarget_lock_acquire_recursive>
 800bec6:	89ab      	ldrh	r3, [r5, #12]
 800bec8:	071b      	lsls	r3, r3, #28
 800beca:	d501      	bpl.n	800bed0 <_vfiprintf_r+0x34>
 800becc:	692b      	ldr	r3, [r5, #16]
 800bece:	b99b      	cbnz	r3, 800bef8 <_vfiprintf_r+0x5c>
 800bed0:	4629      	mov	r1, r5
 800bed2:	4630      	mov	r0, r6
 800bed4:	f000 f938 	bl	800c148 <__swsetup_r>
 800bed8:	b170      	cbz	r0, 800bef8 <_vfiprintf_r+0x5c>
 800beda:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bedc:	07dc      	lsls	r4, r3, #31
 800bede:	d504      	bpl.n	800beea <_vfiprintf_r+0x4e>
 800bee0:	f04f 30ff 	mov.w	r0, #4294967295
 800bee4:	b01d      	add	sp, #116	@ 0x74
 800bee6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800beea:	89ab      	ldrh	r3, [r5, #12]
 800beec:	0598      	lsls	r0, r3, #22
 800beee:	d4f7      	bmi.n	800bee0 <_vfiprintf_r+0x44>
 800bef0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bef2:	f7fe fba3 	bl	800a63c <__retarget_lock_release_recursive>
 800bef6:	e7f3      	b.n	800bee0 <_vfiprintf_r+0x44>
 800bef8:	2300      	movs	r3, #0
 800befa:	9309      	str	r3, [sp, #36]	@ 0x24
 800befc:	2320      	movs	r3, #32
 800befe:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800bf02:	f8cd 800c 	str.w	r8, [sp, #12]
 800bf06:	2330      	movs	r3, #48	@ 0x30
 800bf08:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800c0b8 <_vfiprintf_r+0x21c>
 800bf0c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800bf10:	f04f 0901 	mov.w	r9, #1
 800bf14:	4623      	mov	r3, r4
 800bf16:	469a      	mov	sl, r3
 800bf18:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bf1c:	b10a      	cbz	r2, 800bf22 <_vfiprintf_r+0x86>
 800bf1e:	2a25      	cmp	r2, #37	@ 0x25
 800bf20:	d1f9      	bne.n	800bf16 <_vfiprintf_r+0x7a>
 800bf22:	ebba 0b04 	subs.w	fp, sl, r4
 800bf26:	d00b      	beq.n	800bf40 <_vfiprintf_r+0xa4>
 800bf28:	465b      	mov	r3, fp
 800bf2a:	4622      	mov	r2, r4
 800bf2c:	4629      	mov	r1, r5
 800bf2e:	4630      	mov	r0, r6
 800bf30:	f7ff ffa2 	bl	800be78 <__sfputs_r>
 800bf34:	3001      	adds	r0, #1
 800bf36:	f000 80a7 	beq.w	800c088 <_vfiprintf_r+0x1ec>
 800bf3a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bf3c:	445a      	add	r2, fp
 800bf3e:	9209      	str	r2, [sp, #36]	@ 0x24
 800bf40:	f89a 3000 	ldrb.w	r3, [sl]
 800bf44:	2b00      	cmp	r3, #0
 800bf46:	f000 809f 	beq.w	800c088 <_vfiprintf_r+0x1ec>
 800bf4a:	2300      	movs	r3, #0
 800bf4c:	f04f 32ff 	mov.w	r2, #4294967295
 800bf50:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bf54:	f10a 0a01 	add.w	sl, sl, #1
 800bf58:	9304      	str	r3, [sp, #16]
 800bf5a:	9307      	str	r3, [sp, #28]
 800bf5c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800bf60:	931a      	str	r3, [sp, #104]	@ 0x68
 800bf62:	4654      	mov	r4, sl
 800bf64:	2205      	movs	r2, #5
 800bf66:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bf6a:	4853      	ldr	r0, [pc, #332]	@ (800c0b8 <_vfiprintf_r+0x21c>)
 800bf6c:	f7f4 f958 	bl	8000220 <memchr>
 800bf70:	9a04      	ldr	r2, [sp, #16]
 800bf72:	b9d8      	cbnz	r0, 800bfac <_vfiprintf_r+0x110>
 800bf74:	06d1      	lsls	r1, r2, #27
 800bf76:	bf44      	itt	mi
 800bf78:	2320      	movmi	r3, #32
 800bf7a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bf7e:	0713      	lsls	r3, r2, #28
 800bf80:	bf44      	itt	mi
 800bf82:	232b      	movmi	r3, #43	@ 0x2b
 800bf84:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bf88:	f89a 3000 	ldrb.w	r3, [sl]
 800bf8c:	2b2a      	cmp	r3, #42	@ 0x2a
 800bf8e:	d015      	beq.n	800bfbc <_vfiprintf_r+0x120>
 800bf90:	9a07      	ldr	r2, [sp, #28]
 800bf92:	4654      	mov	r4, sl
 800bf94:	2000      	movs	r0, #0
 800bf96:	f04f 0c0a 	mov.w	ip, #10
 800bf9a:	4621      	mov	r1, r4
 800bf9c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bfa0:	3b30      	subs	r3, #48	@ 0x30
 800bfa2:	2b09      	cmp	r3, #9
 800bfa4:	d94b      	bls.n	800c03e <_vfiprintf_r+0x1a2>
 800bfa6:	b1b0      	cbz	r0, 800bfd6 <_vfiprintf_r+0x13a>
 800bfa8:	9207      	str	r2, [sp, #28]
 800bfaa:	e014      	b.n	800bfd6 <_vfiprintf_r+0x13a>
 800bfac:	eba0 0308 	sub.w	r3, r0, r8
 800bfb0:	fa09 f303 	lsl.w	r3, r9, r3
 800bfb4:	4313      	orrs	r3, r2
 800bfb6:	9304      	str	r3, [sp, #16]
 800bfb8:	46a2      	mov	sl, r4
 800bfba:	e7d2      	b.n	800bf62 <_vfiprintf_r+0xc6>
 800bfbc:	9b03      	ldr	r3, [sp, #12]
 800bfbe:	1d19      	adds	r1, r3, #4
 800bfc0:	681b      	ldr	r3, [r3, #0]
 800bfc2:	9103      	str	r1, [sp, #12]
 800bfc4:	2b00      	cmp	r3, #0
 800bfc6:	bfbb      	ittet	lt
 800bfc8:	425b      	neglt	r3, r3
 800bfca:	f042 0202 	orrlt.w	r2, r2, #2
 800bfce:	9307      	strge	r3, [sp, #28]
 800bfd0:	9307      	strlt	r3, [sp, #28]
 800bfd2:	bfb8      	it	lt
 800bfd4:	9204      	strlt	r2, [sp, #16]
 800bfd6:	7823      	ldrb	r3, [r4, #0]
 800bfd8:	2b2e      	cmp	r3, #46	@ 0x2e
 800bfda:	d10a      	bne.n	800bff2 <_vfiprintf_r+0x156>
 800bfdc:	7863      	ldrb	r3, [r4, #1]
 800bfde:	2b2a      	cmp	r3, #42	@ 0x2a
 800bfe0:	d132      	bne.n	800c048 <_vfiprintf_r+0x1ac>
 800bfe2:	9b03      	ldr	r3, [sp, #12]
 800bfe4:	1d1a      	adds	r2, r3, #4
 800bfe6:	681b      	ldr	r3, [r3, #0]
 800bfe8:	9203      	str	r2, [sp, #12]
 800bfea:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800bfee:	3402      	adds	r4, #2
 800bff0:	9305      	str	r3, [sp, #20]
 800bff2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800c0c8 <_vfiprintf_r+0x22c>
 800bff6:	7821      	ldrb	r1, [r4, #0]
 800bff8:	2203      	movs	r2, #3
 800bffa:	4650      	mov	r0, sl
 800bffc:	f7f4 f910 	bl	8000220 <memchr>
 800c000:	b138      	cbz	r0, 800c012 <_vfiprintf_r+0x176>
 800c002:	9b04      	ldr	r3, [sp, #16]
 800c004:	eba0 000a 	sub.w	r0, r0, sl
 800c008:	2240      	movs	r2, #64	@ 0x40
 800c00a:	4082      	lsls	r2, r0
 800c00c:	4313      	orrs	r3, r2
 800c00e:	3401      	adds	r4, #1
 800c010:	9304      	str	r3, [sp, #16]
 800c012:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c016:	4829      	ldr	r0, [pc, #164]	@ (800c0bc <_vfiprintf_r+0x220>)
 800c018:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c01c:	2206      	movs	r2, #6
 800c01e:	f7f4 f8ff 	bl	8000220 <memchr>
 800c022:	2800      	cmp	r0, #0
 800c024:	d03f      	beq.n	800c0a6 <_vfiprintf_r+0x20a>
 800c026:	4b26      	ldr	r3, [pc, #152]	@ (800c0c0 <_vfiprintf_r+0x224>)
 800c028:	bb1b      	cbnz	r3, 800c072 <_vfiprintf_r+0x1d6>
 800c02a:	9b03      	ldr	r3, [sp, #12]
 800c02c:	3307      	adds	r3, #7
 800c02e:	f023 0307 	bic.w	r3, r3, #7
 800c032:	3308      	adds	r3, #8
 800c034:	9303      	str	r3, [sp, #12]
 800c036:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c038:	443b      	add	r3, r7
 800c03a:	9309      	str	r3, [sp, #36]	@ 0x24
 800c03c:	e76a      	b.n	800bf14 <_vfiprintf_r+0x78>
 800c03e:	fb0c 3202 	mla	r2, ip, r2, r3
 800c042:	460c      	mov	r4, r1
 800c044:	2001      	movs	r0, #1
 800c046:	e7a8      	b.n	800bf9a <_vfiprintf_r+0xfe>
 800c048:	2300      	movs	r3, #0
 800c04a:	3401      	adds	r4, #1
 800c04c:	9305      	str	r3, [sp, #20]
 800c04e:	4619      	mov	r1, r3
 800c050:	f04f 0c0a 	mov.w	ip, #10
 800c054:	4620      	mov	r0, r4
 800c056:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c05a:	3a30      	subs	r2, #48	@ 0x30
 800c05c:	2a09      	cmp	r2, #9
 800c05e:	d903      	bls.n	800c068 <_vfiprintf_r+0x1cc>
 800c060:	2b00      	cmp	r3, #0
 800c062:	d0c6      	beq.n	800bff2 <_vfiprintf_r+0x156>
 800c064:	9105      	str	r1, [sp, #20]
 800c066:	e7c4      	b.n	800bff2 <_vfiprintf_r+0x156>
 800c068:	fb0c 2101 	mla	r1, ip, r1, r2
 800c06c:	4604      	mov	r4, r0
 800c06e:	2301      	movs	r3, #1
 800c070:	e7f0      	b.n	800c054 <_vfiprintf_r+0x1b8>
 800c072:	ab03      	add	r3, sp, #12
 800c074:	9300      	str	r3, [sp, #0]
 800c076:	462a      	mov	r2, r5
 800c078:	4b12      	ldr	r3, [pc, #72]	@ (800c0c4 <_vfiprintf_r+0x228>)
 800c07a:	a904      	add	r1, sp, #16
 800c07c:	4630      	mov	r0, r6
 800c07e:	f7fd fd4b 	bl	8009b18 <_printf_float>
 800c082:	4607      	mov	r7, r0
 800c084:	1c78      	adds	r0, r7, #1
 800c086:	d1d6      	bne.n	800c036 <_vfiprintf_r+0x19a>
 800c088:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c08a:	07d9      	lsls	r1, r3, #31
 800c08c:	d405      	bmi.n	800c09a <_vfiprintf_r+0x1fe>
 800c08e:	89ab      	ldrh	r3, [r5, #12]
 800c090:	059a      	lsls	r2, r3, #22
 800c092:	d402      	bmi.n	800c09a <_vfiprintf_r+0x1fe>
 800c094:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c096:	f7fe fad1 	bl	800a63c <__retarget_lock_release_recursive>
 800c09a:	89ab      	ldrh	r3, [r5, #12]
 800c09c:	065b      	lsls	r3, r3, #25
 800c09e:	f53f af1f 	bmi.w	800bee0 <_vfiprintf_r+0x44>
 800c0a2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c0a4:	e71e      	b.n	800bee4 <_vfiprintf_r+0x48>
 800c0a6:	ab03      	add	r3, sp, #12
 800c0a8:	9300      	str	r3, [sp, #0]
 800c0aa:	462a      	mov	r2, r5
 800c0ac:	4b05      	ldr	r3, [pc, #20]	@ (800c0c4 <_vfiprintf_r+0x228>)
 800c0ae:	a904      	add	r1, sp, #16
 800c0b0:	4630      	mov	r0, r6
 800c0b2:	f7fd ffc9 	bl	800a048 <_printf_i>
 800c0b6:	e7e4      	b.n	800c082 <_vfiprintf_r+0x1e6>
 800c0b8:	0800c76f 	.word	0x0800c76f
 800c0bc:	0800c779 	.word	0x0800c779
 800c0c0:	08009b19 	.word	0x08009b19
 800c0c4:	0800be79 	.word	0x0800be79
 800c0c8:	0800c775 	.word	0x0800c775

0800c0cc <__swbuf_r>:
 800c0cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c0ce:	460e      	mov	r6, r1
 800c0d0:	4614      	mov	r4, r2
 800c0d2:	4605      	mov	r5, r0
 800c0d4:	b118      	cbz	r0, 800c0de <__swbuf_r+0x12>
 800c0d6:	6a03      	ldr	r3, [r0, #32]
 800c0d8:	b90b      	cbnz	r3, 800c0de <__swbuf_r+0x12>
 800c0da:	f7fe f961 	bl	800a3a0 <__sinit>
 800c0de:	69a3      	ldr	r3, [r4, #24]
 800c0e0:	60a3      	str	r3, [r4, #8]
 800c0e2:	89a3      	ldrh	r3, [r4, #12]
 800c0e4:	071a      	lsls	r2, r3, #28
 800c0e6:	d501      	bpl.n	800c0ec <__swbuf_r+0x20>
 800c0e8:	6923      	ldr	r3, [r4, #16]
 800c0ea:	b943      	cbnz	r3, 800c0fe <__swbuf_r+0x32>
 800c0ec:	4621      	mov	r1, r4
 800c0ee:	4628      	mov	r0, r5
 800c0f0:	f000 f82a 	bl	800c148 <__swsetup_r>
 800c0f4:	b118      	cbz	r0, 800c0fe <__swbuf_r+0x32>
 800c0f6:	f04f 37ff 	mov.w	r7, #4294967295
 800c0fa:	4638      	mov	r0, r7
 800c0fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c0fe:	6823      	ldr	r3, [r4, #0]
 800c100:	6922      	ldr	r2, [r4, #16]
 800c102:	1a98      	subs	r0, r3, r2
 800c104:	6963      	ldr	r3, [r4, #20]
 800c106:	b2f6      	uxtb	r6, r6
 800c108:	4283      	cmp	r3, r0
 800c10a:	4637      	mov	r7, r6
 800c10c:	dc05      	bgt.n	800c11a <__swbuf_r+0x4e>
 800c10e:	4621      	mov	r1, r4
 800c110:	4628      	mov	r0, r5
 800c112:	f7ff fdf7 	bl	800bd04 <_fflush_r>
 800c116:	2800      	cmp	r0, #0
 800c118:	d1ed      	bne.n	800c0f6 <__swbuf_r+0x2a>
 800c11a:	68a3      	ldr	r3, [r4, #8]
 800c11c:	3b01      	subs	r3, #1
 800c11e:	60a3      	str	r3, [r4, #8]
 800c120:	6823      	ldr	r3, [r4, #0]
 800c122:	1c5a      	adds	r2, r3, #1
 800c124:	6022      	str	r2, [r4, #0]
 800c126:	701e      	strb	r6, [r3, #0]
 800c128:	6962      	ldr	r2, [r4, #20]
 800c12a:	1c43      	adds	r3, r0, #1
 800c12c:	429a      	cmp	r2, r3
 800c12e:	d004      	beq.n	800c13a <__swbuf_r+0x6e>
 800c130:	89a3      	ldrh	r3, [r4, #12]
 800c132:	07db      	lsls	r3, r3, #31
 800c134:	d5e1      	bpl.n	800c0fa <__swbuf_r+0x2e>
 800c136:	2e0a      	cmp	r6, #10
 800c138:	d1df      	bne.n	800c0fa <__swbuf_r+0x2e>
 800c13a:	4621      	mov	r1, r4
 800c13c:	4628      	mov	r0, r5
 800c13e:	f7ff fde1 	bl	800bd04 <_fflush_r>
 800c142:	2800      	cmp	r0, #0
 800c144:	d0d9      	beq.n	800c0fa <__swbuf_r+0x2e>
 800c146:	e7d6      	b.n	800c0f6 <__swbuf_r+0x2a>

0800c148 <__swsetup_r>:
 800c148:	b538      	push	{r3, r4, r5, lr}
 800c14a:	4b29      	ldr	r3, [pc, #164]	@ (800c1f0 <__swsetup_r+0xa8>)
 800c14c:	4605      	mov	r5, r0
 800c14e:	6818      	ldr	r0, [r3, #0]
 800c150:	460c      	mov	r4, r1
 800c152:	b118      	cbz	r0, 800c15c <__swsetup_r+0x14>
 800c154:	6a03      	ldr	r3, [r0, #32]
 800c156:	b90b      	cbnz	r3, 800c15c <__swsetup_r+0x14>
 800c158:	f7fe f922 	bl	800a3a0 <__sinit>
 800c15c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c160:	0719      	lsls	r1, r3, #28
 800c162:	d422      	bmi.n	800c1aa <__swsetup_r+0x62>
 800c164:	06da      	lsls	r2, r3, #27
 800c166:	d407      	bmi.n	800c178 <__swsetup_r+0x30>
 800c168:	2209      	movs	r2, #9
 800c16a:	602a      	str	r2, [r5, #0]
 800c16c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c170:	81a3      	strh	r3, [r4, #12]
 800c172:	f04f 30ff 	mov.w	r0, #4294967295
 800c176:	e033      	b.n	800c1e0 <__swsetup_r+0x98>
 800c178:	0758      	lsls	r0, r3, #29
 800c17a:	d512      	bpl.n	800c1a2 <__swsetup_r+0x5a>
 800c17c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c17e:	b141      	cbz	r1, 800c192 <__swsetup_r+0x4a>
 800c180:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c184:	4299      	cmp	r1, r3
 800c186:	d002      	beq.n	800c18e <__swsetup_r+0x46>
 800c188:	4628      	mov	r0, r5
 800c18a:	f7ff f8b5 	bl	800b2f8 <_free_r>
 800c18e:	2300      	movs	r3, #0
 800c190:	6363      	str	r3, [r4, #52]	@ 0x34
 800c192:	89a3      	ldrh	r3, [r4, #12]
 800c194:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800c198:	81a3      	strh	r3, [r4, #12]
 800c19a:	2300      	movs	r3, #0
 800c19c:	6063      	str	r3, [r4, #4]
 800c19e:	6923      	ldr	r3, [r4, #16]
 800c1a0:	6023      	str	r3, [r4, #0]
 800c1a2:	89a3      	ldrh	r3, [r4, #12]
 800c1a4:	f043 0308 	orr.w	r3, r3, #8
 800c1a8:	81a3      	strh	r3, [r4, #12]
 800c1aa:	6923      	ldr	r3, [r4, #16]
 800c1ac:	b94b      	cbnz	r3, 800c1c2 <__swsetup_r+0x7a>
 800c1ae:	89a3      	ldrh	r3, [r4, #12]
 800c1b0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800c1b4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c1b8:	d003      	beq.n	800c1c2 <__swsetup_r+0x7a>
 800c1ba:	4621      	mov	r1, r4
 800c1bc:	4628      	mov	r0, r5
 800c1be:	f000 f883 	bl	800c2c8 <__smakebuf_r>
 800c1c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c1c6:	f013 0201 	ands.w	r2, r3, #1
 800c1ca:	d00a      	beq.n	800c1e2 <__swsetup_r+0x9a>
 800c1cc:	2200      	movs	r2, #0
 800c1ce:	60a2      	str	r2, [r4, #8]
 800c1d0:	6962      	ldr	r2, [r4, #20]
 800c1d2:	4252      	negs	r2, r2
 800c1d4:	61a2      	str	r2, [r4, #24]
 800c1d6:	6922      	ldr	r2, [r4, #16]
 800c1d8:	b942      	cbnz	r2, 800c1ec <__swsetup_r+0xa4>
 800c1da:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800c1de:	d1c5      	bne.n	800c16c <__swsetup_r+0x24>
 800c1e0:	bd38      	pop	{r3, r4, r5, pc}
 800c1e2:	0799      	lsls	r1, r3, #30
 800c1e4:	bf58      	it	pl
 800c1e6:	6962      	ldrpl	r2, [r4, #20]
 800c1e8:	60a2      	str	r2, [r4, #8]
 800c1ea:	e7f4      	b.n	800c1d6 <__swsetup_r+0x8e>
 800c1ec:	2000      	movs	r0, #0
 800c1ee:	e7f7      	b.n	800c1e0 <__swsetup_r+0x98>
 800c1f0:	2000001c 	.word	0x2000001c

0800c1f4 <_raise_r>:
 800c1f4:	291f      	cmp	r1, #31
 800c1f6:	b538      	push	{r3, r4, r5, lr}
 800c1f8:	4605      	mov	r5, r0
 800c1fa:	460c      	mov	r4, r1
 800c1fc:	d904      	bls.n	800c208 <_raise_r+0x14>
 800c1fe:	2316      	movs	r3, #22
 800c200:	6003      	str	r3, [r0, #0]
 800c202:	f04f 30ff 	mov.w	r0, #4294967295
 800c206:	bd38      	pop	{r3, r4, r5, pc}
 800c208:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800c20a:	b112      	cbz	r2, 800c212 <_raise_r+0x1e>
 800c20c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c210:	b94b      	cbnz	r3, 800c226 <_raise_r+0x32>
 800c212:	4628      	mov	r0, r5
 800c214:	f000 f830 	bl	800c278 <_getpid_r>
 800c218:	4622      	mov	r2, r4
 800c21a:	4601      	mov	r1, r0
 800c21c:	4628      	mov	r0, r5
 800c21e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c222:	f000 b817 	b.w	800c254 <_kill_r>
 800c226:	2b01      	cmp	r3, #1
 800c228:	d00a      	beq.n	800c240 <_raise_r+0x4c>
 800c22a:	1c59      	adds	r1, r3, #1
 800c22c:	d103      	bne.n	800c236 <_raise_r+0x42>
 800c22e:	2316      	movs	r3, #22
 800c230:	6003      	str	r3, [r0, #0]
 800c232:	2001      	movs	r0, #1
 800c234:	e7e7      	b.n	800c206 <_raise_r+0x12>
 800c236:	2100      	movs	r1, #0
 800c238:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800c23c:	4620      	mov	r0, r4
 800c23e:	4798      	blx	r3
 800c240:	2000      	movs	r0, #0
 800c242:	e7e0      	b.n	800c206 <_raise_r+0x12>

0800c244 <raise>:
 800c244:	4b02      	ldr	r3, [pc, #8]	@ (800c250 <raise+0xc>)
 800c246:	4601      	mov	r1, r0
 800c248:	6818      	ldr	r0, [r3, #0]
 800c24a:	f7ff bfd3 	b.w	800c1f4 <_raise_r>
 800c24e:	bf00      	nop
 800c250:	2000001c 	.word	0x2000001c

0800c254 <_kill_r>:
 800c254:	b538      	push	{r3, r4, r5, lr}
 800c256:	4d07      	ldr	r5, [pc, #28]	@ (800c274 <_kill_r+0x20>)
 800c258:	2300      	movs	r3, #0
 800c25a:	4604      	mov	r4, r0
 800c25c:	4608      	mov	r0, r1
 800c25e:	4611      	mov	r1, r2
 800c260:	602b      	str	r3, [r5, #0]
 800c262:	f7f5 fbd3 	bl	8001a0c <_kill>
 800c266:	1c43      	adds	r3, r0, #1
 800c268:	d102      	bne.n	800c270 <_kill_r+0x1c>
 800c26a:	682b      	ldr	r3, [r5, #0]
 800c26c:	b103      	cbz	r3, 800c270 <_kill_r+0x1c>
 800c26e:	6023      	str	r3, [r4, #0]
 800c270:	bd38      	pop	{r3, r4, r5, pc}
 800c272:	bf00      	nop
 800c274:	20004778 	.word	0x20004778

0800c278 <_getpid_r>:
 800c278:	f7f5 bbc0 	b.w	80019fc <_getpid>

0800c27c <__swhatbuf_r>:
 800c27c:	b570      	push	{r4, r5, r6, lr}
 800c27e:	460c      	mov	r4, r1
 800c280:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c284:	2900      	cmp	r1, #0
 800c286:	b096      	sub	sp, #88	@ 0x58
 800c288:	4615      	mov	r5, r2
 800c28a:	461e      	mov	r6, r3
 800c28c:	da0d      	bge.n	800c2aa <__swhatbuf_r+0x2e>
 800c28e:	89a3      	ldrh	r3, [r4, #12]
 800c290:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800c294:	f04f 0100 	mov.w	r1, #0
 800c298:	bf14      	ite	ne
 800c29a:	2340      	movne	r3, #64	@ 0x40
 800c29c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800c2a0:	2000      	movs	r0, #0
 800c2a2:	6031      	str	r1, [r6, #0]
 800c2a4:	602b      	str	r3, [r5, #0]
 800c2a6:	b016      	add	sp, #88	@ 0x58
 800c2a8:	bd70      	pop	{r4, r5, r6, pc}
 800c2aa:	466a      	mov	r2, sp
 800c2ac:	f000 f848 	bl	800c340 <_fstat_r>
 800c2b0:	2800      	cmp	r0, #0
 800c2b2:	dbec      	blt.n	800c28e <__swhatbuf_r+0x12>
 800c2b4:	9901      	ldr	r1, [sp, #4]
 800c2b6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800c2ba:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800c2be:	4259      	negs	r1, r3
 800c2c0:	4159      	adcs	r1, r3
 800c2c2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c2c6:	e7eb      	b.n	800c2a0 <__swhatbuf_r+0x24>

0800c2c8 <__smakebuf_r>:
 800c2c8:	898b      	ldrh	r3, [r1, #12]
 800c2ca:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c2cc:	079d      	lsls	r5, r3, #30
 800c2ce:	4606      	mov	r6, r0
 800c2d0:	460c      	mov	r4, r1
 800c2d2:	d507      	bpl.n	800c2e4 <__smakebuf_r+0x1c>
 800c2d4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800c2d8:	6023      	str	r3, [r4, #0]
 800c2da:	6123      	str	r3, [r4, #16]
 800c2dc:	2301      	movs	r3, #1
 800c2de:	6163      	str	r3, [r4, #20]
 800c2e0:	b003      	add	sp, #12
 800c2e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c2e4:	ab01      	add	r3, sp, #4
 800c2e6:	466a      	mov	r2, sp
 800c2e8:	f7ff ffc8 	bl	800c27c <__swhatbuf_r>
 800c2ec:	9f00      	ldr	r7, [sp, #0]
 800c2ee:	4605      	mov	r5, r0
 800c2f0:	4639      	mov	r1, r7
 800c2f2:	4630      	mov	r0, r6
 800c2f4:	f7ff f874 	bl	800b3e0 <_malloc_r>
 800c2f8:	b948      	cbnz	r0, 800c30e <__smakebuf_r+0x46>
 800c2fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c2fe:	059a      	lsls	r2, r3, #22
 800c300:	d4ee      	bmi.n	800c2e0 <__smakebuf_r+0x18>
 800c302:	f023 0303 	bic.w	r3, r3, #3
 800c306:	f043 0302 	orr.w	r3, r3, #2
 800c30a:	81a3      	strh	r3, [r4, #12]
 800c30c:	e7e2      	b.n	800c2d4 <__smakebuf_r+0xc>
 800c30e:	89a3      	ldrh	r3, [r4, #12]
 800c310:	6020      	str	r0, [r4, #0]
 800c312:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c316:	81a3      	strh	r3, [r4, #12]
 800c318:	9b01      	ldr	r3, [sp, #4]
 800c31a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800c31e:	b15b      	cbz	r3, 800c338 <__smakebuf_r+0x70>
 800c320:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c324:	4630      	mov	r0, r6
 800c326:	f000 f81d 	bl	800c364 <_isatty_r>
 800c32a:	b128      	cbz	r0, 800c338 <__smakebuf_r+0x70>
 800c32c:	89a3      	ldrh	r3, [r4, #12]
 800c32e:	f023 0303 	bic.w	r3, r3, #3
 800c332:	f043 0301 	orr.w	r3, r3, #1
 800c336:	81a3      	strh	r3, [r4, #12]
 800c338:	89a3      	ldrh	r3, [r4, #12]
 800c33a:	431d      	orrs	r5, r3
 800c33c:	81a5      	strh	r5, [r4, #12]
 800c33e:	e7cf      	b.n	800c2e0 <__smakebuf_r+0x18>

0800c340 <_fstat_r>:
 800c340:	b538      	push	{r3, r4, r5, lr}
 800c342:	4d07      	ldr	r5, [pc, #28]	@ (800c360 <_fstat_r+0x20>)
 800c344:	2300      	movs	r3, #0
 800c346:	4604      	mov	r4, r0
 800c348:	4608      	mov	r0, r1
 800c34a:	4611      	mov	r1, r2
 800c34c:	602b      	str	r3, [r5, #0]
 800c34e:	f7f5 fbbd 	bl	8001acc <_fstat>
 800c352:	1c43      	adds	r3, r0, #1
 800c354:	d102      	bne.n	800c35c <_fstat_r+0x1c>
 800c356:	682b      	ldr	r3, [r5, #0]
 800c358:	b103      	cbz	r3, 800c35c <_fstat_r+0x1c>
 800c35a:	6023      	str	r3, [r4, #0]
 800c35c:	bd38      	pop	{r3, r4, r5, pc}
 800c35e:	bf00      	nop
 800c360:	20004778 	.word	0x20004778

0800c364 <_isatty_r>:
 800c364:	b538      	push	{r3, r4, r5, lr}
 800c366:	4d06      	ldr	r5, [pc, #24]	@ (800c380 <_isatty_r+0x1c>)
 800c368:	2300      	movs	r3, #0
 800c36a:	4604      	mov	r4, r0
 800c36c:	4608      	mov	r0, r1
 800c36e:	602b      	str	r3, [r5, #0]
 800c370:	f7f5 fbbc 	bl	8001aec <_isatty>
 800c374:	1c43      	adds	r3, r0, #1
 800c376:	d102      	bne.n	800c37e <_isatty_r+0x1a>
 800c378:	682b      	ldr	r3, [r5, #0]
 800c37a:	b103      	cbz	r3, 800c37e <_isatty_r+0x1a>
 800c37c:	6023      	str	r3, [r4, #0]
 800c37e:	bd38      	pop	{r3, r4, r5, pc}
 800c380:	20004778 	.word	0x20004778

0800c384 <_init>:
 800c384:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c386:	bf00      	nop
 800c388:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c38a:	bc08      	pop	{r3}
 800c38c:	469e      	mov	lr, r3
 800c38e:	4770      	bx	lr

0800c390 <_fini>:
 800c390:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c392:	bf00      	nop
 800c394:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c396:	bc08      	pop	{r3}
 800c398:	469e      	mov	lr, r3
 800c39a:	4770      	bx	lr
