Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Jul 28 11:59:47 2022
| Host         : DAN-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Nanoprocessor_timing_summary_routed.rpt -pb Nanoprocessor_timing_summary_routed.pb -rpx Nanoprocessor_timing_summary_routed.rpx -warn_on_violation
| Design       : Nanoprocessor
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: Reset (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: Slow_Clock/Clk_out_bar_reg_C/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: Slow_Clock/Clk_out_bar_reg_LDC/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: Slow_Clock/Clk_out_bar_reg_P/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: Slow_Clock/Clk_out_reg_C/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: Slow_Clock/Clk_out_reg_LDC/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: Slow_Clock/Clk_out_reg_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Slow_Clock/clk_status_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 103 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.480        0.000                      0                   72        0.263        0.000                      0                   72        4.500        0.000                       0                    38  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.480        0.000                      0                   68        0.263        0.000                      0                   68        4.500        0.000                       0                    38  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              7.049        0.000                      0                    4        0.888        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.480ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.480ns  (required time - arrival time)
  Source:                 Slow_Clock/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.056ns  (logic 0.828ns (20.416%)  route 3.228ns (79.584%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.617     5.138    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X58Y24         FDRE                                         r  Slow_Clock/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.456     5.594 f  Slow_Clock/count_reg[28]/Q
                         net (fo=2, routed)           0.840     6.434    Slow_Clock/count[28]
    SLICE_X59Y25         LUT4 (Prop_lut4_I1_O)        0.124     6.558 f  Slow_Clock/count[31]_i_9/O
                         net (fo=1, routed)           0.666     7.223    Slow_Clock/count[31]_i_9_n_0
    SLICE_X59Y24         LUT5 (Prop_lut5_I4_O)        0.124     7.347 f  Slow_Clock/count[31]_i_5/O
                         net (fo=6, routed)           0.841     8.189    Slow_Clock/count[31]_i_5_n_0
    SLICE_X59Y22         LUT5 (Prop_lut5_I2_O)        0.124     8.313 r  Slow_Clock/count[31]_i_1/O
                         net (fo=31, routed)          0.881     9.194    Slow_Clock/count[31]_i_1_n_0
    SLICE_X58Y24         FDRE                                         r  Slow_Clock/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.501    14.842    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X58Y24         FDRE                                         r  Slow_Clock/count_reg[25]/C
                         clock pessimism              0.296    15.138    
                         clock uncertainty           -0.035    15.103    
    SLICE_X58Y24         FDRE (Setup_fdre_C_R)       -0.429    14.674    Slow_Clock/count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.674    
                         arrival time                          -9.194    
  -------------------------------------------------------------------
                         slack                                  5.480    

Slack (MET) :             5.480ns  (required time - arrival time)
  Source:                 Slow_Clock/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.056ns  (logic 0.828ns (20.416%)  route 3.228ns (79.584%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.617     5.138    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X58Y24         FDRE                                         r  Slow_Clock/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.456     5.594 f  Slow_Clock/count_reg[28]/Q
                         net (fo=2, routed)           0.840     6.434    Slow_Clock/count[28]
    SLICE_X59Y25         LUT4 (Prop_lut4_I1_O)        0.124     6.558 f  Slow_Clock/count[31]_i_9/O
                         net (fo=1, routed)           0.666     7.223    Slow_Clock/count[31]_i_9_n_0
    SLICE_X59Y24         LUT5 (Prop_lut5_I4_O)        0.124     7.347 f  Slow_Clock/count[31]_i_5/O
                         net (fo=6, routed)           0.841     8.189    Slow_Clock/count[31]_i_5_n_0
    SLICE_X59Y22         LUT5 (Prop_lut5_I2_O)        0.124     8.313 r  Slow_Clock/count[31]_i_1/O
                         net (fo=31, routed)          0.881     9.194    Slow_Clock/count[31]_i_1_n_0
    SLICE_X58Y24         FDRE                                         r  Slow_Clock/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.501    14.842    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X58Y24         FDRE                                         r  Slow_Clock/count_reg[26]/C
                         clock pessimism              0.296    15.138    
                         clock uncertainty           -0.035    15.103    
    SLICE_X58Y24         FDRE (Setup_fdre_C_R)       -0.429    14.674    Slow_Clock/count_reg[26]
  -------------------------------------------------------------------
                         required time                         14.674    
                         arrival time                          -9.194    
  -------------------------------------------------------------------
                         slack                                  5.480    

Slack (MET) :             5.480ns  (required time - arrival time)
  Source:                 Slow_Clock/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.056ns  (logic 0.828ns (20.416%)  route 3.228ns (79.584%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.617     5.138    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X58Y24         FDRE                                         r  Slow_Clock/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.456     5.594 f  Slow_Clock/count_reg[28]/Q
                         net (fo=2, routed)           0.840     6.434    Slow_Clock/count[28]
    SLICE_X59Y25         LUT4 (Prop_lut4_I1_O)        0.124     6.558 f  Slow_Clock/count[31]_i_9/O
                         net (fo=1, routed)           0.666     7.223    Slow_Clock/count[31]_i_9_n_0
    SLICE_X59Y24         LUT5 (Prop_lut5_I4_O)        0.124     7.347 f  Slow_Clock/count[31]_i_5/O
                         net (fo=6, routed)           0.841     8.189    Slow_Clock/count[31]_i_5_n_0
    SLICE_X59Y22         LUT5 (Prop_lut5_I2_O)        0.124     8.313 r  Slow_Clock/count[31]_i_1/O
                         net (fo=31, routed)          0.881     9.194    Slow_Clock/count[31]_i_1_n_0
    SLICE_X58Y24         FDRE                                         r  Slow_Clock/count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.501    14.842    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X58Y24         FDRE                                         r  Slow_Clock/count_reg[27]/C
                         clock pessimism              0.296    15.138    
                         clock uncertainty           -0.035    15.103    
    SLICE_X58Y24         FDRE (Setup_fdre_C_R)       -0.429    14.674    Slow_Clock/count_reg[27]
  -------------------------------------------------------------------
                         required time                         14.674    
                         arrival time                          -9.194    
  -------------------------------------------------------------------
                         slack                                  5.480    

Slack (MET) :             5.480ns  (required time - arrival time)
  Source:                 Slow_Clock/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.056ns  (logic 0.828ns (20.416%)  route 3.228ns (79.584%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.617     5.138    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X58Y24         FDRE                                         r  Slow_Clock/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.456     5.594 f  Slow_Clock/count_reg[28]/Q
                         net (fo=2, routed)           0.840     6.434    Slow_Clock/count[28]
    SLICE_X59Y25         LUT4 (Prop_lut4_I1_O)        0.124     6.558 f  Slow_Clock/count[31]_i_9/O
                         net (fo=1, routed)           0.666     7.223    Slow_Clock/count[31]_i_9_n_0
    SLICE_X59Y24         LUT5 (Prop_lut5_I4_O)        0.124     7.347 f  Slow_Clock/count[31]_i_5/O
                         net (fo=6, routed)           0.841     8.189    Slow_Clock/count[31]_i_5_n_0
    SLICE_X59Y22         LUT5 (Prop_lut5_I2_O)        0.124     8.313 r  Slow_Clock/count[31]_i_1/O
                         net (fo=31, routed)          0.881     9.194    Slow_Clock/count[31]_i_1_n_0
    SLICE_X58Y24         FDRE                                         r  Slow_Clock/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.501    14.842    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X58Y24         FDRE                                         r  Slow_Clock/count_reg[28]/C
                         clock pessimism              0.296    15.138    
                         clock uncertainty           -0.035    15.103    
    SLICE_X58Y24         FDRE (Setup_fdre_C_R)       -0.429    14.674    Slow_Clock/count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.674    
                         arrival time                          -9.194    
  -------------------------------------------------------------------
                         slack                                  5.480    

Slack (MET) :             5.621ns  (required time - arrival time)
  Source:                 Slow_Clock/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.899ns  (logic 0.828ns (21.238%)  route 3.071ns (78.762%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.617     5.138    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X58Y24         FDRE                                         r  Slow_Clock/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.456     5.594 f  Slow_Clock/count_reg[28]/Q
                         net (fo=2, routed)           0.840     6.434    Slow_Clock/count[28]
    SLICE_X59Y25         LUT4 (Prop_lut4_I1_O)        0.124     6.558 f  Slow_Clock/count[31]_i_9/O
                         net (fo=1, routed)           0.666     7.223    Slow_Clock/count[31]_i_9_n_0
    SLICE_X59Y24         LUT5 (Prop_lut5_I4_O)        0.124     7.347 f  Slow_Clock/count[31]_i_5/O
                         net (fo=6, routed)           0.841     8.189    Slow_Clock/count[31]_i_5_n_0
    SLICE_X59Y22         LUT5 (Prop_lut5_I2_O)        0.124     8.313 r  Slow_Clock/count[31]_i_1/O
                         net (fo=31, routed)          0.724     9.037    Slow_Clock/count[31]_i_1_n_0
    SLICE_X58Y19         FDRE                                         r  Slow_Clock/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.507    14.848    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X58Y19         FDRE                                         r  Slow_Clock/count_reg[5]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X58Y19         FDRE (Setup_fdre_C_R)       -0.429    14.658    Slow_Clock/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -9.037    
  -------------------------------------------------------------------
                         slack                                  5.621    

Slack (MET) :             5.621ns  (required time - arrival time)
  Source:                 Slow_Clock/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.899ns  (logic 0.828ns (21.238%)  route 3.071ns (78.762%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.617     5.138    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X58Y24         FDRE                                         r  Slow_Clock/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.456     5.594 f  Slow_Clock/count_reg[28]/Q
                         net (fo=2, routed)           0.840     6.434    Slow_Clock/count[28]
    SLICE_X59Y25         LUT4 (Prop_lut4_I1_O)        0.124     6.558 f  Slow_Clock/count[31]_i_9/O
                         net (fo=1, routed)           0.666     7.223    Slow_Clock/count[31]_i_9_n_0
    SLICE_X59Y24         LUT5 (Prop_lut5_I4_O)        0.124     7.347 f  Slow_Clock/count[31]_i_5/O
                         net (fo=6, routed)           0.841     8.189    Slow_Clock/count[31]_i_5_n_0
    SLICE_X59Y22         LUT5 (Prop_lut5_I2_O)        0.124     8.313 r  Slow_Clock/count[31]_i_1/O
                         net (fo=31, routed)          0.724     9.037    Slow_Clock/count[31]_i_1_n_0
    SLICE_X58Y19         FDRE                                         r  Slow_Clock/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.507    14.848    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X58Y19         FDRE                                         r  Slow_Clock/count_reg[6]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X58Y19         FDRE (Setup_fdre_C_R)       -0.429    14.658    Slow_Clock/count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -9.037    
  -------------------------------------------------------------------
                         slack                                  5.621    

Slack (MET) :             5.621ns  (required time - arrival time)
  Source:                 Slow_Clock/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.899ns  (logic 0.828ns (21.238%)  route 3.071ns (78.762%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.617     5.138    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X58Y24         FDRE                                         r  Slow_Clock/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.456     5.594 f  Slow_Clock/count_reg[28]/Q
                         net (fo=2, routed)           0.840     6.434    Slow_Clock/count[28]
    SLICE_X59Y25         LUT4 (Prop_lut4_I1_O)        0.124     6.558 f  Slow_Clock/count[31]_i_9/O
                         net (fo=1, routed)           0.666     7.223    Slow_Clock/count[31]_i_9_n_0
    SLICE_X59Y24         LUT5 (Prop_lut5_I4_O)        0.124     7.347 f  Slow_Clock/count[31]_i_5/O
                         net (fo=6, routed)           0.841     8.189    Slow_Clock/count[31]_i_5_n_0
    SLICE_X59Y22         LUT5 (Prop_lut5_I2_O)        0.124     8.313 r  Slow_Clock/count[31]_i_1/O
                         net (fo=31, routed)          0.724     9.037    Slow_Clock/count[31]_i_1_n_0
    SLICE_X58Y19         FDRE                                         r  Slow_Clock/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.507    14.848    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X58Y19         FDRE                                         r  Slow_Clock/count_reg[7]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X58Y19         FDRE (Setup_fdre_C_R)       -0.429    14.658    Slow_Clock/count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -9.037    
  -------------------------------------------------------------------
                         slack                                  5.621    

Slack (MET) :             5.621ns  (required time - arrival time)
  Source:                 Slow_Clock/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.899ns  (logic 0.828ns (21.238%)  route 3.071ns (78.762%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.617     5.138    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X58Y24         FDRE                                         r  Slow_Clock/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.456     5.594 f  Slow_Clock/count_reg[28]/Q
                         net (fo=2, routed)           0.840     6.434    Slow_Clock/count[28]
    SLICE_X59Y25         LUT4 (Prop_lut4_I1_O)        0.124     6.558 f  Slow_Clock/count[31]_i_9/O
                         net (fo=1, routed)           0.666     7.223    Slow_Clock/count[31]_i_9_n_0
    SLICE_X59Y24         LUT5 (Prop_lut5_I4_O)        0.124     7.347 f  Slow_Clock/count[31]_i_5/O
                         net (fo=6, routed)           0.841     8.189    Slow_Clock/count[31]_i_5_n_0
    SLICE_X59Y22         LUT5 (Prop_lut5_I2_O)        0.124     8.313 r  Slow_Clock/count[31]_i_1/O
                         net (fo=31, routed)          0.724     9.037    Slow_Clock/count[31]_i_1_n_0
    SLICE_X58Y19         FDRE                                         r  Slow_Clock/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.507    14.848    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X58Y19         FDRE                                         r  Slow_Clock/count_reg[8]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X58Y19         FDRE (Setup_fdre_C_R)       -0.429    14.658    Slow_Clock/count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -9.037    
  -------------------------------------------------------------------
                         slack                                  5.621    

Slack (MET) :             5.639ns  (required time - arrival time)
  Source:                 Slow_Clock/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.860ns  (logic 0.828ns (21.449%)  route 3.032ns (78.551%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.617     5.138    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X58Y24         FDRE                                         r  Slow_Clock/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.456     5.594 f  Slow_Clock/count_reg[28]/Q
                         net (fo=2, routed)           0.840     6.434    Slow_Clock/count[28]
    SLICE_X59Y25         LUT4 (Prop_lut4_I1_O)        0.124     6.558 f  Slow_Clock/count[31]_i_9/O
                         net (fo=1, routed)           0.666     7.223    Slow_Clock/count[31]_i_9_n_0
    SLICE_X59Y24         LUT5 (Prop_lut5_I4_O)        0.124     7.347 f  Slow_Clock/count[31]_i_5/O
                         net (fo=6, routed)           0.841     8.189    Slow_Clock/count[31]_i_5_n_0
    SLICE_X59Y22         LUT5 (Prop_lut5_I2_O)        0.124     8.313 r  Slow_Clock/count[31]_i_1/O
                         net (fo=31, routed)          0.686     8.999    Slow_Clock/count[31]_i_1_n_0
    SLICE_X58Y25         FDRE                                         r  Slow_Clock/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.501    14.842    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X58Y25         FDRE                                         r  Slow_Clock/count_reg[29]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X58Y25         FDRE (Setup_fdre_C_R)       -0.429    14.638    Slow_Clock/count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.638    
                         arrival time                          -8.999    
  -------------------------------------------------------------------
                         slack                                  5.639    

Slack (MET) :             5.639ns  (required time - arrival time)
  Source:                 Slow_Clock/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.860ns  (logic 0.828ns (21.449%)  route 3.032ns (78.551%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.617     5.138    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X58Y24         FDRE                                         r  Slow_Clock/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.456     5.594 f  Slow_Clock/count_reg[28]/Q
                         net (fo=2, routed)           0.840     6.434    Slow_Clock/count[28]
    SLICE_X59Y25         LUT4 (Prop_lut4_I1_O)        0.124     6.558 f  Slow_Clock/count[31]_i_9/O
                         net (fo=1, routed)           0.666     7.223    Slow_Clock/count[31]_i_9_n_0
    SLICE_X59Y24         LUT5 (Prop_lut5_I4_O)        0.124     7.347 f  Slow_Clock/count[31]_i_5/O
                         net (fo=6, routed)           0.841     8.189    Slow_Clock/count[31]_i_5_n_0
    SLICE_X59Y22         LUT5 (Prop_lut5_I2_O)        0.124     8.313 r  Slow_Clock/count[31]_i_1/O
                         net (fo=31, routed)          0.686     8.999    Slow_Clock/count[31]_i_1_n_0
    SLICE_X58Y25         FDRE                                         r  Slow_Clock/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.501    14.842    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X58Y25         FDRE                                         r  Slow_Clock/count_reg[30]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X58Y25         FDRE (Setup_fdre_C_R)       -0.429    14.638    Slow_Clock/count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.638    
                         arrival time                          -8.999    
  -------------------------------------------------------------------
                         slack                                  5.639    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Slow_Clock/Clk_out_reg_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/Clk_out_reg_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.584     1.467    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X59Y22         FDPE                                         r  Slow_Clock/Clk_out_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDPE (Prop_fdpe_C_Q)         0.141     1.608 r  Slow_Clock/Clk_out_reg_P/Q
                         net (fo=2, routed)           0.168     1.776    Slow_Clock/Clk_out_reg_P_n_0
    SLICE_X59Y22         LUT6 (Prop_lut6_I5_O)        0.045     1.821 r  Slow_Clock/Clk_out_P_i_1/O
                         net (fo=1, routed)           0.000     1.821    Slow_Clock/Clk_out_P_i_1_n_0
    SLICE_X59Y22         FDPE                                         r  Slow_Clock/Clk_out_reg_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.851     1.978    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X59Y22         FDPE                                         r  Slow_Clock/Clk_out_reg_P/C
                         clock pessimism             -0.511     1.467    
    SLICE_X59Y22         FDPE (Hold_fdpe_C_D)         0.091     1.558    Slow_Clock/Clk_out_reg_P
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Slow_Clock/Clk_out_bar_reg_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/Clk_out_bar_reg_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.584     1.467    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X59Y21         FDPE                                         r  Slow_Clock/Clk_out_bar_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y21         FDPE (Prop_fdpe_C_Q)         0.141     1.608 r  Slow_Clock/Clk_out_bar_reg_P/Q
                         net (fo=2, routed)           0.168     1.776    Slow_Clock/Clk_out_bar_reg_P_n_0
    SLICE_X59Y21         LUT6 (Prop_lut6_I5_O)        0.045     1.821 r  Slow_Clock/Clk_out_bar_P_i_1/O
                         net (fo=1, routed)           0.000     1.821    Slow_Clock/Clk_out_bar_P_i_1_n_0
    SLICE_X59Y21         FDPE                                         r  Slow_Clock/Clk_out_bar_reg_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.852     1.979    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X59Y21         FDPE                                         r  Slow_Clock/Clk_out_bar_reg_P/C
                         clock pessimism             -0.512     1.467    
    SLICE_X59Y21         FDPE (Hold_fdpe_C_D)         0.091     1.558    Slow_Clock/Clk_out_bar_reg_P
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 Slow_Clock/clk_status_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/clk_status_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.581     1.464    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X59Y24         FDCE                                         r  Slow_Clock/clk_status_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDCE (Prop_fdce_C_Q)         0.141     1.605 r  Slow_Clock/clk_status_reg/Q
                         net (fo=7, routed)           0.180     1.786    Slow_Clock/clk_status_reg_n_0
    SLICE_X59Y24         LUT5 (Prop_lut5_I4_O)        0.045     1.831 r  Slow_Clock/clk_status_i_1/O
                         net (fo=1, routed)           0.000     1.831    Slow_Clock/clk_status_i_1_n_0
    SLICE_X59Y24         FDCE                                         r  Slow_Clock/clk_status_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.848     1.975    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X59Y24         FDCE                                         r  Slow_Clock/clk_status_reg/C
                         clock pessimism             -0.511     1.464    
    SLICE_X59Y24         FDCE (Hold_fdce_C_D)         0.091     1.555    Slow_Clock/clk_status_reg
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 Slow_Clock/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.581     1.464    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X58Y24         FDRE                                         r  Slow_Clock/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  Slow_Clock/count_reg[27]/Q
                         net (fo=2, routed)           0.133     1.738    Slow_Clock/count[27]
    SLICE_X58Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.849 r  Slow_Clock/count0_carry__5/O[2]
                         net (fo=1, routed)           0.000     1.849    Slow_Clock/data0[27]
    SLICE_X58Y24         FDRE                                         r  Slow_Clock/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.848     1.975    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X58Y24         FDRE                                         r  Slow_Clock/count_reg[27]/C
                         clock pessimism             -0.511     1.464    
    SLICE_X58Y24         FDRE (Hold_fdre_C_D)         0.105     1.569    Slow_Clock/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 Slow_Clock/count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.581     1.464    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X58Y25         FDRE                                         r  Slow_Clock/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  Slow_Clock/count_reg[31]/Q
                         net (fo=2, routed)           0.133     1.738    Slow_Clock/count[31]
    SLICE_X58Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.849 r  Slow_Clock/count0_carry__6/O[2]
                         net (fo=1, routed)           0.000     1.849    Slow_Clock/data0[31]
    SLICE_X58Y25         FDRE                                         r  Slow_Clock/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.848     1.975    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X58Y25         FDRE                                         r  Slow_Clock/count_reg[31]/C
                         clock pessimism             -0.511     1.464    
    SLICE_X58Y25         FDRE (Hold_fdre_C_D)         0.105     1.569    Slow_Clock/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 Slow_Clock/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.587     1.470    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X58Y18         FDRE                                         r  Slow_Clock/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y18         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  Slow_Clock/count_reg[3]/Q
                         net (fo=2, routed)           0.133     1.744    Slow_Clock/count[3]
    SLICE_X58Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.855 r  Slow_Clock/count0_carry/O[2]
                         net (fo=1, routed)           0.000     1.855    Slow_Clock/data0[3]
    SLICE_X58Y18         FDRE                                         r  Slow_Clock/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.855     1.982    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X58Y18         FDRE                                         r  Slow_Clock/count_reg[3]/C
                         clock pessimism             -0.512     1.470    
    SLICE_X58Y18         FDRE (Hold_fdre_C_D)         0.105     1.575    Slow_Clock/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 Slow_Clock/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.582     1.465    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X58Y23         FDRE                                         r  Slow_Clock/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y23         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  Slow_Clock/count_reg[23]/Q
                         net (fo=2, routed)           0.133     1.739    Slow_Clock/count[23]
    SLICE_X58Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.850 r  Slow_Clock/count0_carry__4/O[2]
                         net (fo=1, routed)           0.000     1.850    Slow_Clock/data0[23]
    SLICE_X58Y23         FDRE                                         r  Slow_Clock/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.849     1.976    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X58Y23         FDRE                                         r  Slow_Clock/count_reg[23]/C
                         clock pessimism             -0.511     1.465    
    SLICE_X58Y23         FDRE (Hold_fdre_C_D)         0.105     1.570    Slow_Clock/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 Slow_Clock/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.586     1.469    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X58Y19         FDRE                                         r  Slow_Clock/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y19         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  Slow_Clock/count_reg[7]/Q
                         net (fo=2, routed)           0.133     1.743    Slow_Clock/count[7]
    SLICE_X58Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.854 r  Slow_Clock/count0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.854    Slow_Clock/data0[7]
    SLICE_X58Y19         FDRE                                         r  Slow_Clock/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.854     1.981    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X58Y19         FDRE                                         r  Slow_Clock/count_reg[7]/C
                         clock pessimism             -0.512     1.469    
    SLICE_X58Y19         FDRE (Hold_fdre_C_D)         0.105     1.574    Slow_Clock/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 Slow_Clock/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.585     1.468    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X58Y20         FDRE                                         r  Slow_Clock/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  Slow_Clock/count_reg[11]/Q
                         net (fo=2, routed)           0.133     1.742    Slow_Clock/count[11]
    SLICE_X58Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.853 r  Slow_Clock/count0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.853    Slow_Clock/data0[11]
    SLICE_X58Y20         FDRE                                         r  Slow_Clock/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.853     1.980    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X58Y20         FDRE                                         r  Slow_Clock/count_reg[11]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X58Y20         FDRE (Hold_fdre_C_D)         0.105     1.573    Slow_Clock/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 Slow_Clock/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.584     1.467    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X58Y22         FDRE                                         r  Slow_Clock/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y22         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  Slow_Clock/count_reg[19]/Q
                         net (fo=2, routed)           0.134     1.742    Slow_Clock/count[19]
    SLICE_X58Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.853 r  Slow_Clock/count0_carry__3/O[2]
                         net (fo=1, routed)           0.000     1.853    Slow_Clock/data0[19]
    SLICE_X58Y22         FDRE                                         r  Slow_Clock/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.851     1.978    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X58Y22         FDRE                                         r  Slow_Clock/count_reg[19]/C
                         clock pessimism             -0.511     1.467    
    SLICE_X58Y22         FDRE (Hold_fdre_C_D)         0.105     1.572    Slow_Clock/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.281    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y23   Slow_Clock/Clk_out_bar_reg_C/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X59Y21   Slow_Clock/Clk_out_bar_reg_P/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y21   Slow_Clock/Clk_out_reg_C/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X59Y22   Slow_Clock/Clk_out_reg_P/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y24   Slow_Clock/clk_status_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y18   Slow_Clock/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y20   Slow_Clock/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y20   Slow_Clock/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y20   Slow_Clock/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   Slow_Clock/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   Slow_Clock/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   Slow_Clock/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   Slow_Clock/count_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   Slow_Clock/count_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   Slow_Clock/count_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   Slow_Clock/count_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   Slow_Clock/count_reg[9]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y23   Slow_Clock/Clk_out_bar_reg_C/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X59Y21   Slow_Clock/Clk_out_bar_reg_P/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y23   Slow_Clock/Clk_out_bar_reg_C/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X59Y22   Slow_Clock/Clk_out_reg_P/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y24   Slow_Clock/clk_status_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y24   Slow_Clock/clk_status_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y22   Slow_Clock/count_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y22   Slow_Clock/count_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y22   Slow_Clock/count_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y22   Slow_Clock/count_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y23   Slow_Clock/count_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y23   Slow_Clock/count_reg[22]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.049ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.888ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.049ns  (required time - arrival time)
  Source:                 Slow_Clock/clk_status_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/Clk_out_reg_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.291ns  (logic 0.610ns (26.631%)  route 1.681ns (73.369%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.617     5.138    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X59Y24         FDCE                                         r  Slow_Clock/clk_status_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDCE (Prop_fdce_C_Q)         0.456     5.594 r  Slow_Clock/clk_status_reg/Q
                         net (fo=7, routed)           0.862     6.456    Slow_Clock/clk_status_reg_n_0
    SLICE_X59Y22         LUT2 (Prop_lut2_I1_O)        0.154     6.610 f  Slow_Clock/Clk_out_reg_LDC_i_2/O
                         net (fo=4, routed)           0.818     7.429    Slow_Clock/Clk_out_reg_LDC_i_2_n_0
    SLICE_X59Y21         FDCE                                         f  Slow_Clock/Clk_out_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.506    14.847    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X59Y21         FDCE                                         r  Slow_Clock/Clk_out_reg_C/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X59Y21         FDCE (Recov_fdce_C_CLR)     -0.608    14.478    Slow_Clock/Clk_out_reg_C
  -------------------------------------------------------------------
                         required time                         14.478    
                         arrival time                          -7.429    
  -------------------------------------------------------------------
                         slack                                  7.049    

Slack (MET) :             7.062ns  (required time - arrival time)
  Source:                 Slow_Clock/clk_status_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/Clk_out_reg_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.525ns  (logic 0.580ns (22.969%)  route 1.945ns (77.031%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.617     5.138    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X59Y24         FDCE                                         r  Slow_Clock/clk_status_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDCE (Prop_fdce_C_Q)         0.456     5.594 f  Slow_Clock/clk_status_reg/Q
                         net (fo=7, routed)           0.867     6.461    Slow_Clock/clk_status_reg_n_0
    SLICE_X59Y22         LUT2 (Prop_lut2_I1_O)        0.124     6.585 f  Slow_Clock/Clk_out_reg_LDC_i_1/O
                         net (fo=4, routed)           1.078     7.663    Slow_Clock/Clk_out_reg_LDC_i_1_n_0
    SLICE_X59Y22         FDPE                                         f  Slow_Clock/Clk_out_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.504    14.845    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X59Y22         FDPE                                         r  Slow_Clock/Clk_out_reg_P/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X59Y22         FDPE (Recov_fdpe_C_PRE)     -0.359    14.725    Slow_Clock/Clk_out_reg_P
  -------------------------------------------------------------------
                         required time                         14.725    
                         arrival time                          -7.663    
  -------------------------------------------------------------------
                         slack                                  7.062    

Slack (MET) :             7.095ns  (required time - arrival time)
  Source:                 Slow_Clock/clk_status_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/Clk_out_bar_reg_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.291ns  (logic 0.610ns (26.631%)  route 1.681ns (73.369%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.617     5.138    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X59Y24         FDCE                                         r  Slow_Clock/clk_status_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDCE (Prop_fdce_C_Q)         0.456     5.594 r  Slow_Clock/clk_status_reg/Q
                         net (fo=7, routed)           0.862     6.456    Slow_Clock/clk_status_reg_n_0
    SLICE_X59Y22         LUT2 (Prop_lut2_I1_O)        0.154     6.610 f  Slow_Clock/Clk_out_reg_LDC_i_2/O
                         net (fo=4, routed)           0.818     7.429    Slow_Clock/Clk_out_reg_LDC_i_2_n_0
    SLICE_X59Y21         FDPE                                         f  Slow_Clock/Clk_out_bar_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.506    14.847    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X59Y21         FDPE                                         r  Slow_Clock/Clk_out_bar_reg_P/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X59Y21         FDPE (Recov_fdpe_C_PRE)     -0.562    14.524    Slow_Clock/Clk_out_bar_reg_P
  -------------------------------------------------------------------
                         required time                         14.524    
                         arrival time                          -7.429    
  -------------------------------------------------------------------
                         slack                                  7.095    

Slack (MET) :             7.294ns  (required time - arrival time)
  Source:                 Slow_Clock/clk_status_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/Clk_out_bar_reg_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.246ns  (logic 0.580ns (25.828%)  route 1.666ns (74.172%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.617     5.138    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X59Y24         FDCE                                         r  Slow_Clock/clk_status_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDCE (Prop_fdce_C_Q)         0.456     5.594 f  Slow_Clock/clk_status_reg/Q
                         net (fo=7, routed)           0.867     6.461    Slow_Clock/clk_status_reg_n_0
    SLICE_X59Y22         LUT2 (Prop_lut2_I1_O)        0.124     6.585 f  Slow_Clock/Clk_out_reg_LDC_i_1/O
                         net (fo=4, routed)           0.798     7.384    Slow_Clock/Clk_out_reg_LDC_i_1_n_0
    SLICE_X59Y23         FDCE                                         f  Slow_Clock/Clk_out_bar_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.503    14.844    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X59Y23         FDCE                                         r  Slow_Clock/Clk_out_bar_reg_C/C
                         clock pessimism              0.274    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X59Y23         FDCE (Recov_fdce_C_CLR)     -0.405    14.678    Slow_Clock/Clk_out_bar_reg_C
  -------------------------------------------------------------------
                         required time                         14.678    
                         arrival time                          -7.384    
  -------------------------------------------------------------------
                         slack                                  7.294    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.888ns  (arrival time - required time)
  Source:                 Slow_Clock/clk_status_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/Clk_out_bar_reg_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.186ns (22.974%)  route 0.624ns (77.026%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.581     1.464    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X59Y24         FDCE                                         r  Slow_Clock/clk_status_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDCE (Prop_fdce_C_Q)         0.141     1.605 f  Slow_Clock/clk_status_reg/Q
                         net (fo=7, routed)           0.335     1.940    Slow_Clock/clk_status_reg_n_0
    SLICE_X59Y22         LUT2 (Prop_lut2_I1_O)        0.045     1.985 f  Slow_Clock/Clk_out_reg_LDC_i_1/O
                         net (fo=4, routed)           0.288     2.274    Slow_Clock/Clk_out_reg_LDC_i_1_n_0
    SLICE_X59Y23         FDCE                                         f  Slow_Clock/Clk_out_bar_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.849     1.976    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X59Y23         FDCE                                         r  Slow_Clock/Clk_out_bar_reg_C/C
                         clock pessimism             -0.498     1.478    
    SLICE_X59Y23         FDCE (Remov_fdce_C_CLR)     -0.092     1.386    Slow_Clock/Clk_out_bar_reg_C
  -------------------------------------------------------------------
                         required time                         -1.386    
                         arrival time                           2.274    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             1.001ns  (arrival time - required time)
  Source:                 Slow_Clock/clk_status_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/Clk_out_reg_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.922ns  (logic 0.186ns (20.171%)  route 0.736ns (79.829%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.581     1.464    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X59Y24         FDCE                                         r  Slow_Clock/clk_status_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDCE (Prop_fdce_C_Q)         0.141     1.605 f  Slow_Clock/clk_status_reg/Q
                         net (fo=7, routed)           0.335     1.940    Slow_Clock/clk_status_reg_n_0
    SLICE_X59Y22         LUT2 (Prop_lut2_I1_O)        0.045     1.985 f  Slow_Clock/Clk_out_reg_LDC_i_1/O
                         net (fo=4, routed)           0.401     2.386    Slow_Clock/Clk_out_reg_LDC_i_1_n_0
    SLICE_X59Y22         FDPE                                         f  Slow_Clock/Clk_out_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.851     1.978    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X59Y22         FDPE                                         r  Slow_Clock/Clk_out_reg_P/C
                         clock pessimism             -0.498     1.480    
    SLICE_X59Y22         FDPE (Remov_fdpe_C_PRE)     -0.095     1.385    Slow_Clock/Clk_out_reg_P
  -------------------------------------------------------------------
                         required time                         -1.385    
                         arrival time                           2.386    
  -------------------------------------------------------------------
                         slack                                  1.001    

Slack (MET) :             1.078ns  (arrival time - required time)
  Source:                 Slow_Clock/clk_status_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/Clk_out_reg_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.938ns  (logic 0.185ns (19.733%)  route 0.753ns (80.267%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.581     1.464    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X59Y24         FDCE                                         r  Slow_Clock/clk_status_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDCE (Prop_fdce_C_Q)         0.141     1.605 r  Slow_Clock/clk_status_reg/Q
                         net (fo=7, routed)           0.334     1.939    Slow_Clock/clk_status_reg_n_0
    SLICE_X59Y22         LUT2 (Prop_lut2_I1_O)        0.044     1.983 f  Slow_Clock/Clk_out_reg_LDC_i_2/O
                         net (fo=4, routed)           0.418     2.402    Slow_Clock/Clk_out_reg_LDC_i_2_n_0
    SLICE_X59Y21         FDCE                                         f  Slow_Clock/Clk_out_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.852     1.979    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X59Y21         FDCE                                         r  Slow_Clock/Clk_out_reg_C/C
                         clock pessimism             -0.498     1.481    
    SLICE_X59Y21         FDCE (Remov_fdce_C_CLR)     -0.157     1.324    Slow_Clock/Clk_out_reg_C
  -------------------------------------------------------------------
                         required time                         -1.324    
                         arrival time                           2.402    
  -------------------------------------------------------------------
                         slack                                  1.078    

Slack (MET) :             1.081ns  (arrival time - required time)
  Source:                 Slow_Clock/clk_status_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/Clk_out_bar_reg_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.938ns  (logic 0.185ns (19.733%)  route 0.753ns (80.267%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.581     1.464    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X59Y24         FDCE                                         r  Slow_Clock/clk_status_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDCE (Prop_fdce_C_Q)         0.141     1.605 r  Slow_Clock/clk_status_reg/Q
                         net (fo=7, routed)           0.334     1.939    Slow_Clock/clk_status_reg_n_0
    SLICE_X59Y22         LUT2 (Prop_lut2_I1_O)        0.044     1.983 f  Slow_Clock/Clk_out_reg_LDC_i_2/O
                         net (fo=4, routed)           0.418     2.402    Slow_Clock/Clk_out_reg_LDC_i_2_n_0
    SLICE_X59Y21         FDPE                                         f  Slow_Clock/Clk_out_bar_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.852     1.979    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X59Y21         FDPE                                         r  Slow_Clock/Clk_out_bar_reg_P/C
                         clock pessimism             -0.498     1.481    
    SLICE_X59Y21         FDPE (Remov_fdpe_C_PRE)     -0.160     1.321    Slow_Clock/Clk_out_bar_reg_P
  -------------------------------------------------------------------
                         required time                         -1.321    
                         arrival time                           2.402    
  -------------------------------------------------------------------
                         slack                                  1.081    





