# = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = =
# Configuration file for running experiments
# = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = =
# timeout_each_job : FPGA Task script splits fpga flow into multiple jobs
# Each job execute fpga_flow script on combination of architecture & benchmark
# timeout_each_job is timeout for each job
# = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = =

[GENERAL]
run_engine=openfpga_shell
power_tech_file = ${PATH:OPENFPGA_PATH}/openfpga_flow/tech/PTM_45nm/45nm.xml
power_analysis = false
spice_output=false
verilog_output=false
timeout_each_job = 20*60
fpga_flow=yosys_vpr

[OpenFPGA_SHELL]
openfpga_shell_template=${PATH:TASK_DIR}/designs/bitstream_script.openfpga
openfpga_arch_file=${PATH:TASK_DIR}/designs/openfpga_arch.xml
openfpga_sim_setting_file=${PATH:TASK_DIR}/designs/auto_sim_openfpga.xml
openfpga_verilog_output_dir=${PATH:TASK_DIR}/latest/verilog
arch_designs=${PATH:TASK_DIR}/designs

[ARCHITECTURES]
arch0=${PATH:TASK_DIR}/designs/vtr_arch.xml

[BENCHMARKS]
bench0=/home/Ismael/3DFADE/benchmarks/MCNC_benchmarks/s38417/s38417.blif

[SYNTHESIS_PARAM]
bench0_top=s38417
yosys_bram_txt=${PATH:TASK_DIR}/designs/bram.txt
yosys_bram_map=${PATH:TASK_DIR}/designs/bram_map.v
yosys_dsp_map=${PATH:TASK_DIR}/designs/dsp_map.v
yosys_bram_cell_sim=${PATH:TASK_DIR}/designs/bram_cell_sim.v

bench0_yosys=${PATH:TASK_DIR}/designs/yosys.ys

# Yosys script parameters
bench_read_verilog_options_common = -nolatches

[SCRIPT_PARAM]
