{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1493014408332 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1493014408333 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 24 15:13:28 2017 " "Processing started: Mon Apr 24 15:13:28 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1493014408333 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1493014408333 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_115_NIOS_DEVICE_LED -c DE2_115_NIOS_DEVICE_LED " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_115_NIOS_DEVICE_LED -c DE2_115_NIOS_DEVICE_LED" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1493014408352 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Quartus II" 0 -1 1493014409212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/de2_115_sopc.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/de2_115_sopc.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC " "Found entity 1: DE2_115_SOPC" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014409701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014409701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014409712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014409712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014409715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014409715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_avalon_st_adapter " "Found entity 1: DE2_115_SOPC_avalon_st_adapter" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_avalon_st_adapter.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014409717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014409717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_avalon_st_adapter_timing_adapter_0.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_avalon_st_adapter_timing_adapter_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_avalon_st_adapter_timing_adapter_0 " "Found entity 1: DE2_115_SOPC_avalon_st_adapter_timing_adapter_0" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_avalon_st_adapter_timing_adapter_0.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_avalon_st_adapter_timing_adapter_0.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014409720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014409720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_avalon_st_adapter_timing_adapter_0_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_avalon_st_adapter_timing_adapter_0_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_avalon_st_adapter_timing_adapter_0_fifo " "Found entity 1: DE2_115_SOPC_avalon_st_adapter_timing_adapter_0_fifo" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_avalon_st_adapter_timing_adapter_0_fifo.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_avalon_st_adapter_timing_adapter_0_fifo.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014409723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014409723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_irq_clock_crosser.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_irq_clock_crosser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_irq_clock_crosser " "Found entity 1: altera_irq_clock_crosser" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014409735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014409735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_irq_mapper " "Found entity 1: DE2_115_SOPC_irq_mapper" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_irq_mapper.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014409752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014409752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_mm_interconnect_1 " "Found entity 1: DE2_115_SOPC_mm_interconnect_1" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014409798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014409798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014409814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014409814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014409831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014409831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014409845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014409845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2_115_sopc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014409858 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014409858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014409858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_1_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_1_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_mm_interconnect_1_rsp_xbar_mux " "Found entity 1: DE2_115_SOPC_mm_interconnect_1_rsp_xbar_mux" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1_rsp_xbar_mux.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014409873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014409873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_1_rsp_xbar_demux_036.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_1_rsp_xbar_demux_036.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_mm_interconnect_1_rsp_xbar_demux_036 " "Found entity 1: DE2_115_SOPC_mm_interconnect_1_rsp_xbar_demux_036" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1_rsp_xbar_demux_036.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1_rsp_xbar_demux_036.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014409888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014409888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_1_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_1_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_mm_interconnect_1_rsp_xbar_demux " "Found entity 1: DE2_115_SOPC_mm_interconnect_1_rsp_xbar_demux" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1_rsp_xbar_demux.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014409896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014409896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_1_cmd_xbar_mux_036.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_1_cmd_xbar_mux_036.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_mm_interconnect_1_cmd_xbar_mux_036 " "Found entity 1: DE2_115_SOPC_mm_interconnect_1_cmd_xbar_mux_036" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1_cmd_xbar_mux_036.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1_cmd_xbar_mux_036.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014409907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014409907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_1_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_1_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_mm_interconnect_1_cmd_xbar_mux " "Found entity 1: DE2_115_SOPC_mm_interconnect_1_cmd_xbar_mux" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1_cmd_xbar_mux.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014409913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014409913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_1_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_1_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_mm_interconnect_1_cmd_xbar_demux " "Found entity 1: DE2_115_SOPC_mm_interconnect_1_cmd_xbar_demux" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1_cmd_xbar_demux.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014409931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014409931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014409941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014409941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2_115_sopc/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014409959 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_merlin_reorder_memory.sv" 187 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014409959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014409959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014409976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014409976 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE2_115_SOPC_mm_interconnect_1_id_router_036.sv(48) " "Verilog HDL Declaration information at DE2_115_SOPC_mm_interconnect_1_id_router_036.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1_id_router_036.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1_id_router_036.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1493014409994 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE2_115_SOPC_mm_interconnect_1_id_router_036.sv(49) " "Verilog HDL Declaration information at DE2_115_SOPC_mm_interconnect_1_id_router_036.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1_id_router_036.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1_id_router_036.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1493014409994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_1_id_router_036.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_1_id_router_036.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_mm_interconnect_1_id_router_036_default_decode " "Found entity 1: DE2_115_SOPC_mm_interconnect_1_id_router_036_default_decode" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1_id_router_036.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1_id_router_036.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014409995 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE2_115_SOPC_mm_interconnect_1_id_router_036 " "Found entity 2: DE2_115_SOPC_mm_interconnect_1_id_router_036" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1_id_router_036.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1_id_router_036.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014409995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014409995 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE2_115_SOPC_mm_interconnect_1_id_router.sv(48) " "Verilog HDL Declaration information at DE2_115_SOPC_mm_interconnect_1_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1_id_router.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1493014410001 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE2_115_SOPC_mm_interconnect_1_id_router.sv(49) " "Verilog HDL Declaration information at DE2_115_SOPC_mm_interconnect_1_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1_id_router.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1493014410001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_1_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_1_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_mm_interconnect_1_id_router_default_decode " "Found entity 1: DE2_115_SOPC_mm_interconnect_1_id_router_default_decode" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1_id_router.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014410002 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE2_115_SOPC_mm_interconnect_1_id_router " "Found entity 2: DE2_115_SOPC_mm_interconnect_1_id_router" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1_id_router.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014410002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014410002 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE2_115_SOPC_mm_interconnect_1_addr_router.sv(48) " "Verilog HDL Declaration information at DE2_115_SOPC_mm_interconnect_1_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1_addr_router.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1493014410013 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE2_115_SOPC_mm_interconnect_1_addr_router.sv(49) " "Verilog HDL Declaration information at DE2_115_SOPC_mm_interconnect_1_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1_addr_router.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1493014410013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_1_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_1_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_mm_interconnect_1_addr_router_default_decode " "Found entity 1: DE2_115_SOPC_mm_interconnect_1_addr_router_default_decode" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1_addr_router.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014410014 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE2_115_SOPC_mm_interconnect_1_addr_router " "Found entity 2: DE2_115_SOPC_mm_interconnect_1_addr_router" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1_addr_router.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014410014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014410014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014410018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014410018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014410031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014410031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014410044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014410044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014410049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014410049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014410053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014410053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_mm_interconnect_0 " "Found entity 1: DE2_115_SOPC_mm_interconnect_0" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014410084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014410084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014410098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014410098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014410115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014410115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_rsp_xbar_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_rsp_xbar_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_mm_interconnect_0_rsp_xbar_mux_002 " "Found entity 1: DE2_115_SOPC_mm_interconnect_0_rsp_xbar_mux_002" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_rsp_xbar_mux_002.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_rsp_xbar_mux_002.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014410123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014410123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_mm_interconnect_0_rsp_xbar_mux_001 " "Found entity 1: DE2_115_SOPC_mm_interconnect_0_rsp_xbar_mux_001" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_rsp_xbar_mux_001.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014410127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014410127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_mm_interconnect_0_rsp_xbar_mux " "Found entity 1: DE2_115_SOPC_mm_interconnect_0_rsp_xbar_mux" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_rsp_xbar_mux.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014410138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014410138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_rsp_xbar_demux_018.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_rsp_xbar_demux_018.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_mm_interconnect_0_rsp_xbar_demux_018 " "Found entity 1: DE2_115_SOPC_mm_interconnect_0_rsp_xbar_demux_018" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_rsp_xbar_demux_018.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_rsp_xbar_demux_018.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014410153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014410153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_rsp_xbar_demux_011.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_rsp_xbar_demux_011.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_mm_interconnect_0_rsp_xbar_demux_011 " "Found entity 1: DE2_115_SOPC_mm_interconnect_0_rsp_xbar_demux_011" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_rsp_xbar_demux_011.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_rsp_xbar_demux_011.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014410156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014410156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_rsp_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_rsp_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_mm_interconnect_0_rsp_xbar_demux_001 " "Found entity 1: DE2_115_SOPC_mm_interconnect_0_rsp_xbar_demux_001" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_rsp_xbar_demux_001.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_rsp_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014410167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014410167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_mm_interconnect_0_rsp_xbar_demux " "Found entity 1: DE2_115_SOPC_mm_interconnect_0_rsp_xbar_demux" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_rsp_xbar_demux.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014410182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014410182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_cmd_xbar_mux_018.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_cmd_xbar_mux_018.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_mm_interconnect_0_cmd_xbar_mux_018 " "Found entity 1: DE2_115_SOPC_mm_interconnect_0_cmd_xbar_mux_018" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_cmd_xbar_mux_018.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_cmd_xbar_mux_018.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014410195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014410195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_cmd_xbar_mux_011.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_cmd_xbar_mux_011.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_mm_interconnect_0_cmd_xbar_mux_011 " "Found entity 1: DE2_115_SOPC_mm_interconnect_0_cmd_xbar_mux_011" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_cmd_xbar_mux_011.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_cmd_xbar_mux_011.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014410206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014410206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_cmd_xbar_mux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_cmd_xbar_mux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_mm_interconnect_0_cmd_xbar_mux_005 " "Found entity 1: DE2_115_SOPC_mm_interconnect_0_cmd_xbar_mux_005" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_cmd_xbar_mux_005.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_cmd_xbar_mux_005.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014410215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014410215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_cmd_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_cmd_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_mm_interconnect_0_cmd_xbar_mux_001 " "Found entity 1: DE2_115_SOPC_mm_interconnect_0_cmd_xbar_mux_001" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_cmd_xbar_mux_001.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_cmd_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014410230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014410230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_mm_interconnect_0_cmd_xbar_mux " "Found entity 1: DE2_115_SOPC_mm_interconnect_0_cmd_xbar_mux" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_cmd_xbar_mux.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014410240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014410240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_cmd_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_cmd_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_mm_interconnect_0_cmd_xbar_demux_002 " "Found entity 1: DE2_115_SOPC_mm_interconnect_0_cmd_xbar_demux_002" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_cmd_xbar_demux_002.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_cmd_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014410251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014410251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_mm_interconnect_0_cmd_xbar_demux_001 " "Found entity 1: DE2_115_SOPC_mm_interconnect_0_cmd_xbar_demux_001" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_cmd_xbar_demux_001.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014410266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014410266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_mm_interconnect_0_cmd_xbar_demux " "Found entity 1: DE2_115_SOPC_mm_interconnect_0_cmd_xbar_demux" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_cmd_xbar_demux.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014410281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014410281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_merlin_burst_adapter.sv 7 7 " "Found 7 design units, including 7 entities, in source file de2_115_sopc/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014410288 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014410288 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014410288 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014410288 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter " "Found entity 5: altera_merlin_burst_adapter" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014410288 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_merlin_burst_adapter_uncompressed_only " "Found entity 6: altera_merlin_burst_adapter_uncompressed_only" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" 414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014410288 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_merlin_burst_adapter_full " "Found entity 7: altera_merlin_burst_adapter_full" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" 468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014410288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014410288 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE2_115_SOPC_mm_interconnect_0_id_router_018.sv(48) " "Verilog HDL Declaration information at DE2_115_SOPC_mm_interconnect_0_id_router_018.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_id_router_018.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_id_router_018.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1493014410300 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE2_115_SOPC_mm_interconnect_0_id_router_018.sv(49) " "Verilog HDL Declaration information at DE2_115_SOPC_mm_interconnect_0_id_router_018.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_id_router_018.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_id_router_018.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1493014410302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_id_router_018.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_id_router_018.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_mm_interconnect_0_id_router_018_default_decode " "Found entity 1: DE2_115_SOPC_mm_interconnect_0_id_router_018_default_decode" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_id_router_018.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_id_router_018.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014410302 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE2_115_SOPC_mm_interconnect_0_id_router_018 " "Found entity 2: DE2_115_SOPC_mm_interconnect_0_id_router_018" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_id_router_018.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_id_router_018.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014410302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014410302 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE2_115_SOPC_mm_interconnect_0_id_router_011.sv(48) " "Verilog HDL Declaration information at DE2_115_SOPC_mm_interconnect_0_id_router_011.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_id_router_011.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_id_router_011.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1493014410310 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE2_115_SOPC_mm_interconnect_0_id_router_011.sv(49) " "Verilog HDL Declaration information at DE2_115_SOPC_mm_interconnect_0_id_router_011.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_id_router_011.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_id_router_011.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1493014410310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_id_router_011.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_id_router_011.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_mm_interconnect_0_id_router_011_default_decode " "Found entity 1: DE2_115_SOPC_mm_interconnect_0_id_router_011_default_decode" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_id_router_011.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_id_router_011.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014410312 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE2_115_SOPC_mm_interconnect_0_id_router_011 " "Found entity 2: DE2_115_SOPC_mm_interconnect_0_id_router_011" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_id_router_011.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_id_router_011.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014410312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014410312 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE2_115_SOPC_mm_interconnect_0_id_router_005.sv(48) " "Verilog HDL Declaration information at DE2_115_SOPC_mm_interconnect_0_id_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_id_router_005.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_id_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1493014410323 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE2_115_SOPC_mm_interconnect_0_id_router_005.sv(49) " "Verilog HDL Declaration information at DE2_115_SOPC_mm_interconnect_0_id_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_id_router_005.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_id_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1493014410323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_id_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_id_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_mm_interconnect_0_id_router_005_default_decode " "Found entity 1: DE2_115_SOPC_mm_interconnect_0_id_router_005_default_decode" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_id_router_005.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_id_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014410323 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE2_115_SOPC_mm_interconnect_0_id_router_005 " "Found entity 2: DE2_115_SOPC_mm_interconnect_0_id_router_005" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_id_router_005.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_id_router_005.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014410323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014410323 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE2_115_SOPC_mm_interconnect_0_id_router_004.sv(48) " "Verilog HDL Declaration information at DE2_115_SOPC_mm_interconnect_0_id_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_id_router_004.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_id_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1493014410336 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE2_115_SOPC_mm_interconnect_0_id_router_004.sv(49) " "Verilog HDL Declaration information at DE2_115_SOPC_mm_interconnect_0_id_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_id_router_004.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_id_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1493014410336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_id_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_id_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_mm_interconnect_0_id_router_004_default_decode " "Found entity 1: DE2_115_SOPC_mm_interconnect_0_id_router_004_default_decode" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_id_router_004.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_id_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014410337 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE2_115_SOPC_mm_interconnect_0_id_router_004 " "Found entity 2: DE2_115_SOPC_mm_interconnect_0_id_router_004" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_id_router_004.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_id_router_004.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014410337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014410337 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE2_115_SOPC_mm_interconnect_0_id_router_002.sv(48) " "Verilog HDL Declaration information at DE2_115_SOPC_mm_interconnect_0_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_id_router_002.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1493014410341 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE2_115_SOPC_mm_interconnect_0_id_router_002.sv(49) " "Verilog HDL Declaration information at DE2_115_SOPC_mm_interconnect_0_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_id_router_002.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1493014410341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_mm_interconnect_0_id_router_002_default_decode " "Found entity 1: DE2_115_SOPC_mm_interconnect_0_id_router_002_default_decode" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_id_router_002.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014410342 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE2_115_SOPC_mm_interconnect_0_id_router_002 " "Found entity 2: DE2_115_SOPC_mm_interconnect_0_id_router_002" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_id_router_002.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014410342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014410342 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE2_115_SOPC_mm_interconnect_0_id_router_001.sv(48) " "Verilog HDL Declaration information at DE2_115_SOPC_mm_interconnect_0_id_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_id_router_001.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_id_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1493014410355 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE2_115_SOPC_mm_interconnect_0_id_router_001.sv(49) " "Verilog HDL Declaration information at DE2_115_SOPC_mm_interconnect_0_id_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_id_router_001.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_id_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1493014410355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_id_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_id_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_mm_interconnect_0_id_router_001_default_decode " "Found entity 1: DE2_115_SOPC_mm_interconnect_0_id_router_001_default_decode" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_id_router_001.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_id_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014410355 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE2_115_SOPC_mm_interconnect_0_id_router_001 " "Found entity 2: DE2_115_SOPC_mm_interconnect_0_id_router_001" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_id_router_001.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_id_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014410355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014410355 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE2_115_SOPC_mm_interconnect_0_id_router.sv(48) " "Verilog HDL Declaration information at DE2_115_SOPC_mm_interconnect_0_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_id_router.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1493014410367 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE2_115_SOPC_mm_interconnect_0_id_router.sv(49) " "Verilog HDL Declaration information at DE2_115_SOPC_mm_interconnect_0_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_id_router.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1493014410367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_mm_interconnect_0_id_router_default_decode " "Found entity 1: DE2_115_SOPC_mm_interconnect_0_id_router_default_decode" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_id_router.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014410368 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE2_115_SOPC_mm_interconnect_0_id_router " "Found entity 2: DE2_115_SOPC_mm_interconnect_0_id_router" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_id_router.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014410368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014410368 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE2_115_SOPC_mm_interconnect_0_addr_router_006.sv(48) " "Verilog HDL Declaration information at DE2_115_SOPC_mm_interconnect_0_addr_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_addr_router_006.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_addr_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1493014410378 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE2_115_SOPC_mm_interconnect_0_addr_router_006.sv(49) " "Verilog HDL Declaration information at DE2_115_SOPC_mm_interconnect_0_addr_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_addr_router_006.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_addr_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1493014410378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_addr_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_addr_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_mm_interconnect_0_addr_router_006_default_decode " "Found entity 1: DE2_115_SOPC_mm_interconnect_0_addr_router_006_default_decode" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_addr_router_006.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_addr_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014410379 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE2_115_SOPC_mm_interconnect_0_addr_router_006 " "Found entity 2: DE2_115_SOPC_mm_interconnect_0_addr_router_006" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_addr_router_006.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_addr_router_006.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014410379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014410379 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE2_115_SOPC_mm_interconnect_0_addr_router_002.sv(48) " "Verilog HDL Declaration information at DE2_115_SOPC_mm_interconnect_0_addr_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_addr_router_002.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_addr_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1493014410387 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE2_115_SOPC_mm_interconnect_0_addr_router_002.sv(49) " "Verilog HDL Declaration information at DE2_115_SOPC_mm_interconnect_0_addr_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_addr_router_002.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_addr_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1493014410388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_addr_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_addr_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_mm_interconnect_0_addr_router_002_default_decode " "Found entity 1: DE2_115_SOPC_mm_interconnect_0_addr_router_002_default_decode" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_addr_router_002.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_addr_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014410388 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE2_115_SOPC_mm_interconnect_0_addr_router_002 " "Found entity 2: DE2_115_SOPC_mm_interconnect_0_addr_router_002" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_addr_router_002.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_addr_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014410388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014410388 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE2_115_SOPC_mm_interconnect_0_addr_router_001.sv(48) " "Verilog HDL Declaration information at DE2_115_SOPC_mm_interconnect_0_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_addr_router_001.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1493014410402 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE2_115_SOPC_mm_interconnect_0_addr_router_001.sv(49) " "Verilog HDL Declaration information at DE2_115_SOPC_mm_interconnect_0_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_addr_router_001.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1493014410402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_mm_interconnect_0_addr_router_001_default_decode " "Found entity 1: DE2_115_SOPC_mm_interconnect_0_addr_router_001_default_decode" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_addr_router_001.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014410403 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE2_115_SOPC_mm_interconnect_0_addr_router_001 " "Found entity 2: DE2_115_SOPC_mm_interconnect_0_addr_router_001" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_addr_router_001.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014410403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014410403 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE2_115_SOPC_mm_interconnect_0_addr_router.sv(48) " "Verilog HDL Declaration information at DE2_115_SOPC_mm_interconnect_0_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_addr_router.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1493014410410 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE2_115_SOPC_mm_interconnect_0_addr_router.sv(49) " "Verilog HDL Declaration information at DE2_115_SOPC_mm_interconnect_0_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_addr_router.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1493014410410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_mm_interconnect_0_addr_router_default_decode " "Found entity 1: DE2_115_SOPC_mm_interconnect_0_addr_router_default_decode" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_addr_router.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014410411 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE2_115_SOPC_mm_interconnect_0_addr_router " "Found entity 2: DE2_115_SOPC_mm_interconnect_0_addr_router" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_addr_router.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014410411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014410411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_descriptor_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_descriptor_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_descriptor_memory " "Found entity 1: DE2_115_SOPC_descriptor_memory" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_descriptor_memory.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_descriptor_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014410414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014410414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_sgdma_tx.v 13 13 " "Found 13 design units, including 13 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_sgdma_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_status_slave_which_resides_within_DE2_115_SOPC_sgdma_tx " "Found entity 1: control_status_slave_which_resides_within_DE2_115_SOPC_sgdma_tx" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014410422 ""} { "Info" "ISGN_ENTITY_NAME" "2 descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_tx_control_bits_fifo " "Found entity 2: descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_tx_control_bits_fifo" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 435 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014410422 ""} { "Info" "ISGN_ENTITY_NAME" "3 descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_tx " "Found entity 3: descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_tx" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 497 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014410422 ""} { "Info" "ISGN_ENTITY_NAME" "4 descriptor_write_which_resides_within_DE2_115_SOPC_sgdma_tx " "Found entity 4: descriptor_write_which_resides_within_DE2_115_SOPC_sgdma_tx" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 808 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014410422 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE2_115_SOPC_sgdma_tx_chain " "Found entity 5: DE2_115_SOPC_sgdma_tx_chain" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 937 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014410422 ""} { "Info" "ISGN_ENTITY_NAME" "6 DE2_115_SOPC_sgdma_tx_command_grabber " "Found entity 6: DE2_115_SOPC_sgdma_tx_command_grabber" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 1145 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014410422 ""} { "Info" "ISGN_ENTITY_NAME" "7 DE2_115_SOPC_sgdma_tx_m_read " "Found entity 7: DE2_115_SOPC_sgdma_tx_m_read" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 1253 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014410422 ""} { "Info" "ISGN_ENTITY_NAME" "8 DE2_115_SOPC_sgdma_tx_m_readfifo_m_readfifo " "Found entity 8: DE2_115_SOPC_sgdma_tx_m_readfifo_m_readfifo" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 1583 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014410422 ""} { "Info" "ISGN_ENTITY_NAME" "9 DE2_115_SOPC_sgdma_tx_m_readfifo " "Found entity 9: DE2_115_SOPC_sgdma_tx_m_readfifo" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 1649 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014410422 ""} { "Info" "ISGN_ENTITY_NAME" "10 DE2_115_SOPC_sgdma_tx_command_fifo " "Found entity 10: DE2_115_SOPC_sgdma_tx_command_fifo" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 1839 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014410422 ""} { "Info" "ISGN_ENTITY_NAME" "11 DE2_115_SOPC_sgdma_tx_desc_address_fifo " "Found entity 11: DE2_115_SOPC_sgdma_tx_desc_address_fifo" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 1901 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014410422 ""} { "Info" "ISGN_ENTITY_NAME" "12 DE2_115_SOPC_sgdma_tx_status_token_fifo " "Found entity 12: DE2_115_SOPC_sgdma_tx_status_token_fifo" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 1963 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014410422 ""} { "Info" "ISGN_ENTITY_NAME" "13 DE2_115_SOPC_sgdma_tx " "Found entity 13: DE2_115_SOPC_sgdma_tx" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 2025 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014410422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014410422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_sgdma_rx.v 14 14 " "Found 14 design units, including 14 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_sgdma_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_status_slave_which_resides_within_DE2_115_SOPC_sgdma_rx " "Found entity 1: control_status_slave_which_resides_within_DE2_115_SOPC_sgdma_rx" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014410431 ""} { "Info" "ISGN_ENTITY_NAME" "2 descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo " "Found entity 2: descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 448 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014410431 ""} { "Info" "ISGN_ENTITY_NAME" "3 descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx " "Found entity 3: descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 510 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014410431 ""} { "Info" "ISGN_ENTITY_NAME" "4 descriptor_write_which_resides_within_DE2_115_SOPC_sgdma_rx " "Found entity 4: descriptor_write_which_resides_within_DE2_115_SOPC_sgdma_rx" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 821 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014410431 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE2_115_SOPC_sgdma_rx_chain " "Found entity 5: DE2_115_SOPC_sgdma_rx_chain" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 950 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014410431 ""} { "Info" "ISGN_ENTITY_NAME" "6 DE2_115_SOPC_sgdma_rx_command_grabber " "Found entity 6: DE2_115_SOPC_sgdma_rx_command_grabber" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 1159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014410431 ""} { "Info" "ISGN_ENTITY_NAME" "7 sixteen_bit_byteenable_FSM_which_resides_within_DE2_115_SOPC_sgdma_rx " "Found entity 7: sixteen_bit_byteenable_FSM_which_resides_within_DE2_115_SOPC_sgdma_rx" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 1269 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014410431 ""} { "Info" "ISGN_ENTITY_NAME" "8 thirty_two_bit_byteenable_FSM_which_resides_within_DE2_115_SOPC_sgdma_rx " "Found entity 8: thirty_two_bit_byteenable_FSM_which_resides_within_DE2_115_SOPC_sgdma_rx" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 1307 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014410431 ""} { "Info" "ISGN_ENTITY_NAME" "9 byteenable_gen_which_resides_within_DE2_115_SOPC_sgdma_rx " "Found entity 9: byteenable_gen_which_resides_within_DE2_115_SOPC_sgdma_rx" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 1411 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014410431 ""} { "Info" "ISGN_ENTITY_NAME" "10 DE2_115_SOPC_sgdma_rx_m_write " "Found entity 10: DE2_115_SOPC_sgdma_rx_m_write" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 1459 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014410431 ""} { "Info" "ISGN_ENTITY_NAME" "11 DE2_115_SOPC_sgdma_rx_command_fifo " "Found entity 11: DE2_115_SOPC_sgdma_rx_command_fifo" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 1801 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014410431 ""} { "Info" "ISGN_ENTITY_NAME" "12 DE2_115_SOPC_sgdma_rx_desc_address_fifo " "Found entity 12: DE2_115_SOPC_sgdma_rx_desc_address_fifo" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 1863 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014410431 ""} { "Info" "ISGN_ENTITY_NAME" "13 DE2_115_SOPC_sgdma_rx_status_token_fifo " "Found entity 13: DE2_115_SOPC_sgdma_rx_status_token_fifo" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 1925 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014410431 ""} { "Info" "ISGN_ENTITY_NAME" "14 DE2_115_SOPC_sgdma_rx " "Found entity 14: DE2_115_SOPC_sgdma_rx" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 1987 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014410431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014410431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_tse.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_tse.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_tse " "Found entity 1: DE2_115_SOPC_tse" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_tse.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_tse.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014410434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014410434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_eth_tse_mac.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_eth_tse_mac.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_tse_mac " "Found entity 1: altera_eth_tse_mac" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_eth_tse_mac.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014410571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014410571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_tse_clk_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_tse_clk_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_clk_cntl " "Found entity 1: altera_tse_clk_cntl" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_clk_cntl.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_clk_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014410584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014410584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_tse_crc328checker.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_tse_crc328checker.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_crc328checker " "Found entity 1: altera_tse_crc328checker" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_crc328checker.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_crc328checker.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014410598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014410598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_tse_crc328generator.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_tse_crc328generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_crc328generator " "Found entity 1: altera_tse_crc328generator" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_crc328generator.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_crc328generator.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014410609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014410609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_tse_crc32ctl8.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_tse_crc32ctl8.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_crc32ctl8 " "Found entity 1: altera_tse_crc32ctl8" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_crc32ctl8.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_crc32ctl8.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014410620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014410620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_tse_crc32galois8.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_tse_crc32galois8.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_crc32galois8 " "Found entity 1: altera_tse_crc32galois8" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_crc32galois8.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_crc32galois8.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014410639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014410638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_tse_gmii_io.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_tse_gmii_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_gmii_io " "Found entity 1: altera_tse_gmii_io" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_gmii_io.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_gmii_io.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014410655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014410655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_tse_lb_read_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_tse_lb_read_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_lb_read_cntl " "Found entity 1: altera_tse_lb_read_cntl" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_lb_read_cntl.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_lb_read_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014410667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014410667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_tse_lb_wrt_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_tse_lb_wrt_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_lb_wrt_cntl " "Found entity 1: altera_tse_lb_wrt_cntl" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_lb_wrt_cntl.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_lb_wrt_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014410680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014410680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_tse_hashing.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_tse_hashing.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_hashing " "Found entity 1: altera_tse_hashing" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_hashing.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_hashing.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014410693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014410693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_tse_host_control.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_tse_host_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_host_control " "Found entity 1: altera_tse_host_control" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_host_control.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_host_control.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014410718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014410718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_tse_host_control_small.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_tse_host_control_small.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_host_control_small " "Found entity 1: altera_tse_host_control_small" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_host_control_small.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_host_control_small.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014410740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014410740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_tse_mac_control.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_tse_mac_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mac_control " "Found entity 1: altera_tse_mac_control" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_mac_control.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_mac_control.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014410808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014410808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_tse_register_map.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_tse_register_map.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_register_map " "Found entity 1: altera_tse_register_map" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_register_map.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_register_map.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014410943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014410943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_tse_register_map_small.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_tse_register_map_small.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_register_map_small " "Found entity 1: altera_tse_register_map_small" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_register_map_small.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_register_map_small.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014411066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014411066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_tse_rx_counter_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_tse_rx_counter_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_counter_cntl " "Found entity 1: altera_tse_rx_counter_cntl" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_rx_counter_cntl.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_rx_counter_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014411111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014411111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_tse_shared_mac_control.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_tse_shared_mac_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_shared_mac_control " "Found entity 1: altera_tse_shared_mac_control" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_shared_mac_control.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_shared_mac_control.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014411161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014411161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_tse_shared_register_map.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_tse_shared_register_map.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_shared_register_map " "Found entity 1: altera_tse_shared_register_map" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_shared_register_map.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_shared_register_map.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014411297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014411297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_tse_tx_counter_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_tse_tx_counter_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_counter_cntl " "Found entity 1: altera_tse_tx_counter_cntl" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_tx_counter_cntl.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_tx_counter_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014411328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014411328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_tse_lfsr_10.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_tse_lfsr_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_lfsr_10 " "Found entity 1: altera_tse_lfsr_10" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_lfsr_10.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_lfsr_10.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014411341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014411341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_tse_loopback_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_tse_loopback_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_loopback_ff " "Found entity 1: altera_tse_loopback_ff" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_loopback_ff.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_loopback_ff.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014411357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014411357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_tse_altshifttaps.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_tse_altshifttaps.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_altshifttaps " "Found entity 1: altera_tse_altshifttaps" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_altshifttaps.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_altshifttaps.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014411368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014411368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_tse_fifoless_mac_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_tse_fifoless_mac_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_fifoless_mac_rx " "Found entity 1: altera_tse_fifoless_mac_rx" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_fifoless_mac_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_fifoless_mac_rx.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014411537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014411537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_tse_mac_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_tse_mac_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mac_rx " "Found entity 1: altera_tse_mac_rx" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_mac_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_mac_rx.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014411694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014411694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_tse_fifoless_mac_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_tse_fifoless_mac_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_fifoless_mac_tx " "Found entity 1: altera_tse_fifoless_mac_tx" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_fifoless_mac_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_fifoless_mac_tx.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014411842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014411842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_tse_mac_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_tse_mac_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mac_tx " "Found entity 1: altera_tse_mac_tx" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_mac_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_mac_tx.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014411973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014411973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_tse_magic_detection.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_tse_magic_detection.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_magic_detection " "Found entity 1: altera_tse_magic_detection" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_magic_detection.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_magic_detection.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014412005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014412005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_tse_mdio.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_tse_mdio.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mdio " "Found entity 1: altera_tse_mdio" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_mdio.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_mdio.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014412036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014412036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_tse_mdio_clk_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_tse_mdio_clk_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mdio_clk_gen " "Found entity 1: altera_tse_mdio_clk_gen" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_mdio_clk_gen.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_mdio_clk_gen.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014412048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014412048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_tse_mdio_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_tse_mdio_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mdio_cntl " "Found entity 1: altera_tse_mdio_cntl" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_mdio_cntl.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_mdio_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014412068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014412068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_tse_top_mdio.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_tse_top_mdio.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_mdio " "Found entity 1: altera_tse_top_mdio" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_top_mdio.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_top_mdio.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014412085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014412085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_tse_mii_rx_if.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_tse_mii_rx_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mii_rx_if " "Found entity 1: altera_tse_mii_rx_if" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_mii_rx_if.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_mii_rx_if.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014412106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014412106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_tse_mii_tx_if.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_tse_mii_tx_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mii_tx_if " "Found entity 1: altera_tse_mii_tx_if" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_mii_tx_if.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_mii_tx_if.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014412120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014412120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_tse_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_tse_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_pipeline_base " "Found entity 1: altera_tse_pipeline_base" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_pipeline_base.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_pipeline_base.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014412133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014412133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_tse_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_tse_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_pipeline_stage " "Found entity 1: altera_tse_pipeline_stage" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_pipeline_stage.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_pipeline_stage.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014412160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014412160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_tse_dpram_16x32.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_tse_dpram_16x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_dpram_16x32 " "Found entity 1: altera_tse_dpram_16x32" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_dpram_16x32.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_dpram_16x32.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014412182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014412182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_tse_dpram_8x32.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_tse_dpram_8x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_dpram_8x32 " "Found entity 1: altera_tse_dpram_8x32" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_dpram_8x32.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_dpram_8x32.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014412204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014412204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_tse_quad_16x32.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_tse_quad_16x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_quad_16x32 " "Found entity 1: altera_tse_quad_16x32" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_quad_16x32.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_quad_16x32.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014412223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014412223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_tse_quad_8x32.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_tse_quad_8x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_quad_8x32 " "Found entity 1: altera_tse_quad_8x32" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_quad_8x32.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_quad_8x32.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014412241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014412241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_tse_fifoless_retransmit_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_tse_fifoless_retransmit_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_fifoless_retransmit_cntl " "Found entity 1: altera_tse_fifoless_retransmit_cntl" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_fifoless_retransmit_cntl.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_fifoless_retransmit_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014412287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014412287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_tse_retransmit_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_tse_retransmit_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_retransmit_cntl " "Found entity 1: altera_tse_retransmit_cntl" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_retransmit_cntl.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_retransmit_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014412330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014412330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_tse_rgmii_in1.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_tse_rgmii_in1.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rgmii_in1 " "Found entity 1: altera_tse_rgmii_in1" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_rgmii_in1.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_rgmii_in1.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014412333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014412333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_tse_rgmii_in4.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_tse_rgmii_in4.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rgmii_in4 " "Found entity 1: altera_tse_rgmii_in4" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_rgmii_in4.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_rgmii_in4.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014412335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014412335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_tse_nf_rgmii_module.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_tse_nf_rgmii_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_nf_rgmii_module " "Found entity 1: altera_tse_nf_rgmii_module" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_nf_rgmii_module.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_nf_rgmii_module.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014412353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014412353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_tse_rgmii_module.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_tse_rgmii_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rgmii_module " "Found entity 1: altera_tse_rgmii_module" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_rgmii_module.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_rgmii_module.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014412355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014412355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_tse_rgmii_out1.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_tse_rgmii_out1.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rgmii_out1 " "Found entity 1: altera_tse_rgmii_out1" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_rgmii_out1.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_rgmii_out1.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014412358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014412358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_tse_rgmii_out4.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_tse_rgmii_out4.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rgmii_out4 " "Found entity 1: altera_tse_rgmii_out4" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_rgmii_out4.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_rgmii_out4.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014412361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014412361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_tse_rx_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_tse_rx_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_ff " "Found entity 1: altera_tse_rx_ff" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_rx_ff.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_rx_ff.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014412399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014412399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_tse_rx_min_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_tse_rx_min_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_min_ff " "Found entity 1: altera_tse_rx_min_ff" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_rx_min_ff.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014412448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014412448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_tse_rx_ff_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_tse_rx_ff_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_ff_cntrl " "Found entity 1: altera_tse_rx_ff_cntrl" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_rx_ff_cntrl.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_rx_ff_cntrl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014412484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014412484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_tse_rx_ff_cntrl_32.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_tse_rx_ff_cntrl_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_ff_cntrl_32 " "Found entity 1: altera_tse_rx_ff_cntrl_32" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_rx_ff_cntrl_32.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_rx_ff_cntrl_32.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014412522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014412522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_tse_rx_ff_cntrl_32_shift16.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_tse_rx_ff_cntrl_32_shift16.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_ff_cntrl_32_shift16 " "Found entity 1: altera_tse_rx_ff_cntrl_32_shift16" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_rx_ff_cntrl_32_shift16.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_rx_ff_cntrl_32_shift16.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014412570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014412570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_tse_rx_ff_length.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_tse_rx_ff_length.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_ff_length " "Found entity 1: altera_tse_rx_ff_length" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_rx_ff_length.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_rx_ff_length.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014412583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014412583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_tse_rx_stat_extract.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_tse_rx_stat_extract.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_stat_extract " "Found entity 1: altera_tse_rx_stat_extract" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_rx_stat_extract.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_rx_stat_extract.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014412614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014412614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_tse_timing_adapter32.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_tse_timing_adapter32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_timing_adapter32 " "Found entity 1: altera_tse_timing_adapter32" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_timing_adapter32.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_timing_adapter32.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014412629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014412629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_tse_timing_adapter8.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_tse_timing_adapter8.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_timing_adapter8 " "Found entity 1: altera_tse_timing_adapter8" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_timing_adapter8.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_timing_adapter8.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014412644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014412644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_tse_timing_adapter_fifo32.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_tse_timing_adapter_fifo32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_timing_adapter_fifo32 " "Found entity 1: altera_tse_timing_adapter_fifo32" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_timing_adapter_fifo32.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_timing_adapter_fifo32.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014412668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014412668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_tse_timing_adapter_fifo8.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_tse_timing_adapter_fifo8.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_timing_adapter_fifo8 " "Found entity 1: altera_tse_timing_adapter_fifo8" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_timing_adapter_fifo8.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_timing_adapter_fifo8.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014412691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014412691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_tse_top_1geth.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_tse_top_1geth.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_1geth " "Found entity 1: altera_tse_top_1geth" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_top_1geth.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_top_1geth.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014412743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014412743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_tse_top_fifoless_1geth.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_tse_top_fifoless_1geth.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_fifoless_1geth " "Found entity 1: altera_tse_top_fifoless_1geth" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_top_fifoless_1geth.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_top_fifoless_1geth.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014412808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014412808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_tse_top_w_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_tse_top_w_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_w_fifo " "Found entity 1: altera_tse_top_w_fifo" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_top_w_fifo.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014412885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014412885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_w_fifo_10_100_1000 " "Found entity 1: altera_tse_top_w_fifo_10_100_1000" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014412956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014412956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_tse_top_wo_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_tse_top_wo_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_wo_fifo " "Found entity 1: altera_tse_top_wo_fifo" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_top_wo_fifo.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_top_wo_fifo.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014413034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014413034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_tse_top_wo_fifo_10_100_1000.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_tse_top_wo_fifo_10_100_1000.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_wo_fifo_10_100_1000 " "Found entity 1: altera_tse_top_wo_fifo_10_100_1000" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_top_wo_fifo_10_100_1000.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_top_wo_fifo_10_100_1000.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014413114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014413114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_tse_top_gen_host.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_tse_top_gen_host.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_gen_host " "Found entity 1: altera_tse_top_gen_host" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_top_gen_host.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_top_gen_host.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014413211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014413211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_tse_tx_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_tse_tx_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff " "Found entity 1: altera_tse_tx_ff" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_tx_ff.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_tx_ff.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014413277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014413277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_tse_tx_min_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_tse_tx_min_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_min_ff " "Found entity 1: altera_tse_tx_min_ff" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_tx_min_ff.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_tx_min_ff.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014413322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014413322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_tse_tx_ff_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_tse_tx_ff_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff_cntrl " "Found entity 1: altera_tse_tx_ff_cntrl" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_tx_ff_cntrl.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_tx_ff_cntrl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014413344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014413344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_tse_tx_ff_cntrl_32.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_tse_tx_ff_cntrl_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff_cntrl_32 " "Found entity 1: altera_tse_tx_ff_cntrl_32" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_tx_ff_cntrl_32.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_tx_ff_cntrl_32.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014413368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014413368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_tse_tx_ff_cntrl_32_shift16.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_tse_tx_ff_cntrl_32_shift16.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff_cntrl_32_shift16 " "Found entity 1: altera_tse_tx_ff_cntrl_32_shift16" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_tx_ff_cntrl_32_shift16.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_tx_ff_cntrl_32_shift16.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014413399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014413399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_tse_tx_ff_length.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_tse_tx_ff_length.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff_length " "Found entity 1: altera_tse_tx_ff_length" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_tx_ff_length.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_tx_ff_length.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014413411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014413411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_tse_tx_ff_read_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_tse_tx_ff_read_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff_read_cntl " "Found entity 1: altera_tse_tx_ff_read_cntl" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_tx_ff_read_cntl.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_tx_ff_read_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014413432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014413432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_tse_tx_stat_extract.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_tse_tx_stat_extract.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_stat_extract " "Found entity 1: altera_tse_tx_stat_extract" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_tx_stat_extract.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_tx_stat_extract.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014413460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014413460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_tse_false_path_marker.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_tse_false_path_marker.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_false_path_marker " "Found entity 1: altera_tse_false_path_marker" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_false_path_marker.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_false_path_marker.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014413463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014413463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_tse_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_tse_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_reset_synchronizer " "Found entity 1: altera_tse_reset_synchronizer" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_reset_synchronizer.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_reset_synchronizer.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014413465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014413465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_tse_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_tse_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_clock_crosser " "Found entity 1: altera_tse_clock_crosser" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_clock_crosser.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014413479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014413479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_tse_a_fifo_13.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_tse_a_fifo_13.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_13 " "Found entity 1: altera_tse_a_fifo_13" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_a_fifo_13.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_a_fifo_13.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014413498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014413498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_tse_a_fifo_24.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_tse_a_fifo_24.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_24 " "Found entity 1: altera_tse_a_fifo_24" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_a_fifo_24.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_a_fifo_24.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014413519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014413519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_tse_a_fifo_34.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_tse_a_fifo_34.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_34 " "Found entity 1: altera_tse_a_fifo_34" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_a_fifo_34.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014413536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014413536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_tse_a_fifo_opt_1246.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_opt_1246 " "Found entity 1: altera_tse_a_fifo_opt_1246" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014413563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014413563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_tse_a_fifo_opt_14_44.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_tse_a_fifo_opt_14_44.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_opt_14_44 " "Found entity 1: altera_tse_a_fifo_opt_14_44" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_a_fifo_opt_14_44.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_a_fifo_opt_14_44.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014413587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014413587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_tse_a_fifo_opt_36_10.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_tse_a_fifo_opt_36_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_opt_36_10 " "Found entity 1: altera_tse_a_fifo_opt_36_10" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_a_fifo_opt_36_10.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_a_fifo_opt_36_10.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014413615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014413615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_tse_gray_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_tse_gray_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_gray_cnt " "Found entity 1: altera_tse_gray_cnt" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_gray_cnt.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_gray_cnt.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014413630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014413630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_tse_sdpm_altsyncram.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_tse_sdpm_altsyncram.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_sdpm_altsyncram " "Found entity 1: altera_tse_sdpm_altsyncram" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_sdpm_altsyncram.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_sdpm_altsyncram.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014413643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014413643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_altsyncram_dpm_fifo " "Found entity 1: altera_tse_altsyncram_dpm_fifo" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014413655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014413655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_tse_bin_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_tse_bin_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_bin_cnt " "Found entity 1: altera_tse_bin_cnt" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_bin_cnt.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_bin_cnt.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014413667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014413667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_tse_ph_calculator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_tse_ph_calculator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ph_calculator " "Found entity 1: altera_tse_ph_calculator" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_ph_calculator.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_ph_calculator.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014413695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014413695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_tse_sdpm_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_tse_sdpm_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_sdpm_gen " "Found entity 1: altera_tse_sdpm_gen" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_sdpm_gen.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_sdpm_gen.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014413706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014413706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_tse_dc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_tse_dc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_dc_fifo " "Found entity 1: altera_tse_dc_fifo" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_dc_fifo.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_dc_fifo.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014413725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014413725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_cfi_flash.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_cfi_flash.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_cfi_flash " "Found entity 1: DE2_115_SOPC_cfi_flash" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cfi_flash.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cfi_flash.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014413728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014413728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_tristate_controller_aggregator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_tristate_controller_aggregator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tristate_controller_aggregator " "Found entity 1: altera_tristate_controller_aggregator" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tristate_controller_aggregator.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tristate_controller_aggregator.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014413752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014413752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_tristate_controller_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_tristate_controller_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tristate_controller_translator " "Found entity 1: altera_tristate_controller_translator" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tristate_controller_translator.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tristate_controller_translator.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014413770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014413770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_tristate_conduit_pin_sharer_flash.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_tristate_conduit_pin_sharer_flash.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_tristate_conduit_pin_sharer_flash " "Found entity 1: DE2_115_SOPC_tristate_conduit_pin_sharer_flash" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_tristate_conduit_pin_sharer_flash.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_tristate_conduit_pin_sharer_flash.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014413772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014413772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_merlin_std_arbitrator_core.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2_115_sopc/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_std_arbitrator_core " "Found entity 1: altera_merlin_std_arbitrator_core" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014413792 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_std_arb_adder " "Found entity 2: altera_merlin_std_arb_adder" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" 211 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014413792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014413792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_tristate_conduit_pin_sharer_flash_arbiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_tristate_conduit_pin_sharer_flash_arbiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_tristate_conduit_pin_sharer_flash_arbiter " "Found entity 1: DE2_115_SOPC_tristate_conduit_pin_sharer_flash_arbiter" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_tristate_conduit_pin_sharer_flash_arbiter.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_tristate_conduit_pin_sharer_flash_arbiter.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014413804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014413804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_tristate_conduit_pin_sharer_flash_pin_sharer.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_tristate_conduit_pin_sharer_flash_pin_sharer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_tristate_conduit_pin_sharer_flash_pin_sharer " "Found entity 1: DE2_115_SOPC_tristate_conduit_pin_sharer_flash_pin_sharer" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_tristate_conduit_pin_sharer_flash_pin_sharer.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_tristate_conduit_pin_sharer_flash_pin_sharer.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014413815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014413815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_tristate_conduit_bridge_flash.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_tristate_conduit_bridge_flash.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_tristate_conduit_bridge_flash " "Found entity 1: DE2_115_SOPC_tristate_conduit_bridge_flash" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_tristate_conduit_bridge_flash.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_tristate_conduit_bridge_flash.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014413826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014413826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_sysid " "Found entity 1: DE2_115_SOPC_sysid" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sysid.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sysid.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014413829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014413829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_cpu_ic_data_module " "Found entity 1: DE2_115_SOPC_cpu_ic_data_module" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014414828 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE2_115_SOPC_cpu_ic_tag_module " "Found entity 2: DE2_115_SOPC_cpu_ic_tag_module" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014414828 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE2_115_SOPC_cpu_bht_module " "Found entity 3: DE2_115_SOPC_cpu_bht_module" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014414828 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE2_115_SOPC_cpu_register_bank_a_module " "Found entity 4: DE2_115_SOPC_cpu_register_bank_a_module" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014414828 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE2_115_SOPC_cpu_register_bank_b_module " "Found entity 5: DE2_115_SOPC_cpu_register_bank_b_module" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 289 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014414828 ""} { "Info" "ISGN_ENTITY_NAME" "6 DE2_115_SOPC_cpu_nios2_oci_debug " "Found entity 6: DE2_115_SOPC_cpu_nios2_oci_debug" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 354 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014414828 ""} { "Info" "ISGN_ENTITY_NAME" "7 DE2_115_SOPC_cpu_ociram_sp_ram_module " "Found entity 7: DE2_115_SOPC_cpu_ociram_sp_ram_module" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 499 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014414828 ""} { "Info" "ISGN_ENTITY_NAME" "8 DE2_115_SOPC_cpu_nios2_ocimem " "Found entity 8: DE2_115_SOPC_cpu_nios2_ocimem" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014414828 ""} { "Info" "ISGN_ENTITY_NAME" "9 DE2_115_SOPC_cpu_nios2_avalon_reg " "Found entity 9: DE2_115_SOPC_cpu_nios2_avalon_reg" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 743 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014414828 ""} { "Info" "ISGN_ENTITY_NAME" "10 DE2_115_SOPC_cpu_nios2_oci_break " "Found entity 10: DE2_115_SOPC_cpu_nios2_oci_break" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 835 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014414828 ""} { "Info" "ISGN_ENTITY_NAME" "11 DE2_115_SOPC_cpu_nios2_oci_xbrk " "Found entity 11: DE2_115_SOPC_cpu_nios2_oci_xbrk" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 1253 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014414828 ""} { "Info" "ISGN_ENTITY_NAME" "12 DE2_115_SOPC_cpu_nios2_oci_match_single " "Found entity 12: DE2_115_SOPC_cpu_nios2_oci_match_single" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 1537 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014414828 ""} { "Info" "ISGN_ENTITY_NAME" "13 DE2_115_SOPC_cpu_nios2_oci_match_paired " "Found entity 13: DE2_115_SOPC_cpu_nios2_oci_match_paired" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 1573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014414828 ""} { "Info" "ISGN_ENTITY_NAME" "14 DE2_115_SOPC_cpu_nios2_oci_dbrk " "Found entity 14: DE2_115_SOPC_cpu_nios2_oci_dbrk" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 1611 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014414828 ""} { "Info" "ISGN_ENTITY_NAME" "15 DE2_115_SOPC_cpu_nios2_oci_itrace " "Found entity 15: DE2_115_SOPC_cpu_nios2_oci_itrace" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 1858 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014414828 ""} { "Info" "ISGN_ENTITY_NAME" "16 DE2_115_SOPC_cpu_nios2_oci_td_mode " "Found entity 16: DE2_115_SOPC_cpu_nios2_oci_td_mode" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 2247 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014414828 ""} { "Info" "ISGN_ENTITY_NAME" "17 DE2_115_SOPC_cpu_nios2_oci_dtrace " "Found entity 17: DE2_115_SOPC_cpu_nios2_oci_dtrace" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 2314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014414828 ""} { "Info" "ISGN_ENTITY_NAME" "18 DE2_115_SOPC_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 18: DE2_115_SOPC_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 2408 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014414828 ""} { "Info" "ISGN_ENTITY_NAME" "19 DE2_115_SOPC_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 19: DE2_115_SOPC_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 2479 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014414828 ""} { "Info" "ISGN_ENTITY_NAME" "20 DE2_115_SOPC_cpu_nios2_oci_fifo_cnt_inc " "Found entity 20: DE2_115_SOPC_cpu_nios2_oci_fifo_cnt_inc" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 2521 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014414828 ""} { "Info" "ISGN_ENTITY_NAME" "21 DE2_115_SOPC_cpu_nios2_oci_fifo " "Found entity 21: DE2_115_SOPC_cpu_nios2_oci_fifo" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 2567 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014414828 ""} { "Info" "ISGN_ENTITY_NAME" "22 DE2_115_SOPC_cpu_nios2_oci_pib " "Found entity 22: DE2_115_SOPC_cpu_nios2_oci_pib" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3068 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014414828 ""} { "Info" "ISGN_ENTITY_NAME" "23 DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component_module " "Found entity 23: DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component_module" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3136 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014414828 ""} { "Info" "ISGN_ENTITY_NAME" "24 DE2_115_SOPC_cpu_nios2_oci_im " "Found entity 24: DE2_115_SOPC_cpu_nios2_oci_im" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3223 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014414828 ""} { "Info" "ISGN_ENTITY_NAME" "25 DE2_115_SOPC_cpu_nios2_performance_monitors " "Found entity 25: DE2_115_SOPC_cpu_nios2_performance_monitors" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3357 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014414828 ""} { "Info" "ISGN_ENTITY_NAME" "26 DE2_115_SOPC_cpu_nios2_oci " "Found entity 26: DE2_115_SOPC_cpu_nios2_oci" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3373 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014414828 ""} { "Info" "ISGN_ENTITY_NAME" "27 DE2_115_SOPC_cpu " "Found entity 27: DE2_115_SOPC_cpu" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3979 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014414828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014414828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_cpu_jtag_debug_module_sysclk " "Found entity 1: DE2_115_SOPC_cpu_jtag_debug_module_sysclk" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_jtag_debug_module_sysclk.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014414833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014414833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_cpu_jtag_debug_module_tck " "Found entity 1: DE2_115_SOPC_cpu_jtag_debug_module_tck" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_jtag_debug_module_tck.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014414836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014414836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_cpu_jtag_debug_module_wrapper " "Found entity 1: DE2_115_SOPC_cpu_jtag_debug_module_wrapper" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014414838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014414838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_cpu_mult_cell " "Found entity 1: DE2_115_SOPC_cpu_mult_cell" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_mult_cell.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014414841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014414841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_cpu_oci_test_bench " "Found entity 1: DE2_115_SOPC_cpu_oci_test_bench" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_oci_test_bench.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014414844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014414844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_cpu_test_bench " "Found entity 1: DE2_115_SOPC_cpu_test_bench" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_test_bench.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014414848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014414848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_clock_crossing_bridge " "Found entity 1: altera_avalon_mm_clock_crossing_bridge" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014414851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014414851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_avalon_dc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_avalon_dc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_dc_fifo " "Found entity 1: altera_avalon_dc_fifo" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_avalon_dc_fifo.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014414854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014414854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_dcfifo_synchronizer_bundle " "Found entity 1: altera_dcfifo_synchronizer_bundle" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014414857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014414857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_uart_0_tx " "Found entity 1: DE2_115_SOPC_uart_0_tx" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_uart_0.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014414862 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE2_115_SOPC_uart_0_rx_stimulus_source " "Found entity 2: DE2_115_SOPC_uart_0_rx_stimulus_source" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_uart_0.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_uart_0.v" 193 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014414862 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE2_115_SOPC_uart_0_rx " "Found entity 3: DE2_115_SOPC_uart_0_rx" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_uart_0.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_uart_0.v" 286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014414862 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE2_115_SOPC_uart_0_regs " "Found entity 4: DE2_115_SOPC_uart_0_regs" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_uart_0.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_uart_0.v" 544 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014414862 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE2_115_SOPC_uart_0 " "Found entity 5: DE2_115_SOPC_uart_0" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_uart_0.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_uart_0.v" 800 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014414862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014414862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/can_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/can_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 can_top " "Found entity 1: can_top" {  } { { "DE2_115_SOPC/synthesis/submodules/can_top.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_top.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014414867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014414867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/can_acf.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/can_acf.v" { { "Info" "ISGN_ENTITY_NAME" "1 can_acf " "Found entity 1: can_acf" {  } { { "DE2_115_SOPC/synthesis/submodules/can_acf.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_acf.v" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014414871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014414871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/can_bsp.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/can_bsp.v" { { "Info" "ISGN_ENTITY_NAME" "1 can_bsp " "Found entity 1: can_bsp" {  } { { "DE2_115_SOPC/synthesis/submodules/can_bsp.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_bsp.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014414877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014414877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/can_btl.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/can_btl.v" { { "Info" "ISGN_ENTITY_NAME" "1 can_btl " "Found entity 1: can_btl" {  } { { "DE2_115_SOPC/synthesis/submodules/can_btl.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_btl.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014414881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014414881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/can_crc.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/can_crc.v" { { "Info" "ISGN_ENTITY_NAME" "1 can_crc " "Found entity 1: can_crc" {  } { { "DE2_115_SOPC/synthesis/submodules/can_crc.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_crc.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014414883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014414883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/can_defines.v 0 0 " "Found 0 design units, including 0 entities, in source file de2_115_sopc/synthesis/submodules/can_defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014414886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/can_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/can_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 can_fifo " "Found entity 1: can_fifo" {  } { { "DE2_115_SOPC/synthesis/submodules/can_fifo.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_fifo.v" 149 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014414890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014414890 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "do can_ibo.v(76) " "Verilog HDL Declaration warning at can_ibo.v(76): \"do\" is SystemVerilog-2005 keyword" {  } { { "DE2_115_SOPC/synthesis/submodules/can_ibo.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_ibo.v" 76 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1493014414892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/can_ibo.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/can_ibo.v" { { "Info" "ISGN_ENTITY_NAME" "1 can_ibo " "Found entity 1: can_ibo" {  } { { "DE2_115_SOPC/synthesis/submodules/can_ibo.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_ibo.v" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014414892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014414892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/can_register.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/can_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 can_register " "Found entity 1: can_register" {  } { { "DE2_115_SOPC/synthesis/submodules/can_register.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_register.v" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014414895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014414895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/can_register_asyn.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/can_register_asyn.v" { { "Info" "ISGN_ENTITY_NAME" "1 can_register_asyn " "Found entity 1: can_register_asyn" {  } { { "DE2_115_SOPC/synthesis/submodules/can_register_asyn.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_register_asyn.v" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014414898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014414898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/can_register_asyn_syn.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/can_register_asyn_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 can_register_asyn_syn " "Found entity 1: can_register_asyn_syn" {  } { { "DE2_115_SOPC/synthesis/submodules/can_register_asyn_syn.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_register_asyn_syn.v" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014414900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014414900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/can_register_syn.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/can_register_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 can_register_syn " "Found entity 1: can_register_syn" {  } { { "DE2_115_SOPC/synthesis/submodules/can_register_syn.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_register_syn.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014414903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014414903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/can_registers.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/can_registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 can_registers " "Found entity 1: can_registers" {  } { { "DE2_115_SOPC/synthesis/submodules/can_registers.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_registers.v" 173 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014414909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014414909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/can_rxmboxacf.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/can_rxmboxacf.v" { { "Info" "ISGN_ENTITY_NAME" "1 can_rxmboxacf " "Found entity 1: can_rxmboxacf" {  } { { "DE2_115_SOPC/synthesis/submodules/can_rxmboxacf.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_rxmboxacf.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014414914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014414914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_vic_0.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_vic_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_vic_0 " "Found entity 1: DE2_115_SOPC_vic_0" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_vic_0.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_vic_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014414917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014414917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_vic_vector.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_vic_vector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_vic_vector " "Found entity 1: altera_vic_vector" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_vic_vector.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_vic_vector.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014414941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014414941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_vic_priority.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_vic_priority.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_vic_priority " "Found entity 1: altera_vic_priority" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_vic_priority.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_vic_priority.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014414953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014414953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_vic_compare2.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_vic_compare2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_vic_compare2 " "Found entity 1: altera_vic_compare2" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_vic_compare2.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_vic_compare2.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014414969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014414969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_vic_compare4.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_vic_compare4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_vic_compare4 " "Found entity 1: altera_vic_compare4" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_vic_compare4.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_vic_compare4.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014414982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014414982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_vic_csr.sv 6 6 " "Found 6 design units, including 6 entities, in source file de2_115_sopc/synthesis/submodules/altera_vic_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_vic_csr " "Found entity 1: altera_vic_csr" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_vic_csr.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_vic_csr.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014414996 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_vic_output_reg " "Found entity 2: altera_vic_output_reg" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_vic_csr.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_vic_csr.sv" 666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014414996 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_vic_config_reg " "Found entity 3: altera_vic_config_reg" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_vic_csr.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_vic_csr.sv" 688 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014414996 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_vic_reg " "Found entity 4: altera_vic_reg" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_vic_csr.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_vic_csr.sv" 736 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014414996 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_vic_reg_ro " "Found entity 5: altera_vic_reg_ro" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_vic_csr.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_vic_csr.sv" 757 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014414996 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_vic_reg_set_clear " "Found entity 6: altera_vic_reg_set_clear" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_vic_csr.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_vic_csr.sv" 777 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014414996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014414996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/sysver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/sysver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sysver-rtl " "Found design unit 1: sysver-rtl" {  } { { "DE2_115_SOPC/synthesis/submodules/sysver.vhd" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/sysver.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014415623 ""} { "Info" "ISGN_ENTITY_NAME" "1 sysver " "Found entity 1: sysver" {  } { { "DE2_115_SOPC/synthesis/submodules/sysver.vhd" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/sysver.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014415623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014415623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/isp1362_if.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/isp1362_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 ISP1362_IF " "Found entity 1: ISP1362_IF" {  } { { "DE2_115_SOPC/synthesis/submodules/ISP1362_IF.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/ISP1362_IF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014415626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014415626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_pll_dffpipe_l2c " "Found entity 1: DE2_115_SOPC_pll_dffpipe_l2c" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_pll.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014415630 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE2_115_SOPC_pll_stdsync_sv6 " "Found entity 2: DE2_115_SOPC_pll_stdsync_sv6" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_pll.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014415630 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE2_115_SOPC_pll_altpll_ptn2 " "Found entity 3: DE2_115_SOPC_pll_altpll_ptn2" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_pll.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014415630 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE2_115_SOPC_pll " "Found entity 4: DE2_115_SOPC_pll" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_pll.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_pll.v" 225 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014415630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014415630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_sd_dat.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_sd_dat.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_sd_dat " "Found entity 1: DE2_115_SOPC_sd_dat" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sd_dat.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sd_dat.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014415633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014415633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_jtag_uart_sim_scfifo_w " "Found entity 1: DE2_115_SOPC_jtag_uart_sim_scfifo_w" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014415638 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE2_115_SOPC_jtag_uart_scfifo_w " "Found entity 2: DE2_115_SOPC_jtag_uart_scfifo_w" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014415638 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE2_115_SOPC_jtag_uart_sim_scfifo_r " "Found entity 3: DE2_115_SOPC_jtag_uart_sim_scfifo_r" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014415638 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE2_115_SOPC_jtag_uart_scfifo_r " "Found entity 4: DE2_115_SOPC_jtag_uart_scfifo_r" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014415638 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE2_115_SOPC_jtag_uart " "Found entity 5: DE2_115_SOPC_jtag_uart" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014415638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014415638 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "AUDIO_IF.v(166) " "Verilog HDL information at AUDIO_IF.v(166): always construct contains both blocking and non-blocking assignments" {  } { { "DE2_115_SOPC/synthesis/submodules/AUDIO_IF.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/AUDIO_IF.v" 166 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1493014415668 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "AUDIO_IF.v(182) " "Verilog HDL information at AUDIO_IF.v(182): always construct contains both blocking and non-blocking assignments" {  } { { "DE2_115_SOPC/synthesis/submodules/AUDIO_IF.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/AUDIO_IF.v" 182 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1493014415668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/audio_if.v 4 4 " "Found 4 design units, including 4 entities, in source file de2_115_sopc/synthesis/submodules/audio_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUDIO_ADC " "Found entity 1: AUDIO_ADC" {  } { { "./AUDIO_ADC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/ip/terasic_audio/AUDIO_ADC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014415671 ""} { "Info" "ISGN_ENTITY_NAME" "2 AUDIO_DAC " "Found entity 2: AUDIO_DAC" {  } { { "./AUDIO_DAC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/ip/terasic_audio/AUDIO_DAC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014415671 ""} { "Info" "ISGN_ENTITY_NAME" "3 audio_fifo " "Found entity 3: audio_fifo" {  } { { "./audio_fifo.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/ip/terasic_audio/audio_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014415671 ""} { "Info" "ISGN_ENTITY_NAME" "4 AUDIO_IF " "Found entity 4: AUDIO_IF" {  } { { "DE2_115_SOPC/synthesis/submodules/AUDIO_IF.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/AUDIO_IF.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014415671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014415671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/seg7_if.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/seg7_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_IF " "Found entity 1: SEG7_IF" {  } { { "DE2_115_SOPC/synthesis/submodules/SEG7_IF.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/SEG7_IF.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014415674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014415674 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "TERASIC_SRAM.v(46) " "Verilog HDL warning at TERASIC_SRAM.v(46): extended using \"x\" or \"z\"" {  } { { "DE2_115_SOPC/synthesis/submodules/TERASIC_SRAM.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/TERASIC_SRAM.v" 46 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1493014415676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/terasic_sram.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/terasic_sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 TERASIC_SRAM " "Found entity 1: TERASIC_SRAM" {  } { { "DE2_115_SOPC/synthesis/submodules/TERASIC_SRAM.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/TERASIC_SRAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014415677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014415677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_ir.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_ir.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_ir " "Found entity 1: DE2_115_SOPC_ir" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_ir.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_ir.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014415680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014415680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_lcd " "Found entity 1: DE2_115_SOPC_lcd" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_lcd.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_lcd.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014415683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014415683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_i2c_sda.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_i2c_sda.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_i2c_sda " "Found entity 1: DE2_115_SOPC_i2c_sda" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_i2c_sda.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_i2c_sda.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014415685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014415685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_i2c_scl.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_i2c_scl.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_i2c_scl " "Found entity 1: DE2_115_SOPC_i2c_scl" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_i2c_scl.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_i2c_scl.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014415688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014415688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_rs232.v 5 5 " "Found 5 design units, including 5 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_rs232.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_rs232_tx " "Found entity 1: DE2_115_SOPC_rs232_tx" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_rs232.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_rs232.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014415693 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE2_115_SOPC_rs232_rx_stimulus_source " "Found entity 2: DE2_115_SOPC_rs232_rx_stimulus_source" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_rs232.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_rs232.v" 193 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014415693 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE2_115_SOPC_rs232_rx " "Found entity 3: DE2_115_SOPC_rs232_rx" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_rs232.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_rs232.v" 286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014415693 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE2_115_SOPC_rs232_regs " "Found entity 4: DE2_115_SOPC_rs232_regs" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_rs232.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_rs232.v" 544 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014415693 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE2_115_SOPC_rs232 " "Found entity 5: DE2_115_SOPC_rs232" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_rs232.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_rs232.v" 832 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014415693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014415693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_ledr.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_ledr.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_ledr " "Found entity 1: DE2_115_SOPC_ledr" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_ledr.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_ledr.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014415696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014415696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_ledg.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_ledg.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_ledg " "Found entity 1: DE2_115_SOPC_ledg" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_ledg.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_ledg.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014415699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014415699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_sw.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_sw " "Found entity 1: DE2_115_SOPC_sw" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sw.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sw.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014415702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014415702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_sma_out.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_sma_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_sma_out " "Found entity 1: DE2_115_SOPC_sma_out" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sma_out.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sma_out.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014415704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014415704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_sma_in.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_sma_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_sma_in " "Found entity 1: DE2_115_SOPC_sma_in" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sma_in.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sma_in.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014415708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014415708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_key.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_key " "Found entity 1: DE2_115_SOPC_key" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_key.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014415710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014415710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_sdram_input_efifo_module " "Found entity 1: DE2_115_SOPC_sdram_input_efifo_module" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sdram.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014415714 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE2_115_SOPC_sdram " "Found entity 2: DE2_115_SOPC_sdram" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sdram.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sdram.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014415714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014415714 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DE2_115_SOPC_sdram_test_component.v(236) " "Verilog HDL warning at DE2_115_SOPC_sdram_test_component.v(236): extended using \"x\" or \"z\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sdram_test_component.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sdram_test_component.v" 236 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1493014415717 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DE2_115_SOPC_sdram_test_component.v(237) " "Verilog HDL warning at DE2_115_SOPC_sdram_test_component.v(237): extended using \"x\" or \"z\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sdram_test_component.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sdram_test_component.v" 237 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1493014415717 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DE2_115_SOPC_sdram_test_component.v(238) " "Verilog HDL warning at DE2_115_SOPC_sdram_test_component.v(238): extended using \"x\" or \"z\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sdram_test_component.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sdram_test_component.v" 238 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1493014415717 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DE2_115_SOPC_sdram_test_component.v(239) " "Verilog HDL warning at DE2_115_SOPC_sdram_test_component.v(239): extended using \"x\" or \"z\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sdram_test_component.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sdram_test_component.v" 239 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1493014415717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_sdram_test_component.v 2 2 " "Found 2 design units, including 2 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_sdram_test_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_sdram_test_component_ram_module " "Found entity 1: DE2_115_SOPC_sdram_test_component_ram_module" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sdram_test_component.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sdram_test_component.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014415718 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE2_115_SOPC_sdram_test_component " "Found entity 2: DE2_115_SOPC_sdram_test_component" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sdram_test_component.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sdram_test_component.v" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014415718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014415718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_onchip_memory2.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_onchip_memory2.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_onchip_memory2 " "Found entity 1: DE2_115_SOPC_onchip_memory2" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_onchip_memory2.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_onchip_memory2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014415721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014415721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_sys_clk_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_sys_clk_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_sys_clk_timer " "Found entity 1: DE2_115_SOPC_sys_clk_timer" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sys_clk_timer.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sys_clk_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014415724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014415724 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DE2_115_NIOS_DEVICE_LED.v(666) " "Verilog HDL warning at DE2_115_NIOS_DEVICE_LED.v(666): extended using \"x\" or \"z\"" {  } { { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 666 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1493014415749 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DE2_115_NIOS_DEVICE_LED.v(667) " "Verilog HDL warning at DE2_115_NIOS_DEVICE_LED.v(667): extended using \"x\" or \"z\"" {  } { { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 667 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1493014415749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_nios_device_led.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_nios_device_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_NIOS_DEVICE_LED " "Found entity 1: DE2_115_NIOS_DEVICE_LED" {  } { { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014415750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014415750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tse_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file tse_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 tse_pll " "Found entity 1: tse_pll" {  } { { "tse_pll.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/tse_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014415753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014415753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tse_ddio_out.v 1 1 " "Found 1 design units, including 1 entities, in source file tse_ddio_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 tse_ddio_out " "Found entity 1: tse_ddio_out" {  } { { "tse_ddio_out.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/tse_ddio_out.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014415756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014415756 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rx_inter can_top.v(617) " "Verilog HDL Implicit Net warning at can_top.v(617): created implicit net for \"rx_inter\"" {  } { { "DE2_115_SOPC/synthesis/submodules/can_top.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_top.v" 617 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014415758 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "extended_mode_o can_top.v(771) " "Verilog HDL Implicit Net warning at can_top.v(771): created implicit net for \"extended_mode_o\"" {  } { { "DE2_115_SOPC/synthesis/submodules/can_top.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_top.v" 771 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014415758 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE2_115_SOPC_sdram.v(316) " "Verilog HDL or VHDL warning at DE2_115_SOPC_sdram.v(316): conditional expression evaluates to a constant" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sdram.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sdram.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1493014415760 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE2_115_SOPC_sdram.v(326) " "Verilog HDL or VHDL warning at DE2_115_SOPC_sdram.v(326): conditional expression evaluates to a constant" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sdram.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sdram.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1493014415760 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE2_115_SOPC_sdram.v(336) " "Verilog HDL or VHDL warning at DE2_115_SOPC_sdram.v(336): conditional expression evaluates to a constant" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sdram.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sdram.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1493014415760 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE2_115_SOPC_sdram.v(680) " "Verilog HDL or VHDL warning at DE2_115_SOPC_sdram.v(680): conditional expression evaluates to a constant" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sdram.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sdram.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1493014415761 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE2_115_SOPC_cpu.v(1045) " "Verilog HDL or VHDL warning at DE2_115_SOPC_cpu.v(1045): conditional expression evaluates to a constant" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 1045 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1493014415809 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE2_115_SOPC_cpu.v(1047) " "Verilog HDL or VHDL warning at DE2_115_SOPC_cpu.v(1047): conditional expression evaluates to a constant" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 1047 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1493014415809 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE2_115_SOPC_cpu.v(1091) " "Verilog HDL or VHDL warning at DE2_115_SOPC_cpu.v(1091): conditional expression evaluates to a constant" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 1091 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1493014415810 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE2_115_SOPC_cpu.v(1093) " "Verilog HDL or VHDL warning at DE2_115_SOPC_cpu.v(1093): conditional expression evaluates to a constant" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 1093 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1493014415810 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE2_115_SOPC_cpu.v(2215) " "Verilog HDL or VHDL warning at DE2_115_SOPC_cpu.v(2215): conditional expression evaluates to a constant" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 2215 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1493014415812 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE2_115_SOPC_cpu.v(2217) " "Verilog HDL or VHDL warning at DE2_115_SOPC_cpu.v(2217): conditional expression evaluates to a constant" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 2217 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1493014415812 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE2_115_SOPC_cpu.v(2373) " "Verilog HDL or VHDL warning at DE2_115_SOPC_cpu.v(2373): conditional expression evaluates to a constant" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 2373 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1493014415813 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE2_115_SOPC_cpu.v(3286) " "Verilog HDL or VHDL warning at DE2_115_SOPC_cpu.v(3286): conditional expression evaluates to a constant" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3286 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1493014415815 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE2_115_SOPC_sgdma_tx.v(1464) " "Verilog HDL or VHDL warning at DE2_115_SOPC_sgdma_tx.v(1464): conditional expression evaluates to a constant" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 1464 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1493014415922 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2_115_NIOS_DEVICE_LED " "Elaborating entity \"DE2_115_NIOS_DEVICE_LED\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1493014416168 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 DE2_115_NIOS_DEVICE_LED.v(666) " "Verilog HDL assignment warning at DE2_115_NIOS_DEVICE_LED.v(666): truncated value with size 16 to match size of target (14)" {  } { { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 666 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1493014416191 "|DE2_115_NIOS_DEVICE_LED"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B DE2_115_NIOS_DEVICE_LED.v(319) " "Output port \"VGA_B\" at DE2_115_NIOS_DEVICE_LED.v(319) has no driver" {  } { { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 319 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1493014416193 "|DE2_115_NIOS_DEVICE_LED"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G DE2_115_NIOS_DEVICE_LED.v(322) " "Output port \"VGA_G\" at DE2_115_NIOS_DEVICE_LED.v(322) has no driver" {  } { { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 322 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1493014416193 "|DE2_115_NIOS_DEVICE_LED"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R DE2_115_NIOS_DEVICE_LED.v(324) " "Output port \"VGA_R\" at DE2_115_NIOS_DEVICE_LED.v(324) has no driver" {  } { { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 324 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1493014416193 "|DE2_115_NIOS_DEVICE_LED"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS DE2_115_NIOS_DEVICE_LED.v(323) " "Output port \"VGA_HS\" at DE2_115_NIOS_DEVICE_LED.v(323) has no driver" {  } { { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 323 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1493014416194 "|DE2_115_NIOS_DEVICE_LED"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS DE2_115_NIOS_DEVICE_LED.v(326) " "Output port \"VGA_VS\" at DE2_115_NIOS_DEVICE_LED.v(326) has no driver" {  } { { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 326 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1493014416194 "|DE2_115_NIOS_DEVICE_LED"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_TX_ER DE2_115_NIOS_DEVICE_LED.v(359) " "Output port \"ENET0_TX_ER\" at DE2_115_NIOS_DEVICE_LED.v(359) has no driver" {  } { { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 359 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1493014416194 "|DE2_115_NIOS_DEVICE_LED"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "PS2_CLK PS2_DAT DE2_115_NIOS_DEVICE_LED.v(308) " "Bidirectional port \"PS2_DAT\" at DE2_115_NIOS_DEVICE_LED.v(308) has a one-way connection to bidirectional port \"PS2_CLK\"" {  } { { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 308 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014416194 "|DE2_115_NIOS_DEVICE_LED"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "PS2_CLK2 PS2_DAT2 DE2_115_NIOS_DEVICE_LED.v(310) " "Bidirectional port \"PS2_DAT2\" at DE2_115_NIOS_DEVICE_LED.v(310) has a one-way connection to bidirectional port \"PS2_CLK2\"" {  } { { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 310 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014416194 "|DE2_115_NIOS_DEVICE_LED"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tse_pll tse_pll:pll_inst " "Elaborating entity \"tse_pll\" for hierarchy \"tse_pll:pll_inst\"" {  } { { "DE2_115_NIOS_DEVICE_LED.v" "pll_inst" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 493 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014416372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll tse_pll:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"tse_pll:pll_inst\|altpll:altpll_component\"" {  } { { "tse_pll.v" "altpll_component" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/tse_pll.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014416883 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tse_pll:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"tse_pll:pll_inst\|altpll:altpll_component\"" {  } { { "tse_pll.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/tse_pll.v" 111 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014416902 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tse_pll:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"tse_pll:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014416922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014416922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014416922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 5 " "Parameter \"clk0_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014416922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014416922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014416922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014416922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014416922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014416922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 20 " "Parameter \"clk2_divide_by\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014416922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014416922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014416922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014416922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014416922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014416922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014416922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=tse_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=tse_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014416922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014416922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014416922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014416922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014416922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014416922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014416922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014416922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014416922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014416922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014416922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014416922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014416922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014416922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014416922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014416922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014416922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014416922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014416922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014416922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014416922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014416922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014416922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014416922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014416922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014416922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014416922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014416922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014416922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014416922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014416922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014416922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014416922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014416922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014416922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014416922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014416922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014416922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014416922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014416922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014416922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014416922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014416922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014416922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014416922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014416922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014416922 ""}  } { { "tse_pll.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/tse_pll.v" 111 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1493014416922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/tse_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/tse_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 tse_pll_altpll " "Found entity 1: tse_pll_altpll" {  } { { "db/tse_pll_altpll.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/tse_pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014417054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014417054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tse_pll_altpll tse_pll:pll_inst\|altpll:altpll_component\|tse_pll_altpll:auto_generated " "Elaborating entity \"tse_pll_altpll\" for hierarchy \"tse_pll:pll_inst\|altpll:altpll_component\|tse_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014417058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tse_ddio_out tse_ddio_out:ddio_out_inst " "Elaborating entity \"tse_ddio_out\" for hierarchy \"tse_ddio_out:ddio_out_inst\"" {  } { { "DE2_115_NIOS_DEVICE_LED.v" "ddio_out_inst" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 504 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014417228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out tse_ddio_out:ddio_out_inst\|altddio_out:ALTDDIO_OUT_component " "Elaborating entity \"altddio_out\" for hierarchy \"tse_ddio_out:ddio_out_inst\|altddio_out:ALTDDIO_OUT_component\"" {  } { { "tse_ddio_out.v" "ALTDDIO_OUT_component" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/tse_ddio_out.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014417347 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tse_ddio_out:ddio_out_inst\|altddio_out:ALTDDIO_OUT_component " "Elaborated megafunction instantiation \"tse_ddio_out:ddio_out_inst\|altddio_out:ALTDDIO_OUT_component\"" {  } { { "tse_ddio_out.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/tse_ddio_out.v" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014417355 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tse_ddio_out:ddio_out_inst\|altddio_out:ALTDDIO_OUT_component " "Instantiated megafunction \"tse_ddio_out:ddio_out_inst\|altddio_out:ALTDDIO_OUT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable OFF " "Parameter \"extend_oe_disable\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014417355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014417355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014417355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014417355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014417355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNREGISTERED " "Parameter \"oe_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014417355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014417355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014417355 ""}  } { { "tse_ddio_out.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/tse_ddio_out.v" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1493014417355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_p9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_p9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_p9j " "Found entity 1: ddio_out_p9j" {  } { { "db/ddio_out_p9j.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/ddio_out_p9j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014417423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014417423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_p9j tse_ddio_out:ddio_out_inst\|altddio_out:ALTDDIO_OUT_component\|ddio_out_p9j:auto_generated " "Elaborating entity \"ddio_out_p9j\" for hierarchy \"tse_ddio_out:ddio_out_inst\|altddio_out:ALTDDIO_OUT_component\|ddio_out_p9j:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014417426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC DE2_115_SOPC:DE2_115_SOPC_inst " "Elaborating entity \"DE2_115_SOPC\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\"" {  } { { "DE2_115_NIOS_DEVICE_LED.v" "DE2_115_SOPC_inst" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014417448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_sys_clk_timer DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sys_clk_timer:sys_clk_timer " "Elaborating entity \"DE2_115_SOPC_sys_clk_timer\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sys_clk_timer:sys_clk_timer\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "sys_clk_timer" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014417617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_onchip_memory2 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_onchip_memory2:onchip_memory2 " "Elaborating entity \"DE2_115_SOPC_onchip_memory2\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_onchip_memory2:onchip_memory2\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "onchip_memory2" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 590 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014417654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_onchip_memory2.v" "the_altsyncram" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_onchip_memory2.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014417919 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_onchip_memory2.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_onchip_memory2.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014417932 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014417932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DE2_115_SOPC_onchip_memory2.hex " "Parameter \"init_file\" = \"DE2_115_SOPC_onchip_memory2.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014417932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014417932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 32768 " "Parameter \"maximum_depth\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014417932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014417932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014417932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014417932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014417932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014417932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014417932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014417932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014417932 ""}  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_onchip_memory2.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_onchip_memory2.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1493014417932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1bd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1bd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1bd1 " "Found entity 1: altsyncram_1bd1" {  } { { "db/altsyncram_1bd1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_1bd1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014418024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014418024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1bd1 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_1bd1:auto_generated " "Elaborating entity \"altsyncram_1bd1\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_1bd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014418026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_msa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_msa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_msa " "Found entity 1: decode_msa" {  } { { "db/decode_msa.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/decode_msa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014419187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014419187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_msa DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_1bd1:auto_generated\|decode_msa:decode3 " "Elaborating entity \"decode_msa\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_1bd1:auto_generated\|decode_msa:decode3\"" {  } { { "db/altsyncram_1bd1.tdf" "decode3" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_1bd1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014419190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_job.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_job.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_job " "Found entity 1: mux_job" {  } { { "db/mux_job.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/mux_job.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014419259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014419259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_job DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_1bd1:auto_generated\|mux_job:mux2 " "Elaborating entity \"mux_job\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_1bd1:auto_generated\|mux_job:mux2\"" {  } { { "db/altsyncram_1bd1.tdf" "mux2" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_1bd1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014419262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_sdram DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sdram:sdram " "Elaborating entity \"DE2_115_SOPC_sdram\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sdram:sdram\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "sdram" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 613 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014419448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_sdram_input_efifo_module DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sdram:sdram\|DE2_115_SOPC_sdram_input_efifo_module:the_DE2_115_SOPC_sdram_input_efifo_module " "Elaborating entity \"DE2_115_SOPC_sdram_input_efifo_module\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sdram:sdram\|DE2_115_SOPC_sdram_input_efifo_module:the_DE2_115_SOPC_sdram_input_efifo_module\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sdram.v" "the_DE2_115_SOPC_sdram_input_efifo_module" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sdram.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014419516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_key DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_key:key " "Elaborating entity \"DE2_115_SOPC_key\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_key:key\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "key" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 625 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014419541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_sma_in DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sma_in:sma_in " "Elaborating entity \"DE2_115_SOPC_sma_in\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sma_in:sma_in\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "sma_in" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 633 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014419554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_sma_out DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sma_out:sma_out " "Elaborating entity \"DE2_115_SOPC_sma_out\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sma_out:sma_out\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "sma_out" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 644 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014419564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_sw DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sw:sw " "Elaborating entity \"DE2_115_SOPC_sw\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sw:sw\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "sw" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 656 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014419572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_ledg DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_ledg:ledg " "Elaborating entity \"DE2_115_SOPC_ledg\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_ledg:ledg\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "ledg" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 667 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014419592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_ledr DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_ledr:ledr " "Elaborating entity \"DE2_115_SOPC_ledr\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_ledr:ledr\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "ledr" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014419601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_rs232 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_rs232:rs232 " "Elaborating entity \"DE2_115_SOPC_rs232\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_rs232:rs232\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "rs232" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 697 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014419611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_rs232_tx DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_rs232:rs232\|DE2_115_SOPC_rs232_tx:the_DE2_115_SOPC_rs232_tx " "Elaborating entity \"DE2_115_SOPC_rs232_tx\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_rs232:rs232\|DE2_115_SOPC_rs232_tx:the_DE2_115_SOPC_rs232_tx\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_rs232.v" "the_DE2_115_SOPC_rs232_tx" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_rs232.v" 910 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014419620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_rs232_rx DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_rs232:rs232\|DE2_115_SOPC_rs232_rx:the_DE2_115_SOPC_rs232_rx " "Elaborating entity \"DE2_115_SOPC_rs232_rx\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_rs232:rs232\|DE2_115_SOPC_rs232_rx:the_DE2_115_SOPC_rs232_rx\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_rs232.v" "the_DE2_115_SOPC_rs232_rx" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_rs232.v" 928 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014419631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_rs232_rx_stimulus_source DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_rs232:rs232\|DE2_115_SOPC_rs232_rx:the_DE2_115_SOPC_rs232_rx\|DE2_115_SOPC_rs232_rx_stimulus_source:the_DE2_115_SOPC_rs232_rx_stimulus_source " "Elaborating entity \"DE2_115_SOPC_rs232_rx_stimulus_source\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_rs232:rs232\|DE2_115_SOPC_rs232_rx:the_DE2_115_SOPC_rs232_rx\|DE2_115_SOPC_rs232_rx_stimulus_source:the_DE2_115_SOPC_rs232_rx_stimulus_source\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_rs232.v" "the_DE2_115_SOPC_rs232_rx_stimulus_source" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_rs232.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014419645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_rs232:rs232\|DE2_115_SOPC_rs232_rx:the_DE2_115_SOPC_rs232_rx\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_rs232:rs232\|DE2_115_SOPC_rs232_rx:the_DE2_115_SOPC_rs232_rx\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_rs232.v" "the_altera_std_synchronizer" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_rs232.v" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014419688 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_rs232:rs232\|DE2_115_SOPC_rs232_rx:the_DE2_115_SOPC_rs232_rx\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_rs232:rs232\|DE2_115_SOPC_rs232_rx:the_DE2_115_SOPC_rs232_rx\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_rs232.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_rs232.v" 371 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014419694 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_rs232:rs232\|DE2_115_SOPC_rs232_rx:the_DE2_115_SOPC_rs232_rx\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_rs232:rs232\|DE2_115_SOPC_rs232_rx:the_DE2_115_SOPC_rs232_rx\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014419694 ""}  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_rs232.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_rs232.v" 371 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1493014419694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_rs232_regs DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_rs232:rs232\|DE2_115_SOPC_rs232_regs:the_DE2_115_SOPC_rs232_regs " "Elaborating entity \"DE2_115_SOPC_rs232_regs\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_rs232:rs232\|DE2_115_SOPC_rs232_regs:the_DE2_115_SOPC_rs232_regs\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_rs232.v" "the_DE2_115_SOPC_rs232_regs" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_rs232.v" 961 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014419697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_i2c_scl DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_i2c_scl:i2c_scl " "Elaborating entity \"DE2_115_SOPC_i2c_scl\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_i2c_scl:i2c_scl\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "i2c_scl" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014419712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_i2c_sda DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_i2c_sda:i2c_sda " "Elaborating entity \"DE2_115_SOPC_i2c_sda\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_i2c_sda:i2c_sda\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "i2c_sda" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 719 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014419721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_lcd DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_lcd:lcd " "Elaborating entity \"DE2_115_SOPC_lcd\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_lcd:lcd\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "lcd" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 756 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014419738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_ir DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_ir:ir " "Elaborating entity \"DE2_115_SOPC_ir\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_ir:ir\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "ir" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 764 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014419746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TERASIC_SRAM DE2_115_SOPC:DE2_115_SOPC_inst\|TERASIC_SRAM:sram " "Elaborating entity \"TERASIC_SRAM\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|TERASIC_SRAM:sram\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "sram" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 786 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014419755 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 TERASIC_SRAM.v(46) " "Verilog HDL assignment warning at TERASIC_SRAM.v(46): truncated value with size 32 to match size of target (16)" {  } { { "DE2_115_SOPC/synthesis/submodules/TERASIC_SRAM.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/TERASIC_SRAM.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1493014419755 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|TERASIC_SRAM:sram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_IF DE2_115_SOPC:DE2_115_SOPC_inst\|SEG7_IF:seg7 " "Elaborating entity \"SEG7_IF\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|SEG7_IF:seg7\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "seg7" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014419763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUDIO_IF DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio " "Elaborating entity \"AUDIO_IF\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "audio" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 818 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014419790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUDIO_DAC DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance " "Elaborating entity \"AUDIO_DAC\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\"" {  } { { "DE2_115_SOPC/synthesis/submodules/AUDIO_IF.v" "DAC_Instance" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/AUDIO_IF.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014419814 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 AUDIO_DAC.v(99) " "Verilog HDL assignment warning at AUDIO_DAC.v(99): truncated value with size 32 to match size of target (5)" {  } { { "./AUDIO_DAC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/ip/terasic_audio/AUDIO_DAC.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1493014419816 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_fifo DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo " "Elaborating entity \"audio_fifo\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\"" {  } { { "./AUDIO_DAC.v" "dac_fifo" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/ip/terasic_audio/AUDIO_DAC.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014419834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\"" {  } { { "./audio_fifo.v" "dcfifo_component" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/ip/terasic_audio/audio_fifo.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014420282 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\"" {  } { { "./audio_fifo.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/ip/terasic_audio/audio_fifo.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014420292 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component " "Instantiated megafunction \"DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014420292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014420292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014420292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014420292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014420292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014420292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014420292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014420292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014420292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014420292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch ON " "Parameter \"write_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014420292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014420292 ""}  } { { "./audio_fifo.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/ip/terasic_audio/audio_fifo.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1493014420292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_u4i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_u4i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_u4i1 " "Found entity 1: dcfifo_u4i1" {  } { { "db/dcfifo_u4i1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/dcfifo_u4i1.tdf" 42 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014420382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014420382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_u4i1 DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated " "Elaborating entity \"dcfifo_u4i1\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014420384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_t57.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_t57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_t57 " "Found entity 1: a_graycounter_t57" {  } { { "db/a_graycounter_t57.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_graycounter_t57.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014420460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014420460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_t57 DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|a_graycounter_t57:rdptr_g1p " "Elaborating entity \"a_graycounter_t57\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|a_graycounter_t57:rdptr_g1p\"" {  } { { "db/dcfifo_u4i1.tdf" "rdptr_g1p" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/dcfifo_u4i1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014420463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_pjc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_pjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_pjc " "Found entity 1: a_graycounter_pjc" {  } { { "db/a_graycounter_pjc.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_graycounter_pjc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014420523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014420523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_pjc DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|a_graycounter_pjc:wrptr_g1p " "Elaborating entity \"a_graycounter_pjc\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|a_graycounter_pjc:wrptr_g1p\"" {  } { { "db/dcfifo_u4i1.tdf" "wrptr_g1p" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/dcfifo_u4i1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014420526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_oj31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_oj31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_oj31 " "Found entity 1: altsyncram_oj31" {  } { { "db/altsyncram_oj31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_oj31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014420593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014420593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_oj31 DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|altsyncram_oj31:fifo_ram " "Elaborating entity \"altsyncram_oj31\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|altsyncram_oj31:fifo_ram\"" {  } { { "db/dcfifo_u4i1.tdf" "fifo_ram" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/dcfifo_u4i1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014420597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_ikd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ikd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_ikd " "Found entity 1: alt_synch_pipe_ikd" {  } { { "db/alt_synch_pipe_ikd.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/alt_synch_pipe_ikd.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014420644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014420644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_ikd DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|alt_synch_pipe_ikd:rs_dgwp " "Elaborating entity \"alt_synch_pipe_ikd\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|alt_synch_pipe_ikd:rs_dgwp\"" {  } { { "db/dcfifo_u4i1.tdf" "rs_dgwp" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/dcfifo_u4i1.tdf" 76 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014420647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_hd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_hd9 " "Found entity 1: dffpipe_hd9" {  } { { "db/dffpipe_hd9.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/dffpipe_hd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014420663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014420663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_hd9 DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|alt_synch_pipe_ikd:rs_dgwp\|dffpipe_hd9:dffpipe12 " "Elaborating entity \"dffpipe_hd9\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|alt_synch_pipe_ikd:rs_dgwp\|dffpipe_hd9:dffpipe12\"" {  } { { "db/alt_synch_pipe_ikd.tdf" "dffpipe12" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/alt_synch_pipe_ikd.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014420667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3dc " "Found entity 1: dffpipe_3dc" {  } { { "db/dffpipe_3dc.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/dffpipe_3dc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014420684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014420684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3dc DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|dffpipe_3dc:wraclr " "Elaborating entity \"dffpipe_3dc\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|dffpipe_3dc:wraclr\"" {  } { { "db/dcfifo_u4i1.tdf" "wraclr" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/dcfifo_u4i1.tdf" 77 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014420687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_jkd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_jkd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_jkd " "Found entity 1: alt_synch_pipe_jkd" {  } { { "db/alt_synch_pipe_jkd.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/alt_synch_pipe_jkd.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014420704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014420704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_jkd DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|alt_synch_pipe_jkd:ws_dgrp " "Elaborating entity \"alt_synch_pipe_jkd\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|alt_synch_pipe_jkd:ws_dgrp\"" {  } { { "db/dcfifo_u4i1.tdf" "ws_dgrp" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/dcfifo_u4i1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014420707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_id9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_id9 " "Found entity 1: dffpipe_id9" {  } { { "db/dffpipe_id9.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/dffpipe_id9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014420723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014420723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_id9 DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|alt_synch_pipe_jkd:ws_dgrp\|dffpipe_id9:dffpipe17 " "Elaborating entity \"dffpipe_id9\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|alt_synch_pipe_jkd:ws_dgrp\|dffpipe_id9:dffpipe17\"" {  } { { "db/alt_synch_pipe_jkd.tdf" "dffpipe17" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/alt_synch_pipe_jkd.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014420726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b66 " "Found entity 1: cmpr_b66" {  } { { "db/cmpr_b66.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/cmpr_b66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014420803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014420803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b66 DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|cmpr_b66:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_b66\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|cmpr_b66:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_u4i1.tdf" "rdempty_eq_comp1_lsb" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/dcfifo_u4i1.tdf" 79 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014420806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_a66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_a66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_a66 " "Found entity 1: cmpr_a66" {  } { { "db/cmpr_a66.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/cmpr_a66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014420868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014420868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_a66 DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|cmpr_a66:rdempty_eq_comp1_msb " "Elaborating entity \"cmpr_a66\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|cmpr_a66:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_u4i1.tdf" "rdempty_eq_comp1_msb" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/dcfifo_u4i1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014420871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_j28.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_j28.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_j28 " "Found entity 1: mux_j28" {  } { { "db/mux_j28.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/mux_j28.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014420955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014420955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_j28 DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_j28\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_u4i1.tdf" "rdemp_eq_comp_lsb_mux" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/dcfifo_u4i1.tdf" 87 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014420958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUDIO_ADC DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|AUDIO_ADC:ADC_Instance " "Elaborating entity \"AUDIO_ADC\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|AUDIO_ADC:ADC_Instance\"" {  } { { "DE2_115_SOPC/synthesis/submodules/AUDIO_IF.v" "ADC_Instance" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/AUDIO_IF.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014420980 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 AUDIO_ADC.v(73) " "Verilog HDL assignment warning at AUDIO_ADC.v(73): truncated value with size 32 to match size of target (5)" {  } { { "./AUDIO_ADC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/ip/terasic_audio/AUDIO_ADC.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1493014420981 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 AUDIO_ADC.v(89) " "Verilog HDL assignment warning at AUDIO_ADC.v(89): truncated value with size 32 to match size of target (5)" {  } { { "./AUDIO_ADC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/ip/terasic_audio/AUDIO_ADC.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1493014420981 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_jtag_uart DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart " "Elaborating entity \"DE2_115_SOPC_jtag_uart\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "jtag_uart" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 831 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014421120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_jtag_uart_scfifo_w DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w " "Elaborating entity \"DE2_115_SOPC_jtag_uart_scfifo_w\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" "the_DE2_115_SOPC_jtag_uart_scfifo_w" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014421154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" "wfifo" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014421329 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014421337 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014421337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014421337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014421337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014421337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014421337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014421337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014421337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014421337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014421337 ""}  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1493014421337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014421403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014421403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014421406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q131.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q131 " "Found entity 1: a_dpfifo_q131" {  } { { "db/a_dpfifo_q131.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_q131.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014421422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014421422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q131 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo " "Elaborating entity \"a_dpfifo_q131\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014421425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014421441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014421441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_q131.tdf" "fifo_state" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_q131.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014421444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014421517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014421517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014421521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_nl21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_nl21 " "Found entity 1: dpram_nl21" {  } { { "db/dpram_nl21.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/dpram_nl21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014421610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014421610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_nl21 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram " "Elaborating entity \"dpram_nl21\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\"" {  } { { "db/a_dpfifo_q131.tdf" "FIFOram" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_q131.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014421613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r1m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r1m1 " "Found entity 1: altsyncram_r1m1" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_r1m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014421673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014421673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r1m1 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1 " "Elaborating entity \"altsyncram_r1m1\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\"" {  } { { "db/dpram_nl21.tdf" "altsyncram1" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/dpram_nl21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014421677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014421743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014421743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_q131.tdf" "rd_ptr_count" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_q131.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014421746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_jtag_uart_scfifo_r DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_r:the_DE2_115_SOPC_jtag_uart_scfifo_r " "Elaborating entity \"DE2_115_SOPC_jtag_uart_scfifo_r\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_r:the_DE2_115_SOPC_jtag_uart_scfifo_r\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" "the_DE2_115_SOPC_jtag_uart_scfifo_r" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014421761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" "DE2_115_SOPC_jtag_uart_alt_jtag_atlantic" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014421891 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014421908 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014421908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014421908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014421908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014421908 ""}  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1493014421908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_sd_dat DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sd_dat:sd_dat " "Elaborating entity \"DE2_115_SOPC_sd_dat\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sd_dat:sd_dat\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "sd_dat" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 864 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014421921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_pll DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_pll:pll " "Elaborating entity \"DE2_115_SOPC_pll\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_pll:pll\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "pll" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 889 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014421935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_pll_stdsync_sv6 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_pll:pll\|DE2_115_SOPC_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"DE2_115_SOPC_pll_stdsync_sv6\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_pll:pll\|DE2_115_SOPC_pll_stdsync_sv6:stdsync2\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_pll.v" "stdsync2" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_pll.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014421943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_pll_dffpipe_l2c DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_pll:pll\|DE2_115_SOPC_pll_stdsync_sv6:stdsync2\|DE2_115_SOPC_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"DE2_115_SOPC_pll_dffpipe_l2c\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_pll:pll\|DE2_115_SOPC_pll_stdsync_sv6:stdsync2\|DE2_115_SOPC_pll_dffpipe_l2c:dffpipe3\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_pll.v" "dffpipe3" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_pll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014421951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_pll_altpll_ptn2 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_pll:pll\|DE2_115_SOPC_pll_altpll_ptn2:sd1 " "Elaborating entity \"DE2_115_SOPC_pll_altpll_ptn2\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_pll:pll\|DE2_115_SOPC_pll_altpll_ptn2:sd1\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_pll.v" "sd1" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_pll.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014421957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ISP1362_IF DE2_115_SOPC:DE2_115_SOPC_inst\|ISP1362_IF:usb " "Elaborating entity \"ISP1362_IF\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|ISP1362_IF:usb\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "usb" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014421966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sysver DE2_115_SOPC:DE2_115_SOPC_inst\|sysver:sysver_0 " "Elaborating entity \"sysver\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|sysver:sysver_0\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "sysver_0" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 940 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014421975 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ver5_reg sysver.vhd(101) " "VHDL Process Statement warning at sysver.vhd(101): signal \"ver5_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DE2_115_SOPC/synthesis/submodules/sysver.vhd" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/sysver.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1493014421999 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|sysver:sysver_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ver6_reg sysver.vhd(103) " "VHDL Process Statement warning at sysver.vhd(103): signal \"ver6_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DE2_115_SOPC/synthesis/submodules/sysver.vhd" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/sysver.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1493014421999 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|sysver:sysver_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ver7_reg sysver.vhd(105) " "VHDL Process Statement warning at sysver.vhd(105): signal \"ver7_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DE2_115_SOPC/synthesis/submodules/sysver.vhd" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/sysver.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1493014421999 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|sysver:sysver_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ver8_reg sysver.vhd(107) " "VHDL Process Statement warning at sysver.vhd(107): signal \"ver8_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DE2_115_SOPC/synthesis/submodules/sysver.vhd" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/sysver.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1493014422000 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|sysver:sysver_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_vic_0 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_vic_0:vic_0 " "Elaborating entity \"DE2_115_SOPC_vic_0\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_vic_0:vic_0\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "vic_0" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014422059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_vic_csr DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_vic_0:vic_0\|altera_vic_csr:vic_csr " "Elaborating entity \"altera_vic_csr\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_vic_0:vic_0\|altera_vic_csr:vic_csr\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_vic_0.v" "vic_csr" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_vic_0.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014422090 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DcInValid altera_vic_csr.sv(152) " "Verilog HDL or VHDL warning at altera_vic_csr.sv(152): object \"DcInValid\" assigned a value but never read" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_vic_csr.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_vic_csr.sv" 152 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1493014422093 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_vic_0:vic_0|altera_vic_csr:vic_csr"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DcInData altera_vic_csr.sv(153) " "Verilog HDL or VHDL warning at altera_vic_csr.sv(153): object \"DcInData\" assigned a value but never read" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_vic_csr.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_vic_csr.sv" 153 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1493014422093 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_vic_0:vic_0|altera_vic_csr:vic_csr"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DcRrsValue altera_vic_csr.sv(158) " "Verilog HDL or VHDL warning at altera_vic_csr.sv(158): object \"DcRrsValue\" assigned a value but never read" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_vic_csr.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_vic_csr.sv" 158 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1493014422093 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_vic_0:vic_0|altera_vic_csr:vic_csr"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DcNmiValue altera_vic_csr.sv(159) " "Verilog HDL or VHDL warning at altera_vic_csr.sv(159): object \"DcNmiValue\" assigned a value but never read" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_vic_csr.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_vic_csr.sv" 159 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1493014422093 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_vic_0:vic_0|altera_vic_csr:vic_csr"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DcRilAdjust altera_vic_csr.sv(161) " "Verilog HDL or VHDL warning at altera_vic_csr.sv(161): object \"DcRilAdjust\" assigned a value but never read" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_vic_csr.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_vic_csr.sv" 161 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1493014422094 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_vic_0:vic_0|altera_vic_csr:vic_csr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_vic_output_reg DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_vic_0:vic_0\|altera_vic_csr:vic_csr\|altera_vic_output_reg:INT_OUT\[0\].U " "Elaborating entity \"altera_vic_output_reg\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_vic_0:vic_0\|altera_vic_csr:vic_csr\|altera_vic_output_reg:INT_OUT\[0\].U\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_vic_csr.sv" "INT_OUT\[0\].U" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_vic_csr.sv" 477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014422191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_vic_config_reg DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_vic_0:vic_0\|altera_vic_csr:vic_csr\|altera_vic_config_reg:REG_CONFIG\[0\].U " "Elaborating entity \"altera_vic_config_reg\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_vic_0:vic_0\|altera_vic_csr:vic_csr\|altera_vic_config_reg:REG_CONFIG\[0\].U\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_vic_csr.sv" "REG_CONFIG\[0\].U" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_vic_csr.sv" 619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014422242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_vic_reg_set_clear DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_vic_0:vic_0\|altera_vic_csr:vic_csr\|altera_vic_reg_set_clear:INT_ENABLE " "Elaborating entity \"altera_vic_reg_set_clear\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_vic_0:vic_0\|altera_vic_csr:vic_csr\|altera_vic_reg_set_clear:INT_ENABLE\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_vic_csr.sv" "INT_ENABLE" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_vic_csr.sv" 633 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014422292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_vic_reg_ro DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_vic_0:vic_0\|altera_vic_csr:vic_csr\|altera_vic_reg_ro:INT_PENDING " "Elaborating entity \"altera_vic_reg_ro\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_vic_0:vic_0\|altera_vic_csr:vic_csr\|altera_vic_reg_ro:INT_PENDING\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_vic_csr.sv" "INT_PENDING" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_vic_csr.sv" 637 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014422303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_vic_reg DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_vic_0:vic_0\|altera_vic_csr:vic_csr\|altera_vic_reg:VIC_CONFIG " "Elaborating entity \"altera_vic_reg\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_vic_0:vic_0\|altera_vic_csr:vic_csr\|altera_vic_reg:VIC_CONFIG\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_vic_csr.sv" "VIC_CONFIG" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_vic_csr.sv" 649 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014422315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_vic_reg DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_vic_0:vic_0\|altera_vic_csr:vic_csr\|altera_vic_reg:VEC_TABLE_BASE " "Elaborating entity \"altera_vic_reg\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_vic_0:vic_0\|altera_vic_csr:vic_csr\|altera_vic_reg:VEC_TABLE_BASE\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_vic_csr.sv" "VEC_TABLE_BASE" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_vic_csr.sv" 657 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014422323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_vic_priority DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_vic_0:vic_0\|altera_vic_priority:vic_priority " "Elaborating entity \"altera_vic_priority\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_vic_0:vic_0\|altera_vic_priority:vic_priority\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_vic_0.v" "vic_priority" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_vic_0.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014422335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_vic_compare4 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_vic_0:vic_0\|altera_vic_priority:vic_priority\|altera_vic_compare4:port17_32.A0 " "Elaborating entity \"altera_vic_compare4\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_vic_0:vic_0\|altera_vic_priority:vic_priority\|altera_vic_compare4:port17_32.A0\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_vic_priority.sv" "port17_32.A0" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_vic_priority.sv" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014422355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_vic_compare2 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_vic_0:vic_0\|altera_vic_priority:vic_priority\|altera_vic_compare2:port17_32.C0 " "Elaborating entity \"altera_vic_compare2\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_vic_0:vic_0\|altera_vic_priority:vic_priority\|altera_vic_compare2:port17_32.C0\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_vic_priority.sv" "port17_32.C0" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_vic_priority.sv" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014422379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_vic_vector DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_vic_0:vic_0\|altera_vic_vector:vic_vector " "Elaborating entity \"altera_vic_vector\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_vic_0:vic_0\|altera_vic_vector:vic_vector\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_vic_0.v" "vic_vector" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_vic_0.v" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014422390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "can_top DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0 " "Elaborating entity \"can_top\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "can_top_0" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014422406 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "extended_mode_o can_top.v(771) " "Verilog HDL or VHDL warning at can_top.v(771): object \"extended_mode_o\" assigned a value but never read" {  } { { "DE2_115_SOPC/synthesis/submodules/can_top.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_top.v" 771 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1493014422406 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|can_top:can_top_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "can_registers DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_registers:i_can_registers " "Elaborating entity \"can_registers\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_registers:i_can_registers\"" {  } { { "DE2_115_SOPC/synthesis/submodules/can_top.v" "i_can_registers" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_top.v" 585 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014422427 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "transmit_buffer_status_q can_registers.v(432) " "Verilog HDL or VHDL warning at can_registers.v(432): object \"transmit_buffer_status_q\" assigned a value but never read" {  } { { "DE2_115_SOPC/synthesis/submodules/can_registers.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_registers.v" 432 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1493014422445 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|can_top:can_top_0|can_registers:i_can_registers"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "receive_irq_en_basic can_registers.v(689) " "Verilog HDL or VHDL warning at can_registers.v(689): object \"receive_irq_en_basic\" assigned a value but never read" {  } { { "DE2_115_SOPC/synthesis/submodules/can_registers.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_registers.v" 689 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1493014422447 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|can_top:can_top_0|can_registers:i_can_registers"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "transmit_irq_en_basic can_registers.v(690) " "Verilog HDL or VHDL warning at can_registers.v(690): object \"transmit_irq_en_basic\" assigned a value but never read" {  } { { "DE2_115_SOPC/synthesis/submodules/can_registers.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_registers.v" 690 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1493014422447 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|can_top:can_top_0|can_registers:i_can_registers"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "error_irq_en_basic can_registers.v(691) " "Verilog HDL or VHDL warning at can_registers.v(691): object \"error_irq_en_basic\" assigned a value but never read" {  } { { "DE2_115_SOPC/synthesis/submodules/can_registers.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_registers.v" 691 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1493014422447 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|can_top:can_top_0|can_registers:i_can_registers"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "overrun_irq_en_basic can_registers.v(692) " "Verilog HDL or VHDL warning at can_registers.v(692): object \"overrun_irq_en_basic\" assigned a value but never read" {  } { { "DE2_115_SOPC/synthesis/submodules/can_registers.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_registers.v" 692 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1493014422447 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|can_top:can_top_0|can_registers:i_can_registers"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "can_registers.v(1278) " "Verilog HDL Case Statement information at can_registers.v(1278): all case item expressions in this case statement are onehot" {  } { { "DE2_115_SOPC/synthesis/submodules/can_registers.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_registers.v" 1278 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1493014422531 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|can_top:can_top_0|can_registers:i_can_registers"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "can_registers.v(1304) " "Verilog HDL Case Statement information at can_registers.v(1304): all case item expressions in this case statement are onehot" {  } { { "DE2_115_SOPC/synthesis/submodules/can_registers.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_registers.v" 1304 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1493014422531 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|can_top:can_top_0|can_registers:i_can_registers"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "can_register_asyn_syn DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_registers:i_can_registers\|can_register_asyn_syn:MODE_REG0 " "Elaborating entity \"can_register_asyn_syn\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_registers:i_can_registers\|can_register_asyn_syn:MODE_REG0\"" {  } { { "DE2_115_SOPC/synthesis/submodules/can_registers.v" "MODE_REG0" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_registers.v" 701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014422948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "can_register_asyn DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_registers:i_can_registers\|can_register_asyn:MODE_REG_BASIC " "Elaborating entity \"can_register_asyn\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_registers:i_can_registers\|can_register_asyn:MODE_REG_BASIC\"" {  } { { "DE2_115_SOPC/synthesis/submodules/can_registers.v" "MODE_REG_BASIC" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_registers.v" 709 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014422956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "can_register_asyn DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_registers:i_can_registers\|can_register_asyn:MODE_REG_EXT " "Elaborating entity \"can_register_asyn\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_registers:i_can_registers\|can_register_asyn:MODE_REG_EXT\"" {  } { { "DE2_115_SOPC/synthesis/submodules/can_registers.v" "MODE_REG_EXT" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_registers.v" 717 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014422963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "can_register_asyn_syn DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_registers:i_can_registers\|can_register_asyn_syn:COMMAND_REG0 " "Elaborating entity \"can_register_asyn_syn\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_registers:i_can_registers\|can_register_asyn_syn:COMMAND_REG0\"" {  } { { "DE2_115_SOPC/synthesis/submodules/can_registers.v" "COMMAND_REG0" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_registers.v" 740 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014422969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "can_register_asyn_syn DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_registers:i_can_registers\|can_register_asyn_syn:COMMAND_REG " "Elaborating entity \"can_register_asyn_syn\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_registers:i_can_registers\|can_register_asyn_syn:COMMAND_REG\"" {  } { { "DE2_115_SOPC/synthesis/submodules/can_registers.v" "COMMAND_REG" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_registers.v" 758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014422994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "can_register_asyn DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_registers:i_can_registers\|can_register_asyn:IRQ_EN_REG " "Elaborating entity \"can_register_asyn\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_registers:i_can_registers\|can_register_asyn:IRQ_EN_REG\"" {  } { { "DE2_115_SOPC/synthesis/submodules/can_registers.v" "IRQ_EN_REG" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_registers.v" 908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014423002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "can_register_asyn DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_registers:i_can_registers\|can_register_asyn:IRQ_RXEN_REG " "Elaborating entity \"can_register_asyn\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_registers:i_can_registers\|can_register_asyn:IRQ_RXEN_REG\"" {  } { { "DE2_115_SOPC/synthesis/submodules/can_registers.v" "IRQ_RXEN_REG" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_registers.v" 916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014423008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "can_register_asyn DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_registers:i_can_registers\|can_register_asyn:ERROR_WARNING_REG " "Elaborating entity \"can_register_asyn\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_registers:i_can_registers\|can_register_asyn:ERROR_WARNING_REG\"" {  } { { "DE2_115_SOPC/synthesis/submodules/can_registers.v" "ERROR_WARNING_REG" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_registers.v" 968 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014423020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "can_register_asyn DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_registers:i_can_registers\|can_register_asyn:CLOCK_DIVIDER_REG_7 " "Elaborating entity \"can_register_asyn\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_registers:i_can_registers\|can_register_asyn:CLOCK_DIVIDER_REG_7\"" {  } { { "DE2_115_SOPC/synthesis/submodules/can_registers.v" "CLOCK_DIVIDER_REG_7" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_registers.v" 987 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014423037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "can_register_asyn DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_registers:i_can_registers\|can_register_asyn:MODE_RXDATAWIN_REG " "Elaborating entity \"can_register_asyn\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_registers:i_can_registers\|can_register_asyn:MODE_RXDATAWIN_REG\"" {  } { { "DE2_115_SOPC/synthesis/submodules/can_registers.v" "MODE_RXDATAWIN_REG" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_registers.v" 1091 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014423050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "can_rxmboxacf DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_registers:i_can_registers\|can_rxmboxacf:can_rxmboxacf " "Elaborating entity \"can_rxmboxacf\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_registers:i_can_registers\|can_rxmboxacf:can_rxmboxacf\"" {  } { { "DE2_115_SOPC/synthesis/submodules/can_registers.v" "can_rxmboxacf" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_registers.v" 1257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014423227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "can_acf DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_registers:i_can_registers\|can_rxmboxacf:can_rxmboxacf\|can_acf:i_can_acf " "Elaborating entity \"can_acf\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_registers:i_can_registers\|can_rxmboxacf:can_rxmboxacf\|can_acf:i_can_acf\"" {  } { { "DE2_115_SOPC/synthesis/submodules/can_rxmboxacf.v" "i_can_acf" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_rxmboxacf.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014423320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "can_btl DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_btl:i_can_btl " "Elaborating entity \"can_btl\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_btl:i_can_btl\"" {  } { { "DE2_115_SOPC/synthesis/submodules/can_top.v" "i_can_btl" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_top.v" 631 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014423347 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 can_btl.v(385) " "Verilog HDL assignment warning at can_btl.v(385): truncated value with size 5 to match size of target (4)" {  } { { "DE2_115_SOPC/synthesis/submodules/can_btl.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_btl.v" 385 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1493014423348 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|can_top:can_top_0|can_btl:i_can_btl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "can_bsp DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_bsp:i_can_bsp " "Elaborating entity \"can_bsp\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_bsp:i_can_bsp\"" {  } { { "DE2_115_SOPC/synthesis/submodules/can_top.v" "i_can_bsp" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_top.v" 769 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014423360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "can_crc DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_bsp:i_can_bsp\|can_crc:i_can_crc_rx " "Elaborating entity \"can_crc\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_bsp:i_can_bsp\|can_crc:i_can_crc_rx\"" {  } { { "DE2_115_SOPC/synthesis/submodules/can_bsp.v" "i_can_crc_rx" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_bsp.v" 1290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014423428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "can_fifo DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_bsp:i_can_bsp\|can_fifo:i_can_fifo " "Elaborating entity \"can_fifo\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_bsp:i_can_bsp\|can_fifo:i_can_fifo\"" {  } { { "DE2_115_SOPC/synthesis/submodules/can_bsp.v" "i_can_fifo" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_bsp.v" 1477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014423438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_dp DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_bsp:i_can_bsp\|can_fifo:i_can_fifo\|lpm_ram_dp:fifo " "Elaborating entity \"lpm_ram_dp\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_bsp:i_can_bsp\|can_fifo:i_can_fifo\|lpm_ram_dp:fifo\"" {  } { { "DE2_115_SOPC/synthesis/submodules/can_fifo.v" "fifo" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_fifo.v" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014423492 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_bsp:i_can_bsp\|can_fifo:i_can_fifo\|lpm_ram_dp:fifo " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_bsp:i_can_bsp\|can_fifo:i_can_fifo\|lpm_ram_dp:fifo\"" {  } { { "DE2_115_SOPC/synthesis/submodules/can_fifo.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_fifo.v" 392 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014423499 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_bsp:i_can_bsp\|can_fifo:i_can_fifo\|lpm_ram_dp:fifo " "Instantiated megafunction \"DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_bsp:i_can_bsp\|can_fifo:i_can_fifo\|lpm_ram_dp:fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014423499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthad 6 " "Parameter \"lpm_widthad\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014423499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014423499 ""}  } { { "DE2_115_SOPC/synthesis/submodules/can_fifo.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_fifo.v" 392 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1493014423499 ""}
{ "Warning" "WCBX_ALTDPRAM_ALTSYNCRAM_CONVERSION" "" "ALTDPRAM doesn't support Cyclone IV E. Trying for best case memory conversions. The power up states will be different for stratix as well as read during write modes" {  } { { "lpm_ram_dp.tdf" "sram" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 71 3 0 } }  } 0 272007 "Warning message" 0 0 "Quartus II" 0 -1 1493014423589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_bsp:i_can_bsp\|can_fifo:i_can_fifo\|lpm_ram_dp:fifo\|altdpram:sram " "Elaborating entity \"altdpram\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_bsp:i_can_bsp\|can_fifo:i_can_fifo\|lpm_ram_dp:fifo\|altdpram:sram\"" {  } { { "lpm_ram_dp.tdf" "sram" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 71 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014423592 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_bsp:i_can_bsp\|can_fifo:i_can_fifo\|lpm_ram_dp:fifo\|altdpram:sram DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_bsp:i_can_bsp\|can_fifo:i_can_fifo\|lpm_ram_dp:fifo " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_bsp:i_can_bsp\|can_fifo:i_can_fifo\|lpm_ram_dp:fifo\|altdpram:sram\", which is child of megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_bsp:i_can_bsp\|can_fifo:i_can_fifo\|lpm_ram_dp:fifo\"" {  } { { "lpm_ram_dp.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 71 3 0 } } { "DE2_115_SOPC/synthesis/submodules/can_fifo.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_fifo.v" 392 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014423609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_bsp:i_can_bsp\|can_fifo:i_can_fifo\|lpm_ram_dp:fifo\|altdpram:sram\|altsyncram:ram_block " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_bsp:i_can_bsp\|can_fifo:i_can_fifo\|lpm_ram_dp:fifo\|altdpram:sram\|altsyncram:ram_block\"" {  } { { "altdpram.tdf" "ram_block" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altdpram.tdf" 203 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014423648 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_bsp:i_can_bsp\|can_fifo:i_can_fifo\|lpm_ram_dp:fifo\|altdpram:sram\|altsyncram:ram_block DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_bsp:i_can_bsp\|can_fifo:i_can_fifo\|lpm_ram_dp:fifo " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_bsp:i_can_bsp\|can_fifo:i_can_fifo\|lpm_ram_dp:fifo\|altdpram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_bsp:i_can_bsp\|can_fifo:i_can_fifo\|lpm_ram_dp:fifo\"" {  } { { "altdpram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altdpram.tdf" 203 4 0 } } { "DE2_115_SOPC/synthesis/submodules/can_fifo.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_fifo.v" 392 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014423755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9ep1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9ep1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9ep1 " "Found entity 1: altsyncram_9ep1" {  } { { "db/altsyncram_9ep1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_9ep1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014423853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014423853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9ep1 DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_bsp:i_can_bsp\|can_fifo:i_can_fifo\|lpm_ram_dp:fifo\|altdpram:sram\|altsyncram:ram_block\|altsyncram_9ep1:auto_generated " "Elaborating entity \"altsyncram_9ep1\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_bsp:i_can_bsp\|can_fifo:i_can_fifo\|lpm_ram_dp:fifo\|altdpram:sram\|altsyncram:ram_block\|altsyncram_9ep1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014423856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_dp DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_bsp:i_can_bsp\|can_fifo:i_can_fifo\|lpm_ram_dp:info_fifo " "Elaborating entity \"lpm_ram_dp\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_bsp:i_can_bsp\|can_fifo:i_can_fifo\|lpm_ram_dp:info_fifo\"" {  } { { "DE2_115_SOPC/synthesis/submodules/can_fifo.v" "info_fifo" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_fifo.v" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014423880 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_bsp:i_can_bsp\|can_fifo:i_can_fifo\|lpm_ram_dp:info_fifo " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_bsp:i_can_bsp\|can_fifo:i_can_fifo\|lpm_ram_dp:info_fifo\"" {  } { { "DE2_115_SOPC/synthesis/submodules/can_fifo.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_fifo.v" 408 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014423888 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_bsp:i_can_bsp\|can_fifo:i_can_fifo\|lpm_ram_dp:info_fifo " "Instantiated megafunction \"DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_bsp:i_can_bsp\|can_fifo:i_can_fifo\|lpm_ram_dp:info_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014423888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthad 6 " "Parameter \"lpm_widthad\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014423888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014423888 ""}  } { { "DE2_115_SOPC/synthesis/submodules/can_fifo.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_fifo.v" 408 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1493014423888 ""}
{ "Warning" "WCBX_ALTDPRAM_ALTSYNCRAM_CONVERSION" "" "ALTDPRAM doesn't support Cyclone IV E. Trying for best case memory conversions. The power up states will be different for stratix as well as read during write modes" {  } { { "lpm_ram_dp.tdf" "sram" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 71 3 0 } }  } 0 272007 "Warning message" 0 0 "Quartus II" 0 -1 1493014423925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_bsp:i_can_bsp\|can_fifo:i_can_fifo\|lpm_ram_dp:info_fifo\|altdpram:sram " "Elaborating entity \"altdpram\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_bsp:i_can_bsp\|can_fifo:i_can_fifo\|lpm_ram_dp:info_fifo\|altdpram:sram\"" {  } { { "lpm_ram_dp.tdf" "sram" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 71 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014423928 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_bsp:i_can_bsp\|can_fifo:i_can_fifo\|lpm_ram_dp:info_fifo\|altdpram:sram DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_bsp:i_can_bsp\|can_fifo:i_can_fifo\|lpm_ram_dp:info_fifo " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_bsp:i_can_bsp\|can_fifo:i_can_fifo\|lpm_ram_dp:info_fifo\|altdpram:sram\", which is child of megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_bsp:i_can_bsp\|can_fifo:i_can_fifo\|lpm_ram_dp:info_fifo\"" {  } { { "lpm_ram_dp.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 71 3 0 } } { "DE2_115_SOPC/synthesis/submodules/can_fifo.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_fifo.v" 408 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014423943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_bsp:i_can_bsp\|can_fifo:i_can_fifo\|lpm_ram_dp:info_fifo\|altdpram:sram\|altsyncram:ram_block " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_bsp:i_can_bsp\|can_fifo:i_can_fifo\|lpm_ram_dp:info_fifo\|altdpram:sram\|altsyncram:ram_block\"" {  } { { "altdpram.tdf" "ram_block" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altdpram.tdf" 203 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014423979 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_bsp:i_can_bsp\|can_fifo:i_can_fifo\|lpm_ram_dp:info_fifo\|altdpram:sram\|altsyncram:ram_block DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_bsp:i_can_bsp\|can_fifo:i_can_fifo\|lpm_ram_dp:info_fifo " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_bsp:i_can_bsp\|can_fifo:i_can_fifo\|lpm_ram_dp:info_fifo\|altdpram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_bsp:i_can_bsp\|can_fifo:i_can_fifo\|lpm_ram_dp:info_fifo\"" {  } { { "altdpram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altdpram.tdf" 203 4 0 } } { "DE2_115_SOPC/synthesis/submodules/can_fifo.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_fifo.v" 408 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014423991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_npo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_npo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_npo1 " "Found entity 1: altsyncram_npo1" {  } { { "db/altsyncram_npo1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_npo1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014424047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014424047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_npo1 DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_bsp:i_can_bsp\|can_fifo:i_can_fifo\|lpm_ram_dp:info_fifo\|altdpram:sram\|altsyncram:ram_block\|altsyncram_npo1:auto_generated " "Elaborating entity \"altsyncram_npo1\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_bsp:i_can_bsp\|can_fifo:i_can_fifo\|lpm_ram_dp:info_fifo\|altdpram:sram\|altsyncram:ram_block\|altsyncram_npo1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014424051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_dp DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_bsp:i_can_bsp\|can_fifo:i_can_fifo\|lpm_ram_dp:overrun_fifo " "Elaborating entity \"lpm_ram_dp\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_bsp:i_can_bsp\|can_fifo:i_can_fifo\|lpm_ram_dp:overrun_fifo\"" {  } { { "DE2_115_SOPC/synthesis/submodules/can_fifo.v" "overrun_fifo" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_fifo.v" 424 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014424070 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_bsp:i_can_bsp\|can_fifo:i_can_fifo\|lpm_ram_dp:overrun_fifo " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_bsp:i_can_bsp\|can_fifo:i_can_fifo\|lpm_ram_dp:overrun_fifo\"" {  } { { "DE2_115_SOPC/synthesis/submodules/can_fifo.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_fifo.v" 424 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014424079 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_bsp:i_can_bsp\|can_fifo:i_can_fifo\|lpm_ram_dp:overrun_fifo " "Instantiated megafunction \"DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_bsp:i_can_bsp\|can_fifo:i_can_fifo\|lpm_ram_dp:overrun_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Parameter \"lpm_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014424079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthad 6 " "Parameter \"lpm_widthad\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014424079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014424079 ""}  } { { "DE2_115_SOPC/synthesis/submodules/can_fifo.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_fifo.v" 424 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1493014424079 ""}
{ "Warning" "WCBX_ALTDPRAM_ALTSYNCRAM_CONVERSION" "" "ALTDPRAM doesn't support Cyclone IV E. Trying for best case memory conversions. The power up states will be different for stratix as well as read during write modes" {  } { { "lpm_ram_dp.tdf" "sram" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 71 3 0 } }  } 0 272007 "Warning message" 0 0 "Quartus II" 0 -1 1493014424104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_bsp:i_can_bsp\|can_fifo:i_can_fifo\|lpm_ram_dp:overrun_fifo\|altdpram:sram " "Elaborating entity \"altdpram\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_bsp:i_can_bsp\|can_fifo:i_can_fifo\|lpm_ram_dp:overrun_fifo\|altdpram:sram\"" {  } { { "lpm_ram_dp.tdf" "sram" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 71 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014424106 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_bsp:i_can_bsp\|can_fifo:i_can_fifo\|lpm_ram_dp:overrun_fifo\|altdpram:sram DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_bsp:i_can_bsp\|can_fifo:i_can_fifo\|lpm_ram_dp:overrun_fifo " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_bsp:i_can_bsp\|can_fifo:i_can_fifo\|lpm_ram_dp:overrun_fifo\|altdpram:sram\", which is child of megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_bsp:i_can_bsp\|can_fifo:i_can_fifo\|lpm_ram_dp:overrun_fifo\"" {  } { { "lpm_ram_dp.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 71 3 0 } } { "DE2_115_SOPC/synthesis/submodules/can_fifo.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_fifo.v" 424 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014424123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_bsp:i_can_bsp\|can_fifo:i_can_fifo\|lpm_ram_dp:overrun_fifo\|altdpram:sram\|altsyncram:ram_block " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_bsp:i_can_bsp\|can_fifo:i_can_fifo\|lpm_ram_dp:overrun_fifo\|altdpram:sram\|altsyncram:ram_block\"" {  } { { "altdpram.tdf" "ram_block" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altdpram.tdf" 203 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014424152 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_bsp:i_can_bsp\|can_fifo:i_can_fifo\|lpm_ram_dp:overrun_fifo\|altdpram:sram\|altsyncram:ram_block DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_bsp:i_can_bsp\|can_fifo:i_can_fifo\|lpm_ram_dp:overrun_fifo " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_bsp:i_can_bsp\|can_fifo:i_can_fifo\|lpm_ram_dp:overrun_fifo\|altdpram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_bsp:i_can_bsp\|can_fifo:i_can_fifo\|lpm_ram_dp:overrun_fifo\"" {  } { { "altdpram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altdpram.tdf" 203 4 0 } } { "DE2_115_SOPC/synthesis/submodules/can_fifo.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_fifo.v" 424 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014424164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hpo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hpo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hpo1 " "Found entity 1: altsyncram_hpo1" {  } { { "db/altsyncram_hpo1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_hpo1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014424220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014424220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hpo1 DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_bsp:i_can_bsp\|can_fifo:i_can_fifo\|lpm_ram_dp:overrun_fifo\|altdpram:sram\|altsyncram:ram_block\|altsyncram_hpo1:auto_generated " "Elaborating entity \"altsyncram_hpo1\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_bsp:i_can_bsp\|can_fifo:i_can_fifo\|lpm_ram_dp:overrun_fifo\|altdpram:sram\|altsyncram:ram_block\|altsyncram_hpo1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014424224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "can_ibo DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_bsp:i_can_bsp\|can_ibo:i_ibo_tx_data_0 " "Elaborating entity \"can_ibo\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_bsp:i_can_bsp\|can_ibo:i_ibo_tx_data_0\"" {  } { { "DE2_115_SOPC/synthesis/submodules/can_bsp.v" "i_ibo_tx_data_0" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_bsp.v" 1728 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014424240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_uart_0 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_uart_0:uart_0 " "Elaborating entity \"DE2_115_SOPC_uart_0\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_uart_0:uart_0\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "uart_0" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014424275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_uart_0_tx DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_uart_0:uart_0\|DE2_115_SOPC_uart_0_tx:the_DE2_115_SOPC_uart_0_tx " "Elaborating entity \"DE2_115_SOPC_uart_0_tx\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_uart_0:uart_0\|DE2_115_SOPC_uart_0_tx:the_DE2_115_SOPC_uart_0_tx\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_uart_0.v" "the_DE2_115_SOPC_uart_0_tx" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_uart_0.v" 873 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014424284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_uart_0_rx DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_uart_0:uart_0\|DE2_115_SOPC_uart_0_rx:the_DE2_115_SOPC_uart_0_rx " "Elaborating entity \"DE2_115_SOPC_uart_0_rx\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_uart_0:uart_0\|DE2_115_SOPC_uart_0_rx:the_DE2_115_SOPC_uart_0_rx\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_uart_0.v" "the_DE2_115_SOPC_uart_0_rx" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_uart_0.v" 891 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014424296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_uart_0_rx_stimulus_source DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_uart_0:uart_0\|DE2_115_SOPC_uart_0_rx:the_DE2_115_SOPC_uart_0_rx\|DE2_115_SOPC_uart_0_rx_stimulus_source:the_DE2_115_SOPC_uart_0_rx_stimulus_source " "Elaborating entity \"DE2_115_SOPC_uart_0_rx_stimulus_source\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_uart_0:uart_0\|DE2_115_SOPC_uart_0_rx:the_DE2_115_SOPC_uart_0_rx\|DE2_115_SOPC_uart_0_rx_stimulus_source:the_DE2_115_SOPC_uart_0_rx_stimulus_source\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_uart_0.v" "the_DE2_115_SOPC_uart_0_rx_stimulus_source" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_uart_0.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014424308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_uart_0_regs DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_uart_0:uart_0\|DE2_115_SOPC_uart_0_regs:the_DE2_115_SOPC_uart_0_regs " "Elaborating entity \"DE2_115_SOPC_uart_0_regs\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_uart_0:uart_0\|DE2_115_SOPC_uart_0_regs:the_DE2_115_SOPC_uart_0_regs\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_uart_0.v" "the_DE2_115_SOPC_uart_0_regs" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_uart_0.v" 922 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014424317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_clock_crossing_bridge DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io " "Elaborating entity \"altera_avalon_mm_clock_crossing_bridge\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "clock_crossing_io" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014424341 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 altera_avalon_mm_clock_crossing_bridge.v(192) " "Verilog HDL assignment warning at altera_avalon_mm_clock_crossing_bridge.v(192): truncated value with size 32 to match size of target (9)" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1493014424345 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 altera_avalon_mm_clock_crossing_bridge.v(194) " "Verilog HDL assignment warning at altera_avalon_mm_clock_crossing_bridge.v(194): truncated value with size 32 to match size of target (9)" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1493014424345 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "cmd_fifo" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014424364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_dcfifo_synchronizer_bundle DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser " "Elaborating entity \"altera_dcfifo_synchronizer_bundle\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_avalon_dc_fifo.v" "write_crosser" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_avalon_dc_fifo.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014424396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer:sync\[0\].u\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "sync\[0\].u" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014424405 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer:sync\[0\].u " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer:sync\[0\].u\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 33 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014424411 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer:sync\[0\].u " "Instantiated megafunction \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer:sync\[0\].u\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014424412 ""}  } { { "DE2_115_SOPC/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 33 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1493014424412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "rsp_fifo" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014424443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_dcfifo_synchronizer_bundle DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser " "Elaborating entity \"altera_dcfifo_synchronizer_bundle\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_avalon_dc_fifo.v" "write_crosser" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_avalon_dc_fifo.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014424491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu " "Elaborating entity \"DE2_115_SOPC_cpu\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "cpu" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014424551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_test_bench DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_test_bench:the_DE2_115_SOPC_cpu_test_bench " "Elaborating entity \"DE2_115_SOPC_cpu_test_bench\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_test_bench:the_DE2_115_SOPC_cpu_test_bench\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "the_DE2_115_SOPC_cpu_test_bench" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 6614 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014425128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_ic_data_module DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_ic_data_module:DE2_115_SOPC_cpu_ic_data " "Elaborating entity \"DE2_115_SOPC_cpu_ic_data_module\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_ic_data_module:DE2_115_SOPC_cpu_ic_data\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "DE2_115_SOPC_cpu_ic_data" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 7635 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014425157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_ic_data_module:DE2_115_SOPC_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_ic_data_module:DE2_115_SOPC_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "the_altsyncram" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014425220 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_ic_data_module:DE2_115_SOPC_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_ic_data_module:DE2_115_SOPC_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014425242 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_ic_data_module:DE2_115_SOPC_cpu_ic_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_ic_data_module:DE2_115_SOPC_cpu_ic_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014425242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014425242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014425242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014425242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014425242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014425242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014425242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014425242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014425242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014425242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014425242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014425242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014425242 ""}  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1493014425242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjd1 " "Found entity 1: altsyncram_cjd1" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_cjd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014425307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014425307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjd1 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_ic_data_module:DE2_115_SOPC_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated " "Elaborating entity \"altsyncram_cjd1\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_ic_data_module:DE2_115_SOPC_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014425310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_ic_tag_module DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_ic_tag_module:DE2_115_SOPC_cpu_ic_tag " "Elaborating entity \"DE2_115_SOPC_cpu_ic_tag_module\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_ic_tag_module:DE2_115_SOPC_cpu_ic_tag\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "DE2_115_SOPC_cpu_ic_tag" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 7701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014425350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_ic_tag_module:DE2_115_SOPC_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_ic_tag_module:DE2_115_SOPC_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "the_altsyncram" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014425393 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_ic_tag_module:DE2_115_SOPC_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_ic_tag_module:DE2_115_SOPC_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 127 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014425407 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_ic_tag_module:DE2_115_SOPC_cpu_ic_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_ic_tag_module:DE2_115_SOPC_cpu_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014425407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DE2_115_SOPC_cpu_ic_tag_ram.mif " "Parameter \"init_file\" = \"DE2_115_SOPC_cpu_ic_tag_ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014425407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014425407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014425407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014425407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014425407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014425407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014425407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014425407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014425407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014425407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 24 " "Parameter \"width_b\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014425407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014425407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014425407 ""}  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 127 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1493014425407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q8h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q8h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q8h1 " "Found entity 1: altsyncram_q8h1" {  } { { "db/altsyncram_q8h1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_q8h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014425466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014425466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q8h1 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_ic_tag_module:DE2_115_SOPC_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_q8h1:auto_generated " "Elaborating entity \"altsyncram_q8h1\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_ic_tag_module:DE2_115_SOPC_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_q8h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014425469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_bht_module DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_bht_module:DE2_115_SOPC_cpu_bht " "Elaborating entity \"DE2_115_SOPC_cpu_bht_module\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_bht_module:DE2_115_SOPC_cpu_bht\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "DE2_115_SOPC_cpu_bht" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 7874 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014425584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_bht_module:DE2_115_SOPC_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_bht_module:DE2_115_SOPC_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "the_altsyncram" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014425607 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_bht_module:DE2_115_SOPC_cpu_bht\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_bht_module:DE2_115_SOPC_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 195 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014425619 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_bht_module:DE2_115_SOPC_cpu_bht\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_bht_module:DE2_115_SOPC_cpu_bht\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014425619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DE2_115_SOPC_cpu_bht_ram.mif " "Parameter \"init_file\" = \"DE2_115_SOPC_cpu_bht_ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014425619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014425619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014425619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014425619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014425619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014425619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014425619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014425619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014425619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014425619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 2 " "Parameter \"width_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014425619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014425619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014425619 ""}  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 195 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1493014425619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fsg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fsg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fsg1 " "Found entity 1: altsyncram_fsg1" {  } { { "db/altsyncram_fsg1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_fsg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014425678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014425678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fsg1 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_bht_module:DE2_115_SOPC_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_fsg1:auto_generated " "Elaborating entity \"altsyncram_fsg1\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_bht_module:DE2_115_SOPC_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_fsg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014425681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_register_bank_a_module DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_register_bank_a_module:DE2_115_SOPC_cpu_register_bank_a " "Elaborating entity \"DE2_115_SOPC_cpu_register_bank_a_module\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_register_bank_a_module:DE2_115_SOPC_cpu_register_bank_a\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "DE2_115_SOPC_cpu_register_bank_a" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 8640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014425711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_register_bank_a_module:DE2_115_SOPC_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_register_bank_a_module:DE2_115_SOPC_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "the_altsyncram" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014425773 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_register_bank_a_module:DE2_115_SOPC_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_register_bank_a_module:DE2_115_SOPC_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 260 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014425786 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_register_bank_a_module:DE2_115_SOPC_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_register_bank_a_module:DE2_115_SOPC_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014425786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DE2_115_SOPC_cpu_rf_ram_a.mif " "Parameter \"init_file\" = \"DE2_115_SOPC_cpu_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014425786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014425786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014425786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014425786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014425786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014425786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014425786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014425786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014425786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014425786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014425786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014425786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014425786 ""}  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 260 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1493014425786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fag1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fag1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fag1 " "Found entity 1: altsyncram_fag1" {  } { { "db/altsyncram_fag1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_fag1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014425848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014425848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fag1 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_register_bank_a_module:DE2_115_SOPC_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fag1:auto_generated " "Elaborating entity \"altsyncram_fag1\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_register_bank_a_module:DE2_115_SOPC_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fag1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014425851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_register_bank_b_module DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_register_bank_b_module:DE2_115_SOPC_cpu_register_bank_b " "Elaborating entity \"DE2_115_SOPC_cpu_register_bank_b_module\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_register_bank_b_module:DE2_115_SOPC_cpu_register_bank_b\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "DE2_115_SOPC_cpu_register_bank_b" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 8661 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014425983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_register_bank_b_module:DE2_115_SOPC_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_register_bank_b_module:DE2_115_SOPC_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "the_altsyncram" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426032 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_register_bank_b_module:DE2_115_SOPC_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_register_bank_b_module:DE2_115_SOPC_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 325 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014426046 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_register_bank_b_module:DE2_115_SOPC_cpu_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_register_bank_b_module:DE2_115_SOPC_cpu_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DE2_115_SOPC_cpu_rf_ram_b.mif " "Parameter \"init_file\" = \"DE2_115_SOPC_cpu_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426046 ""}  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 325 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1493014426046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gag1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gag1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gag1 " "Found entity 1: altsyncram_gag1" {  } { { "db/altsyncram_gag1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_gag1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014426109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014426109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gag1 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_register_bank_b_module:DE2_115_SOPC_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_gag1:auto_generated " "Elaborating entity \"altsyncram_gag1\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_register_bank_b_module:DE2_115_SOPC_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_gag1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_mult_cell DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell " "Elaborating entity \"DE2_115_SOPC_cpu_mult_cell\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "the_DE2_115_SOPC_cpu_mult_cell" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 10906 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_mult_cell.v" "the_altmult_add_part_1" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_mult_cell.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426330 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1 " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_mult_cell.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_mult_cell.v" 52 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014426343 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1 " "Instantiated megafunction \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add " "Parameter \"lpm_type\" = \"altera_mult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family CYCLONEIVE " "Parameter \"selected_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426343 ""}  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_mult_cell.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_mult_cell.v" 52 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1493014426343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_q1u2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_q1u2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_q1u2 " "Found entity 1: altera_mult_add_q1u2" {  } { { "db/altera_mult_add_q1u2.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altera_mult_add_q1u2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014426430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014426430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_q1u2 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated " "Elaborating entity \"altera_mult_add_q1u2\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 355 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_q1u2.v" "altera_mult_add_rtl1" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426512 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "systolic_adder_output altera_mult_add_rtl.v(695) " "Verilog HDL warning at altera_mult_add_rtl.v(695): object systolic_adder_output used but never assigned" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 695 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1493014426542 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_q1u2.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Instantiated megafunction \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_direction ADD " "Parameter \"accum_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_aclr NONE " "Parameter \"accum_sload_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_aclr NONE " "Parameter \"accum_sload_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_clock UNREGISTERED " "Parameter \"accum_sload_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_register UNREGISTERED " "Parameter \"accum_sload_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accumulator NO " "Parameter \"accumulator\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder1_rounding NO " "Parameter \"adder1_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder3_rounding NO " "Parameter \"adder3_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_aclr NONE " "Parameter \"addnsub1_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_aclr NONE " "Parameter \"addnsub1_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_register UNREGISTERED " "Parameter \"addnsub1_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_register UNREGISTERED " "Parameter \"addnsub1_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_aclr NONE " "Parameter \"addnsub3_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_aclr NONE " "Parameter \"addnsub3_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_register UNREGISTERED " "Parameter \"addnsub3_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_register UNREGISTERED " "Parameter \"addnsub3_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 NONE " "Parameter \"addnsub_multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr3 NONE " "Parameter \"addnsub_multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr1 NONE " "Parameter \"addnsub_multiplier_latency_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr3 NONE " "Parameter \"addnsub_multiplier_latency_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock1 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock3 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register3 UNREGISTERED " "Parameter \"addnsub_multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_aclr NONE " "Parameter \"chainout_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder NO " "Parameter \"chainout_adder\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_register UNREGISTERED " "Parameter \"chainout_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_aclr NONE " "Parameter \"chainout_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_aclr NONE " "Parameter \"chainout_round_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_register UNREGISTERED " "Parameter \"chainout_round_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_aclr NONE " "Parameter \"chainout_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_register UNREGISTERED " "Parameter \"chainout_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_register UNREGISTERED " "Parameter \"chainout_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_rounding NO " "Parameter \"chainout_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_aclr NONE " "Parameter \"chainout_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_aclr NONE " "Parameter \"chainout_saturate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_register UNREGISTERED " "Parameter \"chainout_saturate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_aclr NONE " "Parameter \"chainout_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_register UNREGISTERED " "Parameter \"chainout_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_register UNREGISTERED " "Parameter \"chainout_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturation NO " "Parameter \"chainout_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_0 0 " "Parameter \"coef0_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_1 0 " "Parameter \"coef0_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_2 0 " "Parameter \"coef0_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_3 0 " "Parameter \"coef0_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_4 0 " "Parameter \"coef0_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_5 0 " "Parameter \"coef0_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_6 0 " "Parameter \"coef0_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_7 0 " "Parameter \"coef0_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_0 0 " "Parameter \"coef1_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_1 0 " "Parameter \"coef1_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_2 0 " "Parameter \"coef1_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_3 0 " "Parameter \"coef1_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_4 0 " "Parameter \"coef1_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_5 0 " "Parameter \"coef1_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_6 0 " "Parameter \"coef1_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_7 0 " "Parameter \"coef1_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_0 0 " "Parameter \"coef2_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_1 0 " "Parameter \"coef2_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_2 0 " "Parameter \"coef2_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_3 0 " "Parameter \"coef2_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_4 0 " "Parameter \"coef2_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_5 0 " "Parameter \"coef2_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_6 0 " "Parameter \"coef2_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_7 0 " "Parameter \"coef2_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_0 0 " "Parameter \"coef3_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_1 0 " "Parameter \"coef3_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_2 0 " "Parameter \"coef3_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_3 0 " "Parameter \"coef3_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_4 0 " "Parameter \"coef3_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_5 0 " "Parameter \"coef3_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_6 0 " "Parameter \"coef3_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_7 0 " "Parameter \"coef3_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_aclr NONE " "Parameter \"coefsel0_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_aclr NONE " "Parameter \"coefsel0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_clock UNREGISTERED " "Parameter \"coefsel0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_register UNREGISTERED " "Parameter \"coefsel0_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_aclr NONE " "Parameter \"coefsel1_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_aclr NONE " "Parameter \"coefsel1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_clock UNREGISTERED " "Parameter \"coefsel1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_register UNREGISTERED " "Parameter \"coefsel1_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_aclr NONE " "Parameter \"coefsel2_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_aclr NONE " "Parameter \"coefsel2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_clock UNREGISTERED " "Parameter \"coefsel2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_register UNREGISTERED " "Parameter \"coefsel2_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_aclr NONE " "Parameter \"coefsel3_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_aclr NONE " "Parameter \"coefsel3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_clock UNREGISTERED " "Parameter \"coefsel3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_register UNREGISTERED " "Parameter \"coefsel3_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "double_accum NO " "Parameter \"double_accum\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dsp_block_balancing Auto " "Parameter \"dsp_block_balancing\" = \"Auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extra_latency 0 " "Parameter \"extra_latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_aclr NONE " "Parameter \"input_a0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_clock UNREGISTERED " "Parameter \"input_a0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_aclr NONE " "Parameter \"input_a1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_clock UNREGISTERED " "Parameter \"input_a1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_aclr NONE " "Parameter \"input_a2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_clock UNREGISTERED " "Parameter \"input_a2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_aclr NONE " "Parameter \"input_a3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_clock UNREGISTERED " "Parameter \"input_a3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 NONE " "Parameter \"input_aclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 NONE " "Parameter \"input_aclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 NONE " "Parameter \"input_aclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a3 NONE " "Parameter \"input_aclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 NONE " "Parameter \"input_aclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 NONE " "Parameter \"input_aclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 NONE " "Parameter \"input_aclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b3 NONE " "Parameter \"input_aclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c0 NONE " "Parameter \"input_aclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c1 NONE " "Parameter \"input_aclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c2 NONE " "Parameter \"input_aclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c3 NONE " "Parameter \"input_aclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_aclr NONE " "Parameter \"input_b0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_clock UNREGISTERED " "Parameter \"input_b0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_aclr NONE " "Parameter \"input_b1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_clock UNREGISTERED " "Parameter \"input_b1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_aclr NONE " "Parameter \"input_b2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_clock UNREGISTERED " "Parameter \"input_b2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_aclr NONE " "Parameter \"input_b3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_clock UNREGISTERED " "Parameter \"input_b3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_aclr NONE " "Parameter \"input_c0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_clock UNREGISTERED " "Parameter \"input_c0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_aclr NONE " "Parameter \"input_c1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_clock UNREGISTERED " "Parameter \"input_c1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_aclr NONE " "Parameter \"input_c2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_clock UNREGISTERED " "Parameter \"input_c2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_aclr NONE " "Parameter \"input_c3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_clock UNREGISTERED " "Parameter \"input_c3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 UNREGISTERED " "Parameter \"input_register_a1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 UNREGISTERED " "Parameter \"input_register_a2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a3 UNREGISTERED " "Parameter \"input_register_a3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 UNREGISTERED " "Parameter \"input_register_b1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 UNREGISTERED " "Parameter \"input_register_b2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b3 UNREGISTERED " "Parameter \"input_register_b3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c0 UNREGISTERED " "Parameter \"input_register_c0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c1 UNREGISTERED " "Parameter \"input_register_c1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c2 UNREGISTERED " "Parameter \"input_register_c2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c3 UNREGISTERED " "Parameter \"input_register_c3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 DATAA " "Parameter \"input_source_a2\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a3 DATAA " "Parameter \"input_source_a3\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b3 DATAB " "Parameter \"input_source_b3\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "latency 0 " "Parameter \"latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_aclr NONE " "Parameter \"loadconst_control_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_register UNREGISTERED " "Parameter \"loadconst_control_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_value 64 " "Parameter \"loadconst_value\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_aclr NONE " "Parameter \"mult01_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_register UNREGISTERED " "Parameter \"mult01_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_aclr ACLR0 " "Parameter \"mult01_saturation_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_register UNREGISTERED " "Parameter \"mult01_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_aclr NONE " "Parameter \"mult23_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_register UNREGISTERED " "Parameter \"mult23_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_aclr NONE " "Parameter \"mult23_saturation_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_register UNREGISTERED " "Parameter \"mult23_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_rounding NO " "Parameter \"multiplier01_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_saturation NO " "Parameter \"multiplier01_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_rounding NO " "Parameter \"multiplier23_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_saturation NO " "Parameter \"multiplier23_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier3_direction ADD " "Parameter \"multiplier3_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 NONE " "Parameter \"multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 NONE " "Parameter \"multiplier_aclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr3 NONE " "Parameter \"multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 UNREGISTERED " "Parameter \"multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 UNREGISTERED " "Parameter \"multiplier_register2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register3 UNREGISTERED " "Parameter \"multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr NONE " "Parameter \"output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_aclr NONE " "Parameter \"output_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_aclr NONE " "Parameter \"output_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_register UNREGISTERED " "Parameter \"output_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_register UNREGISTERED " "Parameter \"output_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_type NEAREST_INTEGER " "Parameter \"output_round_type\" = \"NEAREST_INTEGER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_rounding NO " "Parameter \"output_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_aclr NONE " "Parameter \"output_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_aclr NONE " "Parameter \"output_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_register UNREGISTERED " "Parameter \"output_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_register UNREGISTERED " "Parameter \"output_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_type ASYMMETRIC " "Parameter \"output_saturate_type\" = \"ASYMMETRIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturation NO " "Parameter \"output_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_chainout_sat_is_overflow PORT_UNUSED " "Parameter \"port_chainout_sat_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_output_is_overflow PORT_UNUSED " "Parameter \"port_output_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_0 ADD " "Parameter \"preadder_direction_0\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_1 ADD " "Parameter \"preadder_direction_1\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_2 ADD " "Parameter \"preadder_direction_2\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_3 ADD " "Parameter \"preadder_direction_3\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_mode SIMPLE " "Parameter \"preadder_mode\" = \"SIMPLE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_aclr NONE " "Parameter \"rotate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_aclr NONE " "Parameter \"rotate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_register UNREGISTERED " "Parameter \"rotate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_aclr NONE " "Parameter \"rotate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_register UNREGISTERED " "Parameter \"rotate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_register UNREGISTERED " "Parameter \"rotate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_aclr NONE " "Parameter \"scanouta_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_register UNREGISTERED " "Parameter \"scanouta_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family Cyclone IV E " "Parameter \"selected_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_mode NO " "Parameter \"shift_mode\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_aclr NONE " "Parameter \"shift_right_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_aclr NONE " "Parameter \"shift_right_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_register UNREGISTERED " "Parameter \"shift_right_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_aclr NONE " "Parameter \"shift_right_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_register UNREGISTERED " "Parameter \"shift_right_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_register UNREGISTERED " "Parameter \"shift_right_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a NONE " "Parameter \"signed_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b NONE " "Parameter \"signed_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_a NONE " "Parameter \"signed_latency_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_b NONE " "Parameter \"signed_latency_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_a UNREGISTERED " "Parameter \"signed_latency_clock_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_b UNREGISTERED " "Parameter \"signed_latency_clock_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr1 NONE " "Parameter \"systolic_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr3 NONE " "Parameter \"systolic_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay1 UNREGISTERED " "Parameter \"systolic_delay1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay3 UNREGISTERED " "Parameter \"systolic_delay3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_sload_accum_port NO " "Parameter \"use_sload_accum_port\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_c 22 " "Parameter \"width_c\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_chainin 1 " "Parameter \"width_chainin\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_coef 18 " "Parameter \"width_coef\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_msb 17 " "Parameter \"width_msb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_saturate_sign 1 " "Parameter \"width_saturate_sign\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_aclr NONE " "Parameter \"zero_chainout_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_register UNREGISTERED " "Parameter \"zero_chainout_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_aclr NONE " "Parameter \"zero_loopback_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_aclr NONE " "Parameter \"zero_loopback_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_register UNREGISTERED " "Parameter \"zero_loopback_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_aclr NONE " "Parameter \"zero_loopback_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_register UNREGISTERED " "Parameter \"zero_loopback_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_register UNREGISTERED " "Parameter \"zero_loopback_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add_rtl " "Parameter \"lpm_type\" = \"altera_mult_add_rtl\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426581 ""}  } { { "db/altera_mult_add_q1u2.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1493014426581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 767 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426593 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\", which is child of megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 767 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426608 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\", which is child of megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 802 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426657 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1342 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426682 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1405 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 810 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426745 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\", which is child of megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 810 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426762 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1342 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426786 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1405 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_scanchain DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_scanchain:scanchain_block " "Elaborating entity \"ama_scanchain\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_scanchain:scanchain_block\"" {  } { { "altera_mult_add_rtl.v" "scanchain_block" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 830 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426812 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_scanchain:scanchain_block DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_scanchain:scanchain_block\", which is child of megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 830 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_with_ext_function DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_scanchain:scanchain_block\|ama_register_with_ext_function:scanchain_register_block_0 " "Elaborating entity \"ama_register_with_ext_function\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_scanchain:scanchain_block\|ama_register_with_ext_function:scanchain_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "scanchain_register_block_0" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2699 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426827 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_scanchain:scanchain_block\|ama_register_with_ext_function:scanchain_register_block_0 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_scanchain:scanchain_block\|ama_register_with_ext_function:scanchain_register_block_0\", which is child of megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2699 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 837 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426885 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\", which is child of megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 837 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426903 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\", which is child of megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2185 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1817 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426932 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1817 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1830 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426958 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1830 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014426964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 845 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427113 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\", which is child of megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 845 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2030 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427176 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\", which is child of megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2030 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2033 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427190 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\", which is child of megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2033 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 853 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427213 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\", which is child of megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 853 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1817 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427232 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1817 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1830 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427257 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1830 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_accumulator_function DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block " "Elaborating entity \"ama_accumulator_function\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block\"" {  } { { "altera_mult_add_rtl.v" "accumulator_block" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 874 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427282 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block\", which is child of megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 874 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 901 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427298 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\", which is child of megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 901 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2 " "Elaborating entity \"altera_mult_add\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_mult_cell.v" "the_altmult_add_part_2" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_mult_cell.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427343 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2 " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_mult_cell.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_mult_cell.v" 93 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014427356 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2 " "Instantiated megafunction \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add " "Parameter \"lpm_type\" = \"altera_mult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family CYCLONEIVE " "Parameter \"selected_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 16 " "Parameter \"width_result\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427356 ""}  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_mult_cell.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_mult_cell.v" 93 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1493014427356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_s1u2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_s1u2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_s1u2 " "Found entity 1: altera_mult_add_s1u2" {  } { { "db/altera_mult_add_s1u2.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altera_mult_add_s1u2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014427415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014427415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_s1u2 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated " "Elaborating entity \"altera_mult_add_s1u2\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 355 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_s1u2.v" "altera_mult_add_rtl1" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altera_mult_add_s1u2.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427443 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "systolic_adder_output altera_mult_add_rtl.v(695) " "Verilog HDL warning at altera_mult_add_rtl.v(695): object systolic_adder_output used but never assigned" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 695 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1493014427457 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_s1u2.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altera_mult_add_s1u2.v" 108 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014427494 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Instantiated megafunction \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_direction ADD " "Parameter \"accum_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_aclr NONE " "Parameter \"accum_sload_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_aclr NONE " "Parameter \"accum_sload_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_clock UNREGISTERED " "Parameter \"accum_sload_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_register UNREGISTERED " "Parameter \"accum_sload_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accumulator NO " "Parameter \"accumulator\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder1_rounding NO " "Parameter \"adder1_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder3_rounding NO " "Parameter \"adder3_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_aclr NONE " "Parameter \"addnsub1_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_aclr NONE " "Parameter \"addnsub1_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_register UNREGISTERED " "Parameter \"addnsub1_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_register UNREGISTERED " "Parameter \"addnsub1_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_aclr NONE " "Parameter \"addnsub3_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_aclr NONE " "Parameter \"addnsub3_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_register UNREGISTERED " "Parameter \"addnsub3_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_register UNREGISTERED " "Parameter \"addnsub3_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 NONE " "Parameter \"addnsub_multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr3 NONE " "Parameter \"addnsub_multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr1 NONE " "Parameter \"addnsub_multiplier_latency_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr3 NONE " "Parameter \"addnsub_multiplier_latency_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock1 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock3 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register3 UNREGISTERED " "Parameter \"addnsub_multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_aclr NONE " "Parameter \"chainout_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder NO " "Parameter \"chainout_adder\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_register UNREGISTERED " "Parameter \"chainout_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_aclr NONE " "Parameter \"chainout_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_aclr NONE " "Parameter \"chainout_round_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_register UNREGISTERED " "Parameter \"chainout_round_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_aclr NONE " "Parameter \"chainout_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_register UNREGISTERED " "Parameter \"chainout_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_register UNREGISTERED " "Parameter \"chainout_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_rounding NO " "Parameter \"chainout_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_aclr NONE " "Parameter \"chainout_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_aclr NONE " "Parameter \"chainout_saturate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_register UNREGISTERED " "Parameter \"chainout_saturate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_aclr NONE " "Parameter \"chainout_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_register UNREGISTERED " "Parameter \"chainout_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_register UNREGISTERED " "Parameter \"chainout_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturation NO " "Parameter \"chainout_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_0 0 " "Parameter \"coef0_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_1 0 " "Parameter \"coef0_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_2 0 " "Parameter \"coef0_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_3 0 " "Parameter \"coef0_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_4 0 " "Parameter \"coef0_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_5 0 " "Parameter \"coef0_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_6 0 " "Parameter \"coef0_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_7 0 " "Parameter \"coef0_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_0 0 " "Parameter \"coef1_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_1 0 " "Parameter \"coef1_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_2 0 " "Parameter \"coef1_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_3 0 " "Parameter \"coef1_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_4 0 " "Parameter \"coef1_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_5 0 " "Parameter \"coef1_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_6 0 " "Parameter \"coef1_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_7 0 " "Parameter \"coef1_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_0 0 " "Parameter \"coef2_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_1 0 " "Parameter \"coef2_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_2 0 " "Parameter \"coef2_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_3 0 " "Parameter \"coef2_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_4 0 " "Parameter \"coef2_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_5 0 " "Parameter \"coef2_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_6 0 " "Parameter \"coef2_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_7 0 " "Parameter \"coef2_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_0 0 " "Parameter \"coef3_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_1 0 " "Parameter \"coef3_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_2 0 " "Parameter \"coef3_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_3 0 " "Parameter \"coef3_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_4 0 " "Parameter \"coef3_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_5 0 " "Parameter \"coef3_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_6 0 " "Parameter \"coef3_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_7 0 " "Parameter \"coef3_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_aclr NONE " "Parameter \"coefsel0_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_aclr NONE " "Parameter \"coefsel0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_clock UNREGISTERED " "Parameter \"coefsel0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_register UNREGISTERED " "Parameter \"coefsel0_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_aclr NONE " "Parameter \"coefsel1_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_aclr NONE " "Parameter \"coefsel1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_clock UNREGISTERED " "Parameter \"coefsel1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_register UNREGISTERED " "Parameter \"coefsel1_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_aclr NONE " "Parameter \"coefsel2_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_aclr NONE " "Parameter \"coefsel2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_clock UNREGISTERED " "Parameter \"coefsel2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_register UNREGISTERED " "Parameter \"coefsel2_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_aclr NONE " "Parameter \"coefsel3_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_aclr NONE " "Parameter \"coefsel3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_clock UNREGISTERED " "Parameter \"coefsel3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_register UNREGISTERED " "Parameter \"coefsel3_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "double_accum NO " "Parameter \"double_accum\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dsp_block_balancing Auto " "Parameter \"dsp_block_balancing\" = \"Auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extra_latency 0 " "Parameter \"extra_latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_aclr NONE " "Parameter \"input_a0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_clock UNREGISTERED " "Parameter \"input_a0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_aclr NONE " "Parameter \"input_a1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_clock UNREGISTERED " "Parameter \"input_a1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_aclr NONE " "Parameter \"input_a2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_clock UNREGISTERED " "Parameter \"input_a2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_aclr NONE " "Parameter \"input_a3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_clock UNREGISTERED " "Parameter \"input_a3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 NONE " "Parameter \"input_aclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 NONE " "Parameter \"input_aclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 NONE " "Parameter \"input_aclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a3 NONE " "Parameter \"input_aclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 NONE " "Parameter \"input_aclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 NONE " "Parameter \"input_aclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 NONE " "Parameter \"input_aclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b3 NONE " "Parameter \"input_aclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c0 NONE " "Parameter \"input_aclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c1 NONE " "Parameter \"input_aclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c2 NONE " "Parameter \"input_aclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c3 NONE " "Parameter \"input_aclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_aclr NONE " "Parameter \"input_b0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_clock UNREGISTERED " "Parameter \"input_b0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_aclr NONE " "Parameter \"input_b1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_clock UNREGISTERED " "Parameter \"input_b1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_aclr NONE " "Parameter \"input_b2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_clock UNREGISTERED " "Parameter \"input_b2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_aclr NONE " "Parameter \"input_b3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_clock UNREGISTERED " "Parameter \"input_b3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_aclr NONE " "Parameter \"input_c0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_clock UNREGISTERED " "Parameter \"input_c0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_aclr NONE " "Parameter \"input_c1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_clock UNREGISTERED " "Parameter \"input_c1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_aclr NONE " "Parameter \"input_c2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_clock UNREGISTERED " "Parameter \"input_c2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_aclr NONE " "Parameter \"input_c3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_clock UNREGISTERED " "Parameter \"input_c3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 UNREGISTERED " "Parameter \"input_register_a1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 UNREGISTERED " "Parameter \"input_register_a2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a3 UNREGISTERED " "Parameter \"input_register_a3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 UNREGISTERED " "Parameter \"input_register_b1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 UNREGISTERED " "Parameter \"input_register_b2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b3 UNREGISTERED " "Parameter \"input_register_b3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c0 UNREGISTERED " "Parameter \"input_register_c0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c1 UNREGISTERED " "Parameter \"input_register_c1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c2 UNREGISTERED " "Parameter \"input_register_c2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c3 UNREGISTERED " "Parameter \"input_register_c3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 DATAA " "Parameter \"input_source_a2\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a3 DATAA " "Parameter \"input_source_a3\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b3 DATAB " "Parameter \"input_source_b3\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "latency 0 " "Parameter \"latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_aclr NONE " "Parameter \"loadconst_control_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_register UNREGISTERED " "Parameter \"loadconst_control_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_value 64 " "Parameter \"loadconst_value\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_aclr NONE " "Parameter \"mult01_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_register UNREGISTERED " "Parameter \"mult01_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_aclr ACLR0 " "Parameter \"mult01_saturation_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_register UNREGISTERED " "Parameter \"mult01_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_aclr NONE " "Parameter \"mult23_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_register UNREGISTERED " "Parameter \"mult23_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_aclr NONE " "Parameter \"mult23_saturation_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_register UNREGISTERED " "Parameter \"mult23_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_rounding NO " "Parameter \"multiplier01_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_saturation NO " "Parameter \"multiplier01_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_rounding NO " "Parameter \"multiplier23_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_saturation NO " "Parameter \"multiplier23_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier3_direction ADD " "Parameter \"multiplier3_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 NONE " "Parameter \"multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 NONE " "Parameter \"multiplier_aclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr3 NONE " "Parameter \"multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 UNREGISTERED " "Parameter \"multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 UNREGISTERED " "Parameter \"multiplier_register2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register3 UNREGISTERED " "Parameter \"multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr NONE " "Parameter \"output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_aclr NONE " "Parameter \"output_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_aclr NONE " "Parameter \"output_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_register UNREGISTERED " "Parameter \"output_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_register UNREGISTERED " "Parameter \"output_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_type NEAREST_INTEGER " "Parameter \"output_round_type\" = \"NEAREST_INTEGER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_rounding NO " "Parameter \"output_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_aclr NONE " "Parameter \"output_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_aclr NONE " "Parameter \"output_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_register UNREGISTERED " "Parameter \"output_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_register UNREGISTERED " "Parameter \"output_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_type ASYMMETRIC " "Parameter \"output_saturate_type\" = \"ASYMMETRIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturation NO " "Parameter \"output_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_chainout_sat_is_overflow PORT_UNUSED " "Parameter \"port_chainout_sat_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_output_is_overflow PORT_UNUSED " "Parameter \"port_output_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_0 ADD " "Parameter \"preadder_direction_0\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_1 ADD " "Parameter \"preadder_direction_1\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_2 ADD " "Parameter \"preadder_direction_2\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_3 ADD " "Parameter \"preadder_direction_3\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_mode SIMPLE " "Parameter \"preadder_mode\" = \"SIMPLE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_aclr NONE " "Parameter \"rotate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_aclr NONE " "Parameter \"rotate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_register UNREGISTERED " "Parameter \"rotate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_aclr NONE " "Parameter \"rotate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_register UNREGISTERED " "Parameter \"rotate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_register UNREGISTERED " "Parameter \"rotate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_aclr NONE " "Parameter \"scanouta_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_register UNREGISTERED " "Parameter \"scanouta_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family Cyclone IV E " "Parameter \"selected_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_mode NO " "Parameter \"shift_mode\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_aclr NONE " "Parameter \"shift_right_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_aclr NONE " "Parameter \"shift_right_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_register UNREGISTERED " "Parameter \"shift_right_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_aclr NONE " "Parameter \"shift_right_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_register UNREGISTERED " "Parameter \"shift_right_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_register UNREGISTERED " "Parameter \"shift_right_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a NONE " "Parameter \"signed_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b NONE " "Parameter \"signed_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_a NONE " "Parameter \"signed_latency_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_b NONE " "Parameter \"signed_latency_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_a UNREGISTERED " "Parameter \"signed_latency_clock_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_b UNREGISTERED " "Parameter \"signed_latency_clock_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr1 NONE " "Parameter \"systolic_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr3 NONE " "Parameter \"systolic_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay1 UNREGISTERED " "Parameter \"systolic_delay1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay3 UNREGISTERED " "Parameter \"systolic_delay3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_sload_accum_port NO " "Parameter \"use_sload_accum_port\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_c 22 " "Parameter \"width_c\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_chainin 1 " "Parameter \"width_chainin\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_coef 18 " "Parameter \"width_coef\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_msb 17 " "Parameter \"width_msb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 16 " "Parameter \"width_result\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_saturate_sign 1 " "Parameter \"width_saturate_sign\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_aclr NONE " "Parameter \"zero_chainout_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_register UNREGISTERED " "Parameter \"zero_chainout_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_aclr NONE " "Parameter \"zero_loopback_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_aclr NONE " "Parameter \"zero_loopback_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_register UNREGISTERED " "Parameter \"zero_loopback_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_aclr NONE " "Parameter \"zero_loopback_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_register UNREGISTERED " "Parameter \"zero_loopback_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_register UNREGISTERED " "Parameter \"zero_loopback_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add_rtl " "Parameter \"lpm_type\" = \"altera_mult_add_rtl\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427495 ""}  } { { "db/altera_mult_add_s1u2.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altera_mult_add_s1u2.v" 108 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1493014427495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_accumulator_function DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block " "Elaborating entity \"ama_accumulator_function\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block\"" {  } { { "altera_mult_add_rtl.v" "accumulator_block" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 874 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427965 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block\", which is child of megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 874 0 0 } } { "db/altera_mult_add_s1u2.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altera_mult_add_s1u2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014427973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_nios2_oci DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci " "Elaborating entity \"DE2_115_SOPC_cpu_nios2_oci\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "the_DE2_115_SOPC_cpu_nios2_oci" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 11865 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014428001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_nios2_oci_debug DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_debug:the_DE2_115_SOPC_cpu_nios2_oci_debug " "Elaborating entity \"DE2_115_SOPC_cpu_nios2_oci_debug\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_debug:the_DE2_115_SOPC_cpu_nios2_oci_debug\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "the_DE2_115_SOPC_cpu_nios2_oci_debug" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3609 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014428052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_nios2_ocimem DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_ocimem:the_DE2_115_SOPC_cpu_nios2_ocimem " "Elaborating entity \"DE2_115_SOPC_cpu_nios2_ocimem\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_ocimem:the_DE2_115_SOPC_cpu_nios2_ocimem\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "the_DE2_115_SOPC_cpu_nios2_ocimem" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014428064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_ociram_sp_ram_module DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_ocimem:the_DE2_115_SOPC_cpu_nios2_ocimem\|DE2_115_SOPC_cpu_ociram_sp_ram_module:DE2_115_SOPC_cpu_ociram_sp_ram " "Elaborating entity \"DE2_115_SOPC_cpu_ociram_sp_ram_module\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_ocimem:the_DE2_115_SOPC_cpu_nios2_ocimem\|DE2_115_SOPC_cpu_ociram_sp_ram_module:DE2_115_SOPC_cpu_ociram_sp_ram\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "DE2_115_SOPC_cpu_ociram_sp_ram" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 710 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014428083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_ocimem:the_DE2_115_SOPC_cpu_nios2_ocimem\|DE2_115_SOPC_cpu_ociram_sp_ram_module:DE2_115_SOPC_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_ocimem:the_DE2_115_SOPC_cpu_nios2_ocimem\|DE2_115_SOPC_cpu_ociram_sp_ram_module:DE2_115_SOPC_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "the_altsyncram" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 538 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014428141 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_ocimem:the_DE2_115_SOPC_cpu_nios2_ocimem\|DE2_115_SOPC_cpu_ociram_sp_ram_module:DE2_115_SOPC_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_ocimem:the_DE2_115_SOPC_cpu_nios2_ocimem\|DE2_115_SOPC_cpu_ociram_sp_ram_module:DE2_115_SOPC_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 538 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014428154 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_ocimem:the_DE2_115_SOPC_cpu_nios2_ocimem\|DE2_115_SOPC_cpu_ociram_sp_ram_module:DE2_115_SOPC_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_ocimem:the_DE2_115_SOPC_cpu_nios2_ocimem\|DE2_115_SOPC_cpu_ociram_sp_ram_module:DE2_115_SOPC_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DE2_115_SOPC_cpu_ociram_default_contents.mif " "Parameter \"init_file\" = \"DE2_115_SOPC_cpu_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014428155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014428155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014428155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014428155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014428155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014428155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014428155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014428155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014428155 ""}  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 538 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1493014428155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pk81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pk81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pk81 " "Found entity 1: altsyncram_pk81" {  } { { "db/altsyncram_pk81.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_pk81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014428232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014428232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pk81 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_ocimem:the_DE2_115_SOPC_cpu_nios2_ocimem\|DE2_115_SOPC_cpu_ociram_sp_ram_module:DE2_115_SOPC_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_pk81:auto_generated " "Elaborating entity \"altsyncram_pk81\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_ocimem:the_DE2_115_SOPC_cpu_nios2_ocimem\|DE2_115_SOPC_cpu_ociram_sp_ram_module:DE2_115_SOPC_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_pk81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014428235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_nios2_avalon_reg DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_avalon_reg:the_DE2_115_SOPC_cpu_nios2_avalon_reg " "Elaborating entity \"DE2_115_SOPC_cpu_nios2_avalon_reg\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_avalon_reg:the_DE2_115_SOPC_cpu_nios2_avalon_reg\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "the_DE2_115_SOPC_cpu_nios2_avalon_reg" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3648 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014428381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_nios2_oci_break DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_break:the_DE2_115_SOPC_cpu_nios2_oci_break " "Elaborating entity \"DE2_115_SOPC_cpu_nios2_oci_break\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_break:the_DE2_115_SOPC_cpu_nios2_oci_break\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "the_DE2_115_SOPC_cpu_nios2_oci_break" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3685 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014428392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_nios2_oci_xbrk DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_xbrk:the_DE2_115_SOPC_cpu_nios2_oci_xbrk " "Elaborating entity \"DE2_115_SOPC_cpu_nios2_oci_xbrk\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_xbrk:the_DE2_115_SOPC_cpu_nios2_oci_xbrk\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "the_DE2_115_SOPC_cpu_nios2_oci_xbrk" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3710 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014428455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_nios2_oci_dbrk DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_dbrk:the_DE2_115_SOPC_cpu_nios2_oci_dbrk " "Elaborating entity \"DE2_115_SOPC_cpu_nios2_oci_dbrk\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_dbrk:the_DE2_115_SOPC_cpu_nios2_oci_dbrk\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "the_DE2_115_SOPC_cpu_nios2_oci_dbrk" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3743 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014428467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_nios2_oci_match_single DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_dbrk:the_DE2_115_SOPC_cpu_nios2_oci_dbrk\|DE2_115_SOPC_cpu_nios2_oci_match_single:DE2_115_SOPC_cpu_nios2_oci_dbrk_hit0_match_single " "Elaborating entity \"DE2_115_SOPC_cpu_nios2_oci_match_single\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_dbrk:the_DE2_115_SOPC_cpu_nios2_oci_dbrk\|DE2_115_SOPC_cpu_nios2_oci_match_single:DE2_115_SOPC_cpu_nios2_oci_dbrk_hit0_match_single\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "DE2_115_SOPC_cpu_nios2_oci_dbrk_hit0_match_single" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 1759 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014428482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_nios2_oci_match_paired DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_dbrk:the_DE2_115_SOPC_cpu_nios2_oci_dbrk\|DE2_115_SOPC_cpu_nios2_oci_match_paired:DE2_115_SOPC_cpu_nios2_oci_dbrk_hit0_match_paired " "Elaborating entity \"DE2_115_SOPC_cpu_nios2_oci_match_paired\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_dbrk:the_DE2_115_SOPC_cpu_nios2_oci_dbrk\|DE2_115_SOPC_cpu_nios2_oci_match_paired:DE2_115_SOPC_cpu_nios2_oci_dbrk_hit0_match_paired\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "DE2_115_SOPC_cpu_nios2_oci_dbrk_hit0_match_paired" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 1802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014428493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_nios2_oci_itrace DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_itrace:the_DE2_115_SOPC_cpu_nios2_oci_itrace " "Elaborating entity \"DE2_115_SOPC_cpu_nios2_oci_itrace\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_itrace:the_DE2_115_SOPC_cpu_nios2_oci_itrace\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "the_DE2_115_SOPC_cpu_nios2_oci_itrace" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3787 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014428503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_nios2_oci_dtrace DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_dtrace:the_DE2_115_SOPC_cpu_nios2_oci_dtrace " "Elaborating entity \"DE2_115_SOPC_cpu_nios2_oci_dtrace\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_dtrace:the_DE2_115_SOPC_cpu_nios2_oci_dtrace\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "the_DE2_115_SOPC_cpu_nios2_oci_dtrace" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014428541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_nios2_oci_td_mode DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_dtrace:the_DE2_115_SOPC_cpu_nios2_oci_dtrace\|DE2_115_SOPC_cpu_nios2_oci_td_mode:DE2_115_SOPC_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"DE2_115_SOPC_cpu_nios2_oci_td_mode\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_dtrace:the_DE2_115_SOPC_cpu_nios2_oci_dtrace\|DE2_115_SOPC_cpu_nios2_oci_td_mode:DE2_115_SOPC_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "DE2_115_SOPC_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 2362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014428554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_nios2_oci_fifo DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_fifo:the_DE2_115_SOPC_cpu_nios2_oci_fifo " "Elaborating entity \"DE2_115_SOPC_cpu_nios2_oci_fifo\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_fifo:the_DE2_115_SOPC_cpu_nios2_oci_fifo\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "the_DE2_115_SOPC_cpu_nios2_oci_fifo" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014428563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_nios2_oci_compute_input_tm_cnt DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_fifo:the_DE2_115_SOPC_cpu_nios2_oci_fifo\|DE2_115_SOPC_cpu_nios2_oci_compute_input_tm_cnt:the_DE2_115_SOPC_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"DE2_115_SOPC_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_fifo:the_DE2_115_SOPC_cpu_nios2_oci_fifo\|DE2_115_SOPC_cpu_nios2_oci_compute_input_tm_cnt:the_DE2_115_SOPC_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "the_DE2_115_SOPC_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 2693 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014428595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_nios2_oci_fifo_wrptr_inc DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_fifo:the_DE2_115_SOPC_cpu_nios2_oci_fifo\|DE2_115_SOPC_cpu_nios2_oci_fifo_wrptr_inc:the_DE2_115_SOPC_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"DE2_115_SOPC_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_fifo:the_DE2_115_SOPC_cpu_nios2_oci_fifo\|DE2_115_SOPC_cpu_nios2_oci_fifo_wrptr_inc:the_DE2_115_SOPC_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "the_DE2_115_SOPC_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 2702 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014428603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_nios2_oci_fifo_cnt_inc DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_fifo:the_DE2_115_SOPC_cpu_nios2_oci_fifo\|DE2_115_SOPC_cpu_nios2_oci_fifo_cnt_inc:the_DE2_115_SOPC_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"DE2_115_SOPC_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_fifo:the_DE2_115_SOPC_cpu_nios2_oci_fifo\|DE2_115_SOPC_cpu_nios2_oci_fifo_cnt_inc:the_DE2_115_SOPC_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "the_DE2_115_SOPC_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 2711 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014428610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_oci_test_bench DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_fifo:the_DE2_115_SOPC_cpu_nios2_oci_fifo\|DE2_115_SOPC_cpu_oci_test_bench:the_DE2_115_SOPC_cpu_oci_test_bench " "Elaborating entity \"DE2_115_SOPC_cpu_oci_test_bench\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_fifo:the_DE2_115_SOPC_cpu_nios2_oci_fifo\|DE2_115_SOPC_cpu_oci_test_bench:the_DE2_115_SOPC_cpu_oci_test_bench\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "the_DE2_115_SOPC_cpu_oci_test_bench" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 2719 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014428617 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "DE2_115_SOPC_cpu_oci_test_bench " "Entity \"DE2_115_SOPC_cpu_oci_test_bench\" contains only dangling pins" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "the_DE2_115_SOPC_cpu_oci_test_bench" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 2719 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1493014428619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_nios2_oci_pib DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_pib:the_DE2_115_SOPC_cpu_nios2_oci_pib " "Elaborating entity \"DE2_115_SOPC_cpu_nios2_oci_pib\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_pib:the_DE2_115_SOPC_cpu_nios2_oci_pib\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "the_DE2_115_SOPC_cpu_nios2_oci_pib" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3831 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014428626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_nios2_oci_im DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im " "Elaborating entity \"DE2_115_SOPC_cpu_nios2_oci_im\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "the_DE2_115_SOPC_cpu_nios2_oci_im" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3852 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014428635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component_module DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im\|DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component " "Elaborating entity \"DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component_module\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im\|DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014428648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im\|DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im\|DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "the_altsyncram" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014428733 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im\|DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im\|DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3185 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014428746 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im\|DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im\|DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014428746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014428746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014428746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014428746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014428746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014428746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014428746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014428746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014428746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014428746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014428746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014428746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014428746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014428746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014428746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014428746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014428746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 36 " "Parameter \"width_a\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014428746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 36 " "Parameter \"width_b\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014428746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014428746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014428746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014428746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014428746 ""}  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3185 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1493014428746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0a02.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0a02.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0a02 " "Found entity 1: altsyncram_0a02" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_0a02.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014428808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014428808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0a02 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im\|DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated " "Elaborating entity \"altsyncram_0a02\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im\|DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014428811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_jtag_debug_module_wrapper DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_jtag_debug_module_wrapper:the_DE2_115_SOPC_cpu_jtag_debug_module_wrapper " "Elaborating entity \"DE2_115_SOPC_cpu_jtag_debug_module_wrapper\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_jtag_debug_module_wrapper:the_DE2_115_SOPC_cpu_jtag_debug_module_wrapper\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "the_DE2_115_SOPC_cpu_jtag_debug_module_wrapper" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3957 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014428857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_jtag_debug_module_tck DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_jtag_debug_module_wrapper:the_DE2_115_SOPC_cpu_jtag_debug_module_wrapper\|DE2_115_SOPC_cpu_jtag_debug_module_tck:the_DE2_115_SOPC_cpu_jtag_debug_module_tck " "Elaborating entity \"DE2_115_SOPC_cpu_jtag_debug_module_tck\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_jtag_debug_module_wrapper:the_DE2_115_SOPC_cpu_jtag_debug_module_wrapper\|DE2_115_SOPC_cpu_jtag_debug_module_tck:the_DE2_115_SOPC_cpu_jtag_debug_module_tck\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_jtag_debug_module_wrapper.v" "the_DE2_115_SOPC_cpu_jtag_debug_module_tck" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014428888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_jtag_debug_module_sysclk DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_jtag_debug_module_wrapper:the_DE2_115_SOPC_cpu_jtag_debug_module_wrapper\|DE2_115_SOPC_cpu_jtag_debug_module_sysclk:the_DE2_115_SOPC_cpu_jtag_debug_module_sysclk " "Elaborating entity \"DE2_115_SOPC_cpu_jtag_debug_module_sysclk\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_jtag_debug_module_wrapper:the_DE2_115_SOPC_cpu_jtag_debug_module_wrapper\|DE2_115_SOPC_cpu_jtag_debug_module_sysclk:the_DE2_115_SOPC_cpu_jtag_debug_module_sysclk\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_jtag_debug_module_wrapper.v" "the_DE2_115_SOPC_cpu_jtag_debug_module_sysclk" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014428910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_jtag_debug_module_wrapper:the_DE2_115_SOPC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE2_115_SOPC_cpu_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_jtag_debug_module_wrapper:the_DE2_115_SOPC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE2_115_SOPC_cpu_jtag_debug_module_phy\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_jtag_debug_module_wrapper.v" "DE2_115_SOPC_cpu_jtag_debug_module_phy" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014428959 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_jtag_debug_module_wrapper:the_DE2_115_SOPC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE2_115_SOPC_cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_jtag_debug_module_wrapper:the_DE2_115_SOPC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE2_115_SOPC_cpu_jtag_debug_module_phy\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014428967 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_jtag_debug_module_wrapper:the_DE2_115_SOPC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE2_115_SOPC_cpu_jtag_debug_module_phy " "Instantiated megafunction \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_jtag_debug_module_wrapper:the_DE2_115_SOPC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE2_115_SOPC_cpu_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014428967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014428967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014428967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014428967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014428967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014428967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014428967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014428967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014428967 ""}  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1493014428967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_jtag_debug_module_wrapper:the_DE2_115_SOPC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE2_115_SOPC_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_jtag_debug_module_wrapper:the_DE2_115_SOPC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE2_115_SOPC_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014428969 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_jtag_debug_module_wrapper:the_DE2_115_SOPC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE2_115_SOPC_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_jtag_debug_module_wrapper:the_DE2_115_SOPC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE2_115_SOPC_cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_jtag_debug_module_wrapper:the_DE2_115_SOPC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE2_115_SOPC_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_jtag_debug_module_wrapper:the_DE2_115_SOPC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE2_115_SOPC_cpu_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014428976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_sysid DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sysid:sysid " "Elaborating entity \"DE2_115_SOPC_sysid\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sysid:sysid\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "sysid" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014428982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_tristate_conduit_bridge_flash DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tristate_conduit_bridge_flash:tristate_conduit_bridge_flash " "Elaborating entity \"DE2_115_SOPC_tristate_conduit_bridge_flash\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tristate_conduit_bridge_flash:tristate_conduit_bridge_flash\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "tristate_conduit_bridge_flash" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014428990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_tristate_conduit_pin_sharer_flash DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tristate_conduit_pin_sharer_flash:tristate_conduit_pin_sharer_flash " "Elaborating entity \"DE2_115_SOPC_tristate_conduit_pin_sharer_flash\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tristate_conduit_pin_sharer_flash:tristate_conduit_pin_sharer_flash\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "tristate_conduit_pin_sharer_flash" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014429002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_tristate_conduit_pin_sharer_flash_pin_sharer DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tristate_conduit_pin_sharer_flash:tristate_conduit_pin_sharer_flash\|DE2_115_SOPC_tristate_conduit_pin_sharer_flash_pin_sharer:pin_sharer " "Elaborating entity \"DE2_115_SOPC_tristate_conduit_pin_sharer_flash_pin_sharer\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tristate_conduit_pin_sharer_flash:tristate_conduit_pin_sharer_flash\|DE2_115_SOPC_tristate_conduit_pin_sharer_flash_pin_sharer:pin_sharer\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_tristate_conduit_pin_sharer_flash.v" "pin_sharer" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_tristate_conduit_pin_sharer_flash.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014429012 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DE2_115_SOPC_tristate_conduit_pin_sharer_flash_pin_sharer.sv(80) " "Verilog HDL assignment warning at DE2_115_SOPC_tristate_conduit_pin_sharer_flash_pin_sharer.sv(80): truncated value with size 32 to match size of target (1)" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_tristate_conduit_pin_sharer_flash_pin_sharer.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_tristate_conduit_pin_sharer_flash_pin_sharer.sv" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1493014429013 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_tristate_conduit_pin_sharer_flash:tristate_conduit_pin_sharer_flash|DE2_115_SOPC_tristate_conduit_pin_sharer_flash_pin_sharer:pin_sharer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_tristate_conduit_pin_sharer_flash_arbiter DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tristate_conduit_pin_sharer_flash:tristate_conduit_pin_sharer_flash\|DE2_115_SOPC_tristate_conduit_pin_sharer_flash_arbiter:arbiter " "Elaborating entity \"DE2_115_SOPC_tristate_conduit_pin_sharer_flash_arbiter\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tristate_conduit_pin_sharer_flash:tristate_conduit_pin_sharer_flash\|DE2_115_SOPC_tristate_conduit_pin_sharer_flash_arbiter:arbiter\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_tristate_conduit_pin_sharer_flash.v" "arbiter" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_tristate_conduit_pin_sharer_flash.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014429022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_std_arbitrator_core DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tristate_conduit_pin_sharer_flash:tristate_conduit_pin_sharer_flash\|DE2_115_SOPC_tristate_conduit_pin_sharer_flash_arbiter:arbiter\|altera_merlin_std_arbitrator_core:arb " "Elaborating entity \"altera_merlin_std_arbitrator_core\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tristate_conduit_pin_sharer_flash:tristate_conduit_pin_sharer_flash\|DE2_115_SOPC_tristate_conduit_pin_sharer_flash_arbiter:arbiter\|altera_merlin_std_arbitrator_core:arb\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_tristate_conduit_pin_sharer_flash_arbiter.sv" "arb" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_tristate_conduit_pin_sharer_flash_arbiter.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014429029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_std_arb_adder DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tristate_conduit_pin_sharer_flash:tristate_conduit_pin_sharer_flash\|DE2_115_SOPC_tristate_conduit_pin_sharer_flash_arbiter:arbiter\|altera_merlin_std_arbitrator_core:arb\|altera_merlin_std_arb_adder:adder " "Elaborating entity \"altera_merlin_std_arb_adder\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tristate_conduit_pin_sharer_flash:tristate_conduit_pin_sharer_flash\|DE2_115_SOPC_tristate_conduit_pin_sharer_flash_arbiter:arbiter\|altera_merlin_std_arbitrator_core:arb\|altera_merlin_std_arb_adder:adder\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" "adder" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014429037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cfi_flash DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cfi_flash:cfi_flash " "Elaborating entity \"DE2_115_SOPC_cfi_flash\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cfi_flash:cfi_flash\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "cfi_flash" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014429045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tristate_controller_translator DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cfi_flash:cfi_flash\|altera_tristate_controller_translator:tdt " "Elaborating entity \"altera_tristate_controller_translator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cfi_flash:cfi_flash\|altera_tristate_controller_translator:tdt\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cfi_flash.v" "tdt" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cfi_flash.v" 451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014429061 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_tristate_controller_translator.sv(127) " "Verilog HDL assignment warning at altera_tristate_controller_translator.sv(127): truncated value with size 32 to match size of target (2)" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tristate_controller_translator.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tristate_controller_translator.sv" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1493014429063 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_cfi_flash:cfi_flash|altera_tristate_controller_translator:tdt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cfi_flash:cfi_flash\|altera_merlin_slave_translator:slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cfi_flash:cfi_flash\|altera_merlin_slave_translator:slave_translator\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cfi_flash.v" "slave_translator" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cfi_flash.v" 517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014429073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tristate_controller_aggregator DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cfi_flash:cfi_flash\|altera_tristate_controller_aggregator:tda " "Elaborating entity \"altera_tristate_controller_aggregator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cfi_flash:cfi_flash\|altera_tristate_controller_aggregator:tda\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cfi_flash.v" "tda" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cfi_flash.v" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014429089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_tse DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse " "Elaborating entity \"DE2_115_SOPC_tse\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "tse" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014429099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_tse_mac DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac " "Elaborating entity \"altera_eth_tse_mac\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_tse.v" "i_tse_mac" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_tse.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014429130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_reset_synchronizer DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_0 " "Elaborating entity \"altera_tse_reset_synchronizer\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_0\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_eth_tse_mac.v" "reset_sync_0" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_eth_tse_mac.v" 528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014429166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_mac_control DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL " "Elaborating entity \"altera_tse_mac_control\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_eth_tse_mac.v" "U_MAC_CONTROL" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_eth_tse_mac.v" 757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014429182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_register_map DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG " "Elaborating entity \"altera_tse_register_map\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_mac_control.v" "U_REG" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_mac_control.v" 620 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014429212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_clock_crosser DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6 " "Elaborating entity \"altera_tse_clock_crosser\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_register_map.v" "U_SYNC_6" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_register_map.v" 1523 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014429377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_rx_counter_cntl DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT " "Elaborating entity \"altera_tse_rx_counter_cntl\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_register_map.v" "U_RXCNT" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_register_map.v" 1742 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014429442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_bundle DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_std_synchronizer_bundle:U_SYNC_1 " "Elaborating entity \"altera_std_synchronizer_bundle\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_std_synchronizer_bundle:U_SYNC_1\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_rx_counter_cntl.v" "U_SYNC_1" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_rx_counter_cntl.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014429502 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_std_synchronizer_bundle:U_SYNC_1 " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_std_synchronizer_bundle:U_SYNC_1\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_rx_counter_cntl.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_rx_counter_cntl.v" 151 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014429510 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_std_synchronizer_bundle:U_SYNC_1 " "Instantiated megafunction \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_std_synchronizer_bundle:U_SYNC_1\" with the following parameter:" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_rx_counter_cntl.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_rx_counter_cntl.v" 151 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1493014429510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_std_synchronizer_bundle:U_SYNC_1\|altera_std_synchronizer:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_std_synchronizer_bundle:U_SYNC_1\|altera_std_synchronizer:sync\[0\].u\"" {  } { { "altera_std_synchronizer_bundle.v" "sync\[0\].u" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014429512 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_std_synchronizer_bundle:U_SYNC_1\|altera_std_synchronizer:sync\[0\].u DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_std_synchronizer_bundle:U_SYNC_1 " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_std_synchronizer_bundle:U_SYNC_1\|altera_std_synchronizer:sync\[0\].u\", which is child of megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_std_synchronizer_bundle:U_SYNC_1\"" {  } { { "altera_std_synchronizer_bundle.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_rx_counter_cntl.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_rx_counter_cntl.v" 151 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014429519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_dpram_16x32 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1 " "Elaborating entity \"altera_tse_dpram_16x32\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_rx_counter_cntl.v" "CNT_ARRAY_1" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_rx_counter_cntl.v" 873 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014429568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_dpram_16x32.v" "altsyncram_component" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_dpram_16x32.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014429648 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_dpram_16x32.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_dpram_16x32.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014429661 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component " "Instantiated megafunction \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR1 " "Parameter \"address_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014429661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014429661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014429661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014429661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014429661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014429661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014429661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014429661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16 " "Parameter \"numwords_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014429661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014429661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR1 " "Parameter \"outdata_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014429661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014429661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014429661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014429661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 4 " "Parameter \"widthad_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014429661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014429661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014429661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014429661 ""}  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_dpram_16x32.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_dpram_16x32.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1493014429661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n4k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n4k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n4k1 " "Found entity 1: altsyncram_n4k1" {  } { { "db/altsyncram_n4k1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_n4k1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014429722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014429722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n4k1 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated " "Elaborating entity \"altsyncram_n4k1\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014429725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_tx_counter_cntl DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT " "Elaborating entity \"altera_tse_tx_counter_cntl\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_register_map.v" "U_TXCNT" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_register_map.v" 1767 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014429786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_dpram_8x32 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1 " "Elaborating entity \"altera_tse_dpram_8x32\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_tx_counter_cntl.v" "U_ARRAY_1" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_tx_counter_cntl.v" 615 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014429819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_dpram_8x32.v" "altsyncram_component" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_dpram_8x32.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014429885 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_dpram_8x32.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_dpram_8x32.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014429898 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component " "Instantiated megafunction \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR1 " "Parameter \"address_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014429899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014429899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014429899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014429899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014429899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014429899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014429899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014429899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8 " "Parameter \"numwords_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014429899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014429899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR1 " "Parameter \"outdata_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014429899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014429899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014429899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014429899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Parameter \"widthad_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014429899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014429899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014429899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014429899 ""}  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_dpram_8x32.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_dpram_8x32.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1493014429899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n1k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n1k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n1k1 " "Found entity 1: altsyncram_n1k1" {  } { { "db/altsyncram_n1k1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_n1k1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014429958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014429958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n1k1 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated " "Elaborating entity \"altsyncram_n1k1\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014429961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_clock_crosser DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8 " "Elaborating entity \"altera_tse_clock_crosser\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_register_map.v" "U_SYNC_8" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_register_map.v" 1865 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014430024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_host_control DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_host_control:U_CTRL " "Elaborating entity \"altera_tse_host_control\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_host_control:U_CTRL\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_mac_control.v" "U_CTRL" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_mac_control.v" 661 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014430045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_top_mdio DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO " "Elaborating entity \"altera_tse_top_mdio\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_eth_tse_mac.v" "U_MDIO" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_eth_tse_mac.v" 796 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014430070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_mdio_clk_gen DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio_clk_gen:U_CLKGEN " "Elaborating entity \"altera_tse_mdio_clk_gen\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio_clk_gen:U_CLKGEN\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_top_mdio.v" "U_CLKGEN" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_top_mdio.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014430087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_mdio_cntl DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio_cntl:U_CNTL " "Elaborating entity \"altera_tse_mdio_cntl\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio_cntl:U_CNTL\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_top_mdio.v" "U_CNTL" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_top_mdio.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014430101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_mdio DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio:U_MDIO " "Elaborating entity \"altera_tse_mdio\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio:U_MDIO\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_top_mdio.v" "U_MDIO" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_top_mdio.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014430122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_rgmii_module DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII " "Elaborating entity \"altera_tse_rgmii_module\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_eth_tse_mac.v" "U_RGMII" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_eth_tse_mac.v" 903 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014430140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_rgmii_in4 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4 " "Elaborating entity \"altera_tse_rgmii_in4\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_rgmii_module.v" "the_rgmii_in4" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_rgmii_module.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014430151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_in DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component " "Elaborating entity \"altddio_in\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_rgmii_in4.v" "altddio_in_component" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_rgmii_in4.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014430237 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_rgmii_in4.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_rgmii_in4.v" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014430245 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component " "Instantiated megafunction \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014430246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_input_clocks OFF " "Parameter \"invert_input_clocks\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014430246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_in " "Parameter \"lpm_type\" = \"altddio_in\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014430246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 4 " "Parameter \"width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014430246 ""}  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_rgmii_in4.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_rgmii_in4.v" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1493014430246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_in_13e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_in_13e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_in_13e " "Found entity 1: ddio_in_13e" {  } { { "db/ddio_in_13e.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/ddio_in_13e.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014430310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014430310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_in_13e DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated " "Elaborating entity \"ddio_in_13e\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\"" {  } { { "altddio_in.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altddio_in.tdf" 84 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014430313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_rgmii_in1 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1 " "Elaborating entity \"altera_tse_rgmii_in1\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_rgmii_module.v" "the_rgmii_in1" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_rgmii_module.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014430323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_in DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component " "Elaborating entity \"altddio_in\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_rgmii_in1.v" "altddio_in_component" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_rgmii_in1.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014430357 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_rgmii_in1.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_rgmii_in1.v" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014430365 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component " "Instantiated megafunction \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014430366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_input_clocks OFF " "Parameter \"invert_input_clocks\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014430366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_in " "Parameter \"lpm_type\" = \"altddio_in\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014430366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014430366 ""}  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_rgmii_in1.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_rgmii_in1.v" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1493014430366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_in_u2e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_in_u2e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_in_u2e " "Found entity 1: ddio_in_u2e" {  } { { "db/ddio_in_u2e.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/ddio_in_u2e.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014430419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014430419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_in_u2e DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component\|ddio_in_u2e:auto_generated " "Elaborating entity \"ddio_in_u2e\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component\|ddio_in_u2e:auto_generated\"" {  } { { "altddio_in.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altddio_in.tdf" 84 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014430422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_rgmii_out4 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4 " "Elaborating entity \"altera_tse_rgmii_out4\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_rgmii_module.v" "the_rgmii_out4" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_rgmii_module.v" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014430436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component " "Elaborating entity \"altddio_out\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_rgmii_out4.v" "altddio_out_component" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_rgmii_out4.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014430464 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_rgmii_out4.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_rgmii_out4.v" 73 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014430473 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component " "Instantiated megafunction \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014430473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014430473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014430473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014430473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 4 " "Parameter \"width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014430473 ""}  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_rgmii_out4.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_rgmii_out4.v" 73 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1493014430473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_1ob " "Found entity 1: ddio_out_1ob" {  } { { "db/ddio_out_1ob.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/ddio_out_1ob.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014430526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014430526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_1ob DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated " "Elaborating entity \"ddio_out_1ob\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014430529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_rgmii_out1 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out1:the_rgmii_out1 " "Elaborating entity \"altera_tse_rgmii_out1\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out1:the_rgmii_out1\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_rgmii_module.v" "the_rgmii_out1" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_rgmii_module.v" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014430539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out1:the_rgmii_out1\|altddio_out:altddio_out_component " "Elaborating entity \"altddio_out\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out1:the_rgmii_out1\|altddio_out:altddio_out_component\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_rgmii_out1.v" "altddio_out_component" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_rgmii_out1.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014430576 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out1:the_rgmii_out1\|altddio_out:altddio_out_component " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out1:the_rgmii_out1\|altddio_out:altddio_out_component\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_rgmii_out1.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_rgmii_out1.v" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014430586 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out1:the_rgmii_out1\|altddio_out:altddio_out_component " "Instantiated megafunction \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out1:the_rgmii_out1\|altddio_out:altddio_out_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014430586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014430586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014430586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014430586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014430586 ""}  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_rgmii_out1.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_rgmii_out1.v" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1493014430586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_unb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_unb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_unb " "Found entity 1: ddio_out_unb" {  } { { "db/ddio_out_unb.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/ddio_out_unb.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014430639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014430639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_unb DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out1:the_rgmii_out1\|altddio_out:altddio_out_component\|ddio_out_unb:auto_generated " "Elaborating entity \"ddio_out_unb\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out1:the_rgmii_out1\|altddio_out:altddio_out_component\|ddio_out_unb:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014430642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_top_w_fifo_10_100_1000 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP " "Elaborating entity \"altera_tse_top_w_fifo_10_100_1000\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_eth_tse_mac.v" "U_MAC_TOP" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_eth_tse_mac.v" 1051 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014430658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_clk_cntl DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_clk_cntl:U_CLKCT " "Elaborating entity \"altera_tse_clk_cntl\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_clk_cntl:U_CLKCT\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "U_CLKCT" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014430730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_mii_rx_if DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_mii_rx_if:U_MRX " "Elaborating entity \"altera_tse_mii_rx_if\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_mii_rx_if:U_MRX\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "U_MRX" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014430750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_mii_tx_if DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_mii_tx_if:U_MTX " "Elaborating entity \"altera_tse_mii_tx_if\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_mii_tx_if:U_MTX\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "U_MTX" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 504 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014430770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_gmii_io DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_gmii_io:U_GMIF " "Elaborating entity \"altera_tse_gmii_io\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_gmii_io:U_GMIF\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "U_GMIF" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014430788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_top_w_fifo DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC " "Elaborating entity \"altera_tse_top_w_fifo\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "U_MAC" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014430812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_top_1geth DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH " "Elaborating entity \"altera_tse_top_1geth\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_top_w_fifo.v" "U_GETH" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_top_w_fifo.v" 533 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014430842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_rx_stat_extract DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_rx_stat_extract:U_RXSTAT " "Elaborating entity \"altera_tse_rx_stat_extract\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_rx_stat_extract:U_RXSTAT\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_top_1geth.v" "U_RXSTAT" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_top_1geth.v" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014430872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_mac_rx DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX " "Elaborating entity \"altera_tse_mac_rx\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_top_1geth.v" "U_RX" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_top_1geth.v" 462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014430906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_crc328checker DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_crc328checker:U_CRC " "Elaborating entity \"altera_tse_crc328checker\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_crc328checker:U_CRC\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_mac_rx.v" "U_CRC" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_mac_rx.v" 2691 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014431009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_crc32galois8 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_crc328checker:U_CRC\|altera_tse_crc32galois8:U_GALS " "Elaborating entity \"altera_tse_crc32galois8\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_crc328checker:U_CRC\|altera_tse_crc32galois8:U_GALS\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_crc328checker.v" "U_GALS" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_crc328checker.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014431026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_altshifttaps DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_altshifttaps:U_SHIFTTAPS " "Elaborating entity \"altera_tse_altshifttaps\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_altshifttaps:U_SHIFTTAPS\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_mac_rx.v" "U_SHIFTTAPS" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_mac_rx.v" 3127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014431046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_tx_stat_extract DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_tx_stat_extract:U_TXSTAT " "Elaborating entity \"altera_tse_tx_stat_extract\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_tx_stat_extract:U_TXSTAT\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_top_1geth.v" "U_TXSTAT" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_top_1geth.v" 494 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014431067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_mac_tx DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX " "Elaborating entity \"altera_tse_mac_tx\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_top_1geth.v" "U_TX" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_top_1geth.v" 543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014431099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_bundle DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|altera_std_synchronizer_bundle:U_SYNC_3 " "Elaborating entity \"altera_std_synchronizer_bundle\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|altera_std_synchronizer_bundle:U_SYNC_3\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_mac_tx.v" "U_SYNC_3" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_mac_tx.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014431150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_crc328generator DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|altera_tse_crc328generator:U_CRC " "Elaborating entity \"altera_tse_crc328generator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|altera_tse_crc328generator:U_CRC\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_mac_tx.v" "U_CRC" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_mac_tx.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014431183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_crc32ctl8 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|altera_tse_crc328generator:U_CRC\|altera_tse_crc32ctl8:U_CTL " "Elaborating entity \"altera_tse_crc32ctl8\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|altera_tse_crc328generator:U_CRC\|altera_tse_crc32ctl8:U_CTL\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_crc328generator.v" "U_CTL" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_crc328generator.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014431202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_rx_min_ff DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF " "Elaborating entity \"altera_tse_rx_min_ff\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_top_w_fifo.v" "U_RXFF" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_top_w_fifo.v" 630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014431218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_bundle DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_std_synchronizer_bundle:U_SYNC_2 " "Elaborating entity \"altera_std_synchronizer_bundle\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_std_synchronizer_bundle:U_SYNC_2\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_rx_min_ff.v" "U_SYNC_2" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_rx_min_ff.v" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014431260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_a_fifo_opt_1246 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA " "Elaborating entity \"altera_tse_a_fifo_opt_1246\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_rx_min_ff.v" "RX_DATA" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_rx_min_ff.v" 453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014431345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_altsyncram_dpm_fifo DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM " "Elaborating entity \"altera_tse_altsyncram_dpm_fifo\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "U_RAM" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014431375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "altsyncram_component" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014431453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cdg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cdg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cdg1 " "Found entity 1: altsyncram_cdg1" {  } { { "db/altsyncram_cdg1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_cdg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014431566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014431566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cdg1 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated " "Elaborating entity \"altsyncram_cdg1\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014431569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_gray_cnt DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT " "Elaborating entity \"altera_tse_gray_cnt\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "U_WRT" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014431624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_a_fifo_34 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS " "Elaborating entity \"altera_tse_a_fifo_34\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_rx_min_ff.v" "RX_STATUS" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_rx_min_ff.v" 859 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014431787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_altsyncram_dpm_fifo DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM " "Elaborating entity \"altera_tse_altsyncram_dpm_fifo\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_a_fifo_34.v" "U_RAM" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_a_fifo_34.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014431808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "altsyncram_component" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014431857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g7g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g7g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g7g1 " "Found entity 1: altsyncram_g7g1" {  } { { "db/altsyncram_g7g1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_g7g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014432186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014432186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g7g1 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_g7g1:auto_generated " "Elaborating entity \"altsyncram_g7g1\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_g7g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014432189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_gray_cnt DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_gray_cnt:U_WRT " "Elaborating entity \"altera_tse_gray_cnt\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_gray_cnt:U_WRT\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_a_fifo_34.v" "U_WRT" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_a_fifo_34.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014432225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_bin_cnt DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_bin_cnt:U_RD " "Elaborating entity \"altera_tse_bin_cnt\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_bin_cnt:U_RD\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_a_fifo_34.v" "U_RD" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_a_fifo_34.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014432283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_tx_min_ff DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF " "Elaborating entity \"altera_tse_tx_min_ff\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_top_w_fifo.v" "U_TXFF" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_top_w_fifo.v" 679 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014432309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_retransmit_cntl DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_retransmit_cntl:U_RETR " "Elaborating entity \"altera_tse_retransmit_cntl\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_retransmit_cntl:U_RETR\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_tx_min_ff.v" "U_RETR" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_tx_min_ff.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014432420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_lfsr_10 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_retransmit_cntl:U_RETR\|altera_tse_lfsr_10:U_LFSR " "Elaborating entity \"altera_tse_lfsr_10\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_retransmit_cntl:U_RETR\|altera_tse_lfsr_10:U_LFSR\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_retransmit_cntl.v" "U_LFSR" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_retransmit_cntl.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014432460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_altsyncram_dpm_fifo DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM " "Elaborating entity \"altera_tse_altsyncram_dpm_fifo\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_tx_min_ff.v" "U_RTSM" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_tx_min_ff.v" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014432475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "altsyncram_component" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014432521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a7g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a7g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a7g1 " "Found entity 1: altsyncram_a7g1" {  } { { "db/altsyncram_a7g1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_a7g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014432614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014432614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_a7g1 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_a7g1:auto_generated " "Elaborating entity \"altsyncram_a7g1\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_a7g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014432616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_a_fifo_opt_1246 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA " "Elaborating entity \"altera_tse_a_fifo_opt_1246\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_tx_min_ff.v" "TX_DATA" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_tx_min_ff.v" 463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014432641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_altsyncram_dpm_fifo DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM " "Elaborating entity \"altera_tse_altsyncram_dpm_fifo\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "U_RAM" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014432664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "altsyncram_component" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014432728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mdg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mdg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mdg1 " "Found entity 1: altsyncram_mdg1" {  } { { "db/altsyncram_mdg1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_mdg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014432803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014432803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mdg1 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_mdg1:auto_generated " "Elaborating entity \"altsyncram_mdg1\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_mdg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014432806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_a_fifo_13 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS " "Elaborating entity \"altera_tse_a_fifo_13\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_tx_min_ff.v" "TX_STATUS" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_tx_min_ff.v" 486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014433006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_altsyncram_dpm_fifo DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM " "Elaborating entity \"altera_tse_altsyncram_dpm_fifo\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_a_fifo_13.v" "U_RAM" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_a_fifo_13.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014433026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "altsyncram_component" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014433061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a4g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a4g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a4g1 " "Found entity 1: altsyncram_a4g1" {  } { { "db/altsyncram_a4g1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_a4g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014433131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014433131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_a4g1 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_a4g1:auto_generated " "Elaborating entity \"altsyncram_a4g1\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_a4g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014433134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_bundle DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_std_synchronizer_bundle:U_SYNC_1 " "Elaborating entity \"altera_std_synchronizer_bundle\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_std_synchronizer_bundle:U_SYNC_1\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tse_a_fifo_13.v" "U_SYNC_1" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_a_fifo_13.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014433172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_sgdma_rx DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx " "Elaborating entity \"DE2_115_SOPC_sgdma_rx\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "sgdma_rx" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1442 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014433244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_sgdma_rx_chain DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_chain:the_DE2_115_SOPC_sgdma_rx_chain " "Elaborating entity \"DE2_115_SOPC_sgdma_rx_chain\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_chain:the_DE2_115_SOPC_sgdma_rx_chain\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "the_DE2_115_SOPC_sgdma_rx_chain" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 2166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014433266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_status_slave_which_resides_within_DE2_115_SOPC_sgdma_rx DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_chain:the_DE2_115_SOPC_sgdma_rx_chain\|control_status_slave_which_resides_within_DE2_115_SOPC_sgdma_rx:the_control_status_slave_which_resides_within_DE2_115_SOPC_sgdma_rx " "Elaborating entity \"control_status_slave_which_resides_within_DE2_115_SOPC_sgdma_rx\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_chain:the_DE2_115_SOPC_sgdma_rx_chain\|control_status_slave_which_resides_within_DE2_115_SOPC_sgdma_rx:the_control_status_slave_which_resides_within_DE2_115_SOPC_sgdma_rx\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "the_control_status_slave_which_resides_within_DE2_115_SOPC_sgdma_rx" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 1090 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014433282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_chain:the_DE2_115_SOPC_sgdma_rx_chain\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx " "Elaborating entity \"descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_chain:the_DE2_115_SOPC_sgdma_rx_chain\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 1122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014433314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_chain:the_DE2_115_SOPC_sgdma_rx_chain\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo " "Elaborating entity \"descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_chain:the_DE2_115_SOPC_sgdma_rx_chain\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 805 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014433360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_chain:the_DE2_115_SOPC_sgdma_rx_chain\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo_controlbitsfifo " "Elaborating entity \"scfifo\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_chain:the_DE2_115_SOPC_sgdma_rx_chain\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo_controlbitsfifo\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo_controlbitsfifo" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014433404 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_chain:the_DE2_115_SOPC_sgdma_rx_chain\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_chain:the_DE2_115_SOPC_sgdma_rx_chain\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo_controlbitsfifo\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 485 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014433419 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_chain:the_DE2_115_SOPC_sgdma_rx_chain\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo_controlbitsfifo " "Instantiated megafunction \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_chain:the_DE2_115_SOPC_sgdma_rx_chain\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo_controlbitsfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014433419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014433419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2 " "Parameter \"lpm_numwords\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014433419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014433419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014433419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 7 " "Parameter \"lpm_width\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014433419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 1 " "Parameter \"lpm_widthu\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014433419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014433419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014433419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab OFF " "Parameter \"use_eab\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014433419 ""}  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 485 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1493014433419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fffifo DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_chain:the_DE2_115_SOPC_sgdma_rx_chain\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo " "Elaborating entity \"a_fffifo\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_chain:the_DE2_115_SOPC_sgdma_rx_chain\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\"" {  } { { "scfifo.tdf" "subfifo" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 275 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014433486 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_chain:the_DE2_115_SOPC_sgdma_rx_chain\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_chain:the_DE2_115_SOPC_sgdma_rx_chain\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_chain:the_DE2_115_SOPC_sgdma_rx_chain\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\", which is child of megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_chain:the_DE2_115_SOPC_sgdma_rx_chain\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo_controlbitsfifo\"" {  } { { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 275 4 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 485 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014433494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_chain:the_DE2_115_SOPC_sgdma_rx_chain\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\] " "Elaborating entity \"lpm_ff\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_chain:the_DE2_115_SOPC_sgdma_rx_chain\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\"" {  } { { "a_fffifo.tdf" "last_data_node\[1\]" { Text "c:/altera/13.1/quartus/libraries/megafunctions/a_fffifo.tdf" 101 16 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014433544 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_chain:the_DE2_115_SOPC_sgdma_rx_chain\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\] DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_chain:the_DE2_115_SOPC_sgdma_rx_chain\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_chain:the_DE2_115_SOPC_sgdma_rx_chain\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\", which is child of megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_chain:the_DE2_115_SOPC_sgdma_rx_chain\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fffifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/a_fffifo.tdf" 101 16 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 485 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014433553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_chain:the_DE2_115_SOPC_sgdma_rx_chain\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux " "Elaborating entity \"lpm_mux\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_chain:the_DE2_115_SOPC_sgdma_rx_chain\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\"" {  } { { "a_fffifo.tdf" "last_row_data_out_mux" { Text "c:/altera/13.1/quartus/libraries/megafunctions/a_fffifo.tdf" 102 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014433670 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_chain:the_DE2_115_SOPC_sgdma_rx_chain\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_chain:the_DE2_115_SOPC_sgdma_rx_chain\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_chain:the_DE2_115_SOPC_sgdma_rx_chain\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\", which is child of megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_chain:the_DE2_115_SOPC_sgdma_rx_chain\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fffifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/a_fffifo.tdf" 102 2 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 485 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014433679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_drc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_drc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_drc " "Found entity 1: mux_drc" {  } { { "db/mux_drc.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/mux_drc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014433749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014433749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_drc DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_chain:the_DE2_115_SOPC_sgdma_rx_chain\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_drc:auto_generated " "Elaborating entity \"mux_drc\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_chain:the_DE2_115_SOPC_sgdma_rx_chain\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_drc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014433752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_chain:the_DE2_115_SOPC_sgdma_rx_chain\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr " "Elaborating entity \"lpm_counter\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_chain:the_DE2_115_SOPC_sgdma_rx_chain\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\"" {  } { { "a_fffifo.tdf" "rd_ptr" { Text "c:/altera/13.1/quartus/libraries/megafunctions/a_fffifo.tdf" 104 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014433861 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_chain:the_DE2_115_SOPC_sgdma_rx_chain\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_chain:the_DE2_115_SOPC_sgdma_rx_chain\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_chain:the_DE2_115_SOPC_sgdma_rx_chain\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\", which is child of megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_chain:the_DE2_115_SOPC_sgdma_rx_chain\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fffifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/a_fffifo.tdf" 104 2 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 485 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014433872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0bf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0bf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0bf " "Found entity 1: cntr_0bf" {  } { { "db/cntr_0bf.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/cntr_0bf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014433927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014433927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0bf DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_chain:the_DE2_115_SOPC_sgdma_rx_chain\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\|cntr_0bf:auto_generated " "Elaborating entity \"cntr_0bf\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_chain:the_DE2_115_SOPC_sgdma_rx_chain\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\|cntr_0bf:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014433931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_chain:the_DE2_115_SOPC_sgdma_rx_chain\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state " "Elaborating entity \"a_fefifo\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_chain:the_DE2_115_SOPC_sgdma_rx_chain\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\"" {  } { { "a_fffifo.tdf" "fifo_state" { Text "c:/altera/13.1/quartus/libraries/megafunctions/a_fffifo.tdf" 111 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014433966 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_chain:the_DE2_115_SOPC_sgdma_rx_chain\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_chain:the_DE2_115_SOPC_sgdma_rx_chain\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_chain:the_DE2_115_SOPC_sgdma_rx_chain\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\", which is child of megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_chain:the_DE2_115_SOPC_sgdma_rx_chain\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fffifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/a_fffifo.tdf" 111 2 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 485 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014433972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_chain:the_DE2_115_SOPC_sgdma_rx_chain\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare " "Elaborating entity \"lpm_compare\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_chain:the_DE2_115_SOPC_sgdma_rx_chain\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\"" {  } { { "a_fefifo.tdf" "is_almost_empty_compare" { Text "c:/altera/13.1/quartus/libraries/megafunctions/a_fefifo.tdf" 76 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014434018 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_chain:the_DE2_115_SOPC_sgdma_rx_chain\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_chain:the_DE2_115_SOPC_sgdma_rx_chain\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_chain:the_DE2_115_SOPC_sgdma_rx_chain\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\", which is child of megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_chain:the_DE2_115_SOPC_sgdma_rx_chain\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fefifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/a_fefifo.tdf" 76 4 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 485 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014434028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6fg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6fg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6fg " "Found entity 1: cmpr_6fg" {  } { { "db/cmpr_6fg.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/cmpr_6fg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014434082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014434082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6fg DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_chain:the_DE2_115_SOPC_sgdma_rx_chain\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\|cmpr_6fg:auto_generated " "Elaborating entity \"cmpr_6fg\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_chain:the_DE2_115_SOPC_sgdma_rx_chain\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\|cmpr_6fg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014434086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_chain:the_DE2_115_SOPC_sgdma_rx_chain\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare " "Elaborating entity \"lpm_compare\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_chain:the_DE2_115_SOPC_sgdma_rx_chain\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare\"" {  } { { "a_fefifo.tdf" "is_almost_full_compare" { Text "c:/altera/13.1/quartus/libraries/megafunctions/a_fefifo.tdf" 81 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014434102 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_chain:the_DE2_115_SOPC_sgdma_rx_chain\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_chain:the_DE2_115_SOPC_sgdma_rx_chain\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_chain:the_DE2_115_SOPC_sgdma_rx_chain\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare\", which is child of megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_chain:the_DE2_115_SOPC_sgdma_rx_chain\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fefifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/a_fefifo.tdf" 81 4 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 485 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014434111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "descriptor_write_which_resides_within_DE2_115_SOPC_sgdma_rx DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_chain:the_DE2_115_SOPC_sgdma_rx_chain\|descriptor_write_which_resides_within_DE2_115_SOPC_sgdma_rx:the_descriptor_write_which_resides_within_DE2_115_SOPC_sgdma_rx " "Elaborating entity \"descriptor_write_which_resides_within_DE2_115_SOPC_sgdma_rx\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_chain:the_DE2_115_SOPC_sgdma_rx_chain\|descriptor_write_which_resides_within_DE2_115_SOPC_sgdma_rx:the_descriptor_write_which_resides_within_DE2_115_SOPC_sgdma_rx\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "the_descriptor_write_which_resides_within_DE2_115_SOPC_sgdma_rx" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 1145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014434127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_sgdma_rx_command_grabber DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_grabber:the_DE2_115_SOPC_sgdma_rx_command_grabber " "Elaborating entity \"DE2_115_SOPC_sgdma_rx_command_grabber\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_grabber:the_DE2_115_SOPC_sgdma_rx_command_grabber\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "the_DE2_115_SOPC_sgdma_rx_command_grabber" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 2180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014434139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_sgdma_rx_m_write DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_m_write:the_DE2_115_SOPC_sgdma_rx_m_write " "Elaborating entity \"DE2_115_SOPC_sgdma_rx_m_write\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_m_write:the_DE2_115_SOPC_sgdma_rx_m_write\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "the_DE2_115_SOPC_sgdma_rx_m_write" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 2206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014434149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "byteenable_gen_which_resides_within_DE2_115_SOPC_sgdma_rx DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_m_write:the_DE2_115_SOPC_sgdma_rx_m_write\|byteenable_gen_which_resides_within_DE2_115_SOPC_sgdma_rx:the_byteenable_gen_which_resides_within_DE2_115_SOPC_sgdma_rx " "Elaborating entity \"byteenable_gen_which_resides_within_DE2_115_SOPC_sgdma_rx\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_m_write:the_DE2_115_SOPC_sgdma_rx_m_write\|byteenable_gen_which_resides_within_DE2_115_SOPC_sgdma_rx:the_byteenable_gen_which_resides_within_DE2_115_SOPC_sgdma_rx\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "the_byteenable_gen_which_resides_within_DE2_115_SOPC_sgdma_rx" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 1787 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014434173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "thirty_two_bit_byteenable_FSM_which_resides_within_DE2_115_SOPC_sgdma_rx DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_m_write:the_DE2_115_SOPC_sgdma_rx_m_write\|byteenable_gen_which_resides_within_DE2_115_SOPC_sgdma_rx:the_byteenable_gen_which_resides_within_DE2_115_SOPC_sgdma_rx\|thirty_two_bit_byteenable_FSM_which_resides_within_DE2_115_SOPC_sgdma_rx:the_thirty_two_bit_byteenable_FSM " "Elaborating entity \"thirty_two_bit_byteenable_FSM_which_resides_within_DE2_115_SOPC_sgdma_rx\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_m_write:the_DE2_115_SOPC_sgdma_rx_m_write\|byteenable_gen_which_resides_within_DE2_115_SOPC_sgdma_rx:the_byteenable_gen_which_resides_within_DE2_115_SOPC_sgdma_rx\|thirty_two_bit_byteenable_FSM_which_resides_within_DE2_115_SOPC_sgdma_rx:the_thirty_two_bit_byteenable_FSM\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "the_thirty_two_bit_byteenable_FSM" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 1445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014434178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sixteen_bit_byteenable_FSM_which_resides_within_DE2_115_SOPC_sgdma_rx DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_m_write:the_DE2_115_SOPC_sgdma_rx_m_write\|byteenable_gen_which_resides_within_DE2_115_SOPC_sgdma_rx:the_byteenable_gen_which_resides_within_DE2_115_SOPC_sgdma_rx\|thirty_two_bit_byteenable_FSM_which_resides_within_DE2_115_SOPC_sgdma_rx:the_thirty_two_bit_byteenable_FSM\|sixteen_bit_byteenable_FSM_which_resides_within_DE2_115_SOPC_sgdma_rx:lower_sixteen_bit_byteenable_FSM " "Elaborating entity \"sixteen_bit_byteenable_FSM_which_resides_within_DE2_115_SOPC_sgdma_rx\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_m_write:the_DE2_115_SOPC_sgdma_rx_m_write\|byteenable_gen_which_resides_within_DE2_115_SOPC_sgdma_rx:the_byteenable_gen_which_resides_within_DE2_115_SOPC_sgdma_rx\|thirty_two_bit_byteenable_FSM_which_resides_within_DE2_115_SOPC_sgdma_rx:the_thirty_two_bit_byteenable_FSM\|sixteen_bit_byteenable_FSM_which_resides_within_DE2_115_SOPC_sgdma_rx:lower_sixteen_bit_byteenable_FSM\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "lower_sixteen_bit_byteenable_FSM" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 1384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014434187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_sgdma_rx_command_fifo DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo " "Elaborating entity \"DE2_115_SOPC_sgdma_rx_command_fifo\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "the_DE2_115_SOPC_sgdma_rx_command_fifo" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 2219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014434195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo " "Elaborating entity \"scfifo\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 1838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014434394 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 1838 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014434403 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo " "Instantiated megafunction \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014434403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014434403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2 " "Parameter \"lpm_numwords\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014434403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014434403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014434403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 104 " "Parameter \"lpm_width\" = \"104\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014434403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 1 " "Parameter \"lpm_widthu\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014434403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014434403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014434403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014434403 ""}  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 1838 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1493014434403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_kc31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_kc31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_kc31 " "Found entity 1: scfifo_kc31" {  } { { "db/scfifo_kc31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014434458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014434458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_kc31 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated " "Elaborating entity \"scfifo_kc31\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014434461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_ri31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_ri31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_ri31 " "Found entity 1: a_dpfifo_ri31" {  } { { "db/a_dpfifo_ri31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014434478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014434478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_ri31 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo " "Elaborating entity \"a_dpfifo_ri31\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\"" {  } { { "db/scfifo_kc31.tdf" "dpfifo" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014434481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3ud1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3ud1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3ud1 " "Found entity 1: altsyncram_3ud1" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_3ud1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014434582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014434582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3ud1 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram " "Elaborating entity \"altsyncram_3ud1\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\"" {  } { { "db/a_dpfifo_ri31.tdf" "FIFOram" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014434586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_es8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_es8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_es8 " "Found entity 1: cmpr_es8" {  } { { "db/cmpr_es8.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/cmpr_es8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014434739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014434739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_es8 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|cmpr_es8:almost_full_comparer " "Elaborating entity \"cmpr_es8\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|cmpr_es8:almost_full_comparer\"" {  } { { "db/a_dpfifo_ri31.tdf" "almost_full_comparer" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014434742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8o7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_8o7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8o7 " "Found entity 1: cntr_8o7" {  } { { "db/cntr_8o7.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/cntr_8o7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014434801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014434801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_8o7 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|cntr_8o7:usedw_counter " "Elaborating entity \"cntr_8o7\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|cntr_8o7:usedw_counter\"" {  } { { "db/a_dpfifo_ri31.tdf" "usedw_counter" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014434804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_snb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_snb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_snb " "Found entity 1: cntr_snb" {  } { { "db/cntr_snb.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/cntr_snb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014434866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014434866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_snb DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|cntr_snb:wr_ptr " "Elaborating entity \"cntr_snb\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|cntr_snb:wr_ptr\"" {  } { { "db/a_dpfifo_ri31.tdf" "wr_ptr" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014434870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_sgdma_rx_desc_address_fifo DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_desc_address_fifo:the_DE2_115_SOPC_sgdma_rx_desc_address_fifo " "Elaborating entity \"DE2_115_SOPC_sgdma_rx_desc_address_fifo\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_desc_address_fifo:the_DE2_115_SOPC_sgdma_rx_desc_address_fifo\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "the_DE2_115_SOPC_sgdma_rx_desc_address_fifo" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 2232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014434880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_desc_address_fifo:the_DE2_115_SOPC_sgdma_rx_desc_address_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_desc_address_fifo_desc_address_fifo " "Elaborating entity \"scfifo\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_desc_address_fifo:the_DE2_115_SOPC_sgdma_rx_desc_address_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_desc_address_fifo_desc_address_fifo\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "DE2_115_SOPC_sgdma_rx_desc_address_fifo_desc_address_fifo" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 1900 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014434915 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_desc_address_fifo:the_DE2_115_SOPC_sgdma_rx_desc_address_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_desc_address_fifo_desc_address_fifo " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_desc_address_fifo:the_DE2_115_SOPC_sgdma_rx_desc_address_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_desc_address_fifo_desc_address_fifo\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 1900 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014434929 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_desc_address_fifo:the_DE2_115_SOPC_sgdma_rx_desc_address_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_desc_address_fifo_desc_address_fifo " "Instantiated megafunction \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_desc_address_fifo:the_DE2_115_SOPC_sgdma_rx_desc_address_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_desc_address_fifo_desc_address_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014434929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014434929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2 " "Parameter \"lpm_numwords\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014434929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014434929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014434929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014434929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 1 " "Parameter \"lpm_widthu\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014434929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014434929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014434929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab OFF " "Parameter \"use_eab\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014434929 ""}  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 1900 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1493014434929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fffifo DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_desc_address_fifo:the_DE2_115_SOPC_sgdma_rx_desc_address_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo " "Elaborating entity \"a_fffifo\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_desc_address_fifo:the_DE2_115_SOPC_sgdma_rx_desc_address_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\"" {  } { { "scfifo.tdf" "subfifo" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 275 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014434933 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_desc_address_fifo:the_DE2_115_SOPC_sgdma_rx_desc_address_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_desc_address_fifo:the_DE2_115_SOPC_sgdma_rx_desc_address_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_desc_address_fifo_desc_address_fifo " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_desc_address_fifo:the_DE2_115_SOPC_sgdma_rx_desc_address_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\", which is child of megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_desc_address_fifo:the_DE2_115_SOPC_sgdma_rx_desc_address_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_desc_address_fifo_desc_address_fifo\"" {  } { { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 275 4 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 1900 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014434941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_desc_address_fifo:the_DE2_115_SOPC_sgdma_rx_desc_address_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\] " "Elaborating entity \"lpm_ff\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_desc_address_fifo:the_DE2_115_SOPC_sgdma_rx_desc_address_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\"" {  } { { "a_fffifo.tdf" "last_data_node\[1\]" { Text "c:/altera/13.1/quartus/libraries/megafunctions/a_fffifo.tdf" 101 16 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014434945 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_desc_address_fifo:the_DE2_115_SOPC_sgdma_rx_desc_address_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\] DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_desc_address_fifo:the_DE2_115_SOPC_sgdma_rx_desc_address_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_desc_address_fifo_desc_address_fifo " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_desc_address_fifo:the_DE2_115_SOPC_sgdma_rx_desc_address_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\", which is child of megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_desc_address_fifo:the_DE2_115_SOPC_sgdma_rx_desc_address_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_desc_address_fifo_desc_address_fifo\"" {  } { { "a_fffifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/a_fffifo.tdf" 101 16 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 1900 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014434954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_desc_address_fifo:the_DE2_115_SOPC_sgdma_rx_desc_address_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux " "Elaborating entity \"lpm_mux\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_desc_address_fifo:the_DE2_115_SOPC_sgdma_rx_desc_address_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\"" {  } { { "a_fffifo.tdf" "last_row_data_out_mux" { Text "c:/altera/13.1/quartus/libraries/megafunctions/a_fffifo.tdf" 102 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014434988 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_desc_address_fifo:the_DE2_115_SOPC_sgdma_rx_desc_address_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_desc_address_fifo:the_DE2_115_SOPC_sgdma_rx_desc_address_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_desc_address_fifo_desc_address_fifo " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_desc_address_fifo:the_DE2_115_SOPC_sgdma_rx_desc_address_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\", which is child of megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_desc_address_fifo:the_DE2_115_SOPC_sgdma_rx_desc_address_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_desc_address_fifo_desc_address_fifo\"" {  } { { "a_fffifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/a_fffifo.tdf" 102 2 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 1900 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014434997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_rsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rsc " "Found entity 1: mux_rsc" {  } { { "db/mux_rsc.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/mux_rsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014435051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014435051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_rsc DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_desc_address_fifo:the_DE2_115_SOPC_sgdma_rx_desc_address_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_rsc:auto_generated " "Elaborating entity \"mux_rsc\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_desc_address_fifo:the_DE2_115_SOPC_sgdma_rx_desc_address_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_rsc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014435054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_sgdma_rx_status_token_fifo DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_status_token_fifo:the_DE2_115_SOPC_sgdma_rx_status_token_fifo " "Elaborating entity \"DE2_115_SOPC_sgdma_rx_status_token_fifo\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_status_token_fifo:the_DE2_115_SOPC_sgdma_rx_status_token_fifo\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "the_DE2_115_SOPC_sgdma_rx_status_token_fifo" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 2245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014435138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_status_token_fifo:the_DE2_115_SOPC_sgdma_rx_status_token_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_status_token_fifo_status_token_fifo " "Elaborating entity \"scfifo\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_status_token_fifo:the_DE2_115_SOPC_sgdma_rx_status_token_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_status_token_fifo_status_token_fifo\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "DE2_115_SOPC_sgdma_rx_status_token_fifo_status_token_fifo" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 1962 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014435232 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_status_token_fifo:the_DE2_115_SOPC_sgdma_rx_status_token_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_status_token_fifo_status_token_fifo " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_status_token_fifo:the_DE2_115_SOPC_sgdma_rx_status_token_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_status_token_fifo_status_token_fifo\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 1962 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014435241 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_status_token_fifo:the_DE2_115_SOPC_sgdma_rx_status_token_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_status_token_fifo_status_token_fifo " "Instantiated megafunction \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_status_token_fifo:the_DE2_115_SOPC_sgdma_rx_status_token_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_status_token_fifo_status_token_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014435241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014435241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2 " "Parameter \"lpm_numwords\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014435241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014435241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014435241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 24 " "Parameter \"lpm_width\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014435241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 1 " "Parameter \"lpm_widthu\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014435241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014435241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014435241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014435241 ""}  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 1962 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1493014435241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_5b31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_5b31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_5b31 " "Found entity 1: scfifo_5b31" {  } { { "db/scfifo_5b31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_5b31.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014435295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014435295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_5b31 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_status_token_fifo:the_DE2_115_SOPC_sgdma_rx_status_token_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_status_token_fifo_status_token_fifo\|scfifo_5b31:auto_generated " "Elaborating entity \"scfifo_5b31\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_status_token_fifo:the_DE2_115_SOPC_sgdma_rx_status_token_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_status_token_fifo_status_token_fifo\|scfifo_5b31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014435297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_ch31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_ch31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_ch31 " "Found entity 1: a_dpfifo_ch31" {  } { { "db/a_dpfifo_ch31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ch31.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014435313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014435313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_ch31 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_status_token_fifo:the_DE2_115_SOPC_sgdma_rx_status_token_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_status_token_fifo_status_token_fifo\|scfifo_5b31:auto_generated\|a_dpfifo_ch31:dpfifo " "Elaborating entity \"a_dpfifo_ch31\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_status_token_fifo:the_DE2_115_SOPC_sgdma_rx_status_token_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_status_token_fifo_status_token_fifo\|scfifo_5b31:auto_generated\|a_dpfifo_ch31:dpfifo\"" {  } { { "db/scfifo_5b31.tdf" "dpfifo" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_5b31.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014435316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5rd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5rd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5rd1 " "Found entity 1: altsyncram_5rd1" {  } { { "db/altsyncram_5rd1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_5rd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014435384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014435384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5rd1 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_status_token_fifo:the_DE2_115_SOPC_sgdma_rx_status_token_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_status_token_fifo_status_token_fifo\|scfifo_5b31:auto_generated\|a_dpfifo_ch31:dpfifo\|altsyncram_5rd1:FIFOram " "Elaborating entity \"altsyncram_5rd1\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_status_token_fifo:the_DE2_115_SOPC_sgdma_rx_status_token_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_status_token_fifo_status_token_fifo\|scfifo_5b31:auto_generated\|a_dpfifo_ch31:dpfifo\|altsyncram_5rd1:FIFOram\"" {  } { { "db/a_dpfifo_ch31.tdf" "FIFOram" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ch31.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014435388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_sgdma_tx DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx " "Elaborating entity \"DE2_115_SOPC_sgdma_tx\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "sgdma_tx" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014435438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_sgdma_tx_chain DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_chain:the_DE2_115_SOPC_sgdma_tx_chain " "Elaborating entity \"DE2_115_SOPC_sgdma_tx_chain\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_chain:the_DE2_115_SOPC_sgdma_tx_chain\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "the_DE2_115_SOPC_sgdma_tx_chain" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 2213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014435461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_status_slave_which_resides_within_DE2_115_SOPC_sgdma_tx DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_chain:the_DE2_115_SOPC_sgdma_tx_chain\|control_status_slave_which_resides_within_DE2_115_SOPC_sgdma_tx:the_control_status_slave_which_resides_within_DE2_115_SOPC_sgdma_tx " "Elaborating entity \"control_status_slave_which_resides_within_DE2_115_SOPC_sgdma_tx\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_chain:the_DE2_115_SOPC_sgdma_tx_chain\|control_status_slave_which_resides_within_DE2_115_SOPC_sgdma_tx:the_control_status_slave_which_resides_within_DE2_115_SOPC_sgdma_tx\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "the_control_status_slave_which_resides_within_DE2_115_SOPC_sgdma_tx" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 1076 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014435477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_tx DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_chain:the_DE2_115_SOPC_sgdma_tx_chain\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_tx:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_tx " "Elaborating entity \"descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_tx\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_chain:the_DE2_115_SOPC_sgdma_tx_chain\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_tx:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_tx\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_tx" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 1108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014435500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_tx_control_bits_fifo DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_chain:the_DE2_115_SOPC_sgdma_tx_chain\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_tx:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_tx\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_tx_control_bits_fifo:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_tx_control_bits_fifo " "Elaborating entity \"descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_tx_control_bits_fifo\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_chain:the_DE2_115_SOPC_sgdma_tx_chain\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_tx:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_tx\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_tx_control_bits_fifo:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_tx_control_bits_fifo\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_tx_control_bits_fifo" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 792 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014435547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "descriptor_write_which_resides_within_DE2_115_SOPC_sgdma_tx DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_chain:the_DE2_115_SOPC_sgdma_tx_chain\|descriptor_write_which_resides_within_DE2_115_SOPC_sgdma_tx:the_descriptor_write_which_resides_within_DE2_115_SOPC_sgdma_tx " "Elaborating entity \"descriptor_write_which_resides_within_DE2_115_SOPC_sgdma_tx\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_chain:the_DE2_115_SOPC_sgdma_tx_chain\|descriptor_write_which_resides_within_DE2_115_SOPC_sgdma_tx:the_descriptor_write_which_resides_within_DE2_115_SOPC_sgdma_tx\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "the_descriptor_write_which_resides_within_DE2_115_SOPC_sgdma_tx" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 1131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014435649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_sgdma_tx_command_grabber DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_grabber:the_DE2_115_SOPC_sgdma_tx_command_grabber " "Elaborating entity \"DE2_115_SOPC_sgdma_tx_command_grabber\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_grabber:the_DE2_115_SOPC_sgdma_tx_command_grabber\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "the_DE2_115_SOPC_sgdma_tx_command_grabber" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 2226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014435662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_sgdma_tx_m_read DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_m_read:the_DE2_115_SOPC_sgdma_tx_m_read " "Elaborating entity \"DE2_115_SOPC_sgdma_tx_m_read\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_m_read:the_DE2_115_SOPC_sgdma_tx_m_read\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "the_DE2_115_SOPC_sgdma_tx_m_read" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 2250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014435672 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "DE2_115_SOPC_sgdma_tx.v(1465) " "Verilog HDL Case Statement information at DE2_115_SOPC_sgdma_tx.v(1465): all case item expressions in this case statement are onehot" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 1465 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1493014435676 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_tx:sgdma_tx|DE2_115_SOPC_sgdma_tx_m_read:the_DE2_115_SOPC_sgdma_tx_m_read"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_sgdma_tx_m_readfifo DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_m_readfifo:the_DE2_115_SOPC_sgdma_tx_m_readfifo " "Elaborating entity \"DE2_115_SOPC_sgdma_tx_m_readfifo\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_m_readfifo:the_DE2_115_SOPC_sgdma_tx_m_readfifo\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "the_DE2_115_SOPC_sgdma_tx_m_readfifo" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 2271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014435712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_sgdma_tx_m_readfifo_m_readfifo DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_m_readfifo:the_DE2_115_SOPC_sgdma_tx_m_readfifo\|DE2_115_SOPC_sgdma_tx_m_readfifo_m_readfifo:the_DE2_115_SOPC_sgdma_tx_m_readfifo_m_readfifo " "Elaborating entity \"DE2_115_SOPC_sgdma_tx_m_readfifo_m_readfifo\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_m_readfifo:the_DE2_115_SOPC_sgdma_tx_m_readfifo\|DE2_115_SOPC_sgdma_tx_m_readfifo_m_readfifo:the_DE2_115_SOPC_sgdma_tx_m_readfifo_m_readfifo\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "the_DE2_115_SOPC_sgdma_tx_m_readfifo_m_readfifo" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 1730 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014435722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_m_readfifo:the_DE2_115_SOPC_sgdma_tx_m_readfifo\|DE2_115_SOPC_sgdma_tx_m_readfifo_m_readfifo:the_DE2_115_SOPC_sgdma_tx_m_readfifo_m_readfifo\|scfifo:DE2_115_SOPC_sgdma_tx_m_readfifo_m_readfifo_m_readfifo " "Elaborating entity \"scfifo\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_m_readfifo:the_DE2_115_SOPC_sgdma_tx_m_readfifo\|DE2_115_SOPC_sgdma_tx_m_readfifo_m_readfifo:the_DE2_115_SOPC_sgdma_tx_m_readfifo_m_readfifo\|scfifo:DE2_115_SOPC_sgdma_tx_m_readfifo_m_readfifo_m_readfifo\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "DE2_115_SOPC_sgdma_tx_m_readfifo_m_readfifo_m_readfifo" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 1624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014435870 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_m_readfifo:the_DE2_115_SOPC_sgdma_tx_m_readfifo\|DE2_115_SOPC_sgdma_tx_m_readfifo_m_readfifo:the_DE2_115_SOPC_sgdma_tx_m_readfifo_m_readfifo\|scfifo:DE2_115_SOPC_sgdma_tx_m_readfifo_m_readfifo_m_readfifo " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_m_readfifo:the_DE2_115_SOPC_sgdma_tx_m_readfifo\|DE2_115_SOPC_sgdma_tx_m_readfifo_m_readfifo:the_DE2_115_SOPC_sgdma_tx_m_readfifo_m_readfifo\|scfifo:DE2_115_SOPC_sgdma_tx_m_readfifo_m_readfifo_m_readfifo\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 1624 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014435893 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_m_readfifo:the_DE2_115_SOPC_sgdma_tx_m_readfifo\|DE2_115_SOPC_sgdma_tx_m_readfifo_m_readfifo:the_DE2_115_SOPC_sgdma_tx_m_readfifo_m_readfifo\|scfifo:DE2_115_SOPC_sgdma_tx_m_readfifo_m_readfifo_m_readfifo " "Instantiated megafunction \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_m_readfifo:the_DE2_115_SOPC_sgdma_tx_m_readfifo\|DE2_115_SOPC_sgdma_tx_m_readfifo_m_readfifo:the_DE2_115_SOPC_sgdma_tx_m_readfifo_m_readfifo\|scfifo:DE2_115_SOPC_sgdma_tx_m_readfifo_m_readfifo_m_readfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014435893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014435893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014435893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014435893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014435893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 37 " "Parameter \"lpm_width\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014435893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014435893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014435893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014435893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014435893 ""}  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 1624 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1493014435893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ev31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_ev31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ev31 " "Found entity 1: scfifo_ev31" {  } { { "db/scfifo_ev31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_ev31.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014435950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014435950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ev31 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_m_readfifo:the_DE2_115_SOPC_sgdma_tx_m_readfifo\|DE2_115_SOPC_sgdma_tx_m_readfifo_m_readfifo:the_DE2_115_SOPC_sgdma_tx_m_readfifo_m_readfifo\|scfifo:DE2_115_SOPC_sgdma_tx_m_readfifo_m_readfifo_m_readfifo\|scfifo_ev31:auto_generated " "Elaborating entity \"scfifo_ev31\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_m_readfifo:the_DE2_115_SOPC_sgdma_tx_m_readfifo\|DE2_115_SOPC_sgdma_tx_m_readfifo_m_readfifo:the_DE2_115_SOPC_sgdma_tx_m_readfifo_m_readfifo\|scfifo:DE2_115_SOPC_sgdma_tx_m_readfifo_m_readfifo_m_readfifo\|scfifo_ev31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014435953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l541.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l541.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l541 " "Found entity 1: a_dpfifo_l541" {  } { { "db/a_dpfifo_l541.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_l541.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014435969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014435969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l541 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_m_readfifo:the_DE2_115_SOPC_sgdma_tx_m_readfifo\|DE2_115_SOPC_sgdma_tx_m_readfifo_m_readfifo:the_DE2_115_SOPC_sgdma_tx_m_readfifo_m_readfifo\|scfifo:DE2_115_SOPC_sgdma_tx_m_readfifo_m_readfifo_m_readfifo\|scfifo_ev31:auto_generated\|a_dpfifo_l541:dpfifo " "Elaborating entity \"a_dpfifo_l541\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_m_readfifo:the_DE2_115_SOPC_sgdma_tx_m_readfifo\|DE2_115_SOPC_sgdma_tx_m_readfifo_m_readfifo:the_DE2_115_SOPC_sgdma_tx_m_readfifo_m_readfifo\|scfifo:DE2_115_SOPC_sgdma_tx_m_readfifo_m_readfifo_m_readfifo\|scfifo_ev31:auto_generated\|a_dpfifo_l541:dpfifo\"" {  } { { "db/scfifo_ev31.tdf" "dpfifo" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_ev31.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014435972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7vd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7vd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7vd1 " "Found entity 1: altsyncram_7vd1" {  } { { "db/altsyncram_7vd1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_7vd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014436043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014436043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7vd1 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_m_readfifo:the_DE2_115_SOPC_sgdma_tx_m_readfifo\|DE2_115_SOPC_sgdma_tx_m_readfifo_m_readfifo:the_DE2_115_SOPC_sgdma_tx_m_readfifo_m_readfifo\|scfifo:DE2_115_SOPC_sgdma_tx_m_readfifo_m_readfifo_m_readfifo\|scfifo_ev31:auto_generated\|a_dpfifo_l541:dpfifo\|altsyncram_7vd1:FIFOram " "Elaborating entity \"altsyncram_7vd1\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_m_readfifo:the_DE2_115_SOPC_sgdma_tx_m_readfifo\|DE2_115_SOPC_sgdma_tx_m_readfifo_m_readfifo:the_DE2_115_SOPC_sgdma_tx_m_readfifo_m_readfifo\|scfifo:DE2_115_SOPC_sgdma_tx_m_readfifo_m_readfifo_m_readfifo\|scfifo_ev31:auto_generated\|a_dpfifo_l541:dpfifo\|altsyncram_7vd1:FIFOram\"" {  } { { "db/a_dpfifo_l541.tdf" "FIFOram" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_l541.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014436047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_js8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_js8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_js8 " "Found entity 1: cmpr_js8" {  } { { "db/cmpr_js8.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/cmpr_js8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014436140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014436140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_js8 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_m_readfifo:the_DE2_115_SOPC_sgdma_tx_m_readfifo\|DE2_115_SOPC_sgdma_tx_m_readfifo_m_readfifo:the_DE2_115_SOPC_sgdma_tx_m_readfifo_m_readfifo\|scfifo:DE2_115_SOPC_sgdma_tx_m_readfifo_m_readfifo_m_readfifo\|scfifo_ev31:auto_generated\|a_dpfifo_l541:dpfifo\|cmpr_js8:almost_full_comparer " "Elaborating entity \"cmpr_js8\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_m_readfifo:the_DE2_115_SOPC_sgdma_tx_m_readfifo\|DE2_115_SOPC_sgdma_tx_m_readfifo_m_readfifo:the_DE2_115_SOPC_sgdma_tx_m_readfifo_m_readfifo\|scfifo:DE2_115_SOPC_sgdma_tx_m_readfifo_m_readfifo_m_readfifo\|scfifo_ev31:auto_generated\|a_dpfifo_l541:dpfifo\|cmpr_js8:almost_full_comparer\"" {  } { { "db/a_dpfifo_l541.tdf" "almost_full_comparer" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_l541.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014436143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_js8 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_m_readfifo:the_DE2_115_SOPC_sgdma_tx_m_readfifo\|DE2_115_SOPC_sgdma_tx_m_readfifo_m_readfifo:the_DE2_115_SOPC_sgdma_tx_m_readfifo_m_readfifo\|scfifo:DE2_115_SOPC_sgdma_tx_m_readfifo_m_readfifo_m_readfifo\|scfifo_ev31:auto_generated\|a_dpfifo_l541:dpfifo\|cmpr_js8:two_comparison " "Elaborating entity \"cmpr_js8\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_m_readfifo:the_DE2_115_SOPC_sgdma_tx_m_readfifo\|DE2_115_SOPC_sgdma_tx_m_readfifo_m_readfifo:the_DE2_115_SOPC_sgdma_tx_m_readfifo_m_readfifo\|scfifo:DE2_115_SOPC_sgdma_tx_m_readfifo_m_readfifo_m_readfifo\|scfifo_ev31:auto_generated\|a_dpfifo_l541:dpfifo\|cmpr_js8:two_comparison\"" {  } { { "db/a_dpfifo_l541.tdf" "two_comparison" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_l541.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014436153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0ob " "Found entity 1: cntr_0ob" {  } { { "db/cntr_0ob.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/cntr_0ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014436212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014436212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0ob DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_m_readfifo:the_DE2_115_SOPC_sgdma_tx_m_readfifo\|DE2_115_SOPC_sgdma_tx_m_readfifo_m_readfifo:the_DE2_115_SOPC_sgdma_tx_m_readfifo_m_readfifo\|scfifo:DE2_115_SOPC_sgdma_tx_m_readfifo_m_readfifo_m_readfifo\|scfifo_ev31:auto_generated\|a_dpfifo_l541:dpfifo\|cntr_0ob:rd_ptr_msb " "Elaborating entity \"cntr_0ob\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_m_readfifo:the_DE2_115_SOPC_sgdma_tx_m_readfifo\|DE2_115_SOPC_sgdma_tx_m_readfifo_m_readfifo:the_DE2_115_SOPC_sgdma_tx_m_readfifo_m_readfifo\|scfifo:DE2_115_SOPC_sgdma_tx_m_readfifo_m_readfifo_m_readfifo\|scfifo_ev31:auto_generated\|a_dpfifo_l541:dpfifo\|cntr_0ob:rd_ptr_msb\"" {  } { { "db/a_dpfifo_l541.tdf" "rd_ptr_msb" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_l541.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014436215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_sgdma_tx_command_fifo DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo " "Elaborating entity \"DE2_115_SOPC_sgdma_tx_command_fifo\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "the_DE2_115_SOPC_sgdma_tx_command_fifo" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 2284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014436243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_sgdma_tx_desc_address_fifo DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_desc_address_fifo:the_DE2_115_SOPC_sgdma_tx_desc_address_fifo " "Elaborating entity \"DE2_115_SOPC_sgdma_tx_desc_address_fifo\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_desc_address_fifo:the_DE2_115_SOPC_sgdma_tx_desc_address_fifo\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "the_DE2_115_SOPC_sgdma_tx_desc_address_fifo" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 2297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014436298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_sgdma_tx_status_token_fifo DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_status_token_fifo:the_DE2_115_SOPC_sgdma_tx_status_token_fifo " "Elaborating entity \"DE2_115_SOPC_sgdma_tx_status_token_fifo\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_status_token_fifo:the_DE2_115_SOPC_sgdma_tx_status_token_fifo\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "the_DE2_115_SOPC_sgdma_tx_status_token_fifo" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 2310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014436394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_descriptor_memory DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_descriptor_memory:descriptor_memory " "Elaborating entity \"DE2_115_SOPC_descriptor_memory\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_descriptor_memory:descriptor_memory\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "descriptor_memory" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014436448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_descriptor_memory:descriptor_memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_descriptor_memory:descriptor_memory\|altsyncram:the_altsyncram\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_descriptor_memory.v" "the_altsyncram" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_descriptor_memory.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014436495 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_descriptor_memory:descriptor_memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_descriptor_memory:descriptor_memory\|altsyncram:the_altsyncram\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_descriptor_memory.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_descriptor_memory.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014436509 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_descriptor_memory:descriptor_memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_descriptor_memory:descriptor_memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014436509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DE2_115_SOPC_descriptor_memory.hex " "Parameter \"init_file\" = \"DE2_115_SOPC_descriptor_memory.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014436509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014436509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014436509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014436509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014436509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014436509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014436509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014436509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014436509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014436509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014436509 ""}  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_descriptor_memory.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_descriptor_memory.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1493014436509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2jd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2jd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2jd1 " "Found entity 1: altsyncram_2jd1" {  } { { "db/altsyncram_2jd1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_2jd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014436568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014436568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2jd1 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_descriptor_memory:descriptor_memory\|altsyncram:the_altsyncram\|altsyncram_2jd1:auto_generated " "Elaborating entity \"altsyncram_2jd1\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_descriptor_memory:descriptor_memory\|altsyncram:the_altsyncram\|altsyncram_2jd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014436571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_0 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_0\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "mm_interconnect_0" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1662 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014436722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 1691 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014437700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "cpu_data_master_translator" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 1753 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014437721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sgdma_rx_descriptor_read_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sgdma_rx_descriptor_read_translator\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "sgdma_rx_descriptor_read_translator" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 1815 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014437737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sgdma_rx_descriptor_write_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sgdma_rx_descriptor_write_translator\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "sgdma_rx_descriptor_write_translator" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 1877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014437752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "cpu_jtag_debug_module_translator" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 2191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014437779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 2257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014437795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sram_avalon_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sram_avalon_slave_translator\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "sram_avalon_slave_translator" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 2323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014437811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_s1_translator\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "onchip_memory2_s1_translator" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 2389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014437827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cfi_flash_uas_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cfi_flash_uas_translator\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "cfi_flash_uas_translator" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 2455 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014437843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sma_in_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sma_in_s1_translator\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "sma_in_s1_translator" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 2521 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014437857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:audio_avalon_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:audio_avalon_slave_translator\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "audio_avalon_slave_translator" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 2653 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014437878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_hc_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_hc_translator\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "usb_hc_translator" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 2719 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014437894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_dc_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_dc_translator\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "usb_dc_translator" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 2785 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014437912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vic_0_csr_access_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vic_0_csr_access_translator\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "vic_0_csr_access_translator" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014437930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:can_top_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:can_top_0_avalon_slave_0_translator\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "can_top_0_avalon_slave_0_translator" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 2917 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014437948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_0_s1_translator\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "uart_0_s1_translator" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 2983 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014437966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:clock_crossing_io_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:clock_crossing_io_s0_translator\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "clock_crossing_io_s0_translator" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 3115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014437986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:tse_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:tse_control_port_translator\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "tse_control_port_translator" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 3181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014438002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sgdma_rx_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sgdma_rx_csr_translator\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "sgdma_rx_csr_translator" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 3247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014438021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:descriptor_memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:descriptor_memory_s1_translator\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "descriptor_memory_s1_translator" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 3379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014438042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "cpu_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 3461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014438059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "cpu_data_master_translator_avalon_universal_master_0_agent" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 3543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014438076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_rx_descriptor_read_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_rx_descriptor_read_translator_avalon_universal_master_0_agent\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "sgdma_rx_descriptor_read_translator_avalon_universal_master_0_agent" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 3625 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014438091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_rx_descriptor_write_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_rx_descriptor_write_translator_avalon_universal_master_0_agent\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "sgdma_rx_descriptor_write_translator_avalon_universal_master_0_agent" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 3707 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014438107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_tx_descriptor_read_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_tx_descriptor_read_translator_avalon_universal_master_0_agent\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "sgdma_tx_descriptor_read_translator_avalon_universal_master_0_agent" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 3789 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014438124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_tx_descriptor_write_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_tx_descriptor_write_translator_avalon_universal_master_0_agent\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "sgdma_tx_descriptor_write_translator_avalon_universal_master_0_agent" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 3871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014438140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_rx_m_write_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_rx_m_write_translator_avalon_universal_master_0_agent\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "sgdma_rx_m_write_translator_avalon_universal_master_0_agent" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 3953 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014438157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_tx_m_read_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_tx_m_read_translator_avalon_universal_master_0_agent\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "sgdma_tx_m_read_translator_avalon_universal_master_0_agent" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 4035 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014438174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 4118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014438208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014438228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 4159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014438247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 4283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014438283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sram_avalon_slave_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sram_avalon_slave_translator_avalon_universal_slave_0_agent\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "sram_avalon_slave_translator_avalon_universal_slave_0_agent" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 4366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014438368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sram_avalon_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sram_avalon_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014438386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 4407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014438406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cfi_flash_uas_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cfi_flash_uas_translator_avalon_universal_slave_0_agent\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "cfi_flash_uas_translator_avalon_universal_slave_0_agent" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 4614 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014438442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cfi_flash_uas_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cfi_flash_uas_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014438459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:cfi_flash_uas_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:cfi_flash_uas_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "cfi_flash_uas_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 4655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014438477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:cfi_flash_uas_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:cfi_flash_uas_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "cfi_flash_uas_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 4696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014438519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vic_0_csr_access_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vic_0_csr_access_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "vic_0_csr_access_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 5440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014438574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:can_top_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:can_top_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "can_top_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 5605 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014438691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 5977 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014438730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_0_addr_router DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_addr_router:addr_router " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_0_addr_router\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_addr_router:addr_router\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "addr_router" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 6489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014447219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_0_addr_router_default_decode DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_addr_router:addr_router\|DE2_115_SOPC_mm_interconnect_0_addr_router_default_decode:the_default_decode " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_0_addr_router_default_decode\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_addr_router:addr_router\|DE2_115_SOPC_mm_interconnect_0_addr_router_default_decode:the_default_decode\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_addr_router.sv" "the_default_decode" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_addr_router.sv" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014447249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_0_addr_router_001 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_addr_router_001:addr_router_001 " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_0_addr_router_001\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_addr_router_001:addr_router_001\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "addr_router_001" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 6505 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014447258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_0_addr_router_001_default_decode DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_addr_router_001:addr_router_001\|DE2_115_SOPC_mm_interconnect_0_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_0_addr_router_001_default_decode\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_addr_router_001:addr_router_001\|DE2_115_SOPC_mm_interconnect_0_addr_router_001_default_decode:the_default_decode\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_addr_router_001.sv" "the_default_decode" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_addr_router_001.sv" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014447314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_0_addr_router_002 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_addr_router_002:addr_router_002 " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_0_addr_router_002\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_addr_router_002:addr_router_002\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "addr_router_002" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 6521 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014447322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_0_addr_router_002_default_decode DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_addr_router_002:addr_router_002\|DE2_115_SOPC_mm_interconnect_0_addr_router_002_default_decode:the_default_decode " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_0_addr_router_002_default_decode\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_addr_router_002:addr_router_002\|DE2_115_SOPC_mm_interconnect_0_addr_router_002_default_decode:the_default_decode\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_addr_router_002.sv" "the_default_decode" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_addr_router_002.sv" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014447342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_0_addr_router_006 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_addr_router_006:addr_router_006 " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_0_addr_router_006\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_addr_router_006:addr_router_006\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "addr_router_006" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 6585 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014447361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_0_addr_router_006_default_decode DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_addr_router_006:addr_router_006\|DE2_115_SOPC_mm_interconnect_0_addr_router_006_default_decode:the_default_decode " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_0_addr_router_006_default_decode\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_addr_router_006:addr_router_006\|DE2_115_SOPC_mm_interconnect_0_addr_router_006_default_decode:the_default_decode\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_addr_router_006.sv" "the_default_decode" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_addr_router_006.sv" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014447382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_0_id_router DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_id_router:id_router " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_0_id_router\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_id_router:id_router\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "id_router" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 6617 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014447393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_0_id_router_default_decode DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_id_router:id_router\|DE2_115_SOPC_mm_interconnect_0_id_router_default_decode:the_default_decode " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_0_id_router_default_decode\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_id_router:id_router\|DE2_115_SOPC_mm_interconnect_0_id_router_default_decode:the_default_decode\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_id_router.sv" "the_default_decode" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_id_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014447411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_0_id_router_001 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_id_router_001:id_router_001 " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_0_id_router_001\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_id_router_001:id_router_001\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "id_router_001" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 6633 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014447419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_0_id_router_001_default_decode DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_id_router_001:id_router_001\|DE2_115_SOPC_mm_interconnect_0_id_router_001_default_decode:the_default_decode " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_0_id_router_001_default_decode\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_id_router_001:id_router_001\|DE2_115_SOPC_mm_interconnect_0_id_router_001_default_decode:the_default_decode\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_id_router_001.sv" "the_default_decode" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_id_router_001.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014447431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_0_id_router_002 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_id_router_002:id_router_002 " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_0_id_router_002\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_id_router_002:id_router_002\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "id_router_002" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 6649 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014447446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_0_id_router_002_default_decode DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_id_router_002:id_router_002\|DE2_115_SOPC_mm_interconnect_0_id_router_002_default_decode:the_default_decode " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_0_id_router_002_default_decode\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_id_router_002:id_router_002\|DE2_115_SOPC_mm_interconnect_0_id_router_002_default_decode:the_default_decode\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_id_router_002.sv" "the_default_decode" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_id_router_002.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014447456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_0_id_router_004 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_id_router_004:id_router_004 " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_0_id_router_004\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_id_router_004:id_router_004\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "id_router_004" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 6681 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014447467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_0_id_router_004_default_decode DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_id_router_004:id_router_004\|DE2_115_SOPC_mm_interconnect_0_id_router_004_default_decode:the_default_decode " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_0_id_router_004_default_decode\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_id_router_004:id_router_004\|DE2_115_SOPC_mm_interconnect_0_id_router_004_default_decode:the_default_decode\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_id_router_004.sv" "the_default_decode" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_id_router_004.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014447477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_0_id_router_005 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_id_router_005:id_router_005 " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_0_id_router_005\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_id_router_005:id_router_005\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "id_router_005" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 6697 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014447485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_0_id_router_005_default_decode DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_id_router_005:id_router_005\|DE2_115_SOPC_mm_interconnect_0_id_router_005_default_decode:the_default_decode " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_0_id_router_005_default_decode\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_id_router_005:id_router_005\|DE2_115_SOPC_mm_interconnect_0_id_router_005_default_decode:the_default_decode\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_id_router_005.sv" "the_default_decode" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_id_router_005.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014447494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_0_id_router_011 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_id_router_011:id_router_011 " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_0_id_router_011\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_id_router_011:id_router_011\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "id_router_011" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 6793 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014447518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_0_id_router_011_default_decode DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_id_router_011:id_router_011\|DE2_115_SOPC_mm_interconnect_0_id_router_011_default_decode:the_default_decode " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_0_id_router_011_default_decode\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_id_router_011:id_router_011\|DE2_115_SOPC_mm_interconnect_0_id_router_011_default_decode:the_default_decode\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_id_router_011.sv" "the_default_decode" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_id_router_011.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014447528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_0_id_router_018 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_id_router_018:id_router_018 " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_0_id_router_018\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_id_router_018:id_router_018\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "id_router_018" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 6905 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014447556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_0_id_router_018_default_decode DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_id_router_018:id_router_018\|DE2_115_SOPC_mm_interconnect_0_id_router_018_default_decode:the_default_decode " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_0_id_router_018_default_decode\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_id_router_018:id_router_018\|DE2_115_SOPC_mm_interconnect_0_id_router_018_default_decode:the_default_decode\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_id_router_018.sv" "the_default_decode" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_id_router_018.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014447567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:limiter\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "limiter" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 6953 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014447576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "burst_adapter" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 7001 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014447598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_full DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba " "Elaborating entity \"altera_merlin_burst_adapter_full\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_full.the_ba" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014447617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" "align_address_to_size" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014447661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" "the_burstwrap_increment" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" 1180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014447671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" "the_min" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" 1205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014447678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" "ab_sub" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014447687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" "subtract" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014447693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter_002 " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter_002\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "burst_adapter_002" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 7097 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014447749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_full DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter_002\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba " "Elaborating entity \"altera_merlin_burst_adapter_full\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter_002\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_full.the_ba" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014447763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter_002\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter_002\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" "align_address_to_size" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014447803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter_004 " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter_004\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "burst_adapter_004" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 7193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014447856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_full DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter_004\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba " "Elaborating entity \"altera_merlin_burst_adapter_full\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter_004\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_full.the_ba" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014447869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter_004\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter_004\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" "align_address_to_size" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014447909 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 altera_merlin_address_alignment.sv(153) " "Verilog HDL assignment warning at altera_merlin_address_alignment.sv(153): truncated value with size 4 to match size of target (2)" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_merlin_address_alignment.sv" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1493014447910 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_address_alignment:align_address_to_size"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 32 altera_merlin_address_alignment.sv(257) " "Verilog HDL assignment warning at altera_merlin_address_alignment.sv(257): truncated value with size 34 to match size of target (32)" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_merlin_address_alignment.sv" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1493014447911 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_address_alignment:align_address_to_size"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_0_cmd_xbar_demux DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_0_cmd_xbar_demux\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "cmd_xbar_demux" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 7234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014447939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_0_cmd_xbar_demux_001 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_0_cmd_xbar_demux_001\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "cmd_xbar_demux_001" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 7359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014447956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_0_cmd_xbar_demux_002 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_cmd_xbar_demux_002:cmd_xbar_demux_002 " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_0_cmd_xbar_demux_002\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_cmd_xbar_demux_002:cmd_xbar_demux_002\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "cmd_xbar_demux_002" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 7376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014447994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_0_cmd_xbar_mux DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_0_cmd_xbar_mux\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "cmd_xbar_mux" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 7484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014448014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_cmd_xbar_mux.sv" "arb" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_cmd_xbar_mux.sv" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014448032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014448051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_0_cmd_xbar_mux_001 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_001 " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_0_cmd_xbar_mux_001\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_001\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "cmd_xbar_mux_001" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 7519 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014448060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_cmd_xbar_mux_001.sv" "arb" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_cmd_xbar_mux_001.sv" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014448087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014448094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_0_cmd_xbar_mux_005 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_cmd_xbar_mux_005:cmd_xbar_mux_005 " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_0_cmd_xbar_mux_005\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_cmd_xbar_mux_005:cmd_xbar_mux_005\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "cmd_xbar_mux_005" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 7605 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014448115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_0_cmd_xbar_mux_011 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_cmd_xbar_mux_011:cmd_xbar_mux_011 " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_0_cmd_xbar_mux_011\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_cmd_xbar_mux_011:cmd_xbar_mux_011\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "cmd_xbar_mux_011" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 7707 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014448136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_0_cmd_xbar_mux_018 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_cmd_xbar_mux_018:cmd_xbar_mux_018 " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_0_cmd_xbar_mux_018\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_cmd_xbar_mux_018:cmd_xbar_mux_018\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "cmd_xbar_mux_018" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 7850 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014448159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_cmd_xbar_mux_018:cmd_xbar_mux_018\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_cmd_xbar_mux_018:cmd_xbar_mux_018\|altera_merlin_arbitrator:arb\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_cmd_xbar_mux_018.sv" "arb" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_cmd_xbar_mux_018.sv" 368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014448246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_cmd_xbar_mux_018:cmd_xbar_mux_018\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_cmd_xbar_mux_018:cmd_xbar_mux_018\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014448253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_0_rsp_xbar_demux DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_0_rsp_xbar_demux\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "rsp_xbar_demux" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 7873 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014448262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_0_rsp_xbar_demux_001 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_rsp_xbar_demux_001:rsp_xbar_demux_001 " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_0_rsp_xbar_demux_001\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_rsp_xbar_demux_001:rsp_xbar_demux_001\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "rsp_xbar_demux_001" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 7908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014448273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_0_rsp_xbar_demux_011 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_rsp_xbar_demux_011:rsp_xbar_demux_011 " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_0_rsp_xbar_demux_011\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_rsp_xbar_demux_011:rsp_xbar_demux_011\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "rsp_xbar_demux_011" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 8096 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014448308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_0_rsp_xbar_demux_018 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_rsp_xbar_demux_018:rsp_xbar_demux_018 " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_0_rsp_xbar_demux_018\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_rsp_xbar_demux_018:rsp_xbar_demux_018\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "rsp_xbar_demux_018" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 8239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014448331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_0_rsp_xbar_mux DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_0_rsp_xbar_mux\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "rsp_xbar_mux" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 8280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014448348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_rsp_xbar_mux.sv" "arb" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_rsp_xbar_mux.sv" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014448393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_0_rsp_xbar_mux_001 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_0_rsp_xbar_mux_001\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "rsp_xbar_mux_001" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 8405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014448403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_rsp_xbar_mux_001.sv" "arb" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_rsp_xbar_mux_001.sv" 568 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014448503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014448513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_0_rsp_xbar_mux_002 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_rsp_xbar_mux_002:rsp_xbar_mux_002 " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_0_rsp_xbar_mux_002\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_rsp_xbar_mux_002:rsp_xbar_mux_002\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "rsp_xbar_mux_002" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 8422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014448523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:width_adapter\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "width_adapter" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 8571 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014448545 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(728) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(728): object \"aligned_addr\" assigned a value but never read" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" 728 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1493014448555 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(729) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(729): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" 729 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1493014448555 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:width_adapter_001 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:width_adapter_001\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "width_adapter_001" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 8635 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014448596 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(728) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(728): object \"aligned_addr\" assigned a value but never read" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" 728 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1493014448606 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(729) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(729): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" 729 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1493014448606 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:width_adapter_002 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:width_adapter_002\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "width_adapter_002" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 8699 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014448648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:width_adapter_003 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:width_adapter_003\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "width_adapter_003" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 8763 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014448697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "crosser" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 8797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014448733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014448748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_1 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_1\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_1:mm_interconnect_1\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "mm_interconnect_1" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1863 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014448803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:clock_crossing_io_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:clock_crossing_io_m0_translator\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1.v" "clock_crossing_io_m0_translator" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1.v" 2287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014450056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sys_clk_timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sys_clk_timer_s1_translator\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1.v" "sys_clk_timer_s1_translator" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1.v" 2353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014450071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1.v" "sysid_control_slave_translator" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1.v" 2419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014450089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:key_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:key_s1_translator\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1.v" "key_s1_translator" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1.v" 2485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014450107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:rs232_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:rs232_s1_translator\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1.v" "rs232_s1_translator" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1.v" 2749 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014450132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:lcd_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:lcd_control_slave_translator\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1.v" "lcd_control_slave_translator" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1.v" 3079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014450160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:seg7_avalon_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:seg7_avalon_slave_translator\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1.v" "seg7_avalon_slave_translator" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1.v" 3211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014450180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1.v" 3541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014450207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sysver_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sysver_0_avalon_slave_0_translator\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1.v" "sysver_0_avalon_slave_0_translator" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1.v" 3607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014450224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:pll_pll_slave_translator\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1.v" "pll_pll_slave_translator" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1.v" 4729 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014450285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:clock_crossing_io_m0_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:clock_crossing_io_m0_translator_avalon_universal_master_0_agent\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1.v" "clock_crossing_io_m0_translator_avalon_universal_master_0_agent" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1.v" 4811 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014450302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1.v" "sys_clk_timer_s1_translator_avalon_universal_slave_0_agent" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1.v" 4894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014450316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014450333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1.v" "sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1.v" 4935 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014450346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_1_addr_router DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_1:mm_interconnect_1\|DE2_115_SOPC_mm_interconnect_1_addr_router:addr_router " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_1_addr_router\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_1:mm_interconnect_1\|DE2_115_SOPC_mm_interconnect_1_addr_router:addr_router\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1.v" "addr_router" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1.v" 9456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014450624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_1_addr_router_default_decode DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_1:mm_interconnect_1\|DE2_115_SOPC_mm_interconnect_1_addr_router:addr_router\|DE2_115_SOPC_mm_interconnect_1_addr_router_default_decode:the_default_decode " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_1_addr_router_default_decode\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_1:mm_interconnect_1\|DE2_115_SOPC_mm_interconnect_1_addr_router:addr_router\|DE2_115_SOPC_mm_interconnect_1_addr_router_default_decode:the_default_decode\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1_addr_router.sv" "the_default_decode" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1_addr_router.sv" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014450687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_1_id_router DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_1:mm_interconnect_1\|DE2_115_SOPC_mm_interconnect_1_id_router:id_router " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_1_id_router\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_1:mm_interconnect_1\|DE2_115_SOPC_mm_interconnect_1_id_router:id_router\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1.v" "id_router" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1.v" 9472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014450697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_1_id_router_default_decode DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_1:mm_interconnect_1\|DE2_115_SOPC_mm_interconnect_1_id_router:id_router\|DE2_115_SOPC_mm_interconnect_1_id_router_default_decode:the_default_decode " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_1_id_router_default_decode\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_1:mm_interconnect_1\|DE2_115_SOPC_mm_interconnect_1_id_router:id_router\|DE2_115_SOPC_mm_interconnect_1_id_router_default_decode:the_default_decode\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1_id_router.sv" "the_default_decode" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014450707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_1_id_router_036 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_1:mm_interconnect_1\|DE2_115_SOPC_mm_interconnect_1_id_router_036:id_router_036 " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_1_id_router_036\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_1:mm_interconnect_1\|DE2_115_SOPC_mm_interconnect_1_id_router_036:id_router_036\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1.v" "id_router_036" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1.v" 10048 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014450822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_1_id_router_036_default_decode DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_1:mm_interconnect_1\|DE2_115_SOPC_mm_interconnect_1_id_router_036:id_router_036\|DE2_115_SOPC_mm_interconnect_1_id_router_036_default_decode:the_default_decode " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_1_id_router_036_default_decode\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_1:mm_interconnect_1\|DE2_115_SOPC_mm_interconnect_1_id_router_036:id_router_036\|DE2_115_SOPC_mm_interconnect_1_id_router_036_default_decode:the_default_decode\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1_id_router_036.sv" "the_default_decode" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1_id_router_036.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014450831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:limiter\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1.v" "limiter" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1.v" 10096 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014450841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_1_cmd_xbar_demux DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_1:mm_interconnect_1\|DE2_115_SOPC_mm_interconnect_1_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_1_cmd_xbar_demux\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_1:mm_interconnect_1\|DE2_115_SOPC_mm_interconnect_1_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1.v" "cmd_xbar_demux" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1.v" 10329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014450869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_1_cmd_xbar_mux DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_1:mm_interconnect_1\|DE2_115_SOPC_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_1_cmd_xbar_mux\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_1:mm_interconnect_1\|DE2_115_SOPC_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1.v" "cmd_xbar_mux" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1.v" 10346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014450939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_1_cmd_xbar_mux_036 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_1:mm_interconnect_1\|DE2_115_SOPC_mm_interconnect_1_cmd_xbar_mux_036:cmd_xbar_mux_036 " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_1_cmd_xbar_mux_036\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_1:mm_interconnect_1\|DE2_115_SOPC_mm_interconnect_1_cmd_xbar_mux_036:cmd_xbar_mux_036\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1.v" "cmd_xbar_mux_036" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1.v" 10958 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014451021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_1_rsp_xbar_demux DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_1:mm_interconnect_1\|DE2_115_SOPC_mm_interconnect_1_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_1_rsp_xbar_demux\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_1:mm_interconnect_1\|DE2_115_SOPC_mm_interconnect_1_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1.v" "rsp_xbar_demux" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1.v" 10975 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014451031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_1_rsp_xbar_demux_036 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_1:mm_interconnect_1\|DE2_115_SOPC_mm_interconnect_1_rsp_xbar_demux_036:rsp_xbar_demux_036 " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_1_rsp_xbar_demux_036\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_1:mm_interconnect_1\|DE2_115_SOPC_mm_interconnect_1_rsp_xbar_demux_036:rsp_xbar_demux_036\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1.v" "rsp_xbar_demux_036" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1.v" 11587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014451112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_1_rsp_xbar_mux DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_1:mm_interconnect_1\|DE2_115_SOPC_mm_interconnect_1_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_1_rsp_xbar_mux\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_1:mm_interconnect_1\|DE2_115_SOPC_mm_interconnect_1_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1.v" "rsp_xbar_mux" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1.v" 11820 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014451123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_1:mm_interconnect_1\|DE2_115_SOPC_mm_interconnect_1_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_1:mm_interconnect_1\|DE2_115_SOPC_mm_interconnect_1_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1_rsp_xbar_mux.sv" "arb" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1_rsp_xbar_mux.sv" 856 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014451315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_1:mm_interconnect_1\|DE2_115_SOPC_mm_interconnect_1_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_1:mm_interconnect_1\|DE2_115_SOPC_mm_interconnect_1_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014451325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1.v" "crosser" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1.v" 11854 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014451336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014451351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_irq_mapper DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_irq_mapper:irq_mapper " "Elaborating entity \"DE2_115_SOPC_irq_mapper\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_irq_mapper:irq_mapper\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "irq_mapper" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1897 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014451405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_irq_clock_crosser DE2_115_SOPC:DE2_115_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer " "Elaborating entity \"altera_irq_clock_crosser\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "irq_synchronizer" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014451414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_bundle DE2_115_SOPC:DE2_115_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborating entity \"altera_std_synchronizer_bundle\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" "sync" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014451421 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014451427 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Instantiated megafunction \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014451427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014451427 ""}  } { { "DE2_115_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1493014451427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_avalon_st_adapter DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"DE2_115_SOPC_avalon_st_adapter\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_avalon_st_adapter:avalon_st_adapter\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "avalon_st_adapter" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 2175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014451558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_avalon_st_adapter_timing_adapter_0 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_avalon_st_adapter:avalon_st_adapter\|DE2_115_SOPC_avalon_st_adapter_timing_adapter_0:timing_adapter_0 " "Elaborating entity \"DE2_115_SOPC_avalon_st_adapter_timing_adapter_0\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_avalon_st_adapter:avalon_st_adapter\|DE2_115_SOPC_avalon_st_adapter_timing_adapter_0:timing_adapter_0\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_avalon_st_adapter.v" "timing_adapter_0" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_avalon_st_adapter.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014451569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_avalon_st_adapter_timing_adapter_0_fifo DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_avalon_st_adapter:avalon_st_adapter\|DE2_115_SOPC_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|DE2_115_SOPC_avalon_st_adapter_timing_adapter_0_fifo:DE2_115_SOPC_avalon_st_adapter_timing_adapter_0_fifo " "Elaborating entity \"DE2_115_SOPC_avalon_st_adapter_timing_adapter_0_fifo\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_avalon_st_adapter:avalon_st_adapter\|DE2_115_SOPC_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|DE2_115_SOPC_avalon_st_adapter_timing_adapter_0_fifo:DE2_115_SOPC_avalon_st_adapter_timing_adapter_0_fifo\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_avalon_st_adapter_timing_adapter_0.v" "DE2_115_SOPC_avalon_st_adapter_timing_adapter_0_fifo" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_avalon_st_adapter_timing_adapter_0.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014451577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller DE2_115_SOPC:DE2_115_SOPC_inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_reset_controller:rst_controller\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "rst_controller" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 2238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014451592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer DE2_115_SOPC:DE2_115_SOPC_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014451600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer DE2_115_SOPC:DE2_115_SOPC_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014451606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller DE2_115_SOPC:DE2_115_SOPC_inst\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_reset_controller:rst_controller_001\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "rst_controller_001" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 2301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014451613 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "address_b DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component 17 7 " "Port \"address_b\" on the entity instantiation of \"DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component\" is connected to a signal of width 17. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3343 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1493014461900 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im|DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_DE2_115_SOPC_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_DE2_115_SOPC_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "the_DE2_115_SOPC_cpu_nios2_oci_itrace" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3787 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1493014461904 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci|DE2_115_SOPC_cpu_nios2_oci_itrace:the_DE2_115_SOPC_cpu_nios2_oci_itrace"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[0\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_3ud1.tdf" 39 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 1876 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 2284 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1475 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_tx:sgdma_tx|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[1\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_3ud1.tdf" 71 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 1876 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 2284 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1475 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_tx:sgdma_tx|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[32\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_3ud1.tdf" 1063 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 1876 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 2284 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1475 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_tx:sgdma_tx|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[33\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_3ud1.tdf" 1095 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 1876 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 2284 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1475 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_tx:sgdma_tx|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[34\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_3ud1.tdf" 1127 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 1876 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 2284 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1475 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_tx:sgdma_tx|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[35\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[35\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_3ud1.tdf" 1159 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 1876 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 2284 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1475 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_tx:sgdma_tx|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[36\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[36\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_3ud1.tdf" 1191 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 1876 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 2284 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1475 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_tx:sgdma_tx|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[37\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[37\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_3ud1.tdf" 1223 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 1876 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 2284 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1475 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_tx:sgdma_tx|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[38\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[38\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_3ud1.tdf" 1255 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 1876 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 2284 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1475 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_tx:sgdma_tx|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[39\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[39\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_3ud1.tdf" 1287 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 1876 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 2284 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1475 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_tx:sgdma_tx|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[40\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[40\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_3ud1.tdf" 1319 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 1876 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 2284 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1475 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_tx:sgdma_tx|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[41\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[41\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_3ud1.tdf" 1351 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 1876 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 2284 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1475 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_tx:sgdma_tx|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[42\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[42\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_3ud1.tdf" 1383 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 1876 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 2284 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1475 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_tx:sgdma_tx|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[43\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[43\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_3ud1.tdf" 1415 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 1876 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 2284 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1475 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_tx:sgdma_tx|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[44\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[44\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_3ud1.tdf" 1447 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 1876 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 2284 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1475 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_tx:sgdma_tx|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[45\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[45\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_3ud1.tdf" 1479 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 1876 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 2284 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1475 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_tx:sgdma_tx|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[46\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[46\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_3ud1.tdf" 1511 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 1876 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 2284 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1475 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_tx:sgdma_tx|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[47\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[47\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_3ud1.tdf" 1543 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 1876 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 2284 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1475 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_tx:sgdma_tx|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[48\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[48\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_3ud1.tdf" 1575 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 1876 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 2284 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1475 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_tx:sgdma_tx|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[49\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[49\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_3ud1.tdf" 1607 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 1876 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 2284 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1475 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_tx:sgdma_tx|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[50\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[50\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_3ud1.tdf" 1639 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 1876 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 2284 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1475 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_tx:sgdma_tx|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[51\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[51\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_3ud1.tdf" 1671 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 1876 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 2284 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1475 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_tx:sgdma_tx|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[52\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[52\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_3ud1.tdf" 1703 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 1876 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 2284 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1475 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_tx:sgdma_tx|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[53\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[53\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_3ud1.tdf" 1735 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 1876 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 2284 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1475 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_tx:sgdma_tx|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[54\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[54\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_3ud1.tdf" 1767 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 1876 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 2284 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1475 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_tx:sgdma_tx|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[55\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[55\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_3ud1.tdf" 1799 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 1876 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 2284 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1475 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_tx:sgdma_tx|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[56\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[56\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_3ud1.tdf" 1831 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 1876 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 2284 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1475 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_tx:sgdma_tx|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[57\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[57\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_3ud1.tdf" 1863 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 1876 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 2284 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1475 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_tx:sgdma_tx|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[58\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[58\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_3ud1.tdf" 1895 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 1876 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 2284 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1475 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_tx:sgdma_tx|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[59\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[59\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_3ud1.tdf" 1927 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 1876 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 2284 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1475 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_tx:sgdma_tx|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[60\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[60\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_3ud1.tdf" 1959 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 1876 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 2284 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1475 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_tx:sgdma_tx|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[61\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[61\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_3ud1.tdf" 1991 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 1876 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 2284 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1475 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_tx:sgdma_tx|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[62\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[62\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_3ud1.tdf" 2023 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 1876 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 2284 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1475 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_tx:sgdma_tx|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[63\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[63\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_3ud1.tdf" 2055 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 1876 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 2284 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1475 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_tx:sgdma_tx|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[80\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[80\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_3ud1.tdf" 2599 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 1876 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 2284 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1475 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_tx:sgdma_tx|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[81\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[81\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_3ud1.tdf" 2631 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 1876 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 2284 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1475 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_tx:sgdma_tx|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[82\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[82\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_3ud1.tdf" 2663 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 1876 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 2284 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1475 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_tx:sgdma_tx|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[83\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[83\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_3ud1.tdf" 2695 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 1876 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 2284 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1475 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_tx:sgdma_tx|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[84\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[84\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_3ud1.tdf" 2727 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 1876 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 2284 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1475 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_tx:sgdma_tx|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[85\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[85\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_3ud1.tdf" 2759 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 1876 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 2284 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1475 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_tx:sgdma_tx|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[86\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[86\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_3ud1.tdf" 2791 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 1876 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 2284 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1475 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_tx:sgdma_tx|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[87\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[87\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_3ud1.tdf" 2823 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 1876 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 2284 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1475 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_tx:sgdma_tx|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[88\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[88\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_3ud1.tdf" 2855 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 1876 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 2284 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1475 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_tx:sgdma_tx|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[89\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[89\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_3ud1.tdf" 2887 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 1876 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 2284 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1475 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_tx:sgdma_tx|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[90\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[90\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_3ud1.tdf" 2919 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 1876 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 2284 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1475 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_tx:sgdma_tx|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[91\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[91\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_3ud1.tdf" 2951 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 1876 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 2284 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1475 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_tx:sgdma_tx|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[92\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[92\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_3ud1.tdf" 2983 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 1876 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 2284 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1475 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_tx:sgdma_tx|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[93\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[93\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_3ud1.tdf" 3015 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 1876 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 2284 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1475 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_tx:sgdma_tx|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[94\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[94\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_3ud1.tdf" 3047 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 1876 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 2284 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1475 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_tx:sgdma_tx|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[95\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[95\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_3ud1.tdf" 3079 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 1876 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 2284 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1475 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_tx:sgdma_tx|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[99\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[99\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_3ud1.tdf" 3207 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 1876 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 2284 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1475 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_tx:sgdma_tx|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[100\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[100\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_3ud1.tdf" 3239 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 1876 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 2284 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1475 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_tx:sgdma_tx|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[101\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[101\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_3ud1.tdf" 3271 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 1876 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 2284 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1475 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_tx:sgdma_tx|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[102\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[102\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_3ud1.tdf" 3303 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 1876 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 2284 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1475 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_tx:sgdma_tx|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[103\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[103\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_3ud1.tdf" 3335 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 1876 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 2284 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1475 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_tx:sgdma_tx|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[0\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_3ud1.tdf" 39 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 1838 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 2219 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1442 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_rx:sgdma_rx|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[1\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_3ud1.tdf" 71 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 1838 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 2219 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1442 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_rx:sgdma_rx|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[2\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_3ud1.tdf" 103 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 1838 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 2219 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1442 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_rx:sgdma_rx|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[3\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_3ud1.tdf" 135 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 1838 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 2219 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1442 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_rx:sgdma_rx|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[4\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_3ud1.tdf" 167 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 1838 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 2219 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1442 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_rx:sgdma_rx|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[5\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_3ud1.tdf" 199 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 1838 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 2219 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1442 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_rx:sgdma_rx|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[6\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_3ud1.tdf" 231 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 1838 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 2219 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1442 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_rx:sgdma_rx|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[7\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_3ud1.tdf" 263 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 1838 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 2219 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1442 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_rx:sgdma_rx|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[8\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_3ud1.tdf" 295 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 1838 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 2219 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1442 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_rx:sgdma_rx|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[9\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_3ud1.tdf" 327 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 1838 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 2219 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1442 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_rx:sgdma_rx|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[10\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_3ud1.tdf" 359 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 1838 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 2219 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1442 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_rx:sgdma_rx|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[11\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_3ud1.tdf" 391 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 1838 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 2219 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1442 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_rx:sgdma_rx|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[12\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_3ud1.tdf" 423 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 1838 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 2219 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1442 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_rx:sgdma_rx|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[13\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_3ud1.tdf" 455 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 1838 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 2219 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1442 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_rx:sgdma_rx|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[14\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_3ud1.tdf" 487 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 1838 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 2219 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1442 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_rx:sgdma_rx|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[15\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_3ud1.tdf" 519 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 1838 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 2219 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1442 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_rx:sgdma_rx|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[16\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_3ud1.tdf" 551 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 1838 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 2219 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1442 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_rx:sgdma_rx|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[17\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_3ud1.tdf" 583 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 1838 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 2219 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1442 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_rx:sgdma_rx|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[18\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_3ud1.tdf" 615 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 1838 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 2219 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1442 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_rx:sgdma_rx|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[19\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_3ud1.tdf" 647 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 1838 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 2219 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1442 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_rx:sgdma_rx|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[20\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_3ud1.tdf" 679 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 1838 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 2219 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1442 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_rx:sgdma_rx|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[21\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_3ud1.tdf" 711 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 1838 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 2219 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1442 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_rx:sgdma_rx|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[22\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_3ud1.tdf" 743 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 1838 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 2219 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1442 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_rx:sgdma_rx|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[23\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_3ud1.tdf" 775 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 1838 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 2219 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1442 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_rx:sgdma_rx|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[24\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_3ud1.tdf" 807 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 1838 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 2219 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1442 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_rx:sgdma_rx|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[25\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_3ud1.tdf" 839 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 1838 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 2219 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1442 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_rx:sgdma_rx|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[26\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_3ud1.tdf" 871 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 1838 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 2219 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1442 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_rx:sgdma_rx|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[27\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_3ud1.tdf" 903 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 1838 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 2219 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1442 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_rx:sgdma_rx|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[28\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[28\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_3ud1.tdf" 935 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 1838 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 2219 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1442 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_rx:sgdma_rx|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[29\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[29\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_3ud1.tdf" 967 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 1838 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 2219 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1442 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_rx:sgdma_rx|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[30\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_3ud1.tdf" 999 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 1838 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 2219 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1442 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_rx:sgdma_rx|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[31\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_3ud1.tdf" 1031 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 1838 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 2219 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1442 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_rx:sgdma_rx|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[32\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_3ud1.tdf" 1063 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 1838 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 2219 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1442 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_rx:sgdma_rx|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[33\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_3ud1.tdf" 1095 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 1838 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 2219 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1442 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_rx:sgdma_rx|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[80\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[80\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_3ud1.tdf" 2599 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 1838 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 2219 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1442 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_rx:sgdma_rx|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[81\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[81\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_3ud1.tdf" 2631 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 1838 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 2219 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1442 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_rx:sgdma_rx|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[82\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[82\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_3ud1.tdf" 2663 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 1838 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 2219 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1442 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_rx:sgdma_rx|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[83\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[83\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_3ud1.tdf" 2695 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 1838 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 2219 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1442 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_rx:sgdma_rx|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[84\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[84\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_3ud1.tdf" 2727 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 1838 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 2219 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1442 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_rx:sgdma_rx|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[85\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[85\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_3ud1.tdf" 2759 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 1838 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 2219 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1442 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_rx:sgdma_rx|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[86\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[86\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_3ud1.tdf" 2791 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 1838 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 2219 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1442 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_rx:sgdma_rx|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[87\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[87\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_3ud1.tdf" 2823 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 1838 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 2219 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1442 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_rx:sgdma_rx|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[88\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[88\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_3ud1.tdf" 2855 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 1838 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 2219 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1442 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_rx:sgdma_rx|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[89\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[89\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_3ud1.tdf" 2887 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 1838 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 2219 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1442 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_rx:sgdma_rx|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[90\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[90\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_3ud1.tdf" 2919 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 1838 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 2219 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1442 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_rx:sgdma_rx|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[91\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[91\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_3ud1.tdf" 2951 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 1838 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 2219 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1442 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_rx:sgdma_rx|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[92\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[92\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_3ud1.tdf" 2983 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 1838 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 2219 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1442 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_rx:sgdma_rx|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[93\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[93\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_3ud1.tdf" 3015 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 1838 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 2219 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1442 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_rx:sgdma_rx|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[94\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[94\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_3ud1.tdf" 3047 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 1838 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 2219 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1442 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_rx:sgdma_rx|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[95\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[95\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_3ud1.tdf" 3079 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 1838 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 2219 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1442 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_rx:sgdma_rx|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[96\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[96\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_3ud1.tdf" 3111 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 1838 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 2219 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1442 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_rx:sgdma_rx|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[97\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[97\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_3ud1.tdf" 3143 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 1838 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 2219 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1442 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_rx:sgdma_rx|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[99\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[99\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_3ud1.tdf" 3207 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 1838 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 2219 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1442 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_rx:sgdma_rx|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[100\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[100\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_3ud1.tdf" 3239 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 1838 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 2219 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1442 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_rx:sgdma_rx|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[101\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[101\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_3ud1.tdf" 3271 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 1838 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 2219 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1442 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_rx:sgdma_rx|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[102\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[102\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_3ud1.tdf" 3303 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 1838 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 2219 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1442 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_rx:sgdma_rx|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[103\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[103\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_3ud1.tdf" 3335 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 1838 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 2219 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1442 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_rx:sgdma_rx|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_bsp:i_can_bsp\|can_fifo:i_can_fifo\|lpm_ram_dp:fifo\|altdpram:sram\|altsyncram:ram_block\|altsyncram_9ep1:auto_generated\|q_b\[0\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_bsp:i_can_bsp\|can_fifo:i_can_fifo\|lpm_ram_dp:fifo\|altdpram:sram\|altsyncram:ram_block\|altsyncram_9ep1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_9ep1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_9ep1.tdf" 40 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altdpram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altdpram.tdf" 203 4 0 } } { "lpm_ram_dp.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 71 3 0 } } { "DE2_115_SOPC/synthesis/submodules/can_fifo.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_fifo.v" 392 0 0 } } { "DE2_115_SOPC/synthesis/submodules/can_bsp.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_bsp.v" 1477 0 0 } } { "DE2_115_SOPC/synthesis/submodules/can_top.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_top.v" 769 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1146 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|can_top:can_top_0|can_bsp:i_can_bsp|can_fifo:i_can_fifo|lpm_ram_dp:fifo|altdpram:sram|altsyncram:ram_block|altsyncram_9ep1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_bsp:i_can_bsp\|can_fifo:i_can_fifo\|lpm_ram_dp:fifo\|altdpram:sram\|altsyncram:ram_block\|altsyncram_9ep1:auto_generated\|q_b\[1\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_bsp:i_can_bsp\|can_fifo:i_can_fifo\|lpm_ram_dp:fifo\|altdpram:sram\|altsyncram:ram_block\|altsyncram_9ep1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_9ep1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_9ep1.tdf" 72 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altdpram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altdpram.tdf" 203 4 0 } } { "lpm_ram_dp.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 71 3 0 } } { "DE2_115_SOPC/synthesis/submodules/can_fifo.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_fifo.v" 392 0 0 } } { "DE2_115_SOPC/synthesis/submodules/can_bsp.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_bsp.v" 1477 0 0 } } { "DE2_115_SOPC/synthesis/submodules/can_top.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_top.v" 769 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1146 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|can_top:can_top_0|can_bsp:i_can_bsp|can_fifo:i_can_fifo|lpm_ram_dp:fifo|altdpram:sram|altsyncram:ram_block|altsyncram_9ep1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_bsp:i_can_bsp\|can_fifo:i_can_fifo\|lpm_ram_dp:fifo\|altdpram:sram\|altsyncram:ram_block\|altsyncram_9ep1:auto_generated\|q_b\[2\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_bsp:i_can_bsp\|can_fifo:i_can_fifo\|lpm_ram_dp:fifo\|altdpram:sram\|altsyncram:ram_block\|altsyncram_9ep1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_9ep1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_9ep1.tdf" 104 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altdpram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altdpram.tdf" 203 4 0 } } { "lpm_ram_dp.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 71 3 0 } } { "DE2_115_SOPC/synthesis/submodules/can_fifo.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_fifo.v" 392 0 0 } } { "DE2_115_SOPC/synthesis/submodules/can_bsp.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_bsp.v" 1477 0 0 } } { "DE2_115_SOPC/synthesis/submodules/can_top.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_top.v" 769 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1146 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|can_top:can_top_0|can_bsp:i_can_bsp|can_fifo:i_can_fifo|lpm_ram_dp:fifo|altdpram:sram|altsyncram:ram_block|altsyncram_9ep1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_bsp:i_can_bsp\|can_fifo:i_can_fifo\|lpm_ram_dp:fifo\|altdpram:sram\|altsyncram:ram_block\|altsyncram_9ep1:auto_generated\|q_b\[3\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_bsp:i_can_bsp\|can_fifo:i_can_fifo\|lpm_ram_dp:fifo\|altdpram:sram\|altsyncram:ram_block\|altsyncram_9ep1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_9ep1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_9ep1.tdf" 136 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altdpram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altdpram.tdf" 203 4 0 } } { "lpm_ram_dp.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 71 3 0 } } { "DE2_115_SOPC/synthesis/submodules/can_fifo.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_fifo.v" 392 0 0 } } { "DE2_115_SOPC/synthesis/submodules/can_bsp.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_bsp.v" 1477 0 0 } } { "DE2_115_SOPC/synthesis/submodules/can_top.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_top.v" 769 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1146 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|can_top:can_top_0|can_bsp:i_can_bsp|can_fifo:i_can_fifo|lpm_ram_dp:fifo|altdpram:sram|altsyncram:ram_block|altsyncram_9ep1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_bsp:i_can_bsp\|can_fifo:i_can_fifo\|lpm_ram_dp:fifo\|altdpram:sram\|altsyncram:ram_block\|altsyncram_9ep1:auto_generated\|q_b\[4\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_bsp:i_can_bsp\|can_fifo:i_can_fifo\|lpm_ram_dp:fifo\|altdpram:sram\|altsyncram:ram_block\|altsyncram_9ep1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_9ep1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_9ep1.tdf" 168 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altdpram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altdpram.tdf" 203 4 0 } } { "lpm_ram_dp.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 71 3 0 } } { "DE2_115_SOPC/synthesis/submodules/can_fifo.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_fifo.v" 392 0 0 } } { "DE2_115_SOPC/synthesis/submodules/can_bsp.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_bsp.v" 1477 0 0 } } { "DE2_115_SOPC/synthesis/submodules/can_top.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_top.v" 769 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1146 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|can_top:can_top_0|can_bsp:i_can_bsp|can_fifo:i_can_fifo|lpm_ram_dp:fifo|altdpram:sram|altsyncram:ram_block|altsyncram_9ep1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_bsp:i_can_bsp\|can_fifo:i_can_fifo\|lpm_ram_dp:fifo\|altdpram:sram\|altsyncram:ram_block\|altsyncram_9ep1:auto_generated\|q_b\[5\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_bsp:i_can_bsp\|can_fifo:i_can_fifo\|lpm_ram_dp:fifo\|altdpram:sram\|altsyncram:ram_block\|altsyncram_9ep1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_9ep1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_9ep1.tdf" 200 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altdpram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altdpram.tdf" 203 4 0 } } { "lpm_ram_dp.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 71 3 0 } } { "DE2_115_SOPC/synthesis/submodules/can_fifo.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_fifo.v" 392 0 0 } } { "DE2_115_SOPC/synthesis/submodules/can_bsp.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_bsp.v" 1477 0 0 } } { "DE2_115_SOPC/synthesis/submodules/can_top.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_top.v" 769 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1146 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|can_top:can_top_0|can_bsp:i_can_bsp|can_fifo:i_can_fifo|lpm_ram_dp:fifo|altdpram:sram|altsyncram:ram_block|altsyncram_9ep1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_bsp:i_can_bsp\|can_fifo:i_can_fifo\|lpm_ram_dp:fifo\|altdpram:sram\|altsyncram:ram_block\|altsyncram_9ep1:auto_generated\|q_b\[6\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_bsp:i_can_bsp\|can_fifo:i_can_fifo\|lpm_ram_dp:fifo\|altdpram:sram\|altsyncram:ram_block\|altsyncram_9ep1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_9ep1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_9ep1.tdf" 232 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altdpram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altdpram.tdf" 203 4 0 } } { "lpm_ram_dp.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 71 3 0 } } { "DE2_115_SOPC/synthesis/submodules/can_fifo.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_fifo.v" 392 0 0 } } { "DE2_115_SOPC/synthesis/submodules/can_bsp.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_bsp.v" 1477 0 0 } } { "DE2_115_SOPC/synthesis/submodules/can_top.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_top.v" 769 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1146 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|can_top:can_top_0|can_bsp:i_can_bsp|can_fifo:i_can_fifo|lpm_ram_dp:fifo|altdpram:sram|altsyncram:ram_block|altsyncram_9ep1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_bsp:i_can_bsp\|can_fifo:i_can_fifo\|lpm_ram_dp:fifo\|altdpram:sram\|altsyncram:ram_block\|altsyncram_9ep1:auto_generated\|q_b\[7\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_bsp:i_can_bsp\|can_fifo:i_can_fifo\|lpm_ram_dp:fifo\|altdpram:sram\|altsyncram:ram_block\|altsyncram_9ep1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_9ep1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_9ep1.tdf" 264 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altdpram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altdpram.tdf" 203 4 0 } } { "lpm_ram_dp.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 71 3 0 } } { "DE2_115_SOPC/synthesis/submodules/can_fifo.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_fifo.v" 392 0 0 } } { "DE2_115_SOPC/synthesis/submodules/can_bsp.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_bsp.v" 1477 0 0 } } { "DE2_115_SOPC/synthesis/submodules/can_top.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_top.v" 769 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1146 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|can_top:can_top_0|can_bsp:i_can_bsp|can_fifo:i_can_fifo|lpm_ram_dp:fifo|altdpram:sram|altsyncram:ram_block|altsyncram_9ep1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_g7g1:auto_generated\|q_b\[4\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_g7g1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_g7g1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_g7g1.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_a_fifo_34.v" 115 0 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_rx_min_ff.v" 859 0 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_top_w_fifo.v" 630 0 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 801 0 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_eth_tse_mac.v" 1051 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_tse.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_tse.v" 183 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1409 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_g7g1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_g7g1:auto_generated\|q_b\[5\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_g7g1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_g7g1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_g7g1.tdf" 193 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_a_fifo_34.v" 115 0 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_rx_min_ff.v" 859 0 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_top_w_fifo.v" 630 0 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 801 0 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_eth_tse_mac.v" 1051 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_tse.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_tse.v" 183 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1409 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_g7g1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_g7g1:auto_generated\|q_b\[6\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_g7g1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_g7g1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_g7g1.tdf" 224 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_a_fifo_34.v" 115 0 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_rx_min_ff.v" 859 0 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_top_w_fifo.v" 630 0 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 801 0 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_eth_tse_mac.v" 1051 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_tse.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_tse.v" 183 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1409 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_g7g1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_g7g1:auto_generated\|q_b\[7\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_g7g1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_g7g1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_g7g1.tdf" 255 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_a_fifo_34.v" 115 0 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_rx_min_ff.v" 859 0 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_top_w_fifo.v" 630 0 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 801 0 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_eth_tse_mac.v" 1051 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_tse.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_tse.v" 183 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1409 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_g7g1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_g7g1:auto_generated\|q_b\[8\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_g7g1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_g7g1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_g7g1.tdf" 286 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_a_fifo_34.v" 115 0 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_rx_min_ff.v" 859 0 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_top_w_fifo.v" 630 0 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 801 0 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_eth_tse_mac.v" 1051 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_tse.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_tse.v" 183 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1409 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_g7g1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_g7g1:auto_generated\|q_b\[9\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_g7g1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_g7g1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_g7g1.tdf" 317 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_a_fifo_34.v" 115 0 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_rx_min_ff.v" 859 0 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_top_w_fifo.v" 630 0 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 801 0 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_eth_tse_mac.v" 1051 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_tse.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_tse.v" 183 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1409 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_g7g1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_g7g1:auto_generated\|q_b\[10\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_g7g1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_g7g1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_g7g1.tdf" 348 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_a_fifo_34.v" 115 0 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_rx_min_ff.v" 859 0 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_top_w_fifo.v" 630 0 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 801 0 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_eth_tse_mac.v" 1051 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_tse.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_tse.v" 183 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1409 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_g7g1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_g7g1:auto_generated\|q_b\[11\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_g7g1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_g7g1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_g7g1.tdf" 379 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_a_fifo_34.v" 115 0 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_rx_min_ff.v" 859 0 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_top_w_fifo.v" 630 0 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 801 0 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_eth_tse_mac.v" 1051 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_tse.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_tse.v" 183 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1409 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_g7g1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_g7g1:auto_generated\|q_b\[12\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_g7g1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_g7g1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_g7g1.tdf" 410 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_a_fifo_34.v" 115 0 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_rx_min_ff.v" 859 0 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_top_w_fifo.v" 630 0 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 801 0 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_eth_tse_mac.v" 1051 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_tse.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_tse.v" 183 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1409 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_g7g1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_g7g1:auto_generated\|q_b\[13\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_g7g1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_g7g1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_g7g1.tdf" 441 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_a_fifo_34.v" 115 0 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_rx_min_ff.v" 859 0 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_top_w_fifo.v" 630 0 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 801 0 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_eth_tse_mac.v" 1051 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_tse.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_tse.v" 183 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1409 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_g7g1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_g7g1:auto_generated\|q_b\[14\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_g7g1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_g7g1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_g7g1.tdf" 472 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_a_fifo_34.v" 115 0 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_rx_min_ff.v" 859 0 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_top_w_fifo.v" 630 0 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 801 0 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_eth_tse_mac.v" 1051 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_tse.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_tse.v" 183 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1409 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_g7g1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_g7g1:auto_generated\|q_b\[15\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_g7g1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_g7g1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_g7g1.tdf" 503 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_a_fifo_34.v" 115 0 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_rx_min_ff.v" 859 0 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_top_w_fifo.v" 630 0 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 801 0 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_eth_tse_mac.v" 1051 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_tse.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_tse.v" 183 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1409 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_g7g1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_g7g1:auto_generated\|q_b\[16\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_g7g1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_g7g1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_g7g1.tdf" 534 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_a_fifo_34.v" 115 0 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_rx_min_ff.v" 859 0 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_top_w_fifo.v" 630 0 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 801 0 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_eth_tse_mac.v" 1051 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_tse.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_tse.v" 183 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1409 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_g7g1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_g7g1:auto_generated\|q_b\[17\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_g7g1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_g7g1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_g7g1.tdf" 565 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_a_fifo_34.v" 115 0 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_rx_min_ff.v" 859 0 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_top_w_fifo.v" 630 0 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 801 0 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_eth_tse_mac.v" 1051 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_tse.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_tse.v" 183 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1409 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_g7g1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_g7g1:auto_generated\|q_b\[18\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_g7g1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_g7g1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_g7g1.tdf" 596 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_a_fifo_34.v" 115 0 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_rx_min_ff.v" 859 0 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_top_w_fifo.v" 630 0 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 801 0 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_eth_tse_mac.v" 1051 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_tse.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_tse.v" 183 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1409 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_g7g1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_g7g1:auto_generated\|q_b\[19\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_g7g1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_g7g1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_g7g1.tdf" 627 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_a_fifo_34.v" 115 0 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_rx_min_ff.v" 859 0 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_top_w_fifo.v" 630 0 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 801 0 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_eth_tse_mac.v" 1051 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_tse.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_tse.v" 183 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1409 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_g7g1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_g7g1:auto_generated\|q_b\[20\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_g7g1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_g7g1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_g7g1.tdf" 658 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_a_fifo_34.v" 115 0 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_rx_min_ff.v" 859 0 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_top_w_fifo.v" 630 0 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 801 0 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_eth_tse_mac.v" 1051 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_tse.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_tse.v" 183 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1409 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_g7g1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_g7g1:auto_generated\|q_b\[22\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_g7g1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_g7g1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_g7g1.tdf" 720 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_a_fifo_34.v" 115 0 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_rx_min_ff.v" 859 0 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_top_w_fifo.v" 630 0 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 801 0 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_eth_tse_mac.v" 1051 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_tse.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_tse.v" 183 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1409 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_g7g1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|q_b\[33\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|q_b\[33\]\"" {  } { { "db/altsyncram_cdg1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_cdg1.tdf" 1061 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_rx_min_ff.v" 453 0 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_top_w_fifo.v" 630 0 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 801 0 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_eth_tse_mac.v" 1051 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_tse.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_tse.v" 183 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1409 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_cdg1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|q_b\[34\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|q_b\[34\]\"" {  } { { "db/altsyncram_cdg1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_cdg1.tdf" 1092 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_rx_min_ff.v" 453 0 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_top_w_fifo.v" 630 0 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 801 0 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_eth_tse_mac.v" 1051 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_tse.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_tse.v" 183 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1409 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_cdg1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|q_b\[35\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|q_b\[35\]\"" {  } { { "db/altsyncram_cdg1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_cdg1.tdf" 1123 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_rx_min_ff.v" 453 0 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_top_w_fifo.v" 630 0 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 801 0 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_eth_tse_mac.v" 1051 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_tse.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_tse.v" 183 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1409 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_cdg1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|q_b\[36\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|q_b\[36\]\"" {  } { { "db/altsyncram_cdg1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_cdg1.tdf" 1154 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_rx_min_ff.v" 453 0 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_top_w_fifo.v" 630 0 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 801 0 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_eth_tse_mac.v" 1051 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_tse.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_tse.v" 183 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1409 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_cdg1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|q_b\[37\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|q_b\[37\]\"" {  } { { "db/altsyncram_cdg1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_cdg1.tdf" 1185 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_rx_min_ff.v" 453 0 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_top_w_fifo.v" 630 0 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 801 0 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_eth_tse_mac.v" 1051 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_tse.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_tse.v" 183 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1409 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014467246 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_cdg1:auto_generated|ram_block1a37"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1493014467246 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1493014467246 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "tx_clk " "Found clock multiplexer tx_clk" {  } { { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 474 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1493014469039 "|DE2_115_NIOS_DEVICE_LED|tx_clk"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "tx_clk~0 " "Found clock multiplexer tx_clk~0" {  } { { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 474 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1493014469039 "|DE2_115_NIOS_DEVICE_LED|tx_clk~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1493014469039 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_bsp:i_can_bsp\|can_fifo:i_can_fifo\|lpm_ram_dp:info_fifo\|altdpram:sram\|altsyncram:ram_block\|altsyncram_npo1:auto_generated\|q_b\[0\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_bsp:i_can_bsp\|can_fifo:i_can_fifo\|lpm_ram_dp:info_fifo\|altdpram:sram\|altsyncram:ram_block\|altsyncram_npo1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_npo1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_npo1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altdpram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altdpram.tdf" 203 4 0 } } { "lpm_ram_dp.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 71 3 0 } } { "DE2_115_SOPC/synthesis/submodules/can_fifo.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_fifo.v" 408 0 0 } } { "DE2_115_SOPC/synthesis/submodules/can_bsp.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_bsp.v" 1477 0 0 } } { "DE2_115_SOPC/synthesis/submodules/can_top.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_top.v" 769 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1146 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014471225 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|can_top:can_top_0|can_bsp:i_can_bsp|can_fifo:i_can_fifo|lpm_ram_dp:info_fifo|altdpram:sram|altsyncram:ram_block|altsyncram_npo1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_bsp:i_can_bsp\|can_fifo:i_can_fifo\|lpm_ram_dp:info_fifo\|altdpram:sram\|altsyncram:ram_block\|altsyncram_npo1:auto_generated\|q_b\[1\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_bsp:i_can_bsp\|can_fifo:i_can_fifo\|lpm_ram_dp:info_fifo\|altdpram:sram\|altsyncram:ram_block\|altsyncram_npo1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_npo1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_npo1.tdf" 70 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altdpram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altdpram.tdf" 203 4 0 } } { "lpm_ram_dp.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 71 3 0 } } { "DE2_115_SOPC/synthesis/submodules/can_fifo.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_fifo.v" 408 0 0 } } { "DE2_115_SOPC/synthesis/submodules/can_bsp.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_bsp.v" 1477 0 0 } } { "DE2_115_SOPC/synthesis/submodules/can_top.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_top.v" 769 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1146 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014471225 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|can_top:can_top_0|can_bsp:i_can_bsp|can_fifo:i_can_fifo|lpm_ram_dp:info_fifo|altdpram:sram|altsyncram:ram_block|altsyncram_npo1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_bsp:i_can_bsp\|can_fifo:i_can_fifo\|lpm_ram_dp:info_fifo\|altdpram:sram\|altsyncram:ram_block\|altsyncram_npo1:auto_generated\|q_b\[2\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_bsp:i_can_bsp\|can_fifo:i_can_fifo\|lpm_ram_dp:info_fifo\|altdpram:sram\|altsyncram:ram_block\|altsyncram_npo1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_npo1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_npo1.tdf" 102 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altdpram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altdpram.tdf" 203 4 0 } } { "lpm_ram_dp.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 71 3 0 } } { "DE2_115_SOPC/synthesis/submodules/can_fifo.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_fifo.v" 408 0 0 } } { "DE2_115_SOPC/synthesis/submodules/can_bsp.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_bsp.v" 1477 0 0 } } { "DE2_115_SOPC/synthesis/submodules/can_top.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_top.v" 769 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1146 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014471225 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|can_top:can_top_0|can_bsp:i_can_bsp|can_fifo:i_can_fifo|lpm_ram_dp:info_fifo|altdpram:sram|altsyncram:ram_block|altsyncram_npo1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_bsp:i_can_bsp\|can_fifo:i_can_fifo\|lpm_ram_dp:info_fifo\|altdpram:sram\|altsyncram:ram_block\|altsyncram_npo1:auto_generated\|q_b\[3\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_bsp:i_can_bsp\|can_fifo:i_can_fifo\|lpm_ram_dp:info_fifo\|altdpram:sram\|altsyncram:ram_block\|altsyncram_npo1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_npo1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_npo1.tdf" 134 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altdpram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altdpram.tdf" 203 4 0 } } { "lpm_ram_dp.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 71 3 0 } } { "DE2_115_SOPC/synthesis/submodules/can_fifo.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_fifo.v" 408 0 0 } } { "DE2_115_SOPC/synthesis/submodules/can_bsp.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_bsp.v" 1477 0 0 } } { "DE2_115_SOPC/synthesis/submodules/can_top.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_top.v" 769 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1146 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014471225 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|can_top:can_top_0|can_bsp:i_can_bsp|can_fifo:i_can_fifo|lpm_ram_dp:info_fifo|altdpram:sram|altsyncram:ram_block|altsyncram_npo1:auto_generated|ram_block1a3"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1493014471225 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1493014471225 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[63\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[63\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_3ud1.tdf" 2055 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 1838 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 2219 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1442 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014533840 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_rx:sgdma_rx|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[31\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_3ud1.tdf" 1031 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 1876 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 2284 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1475 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014533840 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_tx:sgdma_tx|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[62\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[62\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_3ud1.tdf" 2023 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 1838 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 2219 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1442 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014533840 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_rx:sgdma_rx|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[30\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_3ud1.tdf" 999 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 1876 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 2284 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1475 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014533840 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_tx:sgdma_tx|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[61\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[61\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_3ud1.tdf" 1991 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 1838 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 2219 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1442 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014533840 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_rx:sgdma_rx|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[29\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[29\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_3ud1.tdf" 967 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 1876 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 2284 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1475 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014533840 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_tx:sgdma_tx|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[60\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[60\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_3ud1.tdf" 1959 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 1838 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 2219 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1442 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014533840 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_rx:sgdma_rx|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[28\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[28\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_3ud1.tdf" 935 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 1876 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 2284 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1475 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014533840 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_tx:sgdma_tx|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[59\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[59\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_3ud1.tdf" 1927 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 1838 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 2219 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1442 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014533840 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_rx:sgdma_rx|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[27\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_3ud1.tdf" 903 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 1876 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 2284 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1475 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014533840 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_tx:sgdma_tx|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[58\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[58\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_3ud1.tdf" 1895 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 1838 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 2219 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1442 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014533840 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_rx:sgdma_rx|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[26\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_3ud1.tdf" 871 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 1876 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 2284 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1475 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014533840 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_tx:sgdma_tx|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[57\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[57\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_3ud1.tdf" 1863 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 1838 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_rx.v" 2219 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1442 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014533840 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_rx:sgdma_rx|DE2_115_SOPC_sgdma_rx_command_fifo:the_DE2_115_SOPC_sgdma_rx_command_fifo|scfifo:DE2_115_SOPC_sgdma_rx_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[25\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo\|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_3ud1.tdf" 839 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 1876 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 2284 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1475 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014533840 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_tx:sgdma_tx|DE2_115_SOPC_sgdma_tx_command_fifo:the_DE2_115_SOPC_sgdma_tx_command_fifo|scfifo:DE2_115_SOPC_sgdma_tx_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram|ram_block1a25"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1493014533840 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1493014533840 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "10 " "Inferred 10 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493014536669 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 43 " "Parameter WIDTH_A set to 43" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493014536669 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493014536669 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493014536669 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 43 " "Parameter WIDTH_B set to 43" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493014536669 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493014536669 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493014536669 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493014536669 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493014536669 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493014536669 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493014536669 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493014536669 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493014536669 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493014536669 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1493014536669 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_avalon_st_adapter:avalon_st_adapter\|DE2_115_SOPC_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|DE2_115_SOPC_avalon_st_adapter_timing_adapter_0_fifo:DE2_115_SOPC_avalon_st_adapter_timing_adapter_0_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_avalon_st_adapter:avalon_st_adapter\|DE2_115_SOPC_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|DE2_115_SOPC_avalon_st_adapter_timing_adapter_0_fifo:DE2_115_SOPC_avalon_st_adapter_timing_adapter_0_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493014536669 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 41 " "Parameter WIDTH_A set to 41" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493014536669 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493014536669 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493014536669 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 41 " "Parameter WIDTH_B set to 41" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493014536669 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493014536669 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493014536669 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493014536669 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493014536669 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493014536669 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493014536669 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493014536669 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493014536669 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493014536669 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493014536669 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1493014536669 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493014536669 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493014536669 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493014536669 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493014536669 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493014536669 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493014536669 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493014536669 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493014536669 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493014536669 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493014536669 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493014536669 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493014536669 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493014536669 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493014536669 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1493014536669 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_registers:i_can_registers\|can_rxmboxacf:can_rxmboxacf\|rxdata_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_registers:i_can_registers\|can_rxmboxacf:can_rxmboxacf\|rxdata_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493014536669 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 128 " "Parameter WIDTH_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493014536669 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493014536669 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493014536669 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 128 " "Parameter WIDTH_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493014536669 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493014536669 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493014536669 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493014536669 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493014536669 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493014536669 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493014536669 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493014536669 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493014536669 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493014536669 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_NIOS_DEVICE_LED.ram0_can_rxmboxacf_ca56f271.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_NIOS_DEVICE_LED.ram0_can_rxmboxacf_ca56f271.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493014536669 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493014536669 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1493014536669 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_vic_0:vic_0\|altera_vic_csr:vic_csr\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_vic_0:vic_0\|altera_vic_csr:vic_csr\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493014536669 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493014536669 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493014536669 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493014536669 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493014536669 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493014536669 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493014536669 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493014536669 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493014536669 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_NIOS_DEVICE_LED.rom0_altera_vic_csr_87b85ba8.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_NIOS_DEVICE_LED.rom0_altera_vic_csr_87b85ba8.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493014536669 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1493014536669 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_altshifttaps:U_SHIFTTAPS\|shift_reg_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_altshifttaps:U_SHIFTTAPS\|shift_reg_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493014536669 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 16 " "Parameter TAP_DISTANCE set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493014536669 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 8 " "Parameter WIDTH set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493014536669 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014536669 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_chain:the_DE2_115_SOPC_sgdma_tx_chain\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_tx:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_tx\|desc_assembler_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_chain:the_DE2_115_SOPC_sgdma_tx_chain\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_tx:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_tx\|desc_assembler_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 2 " "Parameter NUMBER_OF_TAPS set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493014536669 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493014536669 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 8 " "Parameter WIDTH set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493014536669 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014536669 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_chain:the_DE2_115_SOPC_sgdma_tx_chain\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_tx:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_tx\|desc_assembler_rtl_1 " "Inferred altshift_taps megafunction from the following design logic: \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_chain:the_DE2_115_SOPC_sgdma_tx_chain\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_tx:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_tx\|desc_assembler_rtl_1\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 2 " "Parameter NUMBER_OF_TAPS set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493014536669 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493014536669 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 8 " "Parameter WIDTH set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493014536669 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014536669 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_chain:the_DE2_115_SOPC_sgdma_tx_chain\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_tx:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_tx\|desc_assembler_rtl_2 " "Inferred altshift_taps megafunction from the following design logic: \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_chain:the_DE2_115_SOPC_sgdma_tx_chain\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_tx:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_tx\|desc_assembler_rtl_2\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493014536669 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493014536669 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 14 " "Parameter WIDTH set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493014536669 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014536669 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_chain:the_DE2_115_SOPC_sgdma_rx_chain\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx\|desc_assembler_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_chain:the_DE2_115_SOPC_sgdma_rx_chain\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx\|desc_assembler_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493014536669 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493014536669 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 8 " "Parameter WIDTH set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493014536669 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014536669 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1493014536669 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|Add14 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|Add14\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "Add14" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 9139 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014536690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1990 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014536690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1990 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014536690 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1493014536690 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014536798 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014536798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 43 " "Parameter \"WIDTH_A\" = \"43\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014536798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014536798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014536798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 43 " "Parameter \"WIDTH_B\" = \"43\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014536798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014536798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014536798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014536798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014536798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014536798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014536798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014536798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014536798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014536798 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1493014536798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ovc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ovc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ovc1 " "Found entity 1: altsyncram_ovc1" {  } { { "db/altsyncram_ovc1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_ovc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014536865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014536865 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_avalon_st_adapter:avalon_st_adapter\|DE2_115_SOPC_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|DE2_115_SOPC_avalon_st_adapter_timing_adapter_0_fifo:DE2_115_SOPC_avalon_st_adapter_timing_adapter_0_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_avalon_st_adapter:avalon_st_adapter\|DE2_115_SOPC_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|DE2_115_SOPC_avalon_st_adapter_timing_adapter_0_fifo:DE2_115_SOPC_avalon_st_adapter_timing_adapter_0_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014536979 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_avalon_st_adapter:avalon_st_adapter\|DE2_115_SOPC_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|DE2_115_SOPC_avalon_st_adapter_timing_adapter_0_fifo:DE2_115_SOPC_avalon_st_adapter_timing_adapter_0_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_avalon_st_adapter:avalon_st_adapter\|DE2_115_SOPC_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|DE2_115_SOPC_avalon_st_adapter_timing_adapter_0_fifo:DE2_115_SOPC_avalon_st_adapter_timing_adapter_0_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014536979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 41 " "Parameter \"WIDTH_A\" = \"41\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014536979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014536979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014536979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 41 " "Parameter \"WIDTH_B\" = \"41\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014536979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014536979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014536979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014536979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014536979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014536979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014536979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014536979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014536979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014536979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014536979 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1493014536979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gsg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gsg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gsg1 " "Found entity 1: altsyncram_gsg1" {  } { { "db/altsyncram_gsg1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_gsg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014537045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014537045 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014537145 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014537145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014537145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014537145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014537145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014537145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014537145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014537145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014537145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014537145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014537145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014537145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014537145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014537145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014537145 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1493014537145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a3d1 " "Found entity 1: altsyncram_a3d1" {  } { { "db/altsyncram_a3d1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_a3d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014537208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014537208 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_registers:i_can_registers\|can_rxmboxacf:can_rxmboxacf\|altsyncram:rxdata_rtl_0 " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_registers:i_can_registers\|can_rxmboxacf:can_rxmboxacf\|altsyncram:rxdata_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014537384 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_registers:i_can_registers\|can_rxmboxacf:can_rxmboxacf\|altsyncram:rxdata_rtl_0 " "Instantiated megafunction \"DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_registers:i_can_registers\|can_rxmboxacf:can_rxmboxacf\|altsyncram:rxdata_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014537384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 128 " "Parameter \"WIDTH_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014537384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014537384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014537384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 128 " "Parameter \"WIDTH_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014537384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014537384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014537384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014537384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014537384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014537384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014537384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014537384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014537384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014537384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/DE2_115_NIOS_DEVICE_LED.ram0_can_rxmboxacf_ca56f271.hdl.mif " "Parameter \"INIT_FILE\" = \"db/DE2_115_NIOS_DEVICE_LED.ram0_can_rxmboxacf_ca56f271.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014537384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014537384 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1493014537384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5jn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5jn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5jn1 " "Found entity 1: altsyncram_5jn1" {  } { { "db/altsyncram_5jn1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_5jn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014537460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014537460 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_vic_0:vic_0\|altera_vic_csr:vic_csr\|altsyncram:Ram0_rtl_0 " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_vic_0:vic_0\|altera_vic_csr:vic_csr\|altsyncram:Ram0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014537727 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_vic_0:vic_0\|altera_vic_csr:vic_csr\|altsyncram:Ram0_rtl_0 " "Instantiated megafunction \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_vic_0:vic_0\|altera_vic_csr:vic_csr\|altsyncram:Ram0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014537727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014537727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014537727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014537727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014537727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014537727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014537727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014537727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014537727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/DE2_115_NIOS_DEVICE_LED.rom0_altera_vic_csr_87b85ba8.hdl.mif " "Parameter \"INIT_FILE\" = \"db/DE2_115_NIOS_DEVICE_LED.rom0_altera_vic_csr_87b85ba8.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014537727 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1493014537727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c191.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c191.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c191 " "Found entity 1: altsyncram_c191" {  } { { "db/altsyncram_c191.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_c191.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014537792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014537792 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_altshifttaps:U_SHIFTTAPS\|altshift_taps:shift_reg_rtl_0 " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_altshifttaps:U_SHIFTTAPS\|altshift_taps:shift_reg_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014537978 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_altshifttaps:U_SHIFTTAPS\|altshift_taps:shift_reg_rtl_0 " "Instantiated megafunction \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_altshifttaps:U_SHIFTTAPS\|altshift_taps:shift_reg_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014537978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 16 " "Parameter \"TAP_DISTANCE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014537978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014537978 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1493014537978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_ulm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_ulm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_ulm " "Found entity 1: shift_taps_ulm" {  } { { "db/shift_taps_ulm.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/shift_taps_ulm.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014538069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014538069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cc81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cc81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cc81 " "Found entity 1: altsyncram_cc81" {  } { { "db/altsyncram_cc81.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_cc81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014538133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014538133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qof.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qof.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qof " "Found entity 1: cntr_qof" {  } { { "db/cntr_qof.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/cntr_qof.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014538203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014538203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qec.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qec.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qec " "Found entity 1: cmpr_qec" {  } { { "db/cmpr_qec.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/cmpr_qec.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014538269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014538269 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_chain:the_DE2_115_SOPC_sgdma_tx_chain\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_tx:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_tx\|altshift_taps:desc_assembler_rtl_0 " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_chain:the_DE2_115_SOPC_sgdma_tx_chain\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_tx:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_tx\|altshift_taps:desc_assembler_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014538362 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_chain:the_DE2_115_SOPC_sgdma_tx_chain\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_tx:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_tx\|altshift_taps:desc_assembler_rtl_0 " "Instantiated megafunction \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_chain:the_DE2_115_SOPC_sgdma_tx_chain\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_tx:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_tx\|altshift_taps:desc_assembler_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 2 " "Parameter \"NUMBER_OF_TAPS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014538362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014538362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014538362 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1493014538362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_e4n.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_e4n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_e4n " "Found entity 1: shift_taps_e4n" {  } { { "db/shift_taps_e4n.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/shift_taps_e4n.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014538418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014538418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s1b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s1b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s1b1 " "Found entity 1: altsyncram_s1b1" {  } { { "db/altsyncram_s1b1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_s1b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014538486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014538486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4pf " "Found entity 1: cntr_4pf" {  } { { "db/cntr_4pf.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/cntr_4pf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014538563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014538563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_r8h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_r8h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_r8h " "Found entity 1: cntr_r8h" {  } { { "db/cntr_r8h.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/cntr_r8h.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014538625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014538625 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_chain:the_DE2_115_SOPC_sgdma_tx_chain\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_tx:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_tx\|altshift_taps:desc_assembler_rtl_1 " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_chain:the_DE2_115_SOPC_sgdma_tx_chain\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_tx:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_tx\|altshift_taps:desc_assembler_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014538760 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_chain:the_DE2_115_SOPC_sgdma_tx_chain\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_tx:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_tx\|altshift_taps:desc_assembler_rtl_1 " "Instantiated megafunction \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_chain:the_DE2_115_SOPC_sgdma_tx_chain\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_tx:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_tx\|altshift_taps:desc_assembler_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 2 " "Parameter \"NUMBER_OF_TAPS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014538760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014538760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014538760 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1493014538760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_d4n.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_d4n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_d4n " "Found entity 1: shift_taps_d4n" {  } { { "db/shift_taps_d4n.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/shift_taps_d4n.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014538816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014538816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1961.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1961.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1961 " "Found entity 1: altsyncram_1961" {  } { { "db/altsyncram_1961.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_1961.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014538884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014538884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_24e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_24e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_24e " "Found entity 1: add_sub_24e" {  } { { "db/add_sub_24e.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/add_sub_24e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014538991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014538991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6pf " "Found entity 1: cntr_6pf" {  } { { "db/cntr_6pf.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/cntr_6pf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014539054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014539054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ogc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ogc " "Found entity 1: cmpr_ogc" {  } { { "db/cmpr_ogc.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/cmpr_ogc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014539118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014539118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_p8h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_p8h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_p8h " "Found entity 1: cntr_p8h" {  } { { "db/cntr_p8h.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/cntr_p8h.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014539181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014539181 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_chain:the_DE2_115_SOPC_sgdma_tx_chain\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_tx:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_tx\|altshift_taps:desc_assembler_rtl_2 " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_chain:the_DE2_115_SOPC_sgdma_tx_chain\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_tx:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_tx\|altshift_taps:desc_assembler_rtl_2\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014539244 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_chain:the_DE2_115_SOPC_sgdma_tx_chain\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_tx:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_tx\|altshift_taps:desc_assembler_rtl_2 " "Instantiated megafunction \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_chain:the_DE2_115_SOPC_sgdma_tx_chain\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_tx:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_tx\|altshift_taps:desc_assembler_rtl_2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014539244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014539244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 14 " "Parameter \"WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014539244 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1493014539244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_q5n.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_q5n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_q5n " "Found entity 1: shift_taps_q5n" {  } { { "db/shift_taps_q5n.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/shift_taps_q5n.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014539300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014539300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o1b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o1b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o1b1 " "Found entity 1: altsyncram_o1b1" {  } { { "db/altsyncram_o1b1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_o1b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014539366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014539366 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_chain:the_DE2_115_SOPC_sgdma_rx_chain\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx\|altshift_taps:desc_assembler_rtl_0 " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_chain:the_DE2_115_SOPC_sgdma_rx_chain\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx\|altshift_taps:desc_assembler_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014539441 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_chain:the_DE2_115_SOPC_sgdma_rx_chain\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx\|altshift_taps:desc_assembler_rtl_0 " "Instantiated megafunction \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_rx:sgdma_rx\|DE2_115_SOPC_sgdma_rx_chain:the_DE2_115_SOPC_sgdma_rx_chain\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_rx\|altshift_taps:desc_assembler_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014539441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014539441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014539441 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1493014539441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_f4n.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_f4n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_f4n " "Found entity 1: shift_taps_f4n" {  } { { "db/shift_taps_f4n.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/shift_taps_f4n.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014539497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014539497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uua1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uua1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uua1 " "Found entity 1: altsyncram_uua1" {  } { { "db/altsyncram_uua1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_uua1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014539563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014539563 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|lpm_add_sub:Add14 " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|lpm_add_sub:Add14\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 9139 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014539691 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|lpm_add_sub:Add14 " "Instantiated megafunction \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|lpm_add_sub:Add14\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 33 " "Parameter \"LPM_WIDTH\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014539691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014539691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014539691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014539691 ""}  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 9139 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1493014539691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qvi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qvi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qvi " "Found entity 1: add_sub_qvi" {  } { { "db/add_sub_qvi.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/add_sub_qvi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014539749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014539749 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1990 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014539906 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014539906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014539906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014539906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014539906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014539906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014539906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014539906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014539906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014539906 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1990 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1493014539906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jp01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jp01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jp01 " "Found entity 1: mult_jp01" {  } { { "db/mult_jp01.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/mult_jp01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014539963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014539963 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1990 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014540028 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014540028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014540028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014540028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014540028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014540028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014540028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014540028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014540028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493014540028 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1990 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1493014540028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_j011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_j011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_j011 " "Found entity 1: mult_j011" {  } { { "db/mult_j011.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/mult_j011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493014540083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493014540083 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_chain:the_DE2_115_SOPC_sgdma_tx_chain\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_tx:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_tx\|altshift_taps:desc_assembler_rtl_1\|shift_taps_d4n:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a8 " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_chain:the_DE2_115_SOPC_sgdma_tx_chain\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_tx:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_tx\|altshift_taps:desc_assembler_rtl_1\|shift_taps_d4n:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a8\"" {  } { { "db/altsyncram_1961.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_1961.tdf" 281 2 0 } } { "db/shift_taps_d4n.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/shift_taps_d4n.tdf" 40 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 1108 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 2213 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1475 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014540453 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_tx:sgdma_tx|DE2_115_SOPC_sgdma_tx_chain:the_DE2_115_SOPC_sgdma_tx_chain|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_tx:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_tx|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_chain:the_DE2_115_SOPC_sgdma_tx_chain\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_tx:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_tx\|altshift_taps:desc_assembler_rtl_1\|shift_taps_d4n:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a9 " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_chain:the_DE2_115_SOPC_sgdma_tx_chain\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_tx:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_tx\|altshift_taps:desc_assembler_rtl_1\|shift_taps_d4n:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a9\"" {  } { { "db/altsyncram_1961.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_1961.tdf" 311 2 0 } } { "db/shift_taps_d4n.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/shift_taps_d4n.tdf" 40 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 1108 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 2213 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1475 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014540453 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_tx:sgdma_tx|DE2_115_SOPC_sgdma_tx_chain:the_DE2_115_SOPC_sgdma_tx_chain|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_tx:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_tx|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_chain:the_DE2_115_SOPC_sgdma_tx_chain\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_tx:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_tx\|altshift_taps:desc_assembler_rtl_1\|shift_taps_d4n:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a10 " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_chain:the_DE2_115_SOPC_sgdma_tx_chain\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_tx:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_tx\|altshift_taps:desc_assembler_rtl_1\|shift_taps_d4n:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a10\"" {  } { { "db/altsyncram_1961.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_1961.tdf" 341 2 0 } } { "db/shift_taps_d4n.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/shift_taps_d4n.tdf" 40 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 1108 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 2213 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1475 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014540453 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_tx:sgdma_tx|DE2_115_SOPC_sgdma_tx_chain:the_DE2_115_SOPC_sgdma_tx_chain|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_tx:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_tx|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_chain:the_DE2_115_SOPC_sgdma_tx_chain\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_tx:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_tx\|altshift_taps:desc_assembler_rtl_1\|shift_taps_d4n:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a11 " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_chain:the_DE2_115_SOPC_sgdma_tx_chain\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_tx:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_tx\|altshift_taps:desc_assembler_rtl_1\|shift_taps_d4n:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a11\"" {  } { { "db/altsyncram_1961.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_1961.tdf" 371 2 0 } } { "db/shift_taps_d4n.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/shift_taps_d4n.tdf" 40 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 1108 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 2213 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1475 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014540453 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_tx:sgdma_tx|DE2_115_SOPC_sgdma_tx_chain:the_DE2_115_SOPC_sgdma_tx_chain|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_tx:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_tx|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_chain:the_DE2_115_SOPC_sgdma_tx_chain\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_tx:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_tx\|altshift_taps:desc_assembler_rtl_1\|shift_taps_d4n:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a12 " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_chain:the_DE2_115_SOPC_sgdma_tx_chain\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_tx:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_tx\|altshift_taps:desc_assembler_rtl_1\|shift_taps_d4n:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a12\"" {  } { { "db/altsyncram_1961.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_1961.tdf" 401 2 0 } } { "db/shift_taps_d4n.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/shift_taps_d4n.tdf" 40 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 1108 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 2213 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1475 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014540453 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_tx:sgdma_tx|DE2_115_SOPC_sgdma_tx_chain:the_DE2_115_SOPC_sgdma_tx_chain|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_tx:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_tx|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_chain:the_DE2_115_SOPC_sgdma_tx_chain\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_tx:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_tx\|altshift_taps:desc_assembler_rtl_1\|shift_taps_d4n:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a13 " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_chain:the_DE2_115_SOPC_sgdma_tx_chain\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_tx:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_tx\|altshift_taps:desc_assembler_rtl_1\|shift_taps_d4n:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a13\"" {  } { { "db/altsyncram_1961.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_1961.tdf" 431 2 0 } } { "db/shift_taps_d4n.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/shift_taps_d4n.tdf" 40 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 1108 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 2213 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1475 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014540453 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_tx:sgdma_tx|DE2_115_SOPC_sgdma_tx_chain:the_DE2_115_SOPC_sgdma_tx_chain|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_tx:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_tx|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_chain:the_DE2_115_SOPC_sgdma_tx_chain\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_tx:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_tx\|altshift_taps:desc_assembler_rtl_1\|shift_taps_d4n:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a14 " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sgdma_tx:sgdma_tx\|DE2_115_SOPC_sgdma_tx_chain:the_DE2_115_SOPC_sgdma_tx_chain\|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_tx:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_tx\|altshift_taps:desc_assembler_rtl_1\|shift_taps_d4n:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a14\"" {  } { { "db/altsyncram_1961.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_1961.tdf" 461 2 0 } } { "db/shift_taps_d4n.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/shift_taps_d4n.tdf" 40 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 1108 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 2213 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1475 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014540453 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sgdma_tx:sgdma_tx|DE2_115_SOPC_sgdma_tx_chain:the_DE2_115_SOPC_sgdma_tx_chain|descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_tx:the_descriptor_read_which_resides_within_DE2_115_SOPC_sgdma_tx|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_registers:i_can_registers\|can_rxmboxacf:can_rxmboxacf\|altsyncram:rxdata_rtl_0\|altsyncram_5jn1:auto_generated\|ram_block1a29 " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_registers:i_can_registers\|can_rxmboxacf:can_rxmboxacf\|altsyncram:rxdata_rtl_0\|altsyncram_5jn1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_5jn1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_5jn1.tdf" 907 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_115_SOPC/synthesis/submodules/can_registers.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_registers.v" 1257 0 0 } } { "DE2_115_SOPC/synthesis/submodules/can_top.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_top.v" 585 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1146 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014540453 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|can_top:can_top_0|can_registers:i_can_registers|can_rxmboxacf:can_rxmboxacf|altsyncram:rxdata_rtl_0|altsyncram_5jn1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_registers:i_can_registers\|can_rxmboxacf:can_rxmboxacf\|altsyncram:rxdata_rtl_0\|altsyncram_5jn1:auto_generated\|ram_block1a30 " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_registers:i_can_registers\|can_rxmboxacf:can_rxmboxacf\|altsyncram:rxdata_rtl_0\|altsyncram_5jn1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_5jn1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_5jn1.tdf" 937 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_115_SOPC/synthesis/submodules/can_registers.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_registers.v" 1257 0 0 } } { "DE2_115_SOPC/synthesis/submodules/can_top.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_top.v" 585 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1146 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014540453 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|can_top:can_top_0|can_registers:i_can_registers|can_rxmboxacf:can_rxmboxacf|altsyncram:rxdata_rtl_0|altsyncram_5jn1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_registers:i_can_registers\|can_rxmboxacf:can_rxmboxacf\|altsyncram:rxdata_rtl_0\|altsyncram_5jn1:auto_generated\|ram_block1a37 " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_registers:i_can_registers\|can_rxmboxacf:can_rxmboxacf\|altsyncram:rxdata_rtl_0\|altsyncram_5jn1:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_5jn1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_5jn1.tdf" 1147 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_115_SOPC/synthesis/submodules/can_registers.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_registers.v" 1257 0 0 } } { "DE2_115_SOPC/synthesis/submodules/can_top.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_top.v" 585 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1146 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014540453 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|can_top:can_top_0|can_registers:i_can_registers|can_rxmboxacf:can_rxmboxacf|altsyncram:rxdata_rtl_0|altsyncram_5jn1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_registers:i_can_registers\|can_rxmboxacf:can_rxmboxacf\|altsyncram:rxdata_rtl_0\|altsyncram_5jn1:auto_generated\|ram_block1a38 " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_registers:i_can_registers\|can_rxmboxacf:can_rxmboxacf\|altsyncram:rxdata_rtl_0\|altsyncram_5jn1:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_5jn1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_5jn1.tdf" 1177 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_115_SOPC/synthesis/submodules/can_registers.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_registers.v" 1257 0 0 } } { "DE2_115_SOPC/synthesis/submodules/can_top.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_top.v" 585 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1146 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014540453 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|can_top:can_top_0|can_registers:i_can_registers|can_rxmboxacf:can_rxmboxacf|altsyncram:rxdata_rtl_0|altsyncram_5jn1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_registers:i_can_registers\|can_rxmboxacf:can_rxmboxacf\|altsyncram:rxdata_rtl_0\|altsyncram_5jn1:auto_generated\|ram_block1a39 " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_registers:i_can_registers\|can_rxmboxacf:can_rxmboxacf\|altsyncram:rxdata_rtl_0\|altsyncram_5jn1:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_5jn1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_5jn1.tdf" 1207 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_115_SOPC/synthesis/submodules/can_registers.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_registers.v" 1257 0 0 } } { "DE2_115_SOPC/synthesis/submodules/can_top.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_top.v" 585 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1146 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014540453 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|can_top:can_top_0|can_registers:i_can_registers|can_rxmboxacf:can_rxmboxacf|altsyncram:rxdata_rtl_0|altsyncram_5jn1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_registers:i_can_registers\|can_rxmboxacf:can_rxmboxacf\|altsyncram:rxdata_rtl_0\|altsyncram_5jn1:auto_generated\|ram_block1a40 " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_registers:i_can_registers\|can_rxmboxacf:can_rxmboxacf\|altsyncram:rxdata_rtl_0\|altsyncram_5jn1:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_5jn1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_5jn1.tdf" 1237 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_115_SOPC/synthesis/submodules/can_registers.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_registers.v" 1257 0 0 } } { "DE2_115_SOPC/synthesis/submodules/can_top.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_top.v" 585 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1146 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014540453 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|can_top:can_top_0|can_registers:i_can_registers|can_rxmboxacf:can_rxmboxacf|altsyncram:rxdata_rtl_0|altsyncram_5jn1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_registers:i_can_registers\|can_rxmboxacf:can_rxmboxacf\|altsyncram:rxdata_rtl_0\|altsyncram_5jn1:auto_generated\|ram_block1a41 " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_registers:i_can_registers\|can_rxmboxacf:can_rxmboxacf\|altsyncram:rxdata_rtl_0\|altsyncram_5jn1:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_5jn1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_5jn1.tdf" 1267 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_115_SOPC/synthesis/submodules/can_registers.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_registers.v" 1257 0 0 } } { "DE2_115_SOPC/synthesis/submodules/can_top.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_top.v" 585 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1146 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014540453 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|can_top:can_top_0|can_registers:i_can_registers|can_rxmboxacf:can_rxmboxacf|altsyncram:rxdata_rtl_0|altsyncram_5jn1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_registers:i_can_registers\|can_rxmboxacf:can_rxmboxacf\|altsyncram:rxdata_rtl_0\|altsyncram_5jn1:auto_generated\|ram_block1a42 " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_registers:i_can_registers\|can_rxmboxacf:can_rxmboxacf\|altsyncram:rxdata_rtl_0\|altsyncram_5jn1:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_5jn1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_5jn1.tdf" 1297 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_115_SOPC/synthesis/submodules/can_registers.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_registers.v" 1257 0 0 } } { "DE2_115_SOPC/synthesis/submodules/can_top.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_top.v" 585 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1146 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014540453 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|can_top:can_top_0|can_registers:i_can_registers|can_rxmboxacf:can_rxmboxacf|altsyncram:rxdata_rtl_0|altsyncram_5jn1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_registers:i_can_registers\|can_rxmboxacf:can_rxmboxacf\|altsyncram:rxdata_rtl_0\|altsyncram_5jn1:auto_generated\|ram_block1a43 " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_registers:i_can_registers\|can_rxmboxacf:can_rxmboxacf\|altsyncram:rxdata_rtl_0\|altsyncram_5jn1:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_5jn1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_5jn1.tdf" 1327 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_115_SOPC/synthesis/submodules/can_registers.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_registers.v" 1257 0 0 } } { "DE2_115_SOPC/synthesis/submodules/can_top.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_top.v" 585 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1146 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014540453 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|can_top:can_top_0|can_registers:i_can_registers|can_rxmboxacf:can_rxmboxacf|altsyncram:rxdata_rtl_0|altsyncram_5jn1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_registers:i_can_registers\|can_rxmboxacf:can_rxmboxacf\|altsyncram:rxdata_rtl_0\|altsyncram_5jn1:auto_generated\|ram_block1a44 " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_registers:i_can_registers\|can_rxmboxacf:can_rxmboxacf\|altsyncram:rxdata_rtl_0\|altsyncram_5jn1:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_5jn1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_5jn1.tdf" 1357 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_115_SOPC/synthesis/submodules/can_registers.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_registers.v" 1257 0 0 } } { "DE2_115_SOPC/synthesis/submodules/can_top.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_top.v" 585 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1146 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014540453 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|can_top:can_top_0|can_registers:i_can_registers|can_rxmboxacf:can_rxmboxacf|altsyncram:rxdata_rtl_0|altsyncram_5jn1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_registers:i_can_registers\|can_rxmboxacf:can_rxmboxacf\|altsyncram:rxdata_rtl_0\|altsyncram_5jn1:auto_generated\|ram_block1a45 " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_registers:i_can_registers\|can_rxmboxacf:can_rxmboxacf\|altsyncram:rxdata_rtl_0\|altsyncram_5jn1:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_5jn1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_5jn1.tdf" 1387 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_115_SOPC/synthesis/submodules/can_registers.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_registers.v" 1257 0 0 } } { "DE2_115_SOPC/synthesis/submodules/can_top.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_top.v" 585 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1146 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014540453 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|can_top:can_top_0|can_registers:i_can_registers|can_rxmboxacf:can_rxmboxacf|altsyncram:rxdata_rtl_0|altsyncram_5jn1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_registers:i_can_registers\|can_rxmboxacf:can_rxmboxacf\|altsyncram:rxdata_rtl_0\|altsyncram_5jn1:auto_generated\|ram_block1a46 " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_registers:i_can_registers\|can_rxmboxacf:can_rxmboxacf\|altsyncram:rxdata_rtl_0\|altsyncram_5jn1:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_5jn1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_5jn1.tdf" 1417 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_115_SOPC/synthesis/submodules/can_registers.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_registers.v" 1257 0 0 } } { "DE2_115_SOPC/synthesis/submodules/can_top.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_top.v" 585 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1146 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014540453 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|can_top:can_top_0|can_registers:i_can_registers|can_rxmboxacf:can_rxmboxacf|altsyncram:rxdata_rtl_0|altsyncram_5jn1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_registers:i_can_registers\|can_rxmboxacf:can_rxmboxacf\|altsyncram:rxdata_rtl_0\|altsyncram_5jn1:auto_generated\|ram_block1a47 " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_registers:i_can_registers\|can_rxmboxacf:can_rxmboxacf\|altsyncram:rxdata_rtl_0\|altsyncram_5jn1:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_5jn1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_5jn1.tdf" 1447 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_115_SOPC/synthesis/submodules/can_registers.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_registers.v" 1257 0 0 } } { "DE2_115_SOPC/synthesis/submodules/can_top.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_top.v" 585 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1146 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014540453 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|can_top:can_top_0|can_registers:i_can_registers|can_rxmboxacf:can_rxmboxacf|altsyncram:rxdata_rtl_0|altsyncram_5jn1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_registers:i_can_registers\|can_rxmboxacf:can_rxmboxacf\|altsyncram:rxdata_rtl_0\|altsyncram_5jn1:auto_generated\|ram_block1a48 " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_registers:i_can_registers\|can_rxmboxacf:can_rxmboxacf\|altsyncram:rxdata_rtl_0\|altsyncram_5jn1:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_5jn1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_5jn1.tdf" 1477 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_115_SOPC/synthesis/submodules/can_registers.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_registers.v" 1257 0 0 } } { "DE2_115_SOPC/synthesis/submodules/can_top.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_top.v" 585 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1146 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014540453 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|can_top:can_top_0|can_registers:i_can_registers|can_rxmboxacf:can_rxmboxacf|altsyncram:rxdata_rtl_0|altsyncram_5jn1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_registers:i_can_registers\|can_rxmboxacf:can_rxmboxacf\|altsyncram:rxdata_rtl_0\|altsyncram_5jn1:auto_generated\|ram_block1a49 " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_registers:i_can_registers\|can_rxmboxacf:can_rxmboxacf\|altsyncram:rxdata_rtl_0\|altsyncram_5jn1:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_5jn1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_5jn1.tdf" 1507 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_115_SOPC/synthesis/submodules/can_registers.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_registers.v" 1257 0 0 } } { "DE2_115_SOPC/synthesis/submodules/can_top.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_top.v" 585 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1146 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014540453 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|can_top:can_top_0|can_registers:i_can_registers|can_rxmboxacf:can_rxmboxacf|altsyncram:rxdata_rtl_0|altsyncram_5jn1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_registers:i_can_registers\|can_rxmboxacf:can_rxmboxacf\|altsyncram:rxdata_rtl_0\|altsyncram_5jn1:auto_generated\|ram_block1a50 " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_registers:i_can_registers\|can_rxmboxacf:can_rxmboxacf\|altsyncram:rxdata_rtl_0\|altsyncram_5jn1:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_5jn1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_5jn1.tdf" 1537 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_115_SOPC/synthesis/submodules/can_registers.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_registers.v" 1257 0 0 } } { "DE2_115_SOPC/synthesis/submodules/can_top.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_top.v" 585 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1146 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014540453 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|can_top:can_top_0|can_registers:i_can_registers|can_rxmboxacf:can_rxmboxacf|altsyncram:rxdata_rtl_0|altsyncram_5jn1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_registers:i_can_registers\|can_rxmboxacf:can_rxmboxacf\|altsyncram:rxdata_rtl_0\|altsyncram_5jn1:auto_generated\|ram_block1a51 " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_registers:i_can_registers\|can_rxmboxacf:can_rxmboxacf\|altsyncram:rxdata_rtl_0\|altsyncram_5jn1:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_5jn1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_5jn1.tdf" 1567 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_115_SOPC/synthesis/submodules/can_registers.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_registers.v" 1257 0 0 } } { "DE2_115_SOPC/synthesis/submodules/can_top.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_top.v" 585 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1146 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014540453 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|can_top:can_top_0|can_registers:i_can_registers|can_rxmboxacf:can_rxmboxacf|altsyncram:rxdata_rtl_0|altsyncram_5jn1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_registers:i_can_registers\|can_rxmboxacf:can_rxmboxacf\|altsyncram:rxdata_rtl_0\|altsyncram_5jn1:auto_generated\|ram_block1a52 " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_registers:i_can_registers\|can_rxmboxacf:can_rxmboxacf\|altsyncram:rxdata_rtl_0\|altsyncram_5jn1:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_5jn1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_5jn1.tdf" 1597 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_115_SOPC/synthesis/submodules/can_registers.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_registers.v" 1257 0 0 } } { "DE2_115_SOPC/synthesis/submodules/can_top.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_top.v" 585 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1146 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014540453 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|can_top:can_top_0|can_registers:i_can_registers|can_rxmboxacf:can_rxmboxacf|altsyncram:rxdata_rtl_0|altsyncram_5jn1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_registers:i_can_registers\|can_rxmboxacf:can_rxmboxacf\|altsyncram:rxdata_rtl_0\|altsyncram_5jn1:auto_generated\|ram_block1a53 " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_registers:i_can_registers\|can_rxmboxacf:can_rxmboxacf\|altsyncram:rxdata_rtl_0\|altsyncram_5jn1:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_5jn1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_5jn1.tdf" 1627 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_115_SOPC/synthesis/submodules/can_registers.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_registers.v" 1257 0 0 } } { "DE2_115_SOPC/synthesis/submodules/can_top.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_top.v" 585 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1146 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014540453 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|can_top:can_top_0|can_registers:i_can_registers|can_rxmboxacf:can_rxmboxacf|altsyncram:rxdata_rtl_0|altsyncram_5jn1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_registers:i_can_registers\|can_rxmboxacf:can_rxmboxacf\|altsyncram:rxdata_rtl_0\|altsyncram_5jn1:auto_generated\|ram_block1a54 " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_registers:i_can_registers\|can_rxmboxacf:can_rxmboxacf\|altsyncram:rxdata_rtl_0\|altsyncram_5jn1:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_5jn1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_5jn1.tdf" 1657 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_115_SOPC/synthesis/submodules/can_registers.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_registers.v" 1257 0 0 } } { "DE2_115_SOPC/synthesis/submodules/can_top.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_top.v" 585 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1146 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014540453 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|can_top:can_top_0|can_registers:i_can_registers|can_rxmboxacf:can_rxmboxacf|altsyncram:rxdata_rtl_0|altsyncram_5jn1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_registers:i_can_registers\|can_rxmboxacf:can_rxmboxacf\|altsyncram:rxdata_rtl_0\|altsyncram_5jn1:auto_generated\|ram_block1a55 " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_registers:i_can_registers\|can_rxmboxacf:can_rxmboxacf\|altsyncram:rxdata_rtl_0\|altsyncram_5jn1:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_5jn1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_5jn1.tdf" 1687 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_115_SOPC/synthesis/submodules/can_registers.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_registers.v" 1257 0 0 } } { "DE2_115_SOPC/synthesis/submodules/can_top.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_top.v" 585 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1146 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014540453 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|can_top:can_top_0|can_registers:i_can_registers|can_rxmboxacf:can_rxmboxacf|altsyncram:rxdata_rtl_0|altsyncram_5jn1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_registers:i_can_registers\|can_rxmboxacf:can_rxmboxacf\|altsyncram:rxdata_rtl_0\|altsyncram_5jn1:auto_generated\|ram_block1a56 " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_registers:i_can_registers\|can_rxmboxacf:can_rxmboxacf\|altsyncram:rxdata_rtl_0\|altsyncram_5jn1:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_5jn1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_5jn1.tdf" 1717 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_115_SOPC/synthesis/submodules/can_registers.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_registers.v" 1257 0 0 } } { "DE2_115_SOPC/synthesis/submodules/can_top.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_top.v" 585 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1146 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014540453 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|can_top:can_top_0|can_registers:i_can_registers|can_rxmboxacf:can_rxmboxacf|altsyncram:rxdata_rtl_0|altsyncram_5jn1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_registers:i_can_registers\|can_rxmboxacf:can_rxmboxacf\|altsyncram:rxdata_rtl_0\|altsyncram_5jn1:auto_generated\|ram_block1a57 " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_registers:i_can_registers\|can_rxmboxacf:can_rxmboxacf\|altsyncram:rxdata_rtl_0\|altsyncram_5jn1:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_5jn1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_5jn1.tdf" 1747 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_115_SOPC/synthesis/submodules/can_registers.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_registers.v" 1257 0 0 } } { "DE2_115_SOPC/synthesis/submodules/can_top.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_top.v" 585 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1146 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014540453 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|can_top:can_top_0|can_registers:i_can_registers|can_rxmboxacf:can_rxmboxacf|altsyncram:rxdata_rtl_0|altsyncram_5jn1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_registers:i_can_registers\|can_rxmboxacf:can_rxmboxacf\|altsyncram:rxdata_rtl_0\|altsyncram_5jn1:auto_generated\|ram_block1a58 " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_registers:i_can_registers\|can_rxmboxacf:can_rxmboxacf\|altsyncram:rxdata_rtl_0\|altsyncram_5jn1:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_5jn1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_5jn1.tdf" 1777 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_115_SOPC/synthesis/submodules/can_registers.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_registers.v" 1257 0 0 } } { "DE2_115_SOPC/synthesis/submodules/can_top.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_top.v" 585 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1146 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014540453 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|can_top:can_top_0|can_registers:i_can_registers|can_rxmboxacf:can_rxmboxacf|altsyncram:rxdata_rtl_0|altsyncram_5jn1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_registers:i_can_registers\|can_rxmboxacf:can_rxmboxacf\|altsyncram:rxdata_rtl_0\|altsyncram_5jn1:auto_generated\|ram_block1a59 " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_registers:i_can_registers\|can_rxmboxacf:can_rxmboxacf\|altsyncram:rxdata_rtl_0\|altsyncram_5jn1:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_5jn1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_5jn1.tdf" 1807 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_115_SOPC/synthesis/submodules/can_registers.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_registers.v" 1257 0 0 } } { "DE2_115_SOPC/synthesis/submodules/can_top.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_top.v" 585 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1146 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014540453 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|can_top:can_top_0|can_registers:i_can_registers|can_rxmboxacf:can_rxmboxacf|altsyncram:rxdata_rtl_0|altsyncram_5jn1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_registers:i_can_registers\|can_rxmboxacf:can_rxmboxacf\|altsyncram:rxdata_rtl_0\|altsyncram_5jn1:auto_generated\|ram_block1a60 " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_registers:i_can_registers\|can_rxmboxacf:can_rxmboxacf\|altsyncram:rxdata_rtl_0\|altsyncram_5jn1:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_5jn1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_5jn1.tdf" 1837 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_115_SOPC/synthesis/submodules/can_registers.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_registers.v" 1257 0 0 } } { "DE2_115_SOPC/synthesis/submodules/can_top.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_top.v" 585 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1146 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014540453 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|can_top:can_top_0|can_registers:i_can_registers|can_rxmboxacf:can_rxmboxacf|altsyncram:rxdata_rtl_0|altsyncram_5jn1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_registers:i_can_registers\|can_rxmboxacf:can_rxmboxacf\|altsyncram:rxdata_rtl_0\|altsyncram_5jn1:auto_generated\|ram_block1a61 " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_registers:i_can_registers\|can_rxmboxacf:can_rxmboxacf\|altsyncram:rxdata_rtl_0\|altsyncram_5jn1:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_5jn1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_5jn1.tdf" 1867 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_115_SOPC/synthesis/submodules/can_registers.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_registers.v" 1257 0 0 } } { "DE2_115_SOPC/synthesis/submodules/can_top.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_top.v" 585 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1146 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014540453 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|can_top:can_top_0|can_registers:i_can_registers|can_rxmboxacf:can_rxmboxacf|altsyncram:rxdata_rtl_0|altsyncram_5jn1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_registers:i_can_registers\|can_rxmboxacf:can_rxmboxacf\|altsyncram:rxdata_rtl_0\|altsyncram_5jn1:auto_generated\|ram_block1a62 " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_registers:i_can_registers\|can_rxmboxacf:can_rxmboxacf\|altsyncram:rxdata_rtl_0\|altsyncram_5jn1:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_5jn1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_5jn1.tdf" 1897 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_115_SOPC/synthesis/submodules/can_registers.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_registers.v" 1257 0 0 } } { "DE2_115_SOPC/synthesis/submodules/can_top.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_top.v" 585 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1146 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014540453 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|can_top:can_top_0|can_registers:i_can_registers|can_rxmboxacf:can_rxmboxacf|altsyncram:rxdata_rtl_0|altsyncram_5jn1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_registers:i_can_registers\|can_rxmboxacf:can_rxmboxacf\|altsyncram:rxdata_rtl_0\|altsyncram_5jn1:auto_generated\|ram_block1a63 " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|can_top:can_top_0\|can_registers:i_can_registers\|can_rxmboxacf:can_rxmboxacf\|altsyncram:rxdata_rtl_0\|altsyncram_5jn1:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_5jn1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/altsyncram_5jn1.tdf" 1927 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_115_SOPC/synthesis/submodules/can_registers.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_registers.v" 1257 0 0 } } { "DE2_115_SOPC/synthesis/submodules/can_top.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_top.v" 585 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1146 0 0 } } { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014540453 "|DE2_115_NIOS_DEVICE_LED|DE2_115_SOPC:DE2_115_SOPC_inst|can_top:can_top_0|can_registers:i_can_registers|can_rxmboxacf:can_rxmboxacf|altsyncram:rxdata_rtl_0|altsyncram_5jn1:auto_generated|ram_block1a63"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1493014540453 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1493014540453 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Triple-Speed Ethernet " "\"Triple-Speed Ethernet\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12190 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "Quartus II" 0 -1 1493014545825 ""}  } {  } 0 12188 "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" 0 0 "Quartus II" 0 -1 1493014545825 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports OpenCore Plus feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "TSE_MAC " "Messages from megafunction that supports OpenCore Plus feature TSE_MAC" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The Triple Speed Ethernet MegaCore MAC function will be disabled after time-out is reached " "The Triple Speed Ethernet MegaCore MAC function will be disabled after time-out is reached" {  } {  } 0 265074 "%1!s!" 0 0 "Quartus II" 0 -1 1493014546728 ""}  } {  } 0 265073 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "Quartus II" 0 -1 1493014546728 ""}  } {  } 0 265072 "Messages from megafunction that supports OpenCore Plus feature" 0 0 "Quartus II" 0 -1 1493014546728 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports OpenCore Plus feature will stop functioning in %1!s! after device is programmed" 0 0 "Quartus II" 0 -1 1493014546728 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" 0 0 "Quartus II" 0 -1 1493014546735 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1493014546826 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "EX_IO\[1\] " "Inserted always-enabled tri-state buffer between \"EX_IO\[1\]\" and its non-tri-state driver." {  } { { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 455 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1493014547834 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "EX_IO\[2\] " "Inserted always-enabled tri-state buffer between \"EX_IO\[2\]\" and its non-tri-state driver." {  } { { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 455 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1493014547834 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "EX_IO\[3\] " "Inserted always-enabled tri-state buffer between \"EX_IO\[3\]\" and its non-tri-state driver." {  } { { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 455 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1493014547834 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1493014547834 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "Bidir \"PS2_DAT\" has no driver" {  } { { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 308 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1493014547835 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "Bidir \"PS2_DAT2\" has no driver" {  } { { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 310 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1493014547835 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "Bidir \"AUD_ADCLRCK\" has no driver" {  } { { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 330 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1493014547835 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "Bidir \"AUD_BCLK\" has no driver" {  } { { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 331 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1493014547835 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "Bidir \"AUD_DACLRCK\" has no driver" {  } { { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 333 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1493014547835 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[0\] " "Bidir \"EX_IO\[0\]\" has no driver" {  } { { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 455 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1493014547835 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET1_MDIO " "Bidir \"ENET1_MDIO\" has no driver" {  } { { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 366 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1493014547835 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[4\] " "Bidir \"EX_IO\[4\]\" has no driver" {  } { { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 455 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1493014547835 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[5\] " "Bidir \"EX_IO\[5\]\" has no driver" {  } { { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 455 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1493014547835 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[6\] " "Bidir \"EX_IO\[6\]\" has no driver" {  } { { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 455 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1493014547835 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1493014547835 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "OTG_FSPEED VCC pin " "The pin \"OTG_FSPEED\" is fed by VCC" {  } { { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 397 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1493014547835 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "OTG_LSPEED GND pin " "The pin \"OTG_LSPEED\" is fed by GND" {  } { { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 398 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1493014547835 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Quartus II" 0 -1 1493014547835 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[2\] DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_hc_translator\|av_readdata_pre\[2\] " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[2\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_hc_translator\|av_readdata_pre\[2\]\" into an OR gate" {  } { { "DE2_115_SOPC/synthesis/submodules/ISP1362_IF.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/ISP1362_IF.v" 41 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1493014547964 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[2\] DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_dc_translator\|av_readdata_pre\[2\] " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[2\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_dc_translator\|av_readdata_pre\[2\]\" into an OR gate" {  } { { "DE2_115_SOPC/synthesis/submodules/ISP1362_IF.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/ISP1362_IF.v" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1493014547964 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[15\] DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_hc_translator\|av_readdata_pre\[15\] " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[15\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_hc_translator\|av_readdata_pre\[15\]\" into an OR gate" {  } { { "DE2_115_SOPC/synthesis/submodules/ISP1362_IF.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/ISP1362_IF.v" 41 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1493014547964 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[15\] DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_dc_translator\|av_readdata_pre\[15\] " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[15\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_dc_translator\|av_readdata_pre\[15\]\" into an OR gate" {  } { { "DE2_115_SOPC/synthesis/submodules/ISP1362_IF.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/ISP1362_IF.v" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1493014547964 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[14\] DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_hc_translator\|av_readdata_pre\[14\] " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[14\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_hc_translator\|av_readdata_pre\[14\]\" into an OR gate" {  } { { "DE2_115_SOPC/synthesis/submodules/ISP1362_IF.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/ISP1362_IF.v" 41 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1493014547964 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[14\] DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_dc_translator\|av_readdata_pre\[14\] " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[14\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_dc_translator\|av_readdata_pre\[14\]\" into an OR gate" {  } { { "DE2_115_SOPC/synthesis/submodules/ISP1362_IF.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/ISP1362_IF.v" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1493014547964 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[13\] DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_hc_translator\|av_readdata_pre\[13\] " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[13\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_hc_translator\|av_readdata_pre\[13\]\" into an OR gate" {  } { { "DE2_115_SOPC/synthesis/submodules/ISP1362_IF.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/ISP1362_IF.v" 41 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1493014547964 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[13\] DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_dc_translator\|av_readdata_pre\[13\] " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[13\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_dc_translator\|av_readdata_pre\[13\]\" into an OR gate" {  } { { "DE2_115_SOPC/synthesis/submodules/ISP1362_IF.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/ISP1362_IF.v" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1493014547964 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[12\] DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_hc_translator\|av_readdata_pre\[12\] " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[12\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_hc_translator\|av_readdata_pre\[12\]\" into an OR gate" {  } { { "DE2_115_SOPC/synthesis/submodules/ISP1362_IF.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/ISP1362_IF.v" 41 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1493014547964 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[12\] DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_dc_translator\|av_readdata_pre\[12\] " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[12\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_dc_translator\|av_readdata_pre\[12\]\" into an OR gate" {  } { { "DE2_115_SOPC/synthesis/submodules/ISP1362_IF.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/ISP1362_IF.v" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1493014547964 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[11\] DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_hc_translator\|av_readdata_pre\[11\] " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[11\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_hc_translator\|av_readdata_pre\[11\]\" into an OR gate" {  } { { "DE2_115_SOPC/synthesis/submodules/ISP1362_IF.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/ISP1362_IF.v" 41 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1493014547964 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[11\] DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_dc_translator\|av_readdata_pre\[11\] " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[11\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_dc_translator\|av_readdata_pre\[11\]\" into an OR gate" {  } { { "DE2_115_SOPC/synthesis/submodules/ISP1362_IF.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/ISP1362_IF.v" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1493014547964 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[10\] DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_hc_translator\|av_readdata_pre\[10\] " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[10\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_hc_translator\|av_readdata_pre\[10\]\" into an OR gate" {  } { { "DE2_115_SOPC/synthesis/submodules/ISP1362_IF.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/ISP1362_IF.v" 41 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1493014547964 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[10\] DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_dc_translator\|av_readdata_pre\[10\] " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[10\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_dc_translator\|av_readdata_pre\[10\]\" into an OR gate" {  } { { "DE2_115_SOPC/synthesis/submodules/ISP1362_IF.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/ISP1362_IF.v" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1493014547964 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[9\] DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_hc_translator\|av_readdata_pre\[9\] " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[9\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_hc_translator\|av_readdata_pre\[9\]\" into an OR gate" {  } { { "DE2_115_SOPC/synthesis/submodules/ISP1362_IF.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/ISP1362_IF.v" 41 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1493014547964 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[9\] DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_dc_translator\|av_readdata_pre\[9\] " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[9\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_dc_translator\|av_readdata_pre\[9\]\" into an OR gate" {  } { { "DE2_115_SOPC/synthesis/submodules/ISP1362_IF.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/ISP1362_IF.v" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1493014547964 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[8\] DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_hc_translator\|av_readdata_pre\[8\] " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[8\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_hc_translator\|av_readdata_pre\[8\]\" into an OR gate" {  } { { "DE2_115_SOPC/synthesis/submodules/ISP1362_IF.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/ISP1362_IF.v" 41 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1493014547964 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[8\] DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_dc_translator\|av_readdata_pre\[8\] " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[8\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_dc_translator\|av_readdata_pre\[8\]\" into an OR gate" {  } { { "DE2_115_SOPC/synthesis/submodules/ISP1362_IF.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/ISP1362_IF.v" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1493014547964 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[7\] DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_hc_translator\|av_readdata_pre\[7\] " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[7\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_hc_translator\|av_readdata_pre\[7\]\" into an OR gate" {  } { { "DE2_115_SOPC/synthesis/submodules/ISP1362_IF.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/ISP1362_IF.v" 41 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1493014547964 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[7\] DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_dc_translator\|av_readdata_pre\[7\] " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[7\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_dc_translator\|av_readdata_pre\[7\]\" into an OR gate" {  } { { "DE2_115_SOPC/synthesis/submodules/ISP1362_IF.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/ISP1362_IF.v" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1493014547964 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[6\] DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_hc_translator\|av_readdata_pre\[6\] " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[6\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_hc_translator\|av_readdata_pre\[6\]\" into an OR gate" {  } { { "DE2_115_SOPC/synthesis/submodules/ISP1362_IF.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/ISP1362_IF.v" 41 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1493014547964 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[6\] DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_dc_translator\|av_readdata_pre\[6\] " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[6\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_dc_translator\|av_readdata_pre\[6\]\" into an OR gate" {  } { { "DE2_115_SOPC/synthesis/submodules/ISP1362_IF.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/ISP1362_IF.v" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1493014547964 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[5\] DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_hc_translator\|av_readdata_pre\[5\] " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[5\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_hc_translator\|av_readdata_pre\[5\]\" into an OR gate" {  } { { "DE2_115_SOPC/synthesis/submodules/ISP1362_IF.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/ISP1362_IF.v" 41 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1493014547964 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[5\] DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_dc_translator\|av_readdata_pre\[5\] " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[5\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_dc_translator\|av_readdata_pre\[5\]\" into an OR gate" {  } { { "DE2_115_SOPC/synthesis/submodules/ISP1362_IF.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/ISP1362_IF.v" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1493014547964 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[4\] DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_hc_translator\|av_readdata_pre\[4\] " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[4\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_hc_translator\|av_readdata_pre\[4\]\" into an OR gate" {  } { { "DE2_115_SOPC/synthesis/submodules/ISP1362_IF.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/ISP1362_IF.v" 41 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1493014547964 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[4\] DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_dc_translator\|av_readdata_pre\[4\] " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[4\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_dc_translator\|av_readdata_pre\[4\]\" into an OR gate" {  } { { "DE2_115_SOPC/synthesis/submodules/ISP1362_IF.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/ISP1362_IF.v" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1493014547964 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[3\] DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_hc_translator\|av_readdata_pre\[3\] " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[3\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_hc_translator\|av_readdata_pre\[3\]\" into an OR gate" {  } { { "DE2_115_SOPC/synthesis/submodules/ISP1362_IF.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/ISP1362_IF.v" 41 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1493014547964 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[3\] DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_dc_translator\|av_readdata_pre\[3\] " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[3\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_dc_translator\|av_readdata_pre\[3\]\" into an OR gate" {  } { { "DE2_115_SOPC/synthesis/submodules/ISP1362_IF.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/ISP1362_IF.v" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1493014547964 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[1\] DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_hc_translator\|av_readdata_pre\[1\] " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[1\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_hc_translator\|av_readdata_pre\[1\]\" into an OR gate" {  } { { "DE2_115_SOPC/synthesis/submodules/ISP1362_IF.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/ISP1362_IF.v" 41 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1493014547964 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[1\] DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_dc_translator\|av_readdata_pre\[1\] " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[1\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_dc_translator\|av_readdata_pre\[1\]\" into an OR gate" {  } { { "DE2_115_SOPC/synthesis/submodules/ISP1362_IF.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/ISP1362_IF.v" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1493014547964 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[0\] DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_hc_translator\|av_readdata_pre\[0\] " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[0\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_hc_translator\|av_readdata_pre\[0\]\" into an OR gate" {  } { { "DE2_115_SOPC/synthesis/submodules/ISP1362_IF.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/ISP1362_IF.v" 41 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1493014547964 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[0\] DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_dc_translator\|av_readdata_pre\[0\] " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[0\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_dc_translator\|av_readdata_pre\[0\]\" into an OR gate" {  } { { "DE2_115_SOPC/synthesis/submodules/ISP1362_IF.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/ISP1362_IF.v" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1493014547964 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1493014547964 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_rs232.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_rs232.v" 44 -1 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_uart_0.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_uart_0.v" 44 -1 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sdram.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sdram.v" 440 -1 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_avalon_dc_fifo.v" 180 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 223 -1 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" 348 -1 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_rs232.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_rs232.v" 60 -1 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_uart_0.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_uart_0.v" 60 -1 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_reset_synchronizer.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_reset_synchronizer.v" 76 -1 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_merlin_slave_translator.sv" 296 -1 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sdram.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sdram.v" 354 -1 0 } } { "DE2_115_SOPC/synthesis/submodules/can_bsp.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_bsp.v" 488 -1 0 } } { "db/dcfifo_u4i1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/dcfifo_u4i1.tdf" 59 2 0 } } { "db/dcfifo_u4i1.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/dcfifo_u4i1.tdf" 63 2 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 10048 -1 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 818 -1 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_mdio_cntl.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_mdio_cntl.v" 278 -1 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sgdma_tx.v" 1464 -1 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sdram.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sdram.v" 304 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_top_mdio.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_top_mdio.v" 66 -1 0 } } { "DE2_115_SOPC/synthesis/submodules/can_register_asyn_syn.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_register_asyn_syn.v" 107 -1 0 } } { "DE2_115_SOPC/synthesis/submodules/can_btl.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_btl.v" 229 -1 0 } } { "DE2_115_SOPC/synthesis/submodules/can_btl.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_btl.v" 230 -1 0 } } { "DE2_115_SOPC/synthesis/submodules/can_bsp.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_bsp.v" 1114 -1 0 } } { "DE2_115_SOPC/synthesis/submodules/can_bsp.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_bsp.v" 1133 -1 0 } } { "db/a_graycounter_t57.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_graycounter_t57.tdf" 32 2 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_mac_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_mac_tx.v" 273 -1 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_mdio.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_mdio.v" 94 -1 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_avalon_st_adapter_timing_adapter_0_fifo.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_avalon_st_adapter_timing_adapter_0_fifo.v" 38 -1 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" 393 -1 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_top_mdio.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_top_mdio.v" 83 -1 0 } } { "DE2_115_SOPC/synthesis/submodules/can_top.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_top.v" 466 -1 0 } } { "DE2_115_SOPC/synthesis/submodules/can_btl.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_btl.v" 400 -1 0 } } { "DE2_115_SOPC/synthesis/submodules/can_btl.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_btl.v" 244 -1 0 } } { "DE2_115_SOPC/synthesis/submodules/can_bsp.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_bsp.v" 1558 -1 0 } } { "DE2_115_SOPC/synthesis/submodules/can_registers.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_registers.v" 859 -1 0 } } { "DE2_115_SOPC/synthesis/submodules/can_btl.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_btl.v" 237 -1 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_rs232.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_rs232.v" 42 -1 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_uart_0.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_uart_0.v" 42 -1 0 } } { "db/a_graycounter_t57.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_graycounter_t57.tdf" 44 2 0 } } { "db/a_graycounter_pjc.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_graycounter_pjc.tdf" 32 2 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 6443 -1 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 10057 -1 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_a_fifo_34.v" 192 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_mdio.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_mdio.v" 255 -1 0 } } { "DE2_115_SOPC/synthesis/submodules/can_top.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_top.v" 465 -1 0 } } { "DE2_115_SOPC/synthesis/submodules/can_bsp.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_bsp.v" 589 -1 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_uart_0.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_uart_0.v" 685 -1 0 } } { "db/a_graycounter_pjc.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/a_graycounter_pjc.tdf" 44 2 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_a_fifo_13.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_a_fifo_13.v" 245 -1 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_mac_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_mac_tx.v" 183 -1 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_mdio_cntl.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_mdio_cntl.v" 65 -1 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 366 -1 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_mac_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_mac_tx.v" 155 -1 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_tx_min_ff.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_tx_min_ff.v" 125 -1 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_mac_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_mac_tx.v" 193 -1 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_register_map.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_register_map.v" 849 -1 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_register_map.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_register_map.v" 2151 -1 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_register_map.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_register_map.v" 2114 -1 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_uart_0.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_uart_0.v" 43 -1 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_register_map.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_register_map.v" 1170 -1 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_tx_min_ff.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_tx_min_ff.v" 507 -1 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_mac_tx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_mac_tx.v" 807 -1 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_mac_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_mac_rx.v" 374 -1 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sys_clk_timer.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sys_clk_timer.v" 166 -1 0 } } { "DE2_115_SOPC/synthesis/submodules/can_register_asyn.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_register_asyn.v" 105 -1 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_rs232.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_rs232.v" 43 -1 0 } } { "DE2_115_SOPC/synthesis/submodules/can_registers.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_registers.v" 848 -1 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 412 -1 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_pll.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_pll.v" 260 -1 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_mac_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_mac_rx.v" 3140 -1 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_mac_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_mac_rx.v" 1689 -1 0 } } { "db/shift_taps_q5n.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/shift_taps_q5n.tdf" 39 2 0 } } { "db/shift_taps_e4n.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/shift_taps_e4n.tdf" 39 2 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_mdio.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_mdio.v" 119 -1 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_lfsr_10.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_lfsr_10.v" 67 -1 0 } } { "db/shift_taps_d4n.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/shift_taps_d4n.tdf" 42 2 0 } } { "db/shift_taps_f4n.tdf" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/db/shift_taps_f4n.tdf" 39 2 0 } } { "DE2_115_SOPC/synthesis/submodules/can_fifo.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_fifo.v" 231 -1 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_mac_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_mac_rx.v" 376 -1 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_mac_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_mac_rx.v" 313 -1 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_tse_mac_rx.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/altera_tse_mac_rx.v" 2319 -1 0 } } { "DE2_115_SOPC/synthesis/submodules/can_registers.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_SOPC/synthesis/submodules/can_registers.v" 309 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1493014548362 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1493014548363 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "PS2_CLK~synth " "Node \"PS2_CLK~synth\"" {  } { { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 307 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014576377 ""} { "Warning" "WMLS_MLS_NODE_NAME" "PS2_CLK2~synth " "Node \"PS2_CLK2~synth\"" {  } { { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 309 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014576377 ""} { "Warning" "WMLS_MLS_NODE_NAME" "OTG_FSPEED~synth " "Node \"OTG_FSPEED~synth\"" {  } { { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 397 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014576377 ""} { "Warning" "WMLS_MLS_NODE_NAME" "EX_IO\[1\]~synth " "Node \"EX_IO\[1\]~synth\"" {  } { { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 455 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014576377 ""} { "Warning" "WMLS_MLS_NODE_NAME" "EX_IO\[2\]~synth " "Node \"EX_IO\[2\]~synth\"" {  } { { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 455 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014576377 ""} { "Warning" "WMLS_MLS_NODE_NAME" "EX_IO\[3\]~synth " "Node \"EX_IO\[3\]~synth\"" {  } { { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 455 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014576377 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1493014576377 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON GND " "Pin \"LCD_BLON\" is stuck at GND" {  } { { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 287 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493014576379 "|DE2_115_NIOS_DEVICE_LED|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 290 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493014576379 "|DE2_115_NIOS_DEVICE_LED|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_CTS GND " "Pin \"UART_CTS\" is stuck at GND" {  } { { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 295 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493014576379 "|DE2_115_NIOS_DEVICE_LED|UART_CTS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 319 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493014576379 "|DE2_115_NIOS_DEVICE_LED|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 319 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493014576379 "|DE2_115_NIOS_DEVICE_LED|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 319 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493014576379 "|DE2_115_NIOS_DEVICE_LED|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 319 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493014576379 "|DE2_115_NIOS_DEVICE_LED|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 319 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493014576379 "|DE2_115_NIOS_DEVICE_LED|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 319 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493014576379 "|DE2_115_NIOS_DEVICE_LED|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 319 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493014576379 "|DE2_115_NIOS_DEVICE_LED|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 319 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493014576379 "|DE2_115_NIOS_DEVICE_LED|VGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N VCC " "Pin \"VGA_BLANK_N\" is stuck at VCC" {  } { { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 320 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493014576379 "|DE2_115_NIOS_DEVICE_LED|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 322 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493014576379 "|DE2_115_NIOS_DEVICE_LED|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 322 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493014576379 "|DE2_115_NIOS_DEVICE_LED|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 322 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493014576379 "|DE2_115_NIOS_DEVICE_LED|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 322 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493014576379 "|DE2_115_NIOS_DEVICE_LED|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 322 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493014576379 "|DE2_115_NIOS_DEVICE_LED|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 322 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493014576379 "|DE2_115_NIOS_DEVICE_LED|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 322 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493014576379 "|DE2_115_NIOS_DEVICE_LED|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 322 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493014576379 "|DE2_115_NIOS_DEVICE_LED|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 323 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493014576379 "|DE2_115_NIOS_DEVICE_LED|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 324 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493014576379 "|DE2_115_NIOS_DEVICE_LED|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 324 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493014576379 "|DE2_115_NIOS_DEVICE_LED|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 324 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493014576379 "|DE2_115_NIOS_DEVICE_LED|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 324 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493014576379 "|DE2_115_NIOS_DEVICE_LED|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 324 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493014576379 "|DE2_115_NIOS_DEVICE_LED|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 324 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493014576379 "|DE2_115_NIOS_DEVICE_LED|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 324 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493014576379 "|DE2_115_NIOS_DEVICE_LED|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 324 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493014576379 "|DE2_115_NIOS_DEVICE_LED|VGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 325 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493014576379 "|DE2_115_NIOS_DEVICE_LED|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 326 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493014576379 "|DE2_115_NIOS_DEVICE_LED|VGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_RST_N VCC " "Pin \"ENET0_RST_N\" is stuck at VCC" {  } { { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 349 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493014576379 "|DE2_115_NIOS_DEVICE_LED|ENET0_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_ER GND " "Pin \"ENET0_TX_ER\" is stuck at GND" {  } { { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 359 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493014576379 "|DE2_115_NIOS_DEVICE_LED|ENET0_TX_ER"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 404 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493014576379 "|DE2_115_NIOS_DEVICE_LED|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 404 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493014576379 "|DE2_115_NIOS_DEVICE_LED|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 407 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493014576379 "|DE2_115_NIOS_DEVICE_LED|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_RST_N VCC " "Pin \"FL_RST_N\" is stuck at VCC" {  } { { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 429 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493014576379 "|DE2_115_NIOS_DEVICE_LED|FL_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WP_N VCC " "Pin \"FL_WP_N\" is stuck at VCC" {  } { { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 432 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493014576379 "|DE2_115_NIOS_DEVICE_LED|FL_WP_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1493014576379 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014580885 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3116 " "3116 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1493014609545 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014610976 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 257 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 389 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1493014611174 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1493014611174 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd" 326 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493014611240 "|DE2_115_NIOS_DEVICE_LED|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1493014611240 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014611395 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.map.smsg " "Generated suppressed messages file C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1493014613280 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1493014618820 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014618820 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 258 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014623957 "|DE2_115_NIOS_DEVICE_LED|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 259 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014623957 "|DE2_115_NIOS_DEVICE_LED|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENETCLK_25 " "No output dependent on input pin \"ENETCLK_25\"" {  } { { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 260 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014623957 "|DE2_115_NIOS_DEVICE_LED|ENETCLK_25"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RTS " "No output dependent on input pin \"UART_RTS\"" {  } { { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 296 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014623957 "|DE2_115_NIOS_DEVICE_LED|UART_RTS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_INT_N " "No output dependent on input pin \"ENET0_INT_N\"" {  } { { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 346 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014623957 "|DE2_115_NIOS_DEVICE_LED|ENET0_INT_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_COL " "No output dependent on input pin \"ENET0_RX_COL\"" {  } { { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 351 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014623957 "|DE2_115_NIOS_DEVICE_LED|ENET0_RX_COL"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_CRS " "No output dependent on input pin \"ENET0_RX_CRS\"" {  } { { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 352 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014623957 "|DE2_115_NIOS_DEVICE_LED|ENET0_RX_CRS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_ER " "No output dependent on input pin \"ENET0_RX_ER\"" {  } { { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 355 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014623957 "|DE2_115_NIOS_DEVICE_LED|ENET0_RX_ER"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_TX_CLK " "No output dependent on input pin \"ENET0_TX_CLK\"" {  } { { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 356 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014623957 "|DE2_115_NIOS_DEVICE_LED|ENET0_TX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_LINK100 " "No output dependent on input pin \"ENET0_LINK100\"" {  } { { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 360 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014623957 "|DE2_115_NIOS_DEVICE_LED|ENET0_LINK100"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_CLK " "No output dependent on input pin \"ENET1_RX_CLK\"" {  } { { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 368 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014623957 "|DE2_115_NIOS_DEVICE_LED|ENET1_RX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DV " "No output dependent on input pin \"ENET1_RX_DV\"" {  } { { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 372 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014623957 "|DE2_115_NIOS_DEVICE_LED|ENET1_RX_DV"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_LINK100 " "No output dependent on input pin \"ENET1_LINK100\"" {  } { { "DE2_115_NIOS_DEVICE_LED.v" "" { Text "C:/cygwin/home/adwinying/atk2-tinet/FPGA/DE2_115_NIOS_DEVICE_LED.v" 378 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493014623957 "|DE2_115_NIOS_DEVICE_LED|ENET1_LINK100"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1493014623957 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "45021 " "Implemented 45021 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "97 " "Implemented 97 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1493014623960 ""} { "Info" "ICUT_CUT_TM_OPINS" "253 " "Implemented 253 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1493014623960 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "141 " "Implemented 141 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1493014623960 ""} { "Info" "ICUT_CUT_TM_LCELLS" "43401 " "Implemented 43401 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1493014623960 ""} { "Info" "ICUT_CUT_TM_RAMS" "1116 " "Implemented 1116 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1493014623960 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1493014623960 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1493014623960 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1493014623960 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 391 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 391 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1292 " "Peak virtual memory: 1292 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1493014624328 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 24 15:17:04 2017 " "Processing ended: Mon Apr 24 15:17:04 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1493014624328 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:36 " "Elapsed time: 00:03:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1493014624328 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:24 " "Total CPU time (on all processors): 00:03:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1493014624328 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1493014624328 ""}
