ARM GAS  /tmp/ccIn934j.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"lptim.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_LPTIM1_Init,"ax",%progbits
  18              		.align	1
  19              		.global	MX_LPTIM1_Init
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	MX_LPTIM1_Init:
  27              	.LFB139:
  28              		.file 1 "Core/Src/lptim.c"
   1:Core/Src/lptim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/lptim.c **** /**
   3:Core/Src/lptim.c ****   ******************************************************************************
   4:Core/Src/lptim.c ****   * @file    lptim.c
   5:Core/Src/lptim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/lptim.c ****   *          of the LPTIM instances.
   7:Core/Src/lptim.c ****   ******************************************************************************
   8:Core/Src/lptim.c ****   * @attention
   9:Core/Src/lptim.c ****   *
  10:Core/Src/lptim.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/lptim.c ****   * All rights reserved.
  12:Core/Src/lptim.c ****   *
  13:Core/Src/lptim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/lptim.c ****   * in the root directory of this software component.
  15:Core/Src/lptim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/lptim.c ****   *
  17:Core/Src/lptim.c ****   ******************************************************************************
  18:Core/Src/lptim.c ****   */
  19:Core/Src/lptim.c **** /* USER CODE END Header */
  20:Core/Src/lptim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/lptim.c **** #include "lptim.h"
  22:Core/Src/lptim.c **** 
  23:Core/Src/lptim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/lptim.c **** 
  25:Core/Src/lptim.c **** /* USER CODE END 0 */
  26:Core/Src/lptim.c **** 
  27:Core/Src/lptim.c **** LPTIM_HandleTypeDef hlptim1;
  28:Core/Src/lptim.c **** 
  29:Core/Src/lptim.c **** /* LPTIM1 init function */
  30:Core/Src/lptim.c **** void MX_LPTIM1_Init(void)
ARM GAS  /tmp/ccIn934j.s 			page 2


  31:Core/Src/lptim.c **** {
  29              		.loc 1 31 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 08B5     		push	{r3, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  36              		.cfi_offset 3, -8
  37              		.cfi_offset 14, -4
  32:Core/Src/lptim.c **** 
  33:Core/Src/lptim.c ****   /* USER CODE BEGIN LPTIM1_Init 0 */
  34:Core/Src/lptim.c **** 
  35:Core/Src/lptim.c ****   /* USER CODE END LPTIM1_Init 0 */
  36:Core/Src/lptim.c **** 
  37:Core/Src/lptim.c ****   /* USER CODE BEGIN LPTIM1_Init 1 */
  38:Core/Src/lptim.c **** 
  39:Core/Src/lptim.c ****   /* USER CODE END LPTIM1_Init 1 */
  40:Core/Src/lptim.c ****   hlptim1.Instance = LPTIM1;
  38              		.loc 1 40 3 view .LVU1
  39              		.loc 1 40 20 is_stmt 0 view .LVU2
  40 0002 0B48     		ldr	r0, .L5
  41 0004 0B4B     		ldr	r3, .L5+4
  42 0006 0360     		str	r3, [r0]
  41:Core/Src/lptim.c ****   hlptim1.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
  43              		.loc 1 41 3 is_stmt 1 view .LVU3
  44              		.loc 1 41 29 is_stmt 0 view .LVU4
  45 0008 0023     		movs	r3, #0
  46 000a 4360     		str	r3, [r0, #4]
  42:Core/Src/lptim.c ****   hlptim1.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV1;
  47              		.loc 1 42 3 is_stmt 1 view .LVU5
  48              		.loc 1 42 32 is_stmt 0 view .LVU6
  49 000c 8360     		str	r3, [r0, #8]
  43:Core/Src/lptim.c ****   hlptim1.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
  50              		.loc 1 43 3 is_stmt 1 view .LVU7
  51              		.loc 1 43 31 is_stmt 0 view .LVU8
  52 000e 4FF6FF72 		movw	r2, #65535
  53 0012 4261     		str	r2, [r0, #20]
  44:Core/Src/lptim.c ****   hlptim1.Init.OutputPolarity = LPTIM_OUTPUTPOLARITY_HIGH;
  54              		.loc 1 44 3 is_stmt 1 view .LVU9
  55              		.loc 1 44 31 is_stmt 0 view .LVU10
  56 0014 0362     		str	r3, [r0, #32]
  45:Core/Src/lptim.c ****   hlptim1.Init.UpdateMode = LPTIM_UPDATE_IMMEDIATE;
  57              		.loc 1 45 3 is_stmt 1 view .LVU11
  58              		.loc 1 45 27 is_stmt 0 view .LVU12
  59 0016 4362     		str	r3, [r0, #36]
  46:Core/Src/lptim.c ****   hlptim1.Init.CounterSource = LPTIM_COUNTERSOURCE_INTERNAL;
  60              		.loc 1 46 3 is_stmt 1 view .LVU13
  61              		.loc 1 46 30 is_stmt 0 view .LVU14
  62 0018 8362     		str	r3, [r0, #40]
  47:Core/Src/lptim.c ****   hlptim1.Init.Input1Source = LPTIM_INPUT1SOURCE_GPIO;
  63              		.loc 1 47 3 is_stmt 1 view .LVU15
  64              		.loc 1 47 29 is_stmt 0 view .LVU16
  65 001a C362     		str	r3, [r0, #44]
  48:Core/Src/lptim.c ****   hlptim1.Init.Input2Source = LPTIM_INPUT2SOURCE_GPIO;
  66              		.loc 1 48 3 is_stmt 1 view .LVU17
  67              		.loc 1 48 29 is_stmt 0 view .LVU18
ARM GAS  /tmp/ccIn934j.s 			page 3


  68 001c 0363     		str	r3, [r0, #48]
  49:Core/Src/lptim.c ****   hlptim1.Init.RepetitionCounter = 0;
  69              		.loc 1 49 3 is_stmt 1 view .LVU19
  70              		.loc 1 49 34 is_stmt 0 view .LVU20
  71 001e 4363     		str	r3, [r0, #52]
  50:Core/Src/lptim.c ****   if (HAL_LPTIM_Init(&hlptim1) != HAL_OK)
  72              		.loc 1 50 3 is_stmt 1 view .LVU21
  73              		.loc 1 50 7 is_stmt 0 view .LVU22
  74 0020 FFF7FEFF 		bl	HAL_LPTIM_Init
  75              	.LVL0:
  76              		.loc 1 50 6 view .LVU23
  77 0024 00B9     		cbnz	r0, .L4
  78              	.L1:
  51:Core/Src/lptim.c ****   {
  52:Core/Src/lptim.c ****     Error_Handler();
  53:Core/Src/lptim.c ****   }
  54:Core/Src/lptim.c ****   /* USER CODE BEGIN LPTIM1_Init 2 */
  55:Core/Src/lptim.c **** 
  56:Core/Src/lptim.c ****   /* USER CODE END LPTIM1_Init 2 */
  57:Core/Src/lptim.c **** 
  58:Core/Src/lptim.c **** }
  79              		.loc 1 58 1 view .LVU24
  80 0026 08BD     		pop	{r3, pc}
  81              	.L4:
  52:Core/Src/lptim.c ****   }
  82              		.loc 1 52 5 is_stmt 1 view .LVU25
  83 0028 FFF7FEFF 		bl	Error_Handler
  84              	.LVL1:
  85              		.loc 1 58 1 is_stmt 0 view .LVU26
  86 002c FBE7     		b	.L1
  87              	.L6:
  88 002e 00BF     		.align	2
  89              	.L5:
  90 0030 00000000 		.word	.LANCHOR0
  91 0034 007C0040 		.word	1073773568
  92              		.cfi_endproc
  93              	.LFE139:
  95              		.section	.text.HAL_LPTIM_MspInit,"ax",%progbits
  96              		.align	1
  97              		.global	HAL_LPTIM_MspInit
  98              		.syntax unified
  99              		.thumb
 100              		.thumb_func
 101              		.fpu fpv4-sp-d16
 103              	HAL_LPTIM_MspInit:
 104              	.LVL2:
 105              	.LFB140:
  59:Core/Src/lptim.c **** 
  60:Core/Src/lptim.c **** void HAL_LPTIM_MspInit(LPTIM_HandleTypeDef* lptimHandle)
  61:Core/Src/lptim.c **** {
 106              		.loc 1 61 1 is_stmt 1 view -0
 107              		.cfi_startproc
 108              		@ args = 0, pretend = 0, frame = 56
 109              		@ frame_needed = 0, uses_anonymous_args = 0
 110              		.loc 1 61 1 is_stmt 0 view .LVU28
 111 0000 10B5     		push	{r4, lr}
 112              	.LCFI1:
ARM GAS  /tmp/ccIn934j.s 			page 4


 113              		.cfi_def_cfa_offset 8
 114              		.cfi_offset 4, -8
 115              		.cfi_offset 14, -4
 116 0002 8EB0     		sub	sp, sp, #56
 117              	.LCFI2:
 118              		.cfi_def_cfa_offset 64
 119 0004 0446     		mov	r4, r0
  62:Core/Src/lptim.c **** 
  63:Core/Src/lptim.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 120              		.loc 1 63 3 is_stmt 1 view .LVU29
 121              		.loc 1 63 28 is_stmt 0 view .LVU30
 122 0006 3422     		movs	r2, #52
 123 0008 0021     		movs	r1, #0
 124 000a 01A8     		add	r0, sp, #4
 125              	.LVL3:
 126              		.loc 1 63 28 view .LVU31
 127 000c FFF7FEFF 		bl	memset
 128              	.LVL4:
  64:Core/Src/lptim.c ****   if(lptimHandle->Instance==LPTIM1)
 129              		.loc 1 64 3 is_stmt 1 view .LVU32
 130              		.loc 1 64 17 is_stmt 0 view .LVU33
 131 0010 2268     		ldr	r2, [r4]
 132              		.loc 1 64 5 view .LVU34
 133 0012 0D4B     		ldr	r3, .L13
 134 0014 9A42     		cmp	r2, r3
 135 0016 01D0     		beq	.L11
 136              	.L7:
  65:Core/Src/lptim.c ****   {
  66:Core/Src/lptim.c ****   /* USER CODE BEGIN LPTIM1_MspInit 0 */
  67:Core/Src/lptim.c **** 
  68:Core/Src/lptim.c ****   /* USER CODE END LPTIM1_MspInit 0 */
  69:Core/Src/lptim.c **** 
  70:Core/Src/lptim.c ****   /** Initializes the peripherals clock
  71:Core/Src/lptim.c ****   */
  72:Core/Src/lptim.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPTIM1;
  73:Core/Src/lptim.c ****     PeriphClkInit.Lptim1ClockSelection = RCC_LPTIM1CLKSOURCE_PCLK;
  74:Core/Src/lptim.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
  75:Core/Src/lptim.c ****     {
  76:Core/Src/lptim.c ****       Error_Handler();
  77:Core/Src/lptim.c ****     }
  78:Core/Src/lptim.c **** 
  79:Core/Src/lptim.c ****     /* LPTIM1 clock enable */
  80:Core/Src/lptim.c ****     __HAL_RCC_LPTIM1_CLK_ENABLE();
  81:Core/Src/lptim.c ****   /* USER CODE BEGIN LPTIM1_MspInit 1 */
  82:Core/Src/lptim.c **** 
  83:Core/Src/lptim.c ****   /* USER CODE END LPTIM1_MspInit 1 */
  84:Core/Src/lptim.c ****   }
  85:Core/Src/lptim.c **** }
 137              		.loc 1 85 1 view .LVU35
 138 0018 0EB0     		add	sp, sp, #56
 139              	.LCFI3:
 140              		.cfi_remember_state
 141              		.cfi_def_cfa_offset 8
 142              		@ sp needed
 143 001a 10BD     		pop	{r4, pc}
 144              	.LVL5:
 145              	.L11:
ARM GAS  /tmp/ccIn934j.s 			page 5


 146              	.LCFI4:
 147              		.cfi_restore_state
  72:Core/Src/lptim.c ****     PeriphClkInit.Lptim1ClockSelection = RCC_LPTIM1CLKSOURCE_PCLK;
 148              		.loc 1 72 5 is_stmt 1 view .LVU36
  72:Core/Src/lptim.c ****     PeriphClkInit.Lptim1ClockSelection = RCC_LPTIM1CLKSOURCE_PCLK;
 149              		.loc 1 72 40 is_stmt 0 view .LVU37
 150 001c 4FF40073 		mov	r3, #512
 151 0020 0193     		str	r3, [sp, #4]
  73:Core/Src/lptim.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 152              		.loc 1 73 5 is_stmt 1 view .LVU38
  74:Core/Src/lptim.c ****     {
 153              		.loc 1 74 5 view .LVU39
  74:Core/Src/lptim.c ****     {
 154              		.loc 1 74 9 is_stmt 0 view .LVU40
 155 0022 01A8     		add	r0, sp, #4
 156 0024 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 157              	.LVL6:
  74:Core/Src/lptim.c ****     {
 158              		.loc 1 74 8 view .LVU41
 159 0028 50B9     		cbnz	r0, .L12
 160              	.L9:
  80:Core/Src/lptim.c ****   /* USER CODE BEGIN LPTIM1_MspInit 1 */
 161              		.loc 1 80 5 is_stmt 1 view .LVU42
 162              	.LBB2:
  80:Core/Src/lptim.c ****   /* USER CODE BEGIN LPTIM1_MspInit 1 */
 163              		.loc 1 80 5 view .LVU43
  80:Core/Src/lptim.c ****   /* USER CODE BEGIN LPTIM1_MspInit 1 */
 164              		.loc 1 80 5 view .LVU44
 165 002a 084B     		ldr	r3, .L13+4
 166 002c 9A6D     		ldr	r2, [r3, #88]
 167 002e 42F00042 		orr	r2, r2, #-2147483648
 168 0032 9A65     		str	r2, [r3, #88]
  80:Core/Src/lptim.c ****   /* USER CODE BEGIN LPTIM1_MspInit 1 */
 169              		.loc 1 80 5 view .LVU45
 170 0034 9B6D     		ldr	r3, [r3, #88]
 171 0036 03F00043 		and	r3, r3, #-2147483648
 172 003a 0093     		str	r3, [sp]
  80:Core/Src/lptim.c ****   /* USER CODE BEGIN LPTIM1_MspInit 1 */
 173              		.loc 1 80 5 view .LVU46
 174 003c 009B     		ldr	r3, [sp]
 175              	.LBE2:
  80:Core/Src/lptim.c ****   /* USER CODE BEGIN LPTIM1_MspInit 1 */
 176              		.loc 1 80 5 view .LVU47
 177              		.loc 1 85 1 is_stmt 0 view .LVU48
 178 003e EBE7     		b	.L7
 179              	.L12:
  76:Core/Src/lptim.c ****     }
 180              		.loc 1 76 7 is_stmt 1 view .LVU49
 181 0040 FFF7FEFF 		bl	Error_Handler
 182              	.LVL7:
 183 0044 F1E7     		b	.L9
 184              	.L14:
 185 0046 00BF     		.align	2
 186              	.L13:
 187 0048 007C0040 		.word	1073773568
 188 004c 00100240 		.word	1073876992
 189              		.cfi_endproc
ARM GAS  /tmp/ccIn934j.s 			page 6


 190              	.LFE140:
 192              		.section	.text.HAL_LPTIM_MspDeInit,"ax",%progbits
 193              		.align	1
 194              		.global	HAL_LPTIM_MspDeInit
 195              		.syntax unified
 196              		.thumb
 197              		.thumb_func
 198              		.fpu fpv4-sp-d16
 200              	HAL_LPTIM_MspDeInit:
 201              	.LVL8:
 202              	.LFB141:
  86:Core/Src/lptim.c **** 
  87:Core/Src/lptim.c **** void HAL_LPTIM_MspDeInit(LPTIM_HandleTypeDef* lptimHandle)
  88:Core/Src/lptim.c **** {
 203              		.loc 1 88 1 view -0
 204              		.cfi_startproc
 205              		@ args = 0, pretend = 0, frame = 0
 206              		@ frame_needed = 0, uses_anonymous_args = 0
 207              		@ link register save eliminated.
  89:Core/Src/lptim.c **** 
  90:Core/Src/lptim.c ****   if(lptimHandle->Instance==LPTIM1)
 208              		.loc 1 90 3 view .LVU51
 209              		.loc 1 90 17 is_stmt 0 view .LVU52
 210 0000 0268     		ldr	r2, [r0]
 211              		.loc 1 90 5 view .LVU53
 212 0002 054B     		ldr	r3, .L18
 213 0004 9A42     		cmp	r2, r3
 214 0006 00D0     		beq	.L17
 215              	.L15:
  91:Core/Src/lptim.c ****   {
  92:Core/Src/lptim.c ****   /* USER CODE BEGIN LPTIM1_MspDeInit 0 */
  93:Core/Src/lptim.c **** 
  94:Core/Src/lptim.c ****   /* USER CODE END LPTIM1_MspDeInit 0 */
  95:Core/Src/lptim.c ****     /* Peripheral clock disable */
  96:Core/Src/lptim.c ****     __HAL_RCC_LPTIM1_CLK_DISABLE();
  97:Core/Src/lptim.c ****   /* USER CODE BEGIN LPTIM1_MspDeInit 1 */
  98:Core/Src/lptim.c **** 
  99:Core/Src/lptim.c ****   /* USER CODE END LPTIM1_MspDeInit 1 */
 100:Core/Src/lptim.c ****   }
 101:Core/Src/lptim.c **** }
 216              		.loc 1 101 1 view .LVU54
 217 0008 7047     		bx	lr
 218              	.L17:
  96:Core/Src/lptim.c ****   /* USER CODE BEGIN LPTIM1_MspDeInit 1 */
 219              		.loc 1 96 5 is_stmt 1 view .LVU55
 220 000a 044A     		ldr	r2, .L18+4
 221 000c 936D     		ldr	r3, [r2, #88]
 222 000e 23F00043 		bic	r3, r3, #-2147483648
 223 0012 9365     		str	r3, [r2, #88]
 224              		.loc 1 101 1 is_stmt 0 view .LVU56
 225 0014 F8E7     		b	.L15
 226              	.L19:
 227 0016 00BF     		.align	2
 228              	.L18:
 229 0018 007C0040 		.word	1073773568
 230 001c 00100240 		.word	1073876992
 231              		.cfi_endproc
ARM GAS  /tmp/ccIn934j.s 			page 7


 232              	.LFE141:
 234              		.global	hlptim1
 235              		.section	.bss.hlptim1,"aw",%nobits
 236              		.align	2
 237              		.set	.LANCHOR0,. + 0
 240              	hlptim1:
 241 0000 00000000 		.space	60
 241      00000000 
 241      00000000 
 241      00000000 
 241      00000000 
 242              		.text
 243              	.Letext0:
 244              		.file 2 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l412xx.h"
 245              		.file 3 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 246              		.file 4 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 247              		.file 5 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc_ex.h"
 248              		.file 6 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_lptim.h"
 249              		.file 7 "Core/Inc/main.h"
 250              		.file 8 "Core/Inc/lptim.h"
 251              		.file 9 "<built-in>"
ARM GAS  /tmp/ccIn934j.s 			page 8


DEFINED SYMBOLS
                            *ABS*:0000000000000000 lptim.c
     /tmp/ccIn934j.s:18     .text.MX_LPTIM1_Init:0000000000000000 $t
     /tmp/ccIn934j.s:26     .text.MX_LPTIM1_Init:0000000000000000 MX_LPTIM1_Init
     /tmp/ccIn934j.s:90     .text.MX_LPTIM1_Init:0000000000000030 $d
     /tmp/ccIn934j.s:96     .text.HAL_LPTIM_MspInit:0000000000000000 $t
     /tmp/ccIn934j.s:103    .text.HAL_LPTIM_MspInit:0000000000000000 HAL_LPTIM_MspInit
     /tmp/ccIn934j.s:187    .text.HAL_LPTIM_MspInit:0000000000000048 $d
     /tmp/ccIn934j.s:193    .text.HAL_LPTIM_MspDeInit:0000000000000000 $t
     /tmp/ccIn934j.s:200    .text.HAL_LPTIM_MspDeInit:0000000000000000 HAL_LPTIM_MspDeInit
     /tmp/ccIn934j.s:229    .text.HAL_LPTIM_MspDeInit:0000000000000018 $d
     /tmp/ccIn934j.s:240    .bss.hlptim1:0000000000000000 hlptim1
     /tmp/ccIn934j.s:236    .bss.hlptim1:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_LPTIM_Init
Error_Handler
memset
HAL_RCCEx_PeriphCLKConfig
