0.7
2020.2
Oct 19 2021
03:16:22
E:/journal/tohpp/kur/sqi_ap/solution_SQIs/sim/verilog/AESL_axi_master_gmem.v,1711445060,systemVerilog,,,,AESL_axi_master_gmem,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
E:/journal/tohpp/kur/sqi_ap/solution_SQIs/sim/verilog/AESL_axi_slave_control.v,1711445060,systemVerilog,,,,AESL_axi_slave_control,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
E:/journal/tohpp/kur/sqi_ap/solution_SQIs/sim/verilog/csv_file_dump.svh,1711445060,verilog,,,,,,,,,,,,
E:/journal/tohpp/kur/sqi_ap/solution_SQIs/sim/verilog/dataflow_monitor.sv,1711445060,systemVerilog,E:/journal/tohpp/kur/sqi_ap/solution_SQIs/sim/verilog/nodf_module_interface.svh;E:/journal/tohpp/kur/sqi_ap/solution_SQIs/sim/verilog/upc_loop_interface.svh,,E:/journal/tohpp/kur/sqi_ap/solution_SQIs/sim/verilog/dump_file_agent.svh;E:/journal/tohpp/kur/sqi_ap/solution_SQIs/sim/verilog/csv_file_dump.svh;E:/journal/tohpp/kur/sqi_ap/solution_SQIs/sim/verilog/sample_agent.svh;E:/journal/tohpp/kur/sqi_ap/solution_SQIs/sim/verilog/loop_sample_agent.svh;E:/journal/tohpp/kur/sqi_ap/solution_SQIs/sim/verilog/sample_manager.svh;E:/journal/tohpp/kur/sqi_ap/solution_SQIs/sim/verilog/nodf_module_interface.svh;E:/journal/tohpp/kur/sqi_ap/solution_SQIs/sim/verilog/nodf_module_monitor.svh;E:/journal/tohpp/kur/sqi_ap/solution_SQIs/sim/verilog/upc_loop_interface.svh;E:/journal/tohpp/kur/sqi_ap/solution_SQIs/sim/verilog/upc_loop_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
E:/journal/tohpp/kur/sqi_ap/solution_SQIs/sim/verilog/dump_file_agent.svh,1711445060,verilog,,,,,,,,,,,,
E:/journal/tohpp/kur/sqi_ap/solution_SQIs/sim/verilog/fifo_para.vh,1711445060,verilog,,,,,,,,,,,,
E:/journal/tohpp/kur/sqi_ap/solution_SQIs/sim/verilog/ip/xil_defaultlib/overlay_fea_faddfsub_32ns_32ns_32_5_full_dsp_1_ip.v,1711445068,systemVerilog,,,,overlay_fea_faddfsub_32ns_32ns_32_5_full_dsp_1_ip,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
E:/journal/tohpp/kur/sqi_ap/solution_SQIs/sim/verilog/ip/xil_defaultlib/overlay_fea_fdiv_32ns_32ns_32_16_no_dsp_1_ip.v,1711445070,systemVerilog,,,,overlay_fea_fdiv_32ns_32ns_32_16_no_dsp_1_ip,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
E:/journal/tohpp/kur/sqi_ap/solution_SQIs/sim/verilog/ip/xil_defaultlib/overlay_fea_fmul_32ns_32ns_32_4_max_dsp_1_ip.v,1711445073,systemVerilog,,,,overlay_fea_fmul_32ns_32ns_32_4_max_dsp_1_ip,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
E:/journal/tohpp/kur/sqi_ap/solution_SQIs/sim/verilog/ip/xil_defaultlib/overlay_fea_sitofp_32ns_32_6_no_dsp_1_ip.v,1711445075,systemVerilog,,,,overlay_fea_sitofp_32ns_32_6_no_dsp_1_ip,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
E:/journal/tohpp/kur/sqi_ap/solution_SQIs/sim/verilog/loop_sample_agent.svh,1711445060,verilog,,,,,,,,,,,,
E:/journal/tohpp/kur/sqi_ap/solution_SQIs/sim/verilog/nodf_module_interface.svh,1711445060,verilog,,,,nodf_module_intf,,,,,,,,
E:/journal/tohpp/kur/sqi_ap/solution_SQIs/sim/verilog/nodf_module_monitor.svh,1711445060,verilog,,,,,,,,,,,,
E:/journal/tohpp/kur/sqi_ap/solution_SQIs/sim/verilog/overlay_fea.autotb.v,1711445060,systemVerilog,,,E:/journal/tohpp/kur/sqi_ap/solution_SQIs/sim/verilog/fifo_para.vh,apatb_overlay_fea_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
E:/journal/tohpp/kur/sqi_ap/solution_SQIs/sim/verilog/overlay_fea.v,1711445048,systemVerilog,,,,overlay_fea,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
E:/journal/tohpp/kur/sqi_ap/solution_SQIs/sim/verilog/overlay_fea_buff_RAM_AUTO_1R1W.v,1711445048,systemVerilog,,,,overlay_fea_buff_RAM_AUTO_1R1W,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
E:/journal/tohpp/kur/sqi_ap/solution_SQIs/sim/verilog/overlay_fea_control_s_axi.v,1711445048,systemVerilog,,,,overlay_fea_control_s_axi,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
E:/journal/tohpp/kur/sqi_ap/solution_SQIs/sim/verilog/overlay_fea_faddfsub_32ns_32ns_32_5_full_dsp_1.v,1711445048,systemVerilog,,,,overlay_fea_faddfsub_32ns_32ns_32_5_full_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
E:/journal/tohpp/kur/sqi_ap/solution_SQIs/sim/verilog/overlay_fea_fdiv_32ns_32ns_32_16_no_dsp_1.v,1711445048,systemVerilog,,,,overlay_fea_fdiv_32ns_32ns_32_16_no_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
E:/journal/tohpp/kur/sqi_ap/solution_SQIs/sim/verilog/overlay_fea_flow_control_loop_pipe_sequential_init.v,1711445048,systemVerilog,,,,overlay_fea_flow_control_loop_pipe_sequential_init,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
E:/journal/tohpp/kur/sqi_ap/solution_SQIs/sim/verilog/overlay_fea_fmul_32ns_32ns_32_4_max_dsp_1.v,1711445048,systemVerilog,,,,overlay_fea_fmul_32ns_32ns_32_4_max_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
E:/journal/tohpp/kur/sqi_ap/solution_SQIs/sim/verilog/overlay_fea_gmem_m_axi.v,1711445049,systemVerilog,,,,overlay_fea_gmem_m_axi;overlay_fea_gmem_m_axi_buffer;overlay_fea_gmem_m_axi_decoder;overlay_fea_gmem_m_axi_fifo;overlay_fea_gmem_m_axi_read;overlay_fea_gmem_m_axi_reg_slice;overlay_fea_gmem_m_axi_throttle;overlay_fea_gmem_m_axi_write,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
E:/journal/tohpp/kur/sqi_ap/solution_SQIs/sim/verilog/overlay_fea_overlay_fea_Pipeline_1.v,1711445048,systemVerilog,,,,overlay_fea_overlay_fea_Pipeline_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
E:/journal/tohpp/kur/sqi_ap/solution_SQIs/sim/verilog/overlay_fea_overlay_fea_Pipeline_Loop_kur.v,1711445048,systemVerilog,,,,overlay_fea_overlay_fea_Pipeline_Loop_kur,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
E:/journal/tohpp/kur/sqi_ap/solution_SQIs/sim/verilog/overlay_fea_overlay_fea_Pipeline_Loop_mean.v,1711445048,systemVerilog,,,,overlay_fea_overlay_fea_Pipeline_Loop_mean,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
E:/journal/tohpp/kur/sqi_ap/solution_SQIs/sim/verilog/overlay_fea_sitofp_32ns_32_6_no_dsp_1.v,1711445048,systemVerilog,,,,overlay_fea_sitofp_32ns_32_6_no_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
E:/journal/tohpp/kur/sqi_ap/solution_SQIs/sim/verilog/sample_agent.svh,1711445060,verilog,,,,,,,,,,,,
E:/journal/tohpp/kur/sqi_ap/solution_SQIs/sim/verilog/sample_manager.svh,1711445060,verilog,,,,,,,,,,,,
E:/journal/tohpp/kur/sqi_ap/solution_SQIs/sim/verilog/upc_loop_interface.svh,1711445060,verilog,,,,upc_loop_intf,,,,,,,,
E:/journal/tohpp/kur/sqi_ap/solution_SQIs/sim/verilog/upc_loop_monitor.svh,1711445060,verilog,,,,,,,,,,,,
