------------------------------------------------------------
TimeQuest Timing Analyzer Summary
------------------------------------------------------------

Type  : Slow 900mV 85C Model Setup 'g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll8~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.056
TNS   : 0.000

Type  : Slow 900mV 85C Model Setup 'g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll2~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.137
TNS   : 0.000

Type  : Slow 900mV 85C Model Setup 'g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll10~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.219
TNS   : 0.000

Type  : Slow 900mV 85C Model Setup 'g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll3~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.292
TNS   : 0.000

Type  : Slow 900mV 85C Model Setup 'IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_sampling_clock'
Slack : 0.328
TNS   : 0.000

Type  : Slow 900mV 85C Model Setup 'g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll1~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.396
TNS   : 0.000

Type  : Slow 900mV 85C Model Setup 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs_cmp|user_pll_cmp|user_pll_inst|altera_pll_i|stratixv_pll|counter[0].output_counter|divclk'
Slack : 1.373
TNS   : 0.000

Type  : Slow 900mV 85C Model Setup 'g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll6~PLL_OUTPUT_COUNTER|divclk'
Slack : 1.483
TNS   : 0.000

Type  : Slow 900mV 85C Model Setup 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs_cmp|internal_pll|general[1].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 2.287
TNS   : 0.000

Type  : Slow 900mV 85C Model Setup 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip|coreclkout'
Slack : 2.665
TNS   : 0.000

Type  : Slow 900mV 85C Model Setup 'pcie_refclk'
Slack : 3.255
TNS   : 0.000

Type  : Slow 900mV 85C Model Setup 'g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll7~PLL_OUTPUT_COUNTER|divclk'
Slack : 4.406
TNS   : 0.000

Type  : Slow 900mV 85C Model Setup 'mem_ref_clk'
Slack : 7.970
TNS   : 0.000

Type  : Slow 900mV 85C Model Setup 'n/a'
Slack : 10.384
TNS   : 0.000

Type  : Slow 900mV 85C Model Setup 'altera_reserved_tck'
Slack : 11.543
TNS   : 0.000

Type  : Slow 900mV 85C Model Setup 'ref_clk'
Slack : 16.054
TNS   : 0.000

Type  : Slow 900mV 85C Model Hold 'g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll1~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.105
TNS   : 0.000

Type  : Slow 900mV 85C Model Hold 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs_cmp|internal_pll|general[1].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.129
TNS   : 0.000

Type  : Slow 900mV 85C Model Hold 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs_cmp|user_pll_cmp|user_pll_inst|altera_pll_i|stratixv_pll|counter[0].output_counter|divclk'
Slack : 0.144
TNS   : 0.000

Type  : Slow 900mV 85C Model Hold 'g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll6~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.153
TNS   : 0.000

Type  : Slow 900mV 85C Model Hold 'ref_clk'
Slack : 0.153
TNS   : 0.000

Type  : Slow 900mV 85C Model Hold 'pcie_refclk'
Slack : 0.165
TNS   : 0.000

Type  : Slow 900mV 85C Model Hold 'g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll7~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.176
TNS   : 0.000

Type  : Slow 900mV 85C Model Hold 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip|coreclkout'
Slack : 0.184
TNS   : 0.000

Type  : Slow 900mV 85C Model Hold 'g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll3~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.195
TNS   : 0.000

Type  : Slow 900mV 85C Model Hold 'g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll8~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.201
TNS   : 0.000

Type  : Slow 900mV 85C Model Hold 'altera_reserved_tck'
Slack : 0.254
TNS   : 0.000

Type  : Slow 900mV 85C Model Hold 'g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll10~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.440
TNS   : 0.000

Type  : Slow 900mV 85C Model Hold 'g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll2~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.508
TNS   : 0.000

Type  : Slow 900mV 85C Model Hold 'mem_ref_clk'
Slack : 1.250
TNS   : 0.000

Type  : Slow 900mV 85C Model Hold 'IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_sampling_clock'
Slack : 2.781
TNS   : 0.000

Type  : Slow 900mV 85C Model Hold 'n/a'
Slack : 6.682
TNS   : 0.000

Type  : Slow 900mV 85C Model Recovery 'g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll8~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.266
TNS   : 0.000

Type  : Slow 900mV 85C Model Recovery 'g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll1~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.787
TNS   : 0.000

Type  : Slow 900mV 85C Model Recovery 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip|coreclkout'
Slack : 3.991
TNS   : 0.000

Type  : Slow 900mV 85C Model Recovery 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs_cmp|user_pll_cmp|user_pll_inst|altera_pll_i|stratixv_pll|counter[0].output_counter|divclk'
Slack : 4.553
TNS   : 0.000

Type  : Slow 900mV 85C Model Recovery 'g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll6~PLL_OUTPUT_COUNTER|divclk'
Slack : 4.857
TNS   : 0.000

Type  : Slow 900mV 85C Model Recovery 'pcie_refclk'
Slack : 5.722
TNS   : 0.000

Type  : Slow 900mV 85C Model Recovery 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs_cmp|internal_pll|general[1].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 6.129
TNS   : 0.000

Type  : Slow 900mV 85C Model Recovery 'altera_reserved_tck'
Slack : 15.792
TNS   : 0.000

Type  : Slow 900mV 85C Model Recovery 'ref_clk'
Slack : 17.785
TNS   : 0.000

Type  : Slow 900mV 85C Model Recovery 'g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll7~PLL_OUTPUT_COUNTER|divclk'
Slack : 17.946
TNS   : 0.000

Type  : Slow 900mV 85C Model Removal 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip|coreclkout'
Slack : 0.249
TNS   : 0.000

Type  : Slow 900mV 85C Model Removal 'g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll6~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.278
TNS   : 0.000

Type  : Slow 900mV 85C Model Removal 'g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll1~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.372
TNS   : 0.000

Type  : Slow 900mV 85C Model Removal 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs_cmp|internal_pll|general[1].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.374
TNS   : 0.000

Type  : Slow 900mV 85C Model Removal 'pcie_refclk'
Slack : 0.398
TNS   : 0.000

Type  : Slow 900mV 85C Model Removal 'ref_clk'
Slack : 0.398
TNS   : 0.000

Type  : Slow 900mV 85C Model Removal 'altera_reserved_tck'
Slack : 0.445
TNS   : 0.000

Type  : Slow 900mV 85C Model Removal 'g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll7~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.477
TNS   : 0.000

Type  : Slow 900mV 85C Model Removal 'g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll8~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.647
TNS   : 0.000

Type  : Slow 900mV 85C Model Removal 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs_cmp|user_pll_cmp|user_pll_inst|altera_pll_i|stratixv_pll|counter[0].output_counter|divclk'
Slack : 3.193
TNS   : 0.000

Type  : Slow 900mV 85C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|sv_xcvr_tx_plls_inst|pll[0].pll.cmu_pll.tx_pll|clkcdr'
Slack : 0.178
TNS   : 0.000

Type  : Slow 900mV 85C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_cdr|clk90bdes'
Slack : 0.200
TNS   : 0.000

Type  : Slow 900mV 85C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[1].rx_pma.rx_cdr|clk90bdes'
Slack : 0.200
TNS   : 0.000

Type  : Slow 900mV 85C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[2].rx_pma.rx_cdr|clk90bdes'
Slack : 0.200
TNS   : 0.000

Type  : Slow 900mV 85C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[3].rx_pma.rx_cdr|clk90bdes'
Slack : 0.200
TNS   : 0.000

Type  : Slow 900mV 85C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[5].rx_pma.rx_cdr|clk90bdes'
Slack : 0.200
TNS   : 0.000

Type  : Slow 900mV 85C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[6].rx_pma.rx_cdr|clk90bdes'
Slack : 0.200
TNS   : 0.000

Type  : Slow 900mV 85C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[7].rx_pma.rx_cdr|clk90bdes'
Slack : 0.200
TNS   : 0.000

Type  : Slow 900mV 85C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[8].rx_pma.rx_cdr|clk90bdes'
Slack : 0.200
TNS   : 0.000

Type  : Slow 900mV 85C Model Minimum Pulse Width 'g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll3~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.248
TNS   : 0.000

Type  : Slow 900mV 85C Model Minimum Pulse Width 'g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll2~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.249
TNS   : 0.000

Type  : Slow 900mV 85C Model Minimum Pulse Width 'g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll1~FRACTIONAL_PLL|vcoph[0]'
Slack : 0.625
TNS   : 0.000

Type  : Slow 900mV 85C Model Minimum Pulse Width 'g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll8~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.757
TNS   : 0.000

Type  : Slow 900mV 85C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b'
Slack : 0.865
TNS   : 0.000

Type  : Slow 900mV 85C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[1].rx_pma.rx_pma_deser|clk90b'
Slack : 0.865
TNS   : 0.000

Type  : Slow 900mV 85C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[2].rx_pma.rx_pma_deser|clk90b'
Slack : 0.865
TNS   : 0.000

Type  : Slow 900mV 85C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[3].rx_pma.rx_pma_deser|clk90b'
Slack : 0.865
TNS   : 0.000

Type  : Slow 900mV 85C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[5].rx_pma.rx_pma_deser|clk90b'
Slack : 0.865
TNS   : 0.000

Type  : Slow 900mV 85C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[6].rx_pma.rx_pma_deser|clk90b'
Slack : 0.865
TNS   : 0.000

Type  : Slow 900mV 85C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[7].rx_pma.rx_pma_deser|clk90b'
Slack : 0.865
TNS   : 0.000

Type  : Slow 900mV 85C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[8].rx_pma.rx_pma_deser|clk90b'
Slack : 0.865
TNS   : 0.000

Type  : Slow 900mV 85C Model Minimum Pulse Width 'g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll10~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.882
TNS   : 0.000

Type  : Slow 900mV 85C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp'
Slack : 0.951
TNS   : 0.000

Type  : Slow 900mV 85C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[1].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp'
Slack : 0.951
TNS   : 0.000

Type  : Slow 900mV 85C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[2].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp'
Slack : 0.951
TNS   : 0.000

Type  : Slow 900mV 85C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[3].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp'
Slack : 0.951
TNS   : 0.000

Type  : Slow 900mV 85C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp'
Slack : 0.951
TNS   : 0.000

Type  : Slow 900mV 85C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[5].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp'
Slack : 0.951
TNS   : 0.000

Type  : Slow 900mV 85C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[6].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp'
Slack : 0.951
TNS   : 0.000

Type  : Slow 900mV 85C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[7].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp'
Slack : 0.951
TNS   : 0.000

Type  : Slow 900mV 85C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[8].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp'
Slack : 0.951
TNS   : 0.000

Type  : Slow 900mV 85C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulseout'
Slack : 0.978
TNS   : 0.000

Type  : Slow 900mV 85C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkpout'
Slack : 1.000
TNS   : 0.000

Type  : Slow 900mV 85C Model Minimum Pulse Width 'IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_sampling_clock'
Slack : 1.148
TNS   : 0.000

Type  : Slow 900mV 85C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs_cmp|user_pll_cmp|user_pll_inst|altera_pll_i|stratixv_pll|fpll_0|fpll|vcoph[0]'
Slack : 1.250
TNS   : 0.000

Type  : Slow 900mV 85C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs_cmp|internal_pll|general[0].gpll~FRACTIONAL_PLL|vcoph[0]'
Slack : 1.666
TNS   : 0.000

Type  : Slow 900mV 85C Model Minimum Pulse Width 'g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll1~PLL_OUTPUT_COUNTER|divclk'
Slack : 1.704
TNS   : 0.000

Type  : Slow 900mV 85C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkout[0]'
Slack : 2.000
TNS   : 0.000

Type  : Slow 900mV 85C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip|coreclkout'
Slack : 3.289
TNS   : 0.000

Type  : Slow 900mV 85C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|observablebyteserdesclock'
Slack : 3.961
TNS   : 0.000

Type  : Slow 900mV 85C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[1].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|observablebyteserdesclock'
Slack : 3.961
TNS   : 0.000

Type  : Slow 900mV 85C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[2].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|observablebyteserdesclock'
Slack : 3.961
TNS   : 0.000

Type  : Slow 900mV 85C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[3].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|observablebyteserdesclock'
Slack : 3.961
TNS   : 0.000

Type  : Slow 900mV 85C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[5].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|observablebyteserdesclock'
Slack : 3.961
TNS   : 0.000

Type  : Slow 900mV 85C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[6].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|observablebyteserdesclock'
Slack : 3.961
TNS   : 0.000

Type  : Slow 900mV 85C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[7].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|observablebyteserdesclock'
Slack : 3.961
TNS   : 0.000

Type  : Slow 900mV 85C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[8].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|observablebyteserdesclock'
Slack : 3.961
TNS   : 0.000

Type  : Slow 900mV 85C Model Minimum Pulse Width 'mem_ref_clk'
Slack : 3.972
TNS   : 0.000

Type  : Slow 900mV 85C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|observablebyteserdesclock'
Slack : 4.000
TNS   : 0.000

Type  : Slow 900mV 85C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[1].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|observablebyteserdesclock'
Slack : 4.000
TNS   : 0.000

Type  : Slow 900mV 85C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[2].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|observablebyteserdesclock'
Slack : 4.000
TNS   : 0.000

Type  : Slow 900mV 85C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[3].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|observablebyteserdesclock'
Slack : 4.000
TNS   : 0.000

Type  : Slow 900mV 85C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[4].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|observablebyteserdesclock'
Slack : 4.000
TNS   : 0.000

Type  : Slow 900mV 85C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[5].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|observablebyteserdesclock'
Slack : 4.000
TNS   : 0.000

Type  : Slow 900mV 85C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[6].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|observablebyteserdesclock'
Slack : 4.000
TNS   : 0.000

Type  : Slow 900mV 85C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[7].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|observablebyteserdesclock'
Slack : 4.000
TNS   : 0.000

Type  : Slow 900mV 85C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[8].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|observablebyteserdesclock'
Slack : 4.000
TNS   : 0.000

Type  : Slow 900mV 85C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkout[1]'
Slack : 4.000
TNS   : 0.000

Type  : Slow 900mV 85C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip|observablecoreclkdiv'
Slack : 4.000
TNS   : 0.000

Type  : Slow 900mV 85C Model Minimum Pulse Width 'g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll6~PLL_OUTPUT_COUNTER|divclk'
Slack : 4.219
TNS   : 0.000

Type  : Slow 900mV 85C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs_cmp|user_pll_cmp|user_pll_inst|altera_pll_i|stratixv_pll|counter[0].output_counter|divclk'
Slack : 4.243
TNS   : 0.000

Type  : Slow 900mV 85C Model Minimum Pulse Width 'pcie_refclk'
Slack : 4.248
TNS   : 0.000

Type  : Slow 900mV 85C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs_cmp|internal_pll|general[1].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 4.399
TNS   : 0.000

Type  : Slow 900mV 85C Model Minimum Pulse Width 'sv_reconfig_pma_testbus_clk_0'
Slack : 4.931
TNS   : 0.000

Type  : Slow 900mV 85C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_xcvr_avmm|avmm_interface_insts[0].stratixv_hssi_avmm_interface_inst|pmatestbussel[0]'
Slack : 5.000
TNS   : 0.000

Type  : Slow 900mV 85C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_xcvr_avmm|avmm_interface_insts[3].stratixv_hssi_avmm_interface_inst|pmatestbussel[0]'
Slack : 5.000
TNS   : 0.000

Type  : Slow 900mV 85C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_xcvr_avmm|avmm_interface_insts[6].stratixv_hssi_avmm_interface_inst|pmatestbussel[0]'
Slack : 5.000
TNS   : 0.000

Type  : Slow 900mV 85C Model Minimum Pulse Width 'g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll7~PLL_OUTPUT_COUNTER|divclk'
Slack : 6.667
TNS   : 0.000

Type  : Slow 900mV 85C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkout[2]'
Slack : 8.000
TNS   : 0.000

Type  : Slow 900mV 85C Model Minimum Pulse Width 'altera_reserved_tck'
Slack : 15.829
TNS   : 0.000

Type  : Slow 900mV 85C Model Minimum Pulse Width 'ref_clk'
Slack : 19.368
TNS   : 0.000

Type  : Slow 900mV 0C Model Setup 'g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll2~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.206
TNS   : 0.000

Type  : Slow 900mV 0C Model Setup 'g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll8~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.215
TNS   : 0.000

Type  : Slow 900mV 0C Model Setup 'g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll3~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.347
TNS   : 0.000

Type  : Slow 900mV 0C Model Setup 'g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll10~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.443
TNS   : 0.000

Type  : Slow 900mV 0C Model Setup 'g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll1~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.516
TNS   : 0.000

Type  : Slow 900mV 0C Model Setup 'IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_sampling_clock'
Slack : 0.658
TNS   : 0.000

Type  : Slow 900mV 0C Model Setup 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs_cmp|user_pll_cmp|user_pll_inst|altera_pll_i|stratixv_pll|counter[0].output_counter|divclk'
Slack : 1.640
TNS   : 0.000

Type  : Slow 900mV 0C Model Setup 'g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll6~PLL_OUTPUT_COUNTER|divclk'
Slack : 1.649
TNS   : 0.000

Type  : Slow 900mV 0C Model Setup 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip|coreclkout'
Slack : 2.733
TNS   : 0.000

Type  : Slow 900mV 0C Model Setup 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs_cmp|internal_pll|general[1].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 2.792
TNS   : 0.000

Type  : Slow 900mV 0C Model Setup 'pcie_refclk'
Slack : 2.949
TNS   : 0.000

Type  : Slow 900mV 0C Model Setup 'g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll7~PLL_OUTPUT_COUNTER|divclk'
Slack : 4.681
TNS   : 0.000

Type  : Slow 900mV 0C Model Setup 'mem_ref_clk'
Slack : 7.970
TNS   : 0.000

Type  : Slow 900mV 0C Model Setup 'n/a'
Slack : 10.680
TNS   : 0.000

Type  : Slow 900mV 0C Model Setup 'altera_reserved_tck'
Slack : 11.756
TNS   : 0.000

Type  : Slow 900mV 0C Model Setup 'ref_clk'
Slack : 16.168
TNS   : 0.000

Type  : Slow 900mV 0C Model Hold 'g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll1~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.119
TNS   : 0.000

Type  : Slow 900mV 0C Model Hold 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs_cmp|user_pll_cmp|user_pll_inst|altera_pll_i|stratixv_pll|counter[0].output_counter|divclk'
Slack : 0.148
TNS   : 0.000

Type  : Slow 900mV 0C Model Hold 'ref_clk'
Slack : 0.155
TNS   : 0.000

Type  : Slow 900mV 0C Model Hold 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs_cmp|internal_pll|general[1].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.159
TNS   : 0.000

Type  : Slow 900mV 0C Model Hold 'g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll6~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.169
TNS   : 0.000

Type  : Slow 900mV 0C Model Hold 'pcie_refclk'
Slack : 0.175
TNS   : 0.000

Type  : Slow 900mV 0C Model Hold 'g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll3~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.187
TNS   : 0.000

Type  : Slow 900mV 0C Model Hold 'g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll7~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.192
TNS   : 0.000

Type  : Slow 900mV 0C Model Hold 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip|coreclkout'
Slack : 0.206
TNS   : 0.000

Type  : Slow 900mV 0C Model Hold 'g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll8~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.212
TNS   : 0.000

Type  : Slow 900mV 0C Model Hold 'altera_reserved_tck'
Slack : 0.270
TNS   : 0.000

Type  : Slow 900mV 0C Model Hold 'g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll10~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.277
TNS   : 0.000

Type  : Slow 900mV 0C Model Hold 'g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll2~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.502
TNS   : 0.000

Type  : Slow 900mV 0C Model Hold 'mem_ref_clk'
Slack : 1.250
TNS   : 0.000

Type  : Slow 900mV 0C Model Hold 'IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_sampling_clock'
Slack : 2.564
TNS   : 0.000

Type  : Slow 900mV 0C Model Hold 'n/a'
Slack : 6.681
TNS   : 0.000

Type  : Slow 900mV 0C Model Recovery 'g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll8~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.412
TNS   : 0.000

Type  : Slow 900mV 0C Model Recovery 'g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll1~PLL_OUTPUT_COUNTER|divclk'
Slack : 1.043
TNS   : 0.000

Type  : Slow 900mV 0C Model Recovery 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip|coreclkout'
Slack : 4.240
TNS   : 0.000

Type  : Slow 900mV 0C Model Recovery 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs_cmp|user_pll_cmp|user_pll_inst|altera_pll_i|stratixv_pll|counter[0].output_counter|divclk'
Slack : 4.816
TNS   : 0.000

Type  : Slow 900mV 0C Model Recovery 'g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll6~PLL_OUTPUT_COUNTER|divclk'
Slack : 5.077
TNS   : 0.000

Type  : Slow 900mV 0C Model Recovery 'pcie_refclk'
Slack : 5.805
TNS   : 0.000

Type  : Slow 900mV 0C Model Recovery 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs_cmp|internal_pll|general[1].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 6.337
TNS   : 0.000

Type  : Slow 900mV 0C Model Recovery 'altera_reserved_tck'
Slack : 15.711
TNS   : 0.000

Type  : Slow 900mV 0C Model Recovery 'ref_clk'
Slack : 17.879
TNS   : 0.000

Type  : Slow 900mV 0C Model Recovery 'g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll7~PLL_OUTPUT_COUNTER|divclk'
Slack : 18.089
TNS   : 0.000

Type  : Slow 900mV 0C Model Removal 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip|coreclkout'
Slack : 0.240
TNS   : 0.000

Type  : Slow 900mV 0C Model Removal 'g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll6~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.267
TNS   : 0.000

Type  : Slow 900mV 0C Model Removal 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs_cmp|internal_pll|general[1].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.364
TNS   : 0.000

Type  : Slow 900mV 0C Model Removal 'g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll1~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.379
TNS   : 0.000

Type  : Slow 900mV 0C Model Removal 'ref_clk'
Slack : 0.380
TNS   : 0.000

Type  : Slow 900mV 0C Model Removal 'pcie_refclk'
Slack : 0.394
TNS   : 0.000

Type  : Slow 900mV 0C Model Removal 'g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll7~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.451
TNS   : 0.000

Type  : Slow 900mV 0C Model Removal 'altera_reserved_tck'
Slack : 0.480
TNS   : 0.000

Type  : Slow 900mV 0C Model Removal 'g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll8~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.625
TNS   : 0.000

Type  : Slow 900mV 0C Model Removal 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs_cmp|user_pll_cmp|user_pll_inst|altera_pll_i|stratixv_pll|counter[0].output_counter|divclk'
Slack : 3.080
TNS   : 0.000

Type  : Slow 900mV 0C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|sv_xcvr_tx_plls_inst|pll[0].pll.cmu_pll.tx_pll|clkcdr'
Slack : 0.179
TNS   : 0.000

Type  : Slow 900mV 0C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_cdr|clk90bdes'
Slack : 0.200
TNS   : 0.000

Type  : Slow 900mV 0C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[1].rx_pma.rx_cdr|clk90bdes'
Slack : 0.200
TNS   : 0.000

Type  : Slow 900mV 0C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[2].rx_pma.rx_cdr|clk90bdes'
Slack : 0.200
TNS   : 0.000

Type  : Slow 900mV 0C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[3].rx_pma.rx_cdr|clk90bdes'
Slack : 0.200
TNS   : 0.000

Type  : Slow 900mV 0C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[5].rx_pma.rx_cdr|clk90bdes'
Slack : 0.200
TNS   : 0.000

Type  : Slow 900mV 0C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[6].rx_pma.rx_cdr|clk90bdes'
Slack : 0.200
TNS   : 0.000

Type  : Slow 900mV 0C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[7].rx_pma.rx_cdr|clk90bdes'
Slack : 0.200
TNS   : 0.000

Type  : Slow 900mV 0C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[8].rx_pma.rx_cdr|clk90bdes'
Slack : 0.200
TNS   : 0.000

Type  : Slow 900mV 0C Model Minimum Pulse Width 'g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll2~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.253
TNS   : 0.000

Type  : Slow 900mV 0C Model Minimum Pulse Width 'g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll3~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.253
TNS   : 0.000

Type  : Slow 900mV 0C Model Minimum Pulse Width 'g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll1~FRACTIONAL_PLL|vcoph[0]'
Slack : 0.625
TNS   : 0.000

Type  : Slow 900mV 0C Model Minimum Pulse Width 'g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll8~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.743
TNS   : 0.000

Type  : Slow 900mV 0C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b'
Slack : 0.838
TNS   : 0.000

Type  : Slow 900mV 0C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[1].rx_pma.rx_pma_deser|clk90b'
Slack : 0.838
TNS   : 0.000

Type  : Slow 900mV 0C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[2].rx_pma.rx_pma_deser|clk90b'
Slack : 0.838
TNS   : 0.000

Type  : Slow 900mV 0C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[3].rx_pma.rx_pma_deser|clk90b'
Slack : 0.838
TNS   : 0.000

Type  : Slow 900mV 0C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[5].rx_pma.rx_pma_deser|clk90b'
Slack : 0.838
TNS   : 0.000

Type  : Slow 900mV 0C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[6].rx_pma.rx_pma_deser|clk90b'
Slack : 0.838
TNS   : 0.000

Type  : Slow 900mV 0C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[7].rx_pma.rx_pma_deser|clk90b'
Slack : 0.838
TNS   : 0.000

Type  : Slow 900mV 0C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[8].rx_pma.rx_pma_deser|clk90b'
Slack : 0.838
TNS   : 0.000

Type  : Slow 900mV 0C Model Minimum Pulse Width 'g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll10~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.879
TNS   : 0.000

Type  : Slow 900mV 0C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp'
Slack : 0.946
TNS   : 0.000

Type  : Slow 900mV 0C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[1].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp'
Slack : 0.946
TNS   : 0.000

Type  : Slow 900mV 0C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[2].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp'
Slack : 0.946
TNS   : 0.000

Type  : Slow 900mV 0C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[3].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp'
Slack : 0.946
TNS   : 0.000

Type  : Slow 900mV 0C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp'
Slack : 0.946
TNS   : 0.000

Type  : Slow 900mV 0C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[5].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp'
Slack : 0.946
TNS   : 0.000

Type  : Slow 900mV 0C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[6].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp'
Slack : 0.946
TNS   : 0.000

Type  : Slow 900mV 0C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[7].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp'
Slack : 0.946
TNS   : 0.000

Type  : Slow 900mV 0C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[8].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp'
Slack : 0.946
TNS   : 0.000

Type  : Slow 900mV 0C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulseout'
Slack : 0.979
TNS   : 0.000

Type  : Slow 900mV 0C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkpout'
Slack : 1.000
TNS   : 0.000

Type  : Slow 900mV 0C Model Minimum Pulse Width 'IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_sampling_clock'
Slack : 1.137
TNS   : 0.000

Type  : Slow 900mV 0C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs_cmp|user_pll_cmp|user_pll_inst|altera_pll_i|stratixv_pll|fpll_0|fpll|vcoph[0]'
Slack : 1.250
TNS   : 0.000

Type  : Slow 900mV 0C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs_cmp|internal_pll|general[0].gpll~FRACTIONAL_PLL|vcoph[0]'
Slack : 1.666
TNS   : 0.000

Type  : Slow 900mV 0C Model Minimum Pulse Width 'g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll1~PLL_OUTPUT_COUNTER|divclk'
Slack : 1.703
TNS   : 0.000

Type  : Slow 900mV 0C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkout[0]'
Slack : 2.000
TNS   : 0.000

Type  : Slow 900mV 0C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip|coreclkout'
Slack : 3.326
TNS   : 0.000

Type  : Slow 900mV 0C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|observablebyteserdesclock'
Slack : 3.957
TNS   : 0.000

Type  : Slow 900mV 0C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[1].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|observablebyteserdesclock'
Slack : 3.957
TNS   : 0.000

Type  : Slow 900mV 0C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[2].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|observablebyteserdesclock'
Slack : 3.957
TNS   : 0.000

Type  : Slow 900mV 0C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[3].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|observablebyteserdesclock'
Slack : 3.957
TNS   : 0.000

Type  : Slow 900mV 0C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[5].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|observablebyteserdesclock'
Slack : 3.957
TNS   : 0.000

Type  : Slow 900mV 0C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[6].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|observablebyteserdesclock'
Slack : 3.957
TNS   : 0.000

Type  : Slow 900mV 0C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[7].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|observablebyteserdesclock'
Slack : 3.957
TNS   : 0.000

Type  : Slow 900mV 0C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[8].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|observablebyteserdesclock'
Slack : 3.957
TNS   : 0.000

Type  : Slow 900mV 0C Model Minimum Pulse Width 'mem_ref_clk'
Slack : 3.978
TNS   : 0.000

Type  : Slow 900mV 0C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|observablebyteserdesclock'
Slack : 4.000
TNS   : 0.000

Type  : Slow 900mV 0C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[1].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|observablebyteserdesclock'
Slack : 4.000
TNS   : 0.000

Type  : Slow 900mV 0C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[2].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|observablebyteserdesclock'
Slack : 4.000
TNS   : 0.000

Type  : Slow 900mV 0C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[3].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|observablebyteserdesclock'
Slack : 4.000
TNS   : 0.000

Type  : Slow 900mV 0C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[4].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|observablebyteserdesclock'
Slack : 4.000
TNS   : 0.000

Type  : Slow 900mV 0C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[5].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|observablebyteserdesclock'
Slack : 4.000
TNS   : 0.000

Type  : Slow 900mV 0C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[6].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|observablebyteserdesclock'
Slack : 4.000
TNS   : 0.000

Type  : Slow 900mV 0C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[7].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|observablebyteserdesclock'
Slack : 4.000
TNS   : 0.000

Type  : Slow 900mV 0C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[8].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|observablebyteserdesclock'
Slack : 4.000
TNS   : 0.000

Type  : Slow 900mV 0C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkout[1]'
Slack : 4.000
TNS   : 0.000

Type  : Slow 900mV 0C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip|observablecoreclkdiv'
Slack : 4.000
TNS   : 0.000

Type  : Slow 900mV 0C Model Minimum Pulse Width 'g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll6~PLL_OUTPUT_COUNTER|divclk'
Slack : 4.192
TNS   : 0.000

Type  : Slow 900mV 0C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs_cmp|user_pll_cmp|user_pll_inst|altera_pll_i|stratixv_pll|counter[0].output_counter|divclk'
Slack : 4.213
TNS   : 0.000

Type  : Slow 900mV 0C Model Minimum Pulse Width 'pcie_refclk'
Slack : 4.236
TNS   : 0.000

Type  : Slow 900mV 0C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs_cmp|internal_pll|general[1].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 4.384
TNS   : 0.000

Type  : Slow 900mV 0C Model Minimum Pulse Width 'sv_reconfig_pma_testbus_clk_0'
Slack : 4.931
TNS   : 0.000

Type  : Slow 900mV 0C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_xcvr_avmm|avmm_interface_insts[0].stratixv_hssi_avmm_interface_inst|pmatestbussel[0]'
Slack : 5.000
TNS   : 0.000

Type  : Slow 900mV 0C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_xcvr_avmm|avmm_interface_insts[3].stratixv_hssi_avmm_interface_inst|pmatestbussel[0]'
Slack : 5.000
TNS   : 0.000

Type  : Slow 900mV 0C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_xcvr_avmm|avmm_interface_insts[6].stratixv_hssi_avmm_interface_inst|pmatestbussel[0]'
Slack : 5.000
TNS   : 0.000

Type  : Slow 900mV 0C Model Minimum Pulse Width 'g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll7~PLL_OUTPUT_COUNTER|divclk'
Slack : 6.667
TNS   : 0.000

Type  : Slow 900mV 0C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkout[2]'
Slack : 8.000
TNS   : 0.000

Type  : Slow 900mV 0C Model Minimum Pulse Width 'altera_reserved_tck'
Slack : 15.966
TNS   : 0.000

Type  : Slow 900mV 0C Model Minimum Pulse Width 'ref_clk'
Slack : 19.477
TNS   : 0.000

Type  : Fast 900mV 85C Model Setup 'g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll2~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.093
TNS   : 0.000

Type  : Fast 900mV 85C Model Setup 'g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll3~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.326
TNS   : 0.000

Type  : Fast 900mV 85C Model Setup 'g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll8~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.896
TNS   : 0.000

Type  : Fast 900mV 85C Model Setup 'g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll10~PLL_OUTPUT_COUNTER|divclk'
Slack : 1.024
TNS   : 0.000

Type  : Fast 900mV 85C Model Setup 'g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll1~PLL_OUTPUT_COUNTER|divclk'
Slack : 1.079
TNS   : 0.000

Type  : Fast 900mV 85C Model Setup 'IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_sampling_clock'
Slack : 1.112
TNS   : 0.000

Type  : Fast 900mV 85C Model Setup 'g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll6~PLL_OUTPUT_COUNTER|divclk'
Slack : 2.879
TNS   : 0.000

Type  : Fast 900mV 85C Model Setup 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip|coreclkout'
Slack : 4.430
TNS   : 0.000

Type  : Fast 900mV 85C Model Setup 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs_cmp|user_pll_cmp|user_pll_inst|altera_pll_i|stratixv_pll|counter[0].output_counter|divclk'
Slack : 4.590
TNS   : 0.000

Type  : Fast 900mV 85C Model Setup 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs_cmp|internal_pll|general[1].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 4.988
TNS   : 0.000

Type  : Fast 900mV 85C Model Setup 'pcie_refclk'
Slack : 5.961
TNS   : 0.000

Type  : Fast 900mV 85C Model Setup 'g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll7~PLL_OUTPUT_COUNTER|divclk'
Slack : 6.630
TNS   : 0.000

Type  : Fast 900mV 85C Model Setup 'mem_ref_clk'
Slack : 7.970
TNS   : 0.000

Type  : Fast 900mV 85C Model Setup 'n/a'
Slack : 13.028
TNS   : 0.000

Type  : Fast 900mV 85C Model Setup 'altera_reserved_tck'
Slack : 13.758
TNS   : 0.000

Type  : Fast 900mV 85C Model Setup 'ref_clk'
Slack : 17.368
TNS   : 0.000

Type  : Fast 900mV 85C Model Hold 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs_cmp|user_pll_cmp|user_pll_inst|altera_pll_i|stratixv_pll|counter[0].output_counter|divclk'
Slack : 0.074
TNS   : 0.000

Type  : Fast 900mV 85C Model Hold 'g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll1~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.076
TNS   : 0.000

Type  : Fast 900mV 85C Model Hold 'pcie_refclk'
Slack : 0.083
TNS   : 0.000

Type  : Fast 900mV 85C Model Hold 'g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll6~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.087
TNS   : 0.000

Type  : Fast 900mV 85C Model Hold 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs_cmp|internal_pll|general[1].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.088
TNS   : 0.000

Type  : Fast 900mV 85C Model Hold 'ref_clk'
Slack : 0.088
TNS   : 0.000

Type  : Fast 900mV 85C Model Hold 'g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll7~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.093
TNS   : 0.000

Type  : Fast 900mV 85C Model Hold 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip|coreclkout'
Slack : 0.093
TNS   : 0.000

Type  : Fast 900mV 85C Model Hold 'g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll8~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.098
TNS   : 0.000

Type  : Fast 900mV 85C Model Hold 'altera_reserved_tck'
Slack : 0.136
TNS   : 0.000

Type  : Fast 900mV 85C Model Hold 'g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll10~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.167
TNS   : 0.000

Type  : Fast 900mV 85C Model Hold 'g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll3~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.508
TNS   : 0.000

Type  : Fast 900mV 85C Model Hold 'g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll2~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.821
TNS   : 0.000

Type  : Fast 900mV 85C Model Hold 'mem_ref_clk'
Slack : 1.250
TNS   : 0.000

Type  : Fast 900mV 85C Model Hold 'IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_sampling_clock'
Slack : 2.544
TNS   : 0.000

Type  : Fast 900mV 85C Model Hold 'n/a'
Slack : 4.563
TNS   : 0.000

Type  : Fast 900mV 85C Model Recovery 'g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll8~PLL_OUTPUT_COUNTER|divclk'
Slack : 1.088
TNS   : 0.000

Type  : Fast 900mV 85C Model Recovery 'g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll1~PLL_OUTPUT_COUNTER|divclk'
Slack : 2.276
TNS   : 0.000

Type  : Fast 900mV 85C Model Recovery 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip|coreclkout'
Slack : 5.366
TNS   : 0.000

Type  : Fast 900mV 85C Model Recovery 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs_cmp|user_pll_cmp|user_pll_inst|altera_pll_i|stratixv_pll|counter[0].output_counter|divclk'
Slack : 6.458
TNS   : 0.000

Type  : Fast 900mV 85C Model Recovery 'g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll6~PLL_OUTPUT_COUNTER|divclk'
Slack : 6.618
TNS   : 0.000

Type  : Fast 900mV 85C Model Recovery 'pcie_refclk'
Slack : 7.016
TNS   : 0.000

Type  : Fast 900mV 85C Model Recovery 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs_cmp|internal_pll|general[1].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 7.487
TNS   : 0.000

Type  : Fast 900mV 85C Model Recovery 'altera_reserved_tck'
Slack : 16.517
TNS   : 0.000

Type  : Fast 900mV 85C Model Recovery 'g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll7~PLL_OUTPUT_COUNTER|divclk'
Slack : 18.735
TNS   : 0.000

Type  : Fast 900mV 85C Model Recovery 'ref_clk'
Slack : 18.979
TNS   : 0.000

Type  : Fast 900mV 85C Model Removal 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip|coreclkout'
Slack : 0.156
TNS   : 0.000

Type  : Fast 900mV 85C Model Removal 'g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll6~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.174
TNS   : 0.000

Type  : Fast 900mV 85C Model Removal 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs_cmp|internal_pll|general[1].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.238
TNS   : 0.000

Type  : Fast 900mV 85C Model Removal 'ref_clk'
Slack : 0.260
TNS   : 0.000

Type  : Fast 900mV 85C Model Removal 'g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll1~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.266
TNS   : 0.000

Type  : Fast 900mV 85C Model Removal 'pcie_refclk'
Slack : 0.291
TNS   : 0.000

Type  : Fast 900mV 85C Model Removal 'g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll7~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.313
TNS   : 0.000

Type  : Fast 900mV 85C Model Removal 'altera_reserved_tck'
Slack : 0.348
TNS   : 0.000

Type  : Fast 900mV 85C Model Removal 'g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll8~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.406
TNS   : 0.000

Type  : Fast 900mV 85C Model Removal 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs_cmp|user_pll_cmp|user_pll_inst|altera_pll_i|stratixv_pll|counter[0].output_counter|divclk'
Slack : 2.034
TNS   : 0.000

Type  : Fast 900mV 85C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|sv_xcvr_tx_plls_inst|pll[0].pll.cmu_pll.tx_pll|clkcdr'
Slack : 0.191
TNS   : 0.000

Type  : Fast 900mV 85C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_cdr|clk90bdes'
Slack : 0.200
TNS   : 0.000

Type  : Fast 900mV 85C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[1].rx_pma.rx_cdr|clk90bdes'
Slack : 0.200
TNS   : 0.000

Type  : Fast 900mV 85C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[2].rx_pma.rx_cdr|clk90bdes'
Slack : 0.200
TNS   : 0.000

Type  : Fast 900mV 85C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[3].rx_pma.rx_cdr|clk90bdes'
Slack : 0.200
TNS   : 0.000

Type  : Fast 900mV 85C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[5].rx_pma.rx_cdr|clk90bdes'
Slack : 0.200
TNS   : 0.000

Type  : Fast 900mV 85C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[6].rx_pma.rx_cdr|clk90bdes'
Slack : 0.200
TNS   : 0.000

Type  : Fast 900mV 85C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[7].rx_pma.rx_cdr|clk90bdes'
Slack : 0.200
TNS   : 0.000

Type  : Fast 900mV 85C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[8].rx_pma.rx_cdr|clk90bdes'
Slack : 0.200
TNS   : 0.000

Type  : Fast 900mV 85C Model Minimum Pulse Width 'g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll2~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.315
TNS   : 0.000

Type  : Fast 900mV 85C Model Minimum Pulse Width 'g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll3~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.316
TNS   : 0.000

Type  : Fast 900mV 85C Model Minimum Pulse Width 'g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll1~FRACTIONAL_PLL|vcoph[0]'
Slack : 0.625
TNS   : 0.000

Type  : Fast 900mV 85C Model Minimum Pulse Width 'g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll10~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.938
TNS   : 0.000

Type  : Fast 900mV 85C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b'
Slack : 0.950
TNS   : 0.000

Type  : Fast 900mV 85C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[1].rx_pma.rx_pma_deser|clk90b'
Slack : 0.950
TNS   : 0.000

Type  : Fast 900mV 85C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[2].rx_pma.rx_pma_deser|clk90b'
Slack : 0.950
TNS   : 0.000

Type  : Fast 900mV 85C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[3].rx_pma.rx_pma_deser|clk90b'
Slack : 0.950
TNS   : 0.000

Type  : Fast 900mV 85C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[5].rx_pma.rx_pma_deser|clk90b'
Slack : 0.950
TNS   : 0.000

Type  : Fast 900mV 85C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[6].rx_pma.rx_pma_deser|clk90b'
Slack : 0.950
TNS   : 0.000

Type  : Fast 900mV 85C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[7].rx_pma.rx_pma_deser|clk90b'
Slack : 0.950
TNS   : 0.000

Type  : Fast 900mV 85C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[8].rx_pma.rx_pma_deser|clk90b'
Slack : 0.950
TNS   : 0.000

Type  : Fast 900mV 85C Model Minimum Pulse Width 'g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll8~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.954
TNS   : 0.000

Type  : Fast 900mV 85C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp'
Slack : 0.986
TNS   : 0.000

Type  : Fast 900mV 85C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[1].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp'
Slack : 0.986
TNS   : 0.000

Type  : Fast 900mV 85C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[2].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp'
Slack : 0.986
TNS   : 0.000

Type  : Fast 900mV 85C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[3].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp'
Slack : 0.986
TNS   : 0.000

Type  : Fast 900mV 85C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp'
Slack : 0.986
TNS   : 0.000

Type  : Fast 900mV 85C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[5].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp'
Slack : 0.986
TNS   : 0.000

Type  : Fast 900mV 85C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[6].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp'
Slack : 0.986
TNS   : 0.000

Type  : Fast 900mV 85C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[7].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp'
Slack : 0.986
TNS   : 0.000

Type  : Fast 900mV 85C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[8].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp'
Slack : 0.986
TNS   : 0.000

Type  : Fast 900mV 85C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulseout'
Slack : 0.991
TNS   : 0.000

Type  : Fast 900mV 85C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkpout'
Slack : 1.000
TNS   : 0.000

Type  : Fast 900mV 85C Model Minimum Pulse Width 'IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_sampling_clock'
Slack : 1.192
TNS   : 0.000

Type  : Fast 900mV 85C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs_cmp|user_pll_cmp|user_pll_inst|altera_pll_i|stratixv_pll|fpll_0|fpll|vcoph[0]'
Slack : 1.250
TNS   : 0.000

Type  : Fast 900mV 85C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs_cmp|internal_pll|general[0].gpll~FRACTIONAL_PLL|vcoph[0]'
Slack : 1.666
TNS   : 0.000

Type  : Fast 900mV 85C Model Minimum Pulse Width 'g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll1~PLL_OUTPUT_COUNTER|divclk'
Slack : 1.701
TNS   : 0.000

Type  : Fast 900mV 85C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkout[0]'
Slack : 2.000
TNS   : 0.000

Type  : Fast 900mV 85C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip|coreclkout'
Slack : 3.351
TNS   : 0.000

Type  : Fast 900mV 85C Model Minimum Pulse Width 'mem_ref_clk'
Slack : 3.964
TNS   : 0.000

Type  : Fast 900mV 85C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|observablebyteserdesclock'
Slack : 3.970
TNS   : 0.000

Type  : Fast 900mV 85C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[1].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|observablebyteserdesclock'
Slack : 3.970
TNS   : 0.000

Type  : Fast 900mV 85C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[2].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|observablebyteserdesclock'
Slack : 3.970
TNS   : 0.000

Type  : Fast 900mV 85C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[3].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|observablebyteserdesclock'
Slack : 3.970
TNS   : 0.000

Type  : Fast 900mV 85C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[5].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|observablebyteserdesclock'
Slack : 3.970
TNS   : 0.000

Type  : Fast 900mV 85C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[6].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|observablebyteserdesclock'
Slack : 3.970
TNS   : 0.000

Type  : Fast 900mV 85C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[7].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|observablebyteserdesclock'
Slack : 3.970
TNS   : 0.000

Type  : Fast 900mV 85C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[8].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|observablebyteserdesclock'
Slack : 3.970
TNS   : 0.000

Type  : Fast 900mV 85C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|observablebyteserdesclock'
Slack : 4.000
TNS   : 0.000

Type  : Fast 900mV 85C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[1].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|observablebyteserdesclock'
Slack : 4.000
TNS   : 0.000

Type  : Fast 900mV 85C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[2].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|observablebyteserdesclock'
Slack : 4.000
TNS   : 0.000

Type  : Fast 900mV 85C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[3].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|observablebyteserdesclock'
Slack : 4.000
TNS   : 0.000

Type  : Fast 900mV 85C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[4].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|observablebyteserdesclock'
Slack : 4.000
TNS   : 0.000

Type  : Fast 900mV 85C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[5].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|observablebyteserdesclock'
Slack : 4.000
TNS   : 0.000

Type  : Fast 900mV 85C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[6].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|observablebyteserdesclock'
Slack : 4.000
TNS   : 0.000

Type  : Fast 900mV 85C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[7].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|observablebyteserdesclock'
Slack : 4.000
TNS   : 0.000

Type  : Fast 900mV 85C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[8].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|observablebyteserdesclock'
Slack : 4.000
TNS   : 0.000

Type  : Fast 900mV 85C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkout[1]'
Slack : 4.000
TNS   : 0.000

Type  : Fast 900mV 85C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip|observablecoreclkdiv'
Slack : 4.000
TNS   : 0.000

Type  : Fast 900mV 85C Model Minimum Pulse Width 'g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll6~PLL_OUTPUT_COUNTER|divclk'
Slack : 4.219
TNS   : 0.000

Type  : Fast 900mV 85C Model Minimum Pulse Width 'pcie_refclk'
Slack : 4.234
TNS   : 0.000

Type  : Fast 900mV 85C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs_cmp|user_pll_cmp|user_pll_inst|altera_pll_i|stratixv_pll|counter[0].output_counter|divclk'
Slack : 4.237
TNS   : 0.000

Type  : Fast 900mV 85C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs_cmp|internal_pll|general[1].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 4.473
TNS   : 0.000

Type  : Fast 900mV 85C Model Minimum Pulse Width 'sv_reconfig_pma_testbus_clk_0'
Slack : 4.963
TNS   : 0.000

Type  : Fast 900mV 85C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_xcvr_avmm|avmm_interface_insts[0].stratixv_hssi_avmm_interface_inst|pmatestbussel[0]'
Slack : 5.000
TNS   : 0.000

Type  : Fast 900mV 85C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_xcvr_avmm|avmm_interface_insts[3].stratixv_hssi_avmm_interface_inst|pmatestbussel[0]'
Slack : 5.000
TNS   : 0.000

Type  : Fast 900mV 85C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_xcvr_avmm|avmm_interface_insts[6].stratixv_hssi_avmm_interface_inst|pmatestbussel[0]'
Slack : 5.000
TNS   : 0.000

Type  : Fast 900mV 85C Model Minimum Pulse Width 'g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll7~PLL_OUTPUT_COUNTER|divclk'
Slack : 6.667
TNS   : 0.000

Type  : Fast 900mV 85C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkout[2]'
Slack : 8.000
TNS   : 0.000

Type  : Fast 900mV 85C Model Minimum Pulse Width 'altera_reserved_tck'
Slack : 15.646
TNS   : 0.000

Type  : Fast 900mV 85C Model Minimum Pulse Width 'ref_clk'
Slack : 19.035
TNS   : 0.000

Type  : Fast 900mV 0C Model Setup 'g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll2~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.177
TNS   : 0.000

Type  : Fast 900mV 0C Model Setup 'g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll3~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.402
TNS   : 0.000

Type  : Fast 900mV 0C Model Setup 'g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll8~PLL_OUTPUT_COUNTER|divclk'
Slack : 1.024
TNS   : 0.000

Type  : Fast 900mV 0C Model Setup 'g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll1~PLL_OUTPUT_COUNTER|divclk'
Slack : 1.201
TNS   : 0.000

Type  : Fast 900mV 0C Model Setup 'g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll10~PLL_OUTPUT_COUNTER|divclk'
Slack : 1.207
TNS   : 0.000

Type  : Fast 900mV 0C Model Setup 'IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_sampling_clock'
Slack : 1.264
TNS   : 0.000

Type  : Fast 900mV 0C Model Setup 'g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll6~PLL_OUTPUT_COUNTER|divclk'
Slack : 3.031
TNS   : 0.000

Type  : Fast 900mV 0C Model Setup 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip|coreclkout'
Slack : 4.589
TNS   : 0.000

Type  : Fast 900mV 0C Model Setup 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs_cmp|user_pll_cmp|user_pll_inst|altera_pll_i|stratixv_pll|counter[0].output_counter|divclk'
Slack : 4.919
TNS   : 0.000

Type  : Fast 900mV 0C Model Setup 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs_cmp|internal_pll|general[1].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 5.336
TNS   : 0.000

Type  : Fast 900mV 0C Model Setup 'pcie_refclk'
Slack : 6.253
TNS   : 0.000

Type  : Fast 900mV 0C Model Setup 'g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll7~PLL_OUTPUT_COUNTER|divclk'
Slack : 6.879
TNS   : 0.000

Type  : Fast 900mV 0C Model Setup 'mem_ref_clk'
Slack : 7.970
TNS   : 0.000

Type  : Fast 900mV 0C Model Setup 'n/a'
Slack : 13.247
TNS   : 0.000

Type  : Fast 900mV 0C Model Setup 'altera_reserved_tck'
Slack : 13.946
TNS   : 0.000

Type  : Fast 900mV 0C Model Setup 'ref_clk'
Slack : 17.576
TNS   : 0.000

Type  : Fast 900mV 0C Model Hold 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs_cmp|user_pll_cmp|user_pll_inst|altera_pll_i|stratixv_pll|counter[0].output_counter|divclk'
Slack : 0.075
TNS   : 0.000

Type  : Fast 900mV 0C Model Hold 'g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll10~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.078
TNS   : 0.000

Type  : Fast 900mV 0C Model Hold 'g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll1~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.117
TNS   : 0.000

Type  : Fast 900mV 0C Model Hold 'g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll8~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.121
TNS   : 0.000

Type  : Fast 900mV 0C Model Hold 'pcie_refclk'
Slack : 0.126
TNS   : 0.000

Type  : Fast 900mV 0C Model Hold 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs_cmp|internal_pll|general[1].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.128
TNS   : 0.000

Type  : Fast 900mV 0C Model Hold 'ref_clk'
Slack : 0.128
TNS   : 0.000

Type  : Fast 900mV 0C Model Hold 'g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll6~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.131
TNS   : 0.000

Type  : Fast 900mV 0C Model Hold 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip|coreclkout'
Slack : 0.134
TNS   : 0.000

Type  : Fast 900mV 0C Model Hold 'g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll7~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.138
TNS   : 0.000

Type  : Fast 900mV 0C Model Hold 'altera_reserved_tck'
Slack : 0.140
TNS   : 0.000

Type  : Fast 900mV 0C Model Hold 'g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll3~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.478
TNS   : 0.000

Type  : Fast 900mV 0C Model Hold 'g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll2~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.791
TNS   : 0.000

Type  : Fast 900mV 0C Model Hold 'mem_ref_clk'
Slack : 1.250
TNS   : 0.000

Type  : Fast 900mV 0C Model Hold 'IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_sampling_clock'
Slack : 2.461
TNS   : 0.000

Type  : Fast 900mV 0C Model Hold 'n/a'
Slack : 4.331
TNS   : 0.000

Type  : Fast 900mV 0C Model Recovery 'g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll8~PLL_OUTPUT_COUNTER|divclk'
Slack : 1.195
TNS   : 0.000

Type  : Fast 900mV 0C Model Recovery 'g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll1~PLL_OUTPUT_COUNTER|divclk'
Slack : 2.461
TNS   : 0.000

Type  : Fast 900mV 0C Model Recovery 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip|coreclkout'
Slack : 5.527
TNS   : 0.000

Type  : Fast 900mV 0C Model Recovery 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs_cmp|user_pll_cmp|user_pll_inst|altera_pll_i|stratixv_pll|counter[0].output_counter|divclk'
Slack : 6.599
TNS   : 0.000

Type  : Fast 900mV 0C Model Recovery 'g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll6~PLL_OUTPUT_COUNTER|divclk'
Slack : 6.753
TNS   : 0.000

Type  : Fast 900mV 0C Model Recovery 'pcie_refclk'
Slack : 7.318
TNS   : 0.000

Type  : Fast 900mV 0C Model Recovery 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs_cmp|internal_pll|general[1].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 7.682
TNS   : 0.000

Type  : Fast 900mV 0C Model Recovery 'altera_reserved_tck'
Slack : 16.550
TNS   : 0.000

Type  : Fast 900mV 0C Model Recovery 'g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll7~PLL_OUTPUT_COUNTER|divclk'
Slack : 18.849
TNS   : 0.000

Type  : Fast 900mV 0C Model Recovery 'ref_clk'
Slack : 19.075
TNS   : 0.000

Type  : Fast 900mV 0C Model Removal 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip|coreclkout'
Slack : 0.185
TNS   : 0.000

Type  : Fast 900mV 0C Model Removal 'g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll6~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.202
TNS   : 0.000

Type  : Fast 900mV 0C Model Removal 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs_cmp|internal_pll|general[1].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.265
TNS   : 0.000

Type  : Fast 900mV 0C Model Removal 'ref_clk'
Slack : 0.281
TNS   : 0.000

Type  : Fast 900mV 0C Model Removal 'pcie_refclk'
Slack : 0.290
TNS   : 0.000

Type  : Fast 900mV 0C Model Removal 'g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll1~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.298
TNS   : 0.000

Type  : Fast 900mV 0C Model Removal 'altera_reserved_tck'
Slack : 0.319
TNS   : 0.000

Type  : Fast 900mV 0C Model Removal 'g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll7~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.332
TNS   : 0.000

Type  : Fast 900mV 0C Model Removal 'g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll8~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.430
TNS   : 0.000

Type  : Fast 900mV 0C Model Removal 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs_cmp|user_pll_cmp|user_pll_inst|altera_pll_i|stratixv_pll|counter[0].output_counter|divclk'
Slack : 1.944
TNS   : 0.000

Type  : Fast 900mV 0C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|sv_xcvr_tx_plls_inst|pll[0].pll.cmu_pll.tx_pll|clkcdr'
Slack : 0.191
TNS   : 0.000

Type  : Fast 900mV 0C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_cdr|clk90bdes'
Slack : 0.200
TNS   : 0.000

Type  : Fast 900mV 0C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[1].rx_pma.rx_cdr|clk90bdes'
Slack : 0.200
TNS   : 0.000

Type  : Fast 900mV 0C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[2].rx_pma.rx_cdr|clk90bdes'
Slack : 0.200
TNS   : 0.000

Type  : Fast 900mV 0C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[3].rx_pma.rx_cdr|clk90bdes'
Slack : 0.200
TNS   : 0.000

Type  : Fast 900mV 0C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[5].rx_pma.rx_cdr|clk90bdes'
Slack : 0.200
TNS   : 0.000

Type  : Fast 900mV 0C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[6].rx_pma.rx_cdr|clk90bdes'
Slack : 0.200
TNS   : 0.000

Type  : Fast 900mV 0C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[7].rx_pma.rx_cdr|clk90bdes'
Slack : 0.200
TNS   : 0.000

Type  : Fast 900mV 0C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[8].rx_pma.rx_cdr|clk90bdes'
Slack : 0.200
TNS   : 0.000

Type  : Fast 900mV 0C Model Minimum Pulse Width 'g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll2~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.299
TNS   : 0.000

Type  : Fast 900mV 0C Model Minimum Pulse Width 'g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll3~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.299
TNS   : 0.000

Type  : Fast 900mV 0C Model Minimum Pulse Width 'g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll1~FRACTIONAL_PLL|vcoph[0]'
Slack : 0.625
TNS   : 0.000

Type  : Fast 900mV 0C Model Minimum Pulse Width 'g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll10~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.931
TNS   : 0.000

Type  : Fast 900mV 0C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b'
Slack : 0.949
TNS   : 0.000

Type  : Fast 900mV 0C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[1].rx_pma.rx_pma_deser|clk90b'
Slack : 0.949
TNS   : 0.000

Type  : Fast 900mV 0C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[2].rx_pma.rx_pma_deser|clk90b'
Slack : 0.949
TNS   : 0.000

Type  : Fast 900mV 0C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[3].rx_pma.rx_pma_deser|clk90b'
Slack : 0.949
TNS   : 0.000

Type  : Fast 900mV 0C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[5].rx_pma.rx_pma_deser|clk90b'
Slack : 0.949
TNS   : 0.000

Type  : Fast 900mV 0C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[6].rx_pma.rx_pma_deser|clk90b'
Slack : 0.949
TNS   : 0.000

Type  : Fast 900mV 0C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[7].rx_pma.rx_pma_deser|clk90b'
Slack : 0.949
TNS   : 0.000

Type  : Fast 900mV 0C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[8].rx_pma.rx_pma_deser|clk90b'
Slack : 0.949
TNS   : 0.000

Type  : Fast 900mV 0C Model Minimum Pulse Width 'g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll8~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.973
TNS   : 0.000

Type  : Fast 900mV 0C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp'
Slack : 0.986
TNS   : 0.000

Type  : Fast 900mV 0C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[1].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp'
Slack : 0.986
TNS   : 0.000

Type  : Fast 900mV 0C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[2].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp'
Slack : 0.986
TNS   : 0.000

Type  : Fast 900mV 0C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[3].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp'
Slack : 0.986
TNS   : 0.000

Type  : Fast 900mV 0C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp'
Slack : 0.986
TNS   : 0.000

Type  : Fast 900mV 0C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[5].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp'
Slack : 0.986
TNS   : 0.000

Type  : Fast 900mV 0C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[6].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp'
Slack : 0.986
TNS   : 0.000

Type  : Fast 900mV 0C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[7].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp'
Slack : 0.986
TNS   : 0.000

Type  : Fast 900mV 0C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[8].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp'
Slack : 0.986
TNS   : 0.000

Type  : Fast 900mV 0C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulseout'
Slack : 0.991
TNS   : 0.000

Type  : Fast 900mV 0C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkpout'
Slack : 1.000
TNS   : 0.000

Type  : Fast 900mV 0C Model Minimum Pulse Width 'IC_1_Bank_B_Ctrl_cmp|multiport|ram|afi_phy_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_sampling_clock'
Slack : 1.180
TNS   : 0.000

Type  : Fast 900mV 0C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs_cmp|user_pll_cmp|user_pll_inst|altera_pll_i|stratixv_pll|fpll_0|fpll|vcoph[0]'
Slack : 1.250
TNS   : 0.000

Type  : Fast 900mV 0C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs_cmp|internal_pll|general[0].gpll~FRACTIONAL_PLL|vcoph[0]'
Slack : 1.666
TNS   : 0.000

Type  : Fast 900mV 0C Model Minimum Pulse Width 'g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll1~PLL_OUTPUT_COUNTER|divclk'
Slack : 1.769
TNS   : 0.000

Type  : Fast 900mV 0C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkout[0]'
Slack : 2.000
TNS   : 0.000

Type  : Fast 900mV 0C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip|coreclkout'
Slack : 3.362
TNS   : 0.000

Type  : Fast 900mV 0C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|observablebyteserdesclock'
Slack : 3.970
TNS   : 0.000

Type  : Fast 900mV 0C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[1].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|observablebyteserdesclock'
Slack : 3.970
TNS   : 0.000

Type  : Fast 900mV 0C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[2].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|observablebyteserdesclock'
Slack : 3.970
TNS   : 0.000

Type  : Fast 900mV 0C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[3].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|observablebyteserdesclock'
Slack : 3.970
TNS   : 0.000

Type  : Fast 900mV 0C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[5].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|observablebyteserdesclock'
Slack : 3.970
TNS   : 0.000

Type  : Fast 900mV 0C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[6].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|observablebyteserdesclock'
Slack : 3.970
TNS   : 0.000

Type  : Fast 900mV 0C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[7].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|observablebyteserdesclock'
Slack : 3.970
TNS   : 0.000

Type  : Fast 900mV 0C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[8].inst_sv_pcs_ch|inst_sv_hssi_8g_rx_pcs|wys|observablebyteserdesclock'
Slack : 3.970
TNS   : 0.000

Type  : Fast 900mV 0C Model Minimum Pulse Width 'mem_ref_clk'
Slack : 3.973
TNS   : 0.000

Type  : Fast 900mV 0C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|observablebyteserdesclock'
Slack : 4.000
TNS   : 0.000

Type  : Fast 900mV 0C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[1].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|observablebyteserdesclock'
Slack : 4.000
TNS   : 0.000

Type  : Fast 900mV 0C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[2].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|observablebyteserdesclock'
Slack : 4.000
TNS   : 0.000

Type  : Fast 900mV 0C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[3].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|observablebyteserdesclock'
Slack : 4.000
TNS   : 0.000

Type  : Fast 900mV 0C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[4].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|observablebyteserdesclock'
Slack : 4.000
TNS   : 0.000

Type  : Fast 900mV 0C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[5].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|observablebyteserdesclock'
Slack : 4.000
TNS   : 0.000

Type  : Fast 900mV 0C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[6].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|observablebyteserdesclock'
Slack : 4.000
TNS   : 0.000

Type  : Fast 900mV 0C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[7].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|observablebyteserdesclock'
Slack : 4.000
TNS   : 0.000

Type  : Fast 900mV 0C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pcs|ch[8].inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|observablebyteserdesclock'
Slack : 4.000
TNS   : 0.000

Type  : Fast 900mV 0C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkout[1]'
Slack : 4.000
TNS   : 0.000

Type  : Fast 900mV 0C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip|observablecoreclkdiv'
Slack : 4.000
TNS   : 0.000

Type  : Fast 900mV 0C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs_cmp|user_pll_cmp|user_pll_inst|altera_pll_i|stratixv_pll|counter[0].output_counter|divclk'
Slack : 4.258
TNS   : 0.000

Type  : Fast 900mV 0C Model Minimum Pulse Width 'g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll6~PLL_OUTPUT_COUNTER|divclk'
Slack : 4.265
TNS   : 0.000

Type  : Fast 900mV 0C Model Minimum Pulse Width 'pcie_refclk'
Slack : 4.267
TNS   : 0.000

Type  : Fast 900mV 0C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pcie_avalonst_regs_cmp|internal_pll|general[1].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 4.444
TNS   : 0.000

Type  : Fast 900mV 0C Model Minimum Pulse Width 'sv_reconfig_pma_testbus_clk_0'
Slack : 4.939
TNS   : 0.000

Type  : Fast 900mV 0C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_xcvr_avmm|avmm_interface_insts[0].stratixv_hssi_avmm_interface_inst|pmatestbussel[0]'
Slack : 5.000
TNS   : 0.000

Type  : Fast 900mV 0C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_xcvr_avmm|avmm_interface_insts[3].stratixv_hssi_avmm_interface_inst|pmatestbussel[0]'
Slack : 5.000
TNS   : 0.000

Type  : Fast 900mV 0C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_xcvr_avmm|avmm_interface_insts[6].stratixv_hssi_avmm_interface_inst|pmatestbussel[0]'
Slack : 5.000
TNS   : 0.000

Type  : Fast 900mV 0C Model Minimum Pulse Width 'g_mp_pll_sv_cmp|uphysvddriii_qr_pll0|pll7~PLL_OUTPUT_COUNTER|divclk'
Slack : 6.667
TNS   : 0.000

Type  : Fast 900mV 0C Model Minimum Pulse Width 'if_tile|g_pcielb2if_cmp|stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv_inst|g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b|g_xcvr.sv_xcvr_pipe_native|inst_sv_xcvr_native|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[4].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkout[2]'
Slack : 8.000
TNS   : 0.000

Type  : Fast 900mV 0C Model Minimum Pulse Width 'altera_reserved_tck'
Slack : 15.651
TNS   : 0.000

Type  : Fast 900mV 0C Model Minimum Pulse Width 'ref_clk'
Slack : 19.086
TNS   : 0.000

------------------------------------------------------------
Info: see the "DDR report" for DDR timing results
------------------------------------------------------------
------------------------------------------------------------
