Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:24:04 MST 2014
| Date              : Thu Apr 14 22:13:27 2016
| Host              : DESKTOP-69K2SQ7 running 64-bit major release  (build 9200)
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file freq_meter_timing_summary_routed.rpt -rpx freq_meter_timing_summary_routed.rpx
| Design            : freq_meter
| Device            : 7a35t-cpg236
| Speed File        : -1  PRODUCTION 1.14 2014-09-11
| Temperature Grade : C
------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: signal (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sw[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sw[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sw[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sw[3] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sw[4] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sw[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sw[6] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sw[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_1_reg/C (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: clk_1k_reg/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: clk_out_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 136 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.377        0.000                      0                  165        0.099        0.000                      0                  165        4.500        0.000                       0                    73  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.377        0.000                      0                  165        0.099        0.000                      0                  165        4.500        0.000                       0                    73  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.377ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.377ns  (required time - arrival time)
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[32]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.935ns  (logic 0.890ns (22.619%)  route 3.045ns (77.381%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.563     5.084    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y42                                                      r  cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  cnt_reg[2]/Q
                         net (fo=2, routed)           0.857     6.459    cnt_reg[2]
    SLICE_X35Y42         LUT6 (Prop_lut6_I2_O)        0.124     6.583 f  cnt[0]_i_11/O
                         net (fo=2, routed)           0.649     7.232    n_0_cnt[0]_i_11
    SLICE_X35Y44         LUT6 (Prop_lut6_I4_O)        0.124     7.356 r  cnt[0]_i_4/O
                         net (fo=1, routed)           0.573     7.929    n_0_cnt[0]_i_4
    SLICE_X35Y45         LUT6 (Prop_lut6_I2_O)        0.124     8.053 r  cnt[0]_i_1/O
                         net (fo=33, routed)          0.966     9.019    n_0_cnt[0]_i_1
    SLICE_X34Y50         FDRE                                         r  cnt_reg[32]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.435    14.776    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y50                                                      r  cnt_reg[32]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X34Y50         FDRE (Setup_fdre_C_R)       -0.524    14.396    cnt_reg[32]
  -------------------------------------------------------------------
                         required time                         14.396    
                         arrival time                          -9.019    
  -------------------------------------------------------------------
                         slack                                  5.377    

Slack (MET) :             5.557ns  (required time - arrival time)
  Source:                 cnt_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.776ns  (logic 0.890ns (23.568%)  route 2.886ns (76.432%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.553     5.074    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y50                                                      r  cnt_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  cnt_reg[32]/Q
                         net (fo=2, routed)           0.956     6.548    cnt_reg[32]
    SLICE_X35Y47         LUT6 (Prop_lut6_I3_O)        0.124     6.672 r  clk_1k_i_3/O
                         net (fo=2, routed)           0.815     7.487    n_0_clk_1k_i_3
    SLICE_X35Y46         LUT3 (Prop_lut3_I2_O)        0.124     7.611 r  cnt[0]_i_3/O
                         net (fo=1, routed)           0.292     7.903    n_0_cnt[0]_i_3
    SLICE_X35Y45         LUT6 (Prop_lut6_I1_O)        0.124     8.027 r  cnt[0]_i_1/O
                         net (fo=33, routed)          0.823     8.850    n_0_cnt[0]_i_1
    SLICE_X34Y48         FDRE                                         r  cnt_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.445    14.786    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y48                                                      r  cnt_reg[24]/C
                         clock pessimism              0.180    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X34Y48         FDRE (Setup_fdre_C_R)       -0.524    14.407    cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         14.407    
                         arrival time                          -8.850    
  -------------------------------------------------------------------
                         slack                                  5.557    

Slack (MET) :             5.557ns  (required time - arrival time)
  Source:                 cnt_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.776ns  (logic 0.890ns (23.568%)  route 2.886ns (76.432%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.553     5.074    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y50                                                      r  cnt_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  cnt_reg[32]/Q
                         net (fo=2, routed)           0.956     6.548    cnt_reg[32]
    SLICE_X35Y47         LUT6 (Prop_lut6_I3_O)        0.124     6.672 r  clk_1k_i_3/O
                         net (fo=2, routed)           0.815     7.487    n_0_clk_1k_i_3
    SLICE_X35Y46         LUT3 (Prop_lut3_I2_O)        0.124     7.611 r  cnt[0]_i_3/O
                         net (fo=1, routed)           0.292     7.903    n_0_cnt[0]_i_3
    SLICE_X35Y45         LUT6 (Prop_lut6_I1_O)        0.124     8.027 r  cnt[0]_i_1/O
                         net (fo=33, routed)          0.823     8.850    n_0_cnt[0]_i_1
    SLICE_X34Y48         FDRE                                         r  cnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.445    14.786    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y48                                                      r  cnt_reg[25]/C
                         clock pessimism              0.180    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X34Y48         FDRE (Setup_fdre_C_R)       -0.524    14.407    cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         14.407    
                         arrival time                          -8.850    
  -------------------------------------------------------------------
                         slack                                  5.557    

Slack (MET) :             5.557ns  (required time - arrival time)
  Source:                 cnt_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.776ns  (logic 0.890ns (23.568%)  route 2.886ns (76.432%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.553     5.074    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y50                                                      r  cnt_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  cnt_reg[32]/Q
                         net (fo=2, routed)           0.956     6.548    cnt_reg[32]
    SLICE_X35Y47         LUT6 (Prop_lut6_I3_O)        0.124     6.672 r  clk_1k_i_3/O
                         net (fo=2, routed)           0.815     7.487    n_0_clk_1k_i_3
    SLICE_X35Y46         LUT3 (Prop_lut3_I2_O)        0.124     7.611 r  cnt[0]_i_3/O
                         net (fo=1, routed)           0.292     7.903    n_0_cnt[0]_i_3
    SLICE_X35Y45         LUT6 (Prop_lut6_I1_O)        0.124     8.027 r  cnt[0]_i_1/O
                         net (fo=33, routed)          0.823     8.850    n_0_cnt[0]_i_1
    SLICE_X34Y48         FDRE                                         r  cnt_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.445    14.786    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y48                                                      r  cnt_reg[26]/C
                         clock pessimism              0.180    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X34Y48         FDRE (Setup_fdre_C_R)       -0.524    14.407    cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         14.407    
                         arrival time                          -8.850    
  -------------------------------------------------------------------
                         slack                                  5.557    

Slack (MET) :             5.557ns  (required time - arrival time)
  Source:                 cnt_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.776ns  (logic 0.890ns (23.568%)  route 2.886ns (76.432%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.553     5.074    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y50                                                      r  cnt_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  cnt_reg[32]/Q
                         net (fo=2, routed)           0.956     6.548    cnt_reg[32]
    SLICE_X35Y47         LUT6 (Prop_lut6_I3_O)        0.124     6.672 r  clk_1k_i_3/O
                         net (fo=2, routed)           0.815     7.487    n_0_clk_1k_i_3
    SLICE_X35Y46         LUT3 (Prop_lut3_I2_O)        0.124     7.611 r  cnt[0]_i_3/O
                         net (fo=1, routed)           0.292     7.903    n_0_cnt[0]_i_3
    SLICE_X35Y45         LUT6 (Prop_lut6_I1_O)        0.124     8.027 r  cnt[0]_i_1/O
                         net (fo=33, routed)          0.823     8.850    n_0_cnt[0]_i_1
    SLICE_X34Y48         FDRE                                         r  cnt_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.445    14.786    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y48                                                      r  cnt_reg[27]/C
                         clock pessimism              0.180    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X34Y48         FDRE (Setup_fdre_C_R)       -0.524    14.407    cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         14.407    
                         arrival time                          -8.850    
  -------------------------------------------------------------------
                         slack                                  5.557    

Slack (MET) :             5.566ns  (required time - arrival time)
  Source:                 cnt_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.767ns  (logic 0.890ns (23.629%)  route 2.877ns (76.371%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.553     5.074    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y50                                                      r  cnt_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  cnt_reg[32]/Q
                         net (fo=2, routed)           0.956     6.548    cnt_reg[32]
    SLICE_X35Y47         LUT6 (Prop_lut6_I3_O)        0.124     6.672 r  clk_1k_i_3/O
                         net (fo=2, routed)           0.815     7.487    n_0_clk_1k_i_3
    SLICE_X35Y46         LUT3 (Prop_lut3_I2_O)        0.124     7.611 r  cnt[0]_i_3/O
                         net (fo=1, routed)           0.292     7.903    n_0_cnt[0]_i_3
    SLICE_X35Y45         LUT6 (Prop_lut6_I1_O)        0.124     8.027 r  cnt[0]_i_1/O
                         net (fo=33, routed)          0.813     8.840    n_0_cnt[0]_i_1
    SLICE_X34Y49         FDRE                                         r  cnt_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.445    14.786    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y49                                                      r  cnt_reg[28]/C
                         clock pessimism              0.180    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X34Y49         FDRE (Setup_fdre_C_R)       -0.524    14.407    cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         14.407    
                         arrival time                          -8.840    
  -------------------------------------------------------------------
                         slack                                  5.566    

Slack (MET) :             5.566ns  (required time - arrival time)
  Source:                 cnt_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.767ns  (logic 0.890ns (23.629%)  route 2.877ns (76.371%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.553     5.074    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y50                                                      r  cnt_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  cnt_reg[32]/Q
                         net (fo=2, routed)           0.956     6.548    cnt_reg[32]
    SLICE_X35Y47         LUT6 (Prop_lut6_I3_O)        0.124     6.672 r  clk_1k_i_3/O
                         net (fo=2, routed)           0.815     7.487    n_0_clk_1k_i_3
    SLICE_X35Y46         LUT3 (Prop_lut3_I2_O)        0.124     7.611 r  cnt[0]_i_3/O
                         net (fo=1, routed)           0.292     7.903    n_0_cnt[0]_i_3
    SLICE_X35Y45         LUT6 (Prop_lut6_I1_O)        0.124     8.027 r  cnt[0]_i_1/O
                         net (fo=33, routed)          0.813     8.840    n_0_cnt[0]_i_1
    SLICE_X34Y49         FDRE                                         r  cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.445    14.786    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y49                                                      r  cnt_reg[29]/C
                         clock pessimism              0.180    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X34Y49         FDRE (Setup_fdre_C_R)       -0.524    14.407    cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         14.407    
                         arrival time                          -8.840    
  -------------------------------------------------------------------
                         slack                                  5.566    

Slack (MET) :             5.566ns  (required time - arrival time)
  Source:                 cnt_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.767ns  (logic 0.890ns (23.629%)  route 2.877ns (76.371%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.553     5.074    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y50                                                      r  cnt_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  cnt_reg[32]/Q
                         net (fo=2, routed)           0.956     6.548    cnt_reg[32]
    SLICE_X35Y47         LUT6 (Prop_lut6_I3_O)        0.124     6.672 r  clk_1k_i_3/O
                         net (fo=2, routed)           0.815     7.487    n_0_clk_1k_i_3
    SLICE_X35Y46         LUT3 (Prop_lut3_I2_O)        0.124     7.611 r  cnt[0]_i_3/O
                         net (fo=1, routed)           0.292     7.903    n_0_cnt[0]_i_3
    SLICE_X35Y45         LUT6 (Prop_lut6_I1_O)        0.124     8.027 r  cnt[0]_i_1/O
                         net (fo=33, routed)          0.813     8.840    n_0_cnt[0]_i_1
    SLICE_X34Y49         FDRE                                         r  cnt_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.445    14.786    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y49                                                      r  cnt_reg[30]/C
                         clock pessimism              0.180    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X34Y49         FDRE (Setup_fdre_C_R)       -0.524    14.407    cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         14.407    
                         arrival time                          -8.840    
  -------------------------------------------------------------------
                         slack                                  5.566    

Slack (MET) :             5.566ns  (required time - arrival time)
  Source:                 cnt_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.767ns  (logic 0.890ns (23.629%)  route 2.877ns (76.371%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.553     5.074    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y50                                                      r  cnt_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  cnt_reg[32]/Q
                         net (fo=2, routed)           0.956     6.548    cnt_reg[32]
    SLICE_X35Y47         LUT6 (Prop_lut6_I3_O)        0.124     6.672 r  clk_1k_i_3/O
                         net (fo=2, routed)           0.815     7.487    n_0_clk_1k_i_3
    SLICE_X35Y46         LUT3 (Prop_lut3_I2_O)        0.124     7.611 r  cnt[0]_i_3/O
                         net (fo=1, routed)           0.292     7.903    n_0_cnt[0]_i_3
    SLICE_X35Y45         LUT6 (Prop_lut6_I1_O)        0.124     8.027 r  cnt[0]_i_1/O
                         net (fo=33, routed)          0.813     8.840    n_0_cnt[0]_i_1
    SLICE_X34Y49         FDRE                                         r  cnt_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.445    14.786    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y49                                                      r  cnt_reg[31]/C
                         clock pessimism              0.180    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X34Y49         FDRE (Setup_fdre_C_R)       -0.524    14.407    cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         14.407    
                         arrival time                          -8.840    
  -------------------------------------------------------------------
                         slack                                  5.566    

Slack (MET) :             5.668ns  (required time - arrival time)
  Source:                 cnt_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.663ns  (logic 0.890ns (24.297%)  route 2.773ns (75.703%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.553     5.074    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y50                                                      r  cnt_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  cnt_reg[32]/Q
                         net (fo=2, routed)           0.956     6.548    cnt_reg[32]
    SLICE_X35Y47         LUT6 (Prop_lut6_I3_O)        0.124     6.672 r  clk_1k_i_3/O
                         net (fo=2, routed)           0.815     7.487    n_0_clk_1k_i_3
    SLICE_X35Y46         LUT3 (Prop_lut3_I2_O)        0.124     7.611 r  cnt[0]_i_3/O
                         net (fo=1, routed)           0.292     7.903    n_0_cnt[0]_i_3
    SLICE_X35Y45         LUT6 (Prop_lut6_I1_O)        0.124     8.027 r  cnt[0]_i_1/O
                         net (fo=33, routed)          0.710     8.737    n_0_cnt[0]_i_1
    SLICE_X34Y42         FDRE                                         r  cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.443    14.784    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y42                                                      r  cnt_reg[0]/C
                         clock pessimism              0.180    14.964    
                         clock uncertainty           -0.035    14.929    
    SLICE_X34Y42         FDRE (Setup_fdre_C_R)       -0.524    14.405    cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.405    
                         arrival time                          -8.737    
  -------------------------------------------------------------------
                         slack                                  5.668    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 cnt_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.560%)  route 0.127ns (25.440%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.563     1.446    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y49                                                      r  cnt_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  cnt_reg[30]/Q
                         net (fo=2, routed)           0.127     1.737    cnt_reg[30]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.893    n_0_cnt_reg[28]_i_1
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.946 r  cnt_reg[32]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.946    n_7_cnt_reg[32]_i_1
    SLICE_X34Y50         FDRE                                         r  cnt_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.830     1.957    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y50                                                      r  cnt_reg[32]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.847    cnt_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 bin2bcd_ins/digit0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin2bcd_ins/BCD_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (53.944%)  route 0.120ns (46.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.170ns
    Source Clock Delay      (SCD):    2.460ns
    Clock Pessimism Removal (CPR):    0.698ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.248     1.475    CLK100MHZ_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.044     1.519 r  sys_clk0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.271     1.789    sys_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088     1.877 r  sys_clk0_BUFG_inst/O
                         net (fo=37, routed)          0.583     2.460    bin2bcd_ins/CLK
    SLICE_X63Y23                                                      r  bin2bcd_ins/digit0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.141     2.601 r  bin2bcd_ins/digit0_reg[1]/Q
                         net (fo=5, routed)           0.120     2.721    bin2bcd_ins/n_0_digit0_reg[1]
    SLICE_X64Y23         FDRE                                         r  bin2bcd_ins/BCD_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.439     1.853    CLK100MHZ_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.055     1.908 r  sys_clk0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.305     2.213    sys_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     2.320 r  sys_clk0_BUFG_inst/O
                         net (fo=37, routed)          0.851     3.170    bin2bcd_ins/CLK
    SLICE_X64Y23                                                      r  bin2bcd_ins/BCD_out_reg[1]/C
                         clock pessimism             -0.698     2.473    
    SLICE_X64Y23         FDRE (Hold_fdre_C_D)         0.076     2.549    bin2bcd_ins/BCD_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.549    
                         arrival time                           2.721    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 bin2bcd_ins/digit2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin2bcd_ins/BCD_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.165%)  route 0.124ns (46.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.170ns
    Source Clock Delay      (SCD):    2.460ns
    Clock Pessimism Removal (CPR):    0.698ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.248     1.475    CLK100MHZ_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.044     1.519 r  sys_clk0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.271     1.789    sys_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088     1.877 r  sys_clk0_BUFG_inst/O
                         net (fo=37, routed)          0.583     2.460    bin2bcd_ins/CLK
    SLICE_X63Y23                                                      r  bin2bcd_ins/digit2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.141     2.601 r  bin2bcd_ins/digit2_reg[1]/Q
                         net (fo=5, routed)           0.124     2.725    bin2bcd_ins/digit2_1[1]
    SLICE_X64Y23         FDRE                                         r  bin2bcd_ins/BCD_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.439     1.853    CLK100MHZ_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.055     1.908 r  sys_clk0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.305     2.213    sys_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     2.320 r  sys_clk0_BUFG_inst/O
                         net (fo=37, routed)          0.851     3.170    bin2bcd_ins/CLK
    SLICE_X64Y23                                                      r  bin2bcd_ins/BCD_out_reg[9]/C
                         clock pessimism             -0.698     2.473    
    SLICE_X64Y23         FDRE (Hold_fdre_C_D)         0.064     2.537    bin2bcd_ins/BCD_out_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.537    
                         arrival time                           2.725    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 bin2bcd_ins/digit0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin2bcd_ins/digit1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.189ns (54.355%)  route 0.159ns (45.645%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.170ns
    Source Clock Delay      (SCD):    2.459ns
    Clock Pessimism Removal (CPR):    0.698ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.248     1.475    CLK100MHZ_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.044     1.519 r  sys_clk0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.271     1.789    sys_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088     1.877 r  sys_clk0_BUFG_inst/O
                         net (fo=37, routed)          0.582     2.459    bin2bcd_ins/CLK
    SLICE_X62Y24                                                      r  bin2bcd_ins/digit0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.141     2.600 r  bin2bcd_ins/digit0_reg[0]/Q
                         net (fo=5, routed)           0.159     2.759    bin2bcd_ins/n_0_digit0_reg[0]
    SLICE_X63Y23         LUT4 (Prop_lut4_I0_O)        0.048     2.807 r  bin2bcd_ins/digit1[0]_i_1/O
                         net (fo=1, routed)           0.000     2.807    bin2bcd_ins/carry0
    SLICE_X63Y23         FDRE                                         r  bin2bcd_ins/digit1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.439     1.853    CLK100MHZ_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.055     1.908 r  sys_clk0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.305     2.213    sys_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     2.320 r  sys_clk0_BUFG_inst/O
                         net (fo=37, routed)          0.851     3.170    bin2bcd_ins/CLK
    SLICE_X63Y23                                                      r  bin2bcd_ins/digit1_reg[0]/C
                         clock pessimism             -0.698     2.473    
    SLICE_X63Y23         FDRE (Hold_fdre_C_D)         0.107     2.580    bin2bcd_ins/digit1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.580    
                         arrival time                           2.807    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 bin2bcd_ins/digit0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin2bcd_ins/digit0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.190ns (54.330%)  route 0.160ns (45.670%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.170ns
    Source Clock Delay      (SCD):    2.459ns
    Clock Pessimism Removal (CPR):    0.698ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.248     1.475    CLK100MHZ_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.044     1.519 r  sys_clk0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.271     1.789    sys_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088     1.877 r  sys_clk0_BUFG_inst/O
                         net (fo=37, routed)          0.582     2.459    bin2bcd_ins/CLK
    SLICE_X62Y24                                                      r  bin2bcd_ins/digit0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.141     2.600 r  bin2bcd_ins/digit0_reg[0]/Q
                         net (fo=5, routed)           0.160     2.760    bin2bcd_ins/n_0_digit0_reg[0]
    SLICE_X63Y23         LUT4 (Prop_lut4_I0_O)        0.049     2.809 r  bin2bcd_ins/digit0[3]_i_3/O
                         net (fo=1, routed)           0.000     2.809    bin2bcd_ins/n_0_digit0[3]_i_3
    SLICE_X63Y23         FDRE                                         r  bin2bcd_ins/digit0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.439     1.853    CLK100MHZ_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.055     1.908 r  sys_clk0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.305     2.213    sys_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     2.320 r  sys_clk0_BUFG_inst/O
                         net (fo=37, routed)          0.851     3.170    bin2bcd_ins/CLK
    SLICE_X63Y23                                                      r  bin2bcd_ins/digit0_reg[3]/C
                         clock pessimism             -0.698     2.473    
    SLICE_X63Y23         FDRE (Hold_fdre_C_D)         0.107     2.580    bin2bcd_ins/digit0_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.580    
                         arrival time                           2.809    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 bin2bcd_ins/digit0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin2bcd_ins/digit0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.958%)  route 0.159ns (46.042%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.170ns
    Source Clock Delay      (SCD):    2.459ns
    Clock Pessimism Removal (CPR):    0.698ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.248     1.475    CLK100MHZ_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.044     1.519 r  sys_clk0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.271     1.789    sys_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088     1.877 r  sys_clk0_BUFG_inst/O
                         net (fo=37, routed)          0.582     2.459    bin2bcd_ins/CLK
    SLICE_X62Y24                                                      r  bin2bcd_ins/digit0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.141     2.600 r  bin2bcd_ins/digit0_reg[0]/Q
                         net (fo=5, routed)           0.159     2.759    bin2bcd_ins/n_0_digit0_reg[0]
    SLICE_X63Y23         LUT4 (Prop_lut4_I3_O)        0.045     2.804 r  bin2bcd_ins/digit0[1]_i_1/O
                         net (fo=1, routed)           0.000     2.804    bin2bcd_ins/n_0_digit0[1]_i_1
    SLICE_X63Y23         FDRE                                         r  bin2bcd_ins/digit0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.439     1.853    CLK100MHZ_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.055     1.908 r  sys_clk0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.305     2.213    sys_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     2.320 r  sys_clk0_BUFG_inst/O
                         net (fo=37, routed)          0.851     3.170    bin2bcd_ins/CLK
    SLICE_X63Y23                                                      r  bin2bcd_ins/digit0_reg[1]/C
                         clock pessimism             -0.698     2.473    
    SLICE_X63Y23         FDRE (Hold_fdre_C_D)         0.091     2.564    bin2bcd_ins/digit0_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.564    
                         arrival time                           2.804    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 bin2bcd_ins/digit0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin2bcd_ins/digit0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.802%)  route 0.160ns (46.198%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.170ns
    Source Clock Delay      (SCD):    2.459ns
    Clock Pessimism Removal (CPR):    0.698ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.248     1.475    CLK100MHZ_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.044     1.519 r  sys_clk0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.271     1.789    sys_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088     1.877 r  sys_clk0_BUFG_inst/O
                         net (fo=37, routed)          0.582     2.459    bin2bcd_ins/CLK
    SLICE_X62Y24                                                      r  bin2bcd_ins/digit0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.141     2.600 r  bin2bcd_ins/digit0_reg[0]/Q
                         net (fo=5, routed)           0.160     2.760    bin2bcd_ins/n_0_digit0_reg[0]
    SLICE_X63Y23         LUT4 (Prop_lut4_I0_O)        0.045     2.805 r  bin2bcd_ins/digit0[2]_i_1/O
                         net (fo=1, routed)           0.000     2.805    bin2bcd_ins/n_0_digit0[2]_i_1
    SLICE_X63Y23         FDRE                                         r  bin2bcd_ins/digit0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.439     1.853    CLK100MHZ_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.055     1.908 r  sys_clk0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.305     2.213    sys_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     2.320 r  sys_clk0_BUFG_inst/O
                         net (fo=37, routed)          0.851     3.170    bin2bcd_ins/CLK
    SLICE_X63Y23                                                      r  bin2bcd_ins/digit0_reg[2]/C
                         clock pessimism             -0.698     2.473    
    SLICE_X63Y23         FDRE (Hold_fdre_C_D)         0.092     2.565    bin2bcd_ins/digit0_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.565    
                         arrival time                           2.805    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 bin2bcd_ins/digit0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin2bcd_ins/BCD_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.454%)  route 0.183ns (56.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.170ns
    Source Clock Delay      (SCD):    2.460ns
    Clock Pessimism Removal (CPR):    0.698ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.248     1.475    CLK100MHZ_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.044     1.519 r  sys_clk0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.271     1.789    sys_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088     1.877 r  sys_clk0_BUFG_inst/O
                         net (fo=37, routed)          0.583     2.460    bin2bcd_ins/CLK
    SLICE_X63Y23                                                      r  bin2bcd_ins/digit0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.141     2.601 r  bin2bcd_ins/digit0_reg[2]/Q
                         net (fo=5, routed)           0.183     2.784    bin2bcd_ins/n_0_digit0_reg[2]
    SLICE_X64Y23         FDRE                                         r  bin2bcd_ins/BCD_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.439     1.853    CLK100MHZ_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.055     1.908 r  sys_clk0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.305     2.213    sys_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     2.320 r  sys_clk0_BUFG_inst/O
                         net (fo=37, routed)          0.851     3.170    bin2bcd_ins/CLK
    SLICE_X64Y23                                                      r  bin2bcd_ins/BCD_out_reg[2]/C
                         clock pessimism             -0.698     2.473    
    SLICE_X64Y23         FDRE (Hold_fdre_C_D)         0.060     2.533    bin2bcd_ins/BCD_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.533    
                         arrival time                           2.784    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 bin2bcd_ins/digit2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin2bcd_ins/BCD_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.256%)  route 0.209ns (59.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.170ns
    Source Clock Delay      (SCD):    2.460ns
    Clock Pessimism Removal (CPR):    0.698ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.248     1.475    CLK100MHZ_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.044     1.519 r  sys_clk0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.271     1.789    sys_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088     1.877 r  sys_clk0_BUFG_inst/O
                         net (fo=37, routed)          0.583     2.460    bin2bcd_ins/CLK
    SLICE_X63Y23                                                      r  bin2bcd_ins/digit2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.141     2.601 r  bin2bcd_ins/digit2_reg[2]/Q
                         net (fo=5, routed)           0.209     2.810    bin2bcd_ins/digit2_1[2]
    SLICE_X64Y23         FDRE                                         r  bin2bcd_ins/BCD_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.439     1.853    CLK100MHZ_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.055     1.908 r  sys_clk0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.305     2.213    sys_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     2.320 r  sys_clk0_BUFG_inst/O
                         net (fo=37, routed)          0.851     3.170    bin2bcd_ins/CLK
    SLICE_X64Y23                                                      r  bin2bcd_ins/BCD_out_reg[10]/C
                         clock pessimism             -0.698     2.473    
    SLICE_X64Y23         FDRE (Hold_fdre_C_D)         0.085     2.558    bin2bcd_ins/BCD_out_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.558    
                         arrival time                           2.810    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 bin2bcd_ins/digit3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin2bcd_ins/BCD_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.164ns (48.044%)  route 0.177ns (51.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.170ns
    Source Clock Delay      (SCD):    2.462ns
    Clock Pessimism Removal (CPR):    0.698ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.248     1.475    CLK100MHZ_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.044     1.519 r  sys_clk0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.271     1.789    sys_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088     1.877 r  sys_clk0_BUFG_inst/O
                         net (fo=37, routed)          0.585     2.462    bin2bcd_ins/CLK
    SLICE_X64Y22                                                      r  bin2bcd_ins/digit3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164     2.626 r  bin2bcd_ins/digit3_reg[2]/Q
                         net (fo=2, routed)           0.177     2.803    bin2bcd_ins/digit3[2]
    SLICE_X64Y23         FDRE                                         r  bin2bcd_ins/BCD_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.439     1.853    CLK100MHZ_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.055     1.908 r  sys_clk0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.305     2.213    sys_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     2.320 r  sys_clk0_BUFG_inst/O
                         net (fo=37, routed)          0.851     3.170    bin2bcd_ins/CLK
    SLICE_X64Y23                                                      r  bin2bcd_ins/BCD_out_reg[14]/C
                         clock pessimism             -0.698     2.473    
    SLICE_X64Y23         FDRE (Hold_fdre_C_D)         0.076     2.549    bin2bcd_ins/BCD_out_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.549    
                         arrival time                           2.803    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform:           { 0 5 }
Period:             10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required  Actual  Slack  Location       Pin                            
Min Period        n/a     BUFG/I   n/a            2.155     10.000  7.845  BUFGCTRL_X0Y1  CLK100MHZ_IBUF_BUFG_inst/I     
Min Period        n/a     BUFG/I   n/a            2.155     10.000  7.845  BUFGCTRL_X0Y0  sys_clk0_BUFG_inst/I           
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X65Y22   bin2bcd_ins/BCD_out_reg[0]/C   
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X64Y23   bin2bcd_ins/BCD_out_reg[10]/C  
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X65Y23   bin2bcd_ins/BCD_out_reg[11]/C  
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X65Y22   bin2bcd_ins/BCD_out_reg[12]/C  
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X64Y23   bin2bcd_ins/BCD_out_reg[13]/C  
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X64Y23   bin2bcd_ins/BCD_out_reg[14]/C  
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X65Y22   bin2bcd_ins/BCD_out_reg[15]/C  
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X64Y23   bin2bcd_ins/BCD_out_reg[1]/C   
Low Pulse Width   Fast    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X65Y22   bin2bcd_ins/BCD_out_reg[0]/C   
Low Pulse Width   Fast    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X64Y23   bin2bcd_ins/BCD_out_reg[10]/C  
Low Pulse Width   Fast    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X65Y23   bin2bcd_ins/BCD_out_reg[11]/C  
Low Pulse Width   Fast    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X65Y22   bin2bcd_ins/BCD_out_reg[12]/C  
Low Pulse Width   Fast    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X64Y23   bin2bcd_ins/BCD_out_reg[13]/C  
Low Pulse Width   Fast    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X64Y23   bin2bcd_ins/BCD_out_reg[14]/C  
Low Pulse Width   Fast    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X65Y22   bin2bcd_ins/BCD_out_reg[15]/C  
Low Pulse Width   Fast    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X64Y23   bin2bcd_ins/BCD_out_reg[1]/C   
Low Pulse Width   Fast    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X64Y23   bin2bcd_ins/BCD_out_reg[2]/C   
Low Pulse Width   Fast    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X65Y22   bin2bcd_ins/BCD_out_reg[3]/C   
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X62Y21   bin2bcd_ins/counter_reg[1]/C   
High Pulse Width  Fast    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X65Y22   bin2bcd_ins/BCD_out_reg[0]/C   
High Pulse Width  Fast    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X64Y23   bin2bcd_ins/BCD_out_reg[10]/C  
High Pulse Width  Fast    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X65Y23   bin2bcd_ins/BCD_out_reg[11]/C  
High Pulse Width  Fast    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X65Y22   bin2bcd_ins/BCD_out_reg[12]/C  
High Pulse Width  Fast    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X64Y23   bin2bcd_ins/BCD_out_reg[13]/C  
High Pulse Width  Fast    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X64Y23   bin2bcd_ins/BCD_out_reg[14]/C  
High Pulse Width  Fast    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X65Y22   bin2bcd_ins/BCD_out_reg[15]/C  
High Pulse Width  Fast    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X64Y23   bin2bcd_ins/BCD_out_reg[1]/C   
High Pulse Width  Fast    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X64Y23   bin2bcd_ins/BCD_out_reg[2]/C   



