Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 1
Design : counter
Version: K-2015.06
Date   : Wed Sep 16 20:48:22 2020
****************************************

Operating Conditions: fast   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10
Wire Load Model Mode: top

  Startpoint: value_reg[3]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: value_reg[3]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  value_reg[3]/CK (DFF_X1)               0.0000     0.0000 r
  value_reg[3]/QN (DFF_X1)               0.0553     0.0553 f
  U27/ZN (OAI21_X2)                      0.0307     0.0860 r
  value_reg[3]/D (DFF_X1)                0.0000     0.0860 r
  data arrival time                                 0.0860

  clock clock (rise edge)                0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  clock uncertainty                      0.0500     0.0500
  value_reg[3]/CK (DFF_X1)               0.0000     0.0500 r
  library hold time                     -0.0166     0.0334
  data required time                                0.0334
  -----------------------------------------------------------
  data required time                                0.0334
  data arrival time                                -0.0860
  -----------------------------------------------------------
  slack (MET)                                       0.0525


1
