
---------- Begin Simulation Statistics ----------
final_tick                               18446744073709551616                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 597917                       # Simulator instruction rate (inst/s)
host_mem_usage                                 892356                       # Number of bytes of host memory used
host_op_rate                                  1193368                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    16.88                       # Real time elapsed on the host
host_tick_rate                           1092799308788891136                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10092875                       # Number of instructions simulated
sim_ops                                      20144336                       # Number of ops (including micro ops) simulated
sim_seconds                              18446744.073710                       # Number of seconds simulated
sim_ticks                                18446744073709551616                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct                   nan                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect                 1                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted                 1                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses.
system.cpu.branchPred.lookups                       1                       # Number of BP lookups
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                         5                       # number of cc regfile reads
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts                 1                       # The number of times a branch was mispredicted
system.cpu.commit.branches                          1                       # Number of branches committed
system.cpu.commit.bw_lim_events                     0                       # number cycles where commit BW limit reached
system.cpu.commit.commitSquashedInsts              24                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                    3                       # Number of instructions committed
system.cpu.commit.committedOps                      8                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples           51                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.156863                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.880285                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0           49     96.08%     96.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1            0      0.00%     96.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2            1      1.96%     98.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3            0      0.00%     98.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4            0      0.00%     98.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5            0      0.00%     98.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6            1      1.96%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            6                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total           51                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                    1                       # Number of function calls committed.
system.cpu.commit.int_insts                         8                       # Number of committed integer instructions.
system.cpu.commit.loads                             0                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu                6     75.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite              2     25.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total                 8                       # Class of committed instruction
system.cpu.commit.refs                              2                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                           3                       # Number of Instructions Simulated
system.cpu.committedOps                             8                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                              89.000000                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                        89.000000                       # CPI: Total CPI of All Threads
system.cpu.dcache.ReadReq_accesses::.cpu.data            1                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      2257984                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2257985                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data       124000                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 69086.738129                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 69088.159905                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data       122000                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 67086.738129                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67088.159905                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2219362                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2219362                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data       124000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   2668268000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2668392000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.017105                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.017105                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data            1                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        38622                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         38623                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data       122000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   2591024000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2591146000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.017105                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.017105                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data            1                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        38622                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        38623                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1523549                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1523551                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data       124000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 62441.508853                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62443.404360                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data       122000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 60441.508853                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60443.404360                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            1                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1491074                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1491075                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       124000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   2027788000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2027912000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.021315                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.021316                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        32475                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        32476                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       122000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   1962838000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1962960000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.500000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.021315                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.021316                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data            1                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        32475                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        32476                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data            3                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      3781533                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3781536                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data       124000                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 66051.394574                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66053.024656                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data       122000                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 64051.394574                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64053.024656                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      3710436                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3710437                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data       248000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   4696056000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4696304000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.666667                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.018801                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.018802                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        71097                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          71099                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data       244000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   4553862000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4554106000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.666667                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.018801                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.018802                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data            2                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        71097                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        71099                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data            3                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3781533                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3781536                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data       124000                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 66051.394574                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66053.024656                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data       122000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 64051.394574                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64053.024656                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3710436                       # number of overall hits
system.cpu.dcache.overall_hits::total         3710437                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data       248000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   4696056000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4696304000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.666667                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.018801                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.018802                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        71097                       # number of overall misses
system.cpu.dcache.overall_misses::total         71099                       # number of overall misses
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data       244000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   4553862000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4554106000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.666667                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.018801                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.018802                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data            2                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        71097                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        71099                       # number of overall MSHR misses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 18446744073709551616                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                  70075                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1024::4         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs             53.186908                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses          7634171                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data          inf                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data          inf                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.writebacks          nan                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.functional          nan                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.interrupt          nan                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dtb.walker          nan                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.itb.walker          nan                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.inst          nan                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.data          inf                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.l2.prefetcher          nan                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.dtb.walker          nan                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.itb.walker          nan                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.inst          nan                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data          inf                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.dtb.walker          nan                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.itb.walker          nan                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.inst          nan                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data          nan                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total          nan                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 18446744073709551616                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs             71099                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses           7634171                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse                  inf                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3781536                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            239000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks::.writebacks        43407                       # number of writebacks
system.cpu.dcache.writebacks::total             43407                       # number of writebacks
system.cpu.decode.BlockedCycles                     2                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                     32                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                       46                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                         5                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                      3                       # Number of cycles decode is squashing
system.cpu.dtb.rdAccesses                           2                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             1                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 18446744073709551616                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                           5                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             1                       # TLB misses on write requests
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 18446744073709551616                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.occ_percent::.writebacks          nan                       # Average percentage of cache occupancy
system.cpu.dtb_walker_cache.tags.occ_percent::.functional          nan                       # Average percentage of cache occupancy
system.cpu.dtb_walker_cache.tags.occ_percent::.interrupt          nan                       # Average percentage of cache occupancy
system.cpu.dtb_walker_cache.tags.occ_percent::.cpu.dtb.walker          nan                       # Average percentage of cache occupancy
system.cpu.dtb_walker_cache.tags.occ_percent::.cpu.itb.walker          nan                       # Average percentage of cache occupancy
system.cpu.dtb_walker_cache.tags.occ_percent::.cpu.inst          nan                       # Average percentage of cache occupancy
system.cpu.dtb_walker_cache.tags.occ_percent::.cpu.data          nan                       # Average percentage of cache occupancy
system.cpu.dtb_walker_cache.tags.occ_percent::.l2.prefetcher          nan                       # Average percentage of cache occupancy
system.cpu.dtb_walker_cache.tags.occ_percent::.switch_cpus.dtb.walker          nan                       # Average percentage of cache occupancy
system.cpu.dtb_walker_cache.tags.occ_percent::.switch_cpus.itb.walker          nan                       # Average percentage of cache occupancy
system.cpu.dtb_walker_cache.tags.occ_percent::.switch_cpus.inst          nan                       # Average percentage of cache occupancy
system.cpu.dtb_walker_cache.tags.occ_percent::.switch_cpus.data          nan                       # Average percentage of cache occupancy
system.cpu.dtb_walker_cache.tags.occ_percent::.switch_cpus_1.dtb.walker          nan                       # Average percentage of cache occupancy
system.cpu.dtb_walker_cache.tags.occ_percent::.switch_cpus_1.itb.walker          nan                       # Average percentage of cache occupancy
system.cpu.dtb_walker_cache.tags.occ_percent::.switch_cpus_1.inst          nan                       # Average percentage of cache occupancy
system.cpu.dtb_walker_cache.tags.occ_percent::.switch_cpus_1.data          nan                       # Average percentage of cache occupancy
system.cpu.dtb_walker_cache.tags.occ_percent::total          nan                       # Average percentage of cache occupancy
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 18446744073709551616                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.tagsinuse          nan                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.fetch.Branches                           1                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                         5                       # Number of cache lines fetched
system.cpu.fetch.Cycles                             5                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                     3                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                             18                       # Number of instructions fetch has processed
system.cpu.fetch.PendingDrainCycles                 6                       # Number of cycles fetch has spent waiting on pipes to drain
system.cpu.fetch.SquashCycles                       5                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.003745                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles                 43                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.rate                        0.067416                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples                 56                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.571429                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.971222                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                       51     91.07%     91.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                        0      0.00%     91.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                        1      1.79%     92.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                        0      0.00%     92.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                        0      0.00%     92.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                        0      0.00%     92.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                        1      1.79%     94.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                        0      0.00%     94.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                        3      5.36%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                   56                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                        56                       # number of floating regfile reads
system.cpu.icache.ReadReq_accesses::.cpu.inst            5                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     13132399                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     13132404                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst        80600                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 30850.210600                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 30853.328654                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst        71750                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 28850.210600                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 28852.361613                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     13052627                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        13052627                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst       403000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst   2460983000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2461386000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst            1                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.006074                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.006075                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst            5                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst        79772                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         79777                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst            1                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst       287000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst   2301439000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2301726000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.800000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.006074                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006075                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst            4                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst        79772                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        79776                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst            5                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     13132399                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     13132404                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst        80600                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 30850.210600                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 30853.328654                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst        71750                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 28850.210600                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 28852.361613                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.switch_cpus.inst     13052627                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         13052627                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst       403000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::.switch_cpus.inst   2460983000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2461386000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.006074                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.006075                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst            5                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst        79772                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          79777                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits::.cpu.inst            1                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst       287000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst   2301439000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2301726000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.800000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.006074                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006075                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst            4                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst        79772                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        79776                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst            5                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     13132399                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     13132404                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst        80600                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 30850.210600                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 30853.328654                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst        71750                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 28850.210600                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 28852.361613                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.switch_cpus.inst     13052627                       # number of overall hits
system.cpu.icache.overall_hits::total        13052627                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst       403000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst   2460983000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2461386000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.006074                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.006075                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst            5                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst        79772                       # number of overall misses
system.cpu.icache.overall_misses::total         79777                       # number of overall misses
system.cpu.icache.overall_mshr_hits::.cpu.inst            1                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst       287000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst   2301439000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2301726000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.800000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.006074                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006075                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst            4                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst        79772                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        79776                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 18446744073709551616                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                  79520                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::4          256                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs            164.615962                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses         26344584                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst          inf                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst          inf                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.writebacks          nan                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.functional          nan                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.interrupt          nan                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.cpu.dtb.walker          nan                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.cpu.itb.walker          nan                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.cpu.inst          inf                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.cpu.data          nan                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.l2.prefetcher          nan                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.dtb.walker          nan                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.itb.walker          nan                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst          inf                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.data          nan                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.dtb.walker          nan                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.itb.walker          nan                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst          nan                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.data          nan                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total          nan                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 18446744073709551616                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs             79776                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses          26344584                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse                  inf                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            13132403                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks        79520                       # number of writebacks
system.cpu.icache.writebacks::total             79520                       # number of writebacks
system.cpu.idleCycles                             211                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                    1                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                        1                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.078652                       # Inst execution rate
system.cpu.iew.exec_refs                            7                       # number of memory reference insts executed
system.cpu.iew.exec_stores                          5                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                       2                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                     2                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                  0                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                    8                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts                  32                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                     2                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts                 3                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                    21                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                      3                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                     0                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads                1                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads            2                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores            6                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect            1                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect              0                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                        18                       # num instructions consuming a value
system.cpu.iew.wb_count                            20                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.555556                       # average fanout of values written-back
system.cpu.iew.wb_producers                        10                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.074906                       # insts written-back per cycle
system.cpu.iew.wb_sent                             20                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                       77                       # number of integer regfile reads
system.cpu.int_regfile_writes                      14                       # number of integer regfile writes
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 18446744073709551616                       # Cumulative time (in ticks) in various power states
system.cpu.ipc                               0.011236                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.011236                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                    16     66.67%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                    2      8.33%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                   6     25.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                     24                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                     24                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads                104                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses           20                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes                56                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                         32                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                        24                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsExamined              24                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined           28                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples            56                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.428571                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.233725                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0                  48     85.71%     85.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                   1      1.79%     87.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                   4      7.14%     94.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                   0      0.00%     94.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                   1      1.79%     96.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   1      1.79%     98.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   1      1.79%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            6                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total              56                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.089888                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 18446744073709551616                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                           5                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             1                       # TLB misses on write requests
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 18446744073709551616                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.occ_percent::.writebacks          nan                       # Average percentage of cache occupancy
system.cpu.itb_walker_cache.tags.occ_percent::.functional          nan                       # Average percentage of cache occupancy
system.cpu.itb_walker_cache.tags.occ_percent::.interrupt          nan                       # Average percentage of cache occupancy
system.cpu.itb_walker_cache.tags.occ_percent::.cpu.dtb.walker          nan                       # Average percentage of cache occupancy
system.cpu.itb_walker_cache.tags.occ_percent::.cpu.itb.walker          nan                       # Average percentage of cache occupancy
system.cpu.itb_walker_cache.tags.occ_percent::.cpu.inst          nan                       # Average percentage of cache occupancy
system.cpu.itb_walker_cache.tags.occ_percent::.cpu.data          nan                       # Average percentage of cache occupancy
system.cpu.itb_walker_cache.tags.occ_percent::.l2.prefetcher          nan                       # Average percentage of cache occupancy
system.cpu.itb_walker_cache.tags.occ_percent::.switch_cpus.dtb.walker          nan                       # Average percentage of cache occupancy
system.cpu.itb_walker_cache.tags.occ_percent::.switch_cpus.itb.walker          nan                       # Average percentage of cache occupancy
system.cpu.itb_walker_cache.tags.occ_percent::.switch_cpus.inst          nan                       # Average percentage of cache occupancy
system.cpu.itb_walker_cache.tags.occ_percent::.switch_cpus.data          nan                       # Average percentage of cache occupancy
system.cpu.itb_walker_cache.tags.occ_percent::.switch_cpus_1.dtb.walker          nan                       # Average percentage of cache occupancy
system.cpu.itb_walker_cache.tags.occ_percent::.switch_cpus_1.itb.walker          nan                       # Average percentage of cache occupancy
system.cpu.itb_walker_cache.tags.occ_percent::.switch_cpus_1.inst          nan                       # Average percentage of cache occupancy
system.cpu.itb_walker_cache.tags.occ_percent::.switch_cpus_1.data          nan                       # Average percentage of cache occupancy
system.cpu.itb_walker_cache.tags.occ_percent::total          nan                       # Average percentage of cache occupancy
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 18446744073709551616                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.tagsinuse          nan                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.memDep0.conflictingLoads                 0                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                    2                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                   8                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                      11                       # number of misc regfile reads
system.cpu.numCycles                              267                       # number of cpu cycles simulated
system.cpu.numPwrStateTransitions                   1                       # Number of power state transitions
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pwrStateResidencyTicks::ON         8066000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   18446744073701486592                       # Cumulative time (in ticks) in various power states
system.cpu.rename.BlockCycles                       2                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                     5                       # Number of HB maps that are committed
system.cpu.rename.IdleCycles                       46                       # Number of cycles rename is idle
system.cpu.rename.RenameLookups                    78                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                     32                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands                  25                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                         5                       # Number of cycles rename is running
system.cpu.rename.SquashCycles                      3                       # Number of cycles rename is squashing
system.cpu.rename.UndoneMaps                       20                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups               65                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.skidInsts                         0                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                           82                       # The number of ROB reads
system.cpu.rob.rob_writes                          68                       # The number of ROB writes
system.cpu.timesIdled                               2                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    87                       # Number of system calls
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_misses::.writebacks         1077                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          1077                       # number of CleanEvict MSHR misses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 82078.541493                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 82078.541493                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher   4224336295                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   4224336295                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher        51467                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          51467                       # number of HardPFReq MSHR misses
system.l2.ReadCleanReq_accesses::.cpu.inst            4                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst        79772                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          79776                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst       116500                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 127570.384940                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 127564.167369                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst        96500                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 107570.384940                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 107564.167369                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              2                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus.inst        76213                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              76215                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.cpu.inst       233000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    454023000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    454256000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.500000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.044615                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.044637                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst         3559                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3561                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst       193000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    382843000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    383036000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.500000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.044615                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.044637                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         3559                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3561                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        32475                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             32476                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.cpu.data       119000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 117460.384741                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 117460.510229                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data        99000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 97460.384741                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 97460.510229                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data        20207                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 20207                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.cpu.data       119000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus.data   1441004000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1441123000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.377768                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.377787                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data        12268                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               12269                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data        99000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   1195644000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1195743000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.377768                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.377787                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.cpu.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        12268                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          12269                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data        38622                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         38623                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data       119000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 112073.327122                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 112073.706708                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data        99000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 92073.327122                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 92073.706708                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        20375                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             20375                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.cpu.data       119000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   2045002000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2045121000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.472451                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.472465                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data        18247                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           18248                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data        99000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   1680062000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1680161000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.472451                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.472465                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.cpu.data            1                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        18247                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        18248                       # number of ReadSharedReq MSHR misses
system.l2.WritebackClean_accesses::.writebacks        79516                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        79516                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        79516                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            79516                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks        43407                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        43407                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks        43407                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            43407                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst                4                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst        79772                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        71097                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               150875                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.cpu.inst       116500                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data       119000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.inst 127570.384940                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 114239.095527                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 115631.785903                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst        96500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data        99000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 107570.384940                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 94239.095527                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 95631.785903                       # average overall mshr miss latency
system.l2.demand_hits::.cpu.inst                    2                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.inst        76213                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        40582                       # number of demand (read+write) hits
system.l2.demand_hits::total                   116797                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.cpu.inst       233000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data       238000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.inst    454023000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   3486006000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3940500000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst        0.500000                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.044615                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.429202                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.225869                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst         3559                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        30515                       # number of demand (read+write) misses
system.l2.demand_misses::total                  34078                       # number of demand (read+write) misses
system.l2.demand_mshr_miss_latency::.cpu.inst       193000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data       198000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    382843000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   2875706000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3258940000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.500000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.044615                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.429202                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.225869                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.cpu.inst             2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data             2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.inst         3559                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        30515                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             34078                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst               4                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst        79772                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        71097                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              150875                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.cpu.inst       116500                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data       119000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 127570.384940                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 114239.095527                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 115631.785903                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst        96500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data        99000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 82078.541493                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 107570.384940                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 94239.095527                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 87477.658484                       # average overall mshr miss latency
system.l2.overall_hits::.cpu.inst                   2                       # number of overall hits
system.l2.overall_hits::.switch_cpus.inst        76213                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        40582                       # number of overall hits
system.l2.overall_hits::total                  116797                       # number of overall hits
system.l2.overall_miss_latency::.cpu.inst       233000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data       238000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    454023000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   3486006000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3940500000                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst       0.500000                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.044615                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.429202                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.225869                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst         3559                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        30515                       # number of overall misses
system.l2.overall_misses::total                 34078                       # number of overall misses
system.l2.overall_mshr_miss_latency::.cpu.inst       193000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data       198000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher   4224336295                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    382843000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   2875706000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   7483276295                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.cpu.inst     0.500000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.044615                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.429202                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.566993                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.cpu.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher        51467                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         3559                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        30515                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            85545                       # number of overall MSHR misses
system.l2.prefetcher.num_hwpf_issued            66346                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified               66346                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                  1810                       # number of prefetches not generated due to page crossing
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 18446744073709551616                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED 18446744073709551616                       # Cumulative time (in ticks) in various power states
system.l2.replacements                          84978                       # number of replacements
system.l2.tags.age_task_id_blocks_1022::4         2268                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1828                       # Occupied blocks per task id
system.l2.tags.avg_refs                      3.929575                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                  2492786                       # Number of data accesses
system.l2.tags.occ_blocks::.writebacks            inf                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst              inf                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data              inf                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher          inf                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst          inf                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data          inf                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks           inf                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.functional           nan                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.interrupt            nan                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.dtb.walker          nan                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.itb.walker          nan                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst             inf                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data             inf                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher          inf                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.dtb.walker          nan                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.itb.walker          nan                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst          inf                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data          inf                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.dtb.walker          nan                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.itb.walker          nan                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.inst          nan                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.data          nan                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                 nan                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          2268                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          1828                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.553711                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.446289                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 18446744073709551616                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                     89074                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                   2492786                       # Number of tag accesses
system.l2.tags.tagsinuse                          inf                       # Cycle average of tags in use
system.l2.tags.total_refs                      350023                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.unused_prefetches                     14455                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks               38908                       # number of writebacks
system.l2.writebacks::total                     38908                       # number of writebacks
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                     329153.02                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                49253.30                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples     38908.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     50626.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      3559.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     30441.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     30503.30                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                        inf                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                        inf                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst            0                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst            0                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total                0                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst                 0                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data                 0                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher            0                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst            0                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data            0                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                     0                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks              0                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst                0                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data                0                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher            0                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst            0                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data            0                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total                    0                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks              0                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                    0                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples        27674                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    285.698923                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   196.786734                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   277.091267                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         6286     22.71%     22.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        11938     43.14%     65.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2968     10.72%     76.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2016      7.28%     83.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          933      3.37%     87.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          494      1.79%     89.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          446      1.61%     90.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          382      1.38%     92.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2211      7.99%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        27674                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                5416320                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                 5421696                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                    5376                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2490112                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys              2490112                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst       227776                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        227904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher      3240704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst       227776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      1952960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5421696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2490112                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2490112                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.cpu.inst            2                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data            2                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher        50636                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         3559                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        30515                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu.inst     45125.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     47500.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     52514.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     56127.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     42905.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu.inst          128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data          128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher      3240064                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.inst       227776                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      1948224                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 0.000006938894                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 0.000006938894                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 0.175644221390                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.inst 0.012347761702                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 0.105613434664                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst        90250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data        95000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher   2659114491                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst    199756519                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   1309250639                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks        38908                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks  23764566.41                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks      2490112                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 0.134989242007                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks 924631750000                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds         2185                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState              208831                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              37024                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds         2185                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher        50636                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         3559                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        30515                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               84714                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        38908                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              38908                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    77.60                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0              5252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4436                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              4944                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              5594                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6310                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5433                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              6115                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              6102                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              5572                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4688                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             4939                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             5351                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             4810                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4930                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4959                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5195                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2025                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2231                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2221                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2399                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2577                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2555                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2916                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2854                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2558                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2341                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2448                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2249                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2487                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2281                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2470                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.006197703750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 18446744073709551616                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples         2185                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      38.732265                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     29.044250                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    129.586445                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          2160     98.86%     98.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           13      0.59%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            5      0.23%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      0.05%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.05%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            1      0.05%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.05%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.05%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-3967            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2185                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                   34080                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   26712                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   23827                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                     84714                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 84714                       # Read request sizes (log2)
system.mem_ctrls.readReqs                       84714                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 82.22                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                    69584                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                     84                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                  423150000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                   40690555000                       # Total gap between requests
system.mem_ctrls.totMemAccLat              4168306899                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                   2581494399                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples         2185                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.806865                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.762488                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.249999                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              579     26.50%     26.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               41      1.88%     28.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              955     43.71%     72.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              450     20.59%     92.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              156      7.14%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.14%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2185                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                    38908                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                38908                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                      38908                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                67.54                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                   26280                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy           1909108980                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                 99938580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      5581585920                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower              0.000001                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    165284750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     789100000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 18446744049935525888                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   7094264018                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    3485067169                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  12240309063                       # Time in different power states
system.mem_ctrls_0.preBackEnergy             95970240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                 53118615                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      2724214560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy               315488040                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         1865432400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       4335086760                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            17084454645                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime          36269413581                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy              103241160                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           1864630740                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                 97653780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      5734121910                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower              0.000001                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    166368500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     803660000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 18446744049506396160                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   7283780762                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    3374568943                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  12574776795                       # Time in different power states
system.mem_ctrls_1.preBackEnergy             97628640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                 51904215                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      2796927360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy               288770160                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         1899852240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       4217763060                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            17149700865                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime          36363588557                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy               99858600                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       249591                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       249591                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 249591                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      7911808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      7911808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 7911808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED 18446744073709551616                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           320844664                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          439595504                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             84714                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   84714    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               84714                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        80163                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        164877                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp              72445                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        38908                       # Transaction distribution
system.membus.trans_dist::CleanEvict            41255                       # Transaction distribution
system.membus.trans_dist::ReadExReq             12269                       # Transaction distribution
system.membus.trans_dist::ReadExResp            12269                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         72445                       # Transaction distribution
system.switch_cpus.Branches                   2198422                       # Number of branches fetched
system.switch_cpus.committedInsts            10092872                       # Number of instructions committed
system.switch_cpus.committedOps              20144328                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses             2257984                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  3972                       # TLB misses on read requests
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 18446744073709551616                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.wrAccesses             1523549                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   962                       # TLB misses on write requests
system.switch_cpus.idle_fraction                 -inf                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 18446744073709551616                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.wrAccesses            13132399                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   823                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction              inf                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 40685495                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                inf                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads     11629985                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes      6687953                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts      1599832                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses         451852                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                451852                       # number of float instructions
system.switch_cpus.num_fp_register_reads       623052                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes       231414                       # number of times the floating registers were written
system.switch_cpus.num_func_calls              374669                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles               -inf                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses      19853460                       # Number of integer alu accesses
system.switch_cpus.num_int_insts             19853460                       # number of integer instructions
system.switch_cpus.num_int_register_reads     38423613                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes     16276554                       # number of times the integer registers were written
system.switch_cpus.num_load_insts             2257581                       # Number of load instructions
system.switch_cpus.num_mem_refs               3780943                       # number of memory refs
system.switch_cpus.num_store_insts            1523362                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass        117929      0.59%      0.59% # Class of executed instruction
system.switch_cpus.op_class::IntAlu          15932166     79.09%     79.68% # Class of executed instruction
system.switch_cpus.op_class::IntMult            61522      0.31%     79.98% # Class of executed instruction
system.switch_cpus.op_class::IntDiv             37312      0.19%     80.17% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd            5609      0.03%     80.19% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     80.19% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt             608      0.00%     80.20% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     80.20% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     80.20% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     80.20% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     80.20% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     80.20% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd            10746      0.05%     80.25% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     80.25% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu            54727      0.27%     80.52% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     80.52% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt            57656      0.29%     80.81% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc           82896      0.41%     81.22% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     81.22% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     81.22% # Class of executed instruction
system.switch_cpus.op_class::SimdShift           2066      0.01%     81.23% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     81.23% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     81.23% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     81.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            7      0.00%     81.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     81.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            1      0.00%     81.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt           95      0.00%     81.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            1      0.00%     81.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     81.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult           44      0.00%     81.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     81.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     81.23% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     81.23% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     81.23% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     81.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     81.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     81.23% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     81.23% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     81.23% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     81.23% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     81.23% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     81.23% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     81.23% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     81.23% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     81.23% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     81.23% # Class of executed instruction
system.switch_cpus.op_class::MemRead          2201418     10.93%     92.16% # Class of executed instruction
system.switch_cpus.op_class::MemWrite         1350641      6.70%     98.86% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead        56163      0.28%     99.14% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite       172721      0.86%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total           20144328                       # Class of executed instruction
system.switch_cpus.pwrStateResidencyTicks::OFF 18446744073709551616                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect            0                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted            0                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups             0                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS             0                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_writes              5                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branches                0                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events            0                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.committedInsts            0                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps            0                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts               0                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads                   0                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total            0                       # Class of committed instruction
system.switch_cpus_1.commit.refs                    0                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts                 0                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps                   0                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                          nan                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total                    nan                       # CPI: Total CPI of All Threads
system.switch_cpus_1.dtb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 18446744073709551616                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.wrAccesses                 0                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses                   0                       # TLB misses on write requests
system.switch_cpus_1.fetch.branchRate             nan                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.idleRate               nan                       # Percent of cycles fetch was idle
system.switch_cpus_1.fetch.rate                   nan                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean          nan                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev          nan                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0              0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1              0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2              0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3              0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4              0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5              0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6              0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7              0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8              0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_writes             56                       # number of floating regfile writes
system.switch_cpus_1.iew.branchMispredicts            0                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches              0                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate                nan                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs                  0                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores                0                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles             0                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts            0                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts            0                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts            0                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts            0                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts            0                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts            0                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents            0                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles            0                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles            0                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads            0                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents            0                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect            0                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers               0                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count                   0                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout                nan                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers               0                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate                  nan                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent                    0                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_writes            38                       # number of integer regfile writes
system.switch_cpus_1.ipc                          nan                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total                    nan                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total            0                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt                 0                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate              nan                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu             0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads            0                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes            0                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean          nan                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev          nan                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                      nan                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.walker.pwrStateResidencyTicks::UNDEFINED 18446744073709551616                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.wrAccesses                 0                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                   0                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads            0                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores            0                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads            0                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores            0                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_writes            1                       # number of misc regfile writes
system.switch_cpus_1.numCycles                      0                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.pwrStateResidencyTicks::OFF 18446744073709551616                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts               0                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads                  0                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes                 0                       # The number of ROB writes
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       239072                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       212273                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                451345                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     10194944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      7328384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               17523328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 18446744073709551616                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          546324000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         239328000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         213297000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopTraffic                   2490112                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           312322                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.021545                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.145193                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 305593     97.85%     97.85% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   6729      2.15%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             312322                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       149595                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         6723                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       300470                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           6723                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                          161447                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp            118399                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        82315                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        79520                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           72738                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            76469                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            32476                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           32476                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         79776                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        38623                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
