Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Jun  5 15:21:48 2024
| Host         : Lenovo-Jochem running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     1           
TIMING-18  Warning           Missing input or output delay   5           
TIMING-20  Warning           Non-clocked latch               333         
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (375)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (334)
5. checking no_input_delay (2)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (375)
--------------------------
 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS_reg[1]/Q (HIGH)

 There are 131 register/latch pins with no clock driven by root clock pin: design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS_reg[6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/module_demodulator/demodulator_0/U0/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/module_demodulator/demodulator_0/U0/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/module_demodulator/demodulator_0/U0/FSM_sequential_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/status_led/clk_divider_0/U0/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (334)
--------------------------------------------------
 There are 334 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.479        0.000                      0                 4878        0.028        0.000                      0                 4878        4.020        0.000                       0                  2474  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.479        0.000                      0                 4878        0.028        0.000                      0                 4878        4.020        0.000                       0                  2474  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_fpga_0                  
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.479ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.479ns  (required time - arrival time)
  Source:                 design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/decoder_5b4b_0/U0/Data_out_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.515ns  (logic 0.456ns (5.355%)  route 8.059ns (94.645%))
  Logic Levels:           0  
  Clock Path Skew:        -0.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.635ns = ( 12.635 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.892     3.186    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X28Y100        FDRE                                         r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.456     3.642 r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[1]/Q
                         net (fo=431, routed)         8.059    11.701    design_1_i/decoder_5b4b_0/U0/Data_out0
    SLICE_X52Y81         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/Data_out_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.456    12.635    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X52Y81         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/Data_out_reg[2]/C
                         clock pessimism              0.129    12.764    
                         clock uncertainty           -0.154    12.610    
    SLICE_X52Y81         FDRE (Setup_fdre_C_R)       -0.429    12.181    design_1_i/decoder_5b4b_0/U0/Data_out_reg[2]
  -------------------------------------------------------------------
                         required time                         12.181    
                         arrival time                         -11.701    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.517ns  (required time - arrival time)
  Source:                 design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/decoder_5b4b_0/U0/Data_out_reg[48]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.496ns  (logic 0.456ns (5.367%)  route 8.040ns (94.633%))
  Logic Levels:           0  
  Clock Path Skew:        -0.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.892     3.186    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X28Y100        FDRE                                         r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.456     3.642 r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[1]/Q
                         net (fo=431, routed)         8.040    11.682    design_1_i/decoder_5b4b_0/U0/Data_out0
    SLICE_X48Y88         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/Data_out_reg[48]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.474    12.653    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X48Y88         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/Data_out_reg[48]/C
                         clock pessimism              0.129    12.782    
                         clock uncertainty           -0.154    12.628    
    SLICE_X48Y88         FDRE (Setup_fdre_C_R)       -0.429    12.199    design_1_i/decoder_5b4b_0/U0/Data_out_reg[48]
  -------------------------------------------------------------------
                         required time                         12.199    
                         arrival time                         -11.682    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.517ns  (required time - arrival time)
  Source:                 design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/decoder_5b4b_0/U0/Data_out_reg[49]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.496ns  (logic 0.456ns (5.367%)  route 8.040ns (94.633%))
  Logic Levels:           0  
  Clock Path Skew:        -0.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.892     3.186    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X28Y100        FDRE                                         r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.456     3.642 r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[1]/Q
                         net (fo=431, routed)         8.040    11.682    design_1_i/decoder_5b4b_0/U0/Data_out0
    SLICE_X48Y88         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/Data_out_reg[49]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.474    12.653    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X48Y88         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/Data_out_reg[49]/C
                         clock pessimism              0.129    12.782    
                         clock uncertainty           -0.154    12.628    
    SLICE_X48Y88         FDRE (Setup_fdre_C_R)       -0.429    12.199    design_1_i/decoder_5b4b_0/U0/Data_out_reg[49]
  -------------------------------------------------------------------
                         required time                         12.199    
                         arrival time                         -11.682    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.517ns  (required time - arrival time)
  Source:                 design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/decoder_5b4b_0/U0/Data_out_reg[54]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.496ns  (logic 0.456ns (5.367%)  route 8.040ns (94.633%))
  Logic Levels:           0  
  Clock Path Skew:        -0.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.892     3.186    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X28Y100        FDRE                                         r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.456     3.642 r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[1]/Q
                         net (fo=431, routed)         8.040    11.682    design_1_i/decoder_5b4b_0/U0/Data_out0
    SLICE_X48Y88         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/Data_out_reg[54]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.474    12.653    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X48Y88         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/Data_out_reg[54]/C
                         clock pessimism              0.129    12.782    
                         clock uncertainty           -0.154    12.628    
    SLICE_X48Y88         FDRE (Setup_fdre_C_R)       -0.429    12.199    design_1_i/decoder_5b4b_0/U0/Data_out_reg[54]
  -------------------------------------------------------------------
                         required time                         12.199    
                         arrival time                         -11.682    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.517ns  (required time - arrival time)
  Source:                 design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/decoder_5b4b_0/U0/Data_out_reg[56]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.496ns  (logic 0.456ns (5.367%)  route 8.040ns (94.633%))
  Logic Levels:           0  
  Clock Path Skew:        -0.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.892     3.186    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X28Y100        FDRE                                         r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.456     3.642 r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[1]/Q
                         net (fo=431, routed)         8.040    11.682    design_1_i/decoder_5b4b_0/U0/Data_out0
    SLICE_X48Y88         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/Data_out_reg[56]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.474    12.653    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X48Y88         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/Data_out_reg[56]/C
                         clock pessimism              0.129    12.782    
                         clock uncertainty           -0.154    12.628    
    SLICE_X48Y88         FDRE (Setup_fdre_C_R)       -0.429    12.199    design_1_i/decoder_5b4b_0/U0/Data_out_reg[56]
  -------------------------------------------------------------------
                         required time                         12.199    
                         arrival time                         -11.682    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.588ns  (required time - arrival time)
  Source:                 design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/decoder_5b4b_0/U0/Data_out_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.419ns  (logic 0.456ns (5.417%)  route 7.963ns (94.583%))
  Logic Levels:           0  
  Clock Path Skew:        -0.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.647 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.892     3.186    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X28Y100        FDRE                                         r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.456     3.642 r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[1]/Q
                         net (fo=431, routed)         7.963    11.605    design_1_i/decoder_5b4b_0/U0/Data_out0
    SLICE_X47Y81         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/Data_out_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.468    12.647    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X47Y81         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/Data_out_reg[15]/C
                         clock pessimism              0.129    12.776    
                         clock uncertainty           -0.154    12.622    
    SLICE_X47Y81         FDRE (Setup_fdre_C_R)       -0.429    12.193    design_1_i/decoder_5b4b_0/U0/Data_out_reg[15]
  -------------------------------------------------------------------
                         required time                         12.193    
                         arrival time                         -11.605    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.588ns  (required time - arrival time)
  Source:                 design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/decoder_5b4b_0/U0/Data_out_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.419ns  (logic 0.456ns (5.417%)  route 7.963ns (94.583%))
  Logic Levels:           0  
  Clock Path Skew:        -0.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.647 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.892     3.186    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X28Y100        FDRE                                         r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.456     3.642 r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[1]/Q
                         net (fo=431, routed)         7.963    11.605    design_1_i/decoder_5b4b_0/U0/Data_out0
    SLICE_X47Y81         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/Data_out_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.468    12.647    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X47Y81         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/Data_out_reg[27]/C
                         clock pessimism              0.129    12.776    
                         clock uncertainty           -0.154    12.622    
    SLICE_X47Y81         FDRE (Setup_fdre_C_R)       -0.429    12.193    design_1_i/decoder_5b4b_0/U0/Data_out_reg[27]
  -------------------------------------------------------------------
                         required time                         12.193    
                         arrival time                         -11.605    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.588ns  (required time - arrival time)
  Source:                 design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/decoder_5b4b_0/U0/Data_out_reg[35]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.419ns  (logic 0.456ns (5.417%)  route 7.963ns (94.583%))
  Logic Levels:           0  
  Clock Path Skew:        -0.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.647 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.892     3.186    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X28Y100        FDRE                                         r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.456     3.642 r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[1]/Q
                         net (fo=431, routed)         7.963    11.605    design_1_i/decoder_5b4b_0/U0/Data_out0
    SLICE_X47Y81         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/Data_out_reg[35]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.468    12.647    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X47Y81         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/Data_out_reg[35]/C
                         clock pessimism              0.129    12.776    
                         clock uncertainty           -0.154    12.622    
    SLICE_X47Y81         FDRE (Setup_fdre_C_R)       -0.429    12.193    design_1_i/decoder_5b4b_0/U0/Data_out_reg[35]
  -------------------------------------------------------------------
                         required time                         12.193    
                         arrival time                         -11.605    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.588ns  (required time - arrival time)
  Source:                 design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/decoder_5b4b_0/U0/Data_out_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.419ns  (logic 0.456ns (5.417%)  route 7.963ns (94.583%))
  Logic Levels:           0  
  Clock Path Skew:        -0.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.647 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.892     3.186    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X28Y100        FDRE                                         r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.456     3.642 r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[1]/Q
                         net (fo=431, routed)         7.963    11.605    design_1_i/decoder_5b4b_0/U0/Data_out0
    SLICE_X47Y81         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/Data_out_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.468    12.647    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X47Y81         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/Data_out_reg[4]/C
                         clock pessimism              0.129    12.776    
                         clock uncertainty           -0.154    12.622    
    SLICE_X47Y81         FDRE (Setup_fdre_C_R)       -0.429    12.193    design_1_i/decoder_5b4b_0/U0/Data_out_reg[4]
  -------------------------------------------------------------------
                         required time                         12.193    
                         arrival time                         -11.605    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.588ns  (required time - arrival time)
  Source:                 design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/decoder_5b4b_0/U0/Data_out_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.419ns  (logic 0.456ns (5.417%)  route 7.963ns (94.583%))
  Logic Levels:           0  
  Clock Path Skew:        -0.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.647 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.892     3.186    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X28Y100        FDRE                                         r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.456     3.642 r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[1]/Q
                         net (fo=431, routed)         7.963    11.605    design_1_i/decoder_5b4b_0/U0/Data_out0
    SLICE_X47Y81         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/Data_out_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.468    12.647    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X47Y81         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/Data_out_reg[7]/C
                         clock pessimism              0.129    12.776    
                         clock uncertainty           -0.154    12.622    
    SLICE_X47Y81         FDRE (Setup_fdre_C_R)       -0.429    12.193    design_1_i/decoder_5b4b_0/U0/Data_out_reg[7]
  -------------------------------------------------------------------
                         required time                         12.193    
                         arrival time                         -11.605    
  -------------------------------------------------------------------
                         slack                                  0.588    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.599%)  route 0.175ns (55.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.659     0.995    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y100        FDRE                                         r  design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/Q
                         net (fo=1, routed)           0.175     1.311    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[7]
    SLICE_X26Y98         SRL16E                                       r  design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.844     1.210    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y98         SRL16E                                       r  design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.283    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 design_1_i/decoder_5b4b_0/U0/Data_out_buffer_reg[136]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/decoder_5b4b_0/U0/Data_out_buffer_reg[132]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.412%)  route 0.226ns (61.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.552     0.888    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X52Y95         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/Data_out_buffer_reg[136]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/decoder_5b4b_0/U0/Data_out_buffer_reg[136]/Q
                         net (fo=2, routed)           0.226     1.255    design_1_i/decoder_5b4b_0/U0/Data_out_buffer[136]
    SLICE_X48Y93         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/Data_out_buffer_reg[132]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.824     1.190    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X48Y93         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/Data_out_buffer_reg[132]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X48Y93         FDRE (Hold_fdre_C_D)         0.071     1.226    design_1_i/decoder_5b4b_0/U0/Data_out_buffer_reg[132]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/decoder_5b4b_0/U0/Data_out_buffer_reg[130]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/decoder_5b4b_0/U0/Data_out_reg[130]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.148ns (46.151%)  route 0.173ns (53.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.552     0.888    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X50Y93         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/Data_out_buffer_reg[130]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDRE (Prop_fdre_C_Q)         0.148     1.036 r  design_1_i/decoder_5b4b_0/U0/Data_out_buffer_reg[130]/Q
                         net (fo=2, routed)           0.173     1.208    design_1_i/decoder_5b4b_0/U0/Data_out_buffer[130]
    SLICE_X49Y93         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/Data_out_reg[130]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.824     1.190    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X49Y93         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/Data_out_reg[130]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X49Y93         FDRE (Hold_fdre_C_D)         0.022     1.177    design_1_i/decoder_5b4b_0/U0/Data_out_reg[130]
  -------------------------------------------------------------------
                         required time                         -1.177    
                         arrival time                           1.208    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_i/decoder_5b4b_0/U0/Data_out_buffer_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/decoder_5b4b_0/U0/Data_out_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.690%)  route 0.206ns (59.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.552     0.888    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X53Y93         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/Data_out_buffer_reg[127]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y93         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/decoder_5b4b_0/U0/Data_out_buffer_reg[127]/Q
                         net (fo=2, routed)           0.206     1.234    design_1_i/decoder_5b4b_0/U0/Data_out_buffer[127]
    SLICE_X49Y93         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/Data_out_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.824     1.190    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X49Y93         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/Data_out_reg[127]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X49Y93         FDRE (Hold_fdre_C_D)         0.047     1.202    design_1_i/decoder_5b4b_0/U0/Data_out_reg[127]
  -------------------------------------------------------------------
                         required time                         -1.202    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/connection_embedded/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.686%)  route 0.117ns (45.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.555     0.891    design_1_i/connection_embedded/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y87         FDRE                                         r  design_1_i/connection_embedded/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y87         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/connection_embedded/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.117     1.148    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[8]
    SLICE_X34Y87         SRLC32E                                      r  design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.821     1.187    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y87         SRLC32E                                      r  design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.264     0.923    
    SLICE_X34Y87         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.106    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.148    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.902%)  route 0.180ns (56.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.659     0.995    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y100        FDRE                                         r  design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/Q
                         net (fo=1, routed)           0.180     1.316    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[6]
    SLICE_X26Y98         SRL16E                                       r  design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.844     1.210    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y98         SRL16E                                       r  design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.269    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/decoder_5b4b_0/U0/Data_in_buffer_reg[229]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/decoder_5b4b_0/U0/Data_in_buffer_reg[224]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.186ns (45.669%)  route 0.221ns (54.331%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.634     0.970    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X52Y104        FDRE                                         r  design_1_i/decoder_5b4b_0/U0/Data_in_buffer_reg[229]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y104        FDRE (Prop_fdre_C_Q)         0.141     1.111 r  design_1_i/decoder_5b4b_0/U0/Data_in_buffer_reg[229]/Q
                         net (fo=1, routed)           0.221     1.332    design_1_i/decoder_5b4b_0/U0/Data_in_buffer_reg_n_0_[229]
    SLICE_X48Y107        LUT4 (Prop_lut4_I3_O)        0.045     1.377 r  design_1_i/decoder_5b4b_0/U0/Data_in_buffer[224]_i_1/O
                         net (fo=1, routed)           0.000     1.377    design_1_i/decoder_5b4b_0/U0/Data_in_buffer[224]_i_1_n_0
    SLICE_X48Y107        FDRE                                         r  design_1_i/decoder_5b4b_0/U0/Data_in_buffer_reg[224]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.909     1.275    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X48Y107        FDRE                                         r  design_1_i/decoder_5b4b_0/U0/Data_in_buffer_reg[224]/C
                         clock pessimism             -0.039     1.236    
    SLICE_X48Y107        FDRE (Hold_fdre_C_D)         0.092     1.328    design_1_i/decoder_5b4b_0/U0/Data_in_buffer_reg[224]
  -------------------------------------------------------------------
                         required time                         -1.328    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/decoder_5b4b_0/U0/Data_out_buffer_reg[169]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/decoder_5b4b_0/U0/Data_out_reg[169]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.068%)  route 0.159ns (52.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.635     0.971    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X53Y100        FDRE                                         r  design_1_i/decoder_5b4b_0/U0/Data_out_buffer_reg[169]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y100        FDRE (Prop_fdre_C_Q)         0.141     1.112 r  design_1_i/decoder_5b4b_0/U0/Data_out_buffer_reg[169]/Q
                         net (fo=2, routed)           0.159     1.271    design_1_i/decoder_5b4b_0/U0/Data_out_buffer[169]
    SLICE_X53Y99         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/Data_out_reg[169]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.821     1.187    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X53Y99         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/Data_out_reg[169]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X53Y99         FDRE (Hold_fdre_C_D)         0.066     1.218    design_1_i/decoder_5b4b_0/U0/Data_out_reg[169]
  -------------------------------------------------------------------
                         required time                         -1.218    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/status_led/clk_divider_0/U0/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/status_led/clk_divider_0/U0/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.392ns (76.863%)  route 0.118ns (23.137%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.577     0.913    design_1_i/status_led/clk_divider_0/U0/clk_in
    SLICE_X31Y99         FDRE                                         r  design_1_i/status_led/clk_divider_0/U0/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/status_led/clk_divider_0/U0/count_reg[20]/Q
                         net (fo=2, routed)           0.117     1.171    design_1_i/status_led/clk_divider_0/U0/count_reg[20]
    SLICE_X31Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.368 r  design_1_i/status_led/clk_divider_0/U0/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.369    design_1_i/status_led/clk_divider_0/U0/count_reg[20]_i_1_n_0
    SLICE_X31Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.423 r  design_1_i/status_led/clk_divider_0/U0/count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.423    design_1_i/status_led/clk_divider_0/U0/count_reg[24]_i_1_n_7
    SLICE_X31Y100        FDRE                                         r  design_1_i/status_led/clk_divider_0/U0/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.931     1.297    design_1_i/status_led/clk_divider_0/U0/clk_in
    SLICE_X31Y100        FDRE                                         r  design_1_i/status_led/clk_divider_0/U0/count_reg[24]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X31Y100        FDRE (Hold_fdre_C_D)         0.105     1.367    design_1_i/status_led/clk_divider_0/U0/count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.367    
                         arrival time                           1.423    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/decoder_5b4b_0/U0/Data_out_buffer_reg[145]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/decoder_5b4b_0/U0/Data_out_buffer_reg[141]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.174%)  route 0.260ns (64.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.552     0.888    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X52Y95         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/Data_out_buffer_reg[145]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/decoder_5b4b_0/U0/Data_out_buffer_reg[145]/Q
                         net (fo=2, routed)           0.260     1.288    design_1_i/decoder_5b4b_0/U0/Data_out_buffer[145]
    SLICE_X49Y92         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/Data_out_buffer_reg[141]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.823     1.189    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X49Y92         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/Data_out_buffer_reg[141]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X49Y92         FDRE (Hold_fdre_C_D)         0.078     1.232    design_1_i/decoder_5b4b_0/U0/Data_out_buffer_reg[141]
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.057    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X43Y91    design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X44Y91    design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[100]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X44Y94    design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[101]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X43Y95    design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[102]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X43Y94    design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[103]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X43Y98    design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[104]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X42Y97    design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[105]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X42Y97    design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[106]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X44Y96    design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[107]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y87    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y87    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y87    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y87    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_in
                            (input port)
  Destination:            design_1_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.739ns  (logic 1.533ns (26.703%)  route 4.207ns (73.297%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.652ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  reset_in (IN)
                         net (fo=0)                   0.000     0.000    reset_in
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  reset_in_IBUF_inst/O
                         net (fo=1, routed)           4.207     5.739    design_1_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/aux_reset_in
    SLICE_X45Y86         FDRE                                         r  design_1_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.473     2.652    design_1_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/slowest_sync_clk
    SLICE_X45Y86         FDRE                                         r  design_1_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.758ns  (logic 0.124ns (7.055%)  route 1.634ns (92.945%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.634     1.634    design_1_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X44Y87         LUT1 (Prop_lut1_I0_O)        0.124     1.758 r  design_1_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.758    design_1_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X44Y87         FDRE                                         r  design_1_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.474     2.653    design_1_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X44Y87         FDRE                                         r  design_1_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.700ns  (logic 0.045ns (6.432%)  route 0.655ns (93.568%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.655     0.655    design_1_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X44Y87         LUT1 (Prop_lut1_I0_O)        0.045     0.700 r  design_1_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.700    design_1_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X44Y87         FDRE                                         r  design_1_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.820     1.186    design_1_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X44Y87         FDRE                                         r  design_1_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 reset_in
                            (input port)
  Destination:            design_1_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.299ns  (logic 0.300ns (13.047%)  route 1.999ns (86.953%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  reset_in (IN)
                         net (fo=0)                   0.000     0.000    reset_in
    M19                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  reset_in_IBUF_inst/O
                         net (fo=1, routed)           1.999     2.299    design_1_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/aux_reset_in
    SLICE_X45Y86         FDRE                                         r  design_1_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.819     1.185    design_1_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/slowest_sync_clk
    SLICE_X45Y86         FDRE                                         r  design_1_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/connection_embedded/rsa_communicatie/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.110ns  (logic 2.384ns (58.010%)  route 1.726ns (41.990%))
  Logic Levels:           12  (CARRY4=11 LUT3=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.649     2.943    design_1_i/Karakter_FIFO_0/U0/clk
    SLICE_X44Y90         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y90         FDRE (Prop_fdre_C_Q)         0.456     3.399 f  design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[4]/Q
                         net (fo=3, routed)           1.232     4.631    design_1_i/Karakter_FIFO_0/U0/dataBuffer[4]
    SLICE_X40Y89         LUT3 (Prop_lut3_I1_O)        0.124     4.755 r  design_1_i/Karakter_FIFO_0/U0/dataAvailable_INST_0_i_52/O
                         net (fo=1, routed)           0.000     4.755    design_1_i/Karakter_FIFO_0/U0/dataAvailable_INST_0_i_52_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.305 r  design_1_i/Karakter_FIFO_0/U0/dataAvailable_INST_0_i_45/CO[3]
                         net (fo=1, routed)           0.000     5.305    design_1_i/Karakter_FIFO_0/U0/dataAvailable_INST_0_i_45_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.419 r  design_1_i/Karakter_FIFO_0/U0/dataAvailable_INST_0_i_40/CO[3]
                         net (fo=1, routed)           0.000     5.419    design_1_i/Karakter_FIFO_0/U0/dataAvailable_INST_0_i_40_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.533 r  design_1_i/Karakter_FIFO_0/U0/dataAvailable_INST_0_i_35/CO[3]
                         net (fo=1, routed)           0.000     5.533    design_1_i/Karakter_FIFO_0/U0/dataAvailable_INST_0_i_35_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.647 r  design_1_i/Karakter_FIFO_0/U0/dataAvailable_INST_0_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.647    design_1_i/Karakter_FIFO_0/U0/dataAvailable_INST_0_i_30_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.761 r  design_1_i/Karakter_FIFO_0/U0/dataAvailable_INST_0_i_25/CO[3]
                         net (fo=1, routed)           0.000     5.761    design_1_i/Karakter_FIFO_0/U0/dataAvailable_INST_0_i_25_n_0
    SLICE_X40Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.875 r  design_1_i/Karakter_FIFO_0/U0/dataAvailable_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.875    design_1_i/Karakter_FIFO_0/U0/dataAvailable_INST_0_i_20_n_0
    SLICE_X40Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.989 r  design_1_i/Karakter_FIFO_0/U0/dataAvailable_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.989    design_1_i/Karakter_FIFO_0/U0/dataAvailable_INST_0_i_15_n_0
    SLICE_X40Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.103 r  design_1_i/Karakter_FIFO_0/U0/dataAvailable_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.103    design_1_i/Karakter_FIFO_0/U0/dataAvailable_INST_0_i_10_n_0
    SLICE_X40Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.217 r  design_1_i/Karakter_FIFO_0/U0/dataAvailable_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.217    design_1_i/Karakter_FIFO_0/U0/dataAvailable_INST_0_i_5_n_0
    SLICE_X40Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.331 r  design_1_i/Karakter_FIFO_0/U0/dataAvailable_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.331    design_1_i/Karakter_FIFO_0/U0/dataAvailable_INST_0_i_1_n_0
    SLICE_X40Y99         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.559 r  design_1_i/Karakter_FIFO_0/U0/dataAvailable_INST_0/CO[2]
                         net (fo=1, routed)           0.493     7.053    design_1_i/connection_embedded/rsa_communicatie/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[0]
    SLICE_X39Y98         FDRE                                         r  design_1_i/connection_embedded/rsa_communicatie/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.480     2.659    design_1_i/connection_embedded/rsa_communicatie/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X39Y98         FDRE                                         r  design_1_i/connection_embedded/rsa_communicatie/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/Karakter_FIFO_0/U0/karakter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.243ns  (logic 0.518ns (41.672%)  route 0.725ns (58.328%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.652     2.946    design_1_i/Karakter_FIFO_0/U0/clk
    SLICE_X38Y94         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y94         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[20]/Q
                         net (fo=1, routed)           0.725     4.189    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[20]
    SLICE_X38Y96         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.479     2.658    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X38Y96         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/Karakter_FIFO_0/U0/karakter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.219ns  (logic 0.456ns (37.407%)  route 0.763ns (62.593%))
  Logic Levels:           0  
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.651     2.945    design_1_i/Karakter_FIFO_0/U0/clk
    SLICE_X40Y95         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[22]/Q
                         net (fo=1, routed)           0.763     4.164    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[22]
    SLICE_X39Y95         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.479     2.658    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X39Y95         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/Karakter_FIFO_0/U0/karakter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.173ns  (logic 0.456ns (38.873%)  route 0.717ns (61.127%))
  Logic Levels:           0  
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.649     2.943    design_1_i/Karakter_FIFO_0/U0/clk
    SLICE_X43Y90         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDRE (Prop_fdre_C_Q)         0.456     3.399 r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[4]/Q
                         net (fo=1, routed)           0.717     4.116    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[4]
    SLICE_X43Y89         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.477     2.656    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X43Y89         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/Karakter_FIFO_0/U0/karakter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.146ns  (logic 0.518ns (45.196%)  route 0.628ns (54.804%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.652     2.946    design_1_i/Karakter_FIFO_0/U0/clk
    SLICE_X38Y94         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y94         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[21]/Q
                         net (fo=1, routed)           0.628     4.092    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[21]
    SLICE_X36Y95         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.479     2.658    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X36Y95         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/Karakter_FIFO_0/U0/karakter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.141ns  (logic 0.518ns (45.399%)  route 0.623ns (54.601%))
  Logic Levels:           0  
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.649     2.943    design_1_i/Karakter_FIFO_0/U0/clk
    SLICE_X42Y89         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDRE (Prop_fdre_C_Q)         0.518     3.461 r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[3]/Q
                         net (fo=1, routed)           0.623     4.084    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[3]
    SLICE_X40Y87         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.475     2.654    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X40Y87         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/Karakter_FIFO_0/U0/karakter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.130ns  (logic 0.518ns (45.824%)  route 0.612ns (54.176%))
  Logic Levels:           0  
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.651     2.945    design_1_i/Karakter_FIFO_0/U0/clk
    SLICE_X38Y91         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y91         FDRE (Prop_fdre_C_Q)         0.518     3.463 r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[17]/Q
                         net (fo=1, routed)           0.612     4.075    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[17]
    SLICE_X35Y94         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.480     2.659    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X35Y94         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/Karakter_FIFO_0/U0/karakter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.116ns  (logic 0.518ns (46.407%)  route 0.598ns (53.593%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.649     2.943    design_1_i/Karakter_FIFO_0/U0/clk
    SLICE_X42Y89         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDRE (Prop_fdre_C_Q)         0.518     3.461 r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[2]/Q
                         net (fo=1, routed)           0.598     4.059    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[2]
    SLICE_X42Y88         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.476     2.655    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X42Y88         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/Karakter_FIFO_0/U0/karakter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.111ns  (logic 0.518ns (46.627%)  route 0.593ns (53.373%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.649     2.943    design_1_i/Karakter_FIFO_0/U0/clk
    SLICE_X42Y89         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDRE (Prop_fdre_C_Q)         0.518     3.461 r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[1]/Q
                         net (fo=1, routed)           0.593     4.054    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X41Y88         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.476     2.655    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X41Y88         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/Karakter_FIFO_0/U0/karakter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.074ns  (logic 0.456ns (42.445%)  route 0.618ns (57.555%))
  Logic Levels:           0  
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.649     2.943    design_1_i/Karakter_FIFO_0/U0/clk
    SLICE_X41Y90         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDRE (Prop_fdre_C_Q)         0.456     3.399 r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[30]/Q
                         net (fo=1, routed)           0.618     4.017    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[30]
    SLICE_X38Y92         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.478     2.657    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X38Y92         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/Karakter_FIFO_0/U0/karakter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.587%)  route 0.108ns (43.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.556     0.892    design_1_i/Karakter_FIFO_0/U0/clk
    SLICE_X39Y94         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[23]/Q
                         net (fo=1, routed)           0.108     1.141    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[23]
    SLICE_X39Y95         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.824     1.190    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X39Y95         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/Karakter_FIFO_0/U0/karakter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.647%)  route 0.112ns (44.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.555     0.891    design_1_i/Karakter_FIFO_0/U0/clk
    SLICE_X40Y90         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[13]/Q
                         net (fo=1, routed)           0.112     1.144    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[13]
    SLICE_X39Y90         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.823     1.189    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X39Y90         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/Karakter_FIFO_0/U0/karakter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.193%)  route 0.114ns (44.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.555     0.891    design_1_i/Karakter_FIFO_0/U0/clk
    SLICE_X40Y91         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y91         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[29]/Q
                         net (fo=1, routed)           0.114     1.146    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[29]
    SLICE_X39Y91         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.823     1.189    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X39Y91         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/Karakter_FIFO_0/U0/karakter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.783%)  route 0.116ns (45.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.556     0.892    design_1_i/Karakter_FIFO_0/U0/clk
    SLICE_X40Y93         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[26]/Q
                         net (fo=1, routed)           0.116     1.149    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[26]
    SLICE_X38Y93         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.824     1.190    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X38Y93         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/Karakter_FIFO_0/U0/karakter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.263ns  (logic 0.164ns (62.317%)  route 0.099ns (37.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.555     0.891    design_1_i/Karakter_FIFO_0/U0/clk
    SLICE_X38Y91         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y91         FDRE (Prop_fdre_C_Q)         0.164     1.055 r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[14]/Q
                         net (fo=1, routed)           0.099     1.154    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[14]
    SLICE_X36Y91         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.823     1.189    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X36Y91         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/Karakter_FIFO_0/U0/karakter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.781%)  route 0.148ns (51.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.556     0.892    design_1_i/Karakter_FIFO_0/U0/clk
    SLICE_X39Y94         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[18]/Q
                         net (fo=1, routed)           0.148     1.181    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[18]
    SLICE_X37Y94         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.824     1.190    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X37Y94         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/Karakter_FIFO_0/U0/karakter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.081%)  route 0.158ns (52.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.555     0.891    design_1_i/Karakter_FIFO_0/U0/clk
    SLICE_X41Y90         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[8]/Q
                         net (fo=1, routed)           0.158     1.190    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[8]
    SLICE_X42Y90         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.823     1.189    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X42Y90         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/Karakter_FIFO_0/U0/karakter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.301ns  (logic 0.148ns (49.089%)  route 0.153ns (50.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.554     0.890    design_1_i/Karakter_FIFO_0/U0/clk
    SLICE_X42Y89         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDRE (Prop_fdre_C_Q)         0.148     1.038 r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[5]/Q
                         net (fo=1, routed)           0.153     1.191    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[5]
    SLICE_X41Y88         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.822     1.188    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X41Y88         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/Karakter_FIFO_0/U0/karakter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.946%)  route 0.166ns (54.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.555     0.891    design_1_i/Karakter_FIFO_0/U0/clk
    SLICE_X40Y90         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[11]/Q
                         net (fo=1, routed)           0.166     1.197    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[11]
    SLICE_X38Y90         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.823     1.189    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X38Y90         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/Karakter_FIFO_0/U0/karakter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.761%)  route 0.167ns (54.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.555     0.891    design_1_i/Karakter_FIFO_0/U0/clk
    SLICE_X40Y91         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y91         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[12]/Q
                         net (fo=1, routed)           0.167     1.199    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[12]
    SLICE_X39Y91         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.823     1.189    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X39Y91         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           135 Endpoints
Min Delay           135 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/communicatie_protoco_0/U0/crc_d_fail_reg/G
                            (positive level-sensitive latch)
  Destination:            digitaal_status_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.194ns  (logic 4.586ns (37.610%)  route 7.608ns (62.390%))
  Logic Levels:           4  (LDCE=1 LUT2=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y84         LDCE                         0.000     0.000 r  design_1_i/communicatie_protoco_0/U0/crc_d_fail_reg/G
    SLICE_X51Y84         LDCE (EnToQ_ldce_G_Q)        0.763     0.763 r  design_1_i/communicatie_protoco_0/U0/crc_d_fail_reg/Q
                         net (fo=2, routed)           1.296     2.059    design_1_i/status_led/util_vector_logic_0/Op2[0]
    SLICE_X66Y87         LUT2 (Prop_lut2_I1_O)        0.124     2.183 f  design_1_i/status_led/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=2, routed)           2.068     4.251    design_1_i/status_led/rgb_led_controller_0/U0/blink
    SLICE_X33Y98         LUT2 (Prop_lut2_I0_O)        0.124     4.375 r  design_1_i/status_led/rgb_led_controller_0/U0/rgb_out[0]_INST_0/O
                         net (fo=1, routed)           4.243     8.619    digitaal_status_led_OBUF[0]
    N15                  OBUF (Prop_obuf_I_O)         3.575    12.194 r  digitaal_status_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.194    digitaal_status_led[0]
    N15                                                               r  digitaal_status_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/communicatie_protoco_0/U0/crc_d_fail_reg/G
                            (positive level-sensitive latch)
  Destination:            digitaal_status_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.721ns  (logic 4.400ns (45.262%)  route 5.321ns (54.738%))
  Logic Levels:           3  (LDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y84         LDCE                         0.000     0.000 r  design_1_i/communicatie_protoco_0/U0/crc_d_fail_reg/G
    SLICE_X51Y84         LDCE (EnToQ_ldce_G_Q)        0.763     0.763 f  design_1_i/communicatie_protoco_0/U0/crc_d_fail_reg/Q
                         net (fo=2, routed)           1.296     2.059    design_1_i/status_led/util_vector_logic_0/Op2[0]
    SLICE_X66Y87         LUT2 (Prop_lut2_I1_O)        0.124     2.183 r  design_1_i/status_led/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=2, routed)           4.025     6.208    digitaal_status_led_OBUF[1]
    G17                  OBUF (Prop_obuf_I_O)         3.513     9.721 r  digitaal_status_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.721    digitaal_status_led[1]
    G17                                                               r  digitaal_status_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/communicatie_protoco_0/U0/crc_d_fail_reg/G
                            (positive level-sensitive latch)
  Destination:            LED_1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.239ns  (logic 4.320ns (52.435%)  route 3.919ns (47.565%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y84         LDCE                         0.000     0.000 r  design_1_i/communicatie_protoco_0/U0/crc_d_fail_reg/G
    SLICE_X51Y84         LDCE (EnToQ_ldce_G_Q)        0.763     0.763 r  design_1_i/communicatie_protoco_0/U0/crc_d_fail_reg/Q
                         net (fo=2, routed)           3.919     4.682    LED_1_OBUF
    P14                  OBUF (Prop_obuf_I_O)         3.557     8.239 r  LED_1_OBUF_inst/O
                         net (fo=0)                   0.000     8.239    LED_1
    P14                                                               r  LED_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/communicatie_protoco_0/U0/crc_h_fail_reg/G
                            (positive level-sensitive latch)
  Destination:            LED_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.630ns  (logic 4.155ns (54.454%)  route 3.475ns (45.546%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y84         LDCE                         0.000     0.000 r  design_1_i/communicatie_protoco_0/U0/crc_h_fail_reg/G
    SLICE_X50Y84         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  design_1_i/communicatie_protoco_0/U0/crc_h_fail_reg/Q
                         net (fo=2, routed)           3.475     4.100    LED_0_OBUF
    R14                  OBUF (Prop_obuf_I_O)         3.530     7.630 r  LED_0_OBUF_inst/O
                         net (fo=0)                   0.000     7.630    LED_0
    R14                                                               r  LED_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/module_demodulator/demodulator_0/U0/output_ready_o_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.673ns  (logic 1.001ns (37.443%)  route 1.672ns (62.557%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y107        LDCE                         0.000     0.000 r  design_1_i/module_demodulator/demodulator_0/U0/output_ready_o_reg/G
    SLICE_X26Y107        LDCE (EnToQ_ldce_G_Q)        0.849     0.849 r  design_1_i/module_demodulator/demodulator_0/U0/output_ready_o_reg/Q
                         net (fo=3, routed)           1.023     1.872    design_1_i/decoder_5b4b_0/U0/Data_rdy
    SLICE_X29Y101        LUT3 (Prop_lut3_I1_O)        0.152     2.024 r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[1]_i_1/O
                         net (fo=1, routed)           0.649     2.673    design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[1]_i_1_n_0
    SLICE_X28Y101        LDCE                                         r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/module_demodulator/demodulator_0/U0/output_ready_o_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.470ns  (logic 0.973ns (39.387%)  route 1.497ns (60.613%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y107        LDCE                         0.000     0.000 r  design_1_i/module_demodulator/demodulator_0/U0/output_ready_o_reg/G
    SLICE_X26Y107        LDCE (EnToQ_ldce_G_Q)        0.849     0.849 f  design_1_i/module_demodulator/demodulator_0/U0/output_ready_o_reg/Q
                         net (fo=3, routed)           1.023     1.872    design_1_i/decoder_5b4b_0/U0/Data_rdy
    SLICE_X29Y101        LUT4 (Prop_lut4_I2_O)        0.124     1.996 r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[0]_i_1/O
                         net (fo=1, routed)           0.474     2.470    design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[0]_i_1_n_0
    SLICE_X30Y101        LDCE                                         r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[96]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/communicatie_protoco_0/U0/data_out_reg[48]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.319ns  (logic 0.625ns (26.956%)  route 1.694ns (73.044%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91         LDCE                         0.000     0.000 r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[96]/G
    SLICE_X50Y91         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[96]/Q
                         net (fo=5, routed)           1.694     2.319    design_1_i/communicatie_protoco_0/U0/p_30_in
    SLICE_X41Y94         LDCE                                         r  design_1_i/communicatie_protoco_0/U0/data_out_reg[48]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[114]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/communicatie_protoco_0/U0/data_out_reg[66]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.293ns  (logic 0.625ns (27.254%)  route 1.668ns (72.746%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y90         LDCE                         0.000     0.000 r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[114]/G
    SLICE_X50Y90         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[114]/Q
                         net (fo=5, routed)           1.668     2.293    design_1_i/communicatie_protoco_0/U0/p_9_in14_in
    SLICE_X41Y96         LDCE                                         r  design_1_i/communicatie_protoco_0/U0/data_out_reg[66]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[79]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/communicatie_protoco_0/U0/data_out_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.247ns  (logic 0.625ns (27.811%)  route 1.622ns (72.189%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y87         LDCE                         0.000     0.000 r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[79]/G
    SLICE_X50Y87         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[79]/Q
                         net (fo=7, routed)           1.622     2.247    design_1_i/communicatie_protoco_0/U0/p_17_in
    SLICE_X41Y93         LDCE                                         r  design_1_i/communicatie_protoco_0/U0/data_out_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[100]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/communicatie_protoco_0/U0/data_out_reg[52]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.244ns  (logic 0.625ns (27.848%)  route 1.619ns (72.152%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91         LDCE                         0.000     0.000 r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[100]/G
    SLICE_X50Y91         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[100]/Q
                         net (fo=5, routed)           1.619     2.244    design_1_i/communicatie_protoco_0/U0/p_34_in
    SLICE_X41Y97         LDCE                                         r  design_1_i/communicatie_protoco_0/U0/data_out_reg[52]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[173]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/communicatie_protoco_0/U0/data_out_reg[125]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.158ns (54.869%)  route 0.130ns (45.131%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         LDCE                         0.000     0.000 r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[173]/G
    SLICE_X48Y99         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[173]/Q
                         net (fo=3, routed)           0.130     0.288    design_1_i/communicatie_protoco_0/U0/p_10_in52_in
    SLICE_X46Y99         LDCE                                         r  design_1_i/communicatie_protoco_0/U0/data_out_reg[125]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[165]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/communicatie_protoco_0/U0/data_out_reg[117]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.158ns (52.575%)  route 0.143ns (47.425%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y98         LDCE                         0.000     0.000 r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[165]/G
    SLICE_X48Y98         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[165]/Q
                         net (fo=4, routed)           0.143     0.301    design_1_i/communicatie_protoco_0/U0/p_2_in44_in
    SLICE_X47Y98         LDCE                                         r  design_1_i/communicatie_protoco_0/U0/data_out_reg[117]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[70]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/communicatie_protoco_0/U0/data_out_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.158ns (48.910%)  route 0.165ns (51.090%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y97         LDCE                         0.000     0.000 r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[70]/G
    SLICE_X39Y97         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[70]/Q
                         net (fo=2, routed)           0.165     0.323    design_1_i/communicatie_protoco_0/U0/p_12_in
    SLICE_X40Y96         LDCE                                         r  design_1_i/communicatie_protoco_0/U0/data_out_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[141]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/communicatie_protoco_0/U0/data_out_reg[93]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.158ns (48.844%)  route 0.165ns (51.156%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         LDCE                         0.000     0.000 r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[141]/G
    SLICE_X49Y94         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[141]/Q
                         net (fo=3, routed)           0.165     0.323    design_1_i/communicatie_protoco_0/U0/p_30_in35_in
    SLICE_X49Y96         LDCE                                         r  design_1_i/communicatie_protoco_0/U0/data_out_reg[93]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[50]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/communicatie_protoco_0/U0/data_out_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.158ns (47.986%)  route 0.171ns (52.014%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         LDCE                         0.000     0.000 r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[50]/G
    SLICE_X47Y87         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[50]/Q
                         net (fo=4, routed)           0.171     0.329    design_1_i/communicatie_protoco_0/U0/p_1_in1_in
    SLICE_X44Y89         LDCE                                         r  design_1_i/communicatie_protoco_0/U0/data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[57]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/communicatie_protoco_0/U0/data_out_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.158ns (47.628%)  route 0.174ns (52.372%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         LDCE                         0.000     0.000 r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[57]/G
    SLICE_X47Y90         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[57]/Q
                         net (fo=4, routed)           0.174     0.332    design_1_i/communicatie_protoco_0/U0/p_0_in56_in
    SLICE_X45Y90         LDCE                                         r  design_1_i/communicatie_protoco_0/U0/data_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[157]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/communicatie_protoco_0/U0/data_out_reg[109]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.158ns (47.326%)  route 0.176ns (52.674%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         LDCE                         0.000     0.000 r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[157]/G
    SLICE_X52Y97         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[157]/Q
                         net (fo=3, routed)           0.176     0.334    design_1_i/communicatie_protoco_0/U0/p_44_in
    SLICE_X49Y97         LDCE                                         r  design_1_i/communicatie_protoco_0/U0/data_out_reg[109]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[52]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/communicatie_protoco_0/U0/data_out_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.337ns  (logic 0.158ns (46.862%)  route 0.179ns (53.138%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y89         LDCE                         0.000     0.000 r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[52]/G
    SLICE_X48Y89         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[52]/Q
                         net (fo=6, routed)           0.179     0.337    design_1_i/communicatie_protoco_0/U0/p_2_in
    SLICE_X44Y89         LDCE                                         r  design_1_i/communicatie_protoco_0/U0/data_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[59]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/communicatie_protoco_0/U0/data_out_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.337ns  (logic 0.158ns (46.846%)  route 0.179ns (53.154%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y89         LDCE                         0.000     0.000 r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[59]/G
    SLICE_X48Y89         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[59]/Q
                         net (fo=4, routed)           0.179     0.337    design_1_i/communicatie_protoco_0/U0/p_0_in79_in
    SLICE_X44Y89         LDCE                                         r  design_1_i/communicatie_protoco_0/U0/data_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/status_led/rgb_led_controller_0/U0/blink_active_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/status_led/rgb_led_controller_0/U0/blink_active_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y98         FDRE                         0.000     0.000 r  design_1_i/status_led/rgb_led_controller_0/U0/blink_active_reg/C
    SLICE_X33Y98         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  design_1_i/status_led/rgb_led_controller_0/U0/blink_active_reg/Q
                         net (fo=2, routed)           0.156     0.297    design_1_i/status_led/rgb_led_controller_0/U0/blink_active
    SLICE_X33Y98         LUT1 (Prop_lut1_I0_O)        0.042     0.339 r  design_1_i/status_led/rgb_led_controller_0/U0/blink_active_i_1/O
                         net (fo=1, routed)           0.000     0.339    design_1_i/status_led/rgb_led_controller_0/U0/p_0_in
    SLICE_X33Y98         FDRE                                         r  design_1_i/status_led/rgb_led_controller_0/U0/blink_active_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay           208 Endpoints
Min Delay           208 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/connection_embedded/status_led_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            embedded_status_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.556ns  (logic 3.956ns (41.401%)  route 5.600ns (58.599%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.645     2.939    design_1_i/connection_embedded/status_led_RnM/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y84         FDRE                                         r  design_1_i/connection_embedded/status_led_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y84         FDRE (Prop_fdre_C_Q)         0.456     3.395 r  design_1_i/connection_embedded/status_led_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           5.600     8.995    embedded_status_led_OBUF[2]
    G14                  OBUF (Prop_obuf_I_O)         3.500    12.495 r  embedded_status_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.495    embedded_status_led[2]
    G14                                                               r  embedded_status_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/connection_embedded/status_led_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            embedded_status_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.338ns  (logic 4.039ns (48.440%)  route 4.299ns (51.560%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.645     2.939    design_1_i/connection_embedded/status_led_RnM/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y84         FDRE                                         r  design_1_i/connection_embedded/status_led_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y84         FDRE (Prop_fdre_C_Q)         0.456     3.395 r  design_1_i/connection_embedded/status_led_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=3, routed)           4.299     7.694    embedded_status_led_OBUF[0]
    M15                  OBUF (Prop_obuf_I_O)         3.583    11.277 r  embedded_status_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.277    embedded_status_led[0]
    M15                                                               r  embedded_status_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/connection_embedded/status_led_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            embedded_status_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.238ns  (logic 4.051ns (49.176%)  route 4.187ns (50.824%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.645     2.939    design_1_i/connection_embedded/status_led_RnM/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y84         FDRE                                         r  design_1_i/connection_embedded/status_led_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y84         FDRE (Prop_fdre_C_Q)         0.456     3.395 r  design_1_i/connection_embedded/status_led_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=3, routed)           4.187     7.582    embedded_status_led_OBUF[1]
    L14                  OBUF (Prop_obuf_I_O)         3.595    11.177 r  embedded_status_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.177    embedded_status_led[1]
    L14                                                               r  embedded_status_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.067ns  (logic 0.606ns (8.575%)  route 6.461ns (91.425%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.892     3.186    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X28Y100        FDRE                                         r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.456     3.642 r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[1]/Q
                         net (fo=431, routed)         4.287     7.929    design_1_i/decoder_5b4b_0/U0/Data_out0
    SLICE_X48Y103        LUT2 (Prop_lut2_I0_O)        0.150     8.079 r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[2]_i_1/O
                         net (fo=241, routed)         2.174    10.253    design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[2]_i_1_n_0
    SLICE_X30Y101        LDCE                                         r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/communicatie_protoco_0/U0/data_ready_output_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.266ns  (logic 0.557ns (13.058%)  route 3.709ns (86.942%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.643     2.937    design_1_i/communicatie_protoco_0/U0/clk
    SLICE_X49Y84         FDRE                                         r  design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y84         FDRE (Prop_fdre_C_Q)         0.456     3.393 r  design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS_reg[4]/Q
                         net (fo=1, routed)           1.853     5.246    design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS_reg_n_0_[4]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.347 r  design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS_reg_n_0_[4]_BUFG_inst/O
                         net (fo=133, routed)         1.855     7.203    design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS_reg_n_0_[4]_BUFG
    SLICE_X38Y99         LDCE                                         r  design_1_i/communicatie_protoco_0/U0/data_ready_output_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/decoder_5b4b_0/U0/counter_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.987ns  (logic 0.923ns (30.898%)  route 2.064ns (69.102%))
  Logic Levels:           2  (LUT4=2)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.700     2.994    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X30Y99         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/counter_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.478     3.472 f  design_1_i/decoder_5b4b_0/U0/counter_temp_reg[1]/Q
                         net (fo=6, routed)           0.837     4.309    design_1_i/decoder_5b4b_0/U0/counter_temp_reg[1]
    SLICE_X29Y99         LUT4 (Prop_lut4_I2_O)        0.295     4.604 r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[5]_i_3/O
                         net (fo=2, routed)           0.433     5.037    design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[5]_i_3_n_0
    SLICE_X29Y99         LUT4 (Prop_lut4_I0_O)        0.150     5.187 r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[5]_i_1/O
                         net (fo=1, routed)           0.794     5.981    design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[5]_i_1_n_0
    SLICE_X30Y101        LDCE                                         r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/decoder_5b4b_0/U0/counter_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.689ns  (logic 0.897ns (33.357%)  route 1.792ns (66.643%))
  Logic Levels:           2  (LUT4=2)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.700     2.994    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X30Y99         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/counter_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.478     3.472 r  design_1_i/decoder_5b4b_0/U0/counter_temp_reg[1]/Q
                         net (fo=6, routed)           0.837     4.309    design_1_i/decoder_5b4b_0/U0/counter_temp_reg[1]
    SLICE_X29Y99         LUT4 (Prop_lut4_I2_O)        0.295     4.604 f  design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[5]_i_3/O
                         net (fo=2, routed)           0.433     5.037    design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[5]_i_3_n_0
    SLICE_X29Y99         LUT4 (Prop_lut4_I1_O)        0.124     5.161 r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[4]_i_1/O
                         net (fo=1, routed)           0.522     5.683    design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[4]_i_1_n_0
    SLICE_X28Y101        LDCE                                         r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/module_demodulator/demodulator_0/U0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/module_demodulator/demodulator_0/U0/output_ready_o_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.201ns  (logic 0.580ns (26.353%)  route 1.621ns (73.647%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.889     3.183    design_1_i/module_demodulator/demodulator_0/U0/clk
    SLICE_X28Y109        FDRE                                         r  design_1_i/module_demodulator/demodulator_0/U0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y109        FDRE (Prop_fdre_C_Q)         0.456     3.639 f  design_1_i/module_demodulator/demodulator_0/U0/FSM_sequential_state_reg[1]/Q
                         net (fo=19, routed)          1.009     4.648    design_1_i/module_demodulator/demodulator_0/U0/state[1]
    SLICE_X26Y107        LUT2 (Prop_lut2_I1_O)        0.124     4.772 r  design_1_i/module_demodulator/demodulator_0/U0/output_ready_o_reg_i_1/O
                         net (fo=1, routed)           0.612     5.384    design_1_i/module_demodulator/demodulator_0/U0/output_ready_o_reg_i_1_n_0
    SLICE_X26Y107        LDCE                                         r  design_1_i/module_demodulator/demodulator_0/U0/output_ready_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/module_demodulator/demodulator_0/U0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/module_demodulator/demodulator_0/U0/timer_reset_o_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.960ns  (logic 0.606ns (30.914%)  route 1.354ns (69.086%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.889     3.183    design_1_i/module_demodulator/demodulator_0/U0/clk
    SLICE_X28Y109        FDRE                                         r  design_1_i/module_demodulator/demodulator_0/U0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y109        FDRE (Prop_fdre_C_Q)         0.456     3.639 f  design_1_i/module_demodulator/demodulator_0/U0/FSM_sequential_state_reg[1]/Q
                         net (fo=19, routed)          0.972     4.611    design_1_i/module_demodulator/demodulator_0/U0/state[1]
    SLICE_X31Y109        LUT3 (Prop_lut3_I0_O)        0.150     4.761 r  design_1_i/module_demodulator/demodulator_0/U0/timer_reset_o_reg_i_1/O
                         net (fo=1, routed)           0.383     5.143    design_1_i/module_demodulator/demodulator_0/U0/timer_reset_o_reg_i_1_n_0
    SLICE_X31Y109        LDCE                                         r  design_1_i/module_demodulator/demodulator_0/U0/timer_reset_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.899ns  (logic 0.580ns (30.544%)  route 1.319ns (69.456%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.892     3.186    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X28Y100        FDRE                                         r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.456     3.642 r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[4]/Q
                         net (fo=201, routed)         0.845     4.487    design_1_i/decoder_5b4b_0/U0/counter_temp0
    SLICE_X29Y101        LUT4 (Prop_lut4_I3_O)        0.124     4.611 r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[0]_i_1/O
                         net (fo=1, routed)           0.474     5.085    design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[0]_i_1_n_0
    SLICE_X30Y101        LDCE                                         r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/decoder_5b4b_0/U0/Data_out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.549     0.885    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X45Y81         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/Data_out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y81         FDRE (Prop_fdre_C_Q)         0.128     1.013 r  design_1_i/decoder_5b4b_0/U0/Data_out_reg[31]/Q
                         net (fo=1, routed)           0.059     1.072    design_1_i/communicatie_protoco_0/U0/data_in[31]
    SLICE_X44Y81         LDCE                                         r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/decoder_5b4b_0/U0/Data_out_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[41]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.190ns  (logic 0.128ns (67.295%)  route 0.062ns (32.705%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.549     0.885    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X45Y81         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/Data_out_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y81         FDRE (Prop_fdre_C_Q)         0.128     1.013 r  design_1_i/decoder_5b4b_0/U0/Data_out_reg[41]/Q
                         net (fo=1, routed)           0.062     1.075    design_1_i/communicatie_protoco_0/U0/data_in[41]
    SLICE_X44Y81         LDCE                                         r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[41]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/decoder_5b4b_0/U0/Data_out_reg[65]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[65]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.554     0.890    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X49Y91         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/Data_out_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y91         FDRE (Prop_fdre_C_Q)         0.128     1.018 r  design_1_i/decoder_5b4b_0/U0/Data_out_reg[65]/Q
                         net (fo=1, routed)           0.059     1.077    design_1_i/communicatie_protoco_0/U0/data_in[65]
    SLICE_X48Y91         LDCE                                         r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[65]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/decoder_5b4b_0/U0/Data_out_reg[82]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[82]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.207ns  (logic 0.148ns (71.500%)  route 0.059ns (28.500%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.557     0.893    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X38Y97         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/Data_out_reg[82]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y97         FDRE (Prop_fdre_C_Q)         0.148     1.041 r  design_1_i/decoder_5b4b_0/U0/Data_out_reg[82]/Q
                         net (fo=1, routed)           0.059     1.100    design_1_i/communicatie_protoco_0/U0/data_in[82]
    SLICE_X39Y97         LDCE                                         r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[82]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/decoder_5b4b_0/U0/Data_out_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[36]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.551     0.887    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X45Y83         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/Data_out_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  design_1_i/decoder_5b4b_0/U0/Data_out_reg[36]/Q
                         net (fo=1, routed)           0.099     1.127    design_1_i/communicatie_protoco_0/U0/data_in[36]
    SLICE_X46Y84         LDCE                                         r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[36]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/decoder_5b4b_0/U0/Data_out_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[45]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.551     0.887    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X45Y83         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/Data_out_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  design_1_i/decoder_5b4b_0/U0/Data_out_reg[45]/Q
                         net (fo=1, routed)           0.101     1.129    design_1_i/communicatie_protoco_0/U0/data_in[45]
    SLICE_X47Y83         LDCE                                         r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[45]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/decoder_5b4b_0/U0/Data_out_reg[153]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[153]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.552     0.888    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X51Y95         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/Data_out_reg[153]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDRE (Prop_fdre_C_Q)         0.128     1.016 r  design_1_i/decoder_5b4b_0/U0/Data_out_reg[153]/Q
                         net (fo=1, routed)           0.113     1.129    design_1_i/communicatie_protoco_0/U0/data_in[153]
    SLICE_X50Y95         LDCE                                         r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[153]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/decoder_5b4b_0/U0/Data_out_reg[162]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[162]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.552     0.888    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X51Y96         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/Data_out_reg[162]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.128     1.016 r  design_1_i/decoder_5b4b_0/U0/Data_out_reg[162]/Q
                         net (fo=1, routed)           0.113     1.129    design_1_i/communicatie_protoco_0/U0/data_in[162]
    SLICE_X50Y96         LDCE                                         r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[162]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/decoder_5b4b_0/U0/Data_out_reg[148]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[148]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.128ns (52.976%)  route 0.114ns (47.024%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.552     0.888    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X51Y96         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/Data_out_reg[148]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.128     1.016 r  design_1_i/decoder_5b4b_0/U0/Data_out_reg[148]/Q
                         net (fo=1, routed)           0.114     1.129    design_1_i/communicatie_protoco_0/U0/data_in[148]
    SLICE_X50Y95         LDCE                                         r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[148]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/decoder_5b4b_0/U0/Data_out_reg[103]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[103]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.245ns  (logic 0.141ns (57.585%)  route 0.104ns (42.415%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.551     0.887    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X52Y91         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/Data_out_reg[103]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  design_1_i/decoder_5b4b_0/U0/Data_out_reg[103]/Q
                         net (fo=1, routed)           0.104     1.131    design_1_i/communicatie_protoco_0/U0/data_in[103]
    SLICE_X50Y91         LDCE                                         r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[103]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay           335 Endpoints
Min Delay           335 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[49]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.883ns  (logic 2.057ns (26.093%)  route 5.826ns (73.907%))
  Logic Levels:           8  (CARRY4=2 LDCE=1 LUT2=2 LUT6=3)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y88         LDCE                         0.000     0.000 r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[49]/G
    SLICE_X49Y88         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[49]/Q
                         net (fo=3, routed)           1.441     2.000    design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg_n_0_[49]
    SLICE_X49Y95         LUT6 (Prop_lut6_I5_O)        0.124     2.124 r  design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS[5]_i_77/O
                         net (fo=2, routed)           1.142     3.266    design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS[5]_i_77_n_0
    SLICE_X48Y91         LUT2 (Prop_lut2_I0_O)        0.124     3.390 r  design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS[5]_i_52/O
                         net (fo=3, routed)           1.468     4.858    design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS[5]_i_52_n_0
    SLICE_X47Y96         LUT6 (Prop_lut6_I1_O)        0.124     4.982 r  design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS[5]_i_38/O
                         net (fo=1, routed)           0.804     5.786    design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS[5]_i_38_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I3_O)        0.124     5.910 r  design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS[5]_i_9/O
                         net (fo=1, routed)           0.000     5.910    design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS[5]_i_9_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.423 r  design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.423    design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS_reg[5]_i_3_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.580 r  design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS_reg[5]_i_2/CO[1]
                         net (fo=2, routed)           0.971     7.551    design_1_i/communicatie_protoco_0/U0/NS1
    SLICE_X49Y84         LUT2 (Prop_lut2_I1_O)        0.332     7.883 r  design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS[4]_i_1/O
                         net (fo=1, routed)           0.000     7.883    design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS[4]_i_1_n_0
    SLICE_X49Y84         FDRE                                         r  design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.471     2.650    design_1_i/communicatie_protoco_0/U0/clk
    SLICE_X49Y84         FDRE                                         r  design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[49]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.878ns  (logic 2.052ns (26.047%)  route 5.826ns (73.953%))
  Logic Levels:           8  (CARRY4=2 LDCE=1 LUT2=2 LUT6=3)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y88         LDCE                         0.000     0.000 r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[49]/G
    SLICE_X49Y88         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[49]/Q
                         net (fo=3, routed)           1.441     2.000    design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg_n_0_[49]
    SLICE_X49Y95         LUT6 (Prop_lut6_I5_O)        0.124     2.124 r  design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS[5]_i_77/O
                         net (fo=2, routed)           1.142     3.266    design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS[5]_i_77_n_0
    SLICE_X48Y91         LUT2 (Prop_lut2_I0_O)        0.124     3.390 r  design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS[5]_i_52/O
                         net (fo=3, routed)           1.468     4.858    design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS[5]_i_52_n_0
    SLICE_X47Y96         LUT6 (Prop_lut6_I1_O)        0.124     4.982 r  design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS[5]_i_38/O
                         net (fo=1, routed)           0.804     5.786    design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS[5]_i_38_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I3_O)        0.124     5.910 r  design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS[5]_i_9/O
                         net (fo=1, routed)           0.000     5.910    design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS[5]_i_9_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.423 r  design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.423    design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS_reg[5]_i_3_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.580 f  design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS_reg[5]_i_2/CO[1]
                         net (fo=2, routed)           0.971     7.551    design_1_i/communicatie_protoco_0/U0/NS1
    SLICE_X49Y84         LUT2 (Prop_lut2_I1_O)        0.327     7.878 r  design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS[5]_i_1/O
                         net (fo=1, routed)           0.000     7.878    design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS[5]_i_1_n_0
    SLICE_X49Y84         FDRE                                         r  design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.471     2.650    design_1_i/communicatie_protoco_0/U0/clk
    SLICE_X49Y84         FDRE                                         r  design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS_reg[5]/C

Slack:                    inf
  Source:                 signal_i
                            (input port)
  Destination:            design_1_i/module_demodulator/io_buffer_0/U0/signal_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.225ns  (logic 1.511ns (24.273%)  route 4.714ns (75.727%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.877ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.877ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  signal_i (IN)
                         net (fo=0)                   0.000     0.000    signal_i
    V17                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  signal_i_IBUF_inst/O
                         net (fo=1, routed)           4.714     6.225    design_1_i/module_demodulator/io_buffer_0/U0/signal_i
    SLICE_X31Y108        FDRE                                         r  design_1_i/module_demodulator/io_buffer_0/U0/signal_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.698     2.877    design_1_i/module_demodulator/io_buffer_0/U0/clk
    SLICE_X31Y108        FDRE                                         r  design_1_i/module_demodulator/io_buffer_0/U0/signal_o_reg/C

Slack:                    inf
  Source:                 design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.233ns  (logic 2.057ns (39.307%)  route 3.176ns (60.693%))
  Logic Levels:           8  (CARRY4=2 LDCE=1 LUT2=2 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y82         LDCE                         0.000     0.000 r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[5]/G
    SLICE_X52Y82         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[5]/Q
                         net (fo=3, routed)           0.982     1.541    design_1_i/communicatie_protoco_0/U0/p_0_in110_in
    SLICE_X48Y83         LUT2 (Prop_lut2_I0_O)        0.124     1.665 r  design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS[6]_i_28/O
                         net (fo=1, routed)           0.942     2.607    design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS[6]_i_28_n_0
    SLICE_X48Y82         LUT6 (Prop_lut6_I5_O)        0.124     2.731 r  design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS[6]_i_23/O
                         net (fo=1, routed)           0.305     3.036    design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS[6]_i_23_n_0
    SLICE_X47Y82         LUT6 (Prop_lut6_I0_O)        0.124     3.160 r  design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS[6]_i_11/O
                         net (fo=3, routed)           0.532     3.691    design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS[6]_i_11_n_0
    SLICE_X46Y82         LUT4 (Prop_lut4_I1_O)        0.124     3.815 r  design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS[6]_i_9/O
                         net (fo=1, routed)           0.000     3.815    design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS[6]_i_9_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.328 r  design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.328    design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS_reg[6]_i_3_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.485 r  design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS_reg[6]_i_2/CO[1]
                         net (fo=2, routed)           0.416     4.901    design_1_i/communicatie_protoco_0/U0/NS11_out
    SLICE_X49Y84         LUT2 (Prop_lut2_I1_O)        0.332     5.233 r  design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS[3]_i_1/O
                         net (fo=1, routed)           0.000     5.233    design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X49Y84         FDRE                                         r  design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.471     2.650    design_1_i/communicatie_protoco_0/U0/clk
    SLICE_X49Y84         FDRE                                         r  design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.227ns  (logic 2.051ns (39.237%)  route 3.176ns (60.763%))
  Logic Levels:           8  (CARRY4=2 LDCE=1 LUT2=2 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y82         LDCE                         0.000     0.000 r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[5]/G
    SLICE_X52Y82         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[5]/Q
                         net (fo=3, routed)           0.982     1.541    design_1_i/communicatie_protoco_0/U0/p_0_in110_in
    SLICE_X48Y83         LUT2 (Prop_lut2_I0_O)        0.124     1.665 r  design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS[6]_i_28/O
                         net (fo=1, routed)           0.942     2.607    design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS[6]_i_28_n_0
    SLICE_X48Y82         LUT6 (Prop_lut6_I5_O)        0.124     2.731 r  design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS[6]_i_23/O
                         net (fo=1, routed)           0.305     3.036    design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS[6]_i_23_n_0
    SLICE_X47Y82         LUT6 (Prop_lut6_I0_O)        0.124     3.160 r  design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS[6]_i_11/O
                         net (fo=3, routed)           0.532     3.691    design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS[6]_i_11_n_0
    SLICE_X46Y82         LUT4 (Prop_lut4_I1_O)        0.124     3.815 r  design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS[6]_i_9/O
                         net (fo=1, routed)           0.000     3.815    design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS[6]_i_9_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.328 r  design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.328    design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS_reg[6]_i_3_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.485 f  design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS_reg[6]_i_2/CO[1]
                         net (fo=2, routed)           0.416     4.901    design_1_i/communicatie_protoco_0/U0/NS11_out
    SLICE_X49Y84         LUT2 (Prop_lut2_I1_O)        0.326     5.227 r  design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS[6]_i_1/O
                         net (fo=1, routed)           0.000     5.227    design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS[6]_i_1_n_0
    SLICE_X49Y84         FDRE                                         r  design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.471     2.650    design_1_i/communicatie_protoco_0/U0/clk
    SLICE_X49Y84         FDRE                                         r  design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS_reg[6]/C

Slack:                    inf
  Source:                 design_1_i/module_demodulator/demodulator_0/U0/data_o_save_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/module_demodulator/fifo_buffer_0/U0/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.719ns  (logic 1.060ns (28.502%)  route 2.659ns (71.498%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y109        LDCE                         0.000     0.000 r  design_1_i/module_demodulator/demodulator_0/U0/data_o_save_reg/G
    SLICE_X31Y109        LDCE (EnToQ_ldce_G_Q)        0.783     0.783 r  design_1_i/module_demodulator/demodulator_0/U0/data_o_save_reg/Q
                         net (fo=2, routed)           0.700     1.483    design_1_i/module_demodulator/fifo_buffer_0/U0/write_en
    SLICE_X30Y109        LUT2 (Prop_lut2_I0_O)        0.124     1.607 r  design_1_i/module_demodulator/fifo_buffer_0/U0/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           1.394     3.001    design_1_i/module_demodulator/fifo_buffer_0/U0/FSM_sequential_state[2]_i_2_n_0
    SLICE_X47Y104        LUT3 (Prop_lut3_I2_O)        0.153     3.154 r  design_1_i/module_demodulator/fifo_buffer_0/U0/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.565     3.719    design_1_i/module_demodulator/fifo_buffer_0/U0/next_state[0]
    SLICE_X47Y104        FDRE                                         r  design_1_i/module_demodulator/fifo_buffer_0/U0/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.652     2.831    design_1_i/module_demodulator/fifo_buffer_0/U0/clk
    SLICE_X47Y104        FDRE                                         r  design_1_i/module_demodulator/fifo_buffer_0/U0/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/communicatie_protoco_0/U0/data_ready_output_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[100]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.589ns  (logic 0.749ns (28.935%)  route 1.840ns (71.065%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         LDCE                         0.000     0.000 r  design_1_i/communicatie_protoco_0/U0/data_ready_output_reg/G
    SLICE_X38Y99         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  design_1_i/communicatie_protoco_0/U0/data_ready_output_reg/Q
                         net (fo=2, routed)           0.681     1.306    design_1_i/Karakter_FIFO_0/U0/dataValid
    SLICE_X42Y99         LUT5 (Prop_lut5_I1_O)        0.124     1.430 r  design_1_i/Karakter_FIFO_0/U0/dataBuffer[127]_i_1/O
                         net (fo=128, routed)         1.159     2.589    design_1_i/Karakter_FIFO_0/U0/dataBuffer[127]_i_1_n_0
    SLICE_X44Y91         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[100]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.477     2.656    design_1_i/Karakter_FIFO_0/U0/clk
    SLICE_X44Y91         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[100]/C

Slack:                    inf
  Source:                 design_1_i/communicatie_protoco_0/U0/data_ready_output_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.589ns  (logic 0.749ns (28.935%)  route 1.840ns (71.065%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         LDCE                         0.000     0.000 r  design_1_i/communicatie_protoco_0/U0/data_ready_output_reg/G
    SLICE_X38Y99         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  design_1_i/communicatie_protoco_0/U0/data_ready_output_reg/Q
                         net (fo=2, routed)           0.681     1.306    design_1_i/Karakter_FIFO_0/U0/dataValid
    SLICE_X42Y99         LUT5 (Prop_lut5_I1_O)        0.124     1.430 r  design_1_i/Karakter_FIFO_0/U0/dataBuffer[127]_i_1/O
                         net (fo=128, routed)         1.159     2.589    design_1_i/Karakter_FIFO_0/U0/dataBuffer[127]_i_1_n_0
    SLICE_X44Y91         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.477     2.656    design_1_i/Karakter_FIFO_0/U0/clk
    SLICE_X44Y91         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/communicatie_protoco_0/U0/data_ready_output_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[35]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.589ns  (logic 0.749ns (28.935%)  route 1.840ns (71.065%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         LDCE                         0.000     0.000 r  design_1_i/communicatie_protoco_0/U0/data_ready_output_reg/G
    SLICE_X38Y99         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  design_1_i/communicatie_protoco_0/U0/data_ready_output_reg/Q
                         net (fo=2, routed)           0.681     1.306    design_1_i/Karakter_FIFO_0/U0/dataValid
    SLICE_X42Y99         LUT5 (Prop_lut5_I1_O)        0.124     1.430 r  design_1_i/Karakter_FIFO_0/U0/dataBuffer[127]_i_1/O
                         net (fo=128, routed)         1.159     2.589    design_1_i/Karakter_FIFO_0/U0/dataBuffer[127]_i_1_n_0
    SLICE_X44Y91         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[35]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.477     2.656    design_1_i/Karakter_FIFO_0/U0/clk
    SLICE_X44Y91         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[35]/C

Slack:                    inf
  Source:                 design_1_i/communicatie_protoco_0/U0/data_ready_output_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[36]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.589ns  (logic 0.749ns (28.935%)  route 1.840ns (71.065%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         LDCE                         0.000     0.000 r  design_1_i/communicatie_protoco_0/U0/data_ready_output_reg/G
    SLICE_X38Y99         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  design_1_i/communicatie_protoco_0/U0/data_ready_output_reg/Q
                         net (fo=2, routed)           0.681     1.306    design_1_i/Karakter_FIFO_0/U0/dataValid
    SLICE_X42Y99         LUT5 (Prop_lut5_I1_O)        0.124     1.430 r  design_1_i/Karakter_FIFO_0/U0/dataBuffer[127]_i_1/O
                         net (fo=128, routed)         1.159     2.589    design_1_i/Karakter_FIFO_0/U0/dataBuffer[127]_i_1_n_0
    SLICE_X44Y91         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[36]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.477     2.656    design_1_i/Karakter_FIFO_0/U0/clk
    SLICE_X44Y91         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[36]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/communicatie_protoco_0/U0/data_out_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.203ns (77.932%)  route 0.057ns (22.068%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y90         LDCE                         0.000     0.000 r  design_1_i/communicatie_protoco_0/U0/data_out_reg[3]/G
    SLICE_X45Y90         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/communicatie_protoco_0/U0/data_out_reg[3]/Q
                         net (fo=1, routed)           0.057     0.215    design_1_i/Karakter_FIFO_0/U0/karakterData[3]
    SLICE_X44Y90         LUT4 (Prop_lut4_I3_O)        0.045     0.260 r  design_1_i/Karakter_FIFO_0/U0/dataBuffer[3]_i_1/O
                         net (fo=1, routed)           0.000     0.260    design_1_i/Karakter_FIFO_0/U0/p_1_in[3]
    SLICE_X44Y90         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.823     1.189    design_1_i/Karakter_FIFO_0/U0/clk
    SLICE_X44Y90         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.276ns  (logic 0.158ns (57.294%)  route 0.118ns (42.706%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        LDCE                         0.000     0.000 r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[4]/G
    SLICE_X28Y101        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[4]/Q
                         net (fo=1, routed)           0.118     0.276    design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg_n_0_[4]
    SLICE_X28Y100        FDRE                                         r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.931     1.297    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X28Y100        FDRE                                         r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/communicatie_protoco_0/U0/data_out_reg[37]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.300ns  (logic 0.203ns (67.628%)  route 0.097ns (32.372%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y93         LDCE                         0.000     0.000 r  design_1_i/communicatie_protoco_0/U0/data_out_reg[37]/G
    SLICE_X41Y93         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/communicatie_protoco_0/U0/data_out_reg[37]/Q
                         net (fo=1, routed)           0.097     0.255    design_1_i/Karakter_FIFO_0/U0/karakterData[37]
    SLICE_X42Y93         LUT4 (Prop_lut4_I3_O)        0.045     0.300 r  design_1_i/Karakter_FIFO_0/U0/dataBuffer[37]_i_1/O
                         net (fo=1, routed)           0.000     0.300    design_1_i/Karakter_FIFO_0/U0/p_1_in[37]
    SLICE_X42Y93         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.824     1.190    design_1_i/Karakter_FIFO_0/U0/clk
    SLICE_X42Y93         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[37]/C

Slack:                    inf
  Source:                 design_1_i/communicatie_protoco_0/U0/data_out_reg[35]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.302ns  (logic 0.203ns (67.283%)  route 0.099ns (32.717%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y91         LDCE                         0.000     0.000 r  design_1_i/communicatie_protoco_0/U0/data_out_reg[35]/G
    SLICE_X45Y91         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/communicatie_protoco_0/U0/data_out_reg[35]/Q
                         net (fo=1, routed)           0.099     0.257    design_1_i/Karakter_FIFO_0/U0/karakterData[35]
    SLICE_X44Y91         LUT4 (Prop_lut4_I3_O)        0.045     0.302 r  design_1_i/Karakter_FIFO_0/U0/dataBuffer[35]_i_1/O
                         net (fo=1, routed)           0.000     0.302    design_1_i/Karakter_FIFO_0/U0/p_1_in[35]
    SLICE_X44Y91         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.823     1.189    design_1_i/Karakter_FIFO_0/U0/clk
    SLICE_X44Y91         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[35]/C

Slack:                    inf
  Source:                 design_1_i/communicatie_protoco_0/U0/data_out_reg[43]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.302ns  (logic 0.203ns (67.283%)  route 0.099ns (32.717%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y92         LDCE                         0.000     0.000 r  design_1_i/communicatie_protoco_0/U0/data_out_reg[43]/G
    SLICE_X45Y92         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/communicatie_protoco_0/U0/data_out_reg[43]/Q
                         net (fo=1, routed)           0.099     0.257    design_1_i/Karakter_FIFO_0/U0/karakterData[43]
    SLICE_X44Y92         LUT4 (Prop_lut4_I3_O)        0.045     0.302 r  design_1_i/Karakter_FIFO_0/U0/dataBuffer[43]_i_1/O
                         net (fo=1, routed)           0.000     0.302    design_1_i/Karakter_FIFO_0/U0/p_1_in[43]
    SLICE_X44Y92         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.823     1.189    design_1_i/Karakter_FIFO_0/U0/clk
    SLICE_X44Y92         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[43]/C

Slack:                    inf
  Source:                 design_1_i/communicatie_protoco_0/U0/data_out_reg[21]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.303ns  (logic 0.203ns (66.959%)  route 0.100ns (33.041%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         LDCE                         0.000     0.000 r  design_1_i/communicatie_protoco_0/U0/data_out_reg[21]/G
    SLICE_X41Y94         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/communicatie_protoco_0/U0/data_out_reg[21]/Q
                         net (fo=1, routed)           0.100     0.258    design_1_i/Karakter_FIFO_0/U0/karakterData[21]
    SLICE_X42Y94         LUT4 (Prop_lut4_I3_O)        0.045     0.303 r  design_1_i/Karakter_FIFO_0/U0/dataBuffer[21]_i_1/O
                         net (fo=1, routed)           0.000     0.303    design_1_i/Karakter_FIFO_0/U0/p_1_in[21]
    SLICE_X42Y94         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.824     1.190    design_1_i/Karakter_FIFO_0/U0/clk
    SLICE_X42Y94         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[21]/C

Slack:                    inf
  Source:                 design_1_i/communicatie_protoco_0/U0/data_out_reg[42]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.303ns  (logic 0.203ns (66.959%)  route 0.100ns (33.041%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y96         LDCE                         0.000     0.000 r  design_1_i/communicatie_protoco_0/U0/data_out_reg[42]/G
    SLICE_X41Y96         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/communicatie_protoco_0/U0/data_out_reg[42]/Q
                         net (fo=1, routed)           0.100     0.258    design_1_i/Karakter_FIFO_0/U0/karakterData[42]
    SLICE_X42Y96         LUT4 (Prop_lut4_I3_O)        0.045     0.303 r  design_1_i/Karakter_FIFO_0/U0/dataBuffer[42]_i_1/O
                         net (fo=1, routed)           0.000     0.303    design_1_i/Karakter_FIFO_0/U0/p_1_in[42]
    SLICE_X42Y96         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.824     1.190    design_1_i/Karakter_FIFO_0/U0/clk
    SLICE_X42Y96         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[42]/C

Slack:                    inf
  Source:                 design_1_i/communicatie_protoco_0/U0/data_out_reg[52]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.303ns  (logic 0.203ns (66.959%)  route 0.100ns (33.041%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y97         LDCE                         0.000     0.000 r  design_1_i/communicatie_protoco_0/U0/data_out_reg[52]/G
    SLICE_X41Y97         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/communicatie_protoco_0/U0/data_out_reg[52]/Q
                         net (fo=1, routed)           0.100     0.258    design_1_i/Karakter_FIFO_0/U0/karakterData[52]
    SLICE_X42Y97         LUT4 (Prop_lut4_I3_O)        0.045     0.303 r  design_1_i/Karakter_FIFO_0/U0/dataBuffer[52]_i_1/O
                         net (fo=1, routed)           0.000     0.303    design_1_i/Karakter_FIFO_0/U0/p_1_in[52]
    SLICE_X42Y97         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.825     1.191    design_1_i/Karakter_FIFO_0/U0/clk
    SLICE_X42Y97         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[52]/C

Slack:                    inf
  Source:                 design_1_i/communicatie_protoco_0/U0/data_out_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.316ns  (logic 0.203ns (64.331%)  route 0.113ns (35.669%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y91         LDCE                         0.000     0.000 r  design_1_i/communicatie_protoco_0/U0/data_out_reg[0]/G
    SLICE_X45Y91         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/communicatie_protoco_0/U0/data_out_reg[0]/Q
                         net (fo=1, routed)           0.113     0.271    design_1_i/Karakter_FIFO_0/U0/karakterData[0]
    SLICE_X43Y91         LUT4 (Prop_lut4_I3_O)        0.045     0.316 r  design_1_i/Karakter_FIFO_0/U0/dataBuffer[0]_i_1/O
                         net (fo=1, routed)           0.000     0.316    design_1_i/Karakter_FIFO_0/U0/p_1_in[0]
    SLICE_X43Y91         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.823     1.189    design_1_i/Karakter_FIFO_0/U0/clk
    SLICE_X43Y91         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/communicatie_protoco_0/U0/data_out_reg[36]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.319ns  (logic 0.203ns (63.726%)  route 0.116ns (36.274%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y90         LDCE                         0.000     0.000 r  design_1_i/communicatie_protoco_0/U0/data_out_reg[36]/G
    SLICE_X45Y90         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/communicatie_protoco_0/U0/data_out_reg[36]/Q
                         net (fo=1, routed)           0.116     0.274    design_1_i/Karakter_FIFO_0/U0/karakterData[36]
    SLICE_X44Y91         LUT4 (Prop_lut4_I3_O)        0.045     0.319 r  design_1_i/Karakter_FIFO_0/U0/dataBuffer[36]_i_1/O
                         net (fo=1, routed)           0.000     0.319    design_1_i/Karakter_FIFO_0/U0/p_1_in[36]
    SLICE_X44Y91         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.823     1.189    design_1_i/Karakter_FIFO_0/U0/clk
    SLICE_X44Y91         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[36]/C





