#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include <cydevice.h>
#include <cydevice_trm.h>

/* Counter_Tick_Timeout_CounterHW */
#define Counter_Tick_Timeout_CounterHW__CAP0 CYREG_TMR1_CAP0
#define Counter_Tick_Timeout_CounterHW__CAP1 CYREG_TMR1_CAP1
#define Counter_Tick_Timeout_CounterHW__CFG0 CYREG_TMR1_CFG0
#define Counter_Tick_Timeout_CounterHW__CFG1 CYREG_TMR1_CFG1
#define Counter_Tick_Timeout_CounterHW__CFG2 CYREG_TMR1_CFG2
#define Counter_Tick_Timeout_CounterHW__CNT_CMP0 CYREG_TMR1_CNT_CMP0
#define Counter_Tick_Timeout_CounterHW__CNT_CMP1 CYREG_TMR1_CNT_CMP1
#define Counter_Tick_Timeout_CounterHW__PER0 CYREG_TMR1_PER0
#define Counter_Tick_Timeout_CounterHW__PER1 CYREG_TMR1_PER1
#define Counter_Tick_Timeout_CounterHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define Counter_Tick_Timeout_CounterHW__PM_ACT_MSK 0x02u
#define Counter_Tick_Timeout_CounterHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define Counter_Tick_Timeout_CounterHW__PM_STBY_MSK 0x02u
#define Counter_Tick_Timeout_CounterHW__RT0 CYREG_TMR1_RT0
#define Counter_Tick_Timeout_CounterHW__RT1 CYREG_TMR1_RT1
#define Counter_Tick_Timeout_CounterHW__SR0 CYREG_TMR1_SR0

/* Counter_First_Row_CounterUDB */
#define Counter_First_Row_CounterUDB_sC8_counterdp_u0__A0_A1_REG CYREG_B1_UDB11_A0_A1
#define Counter_First_Row_CounterUDB_sC8_counterdp_u0__A0_REG CYREG_B1_UDB11_A0
#define Counter_First_Row_CounterUDB_sC8_counterdp_u0__A1_REG CYREG_B1_UDB11_A1
#define Counter_First_Row_CounterUDB_sC8_counterdp_u0__D0_D1_REG CYREG_B1_UDB11_D0_D1
#define Counter_First_Row_CounterUDB_sC8_counterdp_u0__D0_REG CYREG_B1_UDB11_D0
#define Counter_First_Row_CounterUDB_sC8_counterdp_u0__D1_REG CYREG_B1_UDB11_D1
#define Counter_First_Row_CounterUDB_sC8_counterdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define Counter_First_Row_CounterUDB_sC8_counterdp_u0__F0_F1_REG CYREG_B1_UDB11_F0_F1
#define Counter_First_Row_CounterUDB_sC8_counterdp_u0__F0_REG CYREG_B1_UDB11_F0
#define Counter_First_Row_CounterUDB_sC8_counterdp_u0__F1_REG CYREG_B1_UDB11_F1
#define Counter_First_Row_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define Counter_First_Row_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB08_09_CTL
#define Counter_First_Row_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB08_09_CTL
#define Counter_First_Row_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB08_09_CTL
#define Counter_First_Row_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB08_09_CTL
#define Counter_First_Row_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB08_09_MSK
#define Counter_First_Row_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB08_09_MSK
#define Counter_First_Row_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB08_09_MSK
#define Counter_First_Row_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB08_09_MSK
#define Counter_First_Row_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define Counter_First_Row_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define Counter_First_Row_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define Counter_First_Row_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B1_UDB08_CTL
#define Counter_First_Row_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB08_ST_CTL
#define Counter_First_Row_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B1_UDB08_CTL
#define Counter_First_Row_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B1_UDB08_ST_CTL
#define Counter_First_Row_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define Counter_First_Row_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define Counter_First_Row_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B1_UDB08_MSK
#define Counter_First_Row_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define Counter_First_Row_CounterUDB_sSTSReg_rstSts_stsreg__0__MASK 0x01u
#define Counter_First_Row_CounterUDB_sSTSReg_rstSts_stsreg__0__POS 0
#define Counter_First_Row_CounterUDB_sSTSReg_rstSts_stsreg__1__MASK 0x02u
#define Counter_First_Row_CounterUDB_sSTSReg_rstSts_stsreg__1__POS 1
#define Counter_First_Row_CounterUDB_sSTSReg_rstSts_stsreg__2__MASK 0x04u
#define Counter_First_Row_CounterUDB_sSTSReg_rstSts_stsreg__2__POS 2
#define Counter_First_Row_CounterUDB_sSTSReg_rstSts_stsreg__5__MASK 0x20u
#define Counter_First_Row_CounterUDB_sSTSReg_rstSts_stsreg__5__POS 5
#define Counter_First_Row_CounterUDB_sSTSReg_rstSts_stsreg__6__MASK 0x40u
#define Counter_First_Row_CounterUDB_sSTSReg_rstSts_stsreg__6__POS 6
#define Counter_First_Row_CounterUDB_sSTSReg_rstSts_stsreg__MASK 0x67u
#define Counter_First_Row_CounterUDB_sSTSReg_rstSts_stsreg__MASK_REG CYREG_B1_UDB11_MSK
#define Counter_First_Row_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define Counter_First_Row_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_REG CYREG_B1_UDB11_ST

/* Counter_Last_Row_CounterUDB */
#define Counter_Last_Row_CounterUDB_sC8_counterdp_u0__16BIT_A0_REG CYREG_B1_UDB08_09_A0
#define Counter_Last_Row_CounterUDB_sC8_counterdp_u0__16BIT_A1_REG CYREG_B1_UDB08_09_A1
#define Counter_Last_Row_CounterUDB_sC8_counterdp_u0__16BIT_D0_REG CYREG_B1_UDB08_09_D0
#define Counter_Last_Row_CounterUDB_sC8_counterdp_u0__16BIT_D1_REG CYREG_B1_UDB08_09_D1
#define Counter_Last_Row_CounterUDB_sC8_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define Counter_Last_Row_CounterUDB_sC8_counterdp_u0__16BIT_F0_REG CYREG_B1_UDB08_09_F0
#define Counter_Last_Row_CounterUDB_sC8_counterdp_u0__16BIT_F1_REG CYREG_B1_UDB08_09_F1
#define Counter_Last_Row_CounterUDB_sC8_counterdp_u0__A0_A1_REG CYREG_B1_UDB08_A0_A1
#define Counter_Last_Row_CounterUDB_sC8_counterdp_u0__A0_REG CYREG_B1_UDB08_A0
#define Counter_Last_Row_CounterUDB_sC8_counterdp_u0__A1_REG CYREG_B1_UDB08_A1
#define Counter_Last_Row_CounterUDB_sC8_counterdp_u0__D0_D1_REG CYREG_B1_UDB08_D0_D1
#define Counter_Last_Row_CounterUDB_sC8_counterdp_u0__D0_REG CYREG_B1_UDB08_D0
#define Counter_Last_Row_CounterUDB_sC8_counterdp_u0__D1_REG CYREG_B1_UDB08_D1
#define Counter_Last_Row_CounterUDB_sC8_counterdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define Counter_Last_Row_CounterUDB_sC8_counterdp_u0__F0_F1_REG CYREG_B1_UDB08_F0_F1
#define Counter_Last_Row_CounterUDB_sC8_counterdp_u0__F0_REG CYREG_B1_UDB08_F0
#define Counter_Last_Row_CounterUDB_sC8_counterdp_u0__F1_REG CYREG_B1_UDB08_F1
#define Counter_Last_Row_CounterUDB_sC8_counterdp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define Counter_Last_Row_CounterUDB_sC8_counterdp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define Counter_Last_Row_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define Counter_Last_Row_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define Counter_Last_Row_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB11_12_CTL
#define Counter_Last_Row_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define Counter_Last_Row_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB11_12_CTL
#define Counter_Last_Row_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB11_12_MSK
#define Counter_Last_Row_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define Counter_Last_Row_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB11_12_MSK
#define Counter_Last_Row_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define Counter_Last_Row_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define Counter_Last_Row_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define Counter_Last_Row_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define Counter_Last_Row_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B0_UDB11_CTL
#define Counter_Last_Row_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB11_ST_CTL
#define Counter_Last_Row_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B0_UDB11_CTL
#define Counter_Last_Row_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B0_UDB11_ST_CTL
#define Counter_Last_Row_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define Counter_Last_Row_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define Counter_Last_Row_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B0_UDB11_MSK
#define Counter_Last_Row_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define Counter_Last_Row_CounterUDB_sSTSReg_rstSts_stsreg__0__MASK 0x01u
#define Counter_Last_Row_CounterUDB_sSTSReg_rstSts_stsreg__0__POS 0
#define Counter_Last_Row_CounterUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define Counter_Last_Row_CounterUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_REG CYREG_B1_UDB08_09_ST
#define Counter_Last_Row_CounterUDB_sSTSReg_rstSts_stsreg__1__MASK 0x02u
#define Counter_Last_Row_CounterUDB_sSTSReg_rstSts_stsreg__1__POS 1
#define Counter_Last_Row_CounterUDB_sSTSReg_rstSts_stsreg__2__MASK 0x04u
#define Counter_Last_Row_CounterUDB_sSTSReg_rstSts_stsreg__2__POS 2
#define Counter_Last_Row_CounterUDB_sSTSReg_rstSts_stsreg__5__MASK 0x20u
#define Counter_Last_Row_CounterUDB_sSTSReg_rstSts_stsreg__5__POS 5
#define Counter_Last_Row_CounterUDB_sSTSReg_rstSts_stsreg__6__MASK 0x40u
#define Counter_Last_Row_CounterUDB_sSTSReg_rstSts_stsreg__6__POS 6
#define Counter_Last_Row_CounterUDB_sSTSReg_rstSts_stsreg__MASK 0x67u
#define Counter_Last_Row_CounterUDB_sSTSReg_rstSts_stsreg__MASK_REG CYREG_B1_UDB08_MSK
#define Counter_Last_Row_CounterUDB_sSTSReg_rstSts_stsreg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define Counter_Last_Row_CounterUDB_sSTSReg_rstSts_stsreg__PER_ST_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define Counter_Last_Row_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define Counter_Last_Row_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_CNT_REG CYREG_B1_UDB08_ST_CTL
#define Counter_Last_Row_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_CONTROL_REG CYREG_B1_UDB08_ST_CTL
#define Counter_Last_Row_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_REG CYREG_B1_UDB08_ST

/* Timer_Line_Begin_TimerUDB */
#define Timer_Line_Begin_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define Timer_Line_Begin_TimerUDB_rstSts_stsreg__0__POS 0
#define Timer_Line_Begin_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define Timer_Line_Begin_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B1_UDB06_07_ST
#define Timer_Line_Begin_TimerUDB_rstSts_stsreg__1__MASK 0x02u
#define Timer_Line_Begin_TimerUDB_rstSts_stsreg__1__POS 1
#define Timer_Line_Begin_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define Timer_Line_Begin_TimerUDB_rstSts_stsreg__2__POS 2
#define Timer_Line_Begin_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define Timer_Line_Begin_TimerUDB_rstSts_stsreg__3__POS 3
#define Timer_Line_Begin_TimerUDB_rstSts_stsreg__MASK 0x0Fu
#define Timer_Line_Begin_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B1_UDB06_MSK
#define Timer_Line_Begin_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define Timer_Line_Begin_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B1_UDB06_ST
#define Timer_Line_Begin_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK 0x01u
#define Timer_Line_Begin_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS 0
#define Timer_Line_Begin_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define Timer_Line_Begin_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define Timer_Line_Begin_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB02_03_CTL
#define Timer_Line_Begin_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define Timer_Line_Begin_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB02_03_CTL
#define Timer_Line_Begin_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB02_03_MSK
#define Timer_Line_Begin_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define Timer_Line_Begin_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB02_03_MSK
#define Timer_Line_Begin_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define Timer_Line_Begin_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK 0x02u
#define Timer_Line_Begin_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS 1
#define Timer_Line_Begin_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define Timer_Line_Begin_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define Timer_Line_Begin_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define Timer_Line_Begin_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B0_UDB02_CTL
#define Timer_Line_Begin_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB02_ST_CTL
#define Timer_Line_Begin_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B0_UDB02_CTL
#define Timer_Line_Begin_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B0_UDB02_ST_CTL
#define Timer_Line_Begin_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x83u
#define Timer_Line_Begin_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define Timer_Line_Begin_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B0_UDB02_MSK
#define Timer_Line_Begin_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define Timer_Line_Begin_TimerUDB_sCapCount_counter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define Timer_Line_Begin_TimerUDB_sCapCount_counter_ST__16BIT_STATUS_REG CYREG_B0_UDB08_09_ST
#define Timer_Line_Begin_TimerUDB_sCapCount_counter_ST__MASK_REG CYREG_B0_UDB08_MSK
#define Timer_Line_Begin_TimerUDB_sCapCount_counter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define Timer_Line_Begin_TimerUDB_sCapCount_counter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define Timer_Line_Begin_TimerUDB_sCapCount_counter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define Timer_Line_Begin_TimerUDB_sCapCount_counter_ST__STATUS_CNT_REG CYREG_B0_UDB08_ST_CTL
#define Timer_Line_Begin_TimerUDB_sCapCount_counter_ST__STATUS_CONTROL_REG CYREG_B0_UDB08_ST_CTL
#define Timer_Line_Begin_TimerUDB_sCapCount_counter_ST__STATUS_REG CYREG_B0_UDB08_ST
#define Timer_Line_Begin_TimerUDB_sCapCount_counter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define Timer_Line_Begin_TimerUDB_sCapCount_counter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB08_09_CTL
#define Timer_Line_Begin_TimerUDB_sCapCount_counter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB08_09_CTL
#define Timer_Line_Begin_TimerUDB_sCapCount_counter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB08_09_CTL
#define Timer_Line_Begin_TimerUDB_sCapCount_counter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB08_09_CTL
#define Timer_Line_Begin_TimerUDB_sCapCount_counter__16BIT_MASK_MASK_REG CYREG_B0_UDB08_09_MSK
#define Timer_Line_Begin_TimerUDB_sCapCount_counter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB08_09_MSK
#define Timer_Line_Begin_TimerUDB_sCapCount_counter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB08_09_MSK
#define Timer_Line_Begin_TimerUDB_sCapCount_counter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB08_09_MSK
#define Timer_Line_Begin_TimerUDB_sCapCount_counter__CONTROL_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define Timer_Line_Begin_TimerUDB_sCapCount_counter__CONTROL_REG CYREG_B0_UDB08_CTL
#define Timer_Line_Begin_TimerUDB_sCapCount_counter__CONTROL_ST_REG CYREG_B0_UDB08_ST_CTL
#define Timer_Line_Begin_TimerUDB_sCapCount_counter__COUNT_REG CYREG_B0_UDB08_CTL
#define Timer_Line_Begin_TimerUDB_sCapCount_counter__COUNT_ST_REG CYREG_B0_UDB08_ST_CTL
#define Timer_Line_Begin_TimerUDB_sCapCount_counter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define Timer_Line_Begin_TimerUDB_sCapCount_counter__PERIOD_REG CYREG_B0_UDB08_MSK
#define Timer_Line_Begin_TimerUDB_sCapCount_counter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define Timer_Line_Begin_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG CYREG_B1_UDB05_06_A0
#define Timer_Line_Begin_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG CYREG_B1_UDB05_06_A1
#define Timer_Line_Begin_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG CYREG_B1_UDB05_06_D0
#define Timer_Line_Begin_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG CYREG_B1_UDB05_06_D1
#define Timer_Line_Begin_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define Timer_Line_Begin_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG CYREG_B1_UDB05_06_F0
#define Timer_Line_Begin_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG CYREG_B1_UDB05_06_F1
#define Timer_Line_Begin_TimerUDB_sT16_timerdp_u0__A0_A1_REG CYREG_B1_UDB05_A0_A1
#define Timer_Line_Begin_TimerUDB_sT16_timerdp_u0__A0_REG CYREG_B1_UDB05_A0
#define Timer_Line_Begin_TimerUDB_sT16_timerdp_u0__A1_REG CYREG_B1_UDB05_A1
#define Timer_Line_Begin_TimerUDB_sT16_timerdp_u0__D0_D1_REG CYREG_B1_UDB05_D0_D1
#define Timer_Line_Begin_TimerUDB_sT16_timerdp_u0__D0_REG CYREG_B1_UDB05_D0
#define Timer_Line_Begin_TimerUDB_sT16_timerdp_u0__D1_REG CYREG_B1_UDB05_D1
#define Timer_Line_Begin_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define Timer_Line_Begin_TimerUDB_sT16_timerdp_u0__F0_F1_REG CYREG_B1_UDB05_F0_F1
#define Timer_Line_Begin_TimerUDB_sT16_timerdp_u0__F0_REG CYREG_B1_UDB05_F0
#define Timer_Line_Begin_TimerUDB_sT16_timerdp_u0__F1_REG CYREG_B1_UDB05_F1
#define Timer_Line_Begin_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define Timer_Line_Begin_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define Timer_Line_Begin_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG CYREG_B1_UDB06_07_A0
#define Timer_Line_Begin_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG CYREG_B1_UDB06_07_A1
#define Timer_Line_Begin_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG CYREG_B1_UDB06_07_D0
#define Timer_Line_Begin_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG CYREG_B1_UDB06_07_D1
#define Timer_Line_Begin_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define Timer_Line_Begin_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG CYREG_B1_UDB06_07_F0
#define Timer_Line_Begin_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG CYREG_B1_UDB06_07_F1
#define Timer_Line_Begin_TimerUDB_sT16_timerdp_u1__A0_A1_REG CYREG_B1_UDB06_A0_A1
#define Timer_Line_Begin_TimerUDB_sT16_timerdp_u1__A0_REG CYREG_B1_UDB06_A0
#define Timer_Line_Begin_TimerUDB_sT16_timerdp_u1__A1_REG CYREG_B1_UDB06_A1
#define Timer_Line_Begin_TimerUDB_sT16_timerdp_u1__D0_D1_REG CYREG_B1_UDB06_D0_D1
#define Timer_Line_Begin_TimerUDB_sT16_timerdp_u1__D0_REG CYREG_B1_UDB06_D0
#define Timer_Line_Begin_TimerUDB_sT16_timerdp_u1__D1_REG CYREG_B1_UDB06_D1
#define Timer_Line_Begin_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define Timer_Line_Begin_TimerUDB_sT16_timerdp_u1__F0_F1_REG CYREG_B1_UDB06_F0_F1
#define Timer_Line_Begin_TimerUDB_sT16_timerdp_u1__F0_REG CYREG_B1_UDB06_F0
#define Timer_Line_Begin_TimerUDB_sT16_timerdp_u1__F1_REG CYREG_B1_UDB06_F1

/* Timer_Wheel_Tick_TimerHW */
#define Timer_Wheel_Tick_TimerHW__CAP0 CYREG_TMR2_CAP0
#define Timer_Wheel_Tick_TimerHW__CAP1 CYREG_TMR2_CAP1
#define Timer_Wheel_Tick_TimerHW__CFG0 CYREG_TMR2_CFG0
#define Timer_Wheel_Tick_TimerHW__CFG1 CYREG_TMR2_CFG1
#define Timer_Wheel_Tick_TimerHW__CFG2 CYREG_TMR2_CFG2
#define Timer_Wheel_Tick_TimerHW__CNT_CMP0 CYREG_TMR2_CNT_CMP0
#define Timer_Wheel_Tick_TimerHW__CNT_CMP1 CYREG_TMR2_CNT_CMP1
#define Timer_Wheel_Tick_TimerHW__PER0 CYREG_TMR2_PER0
#define Timer_Wheel_Tick_TimerHW__PER1 CYREG_TMR2_PER1
#define Timer_Wheel_Tick_TimerHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define Timer_Wheel_Tick_TimerHW__PM_ACT_MSK 0x04u
#define Timer_Wheel_Tick_TimerHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define Timer_Wheel_Tick_TimerHW__PM_STBY_MSK 0x04u
#define Timer_Wheel_Tick_TimerHW__RT0 CYREG_TMR2_RT0
#define Timer_Wheel_Tick_TimerHW__RT1 CYREG_TMR2_RT1
#define Timer_Wheel_Tick_TimerHW__SR0 CYREG_TMR2_SR0

/* Timer_Line_End_TimerUDB */
#define Timer_Line_End_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define Timer_Line_End_TimerUDB_rstSts_stsreg__0__POS 0
#define Timer_Line_End_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define Timer_Line_End_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B0_UDB07_08_ST
#define Timer_Line_End_TimerUDB_rstSts_stsreg__1__MASK 0x02u
#define Timer_Line_End_TimerUDB_rstSts_stsreg__1__POS 1
#define Timer_Line_End_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define Timer_Line_End_TimerUDB_rstSts_stsreg__2__POS 2
#define Timer_Line_End_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define Timer_Line_End_TimerUDB_rstSts_stsreg__3__POS 3
#define Timer_Line_End_TimerUDB_rstSts_stsreg__MASK 0x0Fu
#define Timer_Line_End_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B0_UDB07_MSK
#define Timer_Line_End_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define Timer_Line_End_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B0_UDB07_ST
#define Timer_Line_End_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK 0x01u
#define Timer_Line_End_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS 0
#define Timer_Line_End_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define Timer_Line_End_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define Timer_Line_End_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB07_08_CTL
#define Timer_Line_End_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define Timer_Line_End_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB07_08_CTL
#define Timer_Line_End_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB07_08_MSK
#define Timer_Line_End_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define Timer_Line_End_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB07_08_MSK
#define Timer_Line_End_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define Timer_Line_End_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK 0x02u
#define Timer_Line_End_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS 1
#define Timer_Line_End_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define Timer_Line_End_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define Timer_Line_End_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define Timer_Line_End_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B1_UDB07_CTL
#define Timer_Line_End_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB07_ST_CTL
#define Timer_Line_End_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B1_UDB07_CTL
#define Timer_Line_End_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B1_UDB07_ST_CTL
#define Timer_Line_End_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x83u
#define Timer_Line_End_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define Timer_Line_End_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B1_UDB07_MSK
#define Timer_Line_End_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define Timer_Line_End_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG CYREG_B0_UDB06_07_A0
#define Timer_Line_End_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG CYREG_B0_UDB06_07_A1
#define Timer_Line_End_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG CYREG_B0_UDB06_07_D0
#define Timer_Line_End_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG CYREG_B0_UDB06_07_D1
#define Timer_Line_End_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define Timer_Line_End_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG CYREG_B0_UDB06_07_F0
#define Timer_Line_End_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG CYREG_B0_UDB06_07_F1
#define Timer_Line_End_TimerUDB_sT16_timerdp_u0__A0_A1_REG CYREG_B0_UDB06_A0_A1
#define Timer_Line_End_TimerUDB_sT16_timerdp_u0__A0_REG CYREG_B0_UDB06_A0
#define Timer_Line_End_TimerUDB_sT16_timerdp_u0__A1_REG CYREG_B0_UDB06_A1
#define Timer_Line_End_TimerUDB_sT16_timerdp_u0__D0_D1_REG CYREG_B0_UDB06_D0_D1
#define Timer_Line_End_TimerUDB_sT16_timerdp_u0__D0_REG CYREG_B0_UDB06_D0
#define Timer_Line_End_TimerUDB_sT16_timerdp_u0__D1_REG CYREG_B0_UDB06_D1
#define Timer_Line_End_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define Timer_Line_End_TimerUDB_sT16_timerdp_u0__F0_F1_REG CYREG_B0_UDB06_F0_F1
#define Timer_Line_End_TimerUDB_sT16_timerdp_u0__F0_REG CYREG_B0_UDB06_F0
#define Timer_Line_End_TimerUDB_sT16_timerdp_u0__F1_REG CYREG_B0_UDB06_F1
#define Timer_Line_End_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define Timer_Line_End_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define Timer_Line_End_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG CYREG_B0_UDB07_08_A0
#define Timer_Line_End_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG CYREG_B0_UDB07_08_A1
#define Timer_Line_End_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG CYREG_B0_UDB07_08_D0
#define Timer_Line_End_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG CYREG_B0_UDB07_08_D1
#define Timer_Line_End_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define Timer_Line_End_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG CYREG_B0_UDB07_08_F0
#define Timer_Line_End_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG CYREG_B0_UDB07_08_F1
#define Timer_Line_End_TimerUDB_sT16_timerdp_u1__A0_A1_REG CYREG_B0_UDB07_A0_A1
#define Timer_Line_End_TimerUDB_sT16_timerdp_u1__A0_REG CYREG_B0_UDB07_A0
#define Timer_Line_End_TimerUDB_sT16_timerdp_u1__A1_REG CYREG_B0_UDB07_A1
#define Timer_Line_End_TimerUDB_sT16_timerdp_u1__D0_D1_REG CYREG_B0_UDB07_D0_D1
#define Timer_Line_End_TimerUDB_sT16_timerdp_u1__D0_REG CYREG_B0_UDB07_D0
#define Timer_Line_End_TimerUDB_sT16_timerdp_u1__D1_REG CYREG_B0_UDB07_D1
#define Timer_Line_End_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define Timer_Line_End_TimerUDB_sT16_timerdp_u1__F0_F1_REG CYREG_B0_UDB07_F0_F1
#define Timer_Line_End_TimerUDB_sT16_timerdp_u1__F0_REG CYREG_B0_UDB07_F0
#define Timer_Line_End_TimerUDB_sT16_timerdp_u1__F1_REG CYREG_B0_UDB07_F1

/* Counter_PID_CounterHW */
#define Counter_PID_CounterHW__CAP0 CYREG_TMR0_CAP0
#define Counter_PID_CounterHW__CAP1 CYREG_TMR0_CAP1
#define Counter_PID_CounterHW__CFG0 CYREG_TMR0_CFG0
#define Counter_PID_CounterHW__CFG1 CYREG_TMR0_CFG1
#define Counter_PID_CounterHW__CFG2 CYREG_TMR0_CFG2
#define Counter_PID_CounterHW__CNT_CMP0 CYREG_TMR0_CNT_CMP0
#define Counter_PID_CounterHW__CNT_CMP1 CYREG_TMR0_CNT_CMP1
#define Counter_PID_CounterHW__PER0 CYREG_TMR0_PER0
#define Counter_PID_CounterHW__PER1 CYREG_TMR0_PER1
#define Counter_PID_CounterHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define Counter_PID_CounterHW__PM_ACT_MSK 0x01u
#define Counter_PID_CounterHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define Counter_PID_CounterHW__PM_STBY_MSK 0x01u
#define Counter_PID_CounterHW__RT0 CYREG_TMR0_RT0
#define Counter_PID_CounterHW__RT1 CYREG_TMR0_RT1
#define Counter_PID_CounterHW__SR0 CYREG_TMR0_SR0

/* camera_frame_start */
#define camera_frame_start__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define camera_frame_start__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define camera_frame_start__INTC_MASK 0x04u
#define camera_frame_start__INTC_NUMBER 2
#define camera_frame_start__INTC_PRIOR_NUM 7
#define camera_frame_start__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define camera_frame_start__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define camera_frame_start__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Timer_Row_TimerUDB */
#define Timer_Row_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define Timer_Row_TimerUDB_rstSts_stsreg__0__POS 0
#define Timer_Row_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define Timer_Row_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B0_UDB02_03_ST
#define Timer_Row_TimerUDB_rstSts_stsreg__1__MASK 0x02u
#define Timer_Row_TimerUDB_rstSts_stsreg__1__POS 1
#define Timer_Row_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define Timer_Row_TimerUDB_rstSts_stsreg__2__POS 2
#define Timer_Row_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define Timer_Row_TimerUDB_rstSts_stsreg__3__POS 3
#define Timer_Row_TimerUDB_rstSts_stsreg__MASK 0x0Fu
#define Timer_Row_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B0_UDB02_MSK
#define Timer_Row_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define Timer_Row_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define Timer_Row_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define Timer_Row_TimerUDB_rstSts_stsreg__STATUS_CNT_REG CYREG_B0_UDB02_ST_CTL
#define Timer_Row_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB02_ST_CTL
#define Timer_Row_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B0_UDB02_ST
#define Timer_Row_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define Timer_Row_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define Timer_Row_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB06_07_CTL
#define Timer_Row_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define Timer_Row_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB06_07_CTL
#define Timer_Row_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB06_07_MSK
#define Timer_Row_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define Timer_Row_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB06_07_MSK
#define Timer_Row_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define Timer_Row_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define Timer_Row_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define Timer_Row_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define Timer_Row_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B0_UDB06_CTL
#define Timer_Row_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB06_ST_CTL
#define Timer_Row_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B0_UDB06_CTL
#define Timer_Row_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B0_UDB06_ST_CTL
#define Timer_Row_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define Timer_Row_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define Timer_Row_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B0_UDB06_MSK
#define Timer_Row_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define Timer_Row_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG CYREG_B0_UDB04_05_A0
#define Timer_Row_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG CYREG_B0_UDB04_05_A1
#define Timer_Row_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG CYREG_B0_UDB04_05_D0
#define Timer_Row_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG CYREG_B0_UDB04_05_D1
#define Timer_Row_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define Timer_Row_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG CYREG_B0_UDB04_05_F0
#define Timer_Row_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG CYREG_B0_UDB04_05_F1
#define Timer_Row_TimerUDB_sT16_timerdp_u0__A0_A1_REG CYREG_B0_UDB04_A0_A1
#define Timer_Row_TimerUDB_sT16_timerdp_u0__A0_REG CYREG_B0_UDB04_A0
#define Timer_Row_TimerUDB_sT16_timerdp_u0__A1_REG CYREG_B0_UDB04_A1
#define Timer_Row_TimerUDB_sT16_timerdp_u0__D0_D1_REG CYREG_B0_UDB04_D0_D1
#define Timer_Row_TimerUDB_sT16_timerdp_u0__D0_REG CYREG_B0_UDB04_D0
#define Timer_Row_TimerUDB_sT16_timerdp_u0__D1_REG CYREG_B0_UDB04_D1
#define Timer_Row_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define Timer_Row_TimerUDB_sT16_timerdp_u0__F0_F1_REG CYREG_B0_UDB04_F0_F1
#define Timer_Row_TimerUDB_sT16_timerdp_u0__F0_REG CYREG_B0_UDB04_F0
#define Timer_Row_TimerUDB_sT16_timerdp_u0__F1_REG CYREG_B0_UDB04_F1
#define Timer_Row_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define Timer_Row_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define Timer_Row_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG CYREG_B0_UDB05_06_A0
#define Timer_Row_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG CYREG_B0_UDB05_06_A1
#define Timer_Row_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG CYREG_B0_UDB05_06_D0
#define Timer_Row_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG CYREG_B0_UDB05_06_D1
#define Timer_Row_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define Timer_Row_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG CYREG_B0_UDB05_06_F0
#define Timer_Row_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG CYREG_B0_UDB05_06_F1
#define Timer_Row_TimerUDB_sT16_timerdp_u1__A0_A1_REG CYREG_B0_UDB05_A0_A1
#define Timer_Row_TimerUDB_sT16_timerdp_u1__A0_REG CYREG_B0_UDB05_A0
#define Timer_Row_TimerUDB_sT16_timerdp_u1__A1_REG CYREG_B0_UDB05_A1
#define Timer_Row_TimerUDB_sT16_timerdp_u1__D0_D1_REG CYREG_B0_UDB05_D0_D1
#define Timer_Row_TimerUDB_sT16_timerdp_u1__D0_REG CYREG_B0_UDB05_D0
#define Timer_Row_TimerUDB_sT16_timerdp_u1__D1_REG CYREG_B0_UDB05_D1
#define Timer_Row_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define Timer_Row_TimerUDB_sT16_timerdp_u1__F0_F1_REG CYREG_B0_UDB05_F0_F1
#define Timer_Row_TimerUDB_sT16_timerdp_u1__F0_REG CYREG_B0_UDB05_F0
#define Timer_Row_TimerUDB_sT16_timerdp_u1__F1_REG CYREG_B0_UDB05_F1
#define Timer_Row_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define Timer_Row_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL

/* camera_comp_fall */
#define camera_comp_fall__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define camera_comp_fall__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define camera_comp_fall__INTC_MASK 0x01u
#define camera_comp_fall__INTC_NUMBER 0
#define camera_comp_fall__INTC_PRIOR_NUM 7
#define camera_comp_fall__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define camera_comp_fall__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define camera_comp_fall__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* camera_comp_rise */
#define camera_comp_rise__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define camera_comp_rise__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define camera_comp_rise__INTC_MASK 0x02u
#define camera_comp_rise__INTC_NUMBER 1
#define camera_comp_rise__INTC_PRIOR_NUM 7
#define camera_comp_rise__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define camera_comp_rise__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define camera_comp_rise__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* PWM_Motor_PWMUDB */
#define PWM_Motor_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define PWM_Motor_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define PWM_Motor_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB05_06_CTL
#define PWM_Motor_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define PWM_Motor_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB05_06_CTL
#define PWM_Motor_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB05_06_MSK
#define PWM_Motor_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define PWM_Motor_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB05_06_MSK
#define PWM_Motor_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define PWM_Motor_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define PWM_Motor_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define PWM_Motor_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define PWM_Motor_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B0_UDB05_CTL
#define PWM_Motor_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB05_ST_CTL
#define PWM_Motor_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B0_UDB05_CTL
#define PWM_Motor_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B0_UDB05_ST_CTL
#define PWM_Motor_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define PWM_Motor_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define PWM_Motor_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B0_UDB05_MSK
#define PWM_Motor_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define PWM_Motor_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB02_03_A0
#define PWM_Motor_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB02_03_A1
#define PWM_Motor_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB02_03_D0
#define PWM_Motor_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB02_03_D1
#define PWM_Motor_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define PWM_Motor_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB02_03_F0
#define PWM_Motor_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB02_03_F1
#define PWM_Motor_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B0_UDB02_A0_A1
#define PWM_Motor_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B0_UDB02_A0
#define PWM_Motor_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B0_UDB02_A1
#define PWM_Motor_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B0_UDB02_D0_D1
#define PWM_Motor_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B0_UDB02_D0
#define PWM_Motor_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B0_UDB02_D1
#define PWM_Motor_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define PWM_Motor_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B0_UDB02_F0_F1
#define PWM_Motor_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B0_UDB02_F0
#define PWM_Motor_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B0_UDB02_F1
#define PWM_Motor_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define PWM_Motor_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define PWM_Motor_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B0_UDB03_04_A0
#define PWM_Motor_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B0_UDB03_04_A1
#define PWM_Motor_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B0_UDB03_04_D0
#define PWM_Motor_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B0_UDB03_04_D1
#define PWM_Motor_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define PWM_Motor_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B0_UDB03_04_F0
#define PWM_Motor_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B0_UDB03_04_F1
#define PWM_Motor_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B0_UDB03_A0_A1
#define PWM_Motor_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B0_UDB03_A0
#define PWM_Motor_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B0_UDB03_A1
#define PWM_Motor_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B0_UDB03_D0_D1
#define PWM_Motor_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B0_UDB03_D0
#define PWM_Motor_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B0_UDB03_D1
#define PWM_Motor_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define PWM_Motor_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B0_UDB03_F0_F1
#define PWM_Motor_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B0_UDB03_F0
#define PWM_Motor_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B0_UDB03_F1
#define PWM_Motor_PWMUDB_sSTSReg_rstSts_stsreg__0__MASK 0x01u
#define PWM_Motor_PWMUDB_sSTSReg_rstSts_stsreg__0__POS 0
#define PWM_Motor_PWMUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define PWM_Motor_PWMUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_REG CYREG_B0_UDB03_04_ST
#define PWM_Motor_PWMUDB_sSTSReg_rstSts_stsreg__2__MASK 0x04u
#define PWM_Motor_PWMUDB_sSTSReg_rstSts_stsreg__2__POS 2
#define PWM_Motor_PWMUDB_sSTSReg_rstSts_stsreg__3__MASK 0x08u
#define PWM_Motor_PWMUDB_sSTSReg_rstSts_stsreg__3__POS 3
#define PWM_Motor_PWMUDB_sSTSReg_rstSts_stsreg__5__MASK 0x20u
#define PWM_Motor_PWMUDB_sSTSReg_rstSts_stsreg__5__POS 5
#define PWM_Motor_PWMUDB_sSTSReg_rstSts_stsreg__MASK 0x2Du
#define PWM_Motor_PWMUDB_sSTSReg_rstSts_stsreg__MASK_REG CYREG_B0_UDB03_MSK
#define PWM_Motor_PWMUDB_sSTSReg_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define PWM_Motor_PWMUDB_sSTSReg_rstSts_stsreg__STATUS_REG CYREG_B0_UDB03_ST

/* PWM_Servo_PWMUDB */
#define PWM_Servo_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define PWM_Servo_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define PWM_Servo_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB04_05_CTL
#define PWM_Servo_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define PWM_Servo_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB04_05_CTL
#define PWM_Servo_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB04_05_MSK
#define PWM_Servo_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define PWM_Servo_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB04_05_MSK
#define PWM_Servo_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define PWM_Servo_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define PWM_Servo_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define PWM_Servo_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define PWM_Servo_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B0_UDB04_CTL
#define PWM_Servo_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB04_ST_CTL
#define PWM_Servo_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B0_UDB04_CTL
#define PWM_Servo_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B0_UDB04_ST_CTL
#define PWM_Servo_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define PWM_Servo_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define PWM_Servo_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B0_UDB04_MSK
#define PWM_Servo_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define PWM_Servo_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB10_11_A0
#define PWM_Servo_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB10_11_A1
#define PWM_Servo_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB10_11_D0
#define PWM_Servo_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB10_11_D1
#define PWM_Servo_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define PWM_Servo_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB10_11_F0
#define PWM_Servo_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB10_11_F1
#define PWM_Servo_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B0_UDB10_A0_A1
#define PWM_Servo_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B0_UDB10_A0
#define PWM_Servo_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B0_UDB10_A1
#define PWM_Servo_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B0_UDB10_D0_D1
#define PWM_Servo_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B0_UDB10_D0
#define PWM_Servo_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B0_UDB10_D1
#define PWM_Servo_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define PWM_Servo_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B0_UDB10_F0_F1
#define PWM_Servo_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B0_UDB10_F0
#define PWM_Servo_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B0_UDB10_F1
#define PWM_Servo_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B0_UDB11_12_A0
#define PWM_Servo_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B0_UDB11_12_A1
#define PWM_Servo_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B0_UDB11_12_D0
#define PWM_Servo_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B0_UDB11_12_D1
#define PWM_Servo_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define PWM_Servo_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B0_UDB11_12_F0
#define PWM_Servo_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B0_UDB11_12_F1
#define PWM_Servo_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B0_UDB11_A0_A1
#define PWM_Servo_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B0_UDB11_A0
#define PWM_Servo_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B0_UDB11_A1
#define PWM_Servo_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B0_UDB11_D0_D1
#define PWM_Servo_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B0_UDB11_D0
#define PWM_Servo_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B0_UDB11_D1
#define PWM_Servo_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define PWM_Servo_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B0_UDB11_F0_F1
#define PWM_Servo_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B0_UDB11_F0
#define PWM_Servo_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B0_UDB11_F1
#define PWM_Servo_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define PWM_Servo_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define PWM_Servo_PWMUDB_sSTSReg_rstSts_stsreg__0__MASK 0x01u
#define PWM_Servo_PWMUDB_sSTSReg_rstSts_stsreg__0__POS 0
#define PWM_Servo_PWMUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define PWM_Servo_PWMUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_REG CYREG_B0_UDB10_11_ST
#define PWM_Servo_PWMUDB_sSTSReg_rstSts_stsreg__2__MASK 0x04u
#define PWM_Servo_PWMUDB_sSTSReg_rstSts_stsreg__2__POS 2
#define PWM_Servo_PWMUDB_sSTSReg_rstSts_stsreg__3__MASK 0x08u
#define PWM_Servo_PWMUDB_sSTSReg_rstSts_stsreg__3__POS 3
#define PWM_Servo_PWMUDB_sSTSReg_rstSts_stsreg__5__MASK 0x20u
#define PWM_Servo_PWMUDB_sSTSReg_rstSts_stsreg__5__POS 5
#define PWM_Servo_PWMUDB_sSTSReg_rstSts_stsreg__MASK 0x2Du
#define PWM_Servo_PWMUDB_sSTSReg_rstSts_stsreg__MASK_REG CYREG_B0_UDB10_MSK
#define PWM_Servo_PWMUDB_sSTSReg_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define PWM_Servo_PWMUDB_sSTSReg_rstSts_stsreg__STATUS_REG CYREG_B0_UDB10_ST

/* throttle_update */
#define throttle_update__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define throttle_update__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define throttle_update__INTC_MASK 0x20000u
#define throttle_update__INTC_NUMBER 17
#define throttle_update__INTC_PRIOR_NUM 7
#define throttle_update__INTC_PRIOR_REG CYREG_NVIC_PRI_17
#define throttle_update__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define throttle_update__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* UART_IntClock */
#define UART_IntClock__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define UART_IntClock__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define UART_IntClock__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define UART_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_IntClock__INDEX 0x01u
#define UART_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_IntClock__PM_ACT_MSK 0x02u
#define UART_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_IntClock__PM_STBY_MSK 0x02u

/* Vertical_sync */
#define Vertical_sync__0__MASK 0x04u
#define Vertical_sync__0__PC CYREG_PRT4_PC2
#define Vertical_sync__0__PORT 4
#define Vertical_sync__0__SHIFT 2
#define Vertical_sync__AG CYREG_PRT4_AG
#define Vertical_sync__AMUX CYREG_PRT4_AMUX
#define Vertical_sync__BIE CYREG_PRT4_BIE
#define Vertical_sync__BIT_MASK CYREG_PRT4_BIT_MASK
#define Vertical_sync__BYP CYREG_PRT4_BYP
#define Vertical_sync__CTL CYREG_PRT4_CTL
#define Vertical_sync__DM0 CYREG_PRT4_DM0
#define Vertical_sync__DM1 CYREG_PRT4_DM1
#define Vertical_sync__DM2 CYREG_PRT4_DM2
#define Vertical_sync__DR CYREG_PRT4_DR
#define Vertical_sync__INP_DIS CYREG_PRT4_INP_DIS
#define Vertical_sync__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Vertical_sync__LCD_EN CYREG_PRT4_LCD_EN
#define Vertical_sync__MASK 0x04u
#define Vertical_sync__PORT 4
#define Vertical_sync__PRT CYREG_PRT4_PRT
#define Vertical_sync__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Vertical_sync__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Vertical_sync__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Vertical_sync__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Vertical_sync__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Vertical_sync__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Vertical_sync__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Vertical_sync__PS CYREG_PRT4_PS
#define Vertical_sync__SHIFT 2
#define Vertical_sync__SLW CYREG_PRT4_SLW

/* inter_button */
#define inter_button__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define inter_button__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define inter_button__INTC_MASK 0x08u
#define inter_button__INTC_NUMBER 3
#define inter_button__INTC_PRIOR_NUM 7
#define inter_button__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define inter_button__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define inter_button__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* tick_timeout */
#define tick_timeout__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define tick_timeout__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define tick_timeout__INTC_MASK 0x20u
#define tick_timeout__INTC_NUMBER 5
#define tick_timeout__INTC_PRIOR_NUM 7
#define tick_timeout__INTC_PRIOR_REG CYREG_NVIC_PRI_5
#define tick_timeout__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define tick_timeout__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Camera_data */
#define Camera_data__0__MASK 0x01u
#define Camera_data__0__PC CYREG_PRT4_PC0
#define Camera_data__0__PORT 4
#define Camera_data__0__SHIFT 0
#define Camera_data__AG CYREG_PRT4_AG
#define Camera_data__AMUX CYREG_PRT4_AMUX
#define Camera_data__BIE CYREG_PRT4_BIE
#define Camera_data__BIT_MASK CYREG_PRT4_BIT_MASK
#define Camera_data__BYP CYREG_PRT4_BYP
#define Camera_data__CTL CYREG_PRT4_CTL
#define Camera_data__DM0 CYREG_PRT4_DM0
#define Camera_data__DM1 CYREG_PRT4_DM1
#define Camera_data__DM2 CYREG_PRT4_DM2
#define Camera_data__DR CYREG_PRT4_DR
#define Camera_data__INP_DIS CYREG_PRT4_INP_DIS
#define Camera_data__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Camera_data__LCD_EN CYREG_PRT4_LCD_EN
#define Camera_data__MASK 0x01u
#define Camera_data__PORT 4
#define Camera_data__PRT CYREG_PRT4_PRT
#define Camera_data__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Camera_data__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Camera_data__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Camera_data__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Camera_data__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Camera_data__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Camera_data__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Camera_data__PS CYREG_PRT4_PS
#define Camera_data__SHIFT 0
#define Camera_data__SLW CYREG_PRT4_SLW

/* Hall_sensor */
#define Hall_sensor__0__MASK 0x01u
#define Hall_sensor__0__PC CYREG_PRT5_PC0
#define Hall_sensor__0__PORT 5
#define Hall_sensor__0__SHIFT 0
#define Hall_sensor__AG CYREG_PRT5_AG
#define Hall_sensor__AMUX CYREG_PRT5_AMUX
#define Hall_sensor__BIE CYREG_PRT5_BIE
#define Hall_sensor__BIT_MASK CYREG_PRT5_BIT_MASK
#define Hall_sensor__BYP CYREG_PRT5_BYP
#define Hall_sensor__CTL CYREG_PRT5_CTL
#define Hall_sensor__DM0 CYREG_PRT5_DM0
#define Hall_sensor__DM1 CYREG_PRT5_DM1
#define Hall_sensor__DM2 CYREG_PRT5_DM2
#define Hall_sensor__DR CYREG_PRT5_DR
#define Hall_sensor__INP_DIS CYREG_PRT5_INP_DIS
#define Hall_sensor__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define Hall_sensor__LCD_EN CYREG_PRT5_LCD_EN
#define Hall_sensor__MASK 0x01u
#define Hall_sensor__PORT 5
#define Hall_sensor__PRT CYREG_PRT5_PRT
#define Hall_sensor__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define Hall_sensor__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define Hall_sensor__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define Hall_sensor__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define Hall_sensor__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define Hall_sensor__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define Hall_sensor__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define Hall_sensor__PS CYREG_PRT5_PS
#define Hall_sensor__SHIFT 0
#define Hall_sensor__SLW CYREG_PRT5_SLW

/* LCD_LCDPort */
#define LCD_LCDPort__0__MASK 0x02u
#define LCD_LCDPort__0__PC CYREG_PRT5_PC1
#define LCD_LCDPort__0__PORT 5
#define LCD_LCDPort__0__SHIFT 1
#define LCD_LCDPort__1__MASK 0x04u
#define LCD_LCDPort__1__PC CYREG_PRT5_PC2
#define LCD_LCDPort__1__PORT 5
#define LCD_LCDPort__1__SHIFT 2
#define LCD_LCDPort__2__MASK 0x08u
#define LCD_LCDPort__2__PC CYREG_PRT5_PC3
#define LCD_LCDPort__2__PORT 5
#define LCD_LCDPort__2__SHIFT 3
#define LCD_LCDPort__3__MASK 0x10u
#define LCD_LCDPort__3__PC CYREG_PRT5_PC4
#define LCD_LCDPort__3__PORT 5
#define LCD_LCDPort__3__SHIFT 4
#define LCD_LCDPort__4__MASK 0x20u
#define LCD_LCDPort__4__PC CYREG_PRT5_PC5
#define LCD_LCDPort__4__PORT 5
#define LCD_LCDPort__4__SHIFT 5
#define LCD_LCDPort__5__MASK 0x40u
#define LCD_LCDPort__5__PC CYREG_PRT5_PC6
#define LCD_LCDPort__5__PORT 5
#define LCD_LCDPort__5__SHIFT 6
#define LCD_LCDPort__6__MASK 0x80u
#define LCD_LCDPort__6__PC CYREG_PRT5_PC7
#define LCD_LCDPort__6__PORT 5
#define LCD_LCDPort__6__SHIFT 7
#define LCD_LCDPort__AG CYREG_PRT5_AG
#define LCD_LCDPort__AMUX CYREG_PRT5_AMUX
#define LCD_LCDPort__BIE CYREG_PRT5_BIE
#define LCD_LCDPort__BIT_MASK CYREG_PRT5_BIT_MASK
#define LCD_LCDPort__BYP CYREG_PRT5_BYP
#define LCD_LCDPort__CTL CYREG_PRT5_CTL
#define LCD_LCDPort__DM0 CYREG_PRT5_DM0
#define LCD_LCDPort__DM1 CYREG_PRT5_DM1
#define LCD_LCDPort__DM2 CYREG_PRT5_DM2
#define LCD_LCDPort__DR CYREG_PRT5_DR
#define LCD_LCDPort__INP_DIS CYREG_PRT5_INP_DIS
#define LCD_LCDPort__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define LCD_LCDPort__LCD_EN CYREG_PRT5_LCD_EN
#define LCD_LCDPort__MASK 0xFEu
#define LCD_LCDPort__PORT 5
#define LCD_LCDPort__PRT CYREG_PRT5_PRT
#define LCD_LCDPort__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define LCD_LCDPort__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define LCD_LCDPort__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define LCD_LCDPort__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define LCD_LCDPort__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define LCD_LCDPort__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define LCD_LCDPort__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define LCD_LCDPort__PS CYREG_PRT5_PS
#define LCD_LCDPort__SHIFT 1
#define LCD_LCDPort__SLW CYREG_PRT5_SLW

/* Comparator */
#define Comparator__0__MASK 0x40u
#define Comparator__0__PC CYREG_PRT4_PC6
#define Comparator__0__PORT 4
#define Comparator__0__SHIFT 6
#define Comparator__AG CYREG_PRT4_AG
#define Comparator__AMUX CYREG_PRT4_AMUX
#define Comparator__BIE CYREG_PRT4_BIE
#define Comparator__BIT_MASK CYREG_PRT4_BIT_MASK
#define Comparator__BYP CYREG_PRT4_BYP
#define Comparator__CTL CYREG_PRT4_CTL
#define Comparator__DM0 CYREG_PRT4_DM0
#define Comparator__DM1 CYREG_PRT4_DM1
#define Comparator__DM2 CYREG_PRT4_DM2
#define Comparator__DR CYREG_PRT4_DR
#define Comparator__INP_DIS CYREG_PRT4_INP_DIS
#define Comparator__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Comparator__LCD_EN CYREG_PRT4_LCD_EN
#define Comparator__MASK 0x40u
#define Comparator__PORT 4
#define Comparator__PRT CYREG_PRT4_PRT
#define Comparator__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Comparator__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Comparator__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Comparator__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Comparator__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Comparator__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Comparator__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Comparator__PS CYREG_PRT4_PS
#define Comparator__SHIFT 6
#define Comparator__SLW CYREG_PRT4_SLW

/* Horiz_sync */
#define Horiz_sync__0__MASK 0x10u
#define Horiz_sync__0__PC CYREG_PRT4_PC4
#define Horiz_sync__0__PORT 4
#define Horiz_sync__0__SHIFT 4
#define Horiz_sync__AG CYREG_PRT4_AG
#define Horiz_sync__AMUX CYREG_PRT4_AMUX
#define Horiz_sync__BIE CYREG_PRT4_BIE
#define Horiz_sync__BIT_MASK CYREG_PRT4_BIT_MASK
#define Horiz_sync__BYP CYREG_PRT4_BYP
#define Horiz_sync__CTL CYREG_PRT4_CTL
#define Horiz_sync__DM0 CYREG_PRT4_DM0
#define Horiz_sync__DM1 CYREG_PRT4_DM1
#define Horiz_sync__DM2 CYREG_PRT4_DM2
#define Horiz_sync__DR CYREG_PRT4_DR
#define Horiz_sync__INP_DIS CYREG_PRT4_INP_DIS
#define Horiz_sync__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Horiz_sync__LCD_EN CYREG_PRT4_LCD_EN
#define Horiz_sync__MASK 0x10u
#define Horiz_sync__PORT 4
#define Horiz_sync__PRT CYREG_PRT4_PRT
#define Horiz_sync__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Horiz_sync__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Horiz_sync__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Horiz_sync__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Horiz_sync__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Horiz_sync__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Horiz_sync__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Horiz_sync__PS CYREG_PRT4_PS
#define Horiz_sync__SHIFT 4
#define Horiz_sync__SLW CYREG_PRT4_SLW

/* Line_begin */
#define Line_begin__0__MASK 0x10u
#define Line_begin__0__PC CYREG_PRT3_PC4
#define Line_begin__0__PORT 3
#define Line_begin__0__SHIFT 4
#define Line_begin__AG CYREG_PRT3_AG
#define Line_begin__AMUX CYREG_PRT3_AMUX
#define Line_begin__BIE CYREG_PRT3_BIE
#define Line_begin__BIT_MASK CYREG_PRT3_BIT_MASK
#define Line_begin__BYP CYREG_PRT3_BYP
#define Line_begin__CTL CYREG_PRT3_CTL
#define Line_begin__DM0 CYREG_PRT3_DM0
#define Line_begin__DM1 CYREG_PRT3_DM1
#define Line_begin__DM2 CYREG_PRT3_DM2
#define Line_begin__DR CYREG_PRT3_DR
#define Line_begin__INP_DIS CYREG_PRT3_INP_DIS
#define Line_begin__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Line_begin__LCD_EN CYREG_PRT3_LCD_EN
#define Line_begin__MASK 0x10u
#define Line_begin__PORT 3
#define Line_begin__PRT CYREG_PRT3_PRT
#define Line_begin__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Line_begin__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Line_begin__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Line_begin__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Line_begin__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Line_begin__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Line_begin__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Line_begin__PS CYREG_PRT3_PS
#define Line_begin__SHIFT 4
#define Line_begin__SLW CYREG_PRT3_SLW

/* Pin_button */
#define Pin_button__0__MASK 0x02u
#define Pin_button__0__PC CYREG_PRT6_PC1
#define Pin_button__0__PORT 6
#define Pin_button__0__SHIFT 1
#define Pin_button__AG CYREG_PRT6_AG
#define Pin_button__AMUX CYREG_PRT6_AMUX
#define Pin_button__BIE CYREG_PRT6_BIE
#define Pin_button__BIT_MASK CYREG_PRT6_BIT_MASK
#define Pin_button__BYP CYREG_PRT6_BYP
#define Pin_button__CTL CYREG_PRT6_CTL
#define Pin_button__DM0 CYREG_PRT6_DM0
#define Pin_button__DM1 CYREG_PRT6_DM1
#define Pin_button__DM2 CYREG_PRT6_DM2
#define Pin_button__DR CYREG_PRT6_DR
#define Pin_button__INP_DIS CYREG_PRT6_INP_DIS
#define Pin_button__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define Pin_button__LCD_EN CYREG_PRT6_LCD_EN
#define Pin_button__MASK 0x02u
#define Pin_button__PORT 6
#define Pin_button__PRT CYREG_PRT6_PRT
#define Pin_button__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define Pin_button__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define Pin_button__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define Pin_button__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define Pin_button__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define Pin_button__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define Pin_button__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define Pin_button__PS CYREG_PRT6_PS
#define Pin_button__SHIFT 1
#define Pin_button__SLW CYREG_PRT6_SLW

/* UART_BUART */
#define UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB05_06_ST
#define UART_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B1_UDB05_MSK
#define UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB05_ST_CTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB05_ST_CTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B1_UDB05_ST
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB05_06_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB05_06_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB05_06_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB05_06_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define UART_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B1_UDB05_CTL
#define UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B1_UDB05_ST_CTL
#define UART_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B1_UDB05_CTL
#define UART_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B1_UDB05_ST_CTL
#define UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B1_UDB05_MSK
#define UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B1_UDB04_05_A0
#define UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B1_UDB04_05_A1
#define UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B1_UDB04_05_D0
#define UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B1_UDB04_05_D1
#define UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B1_UDB04_05_F0
#define UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B1_UDB04_05_F1
#define UART_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B1_UDB04_A0_A1
#define UART_BUART_sRX_RxShifter_u0__A0_REG CYREG_B1_UDB04_A0
#define UART_BUART_sRX_RxShifter_u0__A1_REG CYREG_B1_UDB04_A1
#define UART_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B1_UDB04_D0_D1
#define UART_BUART_sRX_RxShifter_u0__D0_REG CYREG_B1_UDB04_D0
#define UART_BUART_sRX_RxShifter_u0__D1_REG CYREG_B1_UDB04_D1
#define UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define UART_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B1_UDB04_F0_F1
#define UART_BUART_sRX_RxShifter_u0__F0_REG CYREG_B1_UDB04_F0
#define UART_BUART_sRX_RxShifter_u0__F1_REG CYREG_B1_UDB04_F1
#define UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define UART_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B1_UDB10_11_ST
#define UART_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_BUART_sRX_RxSts__3__POS 3
#define UART_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_BUART_sRX_RxSts__4__POS 4
#define UART_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_BUART_sRX_RxSts__5__POS 5
#define UART_BUART_sRX_RxSts__MASK 0x38u
#define UART_BUART_sRX_RxSts__MASK_REG CYREG_B1_UDB10_MSK
#define UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define UART_BUART_sRX_RxSts__STATUS_REG CYREG_B1_UDB10_ST
#define UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B1_UDB09_10_A0
#define UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B1_UDB09_10_A1
#define UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B1_UDB09_10_D0
#define UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B1_UDB09_10_D1
#define UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B1_UDB09_10_F0
#define UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B1_UDB09_10_F1
#define UART_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B1_UDB09_A0_A1
#define UART_BUART_sTX_TxShifter_u0__A0_REG CYREG_B1_UDB09_A0
#define UART_BUART_sTX_TxShifter_u0__A1_REG CYREG_B1_UDB09_A1
#define UART_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B1_UDB09_D0_D1
#define UART_BUART_sTX_TxShifter_u0__D0_REG CYREG_B1_UDB09_D0
#define UART_BUART_sTX_TxShifter_u0__D1_REG CYREG_B1_UDB09_D1
#define UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define UART_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B1_UDB09_F0_F1
#define UART_BUART_sTX_TxShifter_u0__F0_REG CYREG_B1_UDB09_F0
#define UART_BUART_sTX_TxShifter_u0__F1_REG CYREG_B1_UDB09_F1
#define UART_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_BUART_sTX_TxSts__0__POS 0
#define UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define UART_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB09_10_ST
#define UART_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_BUART_sTX_TxSts__1__POS 1
#define UART_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_BUART_sTX_TxSts__2__POS 2
#define UART_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_BUART_sTX_TxSts__3__POS 3
#define UART_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB09_MSK
#define UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define UART_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB09_ST
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B0_UDB09_10_A0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B0_UDB09_10_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B0_UDB09_10_D0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B0_UDB09_10_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B0_UDB09_10_F0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B0_UDB09_10_F1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB09_A0_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB09_A0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB09_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB09_D0_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB09_D0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB09_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB09_F0_F1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB09_F0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB09_F1

/* wheel_tick */
#define wheel_tick__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define wheel_tick__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define wheel_tick__INTC_MASK 0x40u
#define wheel_tick__INTC_NUMBER 6
#define wheel_tick__INTC_PRIOR_NUM 7
#define wheel_tick__INTC_PRIOR_REG CYREG_NVIC_PRI_6
#define wheel_tick__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define wheel_tick__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Horiz_out */
#define Horiz_out__0__MASK 0x10u
#define Horiz_out__0__PC CYREG_PRT2_PC4
#define Horiz_out__0__PORT 2
#define Horiz_out__0__SHIFT 4
#define Horiz_out__AG CYREG_PRT2_AG
#define Horiz_out__AMUX CYREG_PRT2_AMUX
#define Horiz_out__BIE CYREG_PRT2_BIE
#define Horiz_out__BIT_MASK CYREG_PRT2_BIT_MASK
#define Horiz_out__BYP CYREG_PRT2_BYP
#define Horiz_out__CTL CYREG_PRT2_CTL
#define Horiz_out__DM0 CYREG_PRT2_DM0
#define Horiz_out__DM1 CYREG_PRT2_DM1
#define Horiz_out__DM2 CYREG_PRT2_DM2
#define Horiz_out__DR CYREG_PRT2_DR
#define Horiz_out__INP_DIS CYREG_PRT2_INP_DIS
#define Horiz_out__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Horiz_out__LCD_EN CYREG_PRT2_LCD_EN
#define Horiz_out__MASK 0x10u
#define Horiz_out__PORT 2
#define Horiz_out__PRT CYREG_PRT2_PRT
#define Horiz_out__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Horiz_out__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Horiz_out__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Horiz_out__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Horiz_out__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Horiz_out__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Horiz_out__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Horiz_out__PS CYREG_PRT2_PS
#define Horiz_out__SHIFT 4
#define Horiz_out__SLW CYREG_PRT2_SLW

/* Pin_motor */
#define Pin_motor__0__MASK 0x02u
#define Pin_motor__0__PC CYREG_PRT4_PC1
#define Pin_motor__0__PORT 4
#define Pin_motor__0__SHIFT 1
#define Pin_motor__AG CYREG_PRT4_AG
#define Pin_motor__AMUX CYREG_PRT4_AMUX
#define Pin_motor__BIE CYREG_PRT4_BIE
#define Pin_motor__BIT_MASK CYREG_PRT4_BIT_MASK
#define Pin_motor__BYP CYREG_PRT4_BYP
#define Pin_motor__CTL CYREG_PRT4_CTL
#define Pin_motor__DM0 CYREG_PRT4_DM0
#define Pin_motor__DM1 CYREG_PRT4_DM1
#define Pin_motor__DM2 CYREG_PRT4_DM2
#define Pin_motor__DR CYREG_PRT4_DR
#define Pin_motor__INP_DIS CYREG_PRT4_INP_DIS
#define Pin_motor__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Pin_motor__LCD_EN CYREG_PRT4_LCD_EN
#define Pin_motor__MASK 0x02u
#define Pin_motor__PORT 4
#define Pin_motor__PRT CYREG_PRT4_PRT
#define Pin_motor__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Pin_motor__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Pin_motor__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Pin_motor__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Pin_motor__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Pin_motor__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Pin_motor__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Pin_motor__PS CYREG_PRT4_PS
#define Pin_motor__SHIFT 1
#define Pin_motor__SLW CYREG_PRT4_SLW

/* Pin_servo */
#define Pin_servo__0__MASK 0x02u
#define Pin_servo__0__PC CYREG_PRT0_PC1
#define Pin_servo__0__PORT 0
#define Pin_servo__0__SHIFT 1
#define Pin_servo__AG CYREG_PRT0_AG
#define Pin_servo__AMUX CYREG_PRT0_AMUX
#define Pin_servo__BIE CYREG_PRT0_BIE
#define Pin_servo__BIT_MASK CYREG_PRT0_BIT_MASK
#define Pin_servo__BYP CYREG_PRT0_BYP
#define Pin_servo__CTL CYREG_PRT0_CTL
#define Pin_servo__DM0 CYREG_PRT0_DM0
#define Pin_servo__DM1 CYREG_PRT0_DM1
#define Pin_servo__DM2 CYREG_PRT0_DM2
#define Pin_servo__DR CYREG_PRT0_DR
#define Pin_servo__INP_DIS CYREG_PRT0_INP_DIS
#define Pin_servo__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Pin_servo__LCD_EN CYREG_PRT0_LCD_EN
#define Pin_servo__MASK 0x02u
#define Pin_servo__PORT 0
#define Pin_servo__PRT CYREG_PRT0_PRT
#define Pin_servo__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Pin_servo__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Pin_servo__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Pin_servo__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Pin_servo__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Pin_servo__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Pin_servo__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Pin_servo__PS CYREG_PRT0_PS
#define Pin_servo__SHIFT 1
#define Pin_servo__SLW CYREG_PRT0_SLW

/* Comp_out */
#define Comp_out__0__MASK 0x40u
#define Comp_out__0__PC CYREG_PRT2_PC6
#define Comp_out__0__PORT 2
#define Comp_out__0__SHIFT 6
#define Comp_out__AG CYREG_PRT2_AG
#define Comp_out__AMUX CYREG_PRT2_AMUX
#define Comp_out__BIE CYREG_PRT2_BIE
#define Comp_out__BIT_MASK CYREG_PRT2_BIT_MASK
#define Comp_out__BYP CYREG_PRT2_BYP
#define Comp_out__CTL CYREG_PRT2_CTL
#define Comp_out__DM0 CYREG_PRT2_DM0
#define Comp_out__DM1 CYREG_PRT2_DM1
#define Comp_out__DM2 CYREG_PRT2_DM2
#define Comp_out__DR CYREG_PRT2_DR
#define Comp_out__INP_DIS CYREG_PRT2_INP_DIS
#define Comp_out__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Comp_out__LCD_EN CYREG_PRT2_LCD_EN
#define Comp_out__MASK 0x40u
#define Comp_out__PORT 2
#define Comp_out__PRT CYREG_PRT2_PRT
#define Comp_out__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Comp_out__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Comp_out__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Comp_out__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Comp_out__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Comp_out__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Comp_out__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Comp_out__PS CYREG_PRT2_PS
#define Comp_out__SHIFT 6
#define Comp_out__SLW CYREG_PRT2_SLW

/* Line_end */
#define Line_end__0__MASK 0x40u
#define Line_end__0__PC CYREG_PRT3_PC6
#define Line_end__0__PORT 3
#define Line_end__0__SHIFT 6
#define Line_end__AG CYREG_PRT3_AG
#define Line_end__AMUX CYREG_PRT3_AMUX
#define Line_end__BIE CYREG_PRT3_BIE
#define Line_end__BIT_MASK CYREG_PRT3_BIT_MASK
#define Line_end__BYP CYREG_PRT3_BYP
#define Line_end__CTL CYREG_PRT3_CTL
#define Line_end__DM0 CYREG_PRT3_DM0
#define Line_end__DM1 CYREG_PRT3_DM1
#define Line_end__DM2 CYREG_PRT3_DM2
#define Line_end__DR CYREG_PRT3_DR
#define Line_end__INP_DIS CYREG_PRT3_INP_DIS
#define Line_end__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Line_end__LCD_EN CYREG_PRT3_LCD_EN
#define Line_end__MASK 0x40u
#define Line_end__PORT 3
#define Line_end__PRT CYREG_PRT3_PRT
#define Line_end__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Line_end__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Line_end__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Line_end__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Line_end__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Line_end__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Line_end__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Line_end__PS CYREG_PRT3_PS
#define Line_end__SHIFT 6
#define Line_end__SLW CYREG_PRT3_SLW

/* Vert_out */
#define Vert_out__0__MASK 0x04u
#define Vert_out__0__PC CYREG_PRT2_PC2
#define Vert_out__0__PORT 2
#define Vert_out__0__SHIFT 2
#define Vert_out__AG CYREG_PRT2_AG
#define Vert_out__AMUX CYREG_PRT2_AMUX
#define Vert_out__BIE CYREG_PRT2_BIE
#define Vert_out__BIT_MASK CYREG_PRT2_BIT_MASK
#define Vert_out__BYP CYREG_PRT2_BYP
#define Vert_out__CTL CYREG_PRT2_CTL
#define Vert_out__DM0 CYREG_PRT2_DM0
#define Vert_out__DM1 CYREG_PRT2_DM1
#define Vert_out__DM2 CYREG_PRT2_DM2
#define Vert_out__DR CYREG_PRT2_DR
#define Vert_out__INP_DIS CYREG_PRT2_INP_DIS
#define Vert_out__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Vert_out__LCD_EN CYREG_PRT2_LCD_EN
#define Vert_out__MASK 0x04u
#define Vert_out__PORT 2
#define Vert_out__PRT CYREG_PRT2_PRT
#define Vert_out__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Vert_out__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Vert_out__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Vert_out__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Vert_out__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Vert_out__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Vert_out__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Vert_out__PS CYREG_PRT2_PS
#define Vert_out__SHIFT 2
#define Vert_out__SLW CYREG_PRT2_SLW

/* Clock_1 */
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x02u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x04u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x04u

/* Clock_2 */
#define Clock_2__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define Clock_2__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define Clock_2__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define Clock_2__CFG2_SRC_SEL_MASK 0x07u
#define Clock_2__INDEX 0x03u
#define Clock_2__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_2__PM_ACT_MSK 0x08u
#define Clock_2__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_2__PM_STBY_MSK 0x08u

/* Clock_3 */
#define Clock_3__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define Clock_3__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define Clock_3__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define Clock_3__CFG2_SRC_SEL_MASK 0x07u
#define Clock_3__INDEX 0x00u
#define Clock_3__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_3__PM_ACT_MSK 0x01u
#define Clock_3__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_3__PM_STBY_MSK 0x01u

/* rx_rcvd */
#define rx_rcvd__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define rx_rcvd__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define rx_rcvd__INTC_MASK 0x10u
#define rx_rcvd__INTC_NUMBER 4
#define rx_rcvd__INTC_PRIOR_NUM 7
#define rx_rcvd__INTC_PRIOR_REG CYREG_NVIC_PRI_4
#define rx_rcvd__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define rx_rcvd__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Trigger */
#define Trigger__0__MASK 0x04u
#define Trigger__0__PC CYREG_PRT3_PC2
#define Trigger__0__PORT 3
#define Trigger__0__SHIFT 2
#define Trigger__AG CYREG_PRT3_AG
#define Trigger__AMUX CYREG_PRT3_AMUX
#define Trigger__BIE CYREG_PRT3_BIE
#define Trigger__BIT_MASK CYREG_PRT3_BIT_MASK
#define Trigger__BYP CYREG_PRT3_BYP
#define Trigger__CTL CYREG_PRT3_CTL
#define Trigger__DM0 CYREG_PRT3_DM0
#define Trigger__DM1 CYREG_PRT3_DM1
#define Trigger__DM2 CYREG_PRT3_DM2
#define Trigger__DR CYREG_PRT3_DR
#define Trigger__INP_DIS CYREG_PRT3_INP_DIS
#define Trigger__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Trigger__LCD_EN CYREG_PRT3_LCD_EN
#define Trigger__MASK 0x04u
#define Trigger__PORT 3
#define Trigger__PRT CYREG_PRT3_PRT
#define Trigger__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Trigger__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Trigger__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Trigger__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Trigger__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Trigger__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Trigger__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Trigger__PS CYREG_PRT3_PS
#define Trigger__SHIFT 2
#define Trigger__SLW CYREG_PRT3_SLW

/* Rx_1 */
#define Rx_1__0__MASK 0x01u
#define Rx_1__0__PC CYREG_PRT3_PC0
#define Rx_1__0__PORT 3
#define Rx_1__0__SHIFT 0
#define Rx_1__AG CYREG_PRT3_AG
#define Rx_1__AMUX CYREG_PRT3_AMUX
#define Rx_1__BIE CYREG_PRT3_BIE
#define Rx_1__BIT_MASK CYREG_PRT3_BIT_MASK
#define Rx_1__BYP CYREG_PRT3_BYP
#define Rx_1__CTL CYREG_PRT3_CTL
#define Rx_1__DM0 CYREG_PRT3_DM0
#define Rx_1__DM1 CYREG_PRT3_DM1
#define Rx_1__DM2 CYREG_PRT3_DM2
#define Rx_1__DR CYREG_PRT3_DR
#define Rx_1__INP_DIS CYREG_PRT3_INP_DIS
#define Rx_1__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Rx_1__LCD_EN CYREG_PRT3_LCD_EN
#define Rx_1__MASK 0x01u
#define Rx_1__PORT 3
#define Rx_1__PRT CYREG_PRT3_PRT
#define Rx_1__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Rx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Rx_1__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Rx_1__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Rx_1__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Rx_1__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Rx_1__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Rx_1__PS CYREG_PRT3_PS
#define Rx_1__SHIFT 0
#define Rx_1__SLW CYREG_PRT3_SLW

/* Tx_1 */
#define Tx_1__0__MASK 0x02u
#define Tx_1__0__PC CYREG_PRT3_PC1
#define Tx_1__0__PORT 3
#define Tx_1__0__SHIFT 1
#define Tx_1__AG CYREG_PRT3_AG
#define Tx_1__AMUX CYREG_PRT3_AMUX
#define Tx_1__BIE CYREG_PRT3_BIE
#define Tx_1__BIT_MASK CYREG_PRT3_BIT_MASK
#define Tx_1__BYP CYREG_PRT3_BYP
#define Tx_1__CTL CYREG_PRT3_CTL
#define Tx_1__DM0 CYREG_PRT3_DM0
#define Tx_1__DM1 CYREG_PRT3_DM1
#define Tx_1__DM2 CYREG_PRT3_DM2
#define Tx_1__DR CYREG_PRT3_DR
#define Tx_1__INP_DIS CYREG_PRT3_INP_DIS
#define Tx_1__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Tx_1__LCD_EN CYREG_PRT3_LCD_EN
#define Tx_1__MASK 0x02u
#define Tx_1__PORT 3
#define Tx_1__PRT CYREG_PRT3_PRT
#define Tx_1__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Tx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Tx_1__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Tx_1__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Tx_1__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Tx_1__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Tx_1__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Tx_1__PS CYREG_PRT3_PS
#define Tx_1__SHIFT 1
#define Tx_1__SLW CYREG_PRT3_SLW

/* Miscellaneous */
/* -- WARNING: define names containing LEOPARD or PANTHER are deprecated and will be removed in a future release */
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0
#define CYDEV_CHIP_MEMBER_5B 3
#define CYDEV_CHIP_FAMILY_PSOC5 3
#define CYDEV_CHIP_DIE_PSOC5LP 3
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_DIE_PSOC5LP
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_DIE_LEOPARD 1
#define CYDEV_CHIP_DIE_PANTHER 2
#define CYDEV_CHIP_DIE_UNKNOWN 0
#define CYDEV_CHIP_FAMILY_PSOC3 1
#define CYDEV_CHIP_FAMILY_PSOC4 2
#define CYDEV_CHIP_FAMILY_UNKNOWN 0
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E123069
#define CYDEV_CHIP_MEMBER_3A 1
#define CYDEV_CHIP_MEMBER_5A 2
#define CYDEV_CHIP_MEMBER_UNKNOWN 0
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_REVISION_3A_ES1 0
#define CYDEV_CHIP_REVISION_3A_ES2 1
#define CYDEV_CHIP_REVISION_3A_ES3 3
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3
#define CYDEV_CHIP_REVISION_5A_ES0 0
#define CYDEV_CHIP_REVISION_5A_ES1 1
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1
#define CYDEV_CHIP_REVISION_5B_ES 0
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REV_PSOC5LP_PRODUCTION
#define CYDEV_CHIP_REV_LEOPARD_ES1 0
#define CYDEV_CHIP_REV_LEOPARD_ES2 1
#define CYDEV_CHIP_REV_LEOPARD_ES3 3
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3
#define CYDEV_CHIP_REV_PANTHER_ES0 0
#define CYDEV_CHIP_REV_PANTHER_ES1 1
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1
#define CYDEV_CHIP_REV_PSOC5LP_ES 0
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_CONFIG_FORCE_ROUTE 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_REQXRES 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DEBUG_ENABLE_MASK 0x20
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DMA_CHANNELS_AVAILABLE 24
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x1000
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x4000
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5
#define CYDEV_VIO3_MV 5000
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
