
^
#Design is defaulting to srcset: %s
437*	planAhead2
	sources_12default:defaultZ12-437
a
&Design is defaulting to constrset: %s
434*	planAhead2
	constrs_12default:defaultZ12-434
^
-Analyzing %s Unisim elements for replacement
17*netlist2
6032default:defaultZ29-17
a
2Unisim Transformation completed in %s CPU seconds
28*netlist2
12default:defaultZ29-28
o
Netlist was created with %s %s291*project2
Vivado2default:default2
2014.12default:defaultZ1-479
­
Loading clock regions from %s
13*device2v
b/opt/xilinx/vivado2014.1/Vivado/2014.1/data/parts/xilinx/virtex7/virtex7/xc7vx485t/ClockRegion.xml2default:defaultZ21-13
®
Loading clock buffers from %s
11*device2w
c/opt/xilinx/vivado2014.1/Vivado/2014.1/data/parts/xilinx/virtex7/virtex7/xc7vx485t/ClockBuffers.xml2default:defaultZ21-11
©
&Loading clock placement rules from %s
318*place2i
U/opt/xilinx/vivado2014.1/Vivado/2014.1/data/parts/xilinx/virtex7/ClockPlacerRules.xml2default:defaultZ30-318
§
)Loading package pin functions from %s...
17*device2e
Q/opt/xilinx/vivado2014.1/Vivado/2014.1/data/parts/xilinx/virtex7/PinFunctions.xml2default:defaultZ21-17
«
Loading package from %s
16*device2z
f/opt/xilinx/vivado2014.1/Vivado/2014.1/data/parts/xilinx/virtex7/virtex7/xc7vx485t/ffg1761/Package.xml2default:defaultZ21-16
œ
Loading io standards from %s
15*device2f
R/opt/xilinx/vivado2014.1/Vivado/2014.1/data/./parts/xilinx/virtex7/IOStandards.xml2default:defaultZ21-15
¨
+Loading device configuration modes from %s
14*device2d
P/opt/xilinx/vivado2014.1/Vivado/2014.1/data/parts/xilinx/virtex7/ConfigModes.xml2default:defaultZ21-14
^
1Inserted %s IBUFs to IO ports without IO buffers.100*opt2
02default:defaultZ31-140
^
1Inserted %s OBUFs to IO ports without IO buffers.101*opt2
02default:defaultZ31-141
®
Parsing XDC File [%s]
179*designutils2x
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:defaultZ20-179
è
No cells matched '%s'.
180*	planAhead2—
‚*/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[7].ram/use_tdp.ramb36/genblk*.bram36_tdp_bl.bram36_tdp_bl2default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
1302default:default8@Z12-180
ö
"'%s' expects at least one object.
55*common2 
set_property2default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
1302default:default8@Z17-55
è
No cells matched '%s'.
180*	planAhead2—
‚*/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[6].ram/use_tdp.ramb36/genblk*.bram36_tdp_bl.bram36_tdp_bl2default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
1312default:default8@Z12-180
ö
"'%s' expects at least one object.
55*common2 
set_property2default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
1312default:default8@Z17-55
è
No cells matched '%s'.
180*	planAhead2—
‚*/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[5].ram/use_tdp.ramb36/genblk*.bram36_tdp_bl.bram36_tdp_bl2default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
1322default:default8@Z12-180
ö
"'%s' expects at least one object.
55*common2 
set_property2default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
1322default:default8@Z17-55
è
No cells matched '%s'.
180*	planAhead2—
‚*/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[4].ram/use_tdp.ramb36/genblk*.bram36_tdp_bl.bram36_tdp_bl2default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
1332default:default8@Z12-180
ö
"'%s' expects at least one object.
55*common2 
set_property2default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
1332default:default8@Z17-55
è
No cells matched '%s'.
180*	planAhead2—
‚*/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[4].ram/use_tdp.ramb36/genblk*.bram36_tdp_bl.bram36_tdp_bl2default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
1422default:default8@Z12-180
ö
"'%s' expects at least one object.
55*common2 
set_property2default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
1422default:default8@Z17-55
è
No cells matched '%s'.
180*	planAhead2—
‚*/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[5].ram/use_tdp.ramb36/genblk*.bram36_tdp_bl.bram36_tdp_bl2default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
1432default:default8@Z12-180
ö
"'%s' expects at least one object.
55*common2 
set_property2default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
1432default:default8@Z17-55
è
No cells matched '%s'.
180*	planAhead2—
‚*/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[6].ram/use_tdp.ramb36/genblk*.bram36_tdp_bl.bram36_tdp_bl2default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
1442default:default8@Z12-180
ö
"'%s' expects at least one object.
55*common2 
set_property2default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
1442default:default8@Z17-55
è
No cells matched '%s'.
180*	planAhead2—
‚*/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[7].ram/use_tdp.ramb36/genblk*.bram36_tdp_bl.bram36_tdp_bl2default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
1452default:default8@Z12-180
ö
"'%s' expects at least one object.
55*common2 
set_property2default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
1452default:default8@Z17-55
œ
No nets matched '%s'.
507*	planAhead2M
9*/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/user_resetdone*2default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
1862default:default8@Z12-507
ı
=No valid object(s) found for %s constraint with option '%s'.
1387*	planAhead2"
set_false_path2default:default2a
M-through [get_nets */pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/user_resetdone*]2default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
1862default:default8@Z12-1387
×
%Done setting XDC timing constraints.
35*timing2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
2032default:default8@Z38-35
ô
zUser defined clock exists on pin %s and will prevent any subsequent automatic derivation of generated clocks on that pin.
3*timing2H
scemi_clkgen_pll/CLKOUT0scemi_clkgen_pll/CLKOUT02default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
2032default:default8@Z38-3
‚
zUser defined clock exists on pin %s and will prevent any subsequent automatic derivation of generated clocks on that pin.
3*timing2V
scemi_scemi_clkgen_mmcm/CLKOUT0scemi_scemi_clkgen_mmcm/CLKOUT02default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
2032default:default8@Z38-3
Ê
Deriving generated clocks
2*timing2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
2032default:default8@Z38-2
û
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2 
get_clocks: 2default:default2
00:01:042default:default2
00:00:592default:default2
2125.5202default:default2
615.8592default:defaultZ17-268
Ç
-Cannot set LOC property of instance '%s', %s
1743*	planAhead2_
Kddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i2default:default2ı
èInstance ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i can not be placed in MMCME2_ADV of site MMCME2_ADV_X1Y5 because the bel is occupied by clk_gen_pll. This could be caused by bel constraint conflict2default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
9822default:default8@Z12-2285
‰
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2…
oddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.tempmon_state[0]_i_1	2default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
10062default:default8@Z18-402
‰
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2…
oddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.tempmon_state[1]_i_1	2default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
10062default:default8@Z18-402
ˆ
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2„
nddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature[11]_i_1	2default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
10062default:default8@Z18-402
İ
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2Z
Dddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/GND	2default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
10062default:default8@Z18-402
İ
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2Z
Dddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/VCC	2default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
10062default:default8@Z18-402
ö
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2s
]ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_gt_band1_inc_i_1	2default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
10062default:default8@Z18-402
ö
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2s
]ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_gt_band1_inc_i_2	2default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
10062default:default8@Z18-402
ö
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2s
]ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_gt_band1_inc_i_3	2default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
10062default:default8@Z18-402
ö
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2s
]ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_gt_band2_inc_i_1	2default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
10062default:default8@Z18-402
ö
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2s
]ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_gt_band2_inc_i_2	2default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
10062default:default8@Z18-402
ö
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2s
]ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_gt_band2_inc_i_3	2default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
10062default:default8@Z18-402
ö
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2s
]ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_gt_band2_inc_i_4	2default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
10062default:default8@Z18-402
ö
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2s
]ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_gt_band3_inc_i_3	2default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
10062default:default8@Z18-402
ö
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2s
]ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_gt_band3_inc_i_1	2default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
10062default:default8@Z18-402
ö
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2s
]ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_gt_band3_inc_i_2	2default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
10062default:default8@Z18-402
ö
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2s
]ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_gt_band3_inc_i_4	2default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
10062default:default8@Z18-402
ö
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2s
]ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_gt_band4_inc_i_1	2default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
10062default:default8@Z18-402
ö
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2s
]ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_gt_band4_inc_i_2	2default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
10062default:default8@Z18-402
ö
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2s
]ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_gt_band4_inc_i_3	2default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
10062default:default8@Z18-402
û
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2x
bddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_gt_previous_temp_i_10	2default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
10062default:default8@Z18-402
ú
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2w
addr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_gt_previous_temp_i_3	2default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
10062default:default8@Z18-402
ú
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2w
addr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_gt_previous_temp_i_4	2default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
10062default:default8@Z18-402
ú
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2w
addr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_gt_previous_temp_i_7	2default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
10062default:default8@Z18-402
ú
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2w
addr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_gt_previous_temp_i_8	2default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
10062default:default8@Z18-402
ú
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2w
addr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_gt_previous_temp_i_9	2default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
10062default:default8@Z18-402
ş
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2{
eddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_gt_previous_temp_reg_i_1	2default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
10062default:default8@Z18-402
ş
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2{
eddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_gt_previous_temp_reg_i_2	2default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
10062default:default8@Z18-402
ö
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2s
]ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_lt_band0_dec_i_1	2default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
10062default:default8@Z18-402
ö
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2s
]ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_lt_band0_dec_i_2	2default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
10062default:default8@Z18-402
ö
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2s
]ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_lt_band1_dec_i_1	2default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
10062default:default8@Z18-402
ò
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2o
Yddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_lt_band1_i_1	2default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
10062default:default8@Z18-402
ò
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2o
Yddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_lt_band1_i_2	2default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
10062default:default8@Z18-402
ö
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2s
]ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_lt_band2_dec_i_1	2default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
10062default:default8@Z18-402
ö
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2s
]ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_lt_band2_dec_i_2	2default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
10062default:default8@Z18-402
ö
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2s
]ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_lt_band2_dec_i_3	2default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
10062default:default8@Z18-402
ò
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2o
Yddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_lt_band2_i_1	2default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
10062default:default8@Z18-402
ö
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2s
]ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_lt_band3_dec_i_1	2default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
10062default:default8@Z18-402
ö
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2s
]ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_lt_band3_dec_i_2	2default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
10062default:default8@Z18-402
ò
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2o
Yddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_lt_band3_i_1	2default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
10062default:default8@Z18-402
ò
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2o
Yddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_lt_band4_i_1	2default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
10062default:default8@Z18-402
ò
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2o
Yddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_lt_band4_i_2	2default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
10062default:default8@Z18-402
î
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2k
Uddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[0]_i_1	2default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
10062default:default8@Z18-402
ï
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2l
Vddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[10]_i_1	2default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
10062default:default8@Z18-402
ï
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2l
Vddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1	2default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
10062default:default8@Z18-402
î
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2k
Uddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[1]_i_1	2default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
10062default:default8@Z18-402
î
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2k
Uddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[2]_i_1	2default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
10062default:default8@Z18-402
î
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2k
Uddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[3]_i_1	2default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
10062default:default8@Z18-402
î
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2k
Uddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[4]_i_1	2default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
10062default:default8@Z18-402
î
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2k
Uddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[5]_i_1	2default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
10062default:default8@Z18-402
î
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2k
Uddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[6]_i_1	2default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
10062default:default8@Z18-402
î
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2k
Uddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[7]_i_1	2default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
10062default:default8@Z18-402
î
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2k
Uddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[8]_i_1	2default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
10062default:default8@Z18-402
î
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2k
Uddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[9]_i_1	2default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
10062default:default8@Z18-402
ø
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2u
_ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_2	2default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
10062default:default8@Z18-402
ø
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2u
_ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_3	2default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
10062default:default8@Z18-402
ø
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2u
_ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_4	2default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
10062default:default8@Z18-402
ø
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2u
_ddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_5	2default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
10062default:default8@Z18-402
ü
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2y
cddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_reg_i_1	2default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
10062default:default8@Z18-402
İ
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2Z
Dddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/i_0	2default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
10062default:default8@Z18-402
İ
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2Z
Dddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/i_1	2default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
10062default:default8@Z18-402
Ş
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2[
Eddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/i_10	2default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
10062default:default8@Z18-402
Ş
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2[
Eddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/i_11	2default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
10062default:default8@Z18-402
İ
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2Z
Dddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/i_2	2default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
10062default:default8@Z18-402
İ
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2Z
Dddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/i_3	2default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
10062default:default8@Z18-402
İ
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2Z
Dddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/i_4	2default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
10062default:default8@Z18-402
İ
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2Z
Dddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/i_5	2default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
10062default:default8@Z18-402
İ
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2Z
Dddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/i_6	2default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
10062default:default8@Z18-402
İ
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2Z
Dddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/i_7	2default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
10062default:default8@Z18-402
İ
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2Z
Dddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/i_8	2default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
10062default:default8@Z18-402
İ
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2Z
Dddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/i_9	2default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
10062default:default8@Z18-402
ê
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2g
Qddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/sync_cntr[0]_i_1	2default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
10062default:default8@Z18-402
ê
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2g
Qddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/sync_cntr[1]_i_1	2default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
10062default:default8@Z18-402
ê
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2g
Qddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/sync_cntr[2]_i_1	2default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
10062default:default8@Z18-402
ê
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2g
Qddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2	2default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
10062default:default8@Z18-402
ê
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2g
Qddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_3	2default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
10062default:default8@Z18-402

$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2~
hddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_i_1	2default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
10062default:default8@Z18-402

$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2~
hddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_i_2	2default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
10062default:default8@Z18-402
‰
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2…
oddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1	2default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
10062default:default8@Z18-402
ˆ
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2„
nddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[0]_i_1	2default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
10062default:default8@Z18-402
‰
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2…
oddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_2	2default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
10062default:default8@Z18-402
‰
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2…
oddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_3	2default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
10062default:default8@Z18-402
‰
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2…
oddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_4	2default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
10062default:default8@Z18-402
ˆ
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2„
nddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[1]_i_1	2default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
10062default:default8@Z18-402
ˆ
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2„
nddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[2]_i_1	2default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
10062default:default8@Z18-402
ˆ
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2„
nddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[3]_i_1	2default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
10062default:default8@Z18-402
ˆ
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2„
nddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[4]_i_1	2default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
10062default:default8@Z18-402
ˆ
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2„
nddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[5]_i_1	2default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
10062default:default8@Z18-402
ˆ
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2„
nddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[6]_i_1	2default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
10062default:default8@Z18-402
ˆ
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2„
nddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[7]_i_1	2default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
10062default:default8@Z18-402
ˆ
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2„
nddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[7]_i_2	2default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
10062default:default8@Z18-402
ˆ
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2„
nddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[8]_i_1	2default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
10062default:default8@Z18-402
ˆ
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2„
nddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[9]_i_1	2default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
10062default:default8@Z18-402
ˆ
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2„
nddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[9]_i_2	2default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
10062default:default8@Z18-402
‰
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2…
oddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_i_1	2default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
10062default:default8@Z18-402
ˆ
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2„
nddr3_ctrl/u_ddr3_v2_0/u_ddr3_v2_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_i_1	2default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
10062default:default8@Z18-402
ñ
No clocks matched '%s'.
627*	planAhead2
clk_pll_i_12default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
10282default:default8@Z12-627
™
aNo clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks.
626*	planAhead2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
10282default:default8@Z12-626
Ì
=No valid object(s) found for %s constraint with option '%s'.
1387*	planAhead2!
set_max_delay2default:default20
-to [get_clocks clk_pll_i_1]2default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
10282default:default8@Z12-1387
ñ
No clocks matched '%s'.
627*	planAhead2
clk_pll_i_12default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
10292default:default8@Z12-627
™
aNo clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks.
626*	planAhead2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
10292default:default8@Z12-626
Î
=No valid object(s) found for %s constraint with option '%s'.
1387*	planAhead2!
set_max_delay2default:default22
-from [get_clocks clk_pll_i_1]2default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
10292default:default8@Z12-1387
ñ
No clocks matched '%s'.
627*	planAhead2
clk_pll_i_12default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
10302default:default8@Z12-627
™
aNo clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks.
626*	planAhead2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
10302default:default8@Z12-626
Ì
=No valid object(s) found for %s constraint with option '%s'.
1387*	planAhead2!
set_max_delay2default:default20
-to [get_clocks clk_pll_i_1]2default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
10302default:default8@Z12-1387
ñ
No clocks matched '%s'.
627*	planAhead2
clk_pll_i_12default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
10312default:default8@Z12-627
™
aNo clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks.
626*	planAhead2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
10312default:default8@Z12-626
Î
=No valid object(s) found for %s constraint with option '%s'.
1387*	planAhead2!
set_max_delay2default:default22
-from [get_clocks clk_pll_i_1]2default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
10312default:default8@Z12-1387
ñ
No clocks matched '%s'.
627*	planAhead2
clk_pll_i_12default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
10322default:default8@Z12-627
™
aNo clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks.
626*	planAhead2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
10322default:default8@Z12-626
Ì
=No valid object(s) found for %s constraint with option '%s'.
1387*	planAhead2!
set_max_delay2default:default20
-to [get_clocks clk_pll_i_1]2default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
10322default:default8@Z12-1387
ñ
No clocks matched '%s'.
627*	planAhead2
clk_pll_i_12default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
10332default:default8@Z12-627
™
aNo clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks.
626*	planAhead2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
10332default:default8@Z12-626
Î
=No valid object(s) found for %s constraint with option '%s'.
1387*	planAhead2!
set_max_delay2default:default22
-from [get_clocks clk_pll_i_1]2default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
10332default:default8@Z12-1387
ñ
No clocks matched '%s'.
627*	planAhead2
clk_pll_i_12default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
10342default:default8@Z12-627
™
aNo clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks.
626*	planAhead2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
10342default:default8@Z12-626
Ì
=No valid object(s) found for %s constraint with option '%s'.
1387*	planAhead2!
set_max_delay2default:default20
-to [get_clocks clk_pll_i_1]2default:default2z
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:default2
10342default:default8@Z12-1387
·
Finished Parsing XDC File [%s]
178*designutils2x
d/afs/athena.mit.edu/user/l/d/ldemeyer/6.375/ldemeyer/riscv-lab6b/scemi/fpga_vc707/xilinx/default.xdc2default:defaultZ20-178
C
Pushed %s inverter(s).
98*opt2
02default:defaultZ31-138
£
!Unisim Transformation Summary:
%s111*project2æ
Ñ  A total of 409 instances were transformed.
  IOBUFDS_DCIEN => IOBUFDS_DCIEN (IBUFDS_IBUFDISABLE_INT, IBUFDS_IBUFDISABLE_INT, INV, OBUFTDS_DCIEN, OBUFTDS_DCIEN): 8 instances
  IOBUF_DCIEN => IOBUF_DCIEN (IBUF_IBUFDISABLE, OBUFT_DCIEN): 64 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 335 instances
2default:defaultZ1-111
ı
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2!
link_design: 2default:default2
00:03:032default:default2
00:03:102default:default2
2194.5202default:default2
1461.2462default:defaultZ17-268


End Record