Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.39 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.39 secs
 
--> Reading design: LED_mover.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "LED_mover.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "LED_mover"
Output Format                      : NGC
Target Device                      : xc3s2000-4-fg456

---- Source Options
Top Module Name                    : LED_mover
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Heat/Desktop/EmbeddedHardware2018/LED_MOVER/DFF.vhd" in Library work.
Architecture behavioral of Entity dff is up to date.
Compiling vhdl file "C:/Users/Heat/Desktop/EmbeddedHardware2018/LED_MOVER/REG.vhd" in Library work.
Architecture behavioral of Entity reg is up to date.
Compiling vhdl file "C:/Users/Heat/Desktop/EmbeddedHardware2018/LED_MOVER/clkdivider.vhd" in Library work.
Architecture behavioral of Entity clkdivider is up to date.
Compiling vhdl file "C:/Users/Heat/Desktop/EmbeddedHardware2018/LED_MOVER/LED_mover.vhd" in Library work.
Entity <led_mover> compiled.
Entity <led_mover> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <LED_mover> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <reg> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <clkdivider> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <DFF> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <LED_mover> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "C:/Users/Heat/Desktop/EmbeddedHardware2018/LED_MOVER/LED_mover.vhd" line 87: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <led_reg_top_out>, <led_reg_mid_out>, <led_reg_bot_out>, <my_clk>
Entity <LED_mover> analyzed. Unit <LED_mover> generated.

Analyzing Entity <reg> in library <work> (Architecture <behavioral>).
Entity <reg> analyzed. Unit <reg> generated.

Analyzing Entity <DFF> in library <work> (Architecture <behavioral>).
Entity <DFF> analyzed. Unit <DFF> generated.

Analyzing Entity <clkdivider> in library <work> (Architecture <behavioral>).
Entity <clkdivider> analyzed. Unit <clkdivider> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <clkdivider>.
    Related source file is "C:/Users/Heat/Desktop/EmbeddedHardware2018/LED_MOVER/clkdivider.vhd".
    Found 1-bit register for signal <dclk>.
    Found 24-bit up counter for signal <cnt_data>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <clkdivider> synthesized.


Synthesizing Unit <DFF>.
    Related source file is "C:/Users/Heat/Desktop/EmbeddedHardware2018/LED_MOVER/DFF.vhd".
    Found 1-bit register for signal <data>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <DFF> synthesized.


Synthesizing Unit <reg>.
    Related source file is "C:/Users/Heat/Desktop/EmbeddedHardware2018/LED_MOVER/REG.vhd".
Unit <reg> synthesized.


Synthesizing Unit <LED_mover>.
    Related source file is "C:/Users/Heat/Desktop/EmbeddedHardware2018/LED_MOVER/LED_mover.vhd".
WARNING:Xst:646 - Signal <dip_reg_in<3:7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:737 - Found 12-bit latch for signal <led_reg_mid_in>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 12-bit latch for signal <led_reg_top_in>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 12-bit latch for signal <led_reg_bot_in>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
Unit <LED_mover> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 24-bit up counter                                     : 1
# Registers                                            : 37
 1-bit register                                        : 37
# Latches                                              : 3
 12-bit latch                                          : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 24-bit up counter                                     : 1
# Registers                                            : 37
 Flip-Flops                                            : 37
# Latches                                              : 3
 12-bit latch                                          : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <LED_mover> ...

Optimizing unit <reg> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block LED_mover, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 61
 Flip-Flops                                            : 61

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : LED_mover.ngr
Top Level Output File Name         : LED_mover
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 34

Cell Usage :
# BELS                             : 222
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 23
#      LUT2                        : 26
#      LUT3                        : 1
#      LUT4                        : 78
#      MUXCY                       : 29
#      MUXF5                       : 36
#      VCC                         : 1
#      XORCY                       : 24
# FlipFlops/Latches                : 97
#      FDCE                        : 36
#      FDE                         : 1
#      FDR                         : 24
#      LDC                         : 18
#      LDP                         : 18
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 28
#      IBUF                        : 4
#      OBUF                        : 24
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s2000fg456-4 

 Number of Slices:                       82  out of  20480     0%  
 Number of Slice Flip Flops:             97  out of  40960     0%  
 Number of 4 input LUTs:                131  out of  40960     0%  
 Number of IOs:                          34
 Number of bonded IOBs:                  29  out of    333     8%  
 Number of GCLKs:                         3  out of      8    37%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------------+--------------------------+-------+
Clock Signal                                      | Clock buffer(FF name)    | Load  |
--------------------------------------------------+--------------------------+-------+
clk                                               | BUFGP                    | 25    |
led_reg_mid_in_not00011(led_reg_mid_in_not00011:O)| BUFG(*)(led_reg_bot_in_0)| 36    |
clk_div/dclk1                                     | BUFG                     | 36    |
--------------------------------------------------+--------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------------+-----------------------------------+-------+
Control Signal                                                 | Buffer(FF name)                   | Load  |
---------------------------------------------------------------+-----------------------------------+-------+
inv_reset(inv_reset1_INV_0:O)                                  | NONE(led_reg_bot/reg0[0].reg/data)| 36    |
led_reg_bot_in_0_0_not0000(led_reg_bot_in_0_0_not00001_INV_0:O)| NONE(led_reg_bot_in_0)            | 36    |
---------------------------------------------------------------+-----------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 7.970ns (Maximum Frequency: 125.471MHz)
   Minimum input arrival time before clock: 4.368ns
   Maximum output required time after clock: 11.331ns
   Maximum combinational path delay: 12.522ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 7.970ns (frequency: 125.471MHz)
  Total number of paths / destination ports: 900 / 50
-------------------------------------------------------------------------
Delay:               7.970ns (Levels of Logic = 8)
  Source:            clk_div/cnt_data_9 (FF)
  Destination:       clk_div/cnt_data_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: clk_div/cnt_data_9 to clk_div/cnt_data_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.720   1.216  clk_div/cnt_data_9 (clk_div/cnt_data_9)
     LUT3:I0->O            1   0.551   0.000  clk_div/cnt_data_cmp_eq00001_wg_lut<0> (clk_div/cnt_data_cmp_eq00001_wg_lut<0>)
     MUXCY:S->O            1   0.500   0.000  clk_div/cnt_data_cmp_eq00001_wg_cy<0> (clk_div/cnt_data_cmp_eq00001_wg_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  clk_div/cnt_data_cmp_eq00001_wg_cy<1> (clk_div/cnt_data_cmp_eq00001_wg_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  clk_div/cnt_data_cmp_eq00001_wg_cy<2> (clk_div/cnt_data_cmp_eq00001_wg_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  clk_div/cnt_data_cmp_eq00001_wg_cy<3> (clk_div/cnt_data_cmp_eq00001_wg_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  clk_div/cnt_data_cmp_eq00001_wg_cy<4> (clk_div/cnt_data_cmp_eq00001_wg_cy<4>)
     MUXCY:CI->O           2   0.281   1.072  clk_div/cnt_data_cmp_eq00001_wg_cy<5> (clk_div/cnt_data_cmp_eq00001_wg_cy<5>)
     LUT2:I1->O           24   0.551   1.797  clk_div/cnt_data_cmp_eq00001 (clk_div/cnt_data_cmp_eq0000)
     FDR:R                     1.026          clk_div/cnt_data_0
    ----------------------------------------
    Total                      7.970ns (3.885ns logic, 4.085ns route)
                                       (48.7% logic, 51.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'led_reg_mid_in_not00011'
  Clock period: 2.334ns (frequency: 428.449MHz)
  Total number of paths / destination ports: 36 / 36
-------------------------------------------------------------------------
Delay:               2.334ns (Levels of Logic = 1)
  Source:            led_reg_bot_in_0 (LATCH)
  Destination:       led_reg_bot_in_0 (LATCH)
  Source Clock:      led_reg_mid_in_not00011 falling
  Destination Clock: led_reg_mid_in_not00011 falling

  Data Path: led_reg_bot_in_0 to led_reg_bot_in_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.633   0.877  led_reg_bot_in_0 (led_reg_bot_in_0)
     MUXF5:S->O            1   0.621   0.000  led_reg_bot_in_mux0003<0> (led_reg_bot_in_mux0003<0>)
     LDC:D                     0.203          led_reg_bot_in_0
    ----------------------------------------
    Total                      2.334ns (1.457ns logic, 0.877ns route)
                                       (62.4% logic, 37.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'led_reg_mid_in_not00011'
  Total number of paths / destination ports: 144 / 36
-------------------------------------------------------------------------
Offset:              4.368ns (Levels of Logic = 3)
  Source:            dip_input<2> (PAD)
  Destination:       led_reg_bot_in_0 (LATCH)
  Destination Clock: led_reg_mid_in_not00011 falling

  Data Path: dip_input<2> to led_reg_bot_in_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            74   0.821   2.433  dip_input_2_IBUF (dip_input_2_IBUF)
     LUT4:I0->O            1   0.551   0.000  led_reg_top_in_mux0003<9>_F (N108)
     MUXF5:I0->O           1   0.360   0.000  led_reg_top_in_mux0003<9> (led_reg_top_in_mux0003<9>)
     LDP:D                     0.203          led_reg_top_in_9
    ----------------------------------------
    Total                      4.368ns (1.935ns logic, 2.433ns route)
                                       (44.3% logic, 55.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_div/dclk1'
  Total number of paths / destination ports: 24 / 24
-------------------------------------------------------------------------
Offset:              8.976ns (Levels of Logic = 2)
  Source:            led_reg_top/reg0[11].reg/data (FF)
  Destination:       led_output<23> (PAD)
  Source Clock:      clk_div/dclk1 rising

  Data Path: led_reg_top/reg0[11].reg/data to led_output<23>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.720   1.260  led_reg_top/reg0[11].reg/data (led_reg_top/reg0[11].reg/data)
     LUT2:I0->O            1   0.551   0.801  display_signal_23_mux00051 (led_output_23_OBUF)
     OBUF:I->O                 5.644          led_output_23_OBUF (led_output<23>)
    ----------------------------------------
    Total                      8.976ns (6.915ns logic, 2.061ns route)
                                       (77.0% logic, 23.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 24 / 24
-------------------------------------------------------------------------
Offset:              11.331ns (Levels of Logic = 3)
  Source:            clk_div/dclk (FF)
  Destination:       led_output<23> (PAD)
  Source Clock:      clk rising

  Data Path: clk_div/dclk to led_output<23>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.720   1.072  clk_div/dclk (clk_div/dclk1)
     LUT4:I1->O           24   0.551   1.992  display_signal_0_mux000521 (N3)
     LUT2:I1->O            1   0.551   0.801  display_signal_9_mux00051 (led_output_9_OBUF)
     OBUF:I->O                 5.644          led_output_9_OBUF (led_output<9>)
    ----------------------------------------
    Total                     11.331ns (7.466ns logic, 3.865ns route)
                                       (65.9% logic, 34.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 72 / 24
-------------------------------------------------------------------------
Delay:               12.522ns (Levels of Logic = 4)
  Source:            dip_input<2> (PAD)
  Destination:       led_output<23> (PAD)

  Data Path: dip_input<2> to led_output<23>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            74   0.821   2.162  dip_input_2_IBUF (dip_input_2_IBUF)
     LUT4:I2->O           24   0.551   1.992  display_signal_0_mux000521 (N3)
     LUT2:I1->O            1   0.551   0.801  display_signal_9_mux00051 (led_output_9_OBUF)
     OBUF:I->O                 5.644          led_output_9_OBUF (led_output<9>)
    ----------------------------------------
    Total                     12.522ns (7.567ns logic, 4.955ns route)
                                       (60.4% logic, 39.6% route)

=========================================================================


Total REAL time to Xst completion: 18.00 secs
Total CPU time to Xst completion: 18.70 secs
 
--> 

Total memory usage is 256428 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    5 (   0 filtered)
Number of infos    :    0 (   0 filtered)

