#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x129e06f80 .scope module, "tb_top_module_shift" "tb_top_module_shift" 2 19;
 .timescale -9 -12;
v0x600002ab4b40_0 .var "clk", 0 0;
v0x600002ab4bd0_0 .var "d", 7 0;
v0x600002ab4c60_0 .var "expected_q", 7 0;
v0x600002ab4cf0_0 .var/i "i", 31 0;
v0x600002ab4d80_0 .var/i "j", 31 0;
v0x600002ab4e10_0 .var/i "num_tests_passed", 31 0;
v0x600002ab4ea0_0 .net "q", 7 0, v0x600002ab4750_0;  1 drivers
v0x600002ab4f30_0 .var "sel", 1 0;
v0x600002ab4fc0_0 .var/i "total_tests", 31 0;
S_0x129e07a60 .scope task, "check_result" "check_result" 2 184, 2 184 0, S_0x129e06f80;
 .timescale -9 -12;
v0x600002ab4000_0 .var "exp_q", 7 0;
v0x600002ab4090_0 .var "test_sel", 1 0;
TD_tb_top_module_shift.check_result ;
    %load/vec4 v0x600002ab4fc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002ab4fc0_0, 0, 32;
    %load/vec4 v0x600002ab4ea0_0;
    %load/vec4 v0x600002ab4000_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_0.0, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %vpi_call 2 190 "$display", "%3t  | %02h  | %0d   | %02h    | %02h    | %02h    | %02h  | %02h      | %s", $time, v0x600002ab4bd0_0, v0x600002ab4090_0, v0x600002ab4870_0, v0x600002ab4900_0, v0x600002ab4990_0, v0x600002ab4ea0_0, v0x600002ab4000_0, S<0,vec4,u32> {1 0 0};
    %load/vec4 v0x600002ab4ea0_0;
    %load/vec4 v0x600002ab4000_0;
    %cmp/e;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0x600002ab4e10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002ab4e10_0, 0, 32;
T_0.2 ;
    %end;
S_0x129e08460 .scope module, "dut" "top_module_shift" 2 29, 3 1 0, S_0x129e06f80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "d";
    .port_info 2 /INPUT 2 "sel";
    .port_info 3 /OUTPUT 8 "q";
v0x600002ab4630_0 .net "clk", 0 0, v0x600002ab4b40_0;  1 drivers
v0x600002ab46c0_0 .net "d", 7 0, v0x600002ab4bd0_0;  1 drivers
v0x600002ab4750_0 .var "q", 7 0;
v0x600002ab47e0_0 .net "sel", 1 0, v0x600002ab4f30_0;  1 drivers
v0x600002ab4870_0 .net "sig_a", 7 0, v0x600002ab4240_0;  1 drivers
v0x600002ab4900_0 .net "sig_b", 7 0, v0x600002ab43f0_0;  1 drivers
v0x600002ab4990_0 .net "sig_c", 7 0, v0x600002ab45a0_0;  1 drivers
E_0x600000dbddc0/0 .event anyedge, v0x600002ab47e0_0, v0x600002ab41b0_0, v0x600002ab4240_0, v0x600002ab43f0_0;
E_0x600000dbddc0/1 .event anyedge, v0x600002ab45a0_0;
E_0x600000dbddc0 .event/or E_0x600000dbddc0/0, E_0x600000dbddc0/1;
S_0x129e085d0 .scope module, "flop1" "my_dff8" 3 10, 2 4 0, S_0x129e08460;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "d";
    .port_info 2 /OUTPUT 8 "q";
v0x600002ab4120_0 .net "clk", 0 0, v0x600002ab4b40_0;  alias, 1 drivers
v0x600002ab41b0_0 .net "d", 7 0, v0x600002ab4bd0_0;  alias, 1 drivers
v0x600002ab4240_0 .var "q", 7 0;
E_0x600000dbde00 .event posedge, v0x600002ab4120_0;
S_0x129e08740 .scope module, "flop2" "my_dff8" 3 16, 2 4 0, S_0x129e08460;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "d";
    .port_info 2 /OUTPUT 8 "q";
v0x600002ab42d0_0 .net "clk", 0 0, v0x600002ab4b40_0;  alias, 1 drivers
v0x600002ab4360_0 .net "d", 7 0, v0x600002ab4240_0;  alias, 1 drivers
v0x600002ab43f0_0 .var "q", 7 0;
S_0x129e088b0 .scope module, "flop3" "my_dff8" 3 22, 2 4 0, S_0x129e08460;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "d";
    .port_info 2 /OUTPUT 8 "q";
v0x600002ab4480_0 .net "clk", 0 0, v0x600002ab4b40_0;  alias, 1 drivers
v0x600002ab4510_0 .net "d", 7 0, v0x600002ab43f0_0;  alias, 1 drivers
v0x600002ab45a0_0 .var "q", 7 0;
S_0x129e08a20 .scope task, "verify_output" "verify_output" 2 201, 2 201 0, S_0x129e06f80;
 .timescale -9 -12;
v0x600002ab4a20_0 .var "description", 160 1;
v0x600002ab4ab0_0 .var "exp_q", 7 0;
TD_tb_top_module_shift.verify_output ;
    %load/vec4 v0x600002ab4fc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002ab4fc0_0, 0, 32;
    %load/vec4 v0x600002ab4ea0_0;
    %load/vec4 v0x600002ab4ab0_0;
    %cmp/e;
    %jmp/0xz  T_1.4, 4;
    %load/vec4 v0x600002ab4e10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002ab4e10_0, 0, 32;
    %vpi_call 2 209 "$display", "%0s: q=%02h, expected=%02h - PASS", v0x600002ab4a20_0, v0x600002ab4ea0_0, v0x600002ab4ab0_0 {0 0 0};
    %jmp T_1.5;
T_1.4 ;
    %vpi_call 2 211 "$display", "%0s: q=%02h, expected=%02h - FAIL", v0x600002ab4a20_0, v0x600002ab4ea0_0, v0x600002ab4ab0_0 {0 0 0};
T_1.5 ;
    %end;
    .scope S_0x129e085d0;
T_2 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002ab4240_0, 0, 8;
    %end;
    .thread T_2;
    .scope S_0x129e085d0;
T_3 ;
    %wait E_0x600000dbde00;
    %load/vec4 v0x600002ab41b0_0;
    %assign/vec4 v0x600002ab4240_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x129e08740;
T_4 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002ab43f0_0, 0, 8;
    %end;
    .thread T_4;
    .scope S_0x129e08740;
T_5 ;
    %wait E_0x600000dbde00;
    %load/vec4 v0x600002ab4360_0;
    %assign/vec4 v0x600002ab43f0_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x129e088b0;
T_6 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002ab45a0_0, 0, 8;
    %end;
    .thread T_6;
    .scope S_0x129e088b0;
T_7 ;
    %wait E_0x600000dbde00;
    %load/vec4 v0x600002ab4510_0;
    %assign/vec4 v0x600002ab45a0_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x129e08460;
T_8 ;
    %wait E_0x600000dbddc0;
    %load/vec4 v0x600002ab47e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %jmp T_8.4;
T_8.0 ;
    %load/vec4 v0x600002ab46c0_0;
    %store/vec4 v0x600002ab4750_0, 0, 8;
    %jmp T_8.4;
T_8.1 ;
    %load/vec4 v0x600002ab4870_0;
    %store/vec4 v0x600002ab4750_0, 0, 8;
    %jmp T_8.4;
T_8.2 ;
    %load/vec4 v0x600002ab4900_0;
    %store/vec4 v0x600002ab4750_0, 0, 8;
    %jmp T_8.4;
T_8.3 ;
    %load/vec4 v0x600002ab4990_0;
    %store/vec4 v0x600002ab4750_0, 0, 8;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x129e06f80;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002ab4b40_0, 0, 1;
T_9.0 ;
    %delay 5000, 0;
    %load/vec4 v0x600002ab4b40_0;
    %inv;
    %store/vec4 v0x600002ab4b40_0, 0, 1;
    %jmp T_9.0;
    %end;
    .thread T_9;
    .scope S_0x129e06f80;
T_10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002ab4e10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002ab4fc0_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002ab4bd0_0, 0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600002ab4f30_0, 0, 2;
    %vpi_call 2 57 "$display", "===============================================================" {0 0 0};
    %vpi_call 2 58 "$display", "Testing 8-bit Shift Register with Output Multiplexer" {0 0 0};
    %vpi_call 2 59 "$display", "sel=0: q=d (bypass), sel=1: q=sig_a (1 delay)" {0 0 0};
    %vpi_call 2 60 "$display", "sel=2: q=sig_b (2 delays), sel=3: q=sig_c (3 delays)" {0 0 0};
    %vpi_call 2 61 "$display", "===============================================================" {0 0 0};
    %delay 10000, 0;
    %wait E_0x600000dbde00;
    %vpi_call 2 68 "$display", "\012Test 1: Multiplexer Selection Test" {0 0 0};
    %vpi_call 2 69 "$display", "----------------------------------------------------------" {0 0 0};
    %vpi_call 2 70 "$display", "Time | d    | sel | sig_a | sig_b | sig_c | q    | Expected | Result" {0 0 0};
    %vpi_call 2 71 "$display", "---------------------------------------------------------------------" {0 0 0};
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0x600002ab4bd0_0, 0, 8;
    %wait E_0x600000dbde00;
    %delay 1000, 0;
    %pushi/vec4 187, 0, 8;
    %store/vec4 v0x600002ab4bd0_0, 0, 8;
    %wait E_0x600000dbde00;
    %delay 1000, 0;
    %pushi/vec4 204, 0, 8;
    %store/vec4 v0x600002ab4bd0_0, 0, 8;
    %wait E_0x600000dbde00;
    %delay 1000, 0;
    %pushi/vec4 221, 0, 8;
    %store/vec4 v0x600002ab4bd0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002ab4cf0_0, 0, 32;
T_10.0 ;
    %load/vec4 v0x600002ab4cf0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_10.1, 5;
    %load/vec4 v0x600002ab4cf0_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0x600002ab4f30_0, 0, 2;
    %delay 1000, 0;
    %load/vec4 v0x600002ab4f30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %jmp T_10.6;
T_10.2 ;
    %load/vec4 v0x600002ab4bd0_0;
    %store/vec4 v0x600002ab4c60_0, 0, 8;
    %jmp T_10.6;
T_10.3 ;
    %load/vec4 v0x600002ab4870_0;
    %store/vec4 v0x600002ab4c60_0, 0, 8;
    %jmp T_10.6;
T_10.4 ;
    %load/vec4 v0x600002ab4900_0;
    %store/vec4 v0x600002ab4c60_0, 0, 8;
    %jmp T_10.6;
T_10.5 ;
    %load/vec4 v0x600002ab4990_0;
    %store/vec4 v0x600002ab4c60_0, 0, 8;
    %jmp T_10.6;
T_10.6 ;
    %pop/vec4 1;
    %load/vec4 v0x600002ab4f30_0;
    %store/vec4 v0x600002ab4090_0, 0, 2;
    %load/vec4 v0x600002ab4c60_0;
    %store/vec4 v0x600002ab4000_0, 0, 8;
    %fork TD_tb_top_module_shift.check_result, S_0x129e07a60;
    %join;
    %load/vec4 v0x600002ab4cf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002ab4cf0_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %vpi_call 2 97 "$display", "\012Test 2: Shift Register Propagation" {0 0 0};
    %vpi_call 2 98 "$display", "----------------------------------------------------------" {0 0 0};
    %vpi_call 2 99 "$display", "Cycle | d    | sig_a | sig_b | sig_c | q (sel=3)" {0 0 0};
    %vpi_call 2 100 "$display", "----------------------------------------------------------" {0 0 0};
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x600002ab4f30_0, 0, 2;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002ab4bd0_0, 0, 8;
    %pushi/vec4 3, 0, 32;
T_10.7 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.8, 5;
    %jmp/1 T_10.8, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x600000dbde00;
    %jmp T_10.7;
T_10.8 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002ab4cf0_0, 0, 32;
T_10.9 ;
    %load/vec4 v0x600002ab4cf0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_10.10, 5;
    %load/vec4 v0x600002ab4cf0_0;
    %addi 1, 0, 32;
    %muli 17, 0, 32;
    %pad/u 8;
    %store/vec4 v0x600002ab4bd0_0, 0, 8;
    %wait E_0x600000dbde00;
    %delay 1000, 0;
    %vpi_call 2 112 "$display", "  %0d   | %02h   | %02h    | %02h    | %02h    | %02h", v0x600002ab4cf0_0, v0x600002ab4bd0_0, v0x600002ab4870_0, v0x600002ab4900_0, v0x600002ab4990_0, v0x600002ab4ea0_0 {0 0 0};
    %load/vec4 v0x600002ab4cf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002ab4cf0_0, 0, 32;
    %jmp T_10.9;
T_10.10 ;
    %vpi_call 2 117 "$display", "\012Test 3: Dynamic Selector Changes" {0 0 0};
    %vpi_call 2 118 "$display", "----------------------------------------------------------" {0 0 0};
    %pushi/vec4 85, 0, 8;
    %store/vec4 v0x600002ab4bd0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002ab4cf0_0, 0, 32;
T_10.11 ;
    %load/vec4 v0x600002ab4cf0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_10.12, 5;
    %wait E_0x600000dbde00;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002ab4d80_0, 0, 32;
T_10.13 ;
    %load/vec4 v0x600002ab4d80_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_10.14, 5;
    %load/vec4 v0x600002ab4d80_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0x600002ab4f30_0, 0, 2;
    %delay 1000, 0;
    %vpi_call 2 126 "$display", "Time=%0t: d=%02h, sel=%0d, q=%02h", $time, v0x600002ab4bd0_0, v0x600002ab4f30_0, v0x600002ab4ea0_0 {0 0 0};
    %load/vec4 v0x600002ab4d80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002ab4d80_0, 0, 32;
    %jmp T_10.13;
T_10.14 ;
    %load/vec4 v0x600002ab4cf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002ab4cf0_0, 0, 32;
    %jmp T_10.11;
T_10.12 ;
    %vpi_call 2 132 "$display", "\012Test 4: Walking Ones Pattern" {0 0 0};
    %vpi_call 2 133 "$display", "----------------------------------------------------------" {0 0 0};
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x600002ab4f30_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002ab4cf0_0, 0, 32;
T_10.15 ;
    %load/vec4 v0x600002ab4cf0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_10.16, 5;
    %pushi/vec4 1, 0, 8;
    %load/vec4 v0x600002ab4cf0_0;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x600002ab4bd0_0, 0, 8;
    %wait E_0x600000dbde00;
    %delay 1000, 0;
    %vpi_call 2 139 "$display", "Shift %0d: d=%08b, q=%08b", v0x600002ab4cf0_0, v0x600002ab4bd0_0, v0x600002ab4ea0_0 {0 0 0};
    %load/vec4 v0x600002ab4cf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002ab4cf0_0, 0, 32;
    %jmp T_10.15;
T_10.16 ;
    %vpi_call 2 143 "$display", "\012Test 5: Comprehensive Verification" {0 0 0};
    %vpi_call 2 144 "$display", "----------------------------------------------------------" {0 0 0};
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002ab4bd0_0, 0, 8;
    %pushi/vec4 3, 0, 32;
T_10.17 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.18, 5;
    %jmp/1 T_10.18, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x600000dbde00;
    %jmp T_10.17;
T_10.18 ;
    %pop/vec4 1;
    %pushi/vec4 241, 0, 8;
    %store/vec4 v0x600002ab4bd0_0, 0, 8;
    %wait E_0x600000dbde00;
    %delay 1000, 0;
    %pushi/vec4 242, 0, 8;
    %store/vec4 v0x600002ab4bd0_0, 0, 8;
    %wait E_0x600000dbde00;
    %delay 1000, 0;
    %pushi/vec4 243, 0, 8;
    %store/vec4 v0x600002ab4bd0_0, 0, 8;
    %wait E_0x600000dbde00;
    %delay 1000, 0;
    %pushi/vec4 244, 0, 8;
    %store/vec4 v0x600002ab4bd0_0, 0, 8;
    %delay 1000, 0;
    %vpi_call 2 157 "$display", "Current state: d=F4, sig_a=F3, sig_b=F2, sig_c=F1" {0 0 0};
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600002ab4f30_0, 0, 2;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 29541, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1815949344, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 677542256, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1634956073, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x600002ab4a20_0, 0, 160;
    %pushi/vec4 244, 0, 8;
    %store/vec4 v0x600002ab4ab0_0, 0, 8;
    %fork TD_tb_top_module_shift.verify_output, S_0x129e08a20;
    %join;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x600002ab4f30_0, 0, 2;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 7562604, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1026629672, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 824206437, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1818327337, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x600002ab4a20_0, 0, 160;
    %pushi/vec4 243, 0, 8;
    %store/vec4 v0x600002ab4ab0_0, 0, 8;
    %fork TD_tb_top_module_shift.verify_output, S_0x129e08a20;
    %join;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x600002ab4f30_0, 0, 2;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 1936026685, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 840968242, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 543450476, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1635349289, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x600002ab4a20_0, 0, 160;
    %pushi/vec4 242, 0, 8;
    %store/vec4 v0x600002ab4ab0_0, 0, 8;
    %fork TD_tb_top_module_shift.verify_output, S_0x129e08a20;
    %join;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x600002ab4f30_0, 0, 2;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 1936026685, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 857745459, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 543450476, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1635349289, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x600002ab4a20_0, 0, 160;
    %pushi/vec4 241, 0, 8;
    %store/vec4 v0x600002ab4ab0_0, 0, 8;
    %fork TD_tb_top_module_shift.verify_output, S_0x129e08a20;
    %join;
    %vpi_call 2 172 "$display", "\012===============================================================" {0 0 0};
    %vpi_call 2 173 "$display", "Test Summary: %0d/%0d tests passed", v0x600002ab4e10_0, v0x600002ab4fc0_0 {0 0 0};
    %load/vec4 v0x600002ab4e10_0;
    %load/vec4 v0x600002ab4fc0_0;
    %cmp/e;
    %jmp/0xz  T_10.19, 4;
    %vpi_call 2 175 "$display", "Overall Result: ALL TESTS PASSED \342\234\223" {0 0 0};
    %jmp T_10.20;
T_10.19 ;
    %vpi_call 2 177 "$display", "Overall Result: SOME TESTS PASSED \342\232\240" {0 0 0};
T_10.20 ;
    %vpi_call 2 178 "$display", "===============================================================" {0 0 0};
    %vpi_call 2 180 "$finish" {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x129e06f80;
T_11 ;
    %vpi_call 2 218 "$dumpfile", "shift_mux_tb.vcd" {0 0 0};
    %vpi_call 2 219 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x129e06f80 {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_shift8.v";
    "answer_shift8.v";
