
FindMeSAT.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00008098  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000014c  00802000  00008098  0000812c  2**1
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000481  0080214c  0080214c  00008278  2**2
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00008278  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000044  00000000  00000000  000082d4  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000009b0  00000000  00000000  00008318  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00018ff1  00000000  00000000  00008cc8  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00006853  00000000  00000000  00021cb9  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   0000e255  00000000  00000000  0002850c  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00002718  00000000  00000000  00036764  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0003eb3a  00000000  00000000  00038e7c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000938f  00000000  00000000  000779b6  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000948  00000000  00000000  00080d48  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0000e2d5  00000000  00000000  00081690  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 0c 11 	jmp	0x2218	; 0x2218 <__ctors_end>
       4:	0c 94 2d 11 	jmp	0x225a	; 0x225a <__bad_interrupt>
       8:	0c 94 2d 11 	jmp	0x225a	; 0x225a <__bad_interrupt>
       c:	0c 94 2d 11 	jmp	0x225a	; 0x225a <__bad_interrupt>
      10:	0c 94 2d 11 	jmp	0x225a	; 0x225a <__bad_interrupt>
      14:	0c 94 2d 11 	jmp	0x225a	; 0x225a <__bad_interrupt>
      18:	0c 94 c0 11 	jmp	0x2380	; 0x2380 <__vector_6>
      1c:	0c 94 e8 11 	jmp	0x23d0	; 0x23d0 <__vector_7>
      20:	0c 94 10 12 	jmp	0x2420	; 0x2420 <__vector_8>
      24:	0c 94 38 12 	jmp	0x2470	; 0x2470 <__vector_9>
      28:	0c 94 2d 11 	jmp	0x225a	; 0x225a <__bad_interrupt>
      2c:	0c 94 06 13 	jmp	0x260c	; 0x260c <__vector_11>
      30:	0c 94 2d 11 	jmp	0x225a	; 0x225a <__bad_interrupt>
      34:	0c 94 bf 20 	jmp	0x417e	; 0x417e <__vector_13>
      38:	0c 94 55 19 	jmp	0x32aa	; 0x32aa <__vector_14>
      3c:	0c 94 82 19 	jmp	0x3304	; 0x3304 <__vector_15>
      40:	0c 94 af 19 	jmp	0x335e	; 0x335e <__vector_16>
      44:	0c 94 dc 19 	jmp	0x33b8	; 0x33b8 <__vector_17>
      48:	0c 94 09 1a 	jmp	0x3412	; 0x3412 <__vector_18>
      4c:	0c 94 36 1a 	jmp	0x346c	; 0x346c <__vector_19>
      50:	0c 94 63 1a 	jmp	0x34c6	; 0x34c6 <__vector_20>
      54:	0c 94 90 1a 	jmp	0x3520	; 0x3520 <__vector_21>
      58:	0c 94 bd 1a 	jmp	0x357a	; 0x357a <__vector_22>
      5c:	0c 94 ea 1a 	jmp	0x35d4	; 0x35d4 <__vector_23>
      60:	0c 94 2d 11 	jmp	0x225a	; 0x225a <__bad_interrupt>
      64:	0c 94 2d 11 	jmp	0x225a	; 0x225a <__bad_interrupt>
      68:	0c 94 2d 11 	jmp	0x225a	; 0x225a <__bad_interrupt>
      6c:	0c 94 2d 11 	jmp	0x225a	; 0x225a <__bad_interrupt>
      70:	0c 94 2d 11 	jmp	0x225a	; 0x225a <__bad_interrupt>
      74:	0c 94 2d 11 	jmp	0x225a	; 0x225a <__bad_interrupt>
      78:	0c 94 2d 11 	jmp	0x225a	; 0x225a <__bad_interrupt>
      7c:	0c 94 2d 11 	jmp	0x225a	; 0x225a <__bad_interrupt>
      80:	0c 94 2d 11 	jmp	0x225a	; 0x225a <__bad_interrupt>
      84:	0c 94 2d 11 	jmp	0x225a	; 0x225a <__bad_interrupt>
      88:	0c 94 2d 11 	jmp	0x225a	; 0x225a <__bad_interrupt>
      8c:	0c 94 2d 11 	jmp	0x225a	; 0x225a <__bad_interrupt>
      90:	0c 94 2d 11 	jmp	0x225a	; 0x225a <__bad_interrupt>
      94:	0c 94 2d 11 	jmp	0x225a	; 0x225a <__bad_interrupt>
      98:	0c 94 2d 11 	jmp	0x225a	; 0x225a <__bad_interrupt>
      9c:	0c 94 7e 16 	jmp	0x2cfc	; 0x2cfc <__vector_39>
      a0:	0c 94 b0 16 	jmp	0x2d60	; 0x2d60 <__vector_40>
      a4:	0c 94 e2 16 	jmp	0x2dc4	; 0x2dc4 <__vector_41>
      a8:	0c 94 14 17 	jmp	0x2e28	; 0x2e28 <__vector_42>
      ac:	0c 94 2d 11 	jmp	0x225a	; 0x225a <__bad_interrupt>
      b0:	0c 94 2d 11 	jmp	0x225a	; 0x225a <__bad_interrupt>
      b4:	0c 94 2d 11 	jmp	0x225a	; 0x225a <__bad_interrupt>
      b8:	0c 94 e6 20 	jmp	0x41cc	; 0x41cc <__vector_46>
      bc:	0c 94 d9 1c 	jmp	0x39b2	; 0x39b2 <__vector_47>
      c0:	0c 94 06 1d 	jmp	0x3a0c	; 0x3a0c <__vector_48>
      c4:	0c 94 33 1d 	jmp	0x3a66	; 0x3a66 <__vector_49>
      c8:	0c 94 60 1d 	jmp	0x3ac0	; 0x3ac0 <__vector_50>
      cc:	0c 94 8d 1d 	jmp	0x3b1a	; 0x3b1a <__vector_51>
      d0:	0c 94 ba 1d 	jmp	0x3b74	; 0x3b74 <__vector_52>
      d4:	0c 94 e7 1d 	jmp	0x3bce	; 0x3bce <__vector_53>
      d8:	0c 94 14 1e 	jmp	0x3c28	; 0x3c28 <__vector_54>
      dc:	0c 94 41 1e 	jmp	0x3c82	; 0x3c82 <__vector_55>
      e0:	0c 94 6e 1e 	jmp	0x3cdc	; 0x3cdc <__vector_56>
      e4:	0c 94 2d 11 	jmp	0x225a	; 0x225a <__bad_interrupt>
      e8:	0c 94 2d 11 	jmp	0x225a	; 0x225a <__bad_interrupt>
      ec:	0c 94 2d 11 	jmp	0x225a	; 0x225a <__bad_interrupt>
      f0:	0c 94 2d 11 	jmp	0x225a	; 0x225a <__bad_interrupt>
      f4:	0c 94 2d 11 	jmp	0x225a	; 0x225a <__bad_interrupt>
      f8:	0c 94 2d 11 	jmp	0x225a	; 0x225a <__bad_interrupt>
      fc:	0c 94 2d 11 	jmp	0x225a	; 0x225a <__bad_interrupt>
     100:	0c 94 2d 11 	jmp	0x225a	; 0x225a <__bad_interrupt>
     104:	0c 94 2d 11 	jmp	0x225a	; 0x225a <__bad_interrupt>
     108:	0c 94 2d 11 	jmp	0x225a	; 0x225a <__bad_interrupt>
     10c:	0c 94 2d 11 	jmp	0x225a	; 0x225a <__bad_interrupt>
     110:	0c 94 2d 11 	jmp	0x225a	; 0x225a <__bad_interrupt>
     114:	0c 94 2d 11 	jmp	0x225a	; 0x225a <__bad_interrupt>
     118:	0c 94 2d 11 	jmp	0x225a	; 0x225a <__bad_interrupt>
     11c:	0c 94 b6 15 	jmp	0x2b6c	; 0x2b6c <__vector_71>
     120:	0c 94 e8 15 	jmp	0x2bd0	; 0x2bd0 <__vector_72>
     124:	0c 94 1a 16 	jmp	0x2c34	; 0x2c34 <__vector_73>
     128:	0c 94 4c 16 	jmp	0x2c98	; 0x2c98 <__vector_74>
     12c:	0c 94 2d 11 	jmp	0x225a	; 0x225a <__bad_interrupt>
     130:	0c 94 2d 11 	jmp	0x225a	; 0x225a <__bad_interrupt>
     134:	0c 94 17 1b 	jmp	0x362e	; 0x362e <__vector_77>
     138:	0c 94 44 1b 	jmp	0x3688	; 0x3688 <__vector_78>
     13c:	0c 94 71 1b 	jmp	0x36e2	; 0x36e2 <__vector_79>
     140:	0c 94 9e 1b 	jmp	0x373c	; 0x373c <__vector_80>
     144:	0c 94 cb 1b 	jmp	0x3796	; 0x3796 <__vector_81>
     148:	0c 94 f8 1b 	jmp	0x37f0	; 0x37f0 <__vector_82>
     14c:	0c 94 25 1c 	jmp	0x384a	; 0x384a <__vector_83>
     150:	0c 94 52 1c 	jmp	0x38a4	; 0x38a4 <__vector_84>
     154:	0c 94 7f 1c 	jmp	0x38fe	; 0x38fe <__vector_85>
     158:	0c 94 ac 1c 	jmp	0x3958	; 0x3958 <__vector_86>
     15c:	0c 94 2d 11 	jmp	0x225a	; 0x225a <__bad_interrupt>
     160:	0c 94 2d 11 	jmp	0x225a	; 0x225a <__bad_interrupt>
     164:	0c 94 2d 11 	jmp	0x225a	; 0x225a <__bad_interrupt>
     168:	0c 94 2d 11 	jmp	0x225a	; 0x225a <__bad_interrupt>
     16c:	0c 94 2d 11 	jmp	0x225a	; 0x225a <__bad_interrupt>
     170:	0c 94 2d 11 	jmp	0x225a	; 0x225a <__bad_interrupt>
     174:	0c 94 2d 11 	jmp	0x225a	; 0x225a <__bad_interrupt>
     178:	0c 94 2d 11 	jmp	0x225a	; 0x225a <__bad_interrupt>
     17c:	0c 94 2d 11 	jmp	0x225a	; 0x225a <__bad_interrupt>
     180:	0c 94 2d 11 	jmp	0x225a	; 0x225a <__bad_interrupt>
     184:	0c 94 2d 11 	jmp	0x225a	; 0x225a <__bad_interrupt>
     188:	0c 94 2d 11 	jmp	0x225a	; 0x225a <__bad_interrupt>
     18c:	0c 94 2d 11 	jmp	0x225a	; 0x225a <__bad_interrupt>
     190:	0c 94 2d 11 	jmp	0x225a	; 0x225a <__bad_interrupt>
     194:	0c 94 2d 11 	jmp	0x225a	; 0x225a <__bad_interrupt>
     198:	0c 94 2d 11 	jmp	0x225a	; 0x225a <__bad_interrupt>
     19c:	0c 94 2d 11 	jmp	0x225a	; 0x225a <__bad_interrupt>
     1a0:	0c 94 2d 11 	jmp	0x225a	; 0x225a <__bad_interrupt>
     1a4:	0c 94 2d 11 	jmp	0x225a	; 0x225a <__bad_interrupt>
     1a8:	0c 94 2d 11 	jmp	0x225a	; 0x225a <__bad_interrupt>
     1ac:	0c 94 2d 11 	jmp	0x225a	; 0x225a <__bad_interrupt>
     1b0:	0c 94 9b 1e 	jmp	0x3d36	; 0x3d36 <__vector_108>
     1b4:	0c 94 c8 1e 	jmp	0x3d90	; 0x3d90 <__vector_109>
     1b8:	0c 94 f5 1e 	jmp	0x3dea	; 0x3dea <__vector_110>
     1bc:	0c 94 22 1f 	jmp	0x3e44	; 0x3e44 <__vector_111>
     1c0:	0c 94 4f 1f 	jmp	0x3e9e	; 0x3e9e <__vector_112>
     1c4:	0c 94 7c 1f 	jmp	0x3ef8	; 0x3ef8 <__vector_113>
     1c8:	0c 94 2d 11 	jmp	0x225a	; 0x225a <__bad_interrupt>
     1cc:	0c 94 2d 11 	jmp	0x225a	; 0x225a <__bad_interrupt>
     1d0:	0c 94 2d 11 	jmp	0x225a	; 0x225a <__bad_interrupt>
     1d4:	0c 94 2d 11 	jmp	0x225a	; 0x225a <__bad_interrupt>
     1d8:	0c 94 2d 11 	jmp	0x225a	; 0x225a <__bad_interrupt>
     1dc:	0c 94 2d 11 	jmp	0x225a	; 0x225a <__bad_interrupt>
     1e0:	0c 94 2d 11 	jmp	0x225a	; 0x225a <__bad_interrupt>
     1e4:	0c 94 2d 11 	jmp	0x225a	; 0x225a <__bad_interrupt>
     1e8:	0c 94 2d 11 	jmp	0x225a	; 0x225a <__bad_interrupt>
     1ec:	0c 94 2d 11 	jmp	0x225a	; 0x225a <__bad_interrupt>
     1f0:	0c 94 2d 11 	jmp	0x225a	; 0x225a <__bad_interrupt>
     1f4:	0c 94 a3 27 	jmp	0x4f46	; 0x4f46 <__vector_125>
     1f8:	0c 94 5d 28 	jmp	0x50ba	; 0x50ba <__vector_126>
     1fc:	84 22       	and	r8, r20
     1fe:	87 22       	and	r8, r23
     200:	8a 22       	and	r8, r26
     202:	8d 22       	and	r8, r29
     204:	90 22       	and	r9, r16
     206:	93 22       	and	r9, r19
     208:	96 22       	and	r9, r22
     20a:	d5 29       	or	r29, r5
     20c:	e8 29       	or	r30, r8
     20e:	fb 29       	or	r31, r11
     210:	0e 2a       	or	r0, r30
     212:	21 2a       	or	r2, r17
     214:	34 2a       	or	r3, r20
     216:	47 2a       	or	r4, r23

00000218 <PM_SINE>:
     218:	00 80 32 80 64 80 96 80 c9 80 fb 80 2d 81 5f 81     ..2.d.......-._.
     228:	92 81 c4 81 f6 81 28 82 5b 82 8d 82 bf 82 f1 82     ......(.[.......
     238:	24 83 56 83 88 83 ba 83 ed 83 1f 84 51 84 83 84     $.V.........Q...
     248:	b6 84 e8 84 1a 85 4c 85 7e 85 b1 85 e3 85 15 86     ......L.~.......
     258:	47 86 7a 86 ac 86 de 86 10 87 42 87 74 87 a7 87     G.z.......B.t...
     268:	d9 87 0b 88 3d 88 6f 88 a1 88 d4 88 06 89 38 89     ....=.o.......8.
     278:	6a 89 9c 89 ce 89 00 8a 32 8a 65 8a 97 8a c9 8a     j.......2.e.....
     288:	fb 8a 2d 8b 5f 8b 91 8b c3 8b f5 8b 27 8c 59 8c     ..-._.......'.Y.
     298:	8b 8c bd 8c ef 8c 21 8d 53 8d 85 8d b7 8d e9 8d     ......!.S.......
     2a8:	1b 8e 4d 8e 7f 8e b1 8e e3 8e 15 8f 47 8f 79 8f     ..M.........G.y.
     2b8:	ab 8f dc 8f 0e 90 40 90 72 90 a4 90 d6 90 07 91     ......@.r.......
     2c8:	39 91 6b 91 9d 91 cf 91 00 92 32 92 64 92 96 92     9.k.......2.d...
     2d8:	c7 92 f9 92 2b 93 5d 93 8e 93 c0 93 f2 93 23 94     ....+.].......#.
     2e8:	55 94 86 94 b8 94 ea 94 1b 95 4d 95 7e 95 b0 95     U.........M.~...
     2f8:	e1 95 13 96 44 96 76 96 a7 96 d9 96 0a 97 3c 97     ....D.v.......<.
     308:	6d 97 9f 97 d0 97 01 98 33 98 64 98 95 98 c7 98     m.......3.d.....
     318:	f8 98 29 99 5b 99 8c 99 bd 99 ee 99 20 9a 51 9a     ..).[....... .Q.
     328:	82 9a b3 9a e4 9a 15 9b 46 9b 78 9b a9 9b da 9b     ........F.x.....
     338:	0b 9c 3c 9c 6d 9c 9e 9c cf 9c 00 9d 31 9d 62 9d     ..<.m.......1.b.
     348:	93 9d c3 9d f4 9d 25 9e 56 9e 87 9e b8 9e e8 9e     ......%.V.......
     358:	19 9f 4a 9f 7b 9f ab 9f dc 9f 0d a0 3d a0 6e a0     ..J.{.......=.n.
     368:	9f a0 cf a0 00 a1 30 a1 61 a1 91 a1 c2 a1 f2 a1     ......0.a.......
     378:	23 a2 53 a2 84 a2 b4 a2 e4 a2 15 a3 45 a3 75 a3     #.S.........E.u.
     388:	a6 a3 d6 a3 06 a4 36 a4 67 a4 97 a4 c7 a4 f7 a4     ......6.g.......
     398:	27 a5 57 a5 87 a5 b7 a5 e7 a5 17 a6 47 a6 77 a6     '.W.........G.w.
     3a8:	a7 a6 d7 a6 07 a7 37 a7 67 a7 97 a7 c6 a7 f6 a7     ......7.g.......
     3b8:	26 a8 56 a8 85 a8 b5 a8 e5 a8 14 a9 44 a9 73 a9     &.V.........D.s.
     3c8:	a3 a9 d2 a9 02 aa 31 aa 61 aa 90 aa c0 aa ef aa     ......1.a.......
     3d8:	1e ab 4e ab 7d ab ac ab db ab 0b ac 3a ac 69 ac     ..N.}.......:.i.
     3e8:	98 ac c7 ac f6 ac 25 ad 54 ad 83 ad b2 ad e1 ad     ......%.T.......
     3f8:	10 ae 3f ae 6e ae 9d ae cc ae fa ae 29 af 58 af     ..?.n.......).X.
     408:	86 af b5 af e4 af 12 b0 41 b0 6f b0 9e b0 cc b0     ........A.o.....
     418:	fb b0 29 b1 58 b1 86 b1 b4 b1 e3 b1 11 b2 3f b2     ..).X.........?.
     428:	6d b2 9c b2 ca b2 f8 b2 26 b3 54 b3 82 b3 b0 b3     m.......&.T.....
     438:	de b3 0c b4 3a b4 68 b4 96 b4 c3 b4 f1 b4 1f b5     ....:.h.........
     448:	4d b5 7a b5 a8 b5 d6 b5 03 b6 31 b6 5e b6 8c b6     M.z.......1.^...
     458:	b9 b6 e7 b6 14 b7 41 b7 6f b7 9c b7 c9 b7 f6 b7     ......A.o.......
     468:	24 b8 51 b8 7e b8 ab b8 d8 b8 05 b9 32 b9 5f b9     $.Q.~.......2._.
     478:	8c b9 b9 b9 e6 b9 12 ba 3f ba 6c ba 99 ba c5 ba     ........?.l.....
     488:	f2 ba 1f bb 4b bb 78 bb a4 bb d1 bb fd bb 29 bc     ....K.x.......).
     498:	56 bc 82 bc ae bc db bc 07 bd 33 bd 5f bd 8b bd     V.........3._...
     4a8:	b7 bd e3 bd 0f be 3b be 67 be 93 be bf be eb be     ......;.g.......
     4b8:	16 bf 42 bf 6e bf 99 bf c5 bf f0 bf 1c c0 47 c0     ..B.n.........G.
     4c8:	73 c0 9e c0 ca c0 f5 c0 20 c1 4c c1 77 c1 a2 c1     s....... .L.w...
     4d8:	cd c1 f8 c1 23 c2 4e c2 79 c2 a4 c2 cf c2 fa c2     ....#.N.y.......
     4e8:	25 c3 50 c3 7a c3 a5 c3 d0 c3 fa c3 25 c4 4f c4     %.P.z.......%.O.
     4f8:	7a c4 a4 c4 cf c4 f9 c4 23 c5 4e c5 78 c5 a2 c5     z.......#.N.x...
     508:	cc c5 f6 c5 20 c6 4a c6 74 c6 9e c6 c8 c6 f2 c6     .... .J.t.......
     518:	1c c7 46 c7 6f c7 99 c7 c3 c7 ec c7 16 c8 3f c8     ..F.o.........?.
     528:	69 c8 92 c8 bc c8 e5 c8 0e c9 38 c9 61 c9 8a c9     i.........8.a...
     538:	b3 c9 dc c9 05 ca 2e ca 57 ca 80 ca a9 ca d2 ca     ........W.......
     548:	fa ca 23 cb 4c cb 74 cb 9d cb c5 cb ee cb 16 cc     ..#.L.t.........
     558:	3f cc 67 cc 8f cc b8 cc e0 cc 08 cd 30 cd 58 cd     ?.g.........0.X.
     568:	80 cd a8 cd d0 cd f8 cd 20 ce 48 ce 6f ce 97 ce     ........ .H.o...
     578:	bf ce e6 ce 0e cf 35 cf 5d cf 84 cf ac cf d3 cf     ......5.].......
     588:	fa cf 21 d0 49 d0 70 d0 97 d0 be d0 e5 d0 0c d1     ..!.I.p.........
     598:	33 d1 59 d1 80 d1 a7 d1 ce d1 f4 d1 1b d2 41 d2     3.Y...........A.
     5a8:	68 d2 8e d2 b5 d2 db d2 01 d3 28 d3 4e d3 74 d3     h.........(.N.t.
     5b8:	9a d3 c0 d3 e6 d3 0c d4 32 d4 58 d4 7d d4 a3 d4     ........2.X.}...
     5c8:	c9 d4 ef d4 14 d5 3a d5 5f d5 85 d5 aa d5 cf d5     ......:._.......
     5d8:	f4 d5 1a d6 3f d6 64 d6 89 d6 ae d6 d3 d6 f8 d6     ....?.d.........
     5e8:	1d d7 42 d7 66 d7 8b d7 b0 d7 d4 d7 f9 d7 1d d8     ..B.f...........
     5f8:	42 d8 66 d8 8a d8 af d8 d3 d8 f7 d8 1b d9 3f d9     B.f...........?.
     608:	63 d9 87 d9 ab d9 cf d9 f3 d9 16 da 3a da 5e da     c...........:.^.
     618:	81 da a5 da c8 da ec da 0f db 32 db 56 db 79 db     ..........2.V.y.
     628:	9c db bf db e2 db 05 dc 28 dc 4b dc 6d dc 90 dc     ........(.K.m...
     638:	b3 dc d6 dc f8 dc 1b dd 3d dd 5f dd 82 dd a4 dd     ........=._.....
     648:	c6 dd e9 dd 0b de 2d de 4f de 71 de 93 de b4 de     ......-.O.q.....
     658:	d6 de f8 de 1a df 3b df 5d df 7e df a0 df c1 df     ......;.].~.....
     668:	e2 df 04 e0 25 e0 46 e0 67 e0 88 e0 a9 e0 ca e0     ....%.F.g.......
     678:	eb e0 0c e1 2d e1 4d e1 6e e1 8e e1 af e1 cf e1     ....-.M.n.......
     688:	f0 e1 10 e2 30 e2 51 e2 71 e2 91 e2 b1 e2 d1 e2     ....0.Q.q.......
     698:	f1 e2 11 e3 30 e3 50 e3 70 e3 8f e3 af e3 ce e3     ....0.P.p.......
     6a8:	ee e3 0d e4 2d e4 4c e4 6b e4 8a e4 a9 e4 c8 e4     ....-.L.k.......
     6b8:	e7 e4 06 e5 25 e5 44 e5 62 e5 81 e5 a0 e5 be e5     ....%.D.b.......
     6c8:	dd e5 fb e5 19 e6 38 e6 56 e6 74 e6 92 e6 b0 e6     ......8.V.t.....
     6d8:	ce e6 ec e6 0a e7 28 e7 45 e7 63 e7 81 e7 9e e7     ......(.E.c.....
     6e8:	bc e7 d9 e7 f7 e7 14 e8 31 e8 4e e8 6b e8 88 e8     ........1.N.k...
     6f8:	a5 e8 c2 e8 df e8 fc e8 19 e9 35 e9 52 e9 6e e9     ..........5.R.n.
     708:	8b e9 a7 e9 c4 e9 e0 e9 fc e9 18 ea 34 ea 50 ea     ............4.P.
     718:	6c ea 88 ea a4 ea c0 ea db ea f7 ea 13 eb 2e eb     l...............
     728:	4a eb 65 eb 80 eb 9c eb b7 eb d2 eb ed eb 08 ec     J.e.............
     738:	23 ec 3e ec 58 ec 73 ec 8e ec a8 ec c3 ec dd ec     #.>.X.s.........
     748:	f8 ec 12 ed 2c ed 47 ed 61 ed 7b ed 95 ed af ed     ....,.G.a.{.....
     758:	c9 ed e3 ed fc ed 16 ee 30 ee 49 ee 63 ee 7c ee     ........0.I.c.|.
     768:	95 ee af ee c8 ee e1 ee fa ee 13 ef 2c ef 45 ef     ............,.E.
     778:	5e ef 76 ef 8f ef a8 ef c0 ef d9 ef f1 ef 09 f0     ^.v.............
     788:	22 f0 3a f0 52 f0 6a f0 82 f0 9a f0 b2 f0 ca f0     ".:.R.j.........
     798:	e1 f0 f9 f0 11 f1 28 f1 40 f1 57 f1 6e f1 86 f1     ......(.@.W.n...
     7a8:	9d f1 b4 f1 cb f1 e2 f1 f9 f1 10 f2 26 f2 3d f2     ............&.=.
     7b8:	54 f2 6a f2 81 f2 97 f2 ae f2 c4 f2 da f2 f0 f2     T.j.............
     7c8:	06 f3 1c f3 32 f3 48 f3 5e f3 74 f3 89 f3 9f f3     ....2.H.^.t.....
     7d8:	b5 f3 ca f3 df f3 f5 f3 0a f4 1f f4 34 f4 49 f4     ............4.I.
     7e8:	5e f4 73 f4 88 f4 9d f4 b1 f4 c6 f4 db f4 ef f4     ^.s.............
     7f8:	03 f5 18 f5 2c f5 40 f5 54 f5 68 f5 7c f5 90 f5     ....,.@.T.h.|...
     808:	a4 f5 b8 f5 cc f5 df f5 f3 f5 06 f6 1a f6 2d f6     ..............-.
     818:	40 f6 53 f6 67 f6 7a f6 8d f6 a0 f6 b2 f6 c5 f6     @.S.g.z.........
     828:	d8 f6 ea f6 fd f6 10 f7 22 f7 34 f7 47 f7 59 f7     ........".4.G.Y.
     838:	6b f7 7d f7 8f f7 a1 f7 b3 f7 c4 f7 d6 f7 e8 f7     k.}.............
     848:	f9 f7 0b f8 1c f8 2e f8 3f f8 50 f8 61 f8 72 f8     ........?.P.a.r.
     858:	83 f8 94 f8 a5 f8 b6 f8 c6 f8 d7 f8 e7 f8 f8 f8     ................
     868:	08 f9 19 f9 29 f9 39 f9 49 f9 59 f9 69 f9 79 f9     ....).9.I.Y.i.y.
     878:	89 f9 98 f9 a8 f9 b8 f9 c7 f9 d7 f9 e6 f9 f5 f9     ................
     888:	04 fa 14 fa 23 fa 32 fa 41 fa 4f fa 5e fa 6d fa     ....#.2.A.O.^.m.
     898:	7c fa 8a fa 99 fa a7 fa b5 fa c4 fa d2 fa e0 fa     |...............
     8a8:	ee fa fc fa 0a fb 18 fb 25 fb 33 fb 41 fb 4e fb     ........%.3.A.N.
     8b8:	5c fb 69 fb 76 fb 83 fb 91 fb 9e fb ab fb b8 fb     \.i.v...........
     8c8:	c4 fb d1 fb de fb eb fb f7 fb 04 fc 10 fc 1c fc     ................
     8d8:	29 fc 35 fc 41 fc 4d fc 59 fc 65 fc 70 fc 7c fc     ).5.A.M.Y.e.p.|.
     8e8:	88 fc 93 fc 9f fc aa fc b6 fc c1 fc cc fc d7 fc     ................
     8f8:	e2 fc ed fc f8 fc 03 fd 0e fd 18 fd 23 fd 2e fd     ............#...
     908:	38 fd 42 fd 4d fd 57 fd 61 fd 6b fd 75 fd 7f fd     8.B.M.W.a.k.u...
     918:	89 fd 93 fd 9c fd a6 fd b0 fd b9 fd c2 fd cc fd     ................
     928:	d5 fd de fd e7 fd f0 fd f9 fd 02 fe 0b fe 13 fe     ................
     938:	1c fe 25 fe 2d fe 36 fe 3e fe 46 fe 4e fe 56 fe     ..%.-.6.>.F.N.V.
     948:	5e fe 66 fe 6e fe 76 fe 7e fe 85 fe 8d fe 94 fe     ^.f.n.v.~.......
     958:	9c fe a3 fe aa fe b2 fe b9 fe c0 fe c7 fe ce fe     ................
     968:	d4 fe db fe e2 fe e8 fe ef fe f5 fe fc fe 02 ff     ................
     978:	08 ff 0e ff 14 ff 1a ff 20 ff 26 ff 2c ff 31 ff     ........ .&.,.1.
     988:	37 ff 3c ff 42 ff 47 ff 4c ff 52 ff 57 ff 5c ff     7.<.B.G.L.R.W.\.
     998:	61 ff 66 ff 6a ff 6f ff 74 ff 78 ff 7d ff 81 ff     a.f.j.o.t.x.}...
     9a8:	86 ff 8a ff 8e ff 92 ff 96 ff 9a ff 9e ff a2 ff     ................
     9b8:	a6 ff a9 ff ad ff b0 ff b4 ff b7 ff bb ff be ff     ................
     9c8:	c1 ff c4 ff c7 ff ca ff cd ff cf ff d2 ff d5 ff     ................
     9d8:	d7 ff d9 ff dc ff de ff e0 ff e2 ff e4 ff e6 ff     ................
     9e8:	e8 ff ea ff ec ff ee ff ef ff f1 ff f2 ff f3 ff     ................
     9f8:	f5 ff f6 ff f7 ff f8 ff f9 ff fa ff fb ff fb ff     ................
     a08:	fc ff fd ff fd ff fe ff fe ff fe ff fe ff fe ff     ................
     a18:	ff ff fe ff fe ff fe ff fe ff fe ff fd ff fd ff     ................
     a28:	fc ff fb ff fb ff fa ff f9 ff f8 ff f7 ff f6 ff     ................
     a38:	f5 ff f3 ff f2 ff f1 ff ef ff ee ff ec ff ea ff     ................
     a48:	e8 ff e6 ff e4 ff e2 ff e0 ff de ff dc ff d9 ff     ................
     a58:	d7 ff d5 ff d2 ff cf ff cd ff ca ff c7 ff c4 ff     ................
     a68:	c1 ff be ff bb ff b7 ff b4 ff b0 ff ad ff a9 ff     ................
     a78:	a6 ff a2 ff 9e ff 9a ff 96 ff 92 ff 8e ff 8a ff     ................
     a88:	86 ff 81 ff 7d ff 78 ff 74 ff 6f ff 6a ff 66 ff     ....}.x.t.o.j.f.
     a98:	61 ff 5c ff 57 ff 52 ff 4c ff 47 ff 42 ff 3c ff     a.\.W.R.L.G.B.<.
     aa8:	37 ff 31 ff 2c ff 26 ff 20 ff 1a ff 14 ff 0e ff     7.1.,.&. .......
     ab8:	08 ff 02 ff fc fe f5 fe ef fe e8 fe e2 fe db fe     ................
     ac8:	d4 fe ce fe c7 fe c0 fe b9 fe b2 fe aa fe a3 fe     ................
     ad8:	9c fe 94 fe 8d fe 85 fe 7e fe 76 fe 6e fe 66 fe     ........~.v.n.f.
     ae8:	5e fe 56 fe 4e fe 46 fe 3e fe 36 fe 2d fe 25 fe     ^.V.N.F.>.6.-.%.
     af8:	1c fe 13 fe 0b fe 02 fe f9 fd f0 fd e7 fd de fd     ................
     b08:	d5 fd cc fd c2 fd b9 fd b0 fd a6 fd 9c fd 93 fd     ................
     b18:	89 fd 7f fd 75 fd 6b fd 61 fd 57 fd 4d fd 42 fd     ....u.k.a.W.M.B.
     b28:	38 fd 2e fd 23 fd 18 fd 0e fd 03 fd f8 fc ed fc     8...#...........
     b38:	e2 fc d7 fc cc fc c1 fc b6 fc aa fc 9f fc 93 fc     ................
     b48:	88 fc 7c fc 70 fc 65 fc 59 fc 4d fc 41 fc 35 fc     ..|.p.e.Y.M.A.5.
     b58:	29 fc 1c fc 10 fc 04 fc f7 fb eb fb de fb d1 fb     )...............
     b68:	c4 fb b8 fb ab fb 9e fb 91 fb 83 fb 76 fb 69 fb     ............v.i.
     b78:	5c fb 4e fb 41 fb 33 fb 25 fb 18 fb 0a fb fc fa     \.N.A.3.%.......
     b88:	ee fa e0 fa d2 fa c4 fa b5 fa a7 fa 99 fa 8a fa     ................
     b98:	7c fa 6d fa 5e fa 4f fa 41 fa 32 fa 23 fa 14 fa     |.m.^.O.A.2.#...
     ba8:	04 fa f5 f9 e6 f9 d7 f9 c7 f9 b8 f9 a8 f9 98 f9     ................
     bb8:	89 f9 79 f9 69 f9 59 f9 49 f9 39 f9 29 f9 19 f9     ..y.i.Y.I.9.)...
     bc8:	08 f9 f8 f8 e7 f8 d7 f8 c6 f8 b6 f8 a5 f8 94 f8     ................
     bd8:	83 f8 72 f8 61 f8 50 f8 3f f8 2e f8 1c f8 0b f8     ..r.a.P.?.......
     be8:	f9 f7 e8 f7 d6 f7 c4 f7 b3 f7 a1 f7 8f f7 7d f7     ..............}.
     bf8:	6b f7 59 f7 47 f7 34 f7 22 f7 10 f7 fd f6 ea f6     k.Y.G.4.".......
     c08:	d8 f6 c5 f6 b2 f6 a0 f6 8d f6 7a f6 67 f6 53 f6     ..........z.g.S.
     c18:	40 f6 2d f6 1a f6 06 f6 f3 f5 df f5 cc f5 b8 f5     @.-.............
     c28:	a4 f5 90 f5 7c f5 68 f5 54 f5 40 f5 2c f5 18 f5     ....|.h.T.@.,...
     c38:	03 f5 ef f4 db f4 c6 f4 b1 f4 9d f4 88 f4 73 f4     ..............s.
     c48:	5e f4 49 f4 34 f4 1f f4 0a f4 f5 f3 df f3 ca f3     ^.I.4...........
     c58:	b5 f3 9f f3 89 f3 74 f3 5e f3 48 f3 32 f3 1c f3     ......t.^.H.2...
     c68:	06 f3 f0 f2 da f2 c4 f2 ae f2 97 f2 81 f2 6a f2     ..............j.
     c78:	54 f2 3d f2 26 f2 10 f2 f9 f1 e2 f1 cb f1 b4 f1     T.=.&...........
     c88:	9d f1 86 f1 6e f1 57 f1 40 f1 28 f1 11 f1 f9 f0     ....n.W.@.(.....
     c98:	e1 f0 ca f0 b2 f0 9a f0 82 f0 6a f0 52 f0 3a f0     ..........j.R.:.
     ca8:	22 f0 09 f0 f1 ef d9 ef c0 ef a8 ef 8f ef 76 ef     ".............v.
     cb8:	5e ef 45 ef 2c ef 13 ef fa ee e1 ee c8 ee af ee     ^.E.,...........
     cc8:	95 ee 7c ee 63 ee 49 ee 30 ee 16 ee fc ed e3 ed     ..|.c.I.0.......
     cd8:	c9 ed af ed 95 ed 7b ed 61 ed 47 ed 2c ed 12 ed     ......{.a.G.,...
     ce8:	f8 ec dd ec c3 ec a8 ec 8e ec 73 ec 58 ec 3e ec     ..........s.X.>.
     cf8:	23 ec 08 ec ed eb d2 eb b7 eb 9c eb 80 eb 65 eb     #.............e.
     d08:	4a eb 2e eb 13 eb f7 ea db ea c0 ea a4 ea 88 ea     J...............
     d18:	6c ea 50 ea 34 ea 18 ea fc e9 e0 e9 c4 e9 a7 e9     l.P.4...........
     d28:	8b e9 6e e9 52 e9 35 e9 19 e9 fc e8 df e8 c2 e8     ..n.R.5.........
     d38:	a5 e8 88 e8 6b e8 4e e8 31 e8 14 e8 f7 e7 d9 e7     ....k.N.1.......
     d48:	bc e7 9e e7 81 e7 63 e7 45 e7 28 e7 0a e7 ec e6     ......c.E.(.....
     d58:	ce e6 b0 e6 92 e6 74 e6 56 e6 38 e6 19 e6 fb e5     ......t.V.8.....
     d68:	dd e5 be e5 a0 e5 81 e5 62 e5 44 e5 25 e5 06 e5     ........b.D.%...
     d78:	e7 e4 c8 e4 a9 e4 8a e4 6b e4 4c e4 2d e4 0d e4     ........k.L.-...
     d88:	ee e3 ce e3 af e3 8f e3 70 e3 50 e3 30 e3 11 e3     ........p.P.0...
     d98:	f1 e2 d1 e2 b1 e2 91 e2 71 e2 51 e2 30 e2 10 e2     ........q.Q.0...
     da8:	f0 e1 cf e1 af e1 8e e1 6e e1 4d e1 2d e1 0c e1     ........n.M.-...
     db8:	eb e0 ca e0 a9 e0 88 e0 67 e0 46 e0 25 e0 04 e0     ........g.F.%...
     dc8:	e2 df c1 df a0 df 7e df 5d df 3b df 1a df f8 de     ......~.].;.....
     dd8:	d6 de b4 de 93 de 71 de 4f de 2d de 0b de e9 dd     ......q.O.-.....
     de8:	c6 dd a4 dd 82 dd 5f dd 3d dd 1b dd f8 dc d6 dc     ......_.=.......
     df8:	b3 dc 90 dc 6d dc 4b dc 28 dc 05 dc e2 db bf db     ....m.K.(.......
     e08:	9c db 79 db 56 db 32 db 0f db ec da c8 da a5 da     ..y.V.2.........
     e18:	81 da 5e da 3a da 16 da f3 d9 cf d9 ab d9 87 d9     ..^.:...........
     e28:	63 d9 3f d9 1b d9 f7 d8 d3 d8 af d8 8a d8 66 d8     c.?...........f.
     e38:	42 d8 1d d8 f9 d7 d4 d7 b0 d7 8b d7 66 d7 42 d7     B...........f.B.
     e48:	1d d7 f8 d6 d3 d6 ae d6 89 d6 64 d6 3f d6 1a d6     ..........d.?...
     e58:	f4 d5 cf d5 aa d5 85 d5 5f d5 3a d5 14 d5 ef d4     ........_.:.....
     e68:	c9 d4 a3 d4 7d d4 58 d4 32 d4 0c d4 e6 d3 c0 d3     ....}.X.2.......
     e78:	9a d3 74 d3 4e d3 28 d3 01 d3 db d2 b5 d2 8e d2     ..t.N.(.........
     e88:	68 d2 41 d2 1b d2 f4 d1 ce d1 a7 d1 80 d1 59 d1     h.A...........Y.
     e98:	33 d1 0c d1 e5 d0 be d0 97 d0 70 d0 49 d0 21 d0     3.........p.I.!.
     ea8:	fa cf d3 cf ac cf 84 cf 5d cf 35 cf 0e cf e6 ce     ........].5.....
     eb8:	bf ce 97 ce 6f ce 48 ce 20 ce f8 cd d0 cd a8 cd     ....o.H. .......
     ec8:	80 cd 58 cd 30 cd 08 cd e0 cc b8 cc 8f cc 67 cc     ..X.0.........g.
     ed8:	3f cc 16 cc ee cb c5 cb 9d cb 74 cb 4c cb 23 cb     ?.........t.L.#.
     ee8:	fa ca d2 ca a9 ca 80 ca 57 ca 2e ca 05 ca dc c9     ........W.......
     ef8:	b3 c9 8a c9 61 c9 38 c9 0e c9 e5 c8 bc c8 92 c8     ....a.8.........
     f08:	69 c8 3f c8 16 c8 ec c7 c3 c7 99 c7 6f c7 46 c7     i.?.........o.F.
     f18:	1c c7 f2 c6 c8 c6 9e c6 74 c6 4a c6 20 c6 f6 c5     ........t.J. ...
     f28:	cc c5 a2 c5 78 c5 4e c5 23 c5 f9 c4 cf c4 a4 c4     ....x.N.#.......
     f38:	7a c4 4f c4 25 c4 fa c3 d0 c3 a5 c3 7a c3 50 c3     z.O.%.......z.P.
     f48:	25 c3 fa c2 cf c2 a4 c2 79 c2 4e c2 23 c2 f8 c1     %.......y.N.#...
     f58:	cd c1 a2 c1 77 c1 4c c1 20 c1 f5 c0 ca c0 9e c0     ....w.L. .......
     f68:	73 c0 47 c0 1c c0 f0 bf c5 bf 99 bf 6e bf 42 bf     s.G.........n.B.
     f78:	16 bf eb be bf be 93 be 67 be 3b be 0f be e3 bd     ........g.;.....
     f88:	b7 bd 8b bd 5f bd 33 bd 07 bd db bc ae bc 82 bc     ...._.3.........
     f98:	56 bc 29 bc fd bb d1 bb a4 bb 78 bb 4b bb 1f bb     V.).......x.K...
     fa8:	f2 ba c5 ba 99 ba 6c ba 3f ba 12 ba e6 b9 b9 b9     ......l.?.......
     fb8:	8c b9 5f b9 32 b9 05 b9 d8 b8 ab b8 7e b8 51 b8     .._.2.......~.Q.
     fc8:	24 b8 f6 b7 c9 b7 9c b7 6f b7 41 b7 14 b7 e7 b6     $.......o.A.....
     fd8:	b9 b6 8c b6 5e b6 31 b6 03 b6 d6 b5 a8 b5 7a b5     ....^.1.......z.
     fe8:	4d b5 1f b5 f1 b4 c3 b4 96 b4 68 b4 3a b4 0c b4     M.........h.:...
     ff8:	de b3 b0 b3 82 b3 54 b3 26 b3 f8 b2 ca b2 9c b2     ......T.&.......
    1008:	6d b2 3f b2 11 b2 e3 b1 b4 b1 86 b1 58 b1 29 b1     m.?.........X.).
    1018:	fb b0 cc b0 9e b0 6f b0 41 b0 12 b0 e4 af b5 af     ......o.A.......
    1028:	86 af 58 af 29 af fa ae cc ae 9d ae 6e ae 3f ae     ..X.).......n.?.
    1038:	10 ae e1 ad b2 ad 83 ad 54 ad 25 ad f6 ac c7 ac     ........T.%.....
    1048:	98 ac 69 ac 3a ac 0b ac db ab ac ab 7d ab 4e ab     ..i.:.......}.N.
    1058:	1e ab ef aa c0 aa 90 aa 61 aa 31 aa 02 aa d2 a9     ........a.1.....
    1068:	a3 a9 73 a9 44 a9 14 a9 e5 a8 b5 a8 85 a8 56 a8     ..s.D.........V.
    1078:	26 a8 f6 a7 c6 a7 97 a7 67 a7 37 a7 07 a7 d7 a6     &.......g.7.....
    1088:	a7 a6 77 a6 47 a6 17 a6 e7 a5 b7 a5 87 a5 57 a5     ..w.G.........W.
    1098:	27 a5 f7 a4 c7 a4 97 a4 67 a4 36 a4 06 a4 d6 a3     '.......g.6.....
    10a8:	a6 a3 75 a3 45 a3 15 a3 e4 a2 b4 a2 84 a2 53 a2     ..u.E.........S.
    10b8:	23 a2 f2 a1 c2 a1 91 a1 61 a1 30 a1 00 a1 cf a0     #.......a.0.....
    10c8:	9f a0 6e a0 3d a0 0d a0 dc 9f ab 9f 7b 9f 4a 9f     ..n.=.......{.J.
    10d8:	19 9f e8 9e b8 9e 87 9e 56 9e 25 9e f4 9d c3 9d     ........V.%.....
    10e8:	93 9d 62 9d 31 9d 00 9d cf 9c 9e 9c 6d 9c 3c 9c     ..b.1.......m.<.
    10f8:	0b 9c da 9b a9 9b 78 9b 46 9b 15 9b e4 9a b3 9a     ......x.F.......
    1108:	82 9a 51 9a 20 9a ee 99 bd 99 8c 99 5b 99 29 99     ..Q. .......[.).
    1118:	f8 98 c7 98 95 98 64 98 33 98 01 98 d0 97 9f 97     ......d.3.......
    1128:	6d 97 3c 97 0a 97 d9 96 a7 96 76 96 44 96 13 96     m.<.......v.D...
    1138:	e1 95 b0 95 7e 95 4d 95 1b 95 ea 94 b8 94 86 94     ....~.M.........
    1148:	55 94 23 94 f2 93 c0 93 8e 93 5d 93 2b 93 f9 92     U.#.......].+...
    1158:	c7 92 96 92 64 92 32 92 00 92 cf 91 9d 91 6b 91     ....d.2.......k.
    1168:	39 91 07 91 d6 90 a4 90 72 90 40 90 0e 90 dc 8f     9.......r.@.....
    1178:	ab 8f 79 8f 47 8f 15 8f e3 8e b1 8e 7f 8e 4d 8e     ..y.G.........M.
    1188:	1b 8e e9 8d b7 8d 85 8d 53 8d 21 8d ef 8c bd 8c     ........S.!.....
    1198:	8b 8c 59 8c 27 8c f5 8b c3 8b 91 8b 5f 8b 2d 8b     ..Y.'......._.-.
    11a8:	fb 8a c9 8a 97 8a 65 8a 32 8a 00 8a ce 89 9c 89     ......e.2.......
    11b8:	6a 89 38 89 06 89 d4 88 a1 88 6f 88 3d 88 0b 88     j.8.......o.=...
    11c8:	d9 87 a7 87 74 87 42 87 10 87 de 86 ac 86 7a 86     ....t.B.......z.
    11d8:	47 86 15 86 e3 85 b1 85 7e 85 4c 85 1a 85 e8 84     G.......~.L.....
    11e8:	b6 84 83 84 51 84 1f 84 ed 83 ba 83 88 83 56 83     ....Q.........V.
    11f8:	24 83 f1 82 bf 82 8d 82 5b 82 28 82 f6 81 c4 81     $.......[.(.....
    1208:	92 81 5f 81 2d 81 fb 80 c9 80 96 80 64 80 32 80     .._.-.......d.2.
    1218:	00 80 cd 7f 9b 7f 69 7f 36 7f 04 7f d2 7e a0 7e     ......i.6....~.~
    1228:	6d 7e 3b 7e 09 7e d7 7d a4 7d 72 7d 40 7d 0e 7d     m~;~.~.}.}r}@}.}
    1238:	db 7c a9 7c 77 7c 45 7c 12 7c e0 7b ae 7b 7c 7b     .|.|w|E|.|.{.{|{
    1248:	49 7b 17 7b e5 7a b3 7a 81 7a 4e 7a 1c 7a ea 79     I{.{.z.z.zNz.z.y
    1258:	b8 79 85 79 53 79 21 79 ef 78 bd 78 8b 78 58 78     .y.ySy!y.x.x.xXx
    1268:	26 78 f4 77 c2 77 90 77 5e 77 2b 77 f9 76 c7 76     &x.w.w.w^w+w.v.v
    1278:	95 76 63 76 31 76 ff 75 cd 75 9a 75 68 75 36 75     .vcv1v.u.u.uhu6u
    1288:	04 75 d2 74 a0 74 6e 74 3c 74 0a 74 d8 73 a6 73     .u.t.tnt<t.t.s.s
    1298:	74 73 42 73 10 73 de 72 ac 72 7a 72 48 72 16 72     tsBs.s.r.rzrHr.r
    12a8:	e4 71 b2 71 80 71 4e 71 1c 71 ea 70 b8 70 86 70     .q.q.qNq.q.p.p.p
    12b8:	54 70 23 70 f1 6f bf 6f 8d 6f 5b 6f 29 6f f8 6e     Tp#p.o.o.o[o)o.n
    12c8:	c6 6e 94 6e 62 6e 30 6e ff 6d cd 6d 9b 6d 69 6d     .n.nbn0n.m.m.mim
    12d8:	38 6d 06 6d d4 6c a2 6c 71 6c 3f 6c 0d 6c dc 6b     8m.m.l.lql?l.l.k
    12e8:	aa 6b 79 6b 47 6b 15 6b e4 6a b2 6a 81 6a 4f 6a     .kykGk.k.j.j.jOj
    12f8:	1e 6a ec 69 bb 69 89 69 58 69 26 69 f5 68 c3 68     .j.i.i.iXi&i.h.h
    1308:	92 68 60 68 2f 68 fe 67 cc 67 9b 67 6a 67 38 67     .h`h/h.g.g.gjg8g
    1318:	07 67 d6 66 a4 66 73 66 42 66 11 66 df 65 ae 65     .g.f.fsfBf.f.e.e
    1328:	7d 65 4c 65 1b 65 ea 64 b9 64 87 64 56 64 25 64     }eLe.e.d.d.dVd%d
    1338:	f4 63 c3 63 92 63 61 63 30 63 ff 62 ce 62 9d 62     .c.c.cac0c.b.b.b
    1348:	6c 62 3c 62 0b 62 da 61 a9 61 78 61 47 61 17 61     lb<b.b.a.axaGa.a
    1358:	e6 60 b5 60 84 60 54 60 23 60 f2 5f c2 5f 91 5f     .`.`.`T`#`._._._
    1368:	60 5f 30 5f ff 5e cf 5e 9e 5e 6e 5e 3d 5e 0d 5e     `_0_.^.^.^n^=^.^
    1378:	dc 5d ac 5d 7b 5d 4b 5d 1b 5d ea 5c ba 5c 8a 5c     .].]{]K].].\.\.\
    1388:	59 5c 29 5c f9 5b c9 5b 98 5b 68 5b 38 5b 08 5b     Y\)\.[.[.[h[8[.[
    1398:	d8 5a a8 5a 78 5a 48 5a 18 5a e8 59 b8 59 88 59     .Z.ZxZHZ.Z.Y.Y.Y
    13a8:	58 59 28 59 f8 58 c8 58 98 58 68 58 39 58 09 58     XY(Y.X.X.XhX9X.X
    13b8:	d9 57 a9 57 7a 57 4a 57 1a 57 eb 56 bb 56 8c 56     .W.WzWJW.W.V.V.V
    13c8:	5c 56 2d 56 fd 55 ce 55 9e 55 6f 55 3f 55 10 55     \V-V.U.U.UoU?U.U
    13d8:	e1 54 b1 54 82 54 53 54 24 54 f4 53 c5 53 96 53     .T.T.TST$T.S.S.S
    13e8:	67 53 38 53 09 53 da 52 ab 52 7c 52 4d 52 1e 52     gS8S.S.R.R|RMR.R
    13f8:	ef 51 c0 51 91 51 62 51 33 51 05 51 d6 50 a7 50     .Q.Q.QbQ3Q.Q.P.P
    1408:	79 50 4a 50 1b 50 ed 4f be 4f 90 4f 61 4f 33 4f     yPJP.P.O.O.OaO3O
    1418:	04 4f d6 4e a7 4e 79 4e 4b 4e 1c 4e ee 4d c0 4d     .O.N.NyNKN.N.M.M
    1428:	92 4d 63 4d 35 4d 07 4d d9 4c ab 4c 7d 4c 4f 4c     .McM5M.M.L.L}LOL
    1438:	21 4c f3 4b c5 4b 97 4b 69 4b 3c 4b 0e 4b e0 4a     !L.K.K.KiK<K.K.J
    1448:	b2 4a 85 4a 57 4a 29 4a fc 49 ce 49 a1 49 73 49     .J.JWJ)J.I.I.IsI
    1458:	46 49 18 49 eb 48 be 48 90 48 63 48 36 48 09 48     FI.I.H.H.HcH6H.H
    1468:	db 47 ae 47 81 47 54 47 27 47 fa 46 cd 46 a0 46     .G.G.GTG'G.F.F.F
    1478:	73 46 46 46 19 46 ed 45 c0 45 93 45 66 45 3a 45     sFFF.F.E.E.EfE:E
    1488:	0d 45 e0 44 b4 44 87 44 5b 44 2e 44 02 44 d6 43     .E.D.D.D[D.D.D.C
    1498:	a9 43 7d 43 51 43 24 43 f8 42 cc 42 a0 42 74 42     .C}CQC$C.B.B.BtB
    14a8:	48 42 1c 42 f0 41 c4 41 98 41 6c 41 40 41 14 41     HB.B.A.A.AlA@A.A
    14b8:	e9 40 bd 40 91 40 66 40 3a 40 0f 40 e3 3f b8 3f     .@.@.@f@:@.@.?.?
    14c8:	8c 3f 61 3f 35 3f 0a 3f df 3e b3 3e 88 3e 5d 3e     .?a?5?.?.>.>.>]>
    14d8:	32 3e 07 3e dc 3d b1 3d 86 3d 5b 3d 30 3d 05 3d     2>.>.=.=.=[=0=.=
    14e8:	da 3c af 3c 85 3c 5a 3c 2f 3c 05 3c da 3b b0 3b     .<.<.<Z</<.<.;.;
    14f8:	85 3b 5b 3b 30 3b 06 3b dc 3a b1 3a 87 3a 5d 3a     .;[;0;.;.:.:.:]:
    1508:	33 3a 09 3a df 39 b5 39 8b 39 61 39 37 39 0d 39     3:.:.9.9.9a979.9
    1518:	e3 38 b9 38 90 38 66 38 3c 38 13 38 e9 37 c0 37     .8.8.8f8<8.8.7.7
    1528:	96 37 6d 37 43 37 1a 37 f1 36 c7 36 9e 36 75 36     .7m7C7.7.6.6.6u6
    1538:	4c 36 23 36 fa 35 d1 35 a8 35 7f 35 56 35 2d 35     L6#6.5.5.5.5V5-5
    1548:	05 35 dc 34 b3 34 8b 34 62 34 3a 34 11 34 e9 33     .5.4.4.4b4:4.4.3
    1558:	c0 33 98 33 70 33 47 33 1f 33 f7 32 cf 32 a7 32     .3.3p3G3.3.2.2.2
    1568:	7f 32 57 32 2f 32 07 32 df 31 b7 31 90 31 68 31     .2W2/2.2.1.1.1h1
    1578:	40 31 19 31 f1 30 ca 30 a2 30 7b 30 53 30 2c 30     @1.1.0.0.0{0S0,0
    1588:	05 30 de 2f b6 2f 8f 2f 68 2f 41 2f 1a 2f f3 2e     .0./././h/A/./..
    1598:	cc 2e a6 2e 7f 2e 58 2e 31 2e 0b 2e e4 2d be 2d     ......X.1....-.-
    15a8:	97 2d 71 2d 4a 2d 24 2d fe 2c d7 2c b1 2c 8b 2c     .-q-J-$-.,.,.,.,
    15b8:	65 2c 3f 2c 19 2c f3 2b cd 2b a7 2b 82 2b 5c 2b     e,?,.,.+.+.+.+\+
    15c8:	36 2b 10 2b eb 2a c5 2a a0 2a 7a 2a 55 2a 30 2a     6+.+.*.*.*z*U*0*
    15d8:	0b 2a e5 29 c0 29 9b 29 76 29 51 29 2c 29 07 29     .*.).).)v)Q),).)
    15e8:	e2 28 bd 28 99 28 74 28 4f 28 2b 28 06 28 e2 27     .(.(.(t(O(+(.(.'
    15f8:	bd 27 99 27 75 27 50 27 2c 27 08 27 e4 26 c0 26     .'.'u'P','.'.&.&
    1608:	9c 26 78 26 54 26 30 26 0c 26 e9 25 c5 25 a1 25     .&x&T&0&.&.%.%.%
    1618:	7e 25 5a 25 37 25 13 25 f0 24 cd 24 a9 24 86 24     ~%Z%7%.%.$.$.$.$
    1628:	63 24 40 24 1d 24 fa 23 d7 23 b4 23 92 23 6f 23     c$@$.$.#.#.#.#o#
    1638:	4c 23 29 23 07 23 e4 22 c2 22 a0 22 7d 22 5b 22     L#)#.#."."."}"["
    1648:	39 22 16 22 f4 21 d2 21 b0 21 8e 21 6c 21 4b 21     9".".!.!.!.!l!K!
    1658:	29 21 07 21 e5 20 c4 20 a2 20 81 20 5f 20 3e 20     )!.!. . . . _ > 
    1668:	1d 20 fb 1f da 1f b9 1f 98 1f 77 1f 56 1f 35 1f     . ........w.V.5.
    1678:	14 1f f3 1e d2 1e b2 1e 91 1e 71 1e 50 1e 30 1e     ..........q.P.0.
    1688:	0f 1e ef 1d cf 1d ae 1d 8e 1d 6e 1d 4e 1d 2e 1d     ..........n.N...
    1698:	0e 1d ee 1c cf 1c af 1c 8f 1c 70 1c 50 1c 31 1c     ..........p.P.1.
    16a8:	11 1c f2 1b d2 1b b3 1b 94 1b 75 1b 56 1b 37 1b     ..........u.V.7.
    16b8:	18 1b f9 1a da 1a bb 1a 9d 1a 7e 1a 5f 1a 41 1a     ..........~._.A.
    16c8:	22 1a 04 1a e6 19 c7 19 a9 19 8b 19 6d 19 4f 19     "...........m.O.
    16d8:	31 19 13 19 f5 18 d7 18 ba 18 9c 18 7e 18 61 18     1...........~.a.
    16e8:	43 18 26 18 08 18 eb 17 ce 17 b1 17 94 17 77 17     C.&...........w.
    16f8:	5a 17 3d 17 20 17 03 17 e6 16 ca 16 ad 16 91 16     Z.=. ...........
    1708:	74 16 58 16 3b 16 1f 16 03 16 e7 15 cb 15 af 15     t.X.;...........
    1718:	93 15 77 15 5b 15 3f 15 24 15 08 15 ec 14 d1 14     ..w.[.?.$.......
    1728:	b5 14 9a 14 7f 14 63 14 48 14 2d 14 12 14 f7 13     ......c.H.-.....
    1738:	dc 13 c1 13 a7 13 8c 13 71 13 57 13 3c 13 22 13     ........q.W.<.".
    1748:	07 13 ed 12 d3 12 b8 12 9e 12 84 12 6a 12 50 12     ............j.P.
    1758:	36 12 1c 12 03 12 e9 11 cf 11 b6 11 9c 11 83 11     6...............
    1768:	6a 11 50 11 37 11 1e 11 05 11 ec 10 d3 10 ba 10     j.P.7...........
    1778:	a1 10 89 10 70 10 57 10 3f 10 26 10 0e 10 f6 0f     ....p.W.?.&.....
    1788:	dd 0f c5 0f ad 0f 95 0f 7d 0f 65 0f 4d 0f 35 0f     ........}.e.M.5.
    1798:	1e 0f 06 0f ee 0e d7 0e bf 0e a8 0e 91 0e 79 0e     ..............y.
    17a8:	62 0e 4b 0e 34 0e 1d 0e 06 0e ef 0d d9 0d c2 0d     b.K.4...........
    17b8:	ab 0d 95 0d 7e 0d 68 0d 51 0d 3b 0d 25 0d 0f 0d     ....~.h.Q.;.%...
    17c8:	f9 0c e3 0c cd 0c b7 0c a1 0c 8b 0c 76 0c 60 0c     ............v.`.
    17d8:	4a 0c 35 0c 20 0c 0a 0c f5 0b e0 0b cb 0b b6 0b     J.5. ...........
    17e8:	a1 0b 8c 0b 77 0b 62 0b 4e 0b 39 0b 24 0b 10 0b     ....w.b.N.9.$...
    17f8:	fc 0a e7 0a d3 0a bf 0a ab 0a 97 0a 83 0a 6f 0a     ..............o.
    1808:	5b 0a 47 0a 33 0a 20 0a 0c 0a f9 09 e5 09 d2 09     [.G.3. .........
    1818:	bf 09 ac 09 98 09 85 09 72 09 5f 09 4d 09 3a 09     ........r._.M.:.
    1828:	27 09 15 09 02 09 ef 08 dd 08 cb 08 b8 08 a6 08     '...............
    1838:	94 08 82 08 70 08 5e 08 4c 08 3b 08 29 08 17 08     ....p.^.L.;.)...
    1848:	06 08 f4 07 e3 07 d1 07 c0 07 af 07 9e 07 8d 07     ................
    1858:	7c 07 6b 07 5a 07 49 07 39 07 28 07 18 07 07 07     |.k.Z.I.9.(.....
    1868:	f7 06 e6 06 d6 06 c6 06 b6 06 a6 06 96 06 86 06     ................
    1878:	76 06 67 06 57 06 47 06 38 06 28 06 19 06 0a 06     v.g.W.G.8.(.....
    1888:	fb 05 eb 05 dc 05 cd 05 be 05 b0 05 a1 05 92 05     ................
    1898:	83 05 75 05 66 05 58 05 4a 05 3b 05 2d 05 1f 05     ..u.f.X.J.;.-...
    18a8:	11 05 03 05 f5 04 e7 04 da 04 cc 04 be 04 b1 04     ................
    18b8:	a3 04 96 04 89 04 7c 04 6e 04 61 04 54 04 47 04     ......|.n.a.T.G.
    18c8:	3b 04 2e 04 21 04 14 04 08 04 fb 03 ef 03 e3 03     ;...!...........
    18d8:	d6 03 ca 03 be 03 b2 03 a6 03 9a 03 8f 03 83 03     ................
    18e8:	77 03 6c 03 60 03 55 03 49 03 3e 03 33 03 28 03     w.l.`.U.I.>.3.(.
    18f8:	1d 03 12 03 07 03 fc 02 f1 02 e7 02 dc 02 d1 02     ................
    1908:	c7 02 bd 02 b2 02 a8 02 9e 02 94 02 8a 02 80 02     ................
    1918:	76 02 6c 02 63 02 59 02 4f 02 46 02 3d 02 33 02     v.l.c.Y.O.F.=.3.
    1928:	2a 02 21 02 18 02 0f 02 06 02 fd 01 f4 01 ec 01     *.!.............
    1938:	e3 01 da 01 d2 01 c9 01 c1 01 b9 01 b1 01 a9 01     ................
    1948:	a1 01 99 01 91 01 89 01 81 01 7a 01 72 01 6b 01     ..........z.r.k.
    1958:	63 01 5c 01 55 01 4d 01 46 01 3f 01 38 01 31 01     c.\.U.M.F.?.8.1.
    1968:	2b 01 24 01 1d 01 17 01 10 01 0a 01 03 01 fd 00     +.$.............
    1978:	f7 00 f1 00 eb 00 e5 00 df 00 d9 00 d3 00 ce 00     ................
    1988:	c8 00 c3 00 bd 00 b8 00 b3 00 ad 00 a8 00 a3 00     ................
    1998:	9e 00 99 00 95 00 90 00 8b 00 87 00 82 00 7e 00     ..............~.
    19a8:	79 00 75 00 71 00 6d 00 69 00 65 00 61 00 5d 00     y.u.q.m.i.e.a.].
    19b8:	59 00 56 00 52 00 4f 00 4b 00 48 00 44 00 41 00     Y.V.R.O.K.H.D.A.
    19c8:	3e 00 3b 00 38 00 35 00 32 00 30 00 2d 00 2a 00     >.;.8.5.2.0.-.*.
    19d8:	28 00 26 00 23 00 21 00 1f 00 1d 00 1b 00 19 00     (.&.#.!.........
    19e8:	17 00 15 00 13 00 11 00 10 00 0e 00 0d 00 0c 00     ................
    19f8:	0a 00 09 00 08 00 07 00 06 00 05 00 04 00 04 00     ................
    1a08:	03 00 02 00 02 00 01 00 01 00 01 00 01 00 01 00     ................
    1a18:	01 00 01 00 01 00 01 00 01 00 01 00 02 00 02 00     ................
    1a28:	03 00 04 00 04 00 05 00 06 00 07 00 08 00 09 00     ................
    1a38:	0a 00 0c 00 0d 00 0e 00 10 00 11 00 13 00 15 00     ................
    1a48:	17 00 19 00 1b 00 1d 00 1f 00 21 00 23 00 26 00     ..........!.#.&.
    1a58:	28 00 2a 00 2d 00 30 00 32 00 35 00 38 00 3b 00     (.*.-.0.2.5.8.;.
    1a68:	3e 00 41 00 44 00 48 00 4b 00 4f 00 52 00 56 00     >.A.D.H.K.O.R.V.
    1a78:	59 00 5d 00 61 00 65 00 69 00 6d 00 71 00 75 00     Y.].a.e.i.m.q.u.
    1a88:	79 00 7e 00 82 00 87 00 8b 00 90 00 95 00 99 00     y.~.............
    1a98:	9e 00 a3 00 a8 00 ad 00 b3 00 b8 00 bd 00 c3 00     ................
    1aa8:	c8 00 ce 00 d3 00 d9 00 df 00 e5 00 eb 00 f1 00     ................
    1ab8:	f7 00 fd 00 03 01 0a 01 10 01 17 01 1d 01 24 01     ..............$.
    1ac8:	2b 01 31 01 38 01 3f 01 46 01 4d 01 55 01 5c 01     +.1.8.?.F.M.U.\.
    1ad8:	63 01 6b 01 72 01 7a 01 81 01 89 01 91 01 99 01     c.k.r.z.........
    1ae8:	a1 01 a9 01 b1 01 b9 01 c1 01 c9 01 d2 01 da 01     ................
    1af8:	e3 01 ec 01 f4 01 fd 01 06 02 0f 02 18 02 21 02     ..............!.
    1b08:	2a 02 33 02 3d 02 46 02 4f 02 59 02 63 02 6c 02     *.3.=.F.O.Y.c.l.
    1b18:	76 02 80 02 8a 02 94 02 9e 02 a8 02 b2 02 bd 02     v...............
    1b28:	c7 02 d1 02 dc 02 e7 02 f1 02 fc 02 07 03 12 03     ................
    1b38:	1d 03 28 03 33 03 3e 03 49 03 55 03 60 03 6c 03     ..(.3.>.I.U.`.l.
    1b48:	77 03 83 03 8f 03 9a 03 a6 03 b2 03 be 03 ca 03     w...............
    1b58:	d6 03 e3 03 ef 03 fb 03 08 04 14 04 21 04 2e 04     ............!...
    1b68:	3b 04 47 04 54 04 61 04 6e 04 7c 04 89 04 96 04     ;.G.T.a.n.|.....
    1b78:	a3 04 b1 04 be 04 cc 04 da 04 e7 04 f5 04 03 05     ................
    1b88:	11 05 1f 05 2d 05 3b 05 4a 05 58 05 66 05 75 05     ....-.;.J.X.f.u.
    1b98:	83 05 92 05 a1 05 b0 05 be 05 cd 05 dc 05 eb 05     ................
    1ba8:	fb 05 0a 06 19 06 28 06 38 06 47 06 57 06 67 06     ......(.8.G.W.g.
    1bb8:	76 06 86 06 96 06 a6 06 b6 06 c6 06 d6 06 e6 06     v...............
    1bc8:	f7 06 07 07 18 07 28 07 39 07 49 07 5a 07 6b 07     ......(.9.I.Z.k.
    1bd8:	7c 07 8d 07 9e 07 af 07 c0 07 d1 07 e3 07 f4 07     |...............
    1be8:	06 08 17 08 29 08 3b 08 4c 08 5e 08 70 08 82 08     ....).;.L.^.p...
    1bf8:	94 08 a6 08 b8 08 cb 08 dd 08 ef 08 02 09 15 09     ................
    1c08:	27 09 3a 09 4d 09 5f 09 72 09 85 09 98 09 ac 09     '.:.M._.r.......
    1c18:	bf 09 d2 09 e5 09 f9 09 0c 0a 20 0a 33 0a 47 0a     .......... .3.G.
    1c28:	5b 0a 6f 0a 83 0a 97 0a ab 0a bf 0a d3 0a e7 0a     [.o.............
    1c38:	fc 0a 10 0b 24 0b 39 0b 4e 0b 62 0b 77 0b 8c 0b     ....$.9.N.b.w...
    1c48:	a1 0b b6 0b cb 0b e0 0b f5 0b 0a 0c 20 0c 35 0c     ............ .5.
    1c58:	4a 0c 60 0c 76 0c 8b 0c a1 0c b7 0c cd 0c e3 0c     J.`.v...........
    1c68:	f9 0c 0f 0d 25 0d 3b 0d 51 0d 68 0d 7e 0d 95 0d     ....%.;.Q.h.~...
    1c78:	ab 0d c2 0d d9 0d ef 0d 06 0e 1d 0e 34 0e 4b 0e     ............4.K.
    1c88:	62 0e 79 0e 91 0e a8 0e bf 0e d7 0e ee 0e 06 0f     b.y.............
    1c98:	1e 0f 35 0f 4d 0f 65 0f 7d 0f 95 0f ad 0f c5 0f     ..5.M.e.}.......
    1ca8:	dd 0f f6 0f 0e 10 26 10 3f 10 57 10 70 10 89 10     ......&.?.W.p...
    1cb8:	a1 10 ba 10 d3 10 ec 10 05 11 1e 11 37 11 50 11     ............7.P.
    1cc8:	6a 11 83 11 9c 11 b6 11 cf 11 e9 11 03 12 1c 12     j...............
    1cd8:	36 12 50 12 6a 12 84 12 9e 12 b8 12 d3 12 ed 12     6.P.j...........
    1ce8:	07 13 22 13 3c 13 57 13 71 13 8c 13 a7 13 c1 13     ..".<.W.q.......
    1cf8:	dc 13 f7 13 12 14 2d 14 48 14 63 14 7f 14 9a 14     ......-.H.c.....
    1d08:	b5 14 d1 14 ec 14 08 15 24 15 3f 15 5b 15 77 15     ........$.?.[.w.
    1d18:	93 15 af 15 cb 15 e7 15 03 16 1f 16 3b 16 58 16     ............;.X.
    1d28:	74 16 91 16 ad 16 ca 16 e6 16 03 17 20 17 3d 17     t........... .=.
    1d38:	5a 17 77 17 94 17 b1 17 ce 17 eb 17 08 18 26 18     Z.w...........&.
    1d48:	43 18 61 18 7e 18 9c 18 ba 18 d7 18 f5 18 13 19     C.a.~...........
    1d58:	31 19 4f 19 6d 19 8b 19 a9 19 c7 19 e6 19 04 1a     1.O.m...........
    1d68:	22 1a 41 1a 5f 1a 7e 1a 9d 1a bb 1a da 1a f9 1a     ".A._.~.........
    1d78:	18 1b 37 1b 56 1b 75 1b 94 1b b3 1b d2 1b f2 1b     ..7.V.u.........
    1d88:	11 1c 31 1c 50 1c 70 1c 8f 1c af 1c cf 1c ee 1c     ..1.P.p.........
    1d98:	0e 1d 2e 1d 4e 1d 6e 1d 8e 1d ae 1d cf 1d ef 1d     ....N.n.........
    1da8:	0f 1e 30 1e 50 1e 71 1e 91 1e b2 1e d2 1e f3 1e     ..0.P.q.........
    1db8:	14 1f 35 1f 56 1f 77 1f 98 1f b9 1f da 1f fb 1f     ..5.V.w.........
    1dc8:	1d 20 3e 20 5f 20 81 20 a2 20 c4 20 e5 20 07 21     . > _ . . . . .!
    1dd8:	29 21 4b 21 6c 21 8e 21 b0 21 d2 21 f4 21 16 22     )!K!l!.!.!.!.!."
    1de8:	39 22 5b 22 7d 22 a0 22 c2 22 e4 22 07 23 29 23     9"["}".".".".#)#
    1df8:	4c 23 6f 23 92 23 b4 23 d7 23 fa 23 1d 24 40 24     L#o#.#.#.#.#.$@$
    1e08:	63 24 86 24 a9 24 cd 24 f0 24 13 25 37 25 5a 25     c$.$.$.$.$.%7%Z%
    1e18:	7e 25 a1 25 c5 25 e9 25 0c 26 30 26 54 26 78 26     ~%.%.%.%.&0&T&x&
    1e28:	9c 26 c0 26 e4 26 08 27 2c 27 50 27 75 27 99 27     .&.&.&.','P'u'.'
    1e38:	bd 27 e2 27 06 28 2b 28 4f 28 74 28 99 28 bd 28     .'.'.(+(O(t(.(.(
    1e48:	e2 28 07 29 2c 29 51 29 76 29 9b 29 c0 29 e5 29     .(.),)Q)v).).).)
    1e58:	0b 2a 30 2a 55 2a 7a 2a a0 2a c5 2a eb 2a 10 2b     .*0*U*z*.*.*.*.+
    1e68:	36 2b 5c 2b 82 2b a7 2b cd 2b f3 2b 19 2c 3f 2c     6+\+.+.+.+.+.,?,
    1e78:	65 2c 8b 2c b1 2c d7 2c fe 2c 24 2d 4a 2d 71 2d     e,.,.,.,.,$-J-q-
    1e88:	97 2d be 2d e4 2d 0b 2e 31 2e 58 2e 7f 2e a6 2e     .-.-.-..1.X.....
    1e98:	cc 2e f3 2e 1a 2f 41 2f 68 2f 8f 2f b6 2f de 2f     ...../A/h/./././
    1ea8:	05 30 2c 30 53 30 7b 30 a2 30 ca 30 f1 30 19 31     .0,0S0{0.0.0.0.1
    1eb8:	40 31 68 31 90 31 b7 31 df 31 07 32 2f 32 57 32     @1h1.1.1.1.2/2W2
    1ec8:	7f 32 a7 32 cf 32 f7 32 1f 33 47 33 70 33 98 33     .2.2.2.2.3G3p3.3
    1ed8:	c0 33 e9 33 11 34 3a 34 62 34 8b 34 b3 34 dc 34     .3.3.4:4b4.4.4.4
    1ee8:	05 35 2d 35 56 35 7f 35 a8 35 d1 35 fa 35 23 36     .5-5V5.5.5.5.5#6
    1ef8:	4c 36 75 36 9e 36 c7 36 f1 36 1a 37 43 37 6d 37     L6u6.6.6.6.7C7m7
    1f08:	96 37 c0 37 e9 37 13 38 3c 38 66 38 90 38 b9 38     .7.7.7.8<8f8.8.8
    1f18:	e3 38 0d 39 37 39 61 39 8b 39 b5 39 df 39 09 3a     .8.979a9.9.9.9.:
    1f28:	33 3a 5d 3a 87 3a b1 3a dc 3a 06 3b 30 3b 5b 3b     3:]:.:.:.:.;0;[;
    1f38:	85 3b b0 3b da 3b 05 3c 2f 3c 5a 3c 85 3c af 3c     .;.;.;.</<Z<.<.<
    1f48:	da 3c 05 3d 30 3d 5b 3d 86 3d b1 3d dc 3d 07 3e     .<.=0=[=.=.=.=.>
    1f58:	32 3e 5d 3e 88 3e b3 3e df 3e 0a 3f 35 3f 61 3f     2>]>.>.>.>.?5?a?
    1f68:	8c 3f b8 3f e3 3f 0f 40 3a 40 66 40 91 40 bd 40     .?.?.?.@:@f@.@.@
    1f78:	e9 40 14 41 40 41 6c 41 98 41 c4 41 f0 41 1c 42     .@.A@AlA.A.A.A.B
    1f88:	48 42 74 42 a0 42 cc 42 f8 42 24 43 51 43 7d 43     HBtB.B.B.B$CQC}C
    1f98:	a9 43 d6 43 02 44 2e 44 5b 44 87 44 b4 44 e0 44     .C.C.D.D[D.D.D.D
    1fa8:	0d 45 3a 45 66 45 93 45 c0 45 ed 45 19 46 46 46     .E:EfE.E.E.E.FFF
    1fb8:	73 46 a0 46 cd 46 fa 46 27 47 54 47 81 47 ae 47     sF.F.F.F'GTG.G.G
    1fc8:	db 47 09 48 36 48 63 48 90 48 be 48 eb 48 18 49     .G.H6HcH.H.H.H.I
    1fd8:	46 49 73 49 a1 49 ce 49 fc 49 29 4a 57 4a 85 4a     FIsI.I.I.I)JWJ.J
    1fe8:	b2 4a e0 4a 0e 4b 3c 4b 69 4b 97 4b c5 4b f3 4b     .J.J.K<KiK.K.K.K
    1ff8:	21 4c 4f 4c 7d 4c ab 4c d9 4c 07 4d 35 4d 63 4d     !LOL}L.L.L.M5McM
    2008:	92 4d c0 4d ee 4d 1c 4e 4b 4e 79 4e a7 4e d6 4e     .M.M.M.NKNyN.N.N
    2018:	04 4f 33 4f 61 4f 90 4f be 4f ed 4f 1b 50 4a 50     .O3OaO.O.O.O.PJP
    2028:	79 50 a7 50 d6 50 05 51 33 51 62 51 91 51 c0 51     yP.P.P.Q3QbQ.Q.Q
    2038:	ef 51 1e 52 4d 52 7c 52 ab 52 da 52 09 53 38 53     .Q.RMR|R.R.R.S8S
    2048:	67 53 96 53 c5 53 f4 53 24 54 53 54 82 54 b1 54     gS.S.S.S$TST.T.T
    2058:	e1 54 10 55 3f 55 6f 55 9e 55 ce 55 fd 55 2d 56     .T.U?UoU.U.U.U-V
    2068:	5c 56 8c 56 bb 56 eb 56 1a 57 4a 57 7a 57 a9 57     \V.V.V.V.WJWzW.W
    2078:	d9 57 09 58 39 58 68 58 98 58 c8 58 f8 58 28 59     .W.X9XhX.X.X.X(Y
    2088:	58 59 88 59 b8 59 e8 59 18 5a 48 5a 78 5a a8 5a     XY.Y.Y.Y.ZHZxZ.Z
    2098:	d8 5a 08 5b 38 5b 68 5b 98 5b c9 5b f9 5b 29 5c     .Z.[8[h[.[.[.[)\
    20a8:	59 5c 8a 5c ba 5c ea 5c 1b 5d 4b 5d 7b 5d ac 5d     Y\.\.\.\.]K]{].]
    20b8:	dc 5d 0d 5e 3d 5e 6e 5e 9e 5e cf 5e ff 5e 30 5f     .].^=^n^.^.^.^0_
    20c8:	60 5f 91 5f c2 5f f2 5f 23 60 54 60 84 60 b5 60     `_._._._#`T`.`.`
    20d8:	e6 60 17 61 47 61 78 61 a9 61 da 61 0b 62 3c 62     .`.aGaxa.a.a.b<b
    20e8:	6c 62 9d 62 ce 62 ff 62 30 63 61 63 92 63 c3 63     lb.b.b.b0cac.c.c
    20f8:	f4 63 25 64 56 64 87 64 b9 64 ea 64 1b 65 4c 65     .c%dVd.d.d.d.eLe
    2108:	7d 65 ae 65 df 65 11 66 42 66 73 66 a4 66 d6 66     }e.e.e.fBfsf.f.f
    2118:	07 67 38 67 6a 67 9b 67 cc 67 fe 67 2f 68 60 68     .g8gjg.g.g.g/h`h
    2128:	92 68 c3 68 f5 68 26 69 58 69 89 69 bb 69 ec 69     .h.h.h&iXi.i.i.i
    2138:	1e 6a 4f 6a 81 6a b2 6a e4 6a 15 6b 47 6b 79 6b     .jOj.j.j.j.kGkyk
    2148:	aa 6b dc 6b 0d 6c 3f 6c 71 6c a2 6c d4 6c 06 6d     .k.k.l?lql.l.l.m
    2158:	38 6d 69 6d 9b 6d cd 6d ff 6d 30 6e 62 6e 94 6e     8mim.m.m.m0nbn.n
    2168:	c6 6e f8 6e 29 6f 5b 6f 8d 6f bf 6f f1 6f 23 70     .n.n)o[o.o.o.o#p
    2178:	54 70 86 70 b8 70 ea 70 1c 71 4e 71 80 71 b2 71     Tp.p.p.p.qNq.q.q
    2188:	e4 71 16 72 48 72 7a 72 ac 72 de 72 10 73 42 73     .q.rHrzr.r.r.sBs
    2198:	74 73 a6 73 d8 73 0a 74 3c 74 6e 74 a0 74 d2 74     ts.s.s.t<tnt.t.t
    21a8:	04 75 36 75 68 75 9a 75 cd 75 ff 75 31 76 63 76     .u6uhu.u.u.u1vcv
    21b8:	95 76 c7 76 f9 76 2b 77 5e 77 90 77 c2 77 f4 77     .v.v.v+w^w.w.w.w
    21c8:	26 78 58 78 8b 78 bd 78 ef 78 21 79 53 79 85 79     &xXx.x.x.x!ySy.y
    21d8:	b8 79 ea 79 1c 7a 4e 7a 81 7a b3 7a e5 7a 17 7b     .y.y.zNz.z.z.z.{
    21e8:	49 7b 7c 7b ae 7b e0 7b 12 7c 45 7c 77 7c a9 7c     I{|{.{.{.|E|w|.|
    21f8:	db 7c 0e 7d 40 7d 72 7d a4 7d d7 7d 09 7e 3b 7e     .|.}@}r}.}.}.~;~
    2208:	6d 7e a0 7e d2 7e 04 7f 36 7f 69 7f 9b 7f cd 7f     m~.~.~..6.i.....

00002218 <__ctors_end>:
    2218:	11 24       	eor	r1, r1
    221a:	1f be       	out	0x3f, r1	; 63
    221c:	cf ef       	ldi	r28, 0xFF	; 255
    221e:	cd bf       	out	0x3d, r28	; 61
    2220:	df e5       	ldi	r29, 0x5F	; 95
    2222:	de bf       	out	0x3e, r29	; 62
    2224:	00 e0       	ldi	r16, 0x00	; 0
    2226:	0c bf       	out	0x3c, r16	; 60

00002228 <__do_copy_data>:
    2228:	11 e2       	ldi	r17, 0x21	; 33
    222a:	a0 e0       	ldi	r26, 0x00	; 0
    222c:	b0 e2       	ldi	r27, 0x20	; 32
    222e:	e8 e9       	ldi	r30, 0x98	; 152
    2230:	f0 e8       	ldi	r31, 0x80	; 128
    2232:	00 e0       	ldi	r16, 0x00	; 0
    2234:	0b bf       	out	0x3b, r16	; 59
    2236:	02 c0       	rjmp	.+4      	; 0x223c <__do_copy_data+0x14>
    2238:	07 90       	elpm	r0, Z+
    223a:	0d 92       	st	X+, r0
    223c:	ac 34       	cpi	r26, 0x4C	; 76
    223e:	b1 07       	cpc	r27, r17
    2240:	d9 f7       	brne	.-10     	; 0x2238 <__do_copy_data+0x10>

00002242 <__do_clear_bss>:
    2242:	25 e2       	ldi	r18, 0x25	; 37
    2244:	ac e4       	ldi	r26, 0x4C	; 76
    2246:	b1 e2       	ldi	r27, 0x21	; 33
    2248:	01 c0       	rjmp	.+2      	; 0x224c <.do_clear_bss_start>

0000224a <.do_clear_bss_loop>:
    224a:	1d 92       	st	X+, r1

0000224c <.do_clear_bss_start>:
    224c:	ad 3c       	cpi	r26, 0xCD	; 205
    224e:	b2 07       	cpc	r27, r18
    2250:	e1 f7       	brne	.-8      	; 0x224a <.do_clear_bss_loop>
    2252:	0e 94 92 2d 	call	0x5b24	; 0x5b24 <main>
    2256:	0c 94 4a 40 	jmp	0x8094	; 0x8094 <_exit>

0000225a <__bad_interrupt>:
    225a:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

0000225e <nvm_init>:
#include "conf_nvm.h"
#include "nvm.h"

status_code_t nvm_init(mem_type_t mem)
{
	switch (mem) {
    225e:	83 30       	cpi	r24, 0x03	; 3
    2260:	10 f4       	brcc	.+4      	; 0x2266 <nvm_init+0x8>

	default:
		return ERR_INVALID_ARG;
	}

	return STATUS_OK;
    2262:	80 e0       	ldi	r24, 0x00	; 0
    2264:	08 95       	ret
		}
		break;
#endif

	default:
		return ERR_INVALID_ARG;
    2266:	88 ef       	ldi	r24, 0xF8	; 248
	}

	return STATUS_OK;
}
    2268:	08 95       	ret

0000226a <dma_interrupt>:
void dma_disable(void)
{
	DMA.CTRL = 0;
	sysclk_disable_module(SYSCLK_PORT_GEN, SYSCLK_DMA);
	sleepmgr_unlock_mode(SLEEPMGR_IDLE);
}
    226a:	cf 93       	push	r28
    226c:	df 93       	push	r29
    226e:	48 2f       	mov	r20, r24
    2270:	50 e0       	ldi	r21, 0x00	; 0
    2272:	fa 01       	movw	r30, r20
    2274:	71 96       	adiw	r30, 0x11	; 17
    2276:	e2 95       	swap	r30
    2278:	f2 95       	swap	r31
    227a:	f0 7f       	andi	r31, 0xF0	; 240
    227c:	fe 27       	eor	r31, r30
    227e:	e0 7f       	andi	r30, 0xF0	; 240
    2280:	fe 27       	eor	r31, r30
    2282:	a0 e0       	ldi	r26, 0x00	; 0
    2284:	b1 e0       	ldi	r27, 0x01	; 1
    2286:	14 96       	adiw	r26, 0x04	; 4
    2288:	9c 91       	ld	r25, X
    228a:	14 97       	sbiw	r26, 0x04	; 4
    228c:	13 96       	adiw	r26, 0x03	; 3
    228e:	6c 91       	ld	r22, X
    2290:	da 01       	movw	r26, r20
    2292:	14 96       	adiw	r26, 0x04	; 4
    2294:	21 e0       	ldi	r18, 0x01	; 1
    2296:	30 e0       	ldi	r19, 0x00	; 0
    2298:	e9 01       	movw	r28, r18
    229a:	08 2e       	mov	r0, r24
    229c:	02 c0       	rjmp	.+4      	; 0x22a2 <dma_interrupt+0x38>
    229e:	cc 0f       	add	r28, r28
    22a0:	dd 1f       	adc	r29, r29
    22a2:	0a 94       	dec	r0
    22a4:	e2 f7       	brpl	.-8      	; 0x229e <dma_interrupt+0x34>
    22a6:	0a 2e       	mov	r0, r26
    22a8:	02 c0       	rjmp	.+4      	; 0x22ae <dma_interrupt+0x44>
    22aa:	22 0f       	add	r18, r18
    22ac:	33 1f       	adc	r19, r19
    22ae:	0a 94       	dec	r0
    22b0:	e2 f7       	brpl	.-8      	; 0x22aa <dma_interrupt+0x40>
    22b2:	2c 2b       	or	r18, r28
    22b4:	62 23       	and	r22, r18
    22b6:	70 e0       	ldi	r23, 0x00	; 0
    22b8:	eb 01       	movw	r28, r22
    22ba:	0a 2e       	mov	r0, r26
    22bc:	02 c0       	rjmp	.+4      	; 0x22c2 <dma_interrupt+0x58>
    22be:	d5 95       	asr	r29
    22c0:	c7 95       	ror	r28
    22c2:	0a 94       	dec	r0
    22c4:	e2 f7       	brpl	.-8      	; 0x22be <dma_interrupt+0x54>
    22c6:	c0 fd       	sbrc	r28, 0
    22c8:	1a c0       	rjmp	.+52     	; 0x22fe <dma_interrupt+0x94>
    22ca:	08 2e       	mov	r0, r24
    22cc:	02 c0       	rjmp	.+4      	; 0x22d2 <dma_interrupt+0x68>
    22ce:	75 95       	asr	r23
    22d0:	67 95       	ror	r22
    22d2:	0a 94       	dec	r0
    22d4:	e2 f7       	brpl	.-8      	; 0x22ce <dma_interrupt+0x64>
    22d6:	60 fd       	sbrc	r22, 0
    22d8:	14 c0       	rjmp	.+40     	; 0x2302 <dma_interrupt+0x98>
    22da:	29 23       	and	r18, r25
    22dc:	30 e0       	ldi	r19, 0x00	; 0
    22de:	b9 01       	movw	r22, r18
    22e0:	02 c0       	rjmp	.+4      	; 0x22e6 <dma_interrupt+0x7c>
    22e2:	75 95       	asr	r23
    22e4:	67 95       	ror	r22
    22e6:	aa 95       	dec	r26
    22e8:	e2 f7       	brpl	.-8      	; 0x22e2 <dma_interrupt+0x78>
    22ea:	60 fd       	sbrc	r22, 0
    22ec:	0c c0       	rjmp	.+24     	; 0x2306 <dma_interrupt+0x9c>
    22ee:	02 c0       	rjmp	.+4      	; 0x22f4 <dma_interrupt+0x8a>
    22f0:	35 95       	asr	r19
    22f2:	27 95       	ror	r18
    22f4:	8a 95       	dec	r24
    22f6:	e2 f7       	brpl	.-8      	; 0x22f0 <dma_interrupt+0x86>
    22f8:	82 2f       	mov	r24, r18
    22fa:	81 70       	andi	r24, 0x01	; 1
    22fc:	05 c0       	rjmp	.+10     	; 0x2308 <dma_interrupt+0x9e>
    22fe:	84 e0       	ldi	r24, 0x04	; 4
    2300:	03 c0       	rjmp	.+6      	; 0x2308 <dma_interrupt+0x9e>
    2302:	83 e0       	ldi	r24, 0x03	; 3
    2304:	01 c0       	rjmp	.+2      	; 0x2308 <dma_interrupt+0x9e>
    2306:	82 e0       	ldi	r24, 0x02	; 2
    2308:	91 81       	ldd	r25, Z+1	; 0x01
    230a:	90 63       	ori	r25, 0x30	; 48
    230c:	91 83       	std	Z+1, r25	; 0x01
    230e:	44 0f       	add	r20, r20
    2310:	55 1f       	adc	r21, r21
    2312:	fa 01       	movw	r30, r20
    2314:	e7 56       	subi	r30, 0x67	; 103
    2316:	fa 4d       	sbci	r31, 0xDA	; 218
    2318:	01 90       	ld	r0, Z+
    231a:	f0 81       	ld	r31, Z
    231c:	e0 2d       	mov	r30, r0
    231e:	30 97       	sbiw	r30, 0x00	; 0
    2320:	09 f0       	breq	.+2      	; 0x2324 <dma_interrupt+0xba>
    2322:	19 95       	eicall
    2324:	df 91       	pop	r29
    2326:	cf 91       	pop	r28
    2328:	08 95       	ret

0000232a <dma_enable>:
    232a:	cf 93       	push	r28
    232c:	df 93       	push	r29
    232e:	1f 92       	push	r1
    2330:	cd b7       	in	r28, 0x3d	; 61
    2332:	de b7       	in	r29, 0x3e	; 62
    2334:	61 e0       	ldi	r22, 0x01	; 1
    2336:	80 e0       	ldi	r24, 0x00	; 0
    2338:	0e 94 ac 31 	call	0x6358	; 0x6358 <sysclk_enable_module>
    233c:	80 91 b8 25 	lds	r24, 0x25B8	; 0x8025b8 <sleepmgr_locks+0x1>
    2340:	8f 3f       	cpi	r24, 0xFF	; 255
    2342:	09 f4       	brne	.+2      	; 0x2346 <dma_enable+0x1c>
    2344:	ff cf       	rjmp	.-2      	; 0x2344 <dma_enable+0x1a>
    2346:	8f b7       	in	r24, 0x3f	; 63
    2348:	89 83       	std	Y+1, r24	; 0x01
    234a:	f8 94       	cli
    234c:	99 81       	ldd	r25, Y+1	; 0x01
    234e:	e7 eb       	ldi	r30, 0xB7	; 183
    2350:	f5 e2       	ldi	r31, 0x25	; 37
    2352:	81 81       	ldd	r24, Z+1	; 0x01
    2354:	8f 5f       	subi	r24, 0xFF	; 255
    2356:	81 83       	std	Z+1, r24	; 0x01
    2358:	9f bf       	out	0x3f, r25	; 63
    235a:	e0 e0       	ldi	r30, 0x00	; 0
    235c:	f1 e0       	ldi	r31, 0x01	; 1
    235e:	80 e4       	ldi	r24, 0x40	; 64
    2360:	80 83       	st	Z, r24
    2362:	80 e8       	ldi	r24, 0x80	; 128
    2364:	80 83       	st	Z, r24
    2366:	0f 90       	pop	r0
    2368:	df 91       	pop	r29
    236a:	cf 91       	pop	r28
    236c:	08 95       	ret

0000236e <dma_set_callback>:
 * \param num \ref dma_channel_num_t
 * \param callback \ref dma_callback_t
 */
void dma_set_callback(dma_channel_num_t num, dma_callback_t callback)
{
	dma_data[num].callback = callback;
    236e:	e8 2f       	mov	r30, r24
    2370:	f0 e0       	ldi	r31, 0x00	; 0
    2372:	ee 0f       	add	r30, r30
    2374:	ff 1f       	adc	r31, r31
    2376:	e7 56       	subi	r30, 0x67	; 103
    2378:	fa 4d       	sbci	r31, 0xDA	; 218
    237a:	60 83       	st	Z, r22
    237c:	71 83       	std	Z+1, r23	; 0x01
    237e:	08 95       	ret

00002380 <__vector_6>:
/**
 * \internal
 * \brief DMA channel 0 interrupt handler
 */
ISR(DMA_CH0_vect)
{
    2380:	1f 92       	push	r1
    2382:	0f 92       	push	r0
    2384:	0f b6       	in	r0, 0x3f	; 63
    2386:	0f 92       	push	r0
    2388:	11 24       	eor	r1, r1
    238a:	0b b6       	in	r0, 0x3b	; 59
    238c:	0f 92       	push	r0
    238e:	2f 93       	push	r18
    2390:	3f 93       	push	r19
    2392:	4f 93       	push	r20
    2394:	5f 93       	push	r21
    2396:	6f 93       	push	r22
    2398:	7f 93       	push	r23
    239a:	8f 93       	push	r24
    239c:	9f 93       	push	r25
    239e:	af 93       	push	r26
    23a0:	bf 93       	push	r27
    23a2:	ef 93       	push	r30
    23a4:	ff 93       	push	r31
	dma_interrupt(0);
    23a6:	80 e0       	ldi	r24, 0x00	; 0
    23a8:	60 df       	rcall	.-320    	; 0x226a <dma_interrupt>
}
    23aa:	ff 91       	pop	r31
    23ac:	ef 91       	pop	r30
    23ae:	bf 91       	pop	r27
    23b0:	af 91       	pop	r26
    23b2:	9f 91       	pop	r25
    23b4:	8f 91       	pop	r24
    23b6:	7f 91       	pop	r23
    23b8:	6f 91       	pop	r22
    23ba:	5f 91       	pop	r21
    23bc:	4f 91       	pop	r20
    23be:	3f 91       	pop	r19
    23c0:	2f 91       	pop	r18
    23c2:	0f 90       	pop	r0
    23c4:	0b be       	out	0x3b, r0	; 59
    23c6:	0f 90       	pop	r0
    23c8:	0f be       	out	0x3f, r0	; 63
    23ca:	0f 90       	pop	r0
    23cc:	1f 90       	pop	r1
    23ce:	18 95       	reti

000023d0 <__vector_7>:
/**
 * \internal
 * \brief DMA channel 1 interrupt handler
 */
ISR(DMA_CH1_vect)
{
    23d0:	1f 92       	push	r1
    23d2:	0f 92       	push	r0
    23d4:	0f b6       	in	r0, 0x3f	; 63
    23d6:	0f 92       	push	r0
    23d8:	11 24       	eor	r1, r1
    23da:	0b b6       	in	r0, 0x3b	; 59
    23dc:	0f 92       	push	r0
    23de:	2f 93       	push	r18
    23e0:	3f 93       	push	r19
    23e2:	4f 93       	push	r20
    23e4:	5f 93       	push	r21
    23e6:	6f 93       	push	r22
    23e8:	7f 93       	push	r23
    23ea:	8f 93       	push	r24
    23ec:	9f 93       	push	r25
    23ee:	af 93       	push	r26
    23f0:	bf 93       	push	r27
    23f2:	ef 93       	push	r30
    23f4:	ff 93       	push	r31
	dma_interrupt(1);
    23f6:	81 e0       	ldi	r24, 0x01	; 1
    23f8:	38 df       	rcall	.-400    	; 0x226a <dma_interrupt>
}
    23fa:	ff 91       	pop	r31
    23fc:	ef 91       	pop	r30
    23fe:	bf 91       	pop	r27
    2400:	af 91       	pop	r26
    2402:	9f 91       	pop	r25
    2404:	8f 91       	pop	r24
    2406:	7f 91       	pop	r23
    2408:	6f 91       	pop	r22
    240a:	5f 91       	pop	r21
    240c:	4f 91       	pop	r20
    240e:	3f 91       	pop	r19
    2410:	2f 91       	pop	r18
    2412:	0f 90       	pop	r0
    2414:	0b be       	out	0x3b, r0	; 59
    2416:	0f 90       	pop	r0
    2418:	0f be       	out	0x3f, r0	; 63
    241a:	0f 90       	pop	r0
    241c:	1f 90       	pop	r1
    241e:	18 95       	reti

00002420 <__vector_8>:
/**
 * \internal
 * \brief DMA channel 2 interrupt handler
 */
ISR(DMA_CH2_vect)
{
    2420:	1f 92       	push	r1
    2422:	0f 92       	push	r0
    2424:	0f b6       	in	r0, 0x3f	; 63
    2426:	0f 92       	push	r0
    2428:	11 24       	eor	r1, r1
    242a:	0b b6       	in	r0, 0x3b	; 59
    242c:	0f 92       	push	r0
    242e:	2f 93       	push	r18
    2430:	3f 93       	push	r19
    2432:	4f 93       	push	r20
    2434:	5f 93       	push	r21
    2436:	6f 93       	push	r22
    2438:	7f 93       	push	r23
    243a:	8f 93       	push	r24
    243c:	9f 93       	push	r25
    243e:	af 93       	push	r26
    2440:	bf 93       	push	r27
    2442:	ef 93       	push	r30
    2444:	ff 93       	push	r31
	dma_interrupt(2);
    2446:	82 e0       	ldi	r24, 0x02	; 2
    2448:	10 df       	rcall	.-480    	; 0x226a <dma_interrupt>
}
    244a:	ff 91       	pop	r31
    244c:	ef 91       	pop	r30
    244e:	bf 91       	pop	r27
    2450:	af 91       	pop	r26
    2452:	9f 91       	pop	r25
    2454:	8f 91       	pop	r24
    2456:	7f 91       	pop	r23
    2458:	6f 91       	pop	r22
    245a:	5f 91       	pop	r21
    245c:	4f 91       	pop	r20
    245e:	3f 91       	pop	r19
    2460:	2f 91       	pop	r18
    2462:	0f 90       	pop	r0
    2464:	0b be       	out	0x3b, r0	; 59
    2466:	0f 90       	pop	r0
    2468:	0f be       	out	0x3f, r0	; 63
    246a:	0f 90       	pop	r0
    246c:	1f 90       	pop	r1
    246e:	18 95       	reti

00002470 <__vector_9>:
/**
 * \internal
 * \brief DMA channel 3 interrupt handler
 */
ISR(DMA_CH3_vect)
{
    2470:	1f 92       	push	r1
    2472:	0f 92       	push	r0
    2474:	0f b6       	in	r0, 0x3f	; 63
    2476:	0f 92       	push	r0
    2478:	11 24       	eor	r1, r1
    247a:	0b b6       	in	r0, 0x3b	; 59
    247c:	0f 92       	push	r0
    247e:	2f 93       	push	r18
    2480:	3f 93       	push	r19
    2482:	4f 93       	push	r20
    2484:	5f 93       	push	r21
    2486:	6f 93       	push	r22
    2488:	7f 93       	push	r23
    248a:	8f 93       	push	r24
    248c:	9f 93       	push	r25
    248e:	af 93       	push	r26
    2490:	bf 93       	push	r27
    2492:	ef 93       	push	r30
    2494:	ff 93       	push	r31
	dma_interrupt(3);
    2496:	83 e0       	ldi	r24, 0x03	; 3
    2498:	e8 de       	rcall	.-560    	; 0x226a <dma_interrupt>
}
    249a:	ff 91       	pop	r31
    249c:	ef 91       	pop	r30
    249e:	bf 91       	pop	r27
    24a0:	af 91       	pop	r26
    24a2:	9f 91       	pop	r25
    24a4:	8f 91       	pop	r24
    24a6:	7f 91       	pop	r23
    24a8:	6f 91       	pop	r22
    24aa:	5f 91       	pop	r21
    24ac:	4f 91       	pop	r20
    24ae:	3f 91       	pop	r19
    24b0:	2f 91       	pop	r18
    24b2:	0f 90       	pop	r0
    24b4:	0b be       	out	0x3b, r0	; 59
    24b6:	0f 90       	pop	r0
    24b8:	0f be       	out	0x3f, r0	; 63
    24ba:	0f 90       	pop	r0
    24bc:	1f 90       	pop	r1
    24be:	18 95       	reti

000024c0 <dma_channel_write_config>:
 * \param config Pointer to a DMA channel config, given by a
 *               \ref dma_channel_config
 */
void dma_channel_write_config(dma_channel_num_t num,
		struct dma_channel_config *config)
{
    24c0:	cf 93       	push	r28
    24c2:	df 93       	push	r29
    24c4:	1f 92       	push	r1
    24c6:	cd b7       	in	r28, 0x3d	; 61
    24c8:	de b7       	in	r29, 0x3e	; 62
    24ca:	db 01       	movw	r26, r22
	DMA_CH_t *channel = dma_get_channel_address_from_num(num);
    24cc:	e8 2f       	mov	r30, r24
    24ce:	f0 e0       	ldi	r31, 0x00	; 0
    24d0:	71 96       	adiw	r30, 0x11	; 17
    24d2:	e2 95       	swap	r30
    24d4:	f2 95       	swap	r31
    24d6:	f0 7f       	andi	r31, 0xF0	; 240
    24d8:	fe 27       	eor	r31, r30
    24da:	e0 7f       	andi	r30, 0xF0	; 240
    24dc:	fe 27       	eor	r31, r30

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    24de:	8f b7       	in	r24, 0x3f	; 63
    24e0:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    24e2:	f8 94       	cli
	return flags;
    24e4:	99 81       	ldd	r25, Y+1	; 0x01
#ifdef CONFIG_HAVE_HUGEMEM
	channel->DESTADDR0 = (uint32_t)config->destaddr;
	channel->DESTADDR1 = (uint32_t)config->destaddr >> 8;
	channel->DESTADDR2 = (uint32_t)config->destaddr >> 16;
#else
	channel->DESTADDR0 = (uint32_t)config->destaddr16;
    24e6:	19 96       	adiw	r26, 0x09	; 9
    24e8:	8c 91       	ld	r24, X
    24ea:	19 97       	sbiw	r26, 0x09	; 9
    24ec:	84 87       	std	Z+12, r24	; 0x0c
	channel->DESTADDR1 = (uint32_t)config->destaddr16 >> 8;
    24ee:	1a 96       	adiw	r26, 0x0a	; 10
    24f0:	8c 91       	ld	r24, X
    24f2:	1a 97       	sbiw	r26, 0x0a	; 10
    24f4:	85 87       	std	Z+13, r24	; 0x0d
#  if XMEGA_A || XMEGA_AU
	channel->DESTADDR2 = 0;
    24f6:	16 86       	std	Z+14, r1	; 0x0e
#ifdef CONFIG_HAVE_HUGEMEM
	channel->SRCADDR0 = (uint32_t)config->srcaddr;
	channel->SRCADDR1 = (uint32_t)config->srcaddr >> 8;
	channel->SRCADDR2 = (uint32_t)config->srcaddr >> 16;
#else
	channel->SRCADDR0 = (uint32_t)config->srcaddr16;
    24f8:	17 96       	adiw	r26, 0x07	; 7
    24fa:	8c 91       	ld	r24, X
    24fc:	17 97       	sbiw	r26, 0x07	; 7
    24fe:	80 87       	std	Z+8, r24	; 0x08
	channel->SRCADDR1 = (uint32_t)config->srcaddr16 >> 8;
    2500:	18 96       	adiw	r26, 0x08	; 8
    2502:	8c 91       	ld	r24, X
    2504:	18 97       	sbiw	r26, 0x08	; 8
    2506:	81 87       	std	Z+9, r24	; 0x09
#  if XMEGA_A || XMEGA_AU
	channel->SRCADDR2 = 0;
    2508:	12 86       	std	Z+10, r1	; 0x0a
#  endif
#endif

	channel->ADDRCTRL = config->addrctrl;
    250a:	12 96       	adiw	r26, 0x02	; 2
    250c:	8c 91       	ld	r24, X
    250e:	12 97       	sbiw	r26, 0x02	; 2
    2510:	82 83       	std	Z+2, r24	; 0x02
	channel->TRIGSRC = config->trigsrc;
    2512:	13 96       	adiw	r26, 0x03	; 3
    2514:	8c 91       	ld	r24, X
    2516:	13 97       	sbiw	r26, 0x03	; 3
    2518:	83 83       	std	Z+3, r24	; 0x03
	channel->TRFCNT = config->trfcnt;
    251a:	14 96       	adiw	r26, 0x04	; 4
    251c:	2d 91       	ld	r18, X+
    251e:	3c 91       	ld	r19, X
    2520:	15 97       	sbiw	r26, 0x05	; 5
    2522:	24 83       	std	Z+4, r18	; 0x04
    2524:	35 83       	std	Z+5, r19	; 0x05
	channel->REPCNT = config->repcnt;
    2526:	16 96       	adiw	r26, 0x06	; 6
    2528:	8c 91       	ld	r24, X
    252a:	16 97       	sbiw	r26, 0x06	; 6
    252c:	86 83       	std	Z+6, r24	; 0x06

	channel->CTRLB = config->ctrlb;
    252e:	11 96       	adiw	r26, 0x01	; 1
    2530:	8c 91       	ld	r24, X
    2532:	11 97       	sbiw	r26, 0x01	; 1
    2534:	81 83       	std	Z+1, r24	; 0x01

	/* Make sure the DMA channel is not enabled before dma_channel_enable()
	 * is called.
	 */
#if XMEGA_A || XMEGA_AU
	channel->CTRLA = config->ctrla & ~DMA_CH_ENABLE_bm;
    2536:	8c 91       	ld	r24, X
    2538:	8f 77       	andi	r24, 0x7F	; 127
    253a:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    253c:	9f bf       	out	0x3f, r25	; 63
#else
	channel->CTRLA = config->ctrla & ~DMA_CH_CHEN_bm;
#endif

	cpu_irq_restore(iflags);
}
    253e:	0f 90       	pop	r0
    2540:	df 91       	pop	r29
    2542:	cf 91       	pop	r28
    2544:	08 95       	ret

00002546 <__portable_avr_delay_cycles>:
				vbat_status = VBAT_STATUS_OK;
			}
		}
	}
	return vbat_status;
}
    2546:	04 c0       	rjmp	.+8      	; 0x2550 <__portable_avr_delay_cycles+0xa>
    2548:	61 50       	subi	r22, 0x01	; 1
    254a:	71 09       	sbc	r23, r1
    254c:	81 09       	sbc	r24, r1
    254e:	91 09       	sbc	r25, r1
    2550:	61 15       	cp	r22, r1
    2552:	71 05       	cpc	r23, r1
    2554:	81 05       	cpc	r24, r1
    2556:	91 05       	cpc	r25, r1
    2558:	b9 f7       	brne	.-18     	; 0x2548 <__portable_avr_delay_cycles+0x2>
    255a:	08 95       	ret

0000255c <rtc_get_time>:
    255c:	80 e1       	ldi	r24, 0x10	; 16
    255e:	80 93 21 04 	sts	0x0421, r24	; 0x800421 <__TEXT_REGION_LENGTH__+0x700421>
    2562:	e0 e2       	ldi	r30, 0x20	; 32
    2564:	f4 e0       	ldi	r31, 0x04	; 4
    2566:	81 81       	ldd	r24, Z+1	; 0x01
    2568:	84 fd       	sbrc	r24, 4
    256a:	fd cf       	rjmp	.-6      	; 0x2566 <rtc_get_time+0xa>
    256c:	60 91 24 04 	lds	r22, 0x0424	; 0x800424 <__TEXT_REGION_LENGTH__+0x700424>
    2570:	70 91 25 04 	lds	r23, 0x0425	; 0x800425 <__TEXT_REGION_LENGTH__+0x700425>
    2574:	80 91 26 04 	lds	r24, 0x0426	; 0x800426 <__TEXT_REGION_LENGTH__+0x700426>
    2578:	90 91 27 04 	lds	r25, 0x0427	; 0x800427 <__TEXT_REGION_LENGTH__+0x700427>
    257c:	08 95       	ret

0000257e <rtc_set_callback>:
    257e:	80 93 a1 25 	sts	0x25A1, r24	; 0x8025a1 <rtc_data>
    2582:	90 93 a2 25 	sts	0x25A2, r25	; 0x8025a2 <rtc_data+0x1>
    2586:	08 95       	ret

00002588 <rtc_init>:
 * \note When the backup system is used, the function \ref
 * rtc_vbat_system_check should be called to determine if a re-initialization
 * must be done.
 */
void rtc_init(void)
{
    2588:	cf 93       	push	r28
    258a:	df 93       	push	r29
	sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_RTC);
    258c:	64 e0       	ldi	r22, 0x04	; 4
    258e:	80 e0       	ldi	r24, 0x00	; 0
    2590:	0e 94 ac 31 	call	0x6358	; 0x6358 <sysclk_enable_module>
 * \ref CONFIG_RTC32_CLOCK_1024HZ.
 */
static void vbat_init(void)
{
	// Enable access to VBAT
	VBAT.CTRL |= VBAT_ACCEN_bm;
    2594:	c0 ef       	ldi	r28, 0xF0	; 240
    2596:	d0 e0       	ldi	r29, 0x00	; 0
    2598:	88 81       	ld	r24, Y
    259a:	82 60       	ori	r24, 0x02	; 2
    259c:	88 83       	st	Y, r24

	ccp_write_io((void *)&VBAT.CTRL, VBAT_RESET_bm);
    259e:	61 e0       	ldi	r22, 0x01	; 1
    25a0:	80 ef       	ldi	r24, 0xF0	; 240
    25a2:	90 e0       	ldi	r25, 0x00	; 0
    25a4:	0e 94 be 39 	call	0x737c	; 0x737c <ccp_write_io>

	VBAT.CTRL |= VBAT_XOSCFDEN_bm;
    25a8:	88 81       	ld	r24, Y
    25aa:	84 60       	ori	r24, 0x04	; 4
    25ac:	88 83       	st	Y, r24
	/* This delay is needed to give the voltage in the backup system some
	* time to stabilize before we turn on the oscillator. If we do not
	* have this delay we may get a failure detection.
	*/
	delay_us(200);
    25ae:	69 ee       	ldi	r22, 0xE9	; 233
    25b0:	73 e0       	ldi	r23, 0x03	; 3
    25b2:	80 e0       	ldi	r24, 0x00	; 0
    25b4:	90 e0       	ldi	r25, 0x00	; 0
    25b6:	c7 df       	rcall	.-114    	; 0x2546 <__portable_avr_delay_cycles>
	VBAT.CTRL |= VBAT_XOSCEN_bm | RTC32_CLOCK | RTC32_CLOCK_HIGHESR;
    25b8:	88 81       	ld	r24, Y
    25ba:	88 61       	ori	r24, 0x18	; 24
    25bc:	88 83       	st	Y, r24
	while (!(VBAT.STATUS & VBAT_XOSCRDY_bm));
    25be:	e0 ef       	ldi	r30, 0xF0	; 240
    25c0:	f0 e0       	ldi	r31, 0x00	; 0
    25c2:	81 81       	ldd	r24, Z+1	; 0x01
    25c4:	83 ff       	sbrs	r24, 3
    25c6:	fd cf       	rjmp	.-6      	; 0x25c2 <rtc_init+0x3a>
	sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_RTC);
	// Set up VBAT system and start oscillator
	vbat_init();

	// Disable the RTC32 module before setting it up
	RTC32.CTRL = 0;
    25c8:	10 92 20 04 	sts	0x0420, r1	; 0x800420 <__TEXT_REGION_LENGTH__+0x700420>
 * \retval true  Is busy
 * \retval false Is ready
 */
static __always_inline bool rtc_is_busy(void)
{
	return RTC32.SYNCCTRL & RTC32_SYNCBUSY_bm;
    25cc:	e0 e2       	ldi	r30, 0x20	; 32
    25ce:	f4 e0       	ldi	r31, 0x04	; 4
    25d0:	81 81       	ldd	r24, Z+1	; 0x01
	vbat_init();

	// Disable the RTC32 module before setting it up
	RTC32.CTRL = 0;

	while (rtc_is_busy());
    25d2:	80 fd       	sbrc	r24, 0
    25d4:	fd cf       	rjmp	.-6      	; 0x25d0 <rtc_init+0x48>

	// Set up maximum period and start at 0
	RTC32.PER = 0xffffffff;
    25d6:	e0 e2       	ldi	r30, 0x20	; 32
    25d8:	f4 e0       	ldi	r31, 0x04	; 4
    25da:	8f ef       	ldi	r24, 0xFF	; 255
    25dc:	9f ef       	ldi	r25, 0xFF	; 255
    25de:	dc 01       	movw	r26, r24
    25e0:	80 87       	std	Z+8, r24	; 0x08
    25e2:	91 87       	std	Z+9, r25	; 0x09
    25e4:	a2 87       	std	Z+10, r26	; 0x0a
    25e6:	b3 87       	std	Z+11, r27	; 0x0b
	RTC32.CNT = 0;
    25e8:	14 82       	std	Z+4, r1	; 0x04
    25ea:	15 82       	std	Z+5, r1	; 0x05
    25ec:	16 82       	std	Z+6, r1	; 0x06
    25ee:	17 82       	std	Z+7, r1	; 0x07
 * \retval true  Is busy
 * \retval false Is ready
 */
static __always_inline bool rtc_is_busy(void)
{
	return RTC32.SYNCCTRL & RTC32_SYNCBUSY_bm;
    25f0:	81 81       	ldd	r24, Z+1	; 0x01

	// Set up maximum period and start at 0
	RTC32.PER = 0xffffffff;
	RTC32.CNT = 0;

	while (rtc_is_busy());
    25f2:	80 fd       	sbrc	r24, 0
    25f4:	fd cf       	rjmp	.-6      	; 0x25f0 <rtc_init+0x68>

	RTC32.INTCTRL = 0;
    25f6:	e0 e2       	ldi	r30, 0x20	; 32
    25f8:	f4 e0       	ldi	r31, 0x04	; 4
    25fa:	12 82       	std	Z+2, r1	; 0x02
	RTC32.CTRL = RTC32_ENABLE_bm;
    25fc:	81 e0       	ldi	r24, 0x01	; 1
    25fe:	80 83       	st	Z, r24
 * \retval true  Is busy
 * \retval false Is ready
 */
static __always_inline bool rtc_is_busy(void)
{
	return RTC32.SYNCCTRL & RTC32_SYNCBUSY_bm;
    2600:	81 81       	ldd	r24, Z+1	; 0x01

	RTC32.INTCTRL = 0;
	RTC32.CTRL = RTC32_ENABLE_bm;

	// Make sure it's sync'ed before return
	while (rtc_is_busy());
    2602:	80 fd       	sbrc	r24, 0
    2604:	fd cf       	rjmp	.-6      	; 0x2600 <rtc_init+0x78>
}
    2606:	df 91       	pop	r29
    2608:	cf 91       	pop	r28
    260a:	08 95       	ret

0000260c <__vector_11>:
 *
 * Disables the RTC32 interrupts, then calls the alarm callback function if one
 * has been set.
 */
ISR(RTC32_COMP_vect)
{
    260c:	1f 92       	push	r1
    260e:	0f 92       	push	r0
    2610:	0f b6       	in	r0, 0x3f	; 63
    2612:	0f 92       	push	r0
    2614:	11 24       	eor	r1, r1
    2616:	0b b6       	in	r0, 0x3b	; 59
    2618:	0f 92       	push	r0
    261a:	2f 93       	push	r18
    261c:	3f 93       	push	r19
    261e:	4f 93       	push	r20
    2620:	5f 93       	push	r21
    2622:	6f 93       	push	r22
    2624:	7f 93       	push	r23
    2626:	8f 93       	push	r24
    2628:	9f 93       	push	r25
    262a:	af 93       	push	r26
    262c:	bf 93       	push	r27
    262e:	cf 93       	push	r28
    2630:	df 93       	push	r29
    2632:	ef 93       	push	r30
    2634:	ff 93       	push	r31
	RTC32.INTCTRL = 0;
    2636:	10 92 22 04 	sts	0x0422, r1	; 0x800422 <__TEXT_REGION_LENGTH__+0x700422>
	if (rtc_data.callback)
    263a:	c0 91 a1 25 	lds	r28, 0x25A1	; 0x8025a1 <rtc_data>
    263e:	d0 91 a2 25 	lds	r29, 0x25A2	; 0x8025a2 <rtc_data+0x1>
    2642:	20 97       	sbiw	r28, 0x00	; 0
		rtc_data.callback(rtc_get_time());
    2644:	19 f0       	breq	.+6      	; 0x264c <__vector_11+0x40>
    2646:	8a df       	rcall	.-236    	; 0x255c <rtc_get_time>
    2648:	fe 01       	movw	r30, r28
}
    264a:	19 95       	eicall
    264c:	ff 91       	pop	r31
    264e:	ef 91       	pop	r30
    2650:	df 91       	pop	r29
    2652:	cf 91       	pop	r28
    2654:	bf 91       	pop	r27
    2656:	af 91       	pop	r26
    2658:	9f 91       	pop	r25
    265a:	8f 91       	pop	r24
    265c:	7f 91       	pop	r23
    265e:	6f 91       	pop	r22
    2660:	5f 91       	pop	r21
    2662:	4f 91       	pop	r20
    2664:	3f 91       	pop	r19
    2666:	2f 91       	pop	r18
    2668:	0f 90       	pop	r0
    266a:	0b be       	out	0x3b, r0	; 59
    266c:	0f 90       	pop	r0
    266e:	0f be       	out	0x3f, r0	; 63
    2670:	0f 90       	pop	r0
    2672:	1f 90       	pop	r1
    2674:	18 95       	reti

00002676 <get_interpolated_sine>:
/* Linear interpolation with noise */
uint16_t get_interpolated_sine(uint16_t phase)
{
	/* Interpolate result */
	uint16_t left_x       = phase >> 4;												// left side
	int16_t  left_y       = (int16_t)PGM_READ_WORD(&(PM_SINE[left_x])) - 0x8000;
    2676:	fc 01       	movw	r30, r24
    2678:	f2 95       	swap	r31
    267a:	e2 95       	swap	r30
    267c:	ef 70       	andi	r30, 0x0F	; 15
    267e:	ef 27       	eor	r30, r31
    2680:	ff 70       	andi	r31, 0x0F	; 15
    2682:	ef 27       	eor	r30, r31
    2684:	ee 0f       	add	r30, r30
    2686:	ff 1f       	adc	r31, r31
    2688:	e8 5e       	subi	r30, 0xE8	; 232
    268a:	fd 4f       	sbci	r31, 0xFD	; 253
    268c:	25 91       	lpm	r18, Z+
    268e:	34 91       	lpm	r19, Z
    2690:	30 58       	subi	r19, 0x80	; 128
	uint16_t rght_x       = (phase + 16) >> 4;										// right side
	int16_t  rght_y       = (int16_t)PGM_READ_WORD(&(PM_SINE[rght_x])) - 0x8000;
    2692:	fc 01       	movw	r30, r24
    2694:	70 96       	adiw	r30, 0x10	; 16
    2696:	f2 95       	swap	r31
    2698:	e2 95       	swap	r30
    269a:	ef 70       	andi	r30, 0x0F	; 15
    269c:	ef 27       	eor	r30, r31
    269e:	ff 70       	andi	r31, 0x0F	; 15
    26a0:	ef 27       	eor	r30, r31
    26a2:	ee 0f       	add	r30, r30
    26a4:	ff 1f       	adc	r31, r31
    26a6:	e8 5e       	subi	r30, 0xE8	; 232
    26a8:	fd 4f       	sbci	r31, 0xFD	; 253
    26aa:	45 91       	lpm	r20, Z+
    26ac:	54 91       	lpm	r21, Z
	int16_t  prob         = phase & 0x0f;											// phase fraction
	int16_t  delta_frac_y = (int16_t) (((rght_y - left_y) * prob) >> 4);			// interpolation
	int16_t  val          = left_y + delta_frac_y;

	return 0x8000U + (uint16_t)val;
    26ae:	50 58       	subi	r21, 0x80	; 128
    26b0:	42 1b       	sub	r20, r18
    26b2:	53 0b       	sbc	r21, r19
    26b4:	8f 70       	andi	r24, 0x0F	; 15
    26b6:	99 27       	eor	r25, r25
    26b8:	48 9f       	mul	r20, r24
    26ba:	b0 01       	movw	r22, r0
    26bc:	49 9f       	mul	r20, r25
    26be:	70 0d       	add	r23, r0
    26c0:	58 9f       	mul	r21, r24
    26c2:	70 0d       	add	r23, r0
    26c4:	11 24       	eor	r1, r1
    26c6:	cb 01       	movw	r24, r22
    26c8:	95 95       	asr	r25
    26ca:	87 95       	ror	r24
    26cc:	95 95       	asr	r25
    26ce:	87 95       	ror	r24
    26d0:	95 95       	asr	r25
    26d2:	87 95       	ror	r24
    26d4:	95 95       	asr	r25
    26d6:	87 95       	ror	r24
    26d8:	82 0f       	add	r24, r18
    26da:	93 1f       	adc	r25, r19
}
    26dc:	90 58       	subi	r25, 0x80	; 128
    26de:	08 95       	ret

000026e0 <__portable_avr_delay_cycles>:
	start_twi_lcd();
}

/* TWI1 - Gyro, Baro, Hygro, SIM808 devices */
void start_twi_onboard()
{
    26e0:	04 c0       	rjmp	.+8      	; 0x26ea <__portable_avr_delay_cycles+0xa>
    26e2:	61 50       	subi	r22, 0x01	; 1
    26e4:	71 09       	sbc	r23, r1
    26e6:	81 09       	sbc	r24, r1
    26e8:	91 09       	sbc	r25, r1
    26ea:	61 15       	cp	r22, r1
    26ec:	71 05       	cpc	r23, r1
    26ee:	81 05       	cpc	r24, r1
    26f0:	91 05       	cpc	r25, r1
    26f2:	b9 f7       	brne	.-18     	; 0x26e2 <__portable_avr_delay_cycles+0x2>
    26f4:	08 95       	ret

000026f6 <twi_waitUntilReady>:
    26f6:	cf 92       	push	r12
    26f8:	df 92       	push	r13
    26fa:	ef 92       	push	r14
    26fc:	ff 92       	push	r15
    26fe:	0f 93       	push	r16
    2700:	1f 93       	push	r17
    2702:	cf 93       	push	r28
    2704:	ea e0       	ldi	r30, 0x0A	; 10
    2706:	f0 e2       	ldi	r31, 0x20	; 32
    2708:	83 e0       	ldi	r24, 0x03	; 3
    270a:	81 83       	std	Z+1, r24	; 0x01
    270c:	81 e0       	ldi	r24, 0x01	; 1
    270e:	90 e0       	ldi	r25, 0x00	; 0
    2710:	84 83       	std	Z+4, r24	; 0x04
    2712:	95 83       	std	Z+5, r25	; 0x05
    2714:	8f 01       	movw	r16, r30
    2716:	cc 24       	eor	r12, r12
    2718:	c3 94       	inc	r12
    271a:	d1 2c       	mov	r13, r1
    271c:	0f 2e       	mov	r0, r31
    271e:	f3 e0       	ldi	r31, 0x03	; 3
    2720:	ef 2e       	mov	r14, r31
    2722:	f4 e2       	ldi	r31, 0x24	; 36
    2724:	ff 2e       	mov	r15, r31
    2726:	f0 2d       	mov	r31, r0
    2728:	f8 01       	movw	r30, r16
    272a:	c0 86       	std	Z+8, r12	; 0x08
    272c:	d1 86       	std	Z+9, r13	; 0x09
    272e:	41 e0       	ldi	r20, 0x01	; 1
    2730:	b8 01       	movw	r22, r16
    2732:	80 e8       	ldi	r24, 0x80	; 128
    2734:	94 e0       	ldi	r25, 0x04	; 4
    2736:	0e 94 22 21 	call	0x4244	; 0x4244 <twi_master_transfer>
    273a:	f7 01       	movw	r30, r14
    273c:	c0 81       	ld	r28, Z
    273e:	9c 2f       	mov	r25, r28
    2740:	90 78       	andi	r25, 0x80	; 128
    2742:	81 11       	cpse	r24, r1
    2744:	0d c0       	rjmp	.+26     	; 0x2760 <twi_waitUntilReady+0x6a>
    2746:	91 f0       	breq	.+36     	; 0x276c <twi_waitUntilReady+0x76>
    2748:	8c 2f       	mov	r24, r28
    274a:	81 78       	andi	r24, 0x81	; 129
    274c:	81 38       	cpi	r24, 0x81	; 129
    274e:	29 f4       	brne	.+10     	; 0x275a <twi_waitUntilReady+0x64>
    2750:	65 ef       	ldi	r22, 0xF5	; 245
    2752:	71 e0       	ldi	r23, 0x01	; 1
    2754:	80 e0       	ldi	r24, 0x00	; 0
    2756:	90 e0       	ldi	r25, 0x00	; 0
    2758:	c3 df       	rcall	.-122    	; 0x26e0 <__portable_avr_delay_cycles>
    275a:	c0 fd       	sbrc	r28, 0
    275c:	e5 cf       	rjmp	.-54     	; 0x2728 <twi_waitUntilReady+0x32>
    275e:	0c c0       	rjmp	.+24     	; 0x2778 <twi_waitUntilReady+0x82>
    2760:	65 e0       	ldi	r22, 0x05	; 5
    2762:	70 e0       	ldi	r23, 0x00	; 0
    2764:	80 e0       	ldi	r24, 0x00	; 0
    2766:	90 e0       	ldi	r25, 0x00	; 0
    2768:	bb df       	rcall	.-138    	; 0x26e0 <__portable_avr_delay_cycles>
    276a:	de cf       	rjmp	.-68     	; 0x2728 <twi_waitUntilReady+0x32>
    276c:	65 e0       	ldi	r22, 0x05	; 5
    276e:	70 e0       	ldi	r23, 0x00	; 0
    2770:	80 e0       	ldi	r24, 0x00	; 0
    2772:	90 e0       	ldi	r25, 0x00	; 0
    2774:	b5 df       	rcall	.-150    	; 0x26e0 <__portable_avr_delay_cycles>
    2776:	d8 cf       	rjmp	.-80     	; 0x2728 <twi_waitUntilReady+0x32>
    2778:	cf 91       	pop	r28
    277a:	1f 91       	pop	r17
    277c:	0f 91       	pop	r16
    277e:	ff 90       	pop	r15
    2780:	ef 90       	pop	r14
    2782:	df 90       	pop	r13
    2784:	cf 90       	pop	r12
    2786:	08 95       	ret

00002788 <twi_init>:
    2788:	e0 e8       	ldi	r30, 0x80	; 128
    278a:	f6 e0       	ldi	r31, 0x06	; 6
    278c:	88 e3       	ldi	r24, 0x38	; 56
    278e:	80 8b       	std	Z+16, r24	; 0x10
    2790:	81 8b       	std	Z+17, r24	; 0x11
    2792:	e0 e4       	ldi	r30, 0x40	; 64
    2794:	f6 e0       	ldi	r31, 0x06	; 6
    2796:	80 8b       	std	Z+16, r24	; 0x10
    2798:	81 8b       	std	Z+17, r24	; 0x11
    279a:	08 95       	ret

0000279c <start_twi_lcd>:

}

/* TWI2 - LCD Port */
void start_twi_lcd()
{
    279c:	ef 92       	push	r14
    279e:	ff 92       	push	r15
    27a0:	0f 93       	push	r16
    27a2:	1f 93       	push	r17
    27a4:	cf 93       	push	r28
    27a6:	df 93       	push	r29
	/* Read the version number */
	twi2_packet.addr[0] = TWI_SMART_LCD_CMD_GET_VER;
    27a8:	ea e0       	ldi	r30, 0x0A	; 10
    27aa:	f0 e2       	ldi	r31, 0x20	; 32
    27ac:	81 e0       	ldi	r24, 0x01	; 1
    27ae:	81 83       	std	Z+1, r24	; 0x01
	twi2_packet.addr_length = 1;
    27b0:	81 e0       	ldi	r24, 0x01	; 1
    27b2:	90 e0       	ldi	r25, 0x00	; 0
    27b4:	84 83       	std	Z+4, r24	; 0x04
    27b6:	95 83       	std	Z+5, r25	; 0x05
	twi2_packet.length = 1;
    27b8:	80 87       	std	Z+8, r24	; 0x08
    27ba:	91 87       	std	Z+9, r25	; 0x09
 * \return STATUS_OK   If all bytes were read, error code otherwise
 */
static inline status_code_t twi_master_read(TWI_t *twi,
		const twi_package_t *package)
{
	return twi_master_transfer (twi, package, true);
    27bc:	41 e0       	ldi	r20, 0x01	; 1
    27be:	bf 01       	movw	r22, r30
    27c0:	80 e8       	ldi	r24, 0x80	; 128
    27c2:	94 e0       	ldi	r25, 0x04	; 4
    27c4:	0e 94 22 21 	call	0x4244	; 0x4244 <twi_master_transfer>
	twi_master_read(&TWI2_MASTER, &twi2_packet);
	g_twi2_lcd_version = twi2_m_data[0];
    27c8:	80 91 03 24 	lds	r24, 0x2403	; 0x802403 <twi2_m_data>
    27cc:	80 93 5e 24 	sts	0x245E, r24	; 0x80245e <g_twi2_lcd_version>

	if (g_twi2_lcd_version >= 0x11) {
    27d0:	81 31       	cpi	r24, 0x11	; 17
    27d2:	78 f1       	brcs	.+94     	; 0x2832 <start_twi_lcd+0x96>
		/* Select "Smart-LCD draw box" mode
		 * that includes a clear screen     */
		twi2_packet.addr[0] = TWI_SMART_LCD_CMD_SET_MODE;
    27d4:	ca e0       	ldi	r28, 0x0A	; 10
    27d6:	d0 e2       	ldi	r29, 0x20	; 32
    27d8:	82 e0       	ldi	r24, 0x02	; 2
    27da:	89 83       	std	Y+1, r24	; 0x01
		twi2_m_data[0] = 0x10;
    27dc:	0f 2e       	mov	r0, r31
    27de:	f3 e0       	ldi	r31, 0x03	; 3
    27e0:	ef 2e       	mov	r14, r31
    27e2:	f4 e2       	ldi	r31, 0x24	; 36
    27e4:	ff 2e       	mov	r15, r31
    27e6:	f0 2d       	mov	r31, r0
    27e8:	80 e1       	ldi	r24, 0x10	; 16
    27ea:	f7 01       	movw	r30, r14
    27ec:	80 83       	st	Z, r24
		twi2_packet.length = 1;
    27ee:	01 e0       	ldi	r16, 0x01	; 1
    27f0:	10 e0       	ldi	r17, 0x00	; 0
    27f2:	08 87       	std	Y+8, r16	; 0x08
    27f4:	19 87       	std	Y+9, r17	; 0x09
 * \return STATUS_OK   If all bytes were written, error code otherwise
 */
static inline status_code_t twi_master_write(TWI_t *twi,
		const twi_package_t *package)
{
	return twi_master_transfer (twi, package, false);
    27f6:	40 e0       	ldi	r20, 0x00	; 0
    27f8:	be 01       	movw	r22, r28
    27fa:	80 e8       	ldi	r24, 0x80	; 128
    27fc:	94 e0       	ldi	r25, 0x04	; 4
    27fe:	0e 94 22 21 	call	0x4244	; 0x4244 <twi_master_transfer>
		twi_master_write(&TWI2_MASTER, &twi2_packet);
		delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
    2802:	65 e0       	ldi	r22, 0x05	; 5
    2804:	70 e0       	ldi	r23, 0x00	; 0
    2806:	80 e0       	ldi	r24, 0x00	; 0
    2808:	90 e0       	ldi	r25, 0x00	; 0

		twi_waitUntilReady();
    280a:	6a df       	rcall	.-300    	; 0x26e0 <__portable_avr_delay_cycles>
    280c:	74 df       	rcall	.-280    	; 0x26f6 <twi_waitUntilReady>
		twi2_packet.addr[0] = TWI_SMART_LCD_CMD_SET_PIXEL_TYPE;
    280e:	84 e1       	ldi	r24, 0x14	; 20
    2810:	89 83       	std	Y+1, r24	; 0x01
		twi2_m_data[0] = GFX_PIXEL_SET;
    2812:	81 e0       	ldi	r24, 0x01	; 1
    2814:	f7 01       	movw	r30, r14
    2816:	80 83       	st	Z, r24
		twi2_packet.length = 1;
    2818:	08 87       	std	Y+8, r16	; 0x08
    281a:	19 87       	std	Y+9, r17	; 0x09
    281c:	40 e0       	ldi	r20, 0x00	; 0
    281e:	be 01       	movw	r22, r28
    2820:	80 e8       	ldi	r24, 0x80	; 128
    2822:	94 e0       	ldi	r25, 0x04	; 4
    2824:	0e 94 22 21 	call	0x4244	; 0x4244 <twi_master_transfer>
		twi_master_write(&TWI2_MASTER, &twi2_packet);
		delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
    2828:	65 e0       	ldi	r22, 0x05	; 5
    282a:	70 e0       	ldi	r23, 0x00	; 0
    282c:	80 e0       	ldi	r24, 0x00	; 0
    282e:	90 e0       	ldi	r25, 0x00	; 0
    2830:	57 df       	rcall	.-338    	; 0x26e0 <__portable_avr_delay_cycles>
	}
}
    2832:	df 91       	pop	r29
    2834:	cf 91       	pop	r28
    2836:	1f 91       	pop	r17
    2838:	0f 91       	pop	r16
    283a:	ff 90       	pop	r15
    283c:	ef 90       	pop	r14
    283e:	08 95       	ret

00002840 <twi_start>:
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TWI);
	}
#endif
#ifdef TWIE
	else if (module == &TWIE) {
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TWI);
    2840:	60 e4       	ldi	r22, 0x40	; 64
    2842:	85 e0       	ldi	r24, 0x05	; 5
    2844:	0e 94 ac 31 	call	0x6358	; 0x6358 <sysclk_enable_module>
		twi1_slave.receivedData[i1] = 0;
	}
#else
#ifdef TWI1_MASTER
	sysclk_enable_peripheral_clock(&TWI1_MASTER);
	twi_master_init(&TWI1_MASTER, &twi1_options);
    2848:	6e e1       	ldi	r22, 0x1E	; 30
    284a:	70 e2       	ldi	r23, 0x20	; 32
    284c:	80 ea       	ldi	r24, 0xA0	; 160
    284e:	94 e0       	ldi	r25, 0x04	; 4
    2850:	0e 94 0d 21 	call	0x421a	; 0x421a <twi_master_init>
 *
 * \param twi       Base address of the TWI instance.
 */
static inline void twi_master_enable(TWI_t *twi)
{
  twi->MASTER.CTRLA |= TWI_MASTER_ENABLE_bm;
    2854:	e0 ea       	ldi	r30, 0xA0	; 160
    2856:	f4 e0       	ldi	r31, 0x04	; 4
    2858:	81 81       	ldd	r24, Z+1	; 0x01
    285a:	88 60       	ori	r24, 0x08	; 8
    285c:	81 83       	std	Z+1, r24	; 0x01
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_USART1);
	}
#endif
#ifdef TWIC
	else if (module == &TWIC) {
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TWI);
    285e:	60 e4       	ldi	r22, 0x40	; 64
    2860:	83 e0       	ldi	r24, 0x03	; 3
    2862:	0e 94 ac 31 	call	0x6358	; 0x6358 <sysclk_enable_module>
		twi2_slave.receivedData[i2] = 0;
	}
#else
#ifdef TWI2_MASTER
	sysclk_enable_peripheral_clock(&TWI2_MASTER);
	twi_master_init(&TWI2_MASTER, &twi2_options);
    2866:	65 e1       	ldi	r22, 0x15	; 21
    2868:	70 e2       	ldi	r23, 0x20	; 32
    286a:	80 e8       	ldi	r24, 0x80	; 128
    286c:	94 e0       	ldi	r25, 0x04	; 4
    286e:	0e 94 0d 21 	call	0x421a	; 0x421a <twi_master_init>
    2872:	e0 e8       	ldi	r30, 0x80	; 128
    2874:	f4 e0       	ldi	r31, 0x04	; 4
    2876:	81 81       	ldd	r24, Z+1	; 0x01
    2878:	88 60       	ori	r24, 0x08	; 8
    287a:	81 83       	std	Z+1, r24	; 0x01
#endif

	/* Start each TWI channel devices */
	start_twi_onboard();

	delay_ms(250);											// Give Smart-LCD some time being up and ready
    287c:	61 ed       	ldi	r22, 0xD1	; 209
    287e:	72 e1       	ldi	r23, 0x12	; 18
    2880:	83 e1       	ldi	r24, 0x13	; 19
    2882:	90 e0       	ldi	r25, 0x00	; 0
	start_twi_lcd();
    2884:	2d df       	rcall	.-422    	; 0x26e0 <__portable_avr_delay_cycles>
    2886:	8a cf       	rjmp	.-236    	; 0x279c <start_twi_lcd>
    2888:	08 95       	ret

0000288a <task_twi_onboard>:
}


/* TWI1 - Gyro, Baro, Hygro, SIM808 devices */
void task_twi_onboard(uint32_t now)
{
    288a:	08 95       	ret

0000288c <task_twi_lcd>:

}

/* TWI2 - LCD Port */
void task_twi_lcd(uint32_t now)
{
    288c:	df 92       	push	r13
    288e:	ef 92       	push	r14
    2890:	ff 92       	push	r15
    2892:	0f 93       	push	r16
    2894:	1f 93       	push	r17
    2896:	cf 93       	push	r28
    2898:	df 93       	push	r29
	if (g_twi2_lcd_version >= 0x11) {
    289a:	80 91 5e 24 	lds	r24, 0x245E	; 0x80245e <g_twi2_lcd_version>
    289e:	81 31       	cpi	r24, 0x11	; 17
    28a0:	08 f4       	brcc	.+2      	; 0x28a4 <task_twi_lcd+0x18>
		static uint8_t ofs = 0;

		twi_waitUntilReady();
    28a2:	b2 c0       	rjmp	.+356    	; 0x2a08 <task_twi_lcd+0x17c>
		twi2_packet.addr[0] = TWI_SMART_LCD_CMD_SET_POS_X_Y;
    28a4:	28 df       	rcall	.-432    	; 0x26f6 <twi_waitUntilReady>
    28a6:	0a e0       	ldi	r16, 0x0A	; 10
    28a8:	10 e2       	ldi	r17, 0x20	; 32
    28aa:	68 94       	set
    28ac:	dd 24       	eor	r13, r13
    28ae:	d5 f8       	bld	r13, 5
    28b0:	f8 01       	movw	r30, r16
		twi2_m_data[0] = 16 + ofs;
    28b2:	d1 82       	std	Z+1, r13	; 0x01
    28b4:	80 91 4c 21 	lds	r24, 0x214C	; 0x80214c <__data_end>
    28b8:	80 5f       	subi	r24, 0xF0	; 240
    28ba:	c3 e0       	ldi	r28, 0x03	; 3
    28bc:	d4 e2       	ldi	r29, 0x24	; 36
		twi2_m_data[1] = 16 + ofs;
    28be:	88 83       	st	Y, r24
		twi2_packet.length = 2;
    28c0:	89 83       	std	Y+1, r24	; 0x01
    28c2:	68 94       	set
    28c4:	ee 24       	eor	r14, r14
    28c6:	e1 f8       	bld	r14, 1
    28c8:	f1 2c       	mov	r15, r1
    28ca:	e0 86       	std	Z+8, r14	; 0x08
 * \return STATUS_OK   If all bytes were written, error code otherwise
 */
static inline status_code_t twi_master_write(TWI_t *twi,
		const twi_package_t *package)
{
	return twi_master_transfer (twi, package, false);
    28cc:	f1 86       	std	Z+9, r15	; 0x09
    28ce:	40 e0       	ldi	r20, 0x00	; 0
    28d0:	b8 01       	movw	r22, r16
    28d2:	80 e8       	ldi	r24, 0x80	; 128
    28d4:	94 e0       	ldi	r25, 0x04	; 4
    28d6:	0e 94 22 21 	call	0x4244	; 0x4244 <twi_master_transfer>
		twi_master_write(&TWI2_MASTER, &twi2_packet);
		delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
    28da:	65 e0       	ldi	r22, 0x05	; 5
    28dc:	70 e0       	ldi	r23, 0x00	; 0
    28de:	80 e0       	ldi	r24, 0x00	; 0

#if 1
		twi_waitUntilReady();
    28e0:	90 e0       	ldi	r25, 0x00	; 0
    28e2:	fe de       	rcall	.-516    	; 0x26e0 <__portable_avr_delay_cycles>
		twi2_packet.addr[0] = TWI_SMART_LCD_CMD_DRAW_LINE;
    28e4:	08 df       	rcall	.-496    	; 0x26f6 <twi_waitUntilReady>
    28e6:	82 e3       	ldi	r24, 0x32	; 50
    28e8:	f8 01       	movw	r30, r16
		twi2_m_data[0] = 150 + ofs;
    28ea:	81 83       	std	Z+1, r24	; 0x01
    28ec:	80 91 4c 21 	lds	r24, 0x214C	; 0x80214c <__data_end>
    28f0:	96 e9       	ldi	r25, 0x96	; 150
    28f2:	98 0f       	add	r25, r24
		twi2_m_data[1] =  60 + ofs;
    28f4:	98 83       	st	Y, r25
    28f6:	84 5c       	subi	r24, 0xC4	; 196
		twi2_packet.length = 2;
    28f8:	89 83       	std	Y+1, r24	; 0x01
    28fa:	e0 86       	std	Z+8, r14	; 0x08
    28fc:	f1 86       	std	Z+9, r15	; 0x09
    28fe:	40 e0       	ldi	r20, 0x00	; 0
    2900:	b8 01       	movw	r22, r16
    2902:	80 e8       	ldi	r24, 0x80	; 128
    2904:	94 e0       	ldi	r25, 0x04	; 4
    2906:	0e 94 22 21 	call	0x4244	; 0x4244 <twi_master_transfer>
		twi_master_write(&TWI2_MASTER, &twi2_packet);
		delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
    290a:	65 e0       	ldi	r22, 0x05	; 5
    290c:	70 e0       	ldi	r23, 0x00	; 0
    290e:	80 e0       	ldi	r24, 0x00	; 0
#endif

#if 1
		twi_waitUntilReady();
    2910:	90 e0       	ldi	r25, 0x00	; 0
    2912:	e6 de       	rcall	.-564    	; 0x26e0 <__portable_avr_delay_cycles>
# if 1
		twi2_packet.addr[0] = TWI_SMART_LCD_CMD_DRAW_RECT;
    2914:	f0 de       	rcall	.-544    	; 0x26f6 <twi_waitUntilReady>
    2916:	84 e3       	ldi	r24, 0x34	; 52
    2918:	f8 01       	movw	r30, r16
# else
		twi2_packet.addr[0] = TWI_SMART_LCD_CMD_DRAW_FILLED_RECT;
# endif
		twi2_m_data[0] = 30;
    291a:	81 83       	std	Z+1, r24	; 0x01
    291c:	8e e1       	ldi	r24, 0x1E	; 30
		twi2_m_data[1] =  30;
    291e:	88 83       	st	Y, r24
		twi2_packet.length = 2;
    2920:	89 83       	std	Y+1, r24	; 0x01
    2922:	e0 86       	std	Z+8, r14	; 0x08
    2924:	f1 86       	std	Z+9, r15	; 0x09
    2926:	40 e0       	ldi	r20, 0x00	; 0
    2928:	b8 01       	movw	r22, r16
    292a:	80 e8       	ldi	r24, 0x80	; 128
		twi_master_write(&TWI2_MASTER, &twi2_packet);
		delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
    292c:	94 e0       	ldi	r25, 0x04	; 4
    292e:	0e 94 22 21 	call	0x4244	; 0x4244 <twi_master_transfer>
    2932:	65 e0       	ldi	r22, 0x05	; 5
    2934:	70 e0       	ldi	r23, 0x00	; 0
#endif

#if 1
		twi_waitUntilReady();
    2936:	80 e0       	ldi	r24, 0x00	; 0
    2938:	90 e0       	ldi	r25, 0x00	; 0
# if 1
		twi2_packet.addr[0] = TWI_SMART_LCD_CMD_DRAW_CIRC;
    293a:	d2 de       	rcall	.-604    	; 0x26e0 <__portable_avr_delay_cycles>
    293c:	dc de       	rcall	.-584    	; 0x26f6 <twi_waitUntilReady>
    293e:	88 e3       	ldi	r24, 0x38	; 56
# else
		twi2_packet.addr[0] = TWI_SMART_LCD_CMD_DRAW_FILLED_CIRC;
# endif
		twi2_m_data[0] = 20;
    2940:	f8 01       	movw	r30, r16
    2942:	81 83       	std	Z+1, r24	; 0x01
		twi2_packet.length = 1;
    2944:	84 e1       	ldi	r24, 0x14	; 20
    2946:	88 83       	st	Y, r24
    2948:	81 e0       	ldi	r24, 0x01	; 1
    294a:	90 e0       	ldi	r25, 0x00	; 0
    294c:	80 87       	std	Z+8, r24	; 0x08
    294e:	91 87       	std	Z+9, r25	; 0x09
    2950:	40 e0       	ldi	r20, 0x00	; 0
    2952:	b8 01       	movw	r22, r16
		twi_master_write(&TWI2_MASTER, &twi2_packet);
		delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
    2954:	80 e8       	ldi	r24, 0x80	; 128
    2956:	94 e0       	ldi	r25, 0x04	; 4
    2958:	0e 94 22 21 	call	0x4244	; 0x4244 <twi_master_transfer>
    295c:	65 e0       	ldi	r22, 0x05	; 5
    295e:	70 e0       	ldi	r23, 0x00	; 0
#endif

#if 1
		twi_waitUntilReady();
    2960:	80 e0       	ldi	r24, 0x00	; 0
    2962:	90 e0       	ldi	r25, 0x00	; 0
		twi2_packet.addr[0] = TWI_SMART_LCD_CMD_SET_POS_X_Y;
    2964:	bd de       	rcall	.-646    	; 0x26e0 <__portable_avr_delay_cycles>
    2966:	c7 de       	rcall	.-626    	; 0x26f6 <twi_waitUntilReady>
		twi2_m_data[0] = 116 + ofs;
    2968:	f8 01       	movw	r30, r16
    296a:	d1 82       	std	Z+1, r13	; 0x01
    296c:	80 91 4c 21 	lds	r24, 0x214C	; 0x80214c <__data_end>
    2970:	94 e7       	ldi	r25, 0x74	; 116
		twi2_m_data[1] =  16 + ofs;
    2972:	98 0f       	add	r25, r24
    2974:	98 83       	st	Y, r25
		twi2_packet.length = 2;
    2976:	80 5f       	subi	r24, 0xF0	; 240
    2978:	89 83       	std	Y+1, r24	; 0x01
    297a:	e0 86       	std	Z+8, r14	; 0x08
    297c:	f1 86       	std	Z+9, r15	; 0x09
    297e:	40 e0       	ldi	r20, 0x00	; 0
    2980:	b8 01       	movw	r22, r16
		twi_master_write(&TWI2_MASTER, &twi2_packet);
		delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
    2982:	80 e8       	ldi	r24, 0x80	; 128
    2984:	94 e0       	ldi	r25, 0x04	; 4
    2986:	0e 94 22 21 	call	0x4244	; 0x4244 <twi_master_transfer>
    298a:	65 e0       	ldi	r22, 0x05	; 5
    298c:	70 e0       	ldi	r23, 0x00	; 0

		twi_waitUntilReady();
    298e:	80 e0       	ldi	r24, 0x00	; 0
    2990:	90 e0       	ldi	r25, 0x00	; 0
		twi2_packet.addr[0] = TWI_SMART_LCD_CMD_WRITE;
    2992:	a6 de       	rcall	.-692    	; 0x26e0 <__portable_avr_delay_cycles>
    2994:	b0 de       	rcall	.-672    	; 0x26f6 <twi_waitUntilReady>
    2996:	80 e3       	ldi	r24, 0x30	; 48
		twi2_m_data[0] = 4;
    2998:	f8 01       	movw	r30, r16
    299a:	81 83       	std	Z+1, r24	; 0x01
		twi2_m_data[1] = 'A';
    299c:	84 e0       	ldi	r24, 0x04	; 4
    299e:	88 83       	st	Y, r24
		twi2_m_data[2] = 'B';
    29a0:	81 e4       	ldi	r24, 0x41	; 65
    29a2:	89 83       	std	Y+1, r24	; 0x01
		twi2_m_data[3] = 'C';
    29a4:	82 e4       	ldi	r24, 0x42	; 66
    29a6:	8a 83       	std	Y+2, r24	; 0x02
		twi2_m_data[4] = 'D';
    29a8:	83 e4       	ldi	r24, 0x43	; 67
    29aa:	8b 83       	std	Y+3, r24	; 0x03
		twi2_packet.length = twi2_m_data[0] + 1;
    29ac:	84 e4       	ldi	r24, 0x44	; 68
    29ae:	8c 83       	std	Y+4, r24	; 0x04
    29b0:	85 e0       	ldi	r24, 0x05	; 5
    29b2:	90 e0       	ldi	r25, 0x00	; 0
    29b4:	80 87       	std	Z+8, r24	; 0x08
    29b6:	91 87       	std	Z+9, r25	; 0x09
    29b8:	40 e0       	ldi	r20, 0x00	; 0
    29ba:	b8 01       	movw	r22, r16
    29bc:	80 e8       	ldi	r24, 0x80	; 128
		twi_master_write(&TWI2_MASTER, &twi2_packet);
		delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
    29be:	94 e0       	ldi	r25, 0x04	; 4
    29c0:	0e 94 22 21 	call	0x4244	; 0x4244 <twi_master_transfer>
    29c4:	65 e0       	ldi	r22, 0x05	; 5
    29c6:	70 e0       	ldi	r23, 0x00	; 0
#endif

		if (++ofs > 64) {
    29c8:	80 e0       	ldi	r24, 0x00	; 0
    29ca:	90 e0       	ldi	r25, 0x00	; 0
    29cc:	89 de       	rcall	.-750    	; 0x26e0 <__portable_avr_delay_cycles>
    29ce:	80 91 4c 21 	lds	r24, 0x214C	; 0x80214c <__data_end>
    29d2:	8f 5f       	subi	r24, 0xFF	; 255
    29d4:	81 34       	cpi	r24, 0x41	; 65
    29d6:	18 f4       	brcc	.+6      	; 0x29de <task_twi_lcd+0x152>
			ofs = 0;
    29d8:	80 93 4c 21 	sts	0x214C, r24	; 0x80214c <__data_end>

			twi_waitUntilReady();
    29dc:	32 c0       	rjmp	.+100    	; 0x2a42 <task_twi_lcd+0x1b6>
    29de:	10 92 4c 21 	sts	0x214C, r1	; 0x80214c <__data_end>
			twi2_packet.addr[0] = TWI_SMART_LCD_CMD_CLS;
    29e2:	89 de       	rcall	.-750    	; 0x26f6 <twi_waitUntilReady>
    29e4:	ea e0       	ldi	r30, 0x0A	; 10
			twi2_packet.length = 0;
    29e6:	f0 e2       	ldi	r31, 0x20	; 32
    29e8:	80 e1       	ldi	r24, 0x10	; 16
    29ea:	81 83       	std	Z+1, r24	; 0x01
    29ec:	10 86       	std	Z+8, r1	; 0x08
    29ee:	11 86       	std	Z+9, r1	; 0x09
    29f0:	40 e0       	ldi	r20, 0x00	; 0
    29f2:	bf 01       	movw	r22, r30
			twi_master_write(&TWI2_MASTER, &twi2_packet);
			delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
    29f4:	80 e8       	ldi	r24, 0x80	; 128
    29f6:	94 e0       	ldi	r25, 0x04	; 4
    29f8:	0e 94 22 21 	call	0x4244	; 0x4244 <twi_master_transfer>
    29fc:	65 e0       	ldi	r22, 0x05	; 5
    29fe:	70 e0       	ldi	r23, 0x00	; 0
    2a00:	80 e0       	ldi	r24, 0x00	; 0
		}

	} else if (g_twi2_lcd_version == 0x10) {
    2a02:	90 e0       	ldi	r25, 0x00	; 0
    2a04:	6d de       	rcall	.-806    	; 0x26e0 <__portable_avr_delay_cycles>
#if 1
		/* Show PWM in % when version is V1.0 and mode==0x20 selected */
		twi_waitUntilReady();
    2a06:	1d c0       	rjmp	.+58     	; 0x2a42 <task_twi_lcd+0x1b6>
    2a08:	80 31       	cpi	r24, 0x10	; 16
		twi2_packet.addr[0] = TWI_SMART_LCD_CMD_SHOW_TCXO_PWM;
    2a0a:	d9 f4       	brne	.+54     	; 0x2a42 <task_twi_lcd+0x1b6>
    2a0c:	74 de       	rcall	.-792    	; 0x26f6 <twi_waitUntilReady>
    2a0e:	ea e0       	ldi	r30, 0x0A	; 10
    2a10:	f0 e2       	ldi	r31, 0x20	; 32
		twi2_m_data[0] = 1;
    2a12:	84 e8       	ldi	r24, 0x84	; 132
    2a14:	81 83       	std	Z+1, r24	; 0x01
    2a16:	a3 e0       	ldi	r26, 0x03	; 3
    2a18:	b4 e2       	ldi	r27, 0x24	; 36
		twi2_m_data[1] = 128;
    2a1a:	81 e0       	ldi	r24, 0x01	; 1
    2a1c:	8c 93       	st	X, r24
		twi2_packet.length = 2;
    2a1e:	80 e8       	ldi	r24, 0x80	; 128
    2a20:	11 96       	adiw	r26, 0x01	; 1
    2a22:	8c 93       	st	X, r24
    2a24:	82 e0       	ldi	r24, 0x02	; 2
    2a26:	90 e0       	ldi	r25, 0x00	; 0
    2a28:	80 87       	std	Z+8, r24	; 0x08
    2a2a:	91 87       	std	Z+9, r25	; 0x09
    2a2c:	40 e0       	ldi	r20, 0x00	; 0
    2a2e:	bf 01       	movw	r22, r30
    2a30:	80 e8       	ldi	r24, 0x80	; 128
		twi_master_write(&TWI2_MASTER, &twi2_packet);
		delay_us(TWI_SMART_LCD_DEVICE_TCXOPWM_DELAY_MIN_US);
    2a32:	94 e0       	ldi	r25, 0x04	; 4
    2a34:	0e 94 22 21 	call	0x4244	; 0x4244 <twi_master_transfer>
    2a38:	69 e8       	ldi	r22, 0x89	; 137
    2a3a:	73 e1       	ldi	r23, 0x13	; 19
    2a3c:	80 e0       	ldi	r24, 0x00	; 0
#endif
	}
}
    2a3e:	90 e0       	ldi	r25, 0x00	; 0
    2a40:	4f de       	rcall	.-866    	; 0x26e0 <__portable_avr_delay_cycles>
    2a42:	df 91       	pop	r29
    2a44:	cf 91       	pop	r28
    2a46:	1f 91       	pop	r17
    2a48:	0f 91       	pop	r16
    2a4a:	ff 90       	pop	r15
    2a4c:	ef 90       	pop	r14
    2a4e:	df 90       	pop	r13
    2a50:	08 95       	ret

00002a52 <board_init>:
#include <asf.h>
#include <board.h>
#include <conf_board.h>

void board_init(void)
{
    2a52:	08 95       	ret

00002a54 <adc_set_callback>:
 *
 * \param adc Pointer to ADC module.
 * \param callback Pointer to the callback function to set.
 */
void adc_set_callback(ADC_t *adc, adc_callback_t callback)
{
    2a54:	cf 93       	push	r28
    2a56:	df 93       	push	r29
    2a58:	1f 92       	push	r1
    2a5a:	cd b7       	in	r28, 0x3d	; 61
    2a5c:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    2a5e:	2f b7       	in	r18, 0x3f	; 63
    2a60:	29 83       	std	Y+1, r18	; 0x01
	cpu_irq_disable();
    2a62:	f8 94       	cli
	return flags;
    2a64:	49 81       	ldd	r20, Y+1	; 0x01
	Assert(callback);

	flags = cpu_irq_save();

#ifdef ADCA
	if ((uintptr_t)adc == (uintptr_t)&ADCA) {
    2a66:	28 2f       	mov	r18, r24
    2a68:	39 2f       	mov	r19, r25
    2a6a:	21 15       	cp	r18, r1
    2a6c:	82 e0       	ldi	r24, 0x02	; 2
    2a6e:	38 07       	cpc	r19, r24
    2a70:	29 f4       	brne	.+10     	; 0x2a7c <adc_set_callback+0x28>
		adca_callback = callback;
    2a72:	60 93 a5 25 	sts	0x25A5, r22	; 0x8025a5 <adca_callback>
    2a76:	70 93 a6 25 	sts	0x25A6, r23	; 0x8025a6 <adca_callback+0x1>
    2a7a:	07 c0       	rjmp	.+14     	; 0x2a8a <adc_set_callback+0x36>
	} else
#endif

#ifdef ADCB
	if ((uintptr_t)adc == (uintptr_t)&ADCB) {
    2a7c:	20 34       	cpi	r18, 0x40	; 64
    2a7e:	32 40       	sbci	r19, 0x02	; 2
    2a80:	21 f4       	brne	.+8      	; 0x2a8a <adc_set_callback+0x36>
		adcb_callback = callback;
    2a82:	60 93 a3 25 	sts	0x25A3, r22	; 0x8025a3 <adcb_callback>
    2a86:	70 93 a4 25 	sts	0x25A4, r23	; 0x8025a4 <adcb_callback+0x1>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    2a8a:	4f bf       	out	0x3f, r20	; 63
	{
		Assert(0);
	}

	cpu_irq_restore(flags);
}
    2a8c:	0f 90       	pop	r0
    2a8e:	df 91       	pop	r29
    2a90:	cf 91       	pop	r28
    2a92:	08 95       	ret

00002a94 <adc_enable_clock>:
void adc_enable_clock(ADC_t *adc);

void adc_enable_clock(ADC_t *adc)
{
#ifdef ADCA
	if ((uintptr_t)adc == (uintptr_t)(&ADCA)) {
    2a94:	81 15       	cp	r24, r1
    2a96:	22 e0       	ldi	r18, 0x02	; 2
    2a98:	92 07       	cpc	r25, r18
    2a9a:	69 f4       	brne	.+26     	; 0x2ab6 <adc_enable_clock+0x22>
		Assert(adca_enable_count < 0xff);
		if (!adca_enable_count++) {
    2a9c:	80 91 4e 21 	lds	r24, 0x214E	; 0x80214e <adca_enable_count>
    2aa0:	91 e0       	ldi	r25, 0x01	; 1
    2aa2:	98 0f       	add	r25, r24
    2aa4:	90 93 4e 21 	sts	0x214E, r25	; 0x80214e <adca_enable_count>
    2aa8:	81 11       	cpse	r24, r1
    2aaa:	14 c0       	rjmp	.+40     	; 0x2ad4 <adc_enable_clock+0x40>
			sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_ADC);
    2aac:	62 e0       	ldi	r22, 0x02	; 2
    2aae:	81 e0       	ldi	r24, 0x01	; 1
    2ab0:	0c 94 ac 31 	jmp	0x6358	; 0x6358 <sysclk_enable_module>
    2ab4:	08 95       	ret
		}
	} else
#endif

#ifdef ADCB
	if ((uintptr_t)adc == (uintptr_t)(&ADCB)) {
    2ab6:	80 34       	cpi	r24, 0x40	; 64
    2ab8:	92 40       	sbci	r25, 0x02	; 2
    2aba:	61 f4       	brne	.+24     	; 0x2ad4 <adc_enable_clock+0x40>
		Assert(adcb_enable_count < 0xff);
		if (!adcb_enable_count++) {
    2abc:	80 91 4d 21 	lds	r24, 0x214D	; 0x80214d <adcb_enable_count>
    2ac0:	91 e0       	ldi	r25, 0x01	; 1
    2ac2:	98 0f       	add	r25, r24
    2ac4:	90 93 4d 21 	sts	0x214D, r25	; 0x80214d <adcb_enable_count>
    2ac8:	81 11       	cpse	r24, r1
    2aca:	04 c0       	rjmp	.+8      	; 0x2ad4 <adc_enable_clock+0x40>
			sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_ADC);
    2acc:	62 e0       	ldi	r22, 0x02	; 2
    2ace:	82 e0       	ldi	r24, 0x02	; 2
    2ad0:	0c 94 ac 31 	jmp	0x6358	; 0x6358 <sysclk_enable_module>
    2ad4:	08 95       	ret

00002ad6 <adc_disable_clock>:
void adc_disable_clock(ADC_t *adc);

void adc_disable_clock(ADC_t *adc)
{
#ifdef ADCA
	if ((uintptr_t)adc == (uintptr_t)(&ADCA)) {
    2ad6:	81 15       	cp	r24, r1
    2ad8:	22 e0       	ldi	r18, 0x02	; 2
    2ada:	92 07       	cpc	r25, r18
    2adc:	61 f4       	brne	.+24     	; 0x2af6 <adc_disable_clock+0x20>
		Assert(adca_enable_count);
		if (!--adca_enable_count) {
    2ade:	80 91 4e 21 	lds	r24, 0x214E	; 0x80214e <adca_enable_count>
    2ae2:	81 50       	subi	r24, 0x01	; 1
    2ae4:	80 93 4e 21 	sts	0x214E, r24	; 0x80214e <adca_enable_count>
    2ae8:	81 11       	cpse	r24, r1
    2aea:	13 c0       	rjmp	.+38     	; 0x2b12 <adc_disable_clock+0x3c>
			sysclk_disable_module(SYSCLK_PORT_A, SYSCLK_ADC);
    2aec:	62 e0       	ldi	r22, 0x02	; 2
    2aee:	81 e0       	ldi	r24, 0x01	; 1
    2af0:	0c 94 c2 31 	jmp	0x6384	; 0x6384 <sysclk_disable_module>
    2af4:	08 95       	ret
		}
	} else
#endif

#ifdef ADCB
	if ((uintptr_t)adc == (uintptr_t)(&ADCB)) {
    2af6:	80 34       	cpi	r24, 0x40	; 64
    2af8:	92 40       	sbci	r25, 0x02	; 2
    2afa:	59 f4       	brne	.+22     	; 0x2b12 <adc_disable_clock+0x3c>
		Assert(adcb_enable_count);
		if (!--adcb_enable_count) {
    2afc:	80 91 4d 21 	lds	r24, 0x214D	; 0x80214d <adcb_enable_count>
    2b00:	81 50       	subi	r24, 0x01	; 1
    2b02:	80 93 4d 21 	sts	0x214D, r24	; 0x80214d <adcb_enable_count>
    2b06:	81 11       	cpse	r24, r1
    2b08:	04 c0       	rjmp	.+8      	; 0x2b12 <adc_disable_clock+0x3c>
			sysclk_disable_module(SYSCLK_PORT_B, SYSCLK_ADC);
    2b0a:	62 e0       	ldi	r22, 0x02	; 2
    2b0c:	82 e0       	ldi	r24, 0x02	; 2
    2b0e:	0c 94 c2 31 	jmp	0x6384	; 0x6384 <sysclk_disable_module>
    2b12:	08 95       	ret

00002b14 <adc_enable>:
 * a conversion. For most XMEGA devices the start-up time is specified
 * to be a maximum of 24 ADC clock cycles. Please verify the start-up time for
 * the device in use.
 */
void adc_enable(ADC_t *adc)
{
    2b14:	ef 92       	push	r14
    2b16:	ff 92       	push	r15
    2b18:	1f 93       	push	r17
    2b1a:	cf 93       	push	r28
    2b1c:	df 93       	push	r29
    2b1e:	1f 92       	push	r1
    2b20:	1f 92       	push	r1
    2b22:	cd b7       	in	r28, 0x3d	; 61
    2b24:	de b7       	in	r29, 0x3e	; 62
    2b26:	7c 01       	movw	r14, r24

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    2b28:	8f b7       	in	r24, 0x3f	; 63
    2b2a:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    2b2c:	f8 94       	cli
	return flags;
    2b2e:	19 81       	ldd	r17, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();
	adc_enable_clock(adc);
    2b30:	c7 01       	movw	r24, r14
    2b32:	b0 df       	rcall	.-160    	; 0x2a94 <adc_enable_clock>
	adc->CTRLA |= ADC_ENABLE_bm;
    2b34:	f7 01       	movw	r30, r14
    2b36:	80 81       	ld	r24, Z
    2b38:	81 60       	ori	r24, 0x01	; 1
    2b3a:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    2b3c:	1f bf       	out	0x3f, r17	; 63
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
    2b3e:	80 91 b8 25 	lds	r24, 0x25B8	; 0x8025b8 <sleepmgr_locks+0x1>
    2b42:	8f 3f       	cpi	r24, 0xFF	; 255
    2b44:	09 f4       	brne	.+2      	; 0x2b48 <adc_enable+0x34>
    2b46:	ff cf       	rjmp	.-2      	; 0x2b46 <adc_enable+0x32>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    2b48:	8f b7       	in	r24, 0x3f	; 63
    2b4a:	8a 83       	std	Y+2, r24	; 0x02
	cpu_irq_disable();
    2b4c:	f8 94       	cli
	return flags;
    2b4e:	9a 81       	ldd	r25, Y+2	; 0x02
	}

	// Enter a critical section
	flags = cpu_irq_save();

	++sleepmgr_locks[mode];
    2b50:	e7 eb       	ldi	r30, 0xB7	; 183
    2b52:	f5 e2       	ldi	r31, 0x25	; 37
    2b54:	81 81       	ldd	r24, Z+1	; 0x01
    2b56:	8f 5f       	subi	r24, 0xFF	; 255
    2b58:	81 83       	std	Z+1, r24	; 0x01
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    2b5a:	9f bf       	out	0x3f, r25	; 63
	cpu_irq_restore(flags);

	sleepmgr_lock_mode(SLEEPMGR_IDLE);
}
    2b5c:	0f 90       	pop	r0
    2b5e:	0f 90       	pop	r0
    2b60:	df 91       	pop	r29
    2b62:	cf 91       	pop	r28
    2b64:	1f 91       	pop	r17
    2b66:	ff 90       	pop	r15
    2b68:	ef 90       	pop	r14
    2b6a:	08 95       	ret

00002b6c <__vector_71>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH0_vect)
{
    2b6c:	1f 92       	push	r1
    2b6e:	0f 92       	push	r0
    2b70:	0f b6       	in	r0, 0x3f	; 63
    2b72:	0f 92       	push	r0
    2b74:	11 24       	eor	r1, r1
    2b76:	0b b6       	in	r0, 0x3b	; 59
    2b78:	0f 92       	push	r0
    2b7a:	2f 93       	push	r18
    2b7c:	3f 93       	push	r19
    2b7e:	4f 93       	push	r20
    2b80:	5f 93       	push	r21
    2b82:	6f 93       	push	r22
    2b84:	7f 93       	push	r23
    2b86:	8f 93       	push	r24
    2b88:	9f 93       	push	r25
    2b8a:	af 93       	push	r26
    2b8c:	bf 93       	push	r27
    2b8e:	ef 93       	push	r30
    2b90:	ff 93       	push	r31
	adca_callback(&ADCA, ADC_CH0, adc_get_result(&ADCA, ADC_CH0));
    2b92:	40 91 24 02 	lds	r20, 0x0224	; 0x800224 <__TEXT_REGION_LENGTH__+0x700224>
    2b96:	50 91 25 02 	lds	r21, 0x0225	; 0x800225 <__TEXT_REGION_LENGTH__+0x700225>
    2b9a:	e0 91 a5 25 	lds	r30, 0x25A5	; 0x8025a5 <adca_callback>
    2b9e:	f0 91 a6 25 	lds	r31, 0x25A6	; 0x8025a6 <adca_callback+0x1>
    2ba2:	61 e0       	ldi	r22, 0x01	; 1
    2ba4:	80 e0       	ldi	r24, 0x00	; 0
    2ba6:	92 e0       	ldi	r25, 0x02	; 2
    2ba8:	19 95       	eicall
}
    2baa:	ff 91       	pop	r31
    2bac:	ef 91       	pop	r30
    2bae:	bf 91       	pop	r27
    2bb0:	af 91       	pop	r26
    2bb2:	9f 91       	pop	r25
    2bb4:	8f 91       	pop	r24
    2bb6:	7f 91       	pop	r23
    2bb8:	6f 91       	pop	r22
    2bba:	5f 91       	pop	r21
    2bbc:	4f 91       	pop	r20
    2bbe:	3f 91       	pop	r19
    2bc0:	2f 91       	pop	r18
    2bc2:	0f 90       	pop	r0
    2bc4:	0b be       	out	0x3b, r0	; 59
    2bc6:	0f 90       	pop	r0
    2bc8:	0f be       	out	0x3f, r0	; 63
    2bca:	0f 90       	pop	r0
    2bcc:	1f 90       	pop	r1
    2bce:	18 95       	reti

00002bd0 <__vector_72>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH1_vect)
{
    2bd0:	1f 92       	push	r1
    2bd2:	0f 92       	push	r0
    2bd4:	0f b6       	in	r0, 0x3f	; 63
    2bd6:	0f 92       	push	r0
    2bd8:	11 24       	eor	r1, r1
    2bda:	0b b6       	in	r0, 0x3b	; 59
    2bdc:	0f 92       	push	r0
    2bde:	2f 93       	push	r18
    2be0:	3f 93       	push	r19
    2be2:	4f 93       	push	r20
    2be4:	5f 93       	push	r21
    2be6:	6f 93       	push	r22
    2be8:	7f 93       	push	r23
    2bea:	8f 93       	push	r24
    2bec:	9f 93       	push	r25
    2bee:	af 93       	push	r26
    2bf0:	bf 93       	push	r27
    2bf2:	ef 93       	push	r30
    2bf4:	ff 93       	push	r31
	adca_callback(&ADCA, ADC_CH1, adc_get_result(&ADCA, ADC_CH1));
    2bf6:	40 91 2c 02 	lds	r20, 0x022C	; 0x80022c <__TEXT_REGION_LENGTH__+0x70022c>
    2bfa:	50 91 2d 02 	lds	r21, 0x022D	; 0x80022d <__TEXT_REGION_LENGTH__+0x70022d>
    2bfe:	e0 91 a5 25 	lds	r30, 0x25A5	; 0x8025a5 <adca_callback>
    2c02:	f0 91 a6 25 	lds	r31, 0x25A6	; 0x8025a6 <adca_callback+0x1>
    2c06:	62 e0       	ldi	r22, 0x02	; 2
    2c08:	80 e0       	ldi	r24, 0x00	; 0
    2c0a:	92 e0       	ldi	r25, 0x02	; 2
    2c0c:	19 95       	eicall
}
    2c0e:	ff 91       	pop	r31
    2c10:	ef 91       	pop	r30
    2c12:	bf 91       	pop	r27
    2c14:	af 91       	pop	r26
    2c16:	9f 91       	pop	r25
    2c18:	8f 91       	pop	r24
    2c1a:	7f 91       	pop	r23
    2c1c:	6f 91       	pop	r22
    2c1e:	5f 91       	pop	r21
    2c20:	4f 91       	pop	r20
    2c22:	3f 91       	pop	r19
    2c24:	2f 91       	pop	r18
    2c26:	0f 90       	pop	r0
    2c28:	0b be       	out	0x3b, r0	; 59
    2c2a:	0f 90       	pop	r0
    2c2c:	0f be       	out	0x3f, r0	; 63
    2c2e:	0f 90       	pop	r0
    2c30:	1f 90       	pop	r1
    2c32:	18 95       	reti

00002c34 <__vector_73>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH2_vect)
{
    2c34:	1f 92       	push	r1
    2c36:	0f 92       	push	r0
    2c38:	0f b6       	in	r0, 0x3f	; 63
    2c3a:	0f 92       	push	r0
    2c3c:	11 24       	eor	r1, r1
    2c3e:	0b b6       	in	r0, 0x3b	; 59
    2c40:	0f 92       	push	r0
    2c42:	2f 93       	push	r18
    2c44:	3f 93       	push	r19
    2c46:	4f 93       	push	r20
    2c48:	5f 93       	push	r21
    2c4a:	6f 93       	push	r22
    2c4c:	7f 93       	push	r23
    2c4e:	8f 93       	push	r24
    2c50:	9f 93       	push	r25
    2c52:	af 93       	push	r26
    2c54:	bf 93       	push	r27
    2c56:	ef 93       	push	r30
    2c58:	ff 93       	push	r31
	adca_callback(&ADCA, ADC_CH2, adc_get_result(&ADCA, ADC_CH2));
    2c5a:	40 91 34 02 	lds	r20, 0x0234	; 0x800234 <__TEXT_REGION_LENGTH__+0x700234>
    2c5e:	50 91 35 02 	lds	r21, 0x0235	; 0x800235 <__TEXT_REGION_LENGTH__+0x700235>
    2c62:	e0 91 a5 25 	lds	r30, 0x25A5	; 0x8025a5 <adca_callback>
    2c66:	f0 91 a6 25 	lds	r31, 0x25A6	; 0x8025a6 <adca_callback+0x1>
    2c6a:	64 e0       	ldi	r22, 0x04	; 4
    2c6c:	80 e0       	ldi	r24, 0x00	; 0
    2c6e:	92 e0       	ldi	r25, 0x02	; 2
    2c70:	19 95       	eicall
}
    2c72:	ff 91       	pop	r31
    2c74:	ef 91       	pop	r30
    2c76:	bf 91       	pop	r27
    2c78:	af 91       	pop	r26
    2c7a:	9f 91       	pop	r25
    2c7c:	8f 91       	pop	r24
    2c7e:	7f 91       	pop	r23
    2c80:	6f 91       	pop	r22
    2c82:	5f 91       	pop	r21
    2c84:	4f 91       	pop	r20
    2c86:	3f 91       	pop	r19
    2c88:	2f 91       	pop	r18
    2c8a:	0f 90       	pop	r0
    2c8c:	0b be       	out	0x3b, r0	; 59
    2c8e:	0f 90       	pop	r0
    2c90:	0f be       	out	0x3f, r0	; 63
    2c92:	0f 90       	pop	r0
    2c94:	1f 90       	pop	r1
    2c96:	18 95       	reti

00002c98 <__vector_74>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH3_vect)
{
    2c98:	1f 92       	push	r1
    2c9a:	0f 92       	push	r0
    2c9c:	0f b6       	in	r0, 0x3f	; 63
    2c9e:	0f 92       	push	r0
    2ca0:	11 24       	eor	r1, r1
    2ca2:	0b b6       	in	r0, 0x3b	; 59
    2ca4:	0f 92       	push	r0
    2ca6:	2f 93       	push	r18
    2ca8:	3f 93       	push	r19
    2caa:	4f 93       	push	r20
    2cac:	5f 93       	push	r21
    2cae:	6f 93       	push	r22
    2cb0:	7f 93       	push	r23
    2cb2:	8f 93       	push	r24
    2cb4:	9f 93       	push	r25
    2cb6:	af 93       	push	r26
    2cb8:	bf 93       	push	r27
    2cba:	ef 93       	push	r30
    2cbc:	ff 93       	push	r31
	adca_callback(&ADCA, ADC_CH3, adc_get_result(&ADCA, ADC_CH3));
    2cbe:	40 91 3c 02 	lds	r20, 0x023C	; 0x80023c <__TEXT_REGION_LENGTH__+0x70023c>
    2cc2:	50 91 3d 02 	lds	r21, 0x023D	; 0x80023d <__TEXT_REGION_LENGTH__+0x70023d>
    2cc6:	e0 91 a5 25 	lds	r30, 0x25A5	; 0x8025a5 <adca_callback>
    2cca:	f0 91 a6 25 	lds	r31, 0x25A6	; 0x8025a6 <adca_callback+0x1>
    2cce:	68 e0       	ldi	r22, 0x08	; 8
    2cd0:	80 e0       	ldi	r24, 0x00	; 0
    2cd2:	92 e0       	ldi	r25, 0x02	; 2
    2cd4:	19 95       	eicall
}
    2cd6:	ff 91       	pop	r31
    2cd8:	ef 91       	pop	r30
    2cda:	bf 91       	pop	r27
    2cdc:	af 91       	pop	r26
    2cde:	9f 91       	pop	r25
    2ce0:	8f 91       	pop	r24
    2ce2:	7f 91       	pop	r23
    2ce4:	6f 91       	pop	r22
    2ce6:	5f 91       	pop	r21
    2ce8:	4f 91       	pop	r20
    2cea:	3f 91       	pop	r19
    2cec:	2f 91       	pop	r18
    2cee:	0f 90       	pop	r0
    2cf0:	0b be       	out	0x3b, r0	; 59
    2cf2:	0f 90       	pop	r0
    2cf4:	0f be       	out	0x3f, r0	; 63
    2cf6:	0f 90       	pop	r0
    2cf8:	1f 90       	pop	r1
    2cfa:	18 95       	reti

00002cfc <__vector_39>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCB_CH0_vect)
{
    2cfc:	1f 92       	push	r1
    2cfe:	0f 92       	push	r0
    2d00:	0f b6       	in	r0, 0x3f	; 63
    2d02:	0f 92       	push	r0
    2d04:	11 24       	eor	r1, r1
    2d06:	0b b6       	in	r0, 0x3b	; 59
    2d08:	0f 92       	push	r0
    2d0a:	2f 93       	push	r18
    2d0c:	3f 93       	push	r19
    2d0e:	4f 93       	push	r20
    2d10:	5f 93       	push	r21
    2d12:	6f 93       	push	r22
    2d14:	7f 93       	push	r23
    2d16:	8f 93       	push	r24
    2d18:	9f 93       	push	r25
    2d1a:	af 93       	push	r26
    2d1c:	bf 93       	push	r27
    2d1e:	ef 93       	push	r30
    2d20:	ff 93       	push	r31
	adcb_callback(&ADCB, ADC_CH0, adc_get_result(&ADCB, ADC_CH0));
    2d22:	40 91 64 02 	lds	r20, 0x0264	; 0x800264 <__TEXT_REGION_LENGTH__+0x700264>
    2d26:	50 91 65 02 	lds	r21, 0x0265	; 0x800265 <__TEXT_REGION_LENGTH__+0x700265>
    2d2a:	e0 91 a3 25 	lds	r30, 0x25A3	; 0x8025a3 <adcb_callback>
    2d2e:	f0 91 a4 25 	lds	r31, 0x25A4	; 0x8025a4 <adcb_callback+0x1>
    2d32:	61 e0       	ldi	r22, 0x01	; 1
    2d34:	80 e4       	ldi	r24, 0x40	; 64
    2d36:	92 e0       	ldi	r25, 0x02	; 2
    2d38:	19 95       	eicall
}
    2d3a:	ff 91       	pop	r31
    2d3c:	ef 91       	pop	r30
    2d3e:	bf 91       	pop	r27
    2d40:	af 91       	pop	r26
    2d42:	9f 91       	pop	r25
    2d44:	8f 91       	pop	r24
    2d46:	7f 91       	pop	r23
    2d48:	6f 91       	pop	r22
    2d4a:	5f 91       	pop	r21
    2d4c:	4f 91       	pop	r20
    2d4e:	3f 91       	pop	r19
    2d50:	2f 91       	pop	r18
    2d52:	0f 90       	pop	r0
    2d54:	0b be       	out	0x3b, r0	; 59
    2d56:	0f 90       	pop	r0
    2d58:	0f be       	out	0x3f, r0	; 63
    2d5a:	0f 90       	pop	r0
    2d5c:	1f 90       	pop	r1
    2d5e:	18 95       	reti

00002d60 <__vector_40>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCB_CH1_vect)
{
    2d60:	1f 92       	push	r1
    2d62:	0f 92       	push	r0
    2d64:	0f b6       	in	r0, 0x3f	; 63
    2d66:	0f 92       	push	r0
    2d68:	11 24       	eor	r1, r1
    2d6a:	0b b6       	in	r0, 0x3b	; 59
    2d6c:	0f 92       	push	r0
    2d6e:	2f 93       	push	r18
    2d70:	3f 93       	push	r19
    2d72:	4f 93       	push	r20
    2d74:	5f 93       	push	r21
    2d76:	6f 93       	push	r22
    2d78:	7f 93       	push	r23
    2d7a:	8f 93       	push	r24
    2d7c:	9f 93       	push	r25
    2d7e:	af 93       	push	r26
    2d80:	bf 93       	push	r27
    2d82:	ef 93       	push	r30
    2d84:	ff 93       	push	r31
	adcb_callback(&ADCB, ADC_CH1, adc_get_result(&ADCB, ADC_CH1));
    2d86:	40 91 6c 02 	lds	r20, 0x026C	; 0x80026c <__TEXT_REGION_LENGTH__+0x70026c>
    2d8a:	50 91 6d 02 	lds	r21, 0x026D	; 0x80026d <__TEXT_REGION_LENGTH__+0x70026d>
    2d8e:	e0 91 a3 25 	lds	r30, 0x25A3	; 0x8025a3 <adcb_callback>
    2d92:	f0 91 a4 25 	lds	r31, 0x25A4	; 0x8025a4 <adcb_callback+0x1>
    2d96:	62 e0       	ldi	r22, 0x02	; 2
    2d98:	80 e4       	ldi	r24, 0x40	; 64
    2d9a:	92 e0       	ldi	r25, 0x02	; 2
    2d9c:	19 95       	eicall
}
    2d9e:	ff 91       	pop	r31
    2da0:	ef 91       	pop	r30
    2da2:	bf 91       	pop	r27
    2da4:	af 91       	pop	r26
    2da6:	9f 91       	pop	r25
    2da8:	8f 91       	pop	r24
    2daa:	7f 91       	pop	r23
    2dac:	6f 91       	pop	r22
    2dae:	5f 91       	pop	r21
    2db0:	4f 91       	pop	r20
    2db2:	3f 91       	pop	r19
    2db4:	2f 91       	pop	r18
    2db6:	0f 90       	pop	r0
    2db8:	0b be       	out	0x3b, r0	; 59
    2dba:	0f 90       	pop	r0
    2dbc:	0f be       	out	0x3f, r0	; 63
    2dbe:	0f 90       	pop	r0
    2dc0:	1f 90       	pop	r1
    2dc2:	18 95       	reti

00002dc4 <__vector_41>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCB_CH2_vect)
{
    2dc4:	1f 92       	push	r1
    2dc6:	0f 92       	push	r0
    2dc8:	0f b6       	in	r0, 0x3f	; 63
    2dca:	0f 92       	push	r0
    2dcc:	11 24       	eor	r1, r1
    2dce:	0b b6       	in	r0, 0x3b	; 59
    2dd0:	0f 92       	push	r0
    2dd2:	2f 93       	push	r18
    2dd4:	3f 93       	push	r19
    2dd6:	4f 93       	push	r20
    2dd8:	5f 93       	push	r21
    2dda:	6f 93       	push	r22
    2ddc:	7f 93       	push	r23
    2dde:	8f 93       	push	r24
    2de0:	9f 93       	push	r25
    2de2:	af 93       	push	r26
    2de4:	bf 93       	push	r27
    2de6:	ef 93       	push	r30
    2de8:	ff 93       	push	r31
	adcb_callback(&ADCB, ADC_CH2, adc_get_result(&ADCB, ADC_CH2));
    2dea:	40 91 74 02 	lds	r20, 0x0274	; 0x800274 <__TEXT_REGION_LENGTH__+0x700274>
    2dee:	50 91 75 02 	lds	r21, 0x0275	; 0x800275 <__TEXT_REGION_LENGTH__+0x700275>
    2df2:	e0 91 a3 25 	lds	r30, 0x25A3	; 0x8025a3 <adcb_callback>
    2df6:	f0 91 a4 25 	lds	r31, 0x25A4	; 0x8025a4 <adcb_callback+0x1>
    2dfa:	64 e0       	ldi	r22, 0x04	; 4
    2dfc:	80 e4       	ldi	r24, 0x40	; 64
    2dfe:	92 e0       	ldi	r25, 0x02	; 2
    2e00:	19 95       	eicall
}
    2e02:	ff 91       	pop	r31
    2e04:	ef 91       	pop	r30
    2e06:	bf 91       	pop	r27
    2e08:	af 91       	pop	r26
    2e0a:	9f 91       	pop	r25
    2e0c:	8f 91       	pop	r24
    2e0e:	7f 91       	pop	r23
    2e10:	6f 91       	pop	r22
    2e12:	5f 91       	pop	r21
    2e14:	4f 91       	pop	r20
    2e16:	3f 91       	pop	r19
    2e18:	2f 91       	pop	r18
    2e1a:	0f 90       	pop	r0
    2e1c:	0b be       	out	0x3b, r0	; 59
    2e1e:	0f 90       	pop	r0
    2e20:	0f be       	out	0x3f, r0	; 63
    2e22:	0f 90       	pop	r0
    2e24:	1f 90       	pop	r1
    2e26:	18 95       	reti

00002e28 <__vector_42>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCB_CH3_vect)
{
    2e28:	1f 92       	push	r1
    2e2a:	0f 92       	push	r0
    2e2c:	0f b6       	in	r0, 0x3f	; 63
    2e2e:	0f 92       	push	r0
    2e30:	11 24       	eor	r1, r1
    2e32:	0b b6       	in	r0, 0x3b	; 59
    2e34:	0f 92       	push	r0
    2e36:	2f 93       	push	r18
    2e38:	3f 93       	push	r19
    2e3a:	4f 93       	push	r20
    2e3c:	5f 93       	push	r21
    2e3e:	6f 93       	push	r22
    2e40:	7f 93       	push	r23
    2e42:	8f 93       	push	r24
    2e44:	9f 93       	push	r25
    2e46:	af 93       	push	r26
    2e48:	bf 93       	push	r27
    2e4a:	ef 93       	push	r30
    2e4c:	ff 93       	push	r31
	adcb_callback(&ADCB, ADC_CH3, adc_get_result(&ADCB, ADC_CH3));
    2e4e:	40 91 7c 02 	lds	r20, 0x027C	; 0x80027c <__TEXT_REGION_LENGTH__+0x70027c>
    2e52:	50 91 7d 02 	lds	r21, 0x027D	; 0x80027d <__TEXT_REGION_LENGTH__+0x70027d>
    2e56:	e0 91 a3 25 	lds	r30, 0x25A3	; 0x8025a3 <adcb_callback>
    2e5a:	f0 91 a4 25 	lds	r31, 0x25A4	; 0x8025a4 <adcb_callback+0x1>
    2e5e:	68 e0       	ldi	r22, 0x08	; 8
    2e60:	80 e4       	ldi	r24, 0x40	; 64
    2e62:	92 e0       	ldi	r25, 0x02	; 2
    2e64:	19 95       	eicall
}
    2e66:	ff 91       	pop	r31
    2e68:	ef 91       	pop	r30
    2e6a:	bf 91       	pop	r27
    2e6c:	af 91       	pop	r26
    2e6e:	9f 91       	pop	r25
    2e70:	8f 91       	pop	r24
    2e72:	7f 91       	pop	r23
    2e74:	6f 91       	pop	r22
    2e76:	5f 91       	pop	r21
    2e78:	4f 91       	pop	r20
    2e7a:	3f 91       	pop	r19
    2e7c:	2f 91       	pop	r18
    2e7e:	0f 90       	pop	r0
    2e80:	0b be       	out	0x3b, r0	; 59
    2e82:	0f 90       	pop	r0
    2e84:	0f be       	out	0x3f, r0	; 63
    2e86:	0f 90       	pop	r0
    2e88:	1f 90       	pop	r1
    2e8a:	18 95       	reti

00002e8c <adc_write_configuration>:
 *
 * \param adc Pointer to ADC module.
 * \param conf Pointer to ADC module configuration.
 */
void adc_write_configuration(ADC_t *adc, const struct adc_config *conf)
{
    2e8c:	bf 92       	push	r11
    2e8e:	cf 92       	push	r12
    2e90:	df 92       	push	r13
    2e92:	ef 92       	push	r14
    2e94:	ff 92       	push	r15
    2e96:	0f 93       	push	r16
    2e98:	1f 93       	push	r17
    2e9a:	cf 93       	push	r28
    2e9c:	df 93       	push	r29
    2e9e:	1f 92       	push	r1
    2ea0:	cd b7       	in	r28, 0x3d	; 61
    2ea2:	de b7       	in	r29, 0x3e	; 62
    2ea4:	8c 01       	movw	r16, r24
    2ea6:	7b 01       	movw	r14, r22
	uint16_t cal;
	uint8_t enable;
	irqflags_t flags;

#ifdef ADCA
	if ((uintptr_t)adc == (uintptr_t)&ADCA) {
    2ea8:	81 15       	cp	r24, r1
    2eaa:	22 e0       	ldi	r18, 0x02	; 2
    2eac:	92 07       	cpc	r25, r18
    2eae:	81 f4       	brne	.+32     	; 0x2ed0 <adc_write_configuration+0x44>
 *
 * \param address Byte offset into the signature row
 */
static inline uint8_t nvm_read_production_signature_row(uint8_t address)
{
	return nvm_read_byte(NVM_CMD_READ_CALIB_ROW_gc, address);
    2eb0:	61 e2       	ldi	r22, 0x21	; 33
    2eb2:	70 e0       	ldi	r23, 0x00	; 0
    2eb4:	82 e0       	ldi	r24, 0x02	; 2
    2eb6:	0e 94 b4 39 	call	0x7368	; 0x7368 <nvm_read_byte>
	uint16_t data;

	switch (cal) {
#ifdef ADCA
	case ADC_CAL_ADCA:
		data = nvm_read_production_signature_row(ADCACAL1);
    2eba:	c8 2e       	mov	r12, r24
    2ebc:	d1 2c       	mov	r13, r1
    2ebe:	60 e2       	ldi	r22, 0x20	; 32
    2ec0:	70 e0       	ldi	r23, 0x00	; 0
    2ec2:	82 e0       	ldi	r24, 0x02	; 2
    2ec4:	0e 94 b4 39 	call	0x7368	; 0x7368 <nvm_read_byte>
		data <<= 8;
		data |= nvm_read_production_signature_row(ADCACAL0);
    2ec8:	dc 2c       	mov	r13, r12
    2eca:	cc 24       	eor	r12, r12
    2ecc:	c8 2a       	or	r12, r24
    2ece:	12 c0       	rjmp	.+36     	; 0x2ef4 <adc_write_configuration+0x68>
		cal = adc_get_calibration_data(ADC_CAL_ADCA);
	} else
#endif

#ifdef ADCB
	if ((uintptr_t)adc == (uintptr_t)&ADCB) {
    2ed0:	80 34       	cpi	r24, 0x40	; 64
    2ed2:	92 40       	sbci	r25, 0x02	; 2
    2ed4:	d1 f5       	brne	.+116    	; 0x2f4a <adc_write_configuration+0xbe>
    2ed6:	65 e2       	ldi	r22, 0x25	; 37
    2ed8:	70 e0       	ldi	r23, 0x00	; 0
    2eda:	82 e0       	ldi	r24, 0x02	; 2
    2edc:	0e 94 b4 39 	call	0x7368	; 0x7368 <nvm_read_byte>
		break;
#endif

#ifdef ADCB
	case ADC_CAL_ADCB:
		data = nvm_read_production_signature_row(ADCBCAL1);
    2ee0:	c8 2e       	mov	r12, r24
    2ee2:	d1 2c       	mov	r13, r1
    2ee4:	64 e2       	ldi	r22, 0x24	; 36
    2ee6:	70 e0       	ldi	r23, 0x00	; 0
    2ee8:	82 e0       	ldi	r24, 0x02	; 2
    2eea:	0e 94 b4 39 	call	0x7368	; 0x7368 <nvm_read_byte>
		data <<= 8;
		data |= nvm_read_production_signature_row(ADCBCAL0);
    2eee:	dc 2c       	mov	r13, r12
    2ef0:	cc 24       	eor	r12, r12
    2ef2:	c8 2a       	or	r12, r24

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    2ef4:	8f b7       	in	r24, 0x3f	; 63
    2ef6:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    2ef8:	f8 94       	cli
	return flags;
    2efa:	b9 80       	ldd	r11, Y+1	; 0x01
		Assert(0);
		return;
	}

	flags = cpu_irq_save();
	adc_enable_clock(adc);
    2efc:	c8 01       	movw	r24, r16
    2efe:	ca dd       	rcall	.-1132   	; 0x2a94 <adc_enable_clock>
	enable = adc->CTRLA & ADC_ENABLE_bm;
    2f00:	f8 01       	movw	r30, r16
    2f02:	80 81       	ld	r24, Z

	adc->CTRLA = ADC_FLUSH_bm;
    2f04:	92 e0       	ldi	r25, 0x02	; 2
    2f06:	90 83       	st	Z, r25
	adc->CAL = cal;
    2f08:	c4 86       	std	Z+12, r12	; 0x0c
    2f0a:	d5 86       	std	Z+13, r13	; 0x0d
	adc->CMP = conf->cmp;
    2f0c:	f7 01       	movw	r30, r14
    2f0e:	25 81       	ldd	r18, Z+5	; 0x05
    2f10:	36 81       	ldd	r19, Z+6	; 0x06
    2f12:	f8 01       	movw	r30, r16
    2f14:	20 8f       	std	Z+24, r18	; 0x18
    2f16:	31 8f       	std	Z+25, r19	; 0x19
	adc->REFCTRL = conf->refctrl;
    2f18:	f7 01       	movw	r30, r14
    2f1a:	92 81       	ldd	r25, Z+2	; 0x02
    2f1c:	f8 01       	movw	r30, r16
    2f1e:	92 83       	std	Z+2, r25	; 0x02
	adc->PRESCALER = conf->prescaler;
    2f20:	f7 01       	movw	r30, r14
    2f22:	94 81       	ldd	r25, Z+4	; 0x04
    2f24:	f8 01       	movw	r30, r16
    2f26:	94 83       	std	Z+4, r25	; 0x04
	adc->EVCTRL = conf->evctrl;
    2f28:	f7 01       	movw	r30, r14
    2f2a:	93 81       	ldd	r25, Z+3	; 0x03
    2f2c:	f8 01       	movw	r30, r16
    2f2e:	93 83       	std	Z+3, r25	; 0x03
	adc->CTRLB = conf->ctrlb;
    2f30:	f7 01       	movw	r30, r14
    2f32:	91 81       	ldd	r25, Z+1	; 0x01
    2f34:	f8 01       	movw	r30, r16
    2f36:	91 83       	std	Z+1, r25	; 0x01

	adc->CTRLA = enable | conf->ctrla;
    2f38:	81 70       	andi	r24, 0x01	; 1
    2f3a:	f7 01       	movw	r30, r14
    2f3c:	90 81       	ld	r25, Z
    2f3e:	89 2b       	or	r24, r25
    2f40:	f8 01       	movw	r30, r16

	adc_disable_clock(adc);
    2f42:	80 83       	st	Z, r24
    2f44:	c8 01       	movw	r24, r16
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    2f46:	c7 dd       	rcall	.-1138   	; 0x2ad6 <adc_disable_clock>

	cpu_irq_restore(flags);
}
    2f48:	bf be       	out	0x3f, r11	; 63
    2f4a:	0f 90       	pop	r0
    2f4c:	df 91       	pop	r29
    2f4e:	cf 91       	pop	r28
    2f50:	1f 91       	pop	r17
    2f52:	0f 91       	pop	r16
    2f54:	ff 90       	pop	r15
    2f56:	ef 90       	pop	r14
    2f58:	df 90       	pop	r13
    2f5a:	cf 90       	pop	r12
    2f5c:	bf 90       	pop	r11
    2f5e:	08 95       	ret

00002f60 <adc_read_configuration>:
 *
 * \param adc Pointer to ADC module.
 * \param conf Pointer to ADC module configuration.
 */
void adc_read_configuration(ADC_t *adc, struct adc_config *conf)
{
    2f60:	df 92       	push	r13
    2f62:	ef 92       	push	r14
    2f64:	ff 92       	push	r15
    2f66:	0f 93       	push	r16
    2f68:	1f 93       	push	r17
    2f6a:	cf 93       	push	r28
    2f6c:	df 93       	push	r29
    2f6e:	1f 92       	push	r1
    2f70:	cd b7       	in	r28, 0x3d	; 61
    2f72:	de b7       	in	r29, 0x3e	; 62
    2f74:	8c 01       	movw	r16, r24
    2f76:	7b 01       	movw	r14, r22

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    2f78:	8f b7       	in	r24, 0x3f	; 63
    2f7a:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    2f7c:	f8 94       	cli
	return flags;
    2f7e:	d9 80       	ldd	r13, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();

	adc_enable_clock(adc);
    2f80:	c8 01       	movw	r24, r16
    2f82:	88 dd       	rcall	.-1264   	; 0x2a94 <adc_enable_clock>

	conf->ctrla = adc->CTRLA & ADC_DMASEL_gm;
    2f84:	f8 01       	movw	r30, r16
    2f86:	80 81       	ld	r24, Z
    2f88:	80 7c       	andi	r24, 0xC0	; 192
    2f8a:	f7 01       	movw	r30, r14
    2f8c:	80 83       	st	Z, r24

	conf->cmp = adc->CMP;
    2f8e:	f8 01       	movw	r30, r16
    2f90:	80 8d       	ldd	r24, Z+24	; 0x18
    2f92:	91 8d       	ldd	r25, Z+25	; 0x19
    2f94:	f7 01       	movw	r30, r14
    2f96:	85 83       	std	Z+5, r24	; 0x05
    2f98:	96 83       	std	Z+6, r25	; 0x06
	conf->refctrl = adc->REFCTRL;
    2f9a:	f8 01       	movw	r30, r16
    2f9c:	82 81       	ldd	r24, Z+2	; 0x02
    2f9e:	f7 01       	movw	r30, r14
    2fa0:	82 83       	std	Z+2, r24	; 0x02
	conf->prescaler = adc->PRESCALER;
    2fa2:	f8 01       	movw	r30, r16
    2fa4:	84 81       	ldd	r24, Z+4	; 0x04
    2fa6:	f7 01       	movw	r30, r14
    2fa8:	84 83       	std	Z+4, r24	; 0x04
	conf->evctrl = adc->EVCTRL;
    2faa:	f8 01       	movw	r30, r16
    2fac:	83 81       	ldd	r24, Z+3	; 0x03
    2fae:	f7 01       	movw	r30, r14
    2fb0:	83 83       	std	Z+3, r24	; 0x03
	conf->ctrlb = adc->CTRLB;
    2fb2:	f8 01       	movw	r30, r16
    2fb4:	81 81       	ldd	r24, Z+1	; 0x01
    2fb6:	f7 01       	movw	r30, r14

	adc_disable_clock(adc);
    2fb8:	81 83       	std	Z+1, r24	; 0x01
    2fba:	c8 01       	movw	r24, r16
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    2fbc:	8c dd       	rcall	.-1256   	; 0x2ad6 <adc_disable_clock>

	cpu_irq_restore(flags);
}
    2fbe:	df be       	out	0x3f, r13	; 63
    2fc0:	0f 90       	pop	r0
    2fc2:	df 91       	pop	r29
    2fc4:	cf 91       	pop	r28
    2fc6:	1f 91       	pop	r17
    2fc8:	0f 91       	pop	r16
    2fca:	ff 90       	pop	r15
    2fcc:	ef 90       	pop	r14
    2fce:	df 90       	pop	r13
    2fd0:	08 95       	ret

00002fd2 <adcch_write_configuration>:
 * is called if callbacks are enabled and interrupts are enabled in the
 * channel configuration.
 */
void adcch_write_configuration(ADC_t *adc, uint8_t ch_mask,
		const struct adc_channel_config *ch_conf)
{
    2fd2:	af 92       	push	r10
    2fd4:	bf 92       	push	r11
    2fd6:	cf 92       	push	r12
    2fd8:	df 92       	push	r13
    2fda:	ef 92       	push	r14
    2fdc:	ff 92       	push	r15
    2fde:	0f 93       	push	r16
    2fe0:	1f 93       	push	r17
    2fe2:	cf 93       	push	r28
    2fe4:	df 93       	push	r29
    2fe6:	1f 92       	push	r1
    2fe8:	cd b7       	in	r28, 0x3d	; 61
    2fea:	de b7       	in	r29, 0x3e	; 62
    2fec:	6c 01       	movw	r12, r24
    2fee:	b6 2e       	mov	r11, r22
    2ff0:	7a 01       	movw	r14, r20
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
    2ff2:	86 2f       	mov	r24, r22
    2ff4:	83 70       	andi	r24, 0x03	; 3
    2ff6:	29 f4       	brne	.+10     	; 0x3002 <adcch_write_configuration+0x30>
		index += 2;
		ch_mask >>= 2;
    2ff8:	96 2f       	mov	r25, r22
    2ffa:	96 95       	lsr	r25
    2ffc:	96 95       	lsr	r25
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
		index += 2;
    2ffe:	82 e0       	ldi	r24, 0x02	; 2
    3000:	02 c0       	rjmp	.+4      	; 0x3006 <adcch_write_configuration+0x34>
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
    3002:	96 2f       	mov	r25, r22
 * \return Pointer to ADC channel
 */
__always_inline static  ADC_CH_t *adc_get_channel(
		ADC_t *adc, uint8_t ch_mask)
{
	uint8_t index = 0;
    3004:	80 e0       	ldi	r24, 0x00	; 0
		index += 2;
		ch_mask >>= 2;
	}
#endif
#if ADC_NR_OF_CHANNELS > 1
	if (!(ch_mask & 0x01)) {
    3006:	90 ff       	sbrs	r25, 0
		index++;
    3008:	8f 5f       	subi	r24, 0xFF	; 255
	}
#endif

	return (ADC_CH_t *)(&adc->CH0 + index);
    300a:	86 01       	movw	r16, r12
    300c:	00 5e       	subi	r16, 0xE0	; 224
    300e:	1f 4f       	sbci	r17, 0xFF	; 255
    3010:	98 e0       	ldi	r25, 0x08	; 8
    3012:	89 9f       	mul	r24, r25
    3014:	00 0d       	add	r16, r0
    3016:	11 1d       	adc	r17, r1
    3018:	11 24       	eor	r1, r1

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    301a:	8f b7       	in	r24, 0x3f	; 63
    301c:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    301e:	f8 94       	cli
	return flags;
    3020:	a9 80       	ldd	r10, Y+1	; 0x01
			return;
		}
	}
#endif

	adc_enable_clock(adc);
    3022:	c6 01       	movw	r24, r12
    3024:	37 dd       	rcall	.-1426   	; 0x2a94 <adc_enable_clock>
	adc_ch->CTRL = ch_conf->ctrl;
    3026:	f7 01       	movw	r30, r14
    3028:	80 81       	ld	r24, Z
    302a:	f8 01       	movw	r30, r16
    302c:	80 83       	st	Z, r24
	adc_ch->INTCTRL = ch_conf->intctrl;
    302e:	f7 01       	movw	r30, r14
    3030:	82 81       	ldd	r24, Z+2	; 0x02
    3032:	f8 01       	movw	r30, r16
    3034:	82 83       	std	Z+2, r24	; 0x02
	adc_ch->MUXCTRL = ch_conf->muxctrl;
    3036:	f7 01       	movw	r30, r14
    3038:	81 81       	ldd	r24, Z+1	; 0x01
    303a:	f8 01       	movw	r30, r16
    303c:	81 83       	std	Z+1, r24	; 0x01
	if (ch_mask & ADC_CH0) {
    303e:	b0 fe       	sbrs	r11, 0
    3040:	04 c0       	rjmp	.+8      	; 0x304a <adcch_write_configuration+0x78>
		/* USB devices has channel scan available on ADC channel 0 */
		adc_ch->SCAN = ch_conf->scan;
    3042:	f7 01       	movw	r30, r14
    3044:	83 81       	ldd	r24, Z+3	; 0x03
    3046:	f8 01       	movw	r30, r16
	}
	adc_disable_clock(adc);
    3048:	86 83       	std	Z+6, r24	; 0x06
    304a:	c6 01       	movw	r24, r12
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    304c:	44 dd       	rcall	.-1400   	; 0x2ad6 <adc_disable_clock>

	cpu_irq_restore(flags);
}
    304e:	af be       	out	0x3f, r10	; 63
    3050:	0f 90       	pop	r0
    3052:	df 91       	pop	r29
    3054:	cf 91       	pop	r28
    3056:	1f 91       	pop	r17
    3058:	0f 91       	pop	r16
    305a:	ff 90       	pop	r15
    305c:	ef 90       	pop	r14
    305e:	df 90       	pop	r13
    3060:	cf 90       	pop	r12
    3062:	bf 90       	pop	r11
    3064:	af 90       	pop	r10
    3066:	08 95       	ret

00003068 <adcch_read_configuration>:
 * can be given in mask)
 * \param ch_conf Pointer to ADC channel configuration.
 */
void adcch_read_configuration(ADC_t *adc, uint8_t ch_mask,
		struct adc_channel_config *ch_conf)
{
    3068:	af 92       	push	r10
    306a:	bf 92       	push	r11
    306c:	cf 92       	push	r12
    306e:	df 92       	push	r13
    3070:	ef 92       	push	r14
    3072:	ff 92       	push	r15
    3074:	0f 93       	push	r16
    3076:	1f 93       	push	r17
    3078:	cf 93       	push	r28
    307a:	df 93       	push	r29
    307c:	1f 92       	push	r1
    307e:	cd b7       	in	r28, 0x3d	; 61
    3080:	de b7       	in	r29, 0x3e	; 62
    3082:	6c 01       	movw	r12, r24
    3084:	b6 2e       	mov	r11, r22
    3086:	7a 01       	movw	r14, r20
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
    3088:	86 2f       	mov	r24, r22
    308a:	83 70       	andi	r24, 0x03	; 3
    308c:	29 f4       	brne	.+10     	; 0x3098 <adcch_read_configuration+0x30>
		index += 2;
		ch_mask >>= 2;
    308e:	96 2f       	mov	r25, r22
    3090:	96 95       	lsr	r25
    3092:	96 95       	lsr	r25
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
		index += 2;
    3094:	82 e0       	ldi	r24, 0x02	; 2
    3096:	02 c0       	rjmp	.+4      	; 0x309c <adcch_read_configuration+0x34>
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
    3098:	96 2f       	mov	r25, r22
 * \return Pointer to ADC channel
 */
__always_inline static  ADC_CH_t *adc_get_channel(
		ADC_t *adc, uint8_t ch_mask)
{
	uint8_t index = 0;
    309a:	80 e0       	ldi	r24, 0x00	; 0
		index += 2;
		ch_mask >>= 2;
	}
#endif
#if ADC_NR_OF_CHANNELS > 1
	if (!(ch_mask & 0x01)) {
    309c:	90 ff       	sbrs	r25, 0
		index++;
    309e:	8f 5f       	subi	r24, 0xFF	; 255
	}
#endif

	return (ADC_CH_t *)(&adc->CH0 + index);
    30a0:	86 01       	movw	r16, r12
    30a2:	00 5e       	subi	r16, 0xE0	; 224
    30a4:	1f 4f       	sbci	r17, 0xFF	; 255
    30a6:	98 e0       	ldi	r25, 0x08	; 8
    30a8:	89 9f       	mul	r24, r25
    30aa:	00 0d       	add	r16, r0
    30ac:	11 1d       	adc	r17, r1
    30ae:	11 24       	eor	r1, r1

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    30b0:	8f b7       	in	r24, 0x3f	; 63
    30b2:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    30b4:	f8 94       	cli
	return flags;
    30b6:	a9 80       	ldd	r10, Y+1	; 0x01

	adc_ch = adc_get_channel(adc, ch_mask);

	flags = cpu_irq_save();

	adc_enable_clock(adc);
    30b8:	c6 01       	movw	r24, r12
    30ba:	ec dc       	rcall	.-1576   	; 0x2a94 <adc_enable_clock>
	ch_conf->ctrl = adc_ch->CTRL;
    30bc:	f8 01       	movw	r30, r16
    30be:	80 81       	ld	r24, Z
    30c0:	f7 01       	movw	r30, r14
    30c2:	80 83       	st	Z, r24
	ch_conf->intctrl = adc_ch->INTCTRL;
    30c4:	f8 01       	movw	r30, r16
    30c6:	82 81       	ldd	r24, Z+2	; 0x02
    30c8:	f7 01       	movw	r30, r14
    30ca:	82 83       	std	Z+2, r24	; 0x02
	ch_conf->muxctrl = adc_ch->MUXCTRL;
    30cc:	f8 01       	movw	r30, r16
    30ce:	81 81       	ldd	r24, Z+1	; 0x01
    30d0:	f7 01       	movw	r30, r14
    30d2:	81 83       	std	Z+1, r24	; 0x01
	if (ch_mask & ADC_CH0) {
    30d4:	b0 fe       	sbrs	r11, 0
    30d6:	04 c0       	rjmp	.+8      	; 0x30e0 <adcch_read_configuration+0x78>
		/* USB devices has channel scan available on ADC channel 0 */
		ch_conf->scan = adc_ch->SCAN;
    30d8:	f8 01       	movw	r30, r16
    30da:	86 81       	ldd	r24, Z+6	; 0x06
    30dc:	f7 01       	movw	r30, r14
	}
	adc_disable_clock(adc);
    30de:	83 83       	std	Z+3, r24	; 0x03
    30e0:	c6 01       	movw	r24, r12
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    30e2:	f9 dc       	rcall	.-1550   	; 0x2ad6 <adc_disable_clock>

	cpu_irq_restore(flags);
}
    30e4:	af be       	out	0x3f, r10	; 63
    30e6:	0f 90       	pop	r0
    30e8:	df 91       	pop	r29
    30ea:	cf 91       	pop	r28
    30ec:	1f 91       	pop	r17
    30ee:	0f 91       	pop	r16
    30f0:	ff 90       	pop	r15
    30f2:	ef 90       	pop	r14
    30f4:	df 90       	pop	r13
    30f6:	cf 90       	pop	r12
    30f8:	bf 90       	pop	r11
    30fa:	af 90       	pop	r10
    30fc:	08 95       	ret

000030fe <dac_enable_clock>:

	{
		Assert(0);
		return false;
	}
}
    30fe:	80 32       	cpi	r24, 0x20	; 32
    3100:	93 40       	sbci	r25, 0x03	; 3
    3102:	61 f4       	brne	.+24     	; 0x311c <dac_enable_clock+0x1e>
    3104:	80 91 4f 21 	lds	r24, 0x214F	; 0x80214f <dacb_enable_count>
    3108:	91 e0       	ldi	r25, 0x01	; 1
    310a:	98 0f       	add	r25, r24
    310c:	90 93 4f 21 	sts	0x214F, r25	; 0x80214f <dacb_enable_count>
    3110:	81 11       	cpse	r24, r1
    3112:	04 c0       	rjmp	.+8      	; 0x311c <dac_enable_clock+0x1e>
    3114:	64 e0       	ldi	r22, 0x04	; 4
    3116:	82 e0       	ldi	r24, 0x02	; 2
    3118:	0c 94 ac 31 	jmp	0x6358	; 0x6358 <sysclk_enable_module>
    311c:	08 95       	ret

0000311e <dac_disable_clock>:
    311e:	80 32       	cpi	r24, 0x20	; 32
    3120:	93 40       	sbci	r25, 0x03	; 3
    3122:	59 f4       	brne	.+22     	; 0x313a <dac_disable_clock+0x1c>
    3124:	80 91 4f 21 	lds	r24, 0x214F	; 0x80214f <dacb_enable_count>
    3128:	81 50       	subi	r24, 0x01	; 1
    312a:	80 93 4f 21 	sts	0x214F, r24	; 0x80214f <dacb_enable_count>
    312e:	81 11       	cpse	r24, r1
    3130:	04 c0       	rjmp	.+8      	; 0x313a <dac_disable_clock+0x1c>
    3132:	64 e0       	ldi	r22, 0x04	; 4
    3134:	82 e0       	ldi	r24, 0x02	; 2
    3136:	0c 94 c2 31 	jmp	0x6384	; 0x6384 <sysclk_disable_module>
    313a:	08 95       	ret

0000313c <dac_enable>:
    313c:	ef 92       	push	r14
    313e:	ff 92       	push	r15
    3140:	1f 93       	push	r17
    3142:	cf 93       	push	r28
    3144:	df 93       	push	r29
    3146:	1f 92       	push	r1
    3148:	1f 92       	push	r1
    314a:	cd b7       	in	r28, 0x3d	; 61
    314c:	de b7       	in	r29, 0x3e	; 62
    314e:	2f b7       	in	r18, 0x3f	; 63
    3150:	29 83       	std	Y+1, r18	; 0x01
    3152:	f8 94       	cli
    3154:	19 81       	ldd	r17, Y+1	; 0x01
    3156:	20 91 b8 25 	lds	r18, 0x25B8	; 0x8025b8 <sleepmgr_locks+0x1>
    315a:	2f 3f       	cpi	r18, 0xFF	; 255
    315c:	09 f4       	brne	.+2      	; 0x3160 <dac_enable+0x24>
    315e:	ff cf       	rjmp	.-2      	; 0x315e <dac_enable+0x22>
    3160:	7c 01       	movw	r14, r24
    3162:	8f b7       	in	r24, 0x3f	; 63
    3164:	8a 83       	std	Y+2, r24	; 0x02
    3166:	f8 94       	cli
    3168:	9a 81       	ldd	r25, Y+2	; 0x02
    316a:	e7 eb       	ldi	r30, 0xB7	; 183
    316c:	f5 e2       	ldi	r31, 0x25	; 37
    316e:	81 81       	ldd	r24, Z+1	; 0x01
    3170:	8f 5f       	subi	r24, 0xFF	; 255
    3172:	81 83       	std	Z+1, r24	; 0x01
    3174:	9f bf       	out	0x3f, r25	; 63
    3176:	c7 01       	movw	r24, r14
    3178:	c2 df       	rcall	.-124    	; 0x30fe <dac_enable_clock>
    317a:	f7 01       	movw	r30, r14
    317c:	80 81       	ld	r24, Z
    317e:	81 60       	ori	r24, 0x01	; 1
    3180:	80 83       	st	Z, r24
    3182:	1f bf       	out	0x3f, r17	; 63
    3184:	0f 90       	pop	r0
    3186:	0f 90       	pop	r0
    3188:	df 91       	pop	r29
    318a:	cf 91       	pop	r28
    318c:	1f 91       	pop	r17
    318e:	ff 90       	pop	r15
    3190:	ef 90       	pop	r14
    3192:	08 95       	ret

00003194 <dac_write_configuration>:
 *
 * \param dac Pointer to DAC module.
 * \param conf Pointer to DAC configuration.
 */
void dac_write_configuration(DAC_t *dac, struct dac_config *conf)
{
    3194:	9f 92       	push	r9
    3196:	af 92       	push	r10
    3198:	bf 92       	push	r11
    319a:	cf 92       	push	r12
    319c:	df 92       	push	r13
    319e:	ef 92       	push	r14
    31a0:	ff 92       	push	r15
    31a2:	0f 93       	push	r16
    31a4:	1f 93       	push	r17
    31a6:	cf 93       	push	r28
    31a8:	df 93       	push	r29
    31aa:	1f 92       	push	r1
    31ac:	cd b7       	in	r28, 0x3d	; 61
    31ae:	de b7       	in	r29, 0x3e	; 62
#  endif
	} else
#endif

#if defined(DACB)
	if ((uintptr_t)dac == (uintptr_t)&DACB) {
    31b0:	80 32       	cpi	r24, 0x20	; 32
    31b2:	23 e0       	ldi	r18, 0x03	; 3
    31b4:	92 07       	cpc	r25, r18
    31b6:	09 f0       	breq	.+2      	; 0x31ba <dac_write_configuration+0x26>
    31b8:	3c c0       	rjmp	.+120    	; 0x3232 <dac_write_configuration+0x9e>
    31ba:	7b 01       	movw	r14, r22
    31bc:	8c 01       	movw	r16, r24
    31be:	63 e3       	ldi	r22, 0x33	; 51
    31c0:	70 e0       	ldi	r23, 0x00	; 0
    31c2:	82 e0       	ldi	r24, 0x02	; 2
    31c4:	0e 94 b4 39 	call	0x7368	; 0x7368 <nvm_read_byte>
    31c8:	98 2e       	mov	r9, r24
    31ca:	62 e3       	ldi	r22, 0x32	; 50
    31cc:	70 e0       	ldi	r23, 0x00	; 0
    31ce:	82 e0       	ldi	r24, 0x02	; 2
    31d0:	0e 94 b4 39 	call	0x7368	; 0x7368 <nvm_read_byte>
    31d4:	a8 2e       	mov	r10, r24
    31d6:	67 e3       	ldi	r22, 0x37	; 55
    31d8:	70 e0       	ldi	r23, 0x00	; 0
    31da:	82 e0       	ldi	r24, 0x02	; 2
    31dc:	0e 94 b4 39 	call	0x7368	; 0x7368 <nvm_read_byte>
    31e0:	b8 2e       	mov	r11, r24
    31e2:	66 e3       	ldi	r22, 0x36	; 54
    31e4:	70 e0       	ldi	r23, 0x00	; 0
    31e6:	82 e0       	ldi	r24, 0x02	; 2
    31e8:	0e 94 b4 39 	call	0x7368	; 0x7368 <nvm_read_byte>
    31ec:	c8 2e       	mov	r12, r24

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    31ee:	8f b7       	in	r24, 0x3f	; 63
    31f0:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    31f2:	f8 94       	cli
	return flags;
    31f4:	d9 80       	ldd	r13, Y+1	; 0x01
		Assert(0);
		return;
	}

	flags = cpu_irq_save();
	dac_enable_clock(dac);
    31f6:	c8 01       	movw	r24, r16
    31f8:	82 df       	rcall	.-252    	; 0x30fe <dac_enable_clock>

	// Temporarily disable the DAC, remember if it was enabled.
	enable = dac->CTRLA & DAC_ENABLE_bm;
    31fa:	f8 01       	movw	r30, r16
    31fc:	80 81       	ld	r24, Z
	dac->CTRLA = 0;
    31fe:	10 82       	st	Z, r1

	dac->CTRLB = conf->ctrlb;
    3200:	f7 01       	movw	r30, r14
    3202:	91 81       	ldd	r25, Z+1	; 0x01
    3204:	f8 01       	movw	r30, r16
    3206:	91 83       	std	Z+1, r25	; 0x01
	dac->CTRLC = conf->ctrlc;
    3208:	f7 01       	movw	r30, r14
    320a:	92 81       	ldd	r25, Z+2	; 0x02
    320c:	f8 01       	movw	r30, r16
    320e:	92 83       	std	Z+2, r25	; 0x02
	dac->EVCTRL = conf->evctrl;
    3210:	f7 01       	movw	r30, r14
    3212:	93 81       	ldd	r25, Z+3	; 0x03
    3214:	f8 01       	movw	r30, r16
    3216:	93 83       	std	Z+3, r25	; 0x03
	dac->TIMCTRL = conf->timctrl;

	dac->GAINCAL = gaincal0;
	dac->OFFSETCAL = offsetcal0;
#elif XMEGA_DAC_VERSION_2
	dac->CH0GAINCAL = gaincal0;
    3218:	90 86       	std	Z+8, r9	; 0x08
	dac->CH0OFFSETCAL = offsetcal0;
    321a:	a1 86       	std	Z+9, r10	; 0x09
	dac->CH1GAINCAL = gaincal1;
    321c:	b2 86       	std	Z+10, r11	; 0x0a
	dac->CH1OFFSETCAL = offsetcal1;
    321e:	c3 86       	std	Z+11, r12	; 0x0b
#endif

	dac->CTRLA = conf->ctrla | enable;
    3220:	81 70       	andi	r24, 0x01	; 1
    3222:	f7 01       	movw	r30, r14
    3224:	90 81       	ld	r25, Z
    3226:	89 2b       	or	r24, r25
    3228:	f8 01       	movw	r30, r16

	dac_disable_clock(dac);
    322a:	80 83       	st	Z, r24
    322c:	c8 01       	movw	r24, r16
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    322e:	77 df       	rcall	.-274    	; 0x311e <dac_disable_clock>
	cpu_irq_restore(flags);
}
    3230:	df be       	out	0x3f, r13	; 63
    3232:	0f 90       	pop	r0
    3234:	df 91       	pop	r29
    3236:	cf 91       	pop	r28
    3238:	1f 91       	pop	r17
    323a:	0f 91       	pop	r16
    323c:	ff 90       	pop	r15
    323e:	ef 90       	pop	r14
    3240:	df 90       	pop	r13
    3242:	cf 90       	pop	r12
    3244:	bf 90       	pop	r11
    3246:	af 90       	pop	r10
    3248:	9f 90       	pop	r9
    324a:	08 95       	ret

0000324c <dac_read_configuration>:
 *
 * \param dac Pointer to DAC module.
 * \param conf Pointer to DAC configuration.
 */
void dac_read_configuration(DAC_t *dac, struct dac_config *conf)
{
    324c:	df 92       	push	r13
    324e:	ef 92       	push	r14
    3250:	ff 92       	push	r15
    3252:	0f 93       	push	r16
    3254:	1f 93       	push	r17
    3256:	cf 93       	push	r28
    3258:	df 93       	push	r29
    325a:	1f 92       	push	r1
    325c:	cd b7       	in	r28, 0x3d	; 61
    325e:	de b7       	in	r29, 0x3e	; 62
    3260:	8c 01       	movw	r16, r24
    3262:	7b 01       	movw	r14, r22

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    3264:	8f b7       	in	r24, 0x3f	; 63
    3266:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    3268:	f8 94       	cli
	return flags;
    326a:	d9 80       	ldd	r13, Y+1	; 0x01
	irqflags_t flags;

	flags = cpu_irq_save();
	dac_enable_clock(dac);
    326c:	c8 01       	movw	r24, r16
    326e:	47 df       	rcall	.-370    	; 0x30fe <dac_enable_clock>

	conf->ctrla = dac->CTRLA & ~DAC_ENABLE_bm;
    3270:	f8 01       	movw	r30, r16
    3272:	80 81       	ld	r24, Z
    3274:	8e 7f       	andi	r24, 0xFE	; 254
    3276:	f7 01       	movw	r30, r14
    3278:	80 83       	st	Z, r24
	conf->ctrlb = dac->CTRLB;
    327a:	f8 01       	movw	r30, r16
    327c:	81 81       	ldd	r24, Z+1	; 0x01
    327e:	f7 01       	movw	r30, r14
    3280:	81 83       	std	Z+1, r24	; 0x01
	conf->ctrlc = dac->CTRLC;
    3282:	f8 01       	movw	r30, r16
    3284:	82 81       	ldd	r24, Z+2	; 0x02
    3286:	f7 01       	movw	r30, r14
    3288:	82 83       	std	Z+2, r24	; 0x02
	conf->evctrl = dac->EVCTRL;
    328a:	f8 01       	movw	r30, r16
    328c:	83 81       	ldd	r24, Z+3	; 0x03
    328e:	f7 01       	movw	r30, r14

#if XMEGA_DAC_VERSION_1
	conf->timctrl = dac->TIMCTRL;
#endif

	dac_disable_clock(dac);
    3290:	83 83       	std	Z+3, r24	; 0x03
    3292:	c8 01       	movw	r24, r16
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    3294:	44 df       	rcall	.-376    	; 0x311e <dac_disable_clock>
	cpu_irq_restore(flags);
}
    3296:	df be       	out	0x3f, r13	; 63
    3298:	0f 90       	pop	r0
    329a:	df 91       	pop	r29
    329c:	cf 91       	pop	r28
    329e:	1f 91       	pop	r17
    32a0:	0f 91       	pop	r16
    32a2:	ff 90       	pop	r15
    32a4:	ef 90       	pop	r14
    32a6:	df 90       	pop	r13
    32a8:	08 95       	ret

000032aa <__vector_14>:
 *
 * This function will handle interrupt on Timer Counter CO overflow and
 * call the callback function.
 */
ISR(TCC0_OVF_vect)
{
    32aa:	1f 92       	push	r1
    32ac:	0f 92       	push	r0
    32ae:	0f b6       	in	r0, 0x3f	; 63
    32b0:	0f 92       	push	r0
    32b2:	11 24       	eor	r1, r1
    32b4:	0b b6       	in	r0, 0x3b	; 59
    32b6:	0f 92       	push	r0
    32b8:	2f 93       	push	r18
    32ba:	3f 93       	push	r19
    32bc:	4f 93       	push	r20
    32be:	5f 93       	push	r21
    32c0:	6f 93       	push	r22
    32c2:	7f 93       	push	r23
    32c4:	8f 93       	push	r24
    32c6:	9f 93       	push	r25
    32c8:	af 93       	push	r26
    32ca:	bf 93       	push	r27
    32cc:	ef 93       	push	r30
    32ce:	ff 93       	push	r31
	if (tc_tcc0_ovf_callback) {
    32d0:	e0 91 96 21 	lds	r30, 0x2196	; 0x802196 <tc_tcc0_ovf_callback>
    32d4:	f0 91 97 21 	lds	r31, 0x2197	; 0x802197 <tc_tcc0_ovf_callback+0x1>
    32d8:	30 97       	sbiw	r30, 0x00	; 0
    32da:	09 f0       	breq	.+2      	; 0x32de <__vector_14+0x34>
		tc_tcc0_ovf_callback();
    32dc:	19 95       	eicall
	}
}
    32de:	ff 91       	pop	r31
    32e0:	ef 91       	pop	r30
    32e2:	bf 91       	pop	r27
    32e4:	af 91       	pop	r26
    32e6:	9f 91       	pop	r25
    32e8:	8f 91       	pop	r24
    32ea:	7f 91       	pop	r23
    32ec:	6f 91       	pop	r22
    32ee:	5f 91       	pop	r21
    32f0:	4f 91       	pop	r20
    32f2:	3f 91       	pop	r19
    32f4:	2f 91       	pop	r18
    32f6:	0f 90       	pop	r0
    32f8:	0b be       	out	0x3b, r0	; 59
    32fa:	0f 90       	pop	r0
    32fc:	0f be       	out	0x3f, r0	; 63
    32fe:	0f 90       	pop	r0
    3300:	1f 90       	pop	r1
    3302:	18 95       	reti

00003304 <__vector_15>:
 *
 * This function will handle interrupt on Timer Counter CO error and
 * call the callback function.
 */
ISR(TCC0_ERR_vect)
{
    3304:	1f 92       	push	r1
    3306:	0f 92       	push	r0
    3308:	0f b6       	in	r0, 0x3f	; 63
    330a:	0f 92       	push	r0
    330c:	11 24       	eor	r1, r1
    330e:	0b b6       	in	r0, 0x3b	; 59
    3310:	0f 92       	push	r0
    3312:	2f 93       	push	r18
    3314:	3f 93       	push	r19
    3316:	4f 93       	push	r20
    3318:	5f 93       	push	r21
    331a:	6f 93       	push	r22
    331c:	7f 93       	push	r23
    331e:	8f 93       	push	r24
    3320:	9f 93       	push	r25
    3322:	af 93       	push	r26
    3324:	bf 93       	push	r27
    3326:	ef 93       	push	r30
    3328:	ff 93       	push	r31
	if (tc_tcc0_err_callback) {
    332a:	e0 91 94 21 	lds	r30, 0x2194	; 0x802194 <tc_tcc0_err_callback>
    332e:	f0 91 95 21 	lds	r31, 0x2195	; 0x802195 <tc_tcc0_err_callback+0x1>
    3332:	30 97       	sbiw	r30, 0x00	; 0
    3334:	09 f0       	breq	.+2      	; 0x3338 <__vector_15+0x34>
		tc_tcc0_err_callback();
    3336:	19 95       	eicall
	}
}
    3338:	ff 91       	pop	r31
    333a:	ef 91       	pop	r30
    333c:	bf 91       	pop	r27
    333e:	af 91       	pop	r26
    3340:	9f 91       	pop	r25
    3342:	8f 91       	pop	r24
    3344:	7f 91       	pop	r23
    3346:	6f 91       	pop	r22
    3348:	5f 91       	pop	r21
    334a:	4f 91       	pop	r20
    334c:	3f 91       	pop	r19
    334e:	2f 91       	pop	r18
    3350:	0f 90       	pop	r0
    3352:	0b be       	out	0x3b, r0	; 59
    3354:	0f 90       	pop	r0
    3356:	0f be       	out	0x3f, r0	; 63
    3358:	0f 90       	pop	r0
    335a:	1f 90       	pop	r1
    335c:	18 95       	reti

0000335e <__vector_16>:
 *
 * This function will handle interrupt on Timer Counter CO Compare/CaptureA and
 * call the callback function.
 */
ISR(TCC0_CCA_vect)
{
    335e:	1f 92       	push	r1
    3360:	0f 92       	push	r0
    3362:	0f b6       	in	r0, 0x3f	; 63
    3364:	0f 92       	push	r0
    3366:	11 24       	eor	r1, r1
    3368:	0b b6       	in	r0, 0x3b	; 59
    336a:	0f 92       	push	r0
    336c:	2f 93       	push	r18
    336e:	3f 93       	push	r19
    3370:	4f 93       	push	r20
    3372:	5f 93       	push	r21
    3374:	6f 93       	push	r22
    3376:	7f 93       	push	r23
    3378:	8f 93       	push	r24
    337a:	9f 93       	push	r25
    337c:	af 93       	push	r26
    337e:	bf 93       	push	r27
    3380:	ef 93       	push	r30
    3382:	ff 93       	push	r31
	if (tc_tcc0_cca_callback) {
    3384:	e0 91 92 21 	lds	r30, 0x2192	; 0x802192 <tc_tcc0_cca_callback>
    3388:	f0 91 93 21 	lds	r31, 0x2193	; 0x802193 <tc_tcc0_cca_callback+0x1>
    338c:	30 97       	sbiw	r30, 0x00	; 0
    338e:	09 f0       	breq	.+2      	; 0x3392 <__vector_16+0x34>
		tc_tcc0_cca_callback();
    3390:	19 95       	eicall
	}
}
    3392:	ff 91       	pop	r31
    3394:	ef 91       	pop	r30
    3396:	bf 91       	pop	r27
    3398:	af 91       	pop	r26
    339a:	9f 91       	pop	r25
    339c:	8f 91       	pop	r24
    339e:	7f 91       	pop	r23
    33a0:	6f 91       	pop	r22
    33a2:	5f 91       	pop	r21
    33a4:	4f 91       	pop	r20
    33a6:	3f 91       	pop	r19
    33a8:	2f 91       	pop	r18
    33aa:	0f 90       	pop	r0
    33ac:	0b be       	out	0x3b, r0	; 59
    33ae:	0f 90       	pop	r0
    33b0:	0f be       	out	0x3f, r0	; 63
    33b2:	0f 90       	pop	r0
    33b4:	1f 90       	pop	r1
    33b6:	18 95       	reti

000033b8 <__vector_17>:
 *
 * This function will handle interrupt on Timer Counter CO Compare/CaptureB and
 * call the callback function.
 */
ISR(TCC0_CCB_vect)
{
    33b8:	1f 92       	push	r1
    33ba:	0f 92       	push	r0
    33bc:	0f b6       	in	r0, 0x3f	; 63
    33be:	0f 92       	push	r0
    33c0:	11 24       	eor	r1, r1
    33c2:	0b b6       	in	r0, 0x3b	; 59
    33c4:	0f 92       	push	r0
    33c6:	2f 93       	push	r18
    33c8:	3f 93       	push	r19
    33ca:	4f 93       	push	r20
    33cc:	5f 93       	push	r21
    33ce:	6f 93       	push	r22
    33d0:	7f 93       	push	r23
    33d2:	8f 93       	push	r24
    33d4:	9f 93       	push	r25
    33d6:	af 93       	push	r26
    33d8:	bf 93       	push	r27
    33da:	ef 93       	push	r30
    33dc:	ff 93       	push	r31
	if (tc_tcc0_ccb_callback) {
    33de:	e0 91 90 21 	lds	r30, 0x2190	; 0x802190 <tc_tcc0_ccb_callback>
    33e2:	f0 91 91 21 	lds	r31, 0x2191	; 0x802191 <tc_tcc0_ccb_callback+0x1>
    33e6:	30 97       	sbiw	r30, 0x00	; 0
    33e8:	09 f0       	breq	.+2      	; 0x33ec <__vector_17+0x34>
		tc_tcc0_ccb_callback();
    33ea:	19 95       	eicall
	}
}
    33ec:	ff 91       	pop	r31
    33ee:	ef 91       	pop	r30
    33f0:	bf 91       	pop	r27
    33f2:	af 91       	pop	r26
    33f4:	9f 91       	pop	r25
    33f6:	8f 91       	pop	r24
    33f8:	7f 91       	pop	r23
    33fa:	6f 91       	pop	r22
    33fc:	5f 91       	pop	r21
    33fe:	4f 91       	pop	r20
    3400:	3f 91       	pop	r19
    3402:	2f 91       	pop	r18
    3404:	0f 90       	pop	r0
    3406:	0b be       	out	0x3b, r0	; 59
    3408:	0f 90       	pop	r0
    340a:	0f be       	out	0x3f, r0	; 63
    340c:	0f 90       	pop	r0
    340e:	1f 90       	pop	r1
    3410:	18 95       	reti

00003412 <__vector_18>:
 *
 * This function will handle interrupt on Timer Counter CO Compare/CaptureC and
 * call the callback function.
 */
ISR(TCC0_CCC_vect)
{
    3412:	1f 92       	push	r1
    3414:	0f 92       	push	r0
    3416:	0f b6       	in	r0, 0x3f	; 63
    3418:	0f 92       	push	r0
    341a:	11 24       	eor	r1, r1
    341c:	0b b6       	in	r0, 0x3b	; 59
    341e:	0f 92       	push	r0
    3420:	2f 93       	push	r18
    3422:	3f 93       	push	r19
    3424:	4f 93       	push	r20
    3426:	5f 93       	push	r21
    3428:	6f 93       	push	r22
    342a:	7f 93       	push	r23
    342c:	8f 93       	push	r24
    342e:	9f 93       	push	r25
    3430:	af 93       	push	r26
    3432:	bf 93       	push	r27
    3434:	ef 93       	push	r30
    3436:	ff 93       	push	r31
	if (tc_tcc0_ccc_callback) {
    3438:	e0 91 8e 21 	lds	r30, 0x218E	; 0x80218e <tc_tcc0_ccc_callback>
    343c:	f0 91 8f 21 	lds	r31, 0x218F	; 0x80218f <tc_tcc0_ccc_callback+0x1>
    3440:	30 97       	sbiw	r30, 0x00	; 0
    3442:	09 f0       	breq	.+2      	; 0x3446 <__vector_18+0x34>
		tc_tcc0_ccc_callback();
    3444:	19 95       	eicall
	}
}
    3446:	ff 91       	pop	r31
    3448:	ef 91       	pop	r30
    344a:	bf 91       	pop	r27
    344c:	af 91       	pop	r26
    344e:	9f 91       	pop	r25
    3450:	8f 91       	pop	r24
    3452:	7f 91       	pop	r23
    3454:	6f 91       	pop	r22
    3456:	5f 91       	pop	r21
    3458:	4f 91       	pop	r20
    345a:	3f 91       	pop	r19
    345c:	2f 91       	pop	r18
    345e:	0f 90       	pop	r0
    3460:	0b be       	out	0x3b, r0	; 59
    3462:	0f 90       	pop	r0
    3464:	0f be       	out	0x3f, r0	; 63
    3466:	0f 90       	pop	r0
    3468:	1f 90       	pop	r1
    346a:	18 95       	reti

0000346c <__vector_19>:
 *
 * This function will handle interrupt on Timer Counter CO Compare/CaptureD and
 * call the callback function.
 */
ISR(TCC0_CCD_vect)
{
    346c:	1f 92       	push	r1
    346e:	0f 92       	push	r0
    3470:	0f b6       	in	r0, 0x3f	; 63
    3472:	0f 92       	push	r0
    3474:	11 24       	eor	r1, r1
    3476:	0b b6       	in	r0, 0x3b	; 59
    3478:	0f 92       	push	r0
    347a:	2f 93       	push	r18
    347c:	3f 93       	push	r19
    347e:	4f 93       	push	r20
    3480:	5f 93       	push	r21
    3482:	6f 93       	push	r22
    3484:	7f 93       	push	r23
    3486:	8f 93       	push	r24
    3488:	9f 93       	push	r25
    348a:	af 93       	push	r26
    348c:	bf 93       	push	r27
    348e:	ef 93       	push	r30
    3490:	ff 93       	push	r31
	if (tc_tcc0_ccd_callback) {
    3492:	e0 91 8c 21 	lds	r30, 0x218C	; 0x80218c <tc_tcc0_ccd_callback>
    3496:	f0 91 8d 21 	lds	r31, 0x218D	; 0x80218d <tc_tcc0_ccd_callback+0x1>
    349a:	30 97       	sbiw	r30, 0x00	; 0
    349c:	09 f0       	breq	.+2      	; 0x34a0 <__vector_19+0x34>
		tc_tcc0_ccd_callback();
    349e:	19 95       	eicall
	}
}
    34a0:	ff 91       	pop	r31
    34a2:	ef 91       	pop	r30
    34a4:	bf 91       	pop	r27
    34a6:	af 91       	pop	r26
    34a8:	9f 91       	pop	r25
    34aa:	8f 91       	pop	r24
    34ac:	7f 91       	pop	r23
    34ae:	6f 91       	pop	r22
    34b0:	5f 91       	pop	r21
    34b2:	4f 91       	pop	r20
    34b4:	3f 91       	pop	r19
    34b6:	2f 91       	pop	r18
    34b8:	0f 90       	pop	r0
    34ba:	0b be       	out	0x3b, r0	; 59
    34bc:	0f 90       	pop	r0
    34be:	0f be       	out	0x3f, r0	; 63
    34c0:	0f 90       	pop	r0
    34c2:	1f 90       	pop	r1
    34c4:	18 95       	reti

000034c6 <__vector_20>:
 *
 * This function will handle interrupt on Timer Counter C1 overflow and
 * call the callback function.
 */
ISR(TCC1_OVF_vect)
{
    34c6:	1f 92       	push	r1
    34c8:	0f 92       	push	r0
    34ca:	0f b6       	in	r0, 0x3f	; 63
    34cc:	0f 92       	push	r0
    34ce:	11 24       	eor	r1, r1
    34d0:	0b b6       	in	r0, 0x3b	; 59
    34d2:	0f 92       	push	r0
    34d4:	2f 93       	push	r18
    34d6:	3f 93       	push	r19
    34d8:	4f 93       	push	r20
    34da:	5f 93       	push	r21
    34dc:	6f 93       	push	r22
    34de:	7f 93       	push	r23
    34e0:	8f 93       	push	r24
    34e2:	9f 93       	push	r25
    34e4:	af 93       	push	r26
    34e6:	bf 93       	push	r27
    34e8:	ef 93       	push	r30
    34ea:	ff 93       	push	r31
	if (tc_tcc1_ovf_callback) {
    34ec:	e0 91 8a 21 	lds	r30, 0x218A	; 0x80218a <tc_tcc1_ovf_callback>
    34f0:	f0 91 8b 21 	lds	r31, 0x218B	; 0x80218b <tc_tcc1_ovf_callback+0x1>
    34f4:	30 97       	sbiw	r30, 0x00	; 0
    34f6:	09 f0       	breq	.+2      	; 0x34fa <__vector_20+0x34>
		tc_tcc1_ovf_callback();
    34f8:	19 95       	eicall
	}
}
    34fa:	ff 91       	pop	r31
    34fc:	ef 91       	pop	r30
    34fe:	bf 91       	pop	r27
    3500:	af 91       	pop	r26
    3502:	9f 91       	pop	r25
    3504:	8f 91       	pop	r24
    3506:	7f 91       	pop	r23
    3508:	6f 91       	pop	r22
    350a:	5f 91       	pop	r21
    350c:	4f 91       	pop	r20
    350e:	3f 91       	pop	r19
    3510:	2f 91       	pop	r18
    3512:	0f 90       	pop	r0
    3514:	0b be       	out	0x3b, r0	; 59
    3516:	0f 90       	pop	r0
    3518:	0f be       	out	0x3f, r0	; 63
    351a:	0f 90       	pop	r0
    351c:	1f 90       	pop	r1
    351e:	18 95       	reti

00003520 <__vector_21>:
 *
 * This function will handle interrupt on Timer Counter C1 error and
 * call the callback function.
 */
ISR(TCC1_ERR_vect)
{
    3520:	1f 92       	push	r1
    3522:	0f 92       	push	r0
    3524:	0f b6       	in	r0, 0x3f	; 63
    3526:	0f 92       	push	r0
    3528:	11 24       	eor	r1, r1
    352a:	0b b6       	in	r0, 0x3b	; 59
    352c:	0f 92       	push	r0
    352e:	2f 93       	push	r18
    3530:	3f 93       	push	r19
    3532:	4f 93       	push	r20
    3534:	5f 93       	push	r21
    3536:	6f 93       	push	r22
    3538:	7f 93       	push	r23
    353a:	8f 93       	push	r24
    353c:	9f 93       	push	r25
    353e:	af 93       	push	r26
    3540:	bf 93       	push	r27
    3542:	ef 93       	push	r30
    3544:	ff 93       	push	r31
	if (tc_tcc1_err_callback) {
    3546:	e0 91 88 21 	lds	r30, 0x2188	; 0x802188 <tc_tcc1_err_callback>
    354a:	f0 91 89 21 	lds	r31, 0x2189	; 0x802189 <tc_tcc1_err_callback+0x1>
    354e:	30 97       	sbiw	r30, 0x00	; 0
    3550:	09 f0       	breq	.+2      	; 0x3554 <__vector_21+0x34>
		tc_tcc1_err_callback();
    3552:	19 95       	eicall
	}
}
    3554:	ff 91       	pop	r31
    3556:	ef 91       	pop	r30
    3558:	bf 91       	pop	r27
    355a:	af 91       	pop	r26
    355c:	9f 91       	pop	r25
    355e:	8f 91       	pop	r24
    3560:	7f 91       	pop	r23
    3562:	6f 91       	pop	r22
    3564:	5f 91       	pop	r21
    3566:	4f 91       	pop	r20
    3568:	3f 91       	pop	r19
    356a:	2f 91       	pop	r18
    356c:	0f 90       	pop	r0
    356e:	0b be       	out	0x3b, r0	; 59
    3570:	0f 90       	pop	r0
    3572:	0f be       	out	0x3f, r0	; 63
    3574:	0f 90       	pop	r0
    3576:	1f 90       	pop	r1
    3578:	18 95       	reti

0000357a <__vector_22>:
 *
 * This function will handle interrupt on Timer Counter C1 Compare/CaptureA and
 * call the callback function.
 */
ISR(TCC1_CCA_vect)
{
    357a:	1f 92       	push	r1
    357c:	0f 92       	push	r0
    357e:	0f b6       	in	r0, 0x3f	; 63
    3580:	0f 92       	push	r0
    3582:	11 24       	eor	r1, r1
    3584:	0b b6       	in	r0, 0x3b	; 59
    3586:	0f 92       	push	r0
    3588:	2f 93       	push	r18
    358a:	3f 93       	push	r19
    358c:	4f 93       	push	r20
    358e:	5f 93       	push	r21
    3590:	6f 93       	push	r22
    3592:	7f 93       	push	r23
    3594:	8f 93       	push	r24
    3596:	9f 93       	push	r25
    3598:	af 93       	push	r26
    359a:	bf 93       	push	r27
    359c:	ef 93       	push	r30
    359e:	ff 93       	push	r31
	if (tc_tcc1_cca_callback) {
    35a0:	e0 91 86 21 	lds	r30, 0x2186	; 0x802186 <tc_tcc1_cca_callback>
    35a4:	f0 91 87 21 	lds	r31, 0x2187	; 0x802187 <tc_tcc1_cca_callback+0x1>
    35a8:	30 97       	sbiw	r30, 0x00	; 0
    35aa:	09 f0       	breq	.+2      	; 0x35ae <__vector_22+0x34>
		tc_tcc1_cca_callback();
    35ac:	19 95       	eicall
	}
}
    35ae:	ff 91       	pop	r31
    35b0:	ef 91       	pop	r30
    35b2:	bf 91       	pop	r27
    35b4:	af 91       	pop	r26
    35b6:	9f 91       	pop	r25
    35b8:	8f 91       	pop	r24
    35ba:	7f 91       	pop	r23
    35bc:	6f 91       	pop	r22
    35be:	5f 91       	pop	r21
    35c0:	4f 91       	pop	r20
    35c2:	3f 91       	pop	r19
    35c4:	2f 91       	pop	r18
    35c6:	0f 90       	pop	r0
    35c8:	0b be       	out	0x3b, r0	; 59
    35ca:	0f 90       	pop	r0
    35cc:	0f be       	out	0x3f, r0	; 63
    35ce:	0f 90       	pop	r0
    35d0:	1f 90       	pop	r1
    35d2:	18 95       	reti

000035d4 <__vector_23>:
 *
 * This function will handle interrupt on Timer Counter C1 Compare/CaptureB and
 * call the callback function.
 */
ISR(TCC1_CCB_vect)
{
    35d4:	1f 92       	push	r1
    35d6:	0f 92       	push	r0
    35d8:	0f b6       	in	r0, 0x3f	; 63
    35da:	0f 92       	push	r0
    35dc:	11 24       	eor	r1, r1
    35de:	0b b6       	in	r0, 0x3b	; 59
    35e0:	0f 92       	push	r0
    35e2:	2f 93       	push	r18
    35e4:	3f 93       	push	r19
    35e6:	4f 93       	push	r20
    35e8:	5f 93       	push	r21
    35ea:	6f 93       	push	r22
    35ec:	7f 93       	push	r23
    35ee:	8f 93       	push	r24
    35f0:	9f 93       	push	r25
    35f2:	af 93       	push	r26
    35f4:	bf 93       	push	r27
    35f6:	ef 93       	push	r30
    35f8:	ff 93       	push	r31
	if (tc_tcc1_ccb_callback) {
    35fa:	e0 91 84 21 	lds	r30, 0x2184	; 0x802184 <tc_tcc1_ccb_callback>
    35fe:	f0 91 85 21 	lds	r31, 0x2185	; 0x802185 <tc_tcc1_ccb_callback+0x1>
    3602:	30 97       	sbiw	r30, 0x00	; 0
    3604:	09 f0       	breq	.+2      	; 0x3608 <__vector_23+0x34>
		tc_tcc1_ccb_callback();
    3606:	19 95       	eicall
	}
}
    3608:	ff 91       	pop	r31
    360a:	ef 91       	pop	r30
    360c:	bf 91       	pop	r27
    360e:	af 91       	pop	r26
    3610:	9f 91       	pop	r25
    3612:	8f 91       	pop	r24
    3614:	7f 91       	pop	r23
    3616:	6f 91       	pop	r22
    3618:	5f 91       	pop	r21
    361a:	4f 91       	pop	r20
    361c:	3f 91       	pop	r19
    361e:	2f 91       	pop	r18
    3620:	0f 90       	pop	r0
    3622:	0b be       	out	0x3b, r0	; 59
    3624:	0f 90       	pop	r0
    3626:	0f be       	out	0x3f, r0	; 63
    3628:	0f 90       	pop	r0
    362a:	1f 90       	pop	r1
    362c:	18 95       	reti

0000362e <__vector_77>:
 *
 * This function will handle interrupt on Timer Counter D0 overflow and
 * call the callback function.
 */
ISR(TCD0_OVF_vect)
{
    362e:	1f 92       	push	r1
    3630:	0f 92       	push	r0
    3632:	0f b6       	in	r0, 0x3f	; 63
    3634:	0f 92       	push	r0
    3636:	11 24       	eor	r1, r1
    3638:	0b b6       	in	r0, 0x3b	; 59
    363a:	0f 92       	push	r0
    363c:	2f 93       	push	r18
    363e:	3f 93       	push	r19
    3640:	4f 93       	push	r20
    3642:	5f 93       	push	r21
    3644:	6f 93       	push	r22
    3646:	7f 93       	push	r23
    3648:	8f 93       	push	r24
    364a:	9f 93       	push	r25
    364c:	af 93       	push	r26
    364e:	bf 93       	push	r27
    3650:	ef 93       	push	r30
    3652:	ff 93       	push	r31
	if (tc_tcd0_ovf_callback) {
    3654:	e0 91 82 21 	lds	r30, 0x2182	; 0x802182 <tc_tcd0_ovf_callback>
    3658:	f0 91 83 21 	lds	r31, 0x2183	; 0x802183 <tc_tcd0_ovf_callback+0x1>
    365c:	30 97       	sbiw	r30, 0x00	; 0
    365e:	09 f0       	breq	.+2      	; 0x3662 <__vector_77+0x34>
		tc_tcd0_ovf_callback();
    3660:	19 95       	eicall
	}
}
    3662:	ff 91       	pop	r31
    3664:	ef 91       	pop	r30
    3666:	bf 91       	pop	r27
    3668:	af 91       	pop	r26
    366a:	9f 91       	pop	r25
    366c:	8f 91       	pop	r24
    366e:	7f 91       	pop	r23
    3670:	6f 91       	pop	r22
    3672:	5f 91       	pop	r21
    3674:	4f 91       	pop	r20
    3676:	3f 91       	pop	r19
    3678:	2f 91       	pop	r18
    367a:	0f 90       	pop	r0
    367c:	0b be       	out	0x3b, r0	; 59
    367e:	0f 90       	pop	r0
    3680:	0f be       	out	0x3f, r0	; 63
    3682:	0f 90       	pop	r0
    3684:	1f 90       	pop	r1
    3686:	18 95       	reti

00003688 <__vector_78>:
 *
 * This function will handle interrupt on Timer Counter D0 error and
 * call the callback function.
 */
ISR(TCD0_ERR_vect)
{
    3688:	1f 92       	push	r1
    368a:	0f 92       	push	r0
    368c:	0f b6       	in	r0, 0x3f	; 63
    368e:	0f 92       	push	r0
    3690:	11 24       	eor	r1, r1
    3692:	0b b6       	in	r0, 0x3b	; 59
    3694:	0f 92       	push	r0
    3696:	2f 93       	push	r18
    3698:	3f 93       	push	r19
    369a:	4f 93       	push	r20
    369c:	5f 93       	push	r21
    369e:	6f 93       	push	r22
    36a0:	7f 93       	push	r23
    36a2:	8f 93       	push	r24
    36a4:	9f 93       	push	r25
    36a6:	af 93       	push	r26
    36a8:	bf 93       	push	r27
    36aa:	ef 93       	push	r30
    36ac:	ff 93       	push	r31
	if (tc_tcd0_err_callback) {
    36ae:	e0 91 80 21 	lds	r30, 0x2180	; 0x802180 <tc_tcd0_err_callback>
    36b2:	f0 91 81 21 	lds	r31, 0x2181	; 0x802181 <tc_tcd0_err_callback+0x1>
    36b6:	30 97       	sbiw	r30, 0x00	; 0
    36b8:	09 f0       	breq	.+2      	; 0x36bc <__vector_78+0x34>
		tc_tcd0_err_callback();
    36ba:	19 95       	eicall
	}
}
    36bc:	ff 91       	pop	r31
    36be:	ef 91       	pop	r30
    36c0:	bf 91       	pop	r27
    36c2:	af 91       	pop	r26
    36c4:	9f 91       	pop	r25
    36c6:	8f 91       	pop	r24
    36c8:	7f 91       	pop	r23
    36ca:	6f 91       	pop	r22
    36cc:	5f 91       	pop	r21
    36ce:	4f 91       	pop	r20
    36d0:	3f 91       	pop	r19
    36d2:	2f 91       	pop	r18
    36d4:	0f 90       	pop	r0
    36d6:	0b be       	out	0x3b, r0	; 59
    36d8:	0f 90       	pop	r0
    36da:	0f be       	out	0x3f, r0	; 63
    36dc:	0f 90       	pop	r0
    36de:	1f 90       	pop	r1
    36e0:	18 95       	reti

000036e2 <__vector_79>:
 *
 * This function will handle interrupt on Timer Counter D0 Compare/CaptureA and
 * call the callback function.
 */
ISR(TCD0_CCA_vect)
{
    36e2:	1f 92       	push	r1
    36e4:	0f 92       	push	r0
    36e6:	0f b6       	in	r0, 0x3f	; 63
    36e8:	0f 92       	push	r0
    36ea:	11 24       	eor	r1, r1
    36ec:	0b b6       	in	r0, 0x3b	; 59
    36ee:	0f 92       	push	r0
    36f0:	2f 93       	push	r18
    36f2:	3f 93       	push	r19
    36f4:	4f 93       	push	r20
    36f6:	5f 93       	push	r21
    36f8:	6f 93       	push	r22
    36fa:	7f 93       	push	r23
    36fc:	8f 93       	push	r24
    36fe:	9f 93       	push	r25
    3700:	af 93       	push	r26
    3702:	bf 93       	push	r27
    3704:	ef 93       	push	r30
    3706:	ff 93       	push	r31
	if (tc_tcd0_cca_callback) {
    3708:	e0 91 7e 21 	lds	r30, 0x217E	; 0x80217e <tc_tcd0_cca_callback>
    370c:	f0 91 7f 21 	lds	r31, 0x217F	; 0x80217f <tc_tcd0_cca_callback+0x1>
    3710:	30 97       	sbiw	r30, 0x00	; 0
    3712:	09 f0       	breq	.+2      	; 0x3716 <__vector_79+0x34>
		tc_tcd0_cca_callback();
    3714:	19 95       	eicall
	}
}
    3716:	ff 91       	pop	r31
    3718:	ef 91       	pop	r30
    371a:	bf 91       	pop	r27
    371c:	af 91       	pop	r26
    371e:	9f 91       	pop	r25
    3720:	8f 91       	pop	r24
    3722:	7f 91       	pop	r23
    3724:	6f 91       	pop	r22
    3726:	5f 91       	pop	r21
    3728:	4f 91       	pop	r20
    372a:	3f 91       	pop	r19
    372c:	2f 91       	pop	r18
    372e:	0f 90       	pop	r0
    3730:	0b be       	out	0x3b, r0	; 59
    3732:	0f 90       	pop	r0
    3734:	0f be       	out	0x3f, r0	; 63
    3736:	0f 90       	pop	r0
    3738:	1f 90       	pop	r1
    373a:	18 95       	reti

0000373c <__vector_80>:
 *
 * This function will handle interrupt on Timer Counter D0 Compare/CaptureB and
 * call the callback function.
 */
ISR(TCD0_CCB_vect)
{
    373c:	1f 92       	push	r1
    373e:	0f 92       	push	r0
    3740:	0f b6       	in	r0, 0x3f	; 63
    3742:	0f 92       	push	r0
    3744:	11 24       	eor	r1, r1
    3746:	0b b6       	in	r0, 0x3b	; 59
    3748:	0f 92       	push	r0
    374a:	2f 93       	push	r18
    374c:	3f 93       	push	r19
    374e:	4f 93       	push	r20
    3750:	5f 93       	push	r21
    3752:	6f 93       	push	r22
    3754:	7f 93       	push	r23
    3756:	8f 93       	push	r24
    3758:	9f 93       	push	r25
    375a:	af 93       	push	r26
    375c:	bf 93       	push	r27
    375e:	ef 93       	push	r30
    3760:	ff 93       	push	r31
	if (tc_tcd0_ccb_callback) {
    3762:	e0 91 7c 21 	lds	r30, 0x217C	; 0x80217c <tc_tcd0_ccb_callback>
    3766:	f0 91 7d 21 	lds	r31, 0x217D	; 0x80217d <tc_tcd0_ccb_callback+0x1>
    376a:	30 97       	sbiw	r30, 0x00	; 0
    376c:	09 f0       	breq	.+2      	; 0x3770 <__vector_80+0x34>
		tc_tcd0_ccb_callback();
    376e:	19 95       	eicall
	}
}
    3770:	ff 91       	pop	r31
    3772:	ef 91       	pop	r30
    3774:	bf 91       	pop	r27
    3776:	af 91       	pop	r26
    3778:	9f 91       	pop	r25
    377a:	8f 91       	pop	r24
    377c:	7f 91       	pop	r23
    377e:	6f 91       	pop	r22
    3780:	5f 91       	pop	r21
    3782:	4f 91       	pop	r20
    3784:	3f 91       	pop	r19
    3786:	2f 91       	pop	r18
    3788:	0f 90       	pop	r0
    378a:	0b be       	out	0x3b, r0	; 59
    378c:	0f 90       	pop	r0
    378e:	0f be       	out	0x3f, r0	; 63
    3790:	0f 90       	pop	r0
    3792:	1f 90       	pop	r1
    3794:	18 95       	reti

00003796 <__vector_81>:
 *
 * This function will handle interrupt on Timer Counter D0 Compare/CaptureC and
 * call the callback function.
 */
ISR(TCD0_CCC_vect)
{
    3796:	1f 92       	push	r1
    3798:	0f 92       	push	r0
    379a:	0f b6       	in	r0, 0x3f	; 63
    379c:	0f 92       	push	r0
    379e:	11 24       	eor	r1, r1
    37a0:	0b b6       	in	r0, 0x3b	; 59
    37a2:	0f 92       	push	r0
    37a4:	2f 93       	push	r18
    37a6:	3f 93       	push	r19
    37a8:	4f 93       	push	r20
    37aa:	5f 93       	push	r21
    37ac:	6f 93       	push	r22
    37ae:	7f 93       	push	r23
    37b0:	8f 93       	push	r24
    37b2:	9f 93       	push	r25
    37b4:	af 93       	push	r26
    37b6:	bf 93       	push	r27
    37b8:	ef 93       	push	r30
    37ba:	ff 93       	push	r31
	if (tc_tcd0_ccc_callback) {
    37bc:	e0 91 7a 21 	lds	r30, 0x217A	; 0x80217a <tc_tcd0_ccc_callback>
    37c0:	f0 91 7b 21 	lds	r31, 0x217B	; 0x80217b <tc_tcd0_ccc_callback+0x1>
    37c4:	30 97       	sbiw	r30, 0x00	; 0
    37c6:	09 f0       	breq	.+2      	; 0x37ca <__vector_81+0x34>
		tc_tcd0_ccc_callback();
    37c8:	19 95       	eicall
	}
}
    37ca:	ff 91       	pop	r31
    37cc:	ef 91       	pop	r30
    37ce:	bf 91       	pop	r27
    37d0:	af 91       	pop	r26
    37d2:	9f 91       	pop	r25
    37d4:	8f 91       	pop	r24
    37d6:	7f 91       	pop	r23
    37d8:	6f 91       	pop	r22
    37da:	5f 91       	pop	r21
    37dc:	4f 91       	pop	r20
    37de:	3f 91       	pop	r19
    37e0:	2f 91       	pop	r18
    37e2:	0f 90       	pop	r0
    37e4:	0b be       	out	0x3b, r0	; 59
    37e6:	0f 90       	pop	r0
    37e8:	0f be       	out	0x3f, r0	; 63
    37ea:	0f 90       	pop	r0
    37ec:	1f 90       	pop	r1
    37ee:	18 95       	reti

000037f0 <__vector_82>:
 *
 * This function will handle interrupt on Timer Counter D0 Compare/CaptureD and
 * call the callback function.
 */
ISR(TCD0_CCD_vect)
{
    37f0:	1f 92       	push	r1
    37f2:	0f 92       	push	r0
    37f4:	0f b6       	in	r0, 0x3f	; 63
    37f6:	0f 92       	push	r0
    37f8:	11 24       	eor	r1, r1
    37fa:	0b b6       	in	r0, 0x3b	; 59
    37fc:	0f 92       	push	r0
    37fe:	2f 93       	push	r18
    3800:	3f 93       	push	r19
    3802:	4f 93       	push	r20
    3804:	5f 93       	push	r21
    3806:	6f 93       	push	r22
    3808:	7f 93       	push	r23
    380a:	8f 93       	push	r24
    380c:	9f 93       	push	r25
    380e:	af 93       	push	r26
    3810:	bf 93       	push	r27
    3812:	ef 93       	push	r30
    3814:	ff 93       	push	r31
	if (tc_tcd0_ccd_callback) {
    3816:	e0 91 78 21 	lds	r30, 0x2178	; 0x802178 <tc_tcd0_ccd_callback>
    381a:	f0 91 79 21 	lds	r31, 0x2179	; 0x802179 <tc_tcd0_ccd_callback+0x1>
    381e:	30 97       	sbiw	r30, 0x00	; 0
    3820:	09 f0       	breq	.+2      	; 0x3824 <__vector_82+0x34>
		tc_tcd0_ccd_callback();
    3822:	19 95       	eicall
	}
}
    3824:	ff 91       	pop	r31
    3826:	ef 91       	pop	r30
    3828:	bf 91       	pop	r27
    382a:	af 91       	pop	r26
    382c:	9f 91       	pop	r25
    382e:	8f 91       	pop	r24
    3830:	7f 91       	pop	r23
    3832:	6f 91       	pop	r22
    3834:	5f 91       	pop	r21
    3836:	4f 91       	pop	r20
    3838:	3f 91       	pop	r19
    383a:	2f 91       	pop	r18
    383c:	0f 90       	pop	r0
    383e:	0b be       	out	0x3b, r0	; 59
    3840:	0f 90       	pop	r0
    3842:	0f be       	out	0x3f, r0	; 63
    3844:	0f 90       	pop	r0
    3846:	1f 90       	pop	r1
    3848:	18 95       	reti

0000384a <__vector_83>:
 *
 * This function will handle interrupt on Timer Counter D1 overflow and
 * call the callback function.
 */
ISR(TCD1_OVF_vect)
{
    384a:	1f 92       	push	r1
    384c:	0f 92       	push	r0
    384e:	0f b6       	in	r0, 0x3f	; 63
    3850:	0f 92       	push	r0
    3852:	11 24       	eor	r1, r1
    3854:	0b b6       	in	r0, 0x3b	; 59
    3856:	0f 92       	push	r0
    3858:	2f 93       	push	r18
    385a:	3f 93       	push	r19
    385c:	4f 93       	push	r20
    385e:	5f 93       	push	r21
    3860:	6f 93       	push	r22
    3862:	7f 93       	push	r23
    3864:	8f 93       	push	r24
    3866:	9f 93       	push	r25
    3868:	af 93       	push	r26
    386a:	bf 93       	push	r27
    386c:	ef 93       	push	r30
    386e:	ff 93       	push	r31
	if (tc_tcd1_ovf_callback) {
    3870:	e0 91 76 21 	lds	r30, 0x2176	; 0x802176 <tc_tcd1_ovf_callback>
    3874:	f0 91 77 21 	lds	r31, 0x2177	; 0x802177 <tc_tcd1_ovf_callback+0x1>
    3878:	30 97       	sbiw	r30, 0x00	; 0
    387a:	09 f0       	breq	.+2      	; 0x387e <__vector_83+0x34>
		tc_tcd1_ovf_callback();
    387c:	19 95       	eicall
	}
}
    387e:	ff 91       	pop	r31
    3880:	ef 91       	pop	r30
    3882:	bf 91       	pop	r27
    3884:	af 91       	pop	r26
    3886:	9f 91       	pop	r25
    3888:	8f 91       	pop	r24
    388a:	7f 91       	pop	r23
    388c:	6f 91       	pop	r22
    388e:	5f 91       	pop	r21
    3890:	4f 91       	pop	r20
    3892:	3f 91       	pop	r19
    3894:	2f 91       	pop	r18
    3896:	0f 90       	pop	r0
    3898:	0b be       	out	0x3b, r0	; 59
    389a:	0f 90       	pop	r0
    389c:	0f be       	out	0x3f, r0	; 63
    389e:	0f 90       	pop	r0
    38a0:	1f 90       	pop	r1
    38a2:	18 95       	reti

000038a4 <__vector_84>:
 *
 * This function will handle interrupt on Timer Counter D1 error and
 * call the callback function.
 */
ISR(TCD1_ERR_vect)
{
    38a4:	1f 92       	push	r1
    38a6:	0f 92       	push	r0
    38a8:	0f b6       	in	r0, 0x3f	; 63
    38aa:	0f 92       	push	r0
    38ac:	11 24       	eor	r1, r1
    38ae:	0b b6       	in	r0, 0x3b	; 59
    38b0:	0f 92       	push	r0
    38b2:	2f 93       	push	r18
    38b4:	3f 93       	push	r19
    38b6:	4f 93       	push	r20
    38b8:	5f 93       	push	r21
    38ba:	6f 93       	push	r22
    38bc:	7f 93       	push	r23
    38be:	8f 93       	push	r24
    38c0:	9f 93       	push	r25
    38c2:	af 93       	push	r26
    38c4:	bf 93       	push	r27
    38c6:	ef 93       	push	r30
    38c8:	ff 93       	push	r31
	if (tc_tcd1_err_callback) {
    38ca:	e0 91 74 21 	lds	r30, 0x2174	; 0x802174 <tc_tcd1_err_callback>
    38ce:	f0 91 75 21 	lds	r31, 0x2175	; 0x802175 <tc_tcd1_err_callback+0x1>
    38d2:	30 97       	sbiw	r30, 0x00	; 0
    38d4:	09 f0       	breq	.+2      	; 0x38d8 <__vector_84+0x34>
		tc_tcd1_err_callback();
    38d6:	19 95       	eicall
	}
}
    38d8:	ff 91       	pop	r31
    38da:	ef 91       	pop	r30
    38dc:	bf 91       	pop	r27
    38de:	af 91       	pop	r26
    38e0:	9f 91       	pop	r25
    38e2:	8f 91       	pop	r24
    38e4:	7f 91       	pop	r23
    38e6:	6f 91       	pop	r22
    38e8:	5f 91       	pop	r21
    38ea:	4f 91       	pop	r20
    38ec:	3f 91       	pop	r19
    38ee:	2f 91       	pop	r18
    38f0:	0f 90       	pop	r0
    38f2:	0b be       	out	0x3b, r0	; 59
    38f4:	0f 90       	pop	r0
    38f6:	0f be       	out	0x3f, r0	; 63
    38f8:	0f 90       	pop	r0
    38fa:	1f 90       	pop	r1
    38fc:	18 95       	reti

000038fe <__vector_85>:
 *
 * This function will handle interrupt on Timer Counter D1 Compare/CaptureA and
 * call the callback function.
 */
ISR(TCD1_CCA_vect)
{
    38fe:	1f 92       	push	r1
    3900:	0f 92       	push	r0
    3902:	0f b6       	in	r0, 0x3f	; 63
    3904:	0f 92       	push	r0
    3906:	11 24       	eor	r1, r1
    3908:	0b b6       	in	r0, 0x3b	; 59
    390a:	0f 92       	push	r0
    390c:	2f 93       	push	r18
    390e:	3f 93       	push	r19
    3910:	4f 93       	push	r20
    3912:	5f 93       	push	r21
    3914:	6f 93       	push	r22
    3916:	7f 93       	push	r23
    3918:	8f 93       	push	r24
    391a:	9f 93       	push	r25
    391c:	af 93       	push	r26
    391e:	bf 93       	push	r27
    3920:	ef 93       	push	r30
    3922:	ff 93       	push	r31
	if (tc_tcd1_cca_callback) {
    3924:	e0 91 72 21 	lds	r30, 0x2172	; 0x802172 <tc_tcd1_cca_callback>
    3928:	f0 91 73 21 	lds	r31, 0x2173	; 0x802173 <tc_tcd1_cca_callback+0x1>
    392c:	30 97       	sbiw	r30, 0x00	; 0
    392e:	09 f0       	breq	.+2      	; 0x3932 <__vector_85+0x34>
		tc_tcd1_cca_callback();
    3930:	19 95       	eicall
	}
}
    3932:	ff 91       	pop	r31
    3934:	ef 91       	pop	r30
    3936:	bf 91       	pop	r27
    3938:	af 91       	pop	r26
    393a:	9f 91       	pop	r25
    393c:	8f 91       	pop	r24
    393e:	7f 91       	pop	r23
    3940:	6f 91       	pop	r22
    3942:	5f 91       	pop	r21
    3944:	4f 91       	pop	r20
    3946:	3f 91       	pop	r19
    3948:	2f 91       	pop	r18
    394a:	0f 90       	pop	r0
    394c:	0b be       	out	0x3b, r0	; 59
    394e:	0f 90       	pop	r0
    3950:	0f be       	out	0x3f, r0	; 63
    3952:	0f 90       	pop	r0
    3954:	1f 90       	pop	r1
    3956:	18 95       	reti

00003958 <__vector_86>:
 *
 * This function will handle interrupt on Timer Counter D1 Compare/CaptureB and
 * call the callback function.
 */
ISR(TCD1_CCB_vect)
{
    3958:	1f 92       	push	r1
    395a:	0f 92       	push	r0
    395c:	0f b6       	in	r0, 0x3f	; 63
    395e:	0f 92       	push	r0
    3960:	11 24       	eor	r1, r1
    3962:	0b b6       	in	r0, 0x3b	; 59
    3964:	0f 92       	push	r0
    3966:	2f 93       	push	r18
    3968:	3f 93       	push	r19
    396a:	4f 93       	push	r20
    396c:	5f 93       	push	r21
    396e:	6f 93       	push	r22
    3970:	7f 93       	push	r23
    3972:	8f 93       	push	r24
    3974:	9f 93       	push	r25
    3976:	af 93       	push	r26
    3978:	bf 93       	push	r27
    397a:	ef 93       	push	r30
    397c:	ff 93       	push	r31
	if (tc_tcd1_ccb_callback) {
    397e:	e0 91 70 21 	lds	r30, 0x2170	; 0x802170 <tc_tcd1_ccb_callback>
    3982:	f0 91 71 21 	lds	r31, 0x2171	; 0x802171 <tc_tcd1_ccb_callback+0x1>
    3986:	30 97       	sbiw	r30, 0x00	; 0
    3988:	09 f0       	breq	.+2      	; 0x398c <__vector_86+0x34>
		tc_tcd1_ccb_callback();
    398a:	19 95       	eicall
	}
}
    398c:	ff 91       	pop	r31
    398e:	ef 91       	pop	r30
    3990:	bf 91       	pop	r27
    3992:	af 91       	pop	r26
    3994:	9f 91       	pop	r25
    3996:	8f 91       	pop	r24
    3998:	7f 91       	pop	r23
    399a:	6f 91       	pop	r22
    399c:	5f 91       	pop	r21
    399e:	4f 91       	pop	r20
    39a0:	3f 91       	pop	r19
    39a2:	2f 91       	pop	r18
    39a4:	0f 90       	pop	r0
    39a6:	0b be       	out	0x3b, r0	; 59
    39a8:	0f 90       	pop	r0
    39aa:	0f be       	out	0x3f, r0	; 63
    39ac:	0f 90       	pop	r0
    39ae:	1f 90       	pop	r1
    39b0:	18 95       	reti

000039b2 <__vector_47>:
 *
 * This function will handle interrupt on Timer Counter E0 overflow and
 * call the callback function.
 */
ISR(TCE0_OVF_vect)
{
    39b2:	1f 92       	push	r1
    39b4:	0f 92       	push	r0
    39b6:	0f b6       	in	r0, 0x3f	; 63
    39b8:	0f 92       	push	r0
    39ba:	11 24       	eor	r1, r1
    39bc:	0b b6       	in	r0, 0x3b	; 59
    39be:	0f 92       	push	r0
    39c0:	2f 93       	push	r18
    39c2:	3f 93       	push	r19
    39c4:	4f 93       	push	r20
    39c6:	5f 93       	push	r21
    39c8:	6f 93       	push	r22
    39ca:	7f 93       	push	r23
    39cc:	8f 93       	push	r24
    39ce:	9f 93       	push	r25
    39d0:	af 93       	push	r26
    39d2:	bf 93       	push	r27
    39d4:	ef 93       	push	r30
    39d6:	ff 93       	push	r31
	if (tc_tce0_ovf_callback) {
    39d8:	e0 91 6e 21 	lds	r30, 0x216E	; 0x80216e <tc_tce0_ovf_callback>
    39dc:	f0 91 6f 21 	lds	r31, 0x216F	; 0x80216f <tc_tce0_ovf_callback+0x1>
    39e0:	30 97       	sbiw	r30, 0x00	; 0
    39e2:	09 f0       	breq	.+2      	; 0x39e6 <__vector_47+0x34>
		tc_tce0_ovf_callback();
    39e4:	19 95       	eicall
	}
}
    39e6:	ff 91       	pop	r31
    39e8:	ef 91       	pop	r30
    39ea:	bf 91       	pop	r27
    39ec:	af 91       	pop	r26
    39ee:	9f 91       	pop	r25
    39f0:	8f 91       	pop	r24
    39f2:	7f 91       	pop	r23
    39f4:	6f 91       	pop	r22
    39f6:	5f 91       	pop	r21
    39f8:	4f 91       	pop	r20
    39fa:	3f 91       	pop	r19
    39fc:	2f 91       	pop	r18
    39fe:	0f 90       	pop	r0
    3a00:	0b be       	out	0x3b, r0	; 59
    3a02:	0f 90       	pop	r0
    3a04:	0f be       	out	0x3f, r0	; 63
    3a06:	0f 90       	pop	r0
    3a08:	1f 90       	pop	r1
    3a0a:	18 95       	reti

00003a0c <__vector_48>:
 *
 * This function will handle interrupt on Timer Counter E0 error and
 * call the callback function.
 */
ISR(TCE0_ERR_vect)
{
    3a0c:	1f 92       	push	r1
    3a0e:	0f 92       	push	r0
    3a10:	0f b6       	in	r0, 0x3f	; 63
    3a12:	0f 92       	push	r0
    3a14:	11 24       	eor	r1, r1
    3a16:	0b b6       	in	r0, 0x3b	; 59
    3a18:	0f 92       	push	r0
    3a1a:	2f 93       	push	r18
    3a1c:	3f 93       	push	r19
    3a1e:	4f 93       	push	r20
    3a20:	5f 93       	push	r21
    3a22:	6f 93       	push	r22
    3a24:	7f 93       	push	r23
    3a26:	8f 93       	push	r24
    3a28:	9f 93       	push	r25
    3a2a:	af 93       	push	r26
    3a2c:	bf 93       	push	r27
    3a2e:	ef 93       	push	r30
    3a30:	ff 93       	push	r31
	if (tc_tce0_err_callback) {
    3a32:	e0 91 6c 21 	lds	r30, 0x216C	; 0x80216c <tc_tce0_err_callback>
    3a36:	f0 91 6d 21 	lds	r31, 0x216D	; 0x80216d <tc_tce0_err_callback+0x1>
    3a3a:	30 97       	sbiw	r30, 0x00	; 0
    3a3c:	09 f0       	breq	.+2      	; 0x3a40 <__vector_48+0x34>
		tc_tce0_err_callback();
    3a3e:	19 95       	eicall
	}
}
    3a40:	ff 91       	pop	r31
    3a42:	ef 91       	pop	r30
    3a44:	bf 91       	pop	r27
    3a46:	af 91       	pop	r26
    3a48:	9f 91       	pop	r25
    3a4a:	8f 91       	pop	r24
    3a4c:	7f 91       	pop	r23
    3a4e:	6f 91       	pop	r22
    3a50:	5f 91       	pop	r21
    3a52:	4f 91       	pop	r20
    3a54:	3f 91       	pop	r19
    3a56:	2f 91       	pop	r18
    3a58:	0f 90       	pop	r0
    3a5a:	0b be       	out	0x3b, r0	; 59
    3a5c:	0f 90       	pop	r0
    3a5e:	0f be       	out	0x3f, r0	; 63
    3a60:	0f 90       	pop	r0
    3a62:	1f 90       	pop	r1
    3a64:	18 95       	reti

00003a66 <__vector_49>:
 *
 * This function will handle interrupt on Timer Counter E0 Compare/CaptureA and
 * call the callback function.
 */
ISR(TCE0_CCA_vect)
{
    3a66:	1f 92       	push	r1
    3a68:	0f 92       	push	r0
    3a6a:	0f b6       	in	r0, 0x3f	; 63
    3a6c:	0f 92       	push	r0
    3a6e:	11 24       	eor	r1, r1
    3a70:	0b b6       	in	r0, 0x3b	; 59
    3a72:	0f 92       	push	r0
    3a74:	2f 93       	push	r18
    3a76:	3f 93       	push	r19
    3a78:	4f 93       	push	r20
    3a7a:	5f 93       	push	r21
    3a7c:	6f 93       	push	r22
    3a7e:	7f 93       	push	r23
    3a80:	8f 93       	push	r24
    3a82:	9f 93       	push	r25
    3a84:	af 93       	push	r26
    3a86:	bf 93       	push	r27
    3a88:	ef 93       	push	r30
    3a8a:	ff 93       	push	r31
	if (tc_tce0_cca_callback) {
    3a8c:	e0 91 6a 21 	lds	r30, 0x216A	; 0x80216a <tc_tce0_cca_callback>
    3a90:	f0 91 6b 21 	lds	r31, 0x216B	; 0x80216b <tc_tce0_cca_callback+0x1>
    3a94:	30 97       	sbiw	r30, 0x00	; 0
    3a96:	09 f0       	breq	.+2      	; 0x3a9a <__vector_49+0x34>
		tc_tce0_cca_callback();
    3a98:	19 95       	eicall
	}
}
    3a9a:	ff 91       	pop	r31
    3a9c:	ef 91       	pop	r30
    3a9e:	bf 91       	pop	r27
    3aa0:	af 91       	pop	r26
    3aa2:	9f 91       	pop	r25
    3aa4:	8f 91       	pop	r24
    3aa6:	7f 91       	pop	r23
    3aa8:	6f 91       	pop	r22
    3aaa:	5f 91       	pop	r21
    3aac:	4f 91       	pop	r20
    3aae:	3f 91       	pop	r19
    3ab0:	2f 91       	pop	r18
    3ab2:	0f 90       	pop	r0
    3ab4:	0b be       	out	0x3b, r0	; 59
    3ab6:	0f 90       	pop	r0
    3ab8:	0f be       	out	0x3f, r0	; 63
    3aba:	0f 90       	pop	r0
    3abc:	1f 90       	pop	r1
    3abe:	18 95       	reti

00003ac0 <__vector_50>:
 *
 * This function will handle interrupt on Timer Counter E0 Compare/CaptureB and
 * call the callback function.
 */
ISR(TCE0_CCB_vect)
{
    3ac0:	1f 92       	push	r1
    3ac2:	0f 92       	push	r0
    3ac4:	0f b6       	in	r0, 0x3f	; 63
    3ac6:	0f 92       	push	r0
    3ac8:	11 24       	eor	r1, r1
    3aca:	0b b6       	in	r0, 0x3b	; 59
    3acc:	0f 92       	push	r0
    3ace:	2f 93       	push	r18
    3ad0:	3f 93       	push	r19
    3ad2:	4f 93       	push	r20
    3ad4:	5f 93       	push	r21
    3ad6:	6f 93       	push	r22
    3ad8:	7f 93       	push	r23
    3ada:	8f 93       	push	r24
    3adc:	9f 93       	push	r25
    3ade:	af 93       	push	r26
    3ae0:	bf 93       	push	r27
    3ae2:	ef 93       	push	r30
    3ae4:	ff 93       	push	r31
	if (tc_tce0_ccb_callback) {
    3ae6:	e0 91 68 21 	lds	r30, 0x2168	; 0x802168 <tc_tce0_ccb_callback>
    3aea:	f0 91 69 21 	lds	r31, 0x2169	; 0x802169 <tc_tce0_ccb_callback+0x1>
    3aee:	30 97       	sbiw	r30, 0x00	; 0
    3af0:	09 f0       	breq	.+2      	; 0x3af4 <__vector_50+0x34>
		tc_tce0_ccb_callback();
    3af2:	19 95       	eicall
	}
}
    3af4:	ff 91       	pop	r31
    3af6:	ef 91       	pop	r30
    3af8:	bf 91       	pop	r27
    3afa:	af 91       	pop	r26
    3afc:	9f 91       	pop	r25
    3afe:	8f 91       	pop	r24
    3b00:	7f 91       	pop	r23
    3b02:	6f 91       	pop	r22
    3b04:	5f 91       	pop	r21
    3b06:	4f 91       	pop	r20
    3b08:	3f 91       	pop	r19
    3b0a:	2f 91       	pop	r18
    3b0c:	0f 90       	pop	r0
    3b0e:	0b be       	out	0x3b, r0	; 59
    3b10:	0f 90       	pop	r0
    3b12:	0f be       	out	0x3f, r0	; 63
    3b14:	0f 90       	pop	r0
    3b16:	1f 90       	pop	r1
    3b18:	18 95       	reti

00003b1a <__vector_51>:
 *
 * This function will handle interrupt on Timer Counter E0 Compare/CaptureC and
 * call the callback function.
 */
ISR(TCE0_CCC_vect)
{
    3b1a:	1f 92       	push	r1
    3b1c:	0f 92       	push	r0
    3b1e:	0f b6       	in	r0, 0x3f	; 63
    3b20:	0f 92       	push	r0
    3b22:	11 24       	eor	r1, r1
    3b24:	0b b6       	in	r0, 0x3b	; 59
    3b26:	0f 92       	push	r0
    3b28:	2f 93       	push	r18
    3b2a:	3f 93       	push	r19
    3b2c:	4f 93       	push	r20
    3b2e:	5f 93       	push	r21
    3b30:	6f 93       	push	r22
    3b32:	7f 93       	push	r23
    3b34:	8f 93       	push	r24
    3b36:	9f 93       	push	r25
    3b38:	af 93       	push	r26
    3b3a:	bf 93       	push	r27
    3b3c:	ef 93       	push	r30
    3b3e:	ff 93       	push	r31
	if (tc_tce0_ccc_callback) {
    3b40:	e0 91 66 21 	lds	r30, 0x2166	; 0x802166 <tc_tce0_ccc_callback>
    3b44:	f0 91 67 21 	lds	r31, 0x2167	; 0x802167 <tc_tce0_ccc_callback+0x1>
    3b48:	30 97       	sbiw	r30, 0x00	; 0
    3b4a:	09 f0       	breq	.+2      	; 0x3b4e <__vector_51+0x34>
		tc_tce0_ccc_callback();
    3b4c:	19 95       	eicall
	}
}
    3b4e:	ff 91       	pop	r31
    3b50:	ef 91       	pop	r30
    3b52:	bf 91       	pop	r27
    3b54:	af 91       	pop	r26
    3b56:	9f 91       	pop	r25
    3b58:	8f 91       	pop	r24
    3b5a:	7f 91       	pop	r23
    3b5c:	6f 91       	pop	r22
    3b5e:	5f 91       	pop	r21
    3b60:	4f 91       	pop	r20
    3b62:	3f 91       	pop	r19
    3b64:	2f 91       	pop	r18
    3b66:	0f 90       	pop	r0
    3b68:	0b be       	out	0x3b, r0	; 59
    3b6a:	0f 90       	pop	r0
    3b6c:	0f be       	out	0x3f, r0	; 63
    3b6e:	0f 90       	pop	r0
    3b70:	1f 90       	pop	r1
    3b72:	18 95       	reti

00003b74 <__vector_52>:
 *
 * This function will handle interrupt on Timer Counter E0 Compare/CaptureD and
 * call the callback function.
 */
ISR(TCE0_CCD_vect)
{
    3b74:	1f 92       	push	r1
    3b76:	0f 92       	push	r0
    3b78:	0f b6       	in	r0, 0x3f	; 63
    3b7a:	0f 92       	push	r0
    3b7c:	11 24       	eor	r1, r1
    3b7e:	0b b6       	in	r0, 0x3b	; 59
    3b80:	0f 92       	push	r0
    3b82:	2f 93       	push	r18
    3b84:	3f 93       	push	r19
    3b86:	4f 93       	push	r20
    3b88:	5f 93       	push	r21
    3b8a:	6f 93       	push	r22
    3b8c:	7f 93       	push	r23
    3b8e:	8f 93       	push	r24
    3b90:	9f 93       	push	r25
    3b92:	af 93       	push	r26
    3b94:	bf 93       	push	r27
    3b96:	ef 93       	push	r30
    3b98:	ff 93       	push	r31
	if (tc_tce0_ccd_callback) {
    3b9a:	e0 91 64 21 	lds	r30, 0x2164	; 0x802164 <tc_tce0_ccd_callback>
    3b9e:	f0 91 65 21 	lds	r31, 0x2165	; 0x802165 <tc_tce0_ccd_callback+0x1>
    3ba2:	30 97       	sbiw	r30, 0x00	; 0
    3ba4:	09 f0       	breq	.+2      	; 0x3ba8 <__vector_52+0x34>
		tc_tce0_ccd_callback();
    3ba6:	19 95       	eicall
	}
}
    3ba8:	ff 91       	pop	r31
    3baa:	ef 91       	pop	r30
    3bac:	bf 91       	pop	r27
    3bae:	af 91       	pop	r26
    3bb0:	9f 91       	pop	r25
    3bb2:	8f 91       	pop	r24
    3bb4:	7f 91       	pop	r23
    3bb6:	6f 91       	pop	r22
    3bb8:	5f 91       	pop	r21
    3bba:	4f 91       	pop	r20
    3bbc:	3f 91       	pop	r19
    3bbe:	2f 91       	pop	r18
    3bc0:	0f 90       	pop	r0
    3bc2:	0b be       	out	0x3b, r0	; 59
    3bc4:	0f 90       	pop	r0
    3bc6:	0f be       	out	0x3f, r0	; 63
    3bc8:	0f 90       	pop	r0
    3bca:	1f 90       	pop	r1
    3bcc:	18 95       	reti

00003bce <__vector_53>:
 *
 * This function will handle interrupt on Timer Counter E1 overflow and
 * call the callback function.
 */
ISR(TCE1_OVF_vect)
{
    3bce:	1f 92       	push	r1
    3bd0:	0f 92       	push	r0
    3bd2:	0f b6       	in	r0, 0x3f	; 63
    3bd4:	0f 92       	push	r0
    3bd6:	11 24       	eor	r1, r1
    3bd8:	0b b6       	in	r0, 0x3b	; 59
    3bda:	0f 92       	push	r0
    3bdc:	2f 93       	push	r18
    3bde:	3f 93       	push	r19
    3be0:	4f 93       	push	r20
    3be2:	5f 93       	push	r21
    3be4:	6f 93       	push	r22
    3be6:	7f 93       	push	r23
    3be8:	8f 93       	push	r24
    3bea:	9f 93       	push	r25
    3bec:	af 93       	push	r26
    3bee:	bf 93       	push	r27
    3bf0:	ef 93       	push	r30
    3bf2:	ff 93       	push	r31
	if (tc_tce1_ovf_callback) {
    3bf4:	e0 91 62 21 	lds	r30, 0x2162	; 0x802162 <tc_tce1_ovf_callback>
    3bf8:	f0 91 63 21 	lds	r31, 0x2163	; 0x802163 <tc_tce1_ovf_callback+0x1>
    3bfc:	30 97       	sbiw	r30, 0x00	; 0
    3bfe:	09 f0       	breq	.+2      	; 0x3c02 <__vector_53+0x34>
		tc_tce1_ovf_callback();
    3c00:	19 95       	eicall
	}
}
    3c02:	ff 91       	pop	r31
    3c04:	ef 91       	pop	r30
    3c06:	bf 91       	pop	r27
    3c08:	af 91       	pop	r26
    3c0a:	9f 91       	pop	r25
    3c0c:	8f 91       	pop	r24
    3c0e:	7f 91       	pop	r23
    3c10:	6f 91       	pop	r22
    3c12:	5f 91       	pop	r21
    3c14:	4f 91       	pop	r20
    3c16:	3f 91       	pop	r19
    3c18:	2f 91       	pop	r18
    3c1a:	0f 90       	pop	r0
    3c1c:	0b be       	out	0x3b, r0	; 59
    3c1e:	0f 90       	pop	r0
    3c20:	0f be       	out	0x3f, r0	; 63
    3c22:	0f 90       	pop	r0
    3c24:	1f 90       	pop	r1
    3c26:	18 95       	reti

00003c28 <__vector_54>:
 *
 * This function will handle interrupt on Timer Counter E1 error and
 * call the callback function.
 */
ISR(TCE1_ERR_vect)
{
    3c28:	1f 92       	push	r1
    3c2a:	0f 92       	push	r0
    3c2c:	0f b6       	in	r0, 0x3f	; 63
    3c2e:	0f 92       	push	r0
    3c30:	11 24       	eor	r1, r1
    3c32:	0b b6       	in	r0, 0x3b	; 59
    3c34:	0f 92       	push	r0
    3c36:	2f 93       	push	r18
    3c38:	3f 93       	push	r19
    3c3a:	4f 93       	push	r20
    3c3c:	5f 93       	push	r21
    3c3e:	6f 93       	push	r22
    3c40:	7f 93       	push	r23
    3c42:	8f 93       	push	r24
    3c44:	9f 93       	push	r25
    3c46:	af 93       	push	r26
    3c48:	bf 93       	push	r27
    3c4a:	ef 93       	push	r30
    3c4c:	ff 93       	push	r31
	if (tc_tce1_err_callback) {
    3c4e:	e0 91 60 21 	lds	r30, 0x2160	; 0x802160 <tc_tce1_err_callback>
    3c52:	f0 91 61 21 	lds	r31, 0x2161	; 0x802161 <tc_tce1_err_callback+0x1>
    3c56:	30 97       	sbiw	r30, 0x00	; 0
    3c58:	09 f0       	breq	.+2      	; 0x3c5c <__vector_54+0x34>
		tc_tce1_err_callback();
    3c5a:	19 95       	eicall
	}
}
    3c5c:	ff 91       	pop	r31
    3c5e:	ef 91       	pop	r30
    3c60:	bf 91       	pop	r27
    3c62:	af 91       	pop	r26
    3c64:	9f 91       	pop	r25
    3c66:	8f 91       	pop	r24
    3c68:	7f 91       	pop	r23
    3c6a:	6f 91       	pop	r22
    3c6c:	5f 91       	pop	r21
    3c6e:	4f 91       	pop	r20
    3c70:	3f 91       	pop	r19
    3c72:	2f 91       	pop	r18
    3c74:	0f 90       	pop	r0
    3c76:	0b be       	out	0x3b, r0	; 59
    3c78:	0f 90       	pop	r0
    3c7a:	0f be       	out	0x3f, r0	; 63
    3c7c:	0f 90       	pop	r0
    3c7e:	1f 90       	pop	r1
    3c80:	18 95       	reti

00003c82 <__vector_55>:
 *
 * This function will handle interrupt on Timer Counter E1 Compare/CaptureA and
 * call the callback function.
 */
ISR(TCE1_CCA_vect)
{
    3c82:	1f 92       	push	r1
    3c84:	0f 92       	push	r0
    3c86:	0f b6       	in	r0, 0x3f	; 63
    3c88:	0f 92       	push	r0
    3c8a:	11 24       	eor	r1, r1
    3c8c:	0b b6       	in	r0, 0x3b	; 59
    3c8e:	0f 92       	push	r0
    3c90:	2f 93       	push	r18
    3c92:	3f 93       	push	r19
    3c94:	4f 93       	push	r20
    3c96:	5f 93       	push	r21
    3c98:	6f 93       	push	r22
    3c9a:	7f 93       	push	r23
    3c9c:	8f 93       	push	r24
    3c9e:	9f 93       	push	r25
    3ca0:	af 93       	push	r26
    3ca2:	bf 93       	push	r27
    3ca4:	ef 93       	push	r30
    3ca6:	ff 93       	push	r31
	if (tc_tce1_cca_callback) {
    3ca8:	e0 91 5e 21 	lds	r30, 0x215E	; 0x80215e <tc_tce1_cca_callback>
    3cac:	f0 91 5f 21 	lds	r31, 0x215F	; 0x80215f <tc_tce1_cca_callback+0x1>
    3cb0:	30 97       	sbiw	r30, 0x00	; 0
    3cb2:	09 f0       	breq	.+2      	; 0x3cb6 <__vector_55+0x34>
		tc_tce1_cca_callback();
    3cb4:	19 95       	eicall
	}
}
    3cb6:	ff 91       	pop	r31
    3cb8:	ef 91       	pop	r30
    3cba:	bf 91       	pop	r27
    3cbc:	af 91       	pop	r26
    3cbe:	9f 91       	pop	r25
    3cc0:	8f 91       	pop	r24
    3cc2:	7f 91       	pop	r23
    3cc4:	6f 91       	pop	r22
    3cc6:	5f 91       	pop	r21
    3cc8:	4f 91       	pop	r20
    3cca:	3f 91       	pop	r19
    3ccc:	2f 91       	pop	r18
    3cce:	0f 90       	pop	r0
    3cd0:	0b be       	out	0x3b, r0	; 59
    3cd2:	0f 90       	pop	r0
    3cd4:	0f be       	out	0x3f, r0	; 63
    3cd6:	0f 90       	pop	r0
    3cd8:	1f 90       	pop	r1
    3cda:	18 95       	reti

00003cdc <__vector_56>:
 *
 * This function will handle interrupt on Timer Counter E1 Compare/CaptureB and
 * call the callback function.
 */
ISR(TCE1_CCB_vect)
{
    3cdc:	1f 92       	push	r1
    3cde:	0f 92       	push	r0
    3ce0:	0f b6       	in	r0, 0x3f	; 63
    3ce2:	0f 92       	push	r0
    3ce4:	11 24       	eor	r1, r1
    3ce6:	0b b6       	in	r0, 0x3b	; 59
    3ce8:	0f 92       	push	r0
    3cea:	2f 93       	push	r18
    3cec:	3f 93       	push	r19
    3cee:	4f 93       	push	r20
    3cf0:	5f 93       	push	r21
    3cf2:	6f 93       	push	r22
    3cf4:	7f 93       	push	r23
    3cf6:	8f 93       	push	r24
    3cf8:	9f 93       	push	r25
    3cfa:	af 93       	push	r26
    3cfc:	bf 93       	push	r27
    3cfe:	ef 93       	push	r30
    3d00:	ff 93       	push	r31
	if (tc_tce1_ccb_callback) {
    3d02:	e0 91 5c 21 	lds	r30, 0x215C	; 0x80215c <tc_tce1_ccb_callback>
    3d06:	f0 91 5d 21 	lds	r31, 0x215D	; 0x80215d <tc_tce1_ccb_callback+0x1>
    3d0a:	30 97       	sbiw	r30, 0x00	; 0
    3d0c:	09 f0       	breq	.+2      	; 0x3d10 <__vector_56+0x34>
		tc_tce1_ccb_callback();
    3d0e:	19 95       	eicall
	}
}
    3d10:	ff 91       	pop	r31
    3d12:	ef 91       	pop	r30
    3d14:	bf 91       	pop	r27
    3d16:	af 91       	pop	r26
    3d18:	9f 91       	pop	r25
    3d1a:	8f 91       	pop	r24
    3d1c:	7f 91       	pop	r23
    3d1e:	6f 91       	pop	r22
    3d20:	5f 91       	pop	r21
    3d22:	4f 91       	pop	r20
    3d24:	3f 91       	pop	r19
    3d26:	2f 91       	pop	r18
    3d28:	0f 90       	pop	r0
    3d2a:	0b be       	out	0x3b, r0	; 59
    3d2c:	0f 90       	pop	r0
    3d2e:	0f be       	out	0x3f, r0	; 63
    3d30:	0f 90       	pop	r0
    3d32:	1f 90       	pop	r1
    3d34:	18 95       	reti

00003d36 <__vector_108>:
 *
 * This function will handle interrupt on Timer Counter F0 overflow and
 * call the callback function.
 */
ISR(TCF0_OVF_vect)
{
    3d36:	1f 92       	push	r1
    3d38:	0f 92       	push	r0
    3d3a:	0f b6       	in	r0, 0x3f	; 63
    3d3c:	0f 92       	push	r0
    3d3e:	11 24       	eor	r1, r1
    3d40:	0b b6       	in	r0, 0x3b	; 59
    3d42:	0f 92       	push	r0
    3d44:	2f 93       	push	r18
    3d46:	3f 93       	push	r19
    3d48:	4f 93       	push	r20
    3d4a:	5f 93       	push	r21
    3d4c:	6f 93       	push	r22
    3d4e:	7f 93       	push	r23
    3d50:	8f 93       	push	r24
    3d52:	9f 93       	push	r25
    3d54:	af 93       	push	r26
    3d56:	bf 93       	push	r27
    3d58:	ef 93       	push	r30
    3d5a:	ff 93       	push	r31
	if (tc_tcf0_ovf_callback) {
    3d5c:	e0 91 5a 21 	lds	r30, 0x215A	; 0x80215a <tc_tcf0_ovf_callback>
    3d60:	f0 91 5b 21 	lds	r31, 0x215B	; 0x80215b <tc_tcf0_ovf_callback+0x1>
    3d64:	30 97       	sbiw	r30, 0x00	; 0
    3d66:	09 f0       	breq	.+2      	; 0x3d6a <__vector_108+0x34>
		tc_tcf0_ovf_callback();
    3d68:	19 95       	eicall
	}
}
    3d6a:	ff 91       	pop	r31
    3d6c:	ef 91       	pop	r30
    3d6e:	bf 91       	pop	r27
    3d70:	af 91       	pop	r26
    3d72:	9f 91       	pop	r25
    3d74:	8f 91       	pop	r24
    3d76:	7f 91       	pop	r23
    3d78:	6f 91       	pop	r22
    3d7a:	5f 91       	pop	r21
    3d7c:	4f 91       	pop	r20
    3d7e:	3f 91       	pop	r19
    3d80:	2f 91       	pop	r18
    3d82:	0f 90       	pop	r0
    3d84:	0b be       	out	0x3b, r0	; 59
    3d86:	0f 90       	pop	r0
    3d88:	0f be       	out	0x3f, r0	; 63
    3d8a:	0f 90       	pop	r0
    3d8c:	1f 90       	pop	r1
    3d8e:	18 95       	reti

00003d90 <__vector_109>:
 *
 * This function will handle interrupt on Timer Counter F0 error and
 * call the callback function.
 */
ISR(TCF0_ERR_vect)
{
    3d90:	1f 92       	push	r1
    3d92:	0f 92       	push	r0
    3d94:	0f b6       	in	r0, 0x3f	; 63
    3d96:	0f 92       	push	r0
    3d98:	11 24       	eor	r1, r1
    3d9a:	0b b6       	in	r0, 0x3b	; 59
    3d9c:	0f 92       	push	r0
    3d9e:	2f 93       	push	r18
    3da0:	3f 93       	push	r19
    3da2:	4f 93       	push	r20
    3da4:	5f 93       	push	r21
    3da6:	6f 93       	push	r22
    3da8:	7f 93       	push	r23
    3daa:	8f 93       	push	r24
    3dac:	9f 93       	push	r25
    3dae:	af 93       	push	r26
    3db0:	bf 93       	push	r27
    3db2:	ef 93       	push	r30
    3db4:	ff 93       	push	r31
	if (tc_tcf0_err_callback) {
    3db6:	e0 91 58 21 	lds	r30, 0x2158	; 0x802158 <tc_tcf0_err_callback>
    3dba:	f0 91 59 21 	lds	r31, 0x2159	; 0x802159 <tc_tcf0_err_callback+0x1>
    3dbe:	30 97       	sbiw	r30, 0x00	; 0
    3dc0:	09 f0       	breq	.+2      	; 0x3dc4 <__vector_109+0x34>
		tc_tcf0_err_callback();
    3dc2:	19 95       	eicall
	}
}
    3dc4:	ff 91       	pop	r31
    3dc6:	ef 91       	pop	r30
    3dc8:	bf 91       	pop	r27
    3dca:	af 91       	pop	r26
    3dcc:	9f 91       	pop	r25
    3dce:	8f 91       	pop	r24
    3dd0:	7f 91       	pop	r23
    3dd2:	6f 91       	pop	r22
    3dd4:	5f 91       	pop	r21
    3dd6:	4f 91       	pop	r20
    3dd8:	3f 91       	pop	r19
    3dda:	2f 91       	pop	r18
    3ddc:	0f 90       	pop	r0
    3dde:	0b be       	out	0x3b, r0	; 59
    3de0:	0f 90       	pop	r0
    3de2:	0f be       	out	0x3f, r0	; 63
    3de4:	0f 90       	pop	r0
    3de6:	1f 90       	pop	r1
    3de8:	18 95       	reti

00003dea <__vector_110>:
 *
 * This function will handle interrupt on Timer Counter F0 Compare/CaptureA and
 * call the callback function.
 */
ISR(TCF0_CCA_vect)
{
    3dea:	1f 92       	push	r1
    3dec:	0f 92       	push	r0
    3dee:	0f b6       	in	r0, 0x3f	; 63
    3df0:	0f 92       	push	r0
    3df2:	11 24       	eor	r1, r1
    3df4:	0b b6       	in	r0, 0x3b	; 59
    3df6:	0f 92       	push	r0
    3df8:	2f 93       	push	r18
    3dfa:	3f 93       	push	r19
    3dfc:	4f 93       	push	r20
    3dfe:	5f 93       	push	r21
    3e00:	6f 93       	push	r22
    3e02:	7f 93       	push	r23
    3e04:	8f 93       	push	r24
    3e06:	9f 93       	push	r25
    3e08:	af 93       	push	r26
    3e0a:	bf 93       	push	r27
    3e0c:	ef 93       	push	r30
    3e0e:	ff 93       	push	r31
	if (tc_tcf0_cca_callback) {
    3e10:	e0 91 56 21 	lds	r30, 0x2156	; 0x802156 <tc_tcf0_cca_callback>
    3e14:	f0 91 57 21 	lds	r31, 0x2157	; 0x802157 <tc_tcf0_cca_callback+0x1>
    3e18:	30 97       	sbiw	r30, 0x00	; 0
    3e1a:	09 f0       	breq	.+2      	; 0x3e1e <__vector_110+0x34>
		tc_tcf0_cca_callback();
    3e1c:	19 95       	eicall
	}
}
    3e1e:	ff 91       	pop	r31
    3e20:	ef 91       	pop	r30
    3e22:	bf 91       	pop	r27
    3e24:	af 91       	pop	r26
    3e26:	9f 91       	pop	r25
    3e28:	8f 91       	pop	r24
    3e2a:	7f 91       	pop	r23
    3e2c:	6f 91       	pop	r22
    3e2e:	5f 91       	pop	r21
    3e30:	4f 91       	pop	r20
    3e32:	3f 91       	pop	r19
    3e34:	2f 91       	pop	r18
    3e36:	0f 90       	pop	r0
    3e38:	0b be       	out	0x3b, r0	; 59
    3e3a:	0f 90       	pop	r0
    3e3c:	0f be       	out	0x3f, r0	; 63
    3e3e:	0f 90       	pop	r0
    3e40:	1f 90       	pop	r1
    3e42:	18 95       	reti

00003e44 <__vector_111>:
 *
 * This function will handle interrupt on Timer Counter F0 Compare/CaptureB and
 * call the callback function.
 */
ISR(TCF0_CCB_vect)
{
    3e44:	1f 92       	push	r1
    3e46:	0f 92       	push	r0
    3e48:	0f b6       	in	r0, 0x3f	; 63
    3e4a:	0f 92       	push	r0
    3e4c:	11 24       	eor	r1, r1
    3e4e:	0b b6       	in	r0, 0x3b	; 59
    3e50:	0f 92       	push	r0
    3e52:	2f 93       	push	r18
    3e54:	3f 93       	push	r19
    3e56:	4f 93       	push	r20
    3e58:	5f 93       	push	r21
    3e5a:	6f 93       	push	r22
    3e5c:	7f 93       	push	r23
    3e5e:	8f 93       	push	r24
    3e60:	9f 93       	push	r25
    3e62:	af 93       	push	r26
    3e64:	bf 93       	push	r27
    3e66:	ef 93       	push	r30
    3e68:	ff 93       	push	r31
	if (tc_tcf0_ccb_callback) {
    3e6a:	e0 91 54 21 	lds	r30, 0x2154	; 0x802154 <tc_tcf0_ccb_callback>
    3e6e:	f0 91 55 21 	lds	r31, 0x2155	; 0x802155 <tc_tcf0_ccb_callback+0x1>
    3e72:	30 97       	sbiw	r30, 0x00	; 0
    3e74:	09 f0       	breq	.+2      	; 0x3e78 <__vector_111+0x34>
		tc_tcf0_ccb_callback();
    3e76:	19 95       	eicall
	}
}
    3e78:	ff 91       	pop	r31
    3e7a:	ef 91       	pop	r30
    3e7c:	bf 91       	pop	r27
    3e7e:	af 91       	pop	r26
    3e80:	9f 91       	pop	r25
    3e82:	8f 91       	pop	r24
    3e84:	7f 91       	pop	r23
    3e86:	6f 91       	pop	r22
    3e88:	5f 91       	pop	r21
    3e8a:	4f 91       	pop	r20
    3e8c:	3f 91       	pop	r19
    3e8e:	2f 91       	pop	r18
    3e90:	0f 90       	pop	r0
    3e92:	0b be       	out	0x3b, r0	; 59
    3e94:	0f 90       	pop	r0
    3e96:	0f be       	out	0x3f, r0	; 63
    3e98:	0f 90       	pop	r0
    3e9a:	1f 90       	pop	r1
    3e9c:	18 95       	reti

00003e9e <__vector_112>:
 *
 * This function will handle interrupt on Timer Counter F0 Compare/CaptureC and
 * call the callback function.
 */
ISR(TCF0_CCC_vect)
{
    3e9e:	1f 92       	push	r1
    3ea0:	0f 92       	push	r0
    3ea2:	0f b6       	in	r0, 0x3f	; 63
    3ea4:	0f 92       	push	r0
    3ea6:	11 24       	eor	r1, r1
    3ea8:	0b b6       	in	r0, 0x3b	; 59
    3eaa:	0f 92       	push	r0
    3eac:	2f 93       	push	r18
    3eae:	3f 93       	push	r19
    3eb0:	4f 93       	push	r20
    3eb2:	5f 93       	push	r21
    3eb4:	6f 93       	push	r22
    3eb6:	7f 93       	push	r23
    3eb8:	8f 93       	push	r24
    3eba:	9f 93       	push	r25
    3ebc:	af 93       	push	r26
    3ebe:	bf 93       	push	r27
    3ec0:	ef 93       	push	r30
    3ec2:	ff 93       	push	r31
	if (tc_tcf0_ccc_callback) {
    3ec4:	e0 91 52 21 	lds	r30, 0x2152	; 0x802152 <tc_tcf0_ccc_callback>
    3ec8:	f0 91 53 21 	lds	r31, 0x2153	; 0x802153 <tc_tcf0_ccc_callback+0x1>
    3ecc:	30 97       	sbiw	r30, 0x00	; 0
    3ece:	09 f0       	breq	.+2      	; 0x3ed2 <__vector_112+0x34>
		tc_tcf0_ccc_callback();
    3ed0:	19 95       	eicall
	}
}
    3ed2:	ff 91       	pop	r31
    3ed4:	ef 91       	pop	r30
    3ed6:	bf 91       	pop	r27
    3ed8:	af 91       	pop	r26
    3eda:	9f 91       	pop	r25
    3edc:	8f 91       	pop	r24
    3ede:	7f 91       	pop	r23
    3ee0:	6f 91       	pop	r22
    3ee2:	5f 91       	pop	r21
    3ee4:	4f 91       	pop	r20
    3ee6:	3f 91       	pop	r19
    3ee8:	2f 91       	pop	r18
    3eea:	0f 90       	pop	r0
    3eec:	0b be       	out	0x3b, r0	; 59
    3eee:	0f 90       	pop	r0
    3ef0:	0f be       	out	0x3f, r0	; 63
    3ef2:	0f 90       	pop	r0
    3ef4:	1f 90       	pop	r1
    3ef6:	18 95       	reti

00003ef8 <__vector_113>:
 *
 * This function will handle interrupt on Timer Counter F0 Compare/CaptureD and
 * call the callback function.
 */
ISR(TCF0_CCD_vect)
{
    3ef8:	1f 92       	push	r1
    3efa:	0f 92       	push	r0
    3efc:	0f b6       	in	r0, 0x3f	; 63
    3efe:	0f 92       	push	r0
    3f00:	11 24       	eor	r1, r1
    3f02:	0b b6       	in	r0, 0x3b	; 59
    3f04:	0f 92       	push	r0
    3f06:	2f 93       	push	r18
    3f08:	3f 93       	push	r19
    3f0a:	4f 93       	push	r20
    3f0c:	5f 93       	push	r21
    3f0e:	6f 93       	push	r22
    3f10:	7f 93       	push	r23
    3f12:	8f 93       	push	r24
    3f14:	9f 93       	push	r25
    3f16:	af 93       	push	r26
    3f18:	bf 93       	push	r27
    3f1a:	ef 93       	push	r30
    3f1c:	ff 93       	push	r31
	if (tc_tcf0_ccd_callback) {
    3f1e:	e0 91 50 21 	lds	r30, 0x2150	; 0x802150 <tc_tcf0_ccd_callback>
    3f22:	f0 91 51 21 	lds	r31, 0x2151	; 0x802151 <tc_tcf0_ccd_callback+0x1>
    3f26:	30 97       	sbiw	r30, 0x00	; 0
    3f28:	09 f0       	breq	.+2      	; 0x3f2c <__vector_113+0x34>
		tc_tcf0_ccd_callback();
    3f2a:	19 95       	eicall
	}
}
    3f2c:	ff 91       	pop	r31
    3f2e:	ef 91       	pop	r30
    3f30:	bf 91       	pop	r27
    3f32:	af 91       	pop	r26
    3f34:	9f 91       	pop	r25
    3f36:	8f 91       	pop	r24
    3f38:	7f 91       	pop	r23
    3f3a:	6f 91       	pop	r22
    3f3c:	5f 91       	pop	r21
    3f3e:	4f 91       	pop	r20
    3f40:	3f 91       	pop	r19
    3f42:	2f 91       	pop	r18
    3f44:	0f 90       	pop	r0
    3f46:	0b be       	out	0x3b, r0	; 59
    3f48:	0f 90       	pop	r0
    3f4a:	0f be       	out	0x3f, r0	; 63
    3f4c:	0f 90       	pop	r0
    3f4e:	1f 90       	pop	r1
    3f50:	18 95       	reti

00003f52 <tc_enable>:
 *
 * \note
 * unmask TC clock (sysclk), but does not configure the TC clock source.
 */
void tc_enable(volatile void *tc)
{
    3f52:	1f 93       	push	r17
    3f54:	cf 93       	push	r28
    3f56:	df 93       	push	r29
    3f58:	1f 92       	push	r1
    3f5a:	1f 92       	push	r1
    3f5c:	cd b7       	in	r28, 0x3d	; 61
    3f5e:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    3f60:	2f b7       	in	r18, 0x3f	; 63
    3f62:	2a 83       	std	Y+2, r18	; 0x02
	cpu_irq_disable();
    3f64:	f8 94       	cli
	return flags;
    3f66:	1a 81       	ldd	r17, Y+2	; 0x02
	irqflags_t iflags = cpu_irq_save();

#ifdef TCC0
	if ((uintptr_t) tc == (uintptr_t) & TCC0) {
    3f68:	28 2f       	mov	r18, r24
    3f6a:	39 2f       	mov	r19, r25
    3f6c:	21 15       	cp	r18, r1
    3f6e:	88 e0       	ldi	r24, 0x08	; 8
    3f70:	38 07       	cpc	r19, r24
    3f72:	49 f4       	brne	.+18     	; 0x3f86 <tc_enable+0x34>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC0);
    3f74:	61 e0       	ldi	r22, 0x01	; 1
    3f76:	83 e0       	ldi	r24, 0x03	; 3
    3f78:	0e 94 ac 31 	call	0x6358	; 0x6358 <sysclk_enable_module>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_HIRES);
    3f7c:	64 e0       	ldi	r22, 0x04	; 4
    3f7e:	83 e0       	ldi	r24, 0x03	; 3
    3f80:	0e 94 ac 31 	call	0x6358	; 0x6358 <sysclk_enable_module>
    3f84:	4f c0       	rjmp	.+158    	; 0x4024 <tc_enable+0xd2>
	} else
#endif
#ifdef TCC1
	if ((uintptr_t) tc == (uintptr_t) & TCC1) {
    3f86:	20 34       	cpi	r18, 0x40	; 64
    3f88:	88 e0       	ldi	r24, 0x08	; 8
    3f8a:	38 07       	cpc	r19, r24
    3f8c:	49 f4       	brne	.+18     	; 0x3fa0 <tc_enable+0x4e>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC1);
    3f8e:	62 e0       	ldi	r22, 0x02	; 2
    3f90:	83 e0       	ldi	r24, 0x03	; 3
    3f92:	0e 94 ac 31 	call	0x6358	; 0x6358 <sysclk_enable_module>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_HIRES);
    3f96:	64 e0       	ldi	r22, 0x04	; 4
    3f98:	83 e0       	ldi	r24, 0x03	; 3
    3f9a:	0e 94 ac 31 	call	0x6358	; 0x6358 <sysclk_enable_module>
    3f9e:	42 c0       	rjmp	.+132    	; 0x4024 <tc_enable+0xd2>
	} else
#endif
#ifdef TCD0
	if ((uintptr_t) tc == (uintptr_t) & TCD0) {
    3fa0:	21 15       	cp	r18, r1
    3fa2:	89 e0       	ldi	r24, 0x09	; 9
    3fa4:	38 07       	cpc	r19, r24
    3fa6:	49 f4       	brne	.+18     	; 0x3fba <tc_enable+0x68>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC0);
    3fa8:	61 e0       	ldi	r22, 0x01	; 1
    3faa:	84 e0       	ldi	r24, 0x04	; 4
    3fac:	0e 94 ac 31 	call	0x6358	; 0x6358 <sysclk_enable_module>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_HIRES);
    3fb0:	64 e0       	ldi	r22, 0x04	; 4
    3fb2:	84 e0       	ldi	r24, 0x04	; 4
    3fb4:	0e 94 ac 31 	call	0x6358	; 0x6358 <sysclk_enable_module>
    3fb8:	35 c0       	rjmp	.+106    	; 0x4024 <tc_enable+0xd2>
	} else
#endif
#ifdef TCD1
	if ((uintptr_t) tc == (uintptr_t) & TCD1) {
    3fba:	20 34       	cpi	r18, 0x40	; 64
    3fbc:	89 e0       	ldi	r24, 0x09	; 9
    3fbe:	38 07       	cpc	r19, r24
    3fc0:	49 f4       	brne	.+18     	; 0x3fd4 <tc_enable+0x82>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC1);
    3fc2:	62 e0       	ldi	r22, 0x02	; 2
    3fc4:	84 e0       	ldi	r24, 0x04	; 4
    3fc6:	0e 94 ac 31 	call	0x6358	; 0x6358 <sysclk_enable_module>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_HIRES);
    3fca:	64 e0       	ldi	r22, 0x04	; 4
    3fcc:	84 e0       	ldi	r24, 0x04	; 4
    3fce:	0e 94 ac 31 	call	0x6358	; 0x6358 <sysclk_enable_module>
    3fd2:	28 c0       	rjmp	.+80     	; 0x4024 <tc_enable+0xd2>
	} else
#endif
#ifdef TCE0
	if ((uintptr_t) tc == (uintptr_t) & TCE0) {
    3fd4:	21 15       	cp	r18, r1
    3fd6:	8a e0       	ldi	r24, 0x0A	; 10
    3fd8:	38 07       	cpc	r19, r24
    3fda:	49 f4       	brne	.+18     	; 0x3fee <tc_enable+0x9c>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TC0);
    3fdc:	61 e0       	ldi	r22, 0x01	; 1
    3fde:	85 e0       	ldi	r24, 0x05	; 5
    3fe0:	0e 94 ac 31 	call	0x6358	; 0x6358 <sysclk_enable_module>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_HIRES);
    3fe4:	64 e0       	ldi	r22, 0x04	; 4
    3fe6:	85 e0       	ldi	r24, 0x05	; 5
    3fe8:	0e 94 ac 31 	call	0x6358	; 0x6358 <sysclk_enable_module>
    3fec:	1b c0       	rjmp	.+54     	; 0x4024 <tc_enable+0xd2>
	} else
#endif
#ifdef TCE1
	if ((uintptr_t) tc == (uintptr_t) & TCE1) {
    3fee:	20 34       	cpi	r18, 0x40	; 64
    3ff0:	8a e0       	ldi	r24, 0x0A	; 10
    3ff2:	38 07       	cpc	r19, r24
    3ff4:	49 f4       	brne	.+18     	; 0x4008 <tc_enable+0xb6>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TC1);
    3ff6:	62 e0       	ldi	r22, 0x02	; 2
    3ff8:	85 e0       	ldi	r24, 0x05	; 5
    3ffa:	0e 94 ac 31 	call	0x6358	; 0x6358 <sysclk_enable_module>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_HIRES);
    3ffe:	64 e0       	ldi	r22, 0x04	; 4
    4000:	85 e0       	ldi	r24, 0x05	; 5
    4002:	0e 94 ac 31 	call	0x6358	; 0x6358 <sysclk_enable_module>
    4006:	0e c0       	rjmp	.+28     	; 0x4024 <tc_enable+0xd2>
	} else
#endif
#ifdef TCF0
	if ((uintptr_t) tc == (uintptr_t) & TCF0) {
    4008:	21 15       	cp	r18, r1
    400a:	3b 40       	sbci	r19, 0x0B	; 11
    400c:	49 f4       	brne	.+18     	; 0x4020 <tc_enable+0xce>
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_TC0);
    400e:	61 e0       	ldi	r22, 0x01	; 1
    4010:	86 e0       	ldi	r24, 0x06	; 6
    4012:	0e 94 ac 31 	call	0x6358	; 0x6358 <sysclk_enable_module>
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_HIRES);
    4016:	64 e0       	ldi	r22, 0x04	; 4
    4018:	86 e0       	ldi	r24, 0x06	; 6
    401a:	0e 94 ac 31 	call	0x6358	; 0x6358 <sysclk_enable_module>
    401e:	02 c0       	rjmp	.+4      	; 0x4024 <tc_enable+0xd2>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    4020:	1f bf       	out	0x3f, r17	; 63
    4022:	10 c0       	rjmp	.+32     	; 0x4044 <tc_enable+0xf2>
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
    4024:	80 91 b8 25 	lds	r24, 0x25B8	; 0x8025b8 <sleepmgr_locks+0x1>
    4028:	8f 3f       	cpi	r24, 0xFF	; 255
    402a:	09 f4       	brne	.+2      	; 0x402e <tc_enable+0xdc>
    402c:	ff cf       	rjmp	.-2      	; 0x402c <tc_enable+0xda>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    402e:	8f b7       	in	r24, 0x3f	; 63
    4030:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    4032:	f8 94       	cli
	return flags;
    4034:	99 81       	ldd	r25, Y+1	; 0x01
	}

	// Enter a critical section
	flags = cpu_irq_save();

	++sleepmgr_locks[mode];
    4036:	e7 eb       	ldi	r30, 0xB7	; 183
    4038:	f5 e2       	ldi	r31, 0x25	; 37
    403a:	81 81       	ldd	r24, Z+1	; 0x01
    403c:	8f 5f       	subi	r24, 0xFF	; 255
    403e:	81 83       	std	Z+1, r24	; 0x01
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    4040:	9f bf       	out	0x3f, r25	; 63
    4042:	1f bf       	out	0x3f, r17	; 63
		cpu_irq_restore(iflags);
		return;
	}
	sleepmgr_lock_mode(SLEEPMGR_IDLE);
	cpu_irq_restore(iflags);
}
    4044:	0f 90       	pop	r0
    4046:	0f 90       	pop	r0
    4048:	df 91       	pop	r29
    404a:	cf 91       	pop	r28
    404c:	1f 91       	pop	r17
    404e:	08 95       	ret

00004050 <twim_interrupt_handler>:
 * \brief Common TWI master interrupt service routine.
 *
 *  Check current status and calls the appropriate handler.
 */
static void twim_interrupt_handler(void)
{
    4050:	cf 93       	push	r28
    4052:	df 93       	push	r29
	uint8_t const master_status = transfer.bus->MASTER.STATUS;
    4054:	e0 91 98 21 	lds	r30, 0x2198	; 0x802198 <transfer>
    4058:	f0 91 99 21 	lds	r31, 0x2199	; 0x802199 <transfer+0x1>
    405c:	84 81       	ldd	r24, Z+4	; 0x04

	if (master_status & TWI_MASTER_ARBLOST_bm) {
    405e:	83 ff       	sbrs	r24, 3
    4060:	08 c0       	rjmp	.+16     	; 0x4072 <twim_interrupt_handler+0x22>

		transfer.bus->MASTER.STATUS = master_status | TWI_MASTER_ARBLOST_bm;
    4062:	88 60       	ori	r24, 0x08	; 8
    4064:	84 83       	std	Z+4, r24	; 0x04
		transfer.bus->MASTER.CTRLC  = TWI_MASTER_CMD_STOP_gc;
    4066:	83 e0       	ldi	r24, 0x03	; 3
    4068:	83 83       	std	Z+3, r24	; 0x03
		transfer.status = ERR_BUSY;
    406a:	86 ef       	ldi	r24, 0xF6	; 246
    406c:	80 93 a2 21 	sts	0x21A2, r24	; 0x8021a2 <transfer+0xa>
    4070:	83 c0       	rjmp	.+262    	; 0x4178 <twim_interrupt_handler+0x128>

	} else if ((master_status & TWI_MASTER_BUSERR_bm) ||
    4072:	98 2f       	mov	r25, r24
    4074:	94 71       	andi	r25, 0x14	; 20
    4076:	31 f0       	breq	.+12     	; 0x4084 <twim_interrupt_handler+0x34>
		(master_status & TWI_MASTER_RXACK_bm)) {

		transfer.bus->MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
    4078:	83 e0       	ldi	r24, 0x03	; 3
    407a:	83 83       	std	Z+3, r24	; 0x03
		transfer.status = ERR_IO_ERROR;
    407c:	8f ef       	ldi	r24, 0xFF	; 255
    407e:	80 93 a2 21 	sts	0x21A2, r24	; 0x8021a2 <transfer+0xa>
    4082:	7a c0       	rjmp	.+244    	; 0x4178 <twim_interrupt_handler+0x128>

	} else if (master_status & TWI_MASTER_WIF_bm) {
    4084:	86 ff       	sbrs	r24, 6
    4086:	43 c0       	rjmp	.+134    	; 0x410e <twim_interrupt_handler+0xbe>
 *  Handles TWI transactions (master write) and responses to (N)ACK.
 */
static inline void twim_write_handler(void)
{
	TWI_t * const         bus = transfer.bus;
	twi_package_t * const pkg = transfer.pkg;
    4088:	c8 e9       	ldi	r28, 0x98	; 152
    408a:	d1 e2       	ldi	r29, 0x21	; 33
    408c:	aa 81       	ldd	r26, Y+2	; 0x02
    408e:	bb 81       	ldd	r27, Y+3	; 0x03

	if (transfer.addr_count < pkg->addr_length) {
    4090:	8c 81       	ldd	r24, Y+4	; 0x04
    4092:	9d 81       	ldd	r25, Y+5	; 0x05
    4094:	14 96       	adiw	r26, 0x04	; 4
    4096:	2d 91       	ld	r18, X+
    4098:	3c 91       	ld	r19, X
    409a:	15 97       	sbiw	r26, 0x05	; 5
    409c:	82 17       	cp	r24, r18
    409e:	93 07       	cpc	r25, r19
    40a0:	6c f4       	brge	.+26     	; 0x40bc <twim_interrupt_handler+0x6c>

		const uint8_t * const data = pkg->addr;
		bus->MASTER.DATA = data[transfer.addr_count++];
    40a2:	9c 01       	movw	r18, r24
    40a4:	2f 5f       	subi	r18, 0xFF	; 255
    40a6:	3f 4f       	sbci	r19, 0xFF	; 255
    40a8:	20 93 9c 21 	sts	0x219C, r18	; 0x80219c <transfer+0x4>
    40ac:	30 93 9d 21 	sts	0x219D, r19	; 0x80219d <transfer+0x5>
    40b0:	a8 0f       	add	r26, r24
    40b2:	b9 1f       	adc	r27, r25
    40b4:	11 96       	adiw	r26, 0x01	; 1
    40b6:	8c 91       	ld	r24, X
    40b8:	87 83       	std	Z+7, r24	; 0x07
    40ba:	5e c0       	rjmp	.+188    	; 0x4178 <twim_interrupt_handler+0x128>

	} else if (transfer.data_count < pkg->length) {
    40bc:	80 91 9e 21 	lds	r24, 0x219E	; 0x80219e <transfer+0x6>
    40c0:	90 91 9f 21 	lds	r25, 0x219F	; 0x80219f <transfer+0x7>
    40c4:	18 96       	adiw	r26, 0x08	; 8
    40c6:	2d 91       	ld	r18, X+
    40c8:	3c 91       	ld	r19, X
    40ca:	19 97       	sbiw	r26, 0x09	; 9
    40cc:	82 17       	cp	r24, r18
    40ce:	93 07       	cpc	r25, r19
    40d0:	c8 f4       	brcc	.+50     	; 0x4104 <twim_interrupt_handler+0xb4>

		if (transfer.read) {
    40d2:	20 91 a0 21 	lds	r18, 0x21A0	; 0x8021a0 <transfer+0x8>
    40d6:	22 23       	and	r18, r18
    40d8:	21 f0       	breq	.+8      	; 0x40e2 <twim_interrupt_handler+0x92>

			/* Send repeated START condition (Address|R/W=1). */

			bus->MASTER.ADDR |= 0x01;
    40da:	86 81       	ldd	r24, Z+6	; 0x06
    40dc:	81 60       	ori	r24, 0x01	; 1
    40de:	86 83       	std	Z+6, r24	; 0x06
    40e0:	4b c0       	rjmp	.+150    	; 0x4178 <twim_interrupt_handler+0x128>

		} else {
			const uint8_t * const data = pkg->buffer;
    40e2:	16 96       	adiw	r26, 0x06	; 6
    40e4:	2d 91       	ld	r18, X+
    40e6:	3c 91       	ld	r19, X
    40e8:	17 97       	sbiw	r26, 0x07	; 7
			bus->MASTER.DATA = data[transfer.data_count++];
    40ea:	ac 01       	movw	r20, r24
    40ec:	4f 5f       	subi	r20, 0xFF	; 255
    40ee:	5f 4f       	sbci	r21, 0xFF	; 255
    40f0:	40 93 9e 21 	sts	0x219E, r20	; 0x80219e <transfer+0x6>
    40f4:	50 93 9f 21 	sts	0x219F, r21	; 0x80219f <transfer+0x7>
    40f8:	d9 01       	movw	r26, r18
    40fa:	a8 0f       	add	r26, r24
    40fc:	b9 1f       	adc	r27, r25
    40fe:	8c 91       	ld	r24, X
    4100:	87 83       	std	Z+7, r24	; 0x07
    4102:	3a c0       	rjmp	.+116    	; 0x4178 <twim_interrupt_handler+0x128>

	} else {

		/* Send STOP condition to complete the transaction. */

		bus->MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
    4104:	83 e0       	ldi	r24, 0x03	; 3
    4106:	83 83       	std	Z+3, r24	; 0x03
		transfer.status = STATUS_OK;
    4108:	10 92 a2 21 	sts	0x21A2, r1	; 0x8021a2 <transfer+0xa>
    410c:	35 c0       	rjmp	.+106    	; 0x4178 <twim_interrupt_handler+0x128>

	} else if (master_status & TWI_MASTER_WIF_bm) {

		twim_write_handler();

	} else if (master_status & TWI_MASTER_RIF_bm) {
    410e:	88 23       	and	r24, r24
    4110:	84 f5       	brge	.+96     	; 0x4172 <twim_interrupt_handler+0x122>
 *  reading bytes from the TWI slave.
 */
static inline void twim_read_handler(void)
{
	TWI_t * const         bus = transfer.bus;
	twi_package_t * const pkg = transfer.pkg;
    4112:	a8 e9       	ldi	r26, 0x98	; 152
    4114:	b1 e2       	ldi	r27, 0x21	; 33
    4116:	12 96       	adiw	r26, 0x02	; 2
    4118:	cd 91       	ld	r28, X+
    411a:	dc 91       	ld	r29, X
    411c:	13 97       	sbiw	r26, 0x03	; 3

	if (transfer.data_count < pkg->length) {
    411e:	16 96       	adiw	r26, 0x06	; 6
    4120:	8d 91       	ld	r24, X+
    4122:	9c 91       	ld	r25, X
    4124:	17 97       	sbiw	r26, 0x07	; 7
    4126:	28 85       	ldd	r18, Y+8	; 0x08
    4128:	39 85       	ldd	r19, Y+9	; 0x09
    412a:	82 17       	cp	r24, r18
    412c:	93 07       	cpc	r25, r19
    412e:	d8 f4       	brcc	.+54     	; 0x4166 <twim_interrupt_handler+0x116>

		uint8_t * const data = pkg->buffer;
    4130:	6e 81       	ldd	r22, Y+6	; 0x06
    4132:	7f 81       	ldd	r23, Y+7	; 0x07
		data[transfer.data_count++] = bus->MASTER.DATA;
    4134:	9c 01       	movw	r18, r24
    4136:	2f 5f       	subi	r18, 0xFF	; 255
    4138:	3f 4f       	sbci	r19, 0xFF	; 255
    413a:	20 93 9e 21 	sts	0x219E, r18	; 0x80219e <transfer+0x6>
    413e:	30 93 9f 21 	sts	0x219F, r19	; 0x80219f <transfer+0x7>
    4142:	47 81       	ldd	r20, Z+7	; 0x07
    4144:	db 01       	movw	r26, r22
    4146:	a8 0f       	add	r26, r24
    4148:	b9 1f       	adc	r27, r25
    414a:	4c 93       	st	X, r20

		/* If there is more to read, issue ACK and start a byte read.
		 * Otherwise, issue NACK and STOP to complete the transaction.
		 */
		if (transfer.data_count < pkg->length) {
    414c:	88 85       	ldd	r24, Y+8	; 0x08
    414e:	99 85       	ldd	r25, Y+9	; 0x09
    4150:	28 17       	cp	r18, r24
    4152:	39 07       	cpc	r19, r25
    4154:	18 f4       	brcc	.+6      	; 0x415c <twim_interrupt_handler+0x10c>

			bus->MASTER.CTRLC = TWI_MASTER_CMD_RECVTRANS_gc;
    4156:	82 e0       	ldi	r24, 0x02	; 2
    4158:	83 83       	std	Z+3, r24	; 0x03
    415a:	0e c0       	rjmp	.+28     	; 0x4178 <twim_interrupt_handler+0x128>

		} else {

			bus->MASTER.CTRLC = TWI_MASTER_ACKACT_bm | TWI_MASTER_CMD_STOP_gc;
    415c:	87 e0       	ldi	r24, 0x07	; 7
    415e:	83 83       	std	Z+3, r24	; 0x03
			transfer.status = STATUS_OK;
    4160:	10 92 a2 21 	sts	0x21A2, r1	; 0x8021a2 <transfer+0xa>
    4164:	09 c0       	rjmp	.+18     	; 0x4178 <twim_interrupt_handler+0x128>

	} else {

		/* Issue STOP and buffer overflow condition. */

		bus->MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
    4166:	83 e0       	ldi	r24, 0x03	; 3
    4168:	83 83       	std	Z+3, r24	; 0x03
		transfer.status = ERR_NO_MEMORY;
    416a:	89 ef       	ldi	r24, 0xF9	; 249
    416c:	80 93 a2 21 	sts	0x21A2, r24	; 0x8021a2 <transfer+0xa>
    4170:	03 c0       	rjmp	.+6      	; 0x4178 <twim_interrupt_handler+0x128>

		twim_read_handler();

	} else {

		transfer.status = ERR_PROTOCOL;
    4172:	8b ef       	ldi	r24, 0xFB	; 251
    4174:	80 93 a2 21 	sts	0x21A2, r24	; 0x8021a2 <transfer+0xa>
	}
}
    4178:	df 91       	pop	r29
    417a:	cf 91       	pop	r28
    417c:	08 95       	ret

0000417e <__vector_13>:
 * parameters specified in the global \c transfer structure.
 */
static void twim_interrupt_handler(void);

#ifdef TWIC
ISR(TWIC_TWIM_vect) { twim_interrupt_handler(); }
    417e:	1f 92       	push	r1
    4180:	0f 92       	push	r0
    4182:	0f b6       	in	r0, 0x3f	; 63
    4184:	0f 92       	push	r0
    4186:	11 24       	eor	r1, r1
    4188:	0b b6       	in	r0, 0x3b	; 59
    418a:	0f 92       	push	r0
    418c:	2f 93       	push	r18
    418e:	3f 93       	push	r19
    4190:	4f 93       	push	r20
    4192:	5f 93       	push	r21
    4194:	6f 93       	push	r22
    4196:	7f 93       	push	r23
    4198:	8f 93       	push	r24
    419a:	9f 93       	push	r25
    419c:	af 93       	push	r26
    419e:	bf 93       	push	r27
    41a0:	ef 93       	push	r30
    41a2:	ff 93       	push	r31
    41a4:	55 df       	rcall	.-342    	; 0x4050 <twim_interrupt_handler>
    41a6:	ff 91       	pop	r31
    41a8:	ef 91       	pop	r30
    41aa:	bf 91       	pop	r27
    41ac:	af 91       	pop	r26
    41ae:	9f 91       	pop	r25
    41b0:	8f 91       	pop	r24
    41b2:	7f 91       	pop	r23
    41b4:	6f 91       	pop	r22
    41b6:	5f 91       	pop	r21
    41b8:	4f 91       	pop	r20
    41ba:	3f 91       	pop	r19
    41bc:	2f 91       	pop	r18
    41be:	0f 90       	pop	r0
    41c0:	0b be       	out	0x3b, r0	; 59
    41c2:	0f 90       	pop	r0
    41c4:	0f be       	out	0x3f, r0	; 63
    41c6:	0f 90       	pop	r0
    41c8:	1f 90       	pop	r1
    41ca:	18 95       	reti

000041cc <__vector_46>:
#endif
#ifdef TWID
ISR(TWID_TWIM_vect) { twim_interrupt_handler(); }
#endif
#ifdef TWIE
ISR(TWIE_TWIM_vect) { twim_interrupt_handler(); }
    41cc:	1f 92       	push	r1
    41ce:	0f 92       	push	r0
    41d0:	0f b6       	in	r0, 0x3f	; 63
    41d2:	0f 92       	push	r0
    41d4:	11 24       	eor	r1, r1
    41d6:	0b b6       	in	r0, 0x3b	; 59
    41d8:	0f 92       	push	r0
    41da:	2f 93       	push	r18
    41dc:	3f 93       	push	r19
    41de:	4f 93       	push	r20
    41e0:	5f 93       	push	r21
    41e2:	6f 93       	push	r22
    41e4:	7f 93       	push	r23
    41e6:	8f 93       	push	r24
    41e8:	9f 93       	push	r25
    41ea:	af 93       	push	r26
    41ec:	bf 93       	push	r27
    41ee:	ef 93       	push	r30
    41f0:	ff 93       	push	r31
    41f2:	2e df       	rcall	.-420    	; 0x4050 <twim_interrupt_handler>
    41f4:	ff 91       	pop	r31
    41f6:	ef 91       	pop	r30
    41f8:	bf 91       	pop	r27
    41fa:	af 91       	pop	r26
    41fc:	9f 91       	pop	r25
    41fe:	8f 91       	pop	r24
    4200:	7f 91       	pop	r23
    4202:	6f 91       	pop	r22
    4204:	5f 91       	pop	r21
    4206:	4f 91       	pop	r20
    4208:	3f 91       	pop	r19
    420a:	2f 91       	pop	r18
    420c:	0f 90       	pop	r0
    420e:	0b be       	out	0x3b, r0	; 59
    4210:	0f 90       	pop	r0
    4212:	0f be       	out	0x3f, r0	; 63
    4214:	0f 90       	pop	r0
    4216:	1f 90       	pop	r1
    4218:	18 95       	reti

0000421a <twi_master_init>:
 *                  (see \ref twi_options_t)
 * \retval STATUS_OK        Transaction is successful
 * \retval ERR_INVALID_ARG  Invalid arguments in \c opt.
 */
status_code_t twi_master_init(TWI_t *twi, const twi_options_t *opt)
{
    421a:	fc 01       	movw	r30, r24
	uint8_t const ctrla = CONF_TWIM_INTLVL | TWI_MASTER_RIEN_bm |
		TWI_MASTER_WIEN_bm | TWI_MASTER_ENABLE_bm;

	twi->MASTER.BAUD   = opt->speed_reg;
    421c:	db 01       	movw	r26, r22
    421e:	14 96       	adiw	r26, 0x04	; 4
    4220:	8c 91       	ld	r24, X
    4222:	85 83       	std	Z+5, r24	; 0x05
	twi->MASTER.CTRLA  = ctrla;
    4224:	88 eb       	ldi	r24, 0xB8	; 184
    4226:	81 83       	std	Z+1, r24	; 0x01
	twi->MASTER.STATUS = TWI_MASTER_BUSSTATE_IDLE_gc;
    4228:	81 e0       	ldi	r24, 0x01	; 1
    422a:	84 83       	std	Z+4, r24	; 0x04

	transfer.locked    = false;
    422c:	e8 e9       	ldi	r30, 0x98	; 152
    422e:	f1 e2       	ldi	r31, 0x21	; 33
    4230:	11 86       	std	Z+9, r1	; 0x09
	transfer.status    = STATUS_OK;
    4232:	12 86       	std	Z+10, r1	; 0x0a

	/* Enable configured PMIC interrupt level. */

	PMIC.CTRL |= CONF_PMIC_INTLVL;
    4234:	e0 ea       	ldi	r30, 0xA0	; 160
    4236:	f0 e0       	ldi	r31, 0x00	; 0
    4238:	82 81       	ldd	r24, Z+2	; 0x02
    423a:	82 60       	ori	r24, 0x02	; 2
    423c:	82 83       	std	Z+2, r24	; 0x02

	cpu_irq_enable();
    423e:	78 94       	sei

	return STATUS_OK;
}
    4240:	80 e0       	ldi	r24, 0x00	; 0
    4242:	08 95       	ret

00004244 <twi_master_transfer>:
 *      - ERR_PROTOCOL to indicate an unexpected bus state
 *      - ERR_INVALID_ARG to indicate invalid arguments.
 */
status_code_t twi_master_transfer(TWI_t *twi,
		const twi_package_t *package, bool read)
{
    4244:	cf 93       	push	r28
    4246:	df 93       	push	r29
    4248:	1f 92       	push	r1
    424a:	cd b7       	in	r28, 0x3d	; 61
    424c:	de b7       	in	r29, 0x3e	; 62
    424e:	9c 01       	movw	r18, r24
    4250:	fb 01       	movw	r30, r22
	/* Do a sanity check on the arguments. */

	if ((twi == NULL) || (package == NULL)) {
    4252:	89 2b       	or	r24, r25
    4254:	09 f4       	brne	.+2      	; 0x4258 <twi_master_transfer+0x14>
    4256:	51 c0       	rjmp	.+162    	; 0x42fa <twi_master_transfer+0xb6>
    4258:	30 97       	sbiw	r30, 0x00	; 0
    425a:	09 f4       	brne	.+2      	; 0x425e <twi_master_transfer+0x1a>
    425c:	50 c0       	rjmp	.+160    	; 0x42fe <twi_master_transfer+0xba>
		return ERR_INVALID_ARG;
	}

	/* Initiate a transaction when the bus is ready. */

	status_code_t status = twim_acquire(package->no_wait);
    425e:	92 85       	ldd	r25, Z+10	; 0x0a
 *
 * \return STATUS_OK if the bus is acquired, else ERR_BUSY.
 */
static inline status_code_t twim_acquire(bool no_wait)
{
	while (transfer.locked) {
    4260:	80 91 a1 21 	lds	r24, 0x21A1	; 0x8021a1 <transfer+0x9>
    4264:	88 23       	and	r24, r24
    4266:	19 f0       	breq	.+6      	; 0x426e <twi_master_transfer+0x2a>

		if (no_wait) { return ERR_BUSY; }
    4268:	99 23       	and	r25, r25
    426a:	f1 f3       	breq	.-4      	; 0x4268 <twi_master_transfer+0x24>
    426c:	4a c0       	rjmp	.+148    	; 0x4302 <twi_master_transfer+0xbe>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    426e:	8f b7       	in	r24, 0x3f	; 63
    4270:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    4272:	f8 94       	cli
	return flags;
    4274:	89 81       	ldd	r24, Y+1	; 0x01
	}

	irqflags_t const flags = cpu_irq_save ();

	transfer.locked = true;
    4276:	a8 e9       	ldi	r26, 0x98	; 152
    4278:	b1 e2       	ldi	r27, 0x21	; 33
    427a:	91 e0       	ldi	r25, 0x01	; 1
    427c:	19 96       	adiw	r26, 0x09	; 9
    427e:	9c 93       	st	X, r25
    4280:	19 97       	sbiw	r26, 0x09	; 9
	transfer.status = OPERATION_IN_PROGRESS;
    4282:	90 e8       	ldi	r25, 0x80	; 128
    4284:	1a 96       	adiw	r26, 0x0a	; 10
    4286:	9c 93       	st	X, r25
    4288:	1a 97       	sbiw	r26, 0x0a	; 10
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    428a:	8f bf       	out	0x3f, r24	; 63
	/* Initiate a transaction when the bus is ready. */

	status_code_t status = twim_acquire(package->no_wait);

	if (STATUS_OK == status) {
		transfer.bus         = (TWI_t *) twi;
    428c:	2d 93       	st	X+, r18
    428e:	3c 93       	st	X, r19
    4290:	11 97       	sbiw	r26, 0x01	; 1
		transfer.pkg         = (twi_package_t *) package;
    4292:	12 96       	adiw	r26, 0x02	; 2
    4294:	6d 93       	st	X+, r22
    4296:	7c 93       	st	X, r23
    4298:	13 97       	sbiw	r26, 0x03	; 3
		transfer.addr_count  = 0;
    429a:	14 96       	adiw	r26, 0x04	; 4
    429c:	1d 92       	st	X+, r1
    429e:	1c 92       	st	X, r1
    42a0:	15 97       	sbiw	r26, 0x05	; 5
		transfer.data_count  = 0;
    42a2:	16 96       	adiw	r26, 0x06	; 6
    42a4:	1d 92       	st	X+, r1
    42a6:	1c 92       	st	X, r1
    42a8:	17 97       	sbiw	r26, 0x07	; 7
		transfer.read        = read;
    42aa:	18 96       	adiw	r26, 0x08	; 8
    42ac:	4c 93       	st	X, r20

		uint8_t const chip = (package->chip) << 1;
    42ae:	80 81       	ld	r24, Z
    42b0:	88 0f       	add	r24, r24

		if (package->addr_length || (false == read)) {
    42b2:	64 81       	ldd	r22, Z+4	; 0x04
    42b4:	75 81       	ldd	r23, Z+5	; 0x05
    42b6:	67 2b       	or	r22, r23
    42b8:	11 f4       	brne	.+4      	; 0x42be <twi_master_transfer+0x7a>
    42ba:	41 11       	cpse	r20, r1
    42bc:	03 c0       	rjmp	.+6      	; 0x42c4 <twi_master_transfer+0x80>
			transfer.bus->MASTER.ADDR = chip;
    42be:	f9 01       	movw	r30, r18
    42c0:	86 83       	std	Z+6, r24	; 0x06
    42c2:	03 c0       	rjmp	.+6      	; 0x42ca <twi_master_transfer+0x86>
		} else if (read) {
			transfer.bus->MASTER.ADDR = chip | 0x01;
    42c4:	81 60       	ori	r24, 0x01	; 1
    42c6:	f9 01       	movw	r30, r18
    42c8:	86 83       	std	Z+6, r24	; 0x06
{
	/* First wait for the driver event handler to indicate something
	 * other than a transfer in-progress, then test the bus interface
	 * for an Idle bus state.
	 */
	while (OPERATION_IN_PROGRESS == transfer.status);
    42ca:	e8 e9       	ldi	r30, 0x98	; 152
    42cc:	f1 e2       	ldi	r31, 0x21	; 33
    42ce:	92 85       	ldd	r25, Z+10	; 0x0a
    42d0:	90 38       	cpi	r25, 0x80	; 128
    42d2:	e9 f3       	breq	.-6      	; 0x42ce <twi_master_transfer+0x8a>
 * \retval  false   The bus is currently busy.
 */
static inline bool twim_idle (const TWI_t * twi)
{

	return ((twi->MASTER.STATUS & TWI_MASTER_BUSSTATE_gm)
    42d4:	f9 01       	movw	r30, r18
    42d6:	84 81       	ldd	r24, Z+4	; 0x04
	 * other than a transfer in-progress, then test the bus interface
	 * for an Idle bus state.
	 */
	while (OPERATION_IN_PROGRESS == transfer.status);

	while (! twim_idle(transfer.bus)) { barrier(); }
    42d8:	83 70       	andi	r24, 0x03	; 3
    42da:	81 30       	cpi	r24, 0x01	; 1
    42dc:	49 f0       	breq	.+18     	; 0x42f0 <twi_master_transfer+0xac>
    42de:	a8 e9       	ldi	r26, 0x98	; 152
    42e0:	b1 e2       	ldi	r27, 0x21	; 33
    42e2:	ed 91       	ld	r30, X+
    42e4:	fc 91       	ld	r31, X
    42e6:	11 97       	sbiw	r26, 0x01	; 1
 * \retval  false   The bus is currently busy.
 */
static inline bool twim_idle (const TWI_t * twi)
{

	return ((twi->MASTER.STATUS & TWI_MASTER_BUSSTATE_gm)
    42e8:	84 81       	ldd	r24, Z+4	; 0x04
	 * other than a transfer in-progress, then test the bus interface
	 * for an Idle bus state.
	 */
	while (OPERATION_IN_PROGRESS == transfer.status);

	while (! twim_idle(transfer.bus)) { barrier(); }
    42ea:	83 70       	andi	r24, 0x03	; 3
    42ec:	81 30       	cpi	r24, 0x01	; 1
    42ee:	c9 f7       	brne	.-14     	; 0x42e2 <twi_master_transfer+0x9e>

	status_code_t const status = transfer.status;
    42f0:	e8 e9       	ldi	r30, 0x98	; 152
    42f2:	f1 e2       	ldi	r31, 0x21	; 33
    42f4:	82 85       	ldd	r24, Z+10	; 0x0a

	transfer.locked = false;
    42f6:	11 86       	std	Z+9, r1	; 0x09
    42f8:	05 c0       	rjmp	.+10     	; 0x4304 <twi_master_transfer+0xc0>
		const twi_package_t *package, bool read)
{
	/* Do a sanity check on the arguments. */

	if ((twi == NULL) || (package == NULL)) {
		return ERR_INVALID_ARG;
    42fa:	88 ef       	ldi	r24, 0xF8	; 248
    42fc:	03 c0       	rjmp	.+6      	; 0x4304 <twi_master_transfer+0xc0>
    42fe:	88 ef       	ldi	r24, 0xF8	; 248
    4300:	01 c0       	rjmp	.+2      	; 0x4304 <twi_master_transfer+0xc0>
 */
static inline status_code_t twim_acquire(bool no_wait)
{
	while (transfer.locked) {

		if (no_wait) { return ERR_BUSY; }
    4302:	86 ef       	ldi	r24, 0xF6	; 246

		status = twim_release();
	}

	return status;
}
    4304:	0f 90       	pop	r0
    4306:	df 91       	pop	r29
    4308:	cf 91       	pop	r28
    430a:	08 95       	ret

0000430c <udd_sleep_mode>:
	} else {
		// endpoint not halted then call directly callback
		callback();
	}
	return true;
}
    430c:	cf 93       	push	r28
    430e:	df 93       	push	r29
    4310:	1f 92       	push	r1
    4312:	1f 92       	push	r1
    4314:	cd b7       	in	r28, 0x3d	; 61
    4316:	de b7       	in	r29, 0x3e	; 62
    4318:	81 11       	cpse	r24, r1
    431a:	26 c0       	rjmp	.+76     	; 0x4368 <udd_sleep_mode+0x5c>
    431c:	90 91 d0 22 	lds	r25, 0x22D0	; 0x8022d0 <udd_b_idle>
    4320:	99 23       	and	r25, r25
    4322:	f9 f0       	breq	.+62     	; 0x4362 <udd_sleep_mode+0x56>
    4324:	90 91 b8 25 	lds	r25, 0x25B8	; 0x8025b8 <sleepmgr_locks+0x1>
    4328:	91 11       	cpse	r25, r1
    432a:	01 c0       	rjmp	.+2      	; 0x432e <udd_sleep_mode+0x22>
    432c:	ff cf       	rjmp	.-2      	; 0x432c <udd_sleep_mode+0x20>
    432e:	9f b7       	in	r25, 0x3f	; 63
    4330:	9a 83       	std	Y+2, r25	; 0x02
    4332:	f8 94       	cli
    4334:	2a 81       	ldd	r18, Y+2	; 0x02
    4336:	e7 eb       	ldi	r30, 0xB7	; 183
    4338:	f5 e2       	ldi	r31, 0x25	; 37
    433a:	91 81       	ldd	r25, Z+1	; 0x01
    433c:	91 50       	subi	r25, 0x01	; 1
    433e:	91 83       	std	Z+1, r25	; 0x01
    4340:	2f bf       	out	0x3f, r18	; 63
    4342:	0f c0       	rjmp	.+30     	; 0x4362 <udd_sleep_mode+0x56>
    4344:	90 91 b8 25 	lds	r25, 0x25B8	; 0x8025b8 <sleepmgr_locks+0x1>
    4348:	9f 3f       	cpi	r25, 0xFF	; 255
    434a:	09 f4       	brne	.+2      	; 0x434e <udd_sleep_mode+0x42>
    434c:	ff cf       	rjmp	.-2      	; 0x434c <udd_sleep_mode+0x40>
    434e:	9f b7       	in	r25, 0x3f	; 63
    4350:	99 83       	std	Y+1, r25	; 0x01
    4352:	f8 94       	cli
    4354:	29 81       	ldd	r18, Y+1	; 0x01
    4356:	e7 eb       	ldi	r30, 0xB7	; 183
    4358:	f5 e2       	ldi	r31, 0x25	; 37
    435a:	91 81       	ldd	r25, Z+1	; 0x01
    435c:	9f 5f       	subi	r25, 0xFF	; 255
    435e:	91 83       	std	Z+1, r25	; 0x01
    4360:	2f bf       	out	0x3f, r18	; 63
    4362:	80 93 d0 22 	sts	0x22D0, r24	; 0x8022d0 <udd_b_idle>
    4366:	05 c0       	rjmp	.+10     	; 0x4372 <udd_sleep_mode+0x66>
    4368:	90 91 d0 22 	lds	r25, 0x22D0	; 0x8022d0 <udd_b_idle>
    436c:	99 23       	and	r25, r25
    436e:	51 f3       	breq	.-44     	; 0x4344 <udd_sleep_mode+0x38>
    4370:	f8 cf       	rjmp	.-16     	; 0x4362 <udd_sleep_mode+0x56>
    4372:	0f 90       	pop	r0
    4374:	0f 90       	pop	r0
    4376:	df 91       	pop	r29
    4378:	cf 91       	pop	r28
    437a:	08 95       	ret

0000437c <udd_ctrl_init>:
    437c:	0f 93       	push	r16
    437e:	e8 ec       	ldi	r30, 0xC8	; 200
    4380:	f4 e0       	ldi	r31, 0x04	; 4
    4382:	80 81       	ld	r24, Z
    4384:	8f 7d       	andi	r24, 0xDF	; 223
    4386:	80 83       	st	Z, r24
    4388:	80 81       	ld	r24, Z
    438a:	8f 7d       	andi	r24, 0xDF	; 223
    438c:	80 83       	st	Z, r24
    438e:	e4 ea       	ldi	r30, 0xA4	; 164
    4390:	f2 e2       	ldi	r31, 0x22	; 34
    4392:	02 e0       	ldi	r16, 0x02	; 2
    4394:	05 93       	las	Z, r16
    4396:	10 92 a6 22 	sts	0x22A6, r1	; 0x8022a6 <udd_sram+0x16>
    439a:	10 92 a7 22 	sts	0x22A7, r1	; 0x8022a7 <udd_sram+0x17>
    439e:	00 e2       	ldi	r16, 0x20	; 32
    43a0:	06 93       	lac	Z, r16
    43a2:	00 e4       	ldi	r16, 0x40	; 64
    43a4:	06 93       	lac	Z, r16
    43a6:	ec e9       	ldi	r30, 0x9C	; 156
    43a8:	f2 e2       	ldi	r31, 0x22	; 34
    43aa:	00 e4       	ldi	r16, 0x40	; 64
    43ac:	06 93       	lac	Z, r16
    43ae:	e7 ea       	ldi	r30, 0xA7	; 167
    43b0:	f5 e2       	ldi	r31, 0x25	; 37
    43b2:	14 86       	std	Z+12, r1	; 0x0c
    43b4:	15 86       	std	Z+13, r1	; 0x0d
    43b6:	16 86       	std	Z+14, r1	; 0x0e
    43b8:	17 86       	std	Z+15, r1	; 0x0f
    43ba:	12 86       	std	Z+10, r1	; 0x0a
    43bc:	13 86       	std	Z+11, r1	; 0x0b
    43be:	10 92 8c 22 	sts	0x228C, r1	; 0x80228c <udd_ep_control_state>
    43c2:	0f 91       	pop	r16
    43c4:	08 95       	ret

000043c6 <udd_ctrl_stall_data>:
    43c6:	0f 93       	push	r16
    43c8:	85 e0       	ldi	r24, 0x05	; 5
    43ca:	80 93 8c 22 	sts	0x228C, r24	; 0x80228c <udd_ep_control_state>
    43ce:	e5 ea       	ldi	r30, 0xA5	; 165
    43d0:	f2 e2       	ldi	r31, 0x22	; 34
    43d2:	04 e0       	ldi	r16, 0x04	; 4
    43d4:	05 93       	las	Z, r16
    43d6:	ed e9       	ldi	r30, 0x9D	; 157
    43d8:	f2 e2       	ldi	r31, 0x22	; 34
    43da:	04 e0       	ldi	r16, 0x04	; 4
    43dc:	05 93       	las	Z, r16
    43de:	0f 91       	pop	r16
    43e0:	08 95       	ret

000043e2 <udd_ctrl_send_zlp_in>:
    43e2:	0f 93       	push	r16
    43e4:	83 e0       	ldi	r24, 0x03	; 3
    43e6:	80 93 8c 22 	sts	0x228C, r24	; 0x80228c <udd_ep_control_state>
    43ea:	10 92 a6 22 	sts	0x22A6, r1	; 0x8022a6 <udd_sram+0x16>
    43ee:	10 92 a7 22 	sts	0x22A7, r1	; 0x8022a7 <udd_sram+0x17>
    43f2:	e4 ea       	ldi	r30, 0xA4	; 164
    43f4:	f2 e2       	ldi	r31, 0x22	; 34
    43f6:	02 e0       	ldi	r16, 0x02	; 2
    43f8:	06 93       	lac	Z, r16
    43fa:	0f 91       	pop	r16
    43fc:	08 95       	ret

000043fe <udd_ctrl_endofrequest>:
    43fe:	e0 91 b3 25 	lds	r30, 0x25B3	; 0x8025b3 <udd_g_ctrlreq+0xc>
    4402:	f0 91 b4 25 	lds	r31, 0x25B4	; 0x8025b4 <udd_g_ctrlreq+0xd>
    4406:	30 97       	sbiw	r30, 0x00	; 0
    4408:	09 f0       	breq	.+2      	; 0x440c <udd_ctrl_endofrequest+0xe>
    440a:	19 95       	eicall
    440c:	08 95       	ret

0000440e <udd_ctrl_in_sent>:
    440e:	0f 93       	push	r16
    4410:	cf 93       	push	r28
    4412:	df 93       	push	r29
    4414:	80 91 8c 22 	lds	r24, 0x228C	; 0x80228c <udd_ep_control_state>
    4418:	83 30       	cpi	r24, 0x03	; 3
    441a:	19 f4       	brne	.+6      	; 0x4422 <udd_ctrl_in_sent+0x14>
    441c:	f0 df       	rcall	.-32     	; 0x43fe <udd_ctrl_endofrequest>
    441e:	ae df       	rcall	.-164    	; 0x437c <udd_ctrl_init>
    4420:	5e c0       	rjmp	.+188    	; 0x44de <udd_ctrl_in_sent+0xd0>
    4422:	80 91 88 22 	lds	r24, 0x2288	; 0x802288 <udd_ctrl_payload_nb_trans>
    4426:	90 91 89 22 	lds	r25, 0x2289	; 0x802289 <udd_ctrl_payload_nb_trans+0x1>
    442a:	c0 91 b1 25 	lds	r28, 0x25B1	; 0x8025b1 <udd_g_ctrlreq+0xa>
    442e:	d0 91 b2 25 	lds	r29, 0x25B2	; 0x8025b2 <udd_g_ctrlreq+0xb>
    4432:	c8 1b       	sub	r28, r24
    4434:	d9 0b       	sbc	r29, r25
    4436:	71 f5       	brne	.+92     	; 0x4494 <udd_ctrl_in_sent+0x86>
    4438:	20 91 8a 22 	lds	r18, 0x228A	; 0x80228a <udd_ctrl_prev_payload_nb_trans>
    443c:	30 91 8b 22 	lds	r19, 0x228B	; 0x80228b <udd_ctrl_prev_payload_nb_trans+0x1>
    4440:	82 0f       	add	r24, r18
    4442:	93 1f       	adc	r25, r19
    4444:	80 93 8a 22 	sts	0x228A, r24	; 0x80228a <udd_ctrl_prev_payload_nb_trans>
    4448:	90 93 8b 22 	sts	0x228B, r25	; 0x80228b <udd_ctrl_prev_payload_nb_trans+0x1>
    444c:	20 91 ad 25 	lds	r18, 0x25AD	; 0x8025ad <udd_g_ctrlreq+0x6>
    4450:	30 91 ae 25 	lds	r19, 0x25AE	; 0x8025ae <udd_g_ctrlreq+0x7>
    4454:	82 17       	cp	r24, r18
    4456:	93 07       	cpc	r25, r19
    4458:	21 f0       	breq	.+8      	; 0x4462 <udd_ctrl_in_sent+0x54>
    445a:	80 91 a3 21 	lds	r24, 0x21A3	; 0x8021a3 <b_shortpacket.5472>
    445e:	88 23       	and	r24, r24
    4460:	41 f0       	breq	.+16     	; 0x4472 <udd_ctrl_in_sent+0x64>
    4462:	84 e0       	ldi	r24, 0x04	; 4
    4464:	80 93 8c 22 	sts	0x228C, r24	; 0x80228c <udd_ep_control_state>
    4468:	ec e9       	ldi	r30, 0x9C	; 156
    446a:	f2 e2       	ldi	r31, 0x22	; 34
    446c:	02 e0       	ldi	r16, 0x02	; 2
    446e:	06 93       	lac	Z, r16
    4470:	36 c0       	rjmp	.+108    	; 0x44de <udd_ctrl_in_sent+0xd0>
    4472:	e0 91 b5 25 	lds	r30, 0x25B5	; 0x8025b5 <udd_g_ctrlreq+0xe>
    4476:	f0 91 b6 25 	lds	r31, 0x25B6	; 0x8025b6 <udd_g_ctrlreq+0xf>
    447a:	30 97       	sbiw	r30, 0x00	; 0
    447c:	99 f0       	breq	.+38     	; 0x44a4 <udd_ctrl_in_sent+0x96>
    447e:	19 95       	eicall
    4480:	88 23       	and	r24, r24
    4482:	81 f0       	breq	.+32     	; 0x44a4 <udd_ctrl_in_sent+0x96>
    4484:	10 92 88 22 	sts	0x2288, r1	; 0x802288 <udd_ctrl_payload_nb_trans>
    4488:	10 92 89 22 	sts	0x2289, r1	; 0x802289 <udd_ctrl_payload_nb_trans+0x1>
    448c:	c0 91 b1 25 	lds	r28, 0x25B1	; 0x8025b1 <udd_g_ctrlreq+0xa>
    4490:	d0 91 b2 25 	lds	r29, 0x25B2	; 0x8025b2 <udd_g_ctrlreq+0xb>
    4494:	c0 34       	cpi	r28, 0x40	; 64
    4496:	d1 05       	cpc	r29, r1
    4498:	28 f0       	brcs	.+10     	; 0x44a4 <udd_ctrl_in_sent+0x96>
    449a:	10 92 a3 21 	sts	0x21A3, r1	; 0x8021a3 <b_shortpacket.5472>
    449e:	c0 e4       	ldi	r28, 0x40	; 64
    44a0:	d0 e0       	ldi	r29, 0x00	; 0
    44a2:	03 c0       	rjmp	.+6      	; 0x44aa <udd_ctrl_in_sent+0x9c>
    44a4:	81 e0       	ldi	r24, 0x01	; 1
    44a6:	80 93 a3 21 	sts	0x21A3, r24	; 0x8021a3 <b_shortpacket.5472>
    44aa:	e0 e9       	ldi	r30, 0x90	; 144
    44ac:	f2 e2       	ldi	r31, 0x22	; 34
    44ae:	c6 8b       	std	Z+22, r28	; 0x16
    44b0:	d7 8b       	std	Z+23, r29	; 0x17
    44b2:	80 91 88 22 	lds	r24, 0x2288	; 0x802288 <udd_ctrl_payload_nb_trans>
    44b6:	90 91 89 22 	lds	r25, 0x2289	; 0x802289 <udd_ctrl_payload_nb_trans+0x1>
    44ba:	20 91 af 25 	lds	r18, 0x25AF	; 0x8025af <udd_g_ctrlreq+0x8>
    44be:	30 91 b0 25 	lds	r19, 0x25B0	; 0x8025b0 <udd_g_ctrlreq+0x9>
    44c2:	28 0f       	add	r18, r24
    44c4:	39 1f       	adc	r19, r25
    44c6:	20 8f       	std	Z+24, r18	; 0x18
    44c8:	31 8f       	std	Z+25, r19	; 0x19
    44ca:	c8 0f       	add	r28, r24
    44cc:	d9 1f       	adc	r29, r25
    44ce:	c0 93 88 22 	sts	0x2288, r28	; 0x802288 <udd_ctrl_payload_nb_trans>
    44d2:	d0 93 89 22 	sts	0x2289, r29	; 0x802289 <udd_ctrl_payload_nb_trans+0x1>
    44d6:	e4 ea       	ldi	r30, 0xA4	; 164
    44d8:	f2 e2       	ldi	r31, 0x22	; 34
    44da:	02 e0       	ldi	r16, 0x02	; 2
    44dc:	06 93       	lac	Z, r16
    44de:	df 91       	pop	r29
    44e0:	cf 91       	pop	r28
    44e2:	0f 91       	pop	r16
    44e4:	08 95       	ret

000044e6 <udd_ep_get_size>:
    44e6:	fc 01       	movw	r30, r24
    44e8:	81 81       	ldd	r24, Z+1	; 0x01
    44ea:	e8 2f       	mov	r30, r24
    44ec:	e7 70       	andi	r30, 0x07	; 7
    44ee:	8e 2f       	mov	r24, r30
    44f0:	90 e0       	ldi	r25, 0x00	; 0
    44f2:	fc 01       	movw	r30, r24
    44f4:	31 97       	sbiw	r30, 0x01	; 1
    44f6:	e7 30       	cpi	r30, 0x07	; 7
    44f8:	f1 05       	cpc	r31, r1
    44fa:	d8 f4       	brcc	.+54     	; 0x4532 <udd_ep_get_size+0x4c>
    44fc:	88 27       	eor	r24, r24
    44fe:	e2 50       	subi	r30, 0x02	; 2
    4500:	ff 4f       	sbci	r31, 0xFF	; 255
    4502:	8f 4f       	sbci	r24, 0xFF	; 255
    4504:	0c 94 fa 39 	jmp	0x73f4	; 0x73f4 <__tablejump2__>
    4508:	80 e1       	ldi	r24, 0x10	; 16
    450a:	90 e0       	ldi	r25, 0x00	; 0
    450c:	08 95       	ret
    450e:	80 e2       	ldi	r24, 0x20	; 32
    4510:	90 e0       	ldi	r25, 0x00	; 0
    4512:	08 95       	ret
    4514:	80 e4       	ldi	r24, 0x40	; 64
    4516:	90 e0       	ldi	r25, 0x00	; 0
    4518:	08 95       	ret
    451a:	80 e8       	ldi	r24, 0x80	; 128
    451c:	90 e0       	ldi	r25, 0x00	; 0
    451e:	08 95       	ret
    4520:	80 e0       	ldi	r24, 0x00	; 0
    4522:	91 e0       	ldi	r25, 0x01	; 1
    4524:	08 95       	ret
    4526:	80 e0       	ldi	r24, 0x00	; 0
    4528:	92 e0       	ldi	r25, 0x02	; 2
    452a:	08 95       	ret
    452c:	8f ef       	ldi	r24, 0xFF	; 255
    452e:	93 e0       	ldi	r25, 0x03	; 3
    4530:	08 95       	ret
    4532:	88 e0       	ldi	r24, 0x08	; 8
    4534:	90 e0       	ldi	r25, 0x00	; 0
    4536:	08 95       	ret

00004538 <udd_ep_get_job>:
    4538:	28 2f       	mov	r18, r24
    453a:	2f 70       	andi	r18, 0x0F	; 15
    453c:	30 e0       	ldi	r19, 0x00	; 0
    453e:	22 0f       	add	r18, r18
    4540:	33 1f       	adc	r19, r19
    4542:	08 2e       	mov	r0, r24
    4544:	00 0c       	add	r0, r0
    4546:	99 0b       	sbc	r25, r25
    4548:	88 27       	eor	r24, r24
    454a:	99 0f       	add	r25, r25
    454c:	88 1f       	adc	r24, r24
    454e:	99 27       	eor	r25, r25
    4550:	82 0f       	add	r24, r18
    4552:	93 1f       	adc	r25, r19
    4554:	02 97       	sbiw	r24, 0x02	; 2
    4556:	9c 01       	movw	r18, r24
    4558:	22 0f       	add	r18, r18
    455a:	33 1f       	adc	r19, r19
    455c:	22 0f       	add	r18, r18
    455e:	33 1f       	adc	r19, r19
    4560:	22 0f       	add	r18, r18
    4562:	33 1f       	adc	r19, r19
    4564:	82 0f       	add	r24, r18
    4566:	93 1f       	adc	r25, r19
    4568:	8c 5d       	subi	r24, 0xDC	; 220
    456a:	9d 4d       	sbci	r25, 0xDD	; 221
    456c:	08 95       	ret

0000456e <udd_ctrl_interrupt_tc_setup>:
    456e:	0f 93       	push	r16
    4570:	cf 93       	push	r28
    4572:	80 91 cc 04 	lds	r24, 0x04CC	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>
    4576:	80 ff       	sbrs	r24, 0
    4578:	65 c0       	rjmp	.+202    	; 0x4644 <udd_ctrl_interrupt_tc_setup+0xd6>
    457a:	81 e0       	ldi	r24, 0x01	; 1
    457c:	80 93 cc 04 	sts	0x04CC, r24	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>
    4580:	ec e9       	ldi	r30, 0x9C	; 156
    4582:	f2 e2       	ldi	r31, 0x22	; 34
    4584:	00 e8       	ldi	r16, 0x80	; 128
    4586:	06 93       	lac	Z, r16
    4588:	e4 ea       	ldi	r30, 0xA4	; 164
    458a:	f2 e2       	ldi	r31, 0x22	; 34
    458c:	00 e8       	ldi	r16, 0x80	; 128
    458e:	06 93       	lac	Z, r16
    4590:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
    4594:	ec e9       	ldi	r30, 0x9C	; 156
    4596:	f2 e2       	ldi	r31, 0x22	; 34
    4598:	00 e1       	ldi	r16, 0x10	; 16
    459a:	06 93       	lac	Z, r16
    459c:	80 91 8c 22 	lds	r24, 0x228C	; 0x80228c <udd_ep_control_state>
    45a0:	88 23       	and	r24, r24
    45a2:	29 f0       	breq	.+10     	; 0x45ae <udd_ctrl_interrupt_tc_setup+0x40>
    45a4:	83 50       	subi	r24, 0x03	; 3
    45a6:	82 30       	cpi	r24, 0x02	; 2
    45a8:	08 f4       	brcc	.+2      	; 0x45ac <udd_ctrl_interrupt_tc_setup+0x3e>
    45aa:	29 df       	rcall	.-430    	; 0x43fe <udd_ctrl_endofrequest>
    45ac:	e7 de       	rcall	.-562    	; 0x437c <udd_ctrl_init>
    45ae:	80 91 9e 22 	lds	r24, 0x229E	; 0x80229e <udd_sram+0xe>
    45b2:	90 91 9f 22 	lds	r25, 0x229F	; 0x80229f <udd_sram+0xf>
    45b6:	08 97       	sbiw	r24, 0x08	; 8
    45b8:	09 f0       	breq	.+2      	; 0x45bc <udd_ctrl_interrupt_tc_setup+0x4e>
    45ba:	46 c0       	rjmp	.+140    	; 0x4648 <udd_ctrl_interrupt_tc_setup+0xda>
    45bc:	88 e0       	ldi	r24, 0x08	; 8
    45be:	e8 e4       	ldi	r30, 0x48	; 72
    45c0:	f2 e2       	ldi	r31, 0x22	; 34
    45c2:	a7 ea       	ldi	r26, 0xA7	; 167
    45c4:	b5 e2       	ldi	r27, 0x25	; 37
    45c6:	01 90       	ld	r0, Z+
    45c8:	0d 92       	st	X+, r0
    45ca:	8a 95       	dec	r24
    45cc:	e1 f7       	brne	.-8      	; 0x45c6 <udd_ctrl_interrupt_tc_setup+0x58>
    45ce:	e8 ec       	ldi	r30, 0xC8	; 200
    45d0:	f4 e0       	ldi	r31, 0x04	; 4
    45d2:	80 81       	ld	r24, Z
    45d4:	80 62       	ori	r24, 0x20	; 32
    45d6:	80 83       	st	Z, r24
    45d8:	80 81       	ld	r24, Z
    45da:	80 62       	ori	r24, 0x20	; 32
    45dc:	80 83       	st	Z, r24
    45de:	0e 94 94 36 	call	0x6d28	; 0x6d28 <udc_process_setup>
    45e2:	c8 2f       	mov	r28, r24
    45e4:	81 11       	cpse	r24, r1
    45e6:	03 c0       	rjmp	.+6      	; 0x45ee <udd_ctrl_interrupt_tc_setup+0x80>
    45e8:	ee de       	rcall	.-548    	; 0x43c6 <udd_ctrl_stall_data>
    45ea:	c1 e0       	ldi	r28, 0x01	; 1
    45ec:	2e c0       	rjmp	.+92     	; 0x464a <udd_ctrl_interrupt_tc_setup+0xdc>
    45ee:	80 91 a7 25 	lds	r24, 0x25A7	; 0x8025a7 <udd_g_ctrlreq>
    45f2:	88 23       	and	r24, r24
    45f4:	6c f4       	brge	.+26     	; 0x4610 <udd_ctrl_interrupt_tc_setup+0xa2>
    45f6:	10 92 8a 22 	sts	0x228A, r1	; 0x80228a <udd_ctrl_prev_payload_nb_trans>
    45fa:	10 92 8b 22 	sts	0x228B, r1	; 0x80228b <udd_ctrl_prev_payload_nb_trans+0x1>
    45fe:	10 92 88 22 	sts	0x2288, r1	; 0x802288 <udd_ctrl_payload_nb_trans>
    4602:	10 92 89 22 	sts	0x2289, r1	; 0x802289 <udd_ctrl_payload_nb_trans+0x1>
    4606:	82 e0       	ldi	r24, 0x02	; 2
    4608:	80 93 8c 22 	sts	0x228C, r24	; 0x80228c <udd_ep_control_state>
    460c:	00 df       	rcall	.-512    	; 0x440e <udd_ctrl_in_sent>
    460e:	1d c0       	rjmp	.+58     	; 0x464a <udd_ctrl_interrupt_tc_setup+0xdc>
    4610:	80 91 ad 25 	lds	r24, 0x25AD	; 0x8025ad <udd_g_ctrlreq+0x6>
    4614:	90 91 ae 25 	lds	r25, 0x25AE	; 0x8025ae <udd_g_ctrlreq+0x7>
    4618:	89 2b       	or	r24, r25
    461a:	11 f4       	brne	.+4      	; 0x4620 <udd_ctrl_interrupt_tc_setup+0xb2>
    461c:	e2 de       	rcall	.-572    	; 0x43e2 <udd_ctrl_send_zlp_in>
    461e:	15 c0       	rjmp	.+42     	; 0x464a <udd_ctrl_interrupt_tc_setup+0xdc>
    4620:	10 92 8a 22 	sts	0x228A, r1	; 0x80228a <udd_ctrl_prev_payload_nb_trans>
    4624:	10 92 8b 22 	sts	0x228B, r1	; 0x80228b <udd_ctrl_prev_payload_nb_trans+0x1>
    4628:	10 92 88 22 	sts	0x2288, r1	; 0x802288 <udd_ctrl_payload_nb_trans>
    462c:	10 92 89 22 	sts	0x2289, r1	; 0x802289 <udd_ctrl_payload_nb_trans+0x1>
    4630:	81 e0       	ldi	r24, 0x01	; 1
    4632:	80 93 8c 22 	sts	0x228C, r24	; 0x80228c <udd_ep_control_state>
    4636:	ec e9       	ldi	r30, 0x9C	; 156
    4638:	f2 e2       	ldi	r31, 0x22	; 34
    463a:	02 e0       	ldi	r16, 0x02	; 2
    463c:	06 93       	lac	Z, r16
    463e:	00 e2       	ldi	r16, 0x20	; 32
    4640:	06 93       	lac	Z, r16
    4642:	03 c0       	rjmp	.+6      	; 0x464a <udd_ctrl_interrupt_tc_setup+0xdc>
    4644:	c0 e0       	ldi	r28, 0x00	; 0
    4646:	01 c0       	rjmp	.+2      	; 0x464a <udd_ctrl_interrupt_tc_setup+0xdc>
    4648:	c1 e0       	ldi	r28, 0x01	; 1
    464a:	8c 2f       	mov	r24, r28
    464c:	cf 91       	pop	r28
    464e:	0f 91       	pop	r16
    4650:	08 95       	ret

00004652 <udd_ep_trans_complet>:
    4652:	8f 92       	push	r8
    4654:	9f 92       	push	r9
    4656:	af 92       	push	r10
    4658:	bf 92       	push	r11
    465a:	df 92       	push	r13
    465c:	ef 92       	push	r14
    465e:	ff 92       	push	r15
    4660:	0f 93       	push	r16
    4662:	1f 93       	push	r17
    4664:	cf 93       	push	r28
    4666:	df 93       	push	r29
    4668:	d8 2e       	mov	r13, r24
    466a:	66 df       	rcall	.-308    	; 0x4538 <udd_ep_get_job>
    466c:	8c 01       	movw	r16, r24
    466e:	cd 2d       	mov	r28, r13
    4670:	cf 70       	andi	r28, 0x0F	; 15
    4672:	d0 e0       	ldi	r29, 0x00	; 0
    4674:	ce 01       	movw	r24, r28
    4676:	88 0f       	add	r24, r24
    4678:	99 1f       	adc	r25, r25
    467a:	cd 2d       	mov	r28, r13
    467c:	0d 2c       	mov	r0, r13
    467e:	00 0c       	add	r0, r0
    4680:	dd 0b       	sbc	r29, r29
    4682:	cc 27       	eor	r28, r28
    4684:	dd 0f       	add	r29, r29
    4686:	cc 1f       	adc	r28, r28
    4688:	dd 27       	eor	r29, r29
    468a:	c8 0f       	add	r28, r24
    468c:	d9 1f       	adc	r29, r25
    468e:	ce 01       	movw	r24, r28
    4690:	88 0f       	add	r24, r24
    4692:	99 1f       	adc	r25, r25
    4694:	88 0f       	add	r24, r24
    4696:	99 1f       	adc	r25, r25
    4698:	88 0f       	add	r24, r24
    469a:	99 1f       	adc	r25, r25
    469c:	9c 01       	movw	r18, r24
    469e:	24 56       	subi	r18, 0x64	; 100
    46a0:	3d 4d       	sbci	r19, 0xDD	; 221
    46a2:	79 01       	movw	r14, r18
    46a4:	c9 01       	movw	r24, r18
    46a6:	1f df       	rcall	.-450    	; 0x44e6 <udd_ep_get_size>
    46a8:	4c 01       	movw	r8, r24
    46aa:	dd 20       	and	r13, r13
    46ac:	0c f0       	brlt	.+2      	; 0x46b0 <udd_ep_trans_complet+0x5e>
    46ae:	7b c0       	rjmp	.+246    	; 0x47a6 <udd_ep_trans_complet+0x154>
    46b0:	fe 01       	movw	r30, r28
    46b2:	ee 0f       	add	r30, r30
    46b4:	ff 1f       	adc	r31, r31
    46b6:	ee 0f       	add	r30, r30
    46b8:	ff 1f       	adc	r31, r31
    46ba:	ee 0f       	add	r30, r30
    46bc:	ff 1f       	adc	r31, r31
    46be:	e0 57       	subi	r30, 0x70	; 112
    46c0:	fd 4d       	sbci	r31, 0xDD	; 221
    46c2:	22 89       	ldd	r18, Z+18	; 0x12
    46c4:	33 89       	ldd	r19, Z+19	; 0x13
    46c6:	d8 01       	movw	r26, r16
    46c8:	15 96       	adiw	r26, 0x05	; 5
    46ca:	8d 91       	ld	r24, X+
    46cc:	9c 91       	ld	r25, X
    46ce:	16 97       	sbiw	r26, 0x06	; 6
    46d0:	82 0f       	add	r24, r18
    46d2:	93 1f       	adc	r25, r19
    46d4:	15 96       	adiw	r26, 0x05	; 5
    46d6:	8d 93       	st	X+, r24
    46d8:	9c 93       	st	X, r25
    46da:	16 97       	sbiw	r26, 0x06	; 6
    46dc:	13 96       	adiw	r26, 0x03	; 3
    46de:	2d 91       	ld	r18, X+
    46e0:	3c 91       	ld	r19, X
    46e2:	14 97       	sbiw	r26, 0x04	; 4
    46e4:	82 17       	cp	r24, r18
    46e6:	93 07       	cpc	r25, r19
    46e8:	09 f4       	brne	.+2      	; 0x46ec <udd_ep_trans_complet+0x9a>
    46ea:	47 c0       	rjmp	.+142    	; 0x477a <udd_ep_trans_complet+0x128>
    46ec:	28 1b       	sub	r18, r24
    46ee:	39 0b       	sbc	r19, r25
    46f0:	21 15       	cp	r18, r1
    46f2:	b4 e0       	ldi	r27, 0x04	; 4
    46f4:	3b 07       	cpc	r19, r27
    46f6:	40 f0       	brcs	.+16     	; 0x4708 <udd_ep_trans_complet+0xb6>
    46f8:	2f ef       	ldi	r18, 0xFF	; 255
    46fa:	33 e0       	ldi	r19, 0x03	; 3
    46fc:	c9 01       	movw	r24, r18
    46fe:	b4 01       	movw	r22, r8
    4700:	0e 94 c4 39 	call	0x7388	; 0x7388 <__udivmodhi4>
    4704:	28 1b       	sub	r18, r24
    4706:	39 0b       	sbc	r19, r25
    4708:	f8 01       	movw	r30, r16
    470a:	80 81       	ld	r24, Z
    470c:	81 ff       	sbrs	r24, 1
    470e:	0a c0       	rjmp	.+20     	; 0x4724 <udd_ep_trans_complet+0xd2>
    4710:	c9 01       	movw	r24, r18
    4712:	b4 01       	movw	r22, r8
    4714:	0e 94 c4 39 	call	0x7388	; 0x7388 <__udivmodhi4>
    4718:	41 e0       	ldi	r20, 0x01	; 1
    471a:	89 2b       	or	r24, r25
    471c:	09 f0       	breq	.+2      	; 0x4720 <udd_ep_trans_complet+0xce>
    471e:	40 e0       	ldi	r20, 0x00	; 0
    4720:	84 2f       	mov	r24, r20
    4722:	01 c0       	rjmp	.+2      	; 0x4726 <udd_ep_trans_complet+0xd4>
    4724:	80 e0       	ldi	r24, 0x00	; 0
    4726:	d8 01       	movw	r26, r16
    4728:	9c 91       	ld	r25, X
    472a:	80 fb       	bst	r24, 0
    472c:	91 f9       	bld	r25, 1
    472e:	9c 93       	st	X, r25
    4730:	fe 01       	movw	r30, r28
    4732:	ee 0f       	add	r30, r30
    4734:	ff 1f       	adc	r31, r31
    4736:	ee 0f       	add	r30, r30
    4738:	ff 1f       	adc	r31, r31
    473a:	ee 0f       	add	r30, r30
    473c:	ff 1f       	adc	r31, r31
    473e:	e0 57       	subi	r30, 0x70	; 112
    4740:	fd 4d       	sbci	r31, 0xDD	; 221
    4742:	12 8a       	std	Z+18, r1	; 0x12
    4744:	13 8a       	std	Z+19, r1	; 0x13
    4746:	26 87       	std	Z+14, r18	; 0x0e
    4748:	37 87       	std	Z+15, r19	; 0x0f
    474a:	11 96       	adiw	r26, 0x01	; 1
    474c:	2d 91       	ld	r18, X+
    474e:	3c 91       	ld	r19, X
    4750:	12 97       	sbiw	r26, 0x02	; 2
    4752:	15 96       	adiw	r26, 0x05	; 5
    4754:	8d 91       	ld	r24, X+
    4756:	9c 91       	ld	r25, X
    4758:	16 97       	sbiw	r26, 0x06	; 6
    475a:	82 0f       	add	r24, r18
    475c:	93 1f       	adc	r25, r19
    475e:	cc 0f       	add	r28, r28
    4760:	dd 1f       	adc	r29, r29
    4762:	cc 0f       	add	r28, r28
    4764:	dd 1f       	adc	r29, r29
    4766:	cc 0f       	add	r28, r28
    4768:	dd 1f       	adc	r29, r29
    476a:	c0 56       	subi	r28, 0x60	; 96
    476c:	dd 4d       	sbci	r29, 0xDD	; 221
    476e:	88 83       	st	Y, r24
    4770:	99 83       	std	Y+1, r25	; 0x01
    4772:	f7 01       	movw	r30, r14
    4774:	02 e0       	ldi	r16, 0x02	; 2
    4776:	06 93       	lac	Z, r16
    4778:	e4 c0       	rjmp	.+456    	; 0x4942 <udd_ep_trans_complet+0x2f0>
    477a:	d8 01       	movw	r26, r16
    477c:	8c 91       	ld	r24, X
    477e:	81 ff       	sbrs	r24, 1
    4780:	cd c0       	rjmp	.+410    	; 0x491c <udd_ep_trans_complet+0x2ca>
    4782:	8d 7f       	andi	r24, 0xFD	; 253
    4784:	8c 93       	st	X, r24
    4786:	cc 0f       	add	r28, r28
    4788:	dd 1f       	adc	r29, r29
    478a:	cc 0f       	add	r28, r28
    478c:	dd 1f       	adc	r29, r29
    478e:	cc 0f       	add	r28, r28
    4790:	dd 1f       	adc	r29, r29
    4792:	c0 57       	subi	r28, 0x70	; 112
    4794:	dd 4d       	sbci	r29, 0xDD	; 221
    4796:	1a 8a       	std	Y+18, r1	; 0x12
    4798:	1b 8a       	std	Y+19, r1	; 0x13
    479a:	1e 86       	std	Y+14, r1	; 0x0e
    479c:	1f 86       	std	Y+15, r1	; 0x0f
    479e:	f7 01       	movw	r30, r14
    47a0:	02 e0       	ldi	r16, 0x02	; 2
    47a2:	06 93       	lac	Z, r16
    47a4:	ce c0       	rjmp	.+412    	; 0x4942 <udd_ep_trans_complet+0x2f0>
    47a6:	fe 01       	movw	r30, r28
    47a8:	ee 0f       	add	r30, r30
    47aa:	ff 1f       	adc	r31, r31
    47ac:	ee 0f       	add	r30, r30
    47ae:	ff 1f       	adc	r31, r31
    47b0:	ee 0f       	add	r30, r30
    47b2:	ff 1f       	adc	r31, r31
    47b4:	e0 57       	subi	r30, 0x70	; 112
    47b6:	fd 4d       	sbci	r31, 0xDD	; 221
    47b8:	a6 84       	ldd	r10, Z+14	; 0x0e
    47ba:	b7 84       	ldd	r11, Z+15	; 0x0f
    47bc:	d8 01       	movw	r26, r16
    47be:	8c 91       	ld	r24, X
    47c0:	82 ff       	sbrs	r24, 2
    47c2:	1b c0       	rjmp	.+54     	; 0x47fa <udd_ep_trans_complet+0x1a8>
    47c4:	11 96       	adiw	r26, 0x01	; 1
    47c6:	ed 91       	ld	r30, X+
    47c8:	fc 91       	ld	r31, X
    47ca:	12 97       	sbiw	r26, 0x02	; 2
    47cc:	15 96       	adiw	r26, 0x05	; 5
    47ce:	2d 91       	ld	r18, X+
    47d0:	3c 91       	ld	r19, X
    47d2:	16 97       	sbiw	r26, 0x06	; 6
    47d4:	13 96       	adiw	r26, 0x03	; 3
    47d6:	8d 91       	ld	r24, X+
    47d8:	9c 91       	ld	r25, X
    47da:	14 97       	sbiw	r26, 0x04	; 4
    47dc:	b4 01       	movw	r22, r8
    47de:	0e 94 c4 39 	call	0x7388	; 0x7388 <__udivmodhi4>
    47e2:	b0 e4       	ldi	r27, 0x40	; 64
    47e4:	db 9e       	mul	r13, r27
    47e6:	b0 01       	movw	r22, r0
    47e8:	11 24       	eor	r1, r1
    47ea:	6c 59       	subi	r22, 0x9C	; 156
    47ec:	7e 4d       	sbci	r23, 0xDE	; 222
    47ee:	ac 01       	movw	r20, r24
    47f0:	cf 01       	movw	r24, r30
    47f2:	82 0f       	add	r24, r18
    47f4:	93 1f       	adc	r25, r19
    47f6:	0e 94 fb 3b 	call	0x77f6	; 0x77f6 <memcpy>
    47fa:	f8 01       	movw	r30, r16
    47fc:	25 81       	ldd	r18, Z+5	; 0x05
    47fe:	36 81       	ldd	r19, Z+6	; 0x06
    4800:	2a 0d       	add	r18, r10
    4802:	3b 1d       	adc	r19, r11
    4804:	25 83       	std	Z+5, r18	; 0x05
    4806:	36 83       	std	Z+6, r19	; 0x06
    4808:	83 81       	ldd	r24, Z+3	; 0x03
    480a:	94 81       	ldd	r25, Z+4	; 0x04
    480c:	82 17       	cp	r24, r18
    480e:	93 07       	cpc	r25, r19
    4810:	68 f4       	brcc	.+26     	; 0x482c <udd_ep_trans_complet+0x1da>
    4812:	85 83       	std	Z+5, r24	; 0x05
    4814:	96 83       	std	Z+6, r25	; 0x06
    4816:	cc 0f       	add	r28, r28
    4818:	dd 1f       	adc	r29, r29
    481a:	cc 0f       	add	r28, r28
    481c:	dd 1f       	adc	r29, r29
    481e:	cc 0f       	add	r28, r28
    4820:	dd 1f       	adc	r29, r29
    4822:	c0 57       	subi	r28, 0x70	; 112
    4824:	dd 4d       	sbci	r29, 0xDD	; 221
    4826:	8a 89       	ldd	r24, Y+18	; 0x12
    4828:	9b 89       	ldd	r25, Y+19	; 0x13
    482a:	78 c0       	rjmp	.+240    	; 0x491c <udd_ep_trans_complet+0x2ca>
    482c:	fe 01       	movw	r30, r28
    482e:	ee 0f       	add	r30, r30
    4830:	ff 1f       	adc	r31, r31
    4832:	ee 0f       	add	r30, r30
    4834:	ff 1f       	adc	r31, r31
    4836:	ee 0f       	add	r30, r30
    4838:	ff 1f       	adc	r31, r31
    483a:	e0 57       	subi	r30, 0x70	; 112
    483c:	fd 4d       	sbci	r31, 0xDD	; 221
    483e:	42 89       	ldd	r20, Z+18	; 0x12
    4840:	53 89       	ldd	r21, Z+19	; 0x13
    4842:	a4 16       	cp	r10, r20
    4844:	b5 06       	cpc	r11, r21
    4846:	09 f0       	breq	.+2      	; 0x484a <udd_ep_trans_complet+0x1f8>
    4848:	69 c0       	rjmp	.+210    	; 0x491c <udd_ep_trans_complet+0x2ca>
    484a:	28 17       	cp	r18, r24
    484c:	39 07       	cpc	r19, r25
    484e:	09 f4       	brne	.+2      	; 0x4852 <udd_ep_trans_complet+0x200>
    4850:	65 c0       	rjmp	.+202    	; 0x491c <udd_ep_trans_complet+0x2ca>
    4852:	ac 01       	movw	r20, r24
    4854:	42 1b       	sub	r20, r18
    4856:	53 0b       	sbc	r21, r19
    4858:	9a 01       	movw	r18, r20
    485a:	21 15       	cp	r18, r1
    485c:	54 e0       	ldi	r21, 0x04	; 4
    485e:	35 07       	cpc	r19, r21
    4860:	48 f0       	brcs	.+18     	; 0x4874 <udd_ep_trans_complet+0x222>
    4862:	2f ef       	ldi	r18, 0xFF	; 255
    4864:	33 e0       	ldi	r19, 0x03	; 3
    4866:	c9 01       	movw	r24, r18
    4868:	b4 01       	movw	r22, r8
    486a:	0e 94 c4 39 	call	0x7388	; 0x7388 <__udivmodhi4>
    486e:	28 1b       	sub	r18, r24
    4870:	39 0b       	sbc	r19, r25
    4872:	06 c0       	rjmp	.+12     	; 0x4880 <udd_ep_trans_complet+0x22e>
    4874:	c9 01       	movw	r24, r18
    4876:	b4 01       	movw	r22, r8
    4878:	0e 94 c4 39 	call	0x7388	; 0x7388 <__udivmodhi4>
    487c:	28 1b       	sub	r18, r24
    487e:	39 0b       	sbc	r19, r25
    4880:	fe 01       	movw	r30, r28
    4882:	ee 0f       	add	r30, r30
    4884:	ff 1f       	adc	r31, r31
    4886:	ee 0f       	add	r30, r30
    4888:	ff 1f       	adc	r31, r31
    488a:	ee 0f       	add	r30, r30
    488c:	ff 1f       	adc	r31, r31
    488e:	e0 57       	subi	r30, 0x70	; 112
    4890:	fd 4d       	sbci	r31, 0xDD	; 221
    4892:	16 86       	std	Z+14, r1	; 0x0e
    4894:	17 86       	std	Z+15, r1	; 0x0f
    4896:	28 15       	cp	r18, r8
    4898:	39 05       	cpc	r19, r9
    489a:	00 f5       	brcc	.+64     	; 0x48dc <udd_ep_trans_complet+0x28a>
    489c:	d8 01       	movw	r26, r16
    489e:	8c 91       	ld	r24, X
    48a0:	84 60       	ori	r24, 0x04	; 4
    48a2:	8c 93       	st	X, r24
    48a4:	b0 e4       	ldi	r27, 0x40	; 64
    48a6:	db 9e       	mul	r13, r27
    48a8:	c0 01       	movw	r24, r0
    48aa:	11 24       	eor	r1, r1
    48ac:	8c 59       	subi	r24, 0x9C	; 156
    48ae:	9e 4d       	sbci	r25, 0xDE	; 222
    48b0:	fe 01       	movw	r30, r28
    48b2:	ee 0f       	add	r30, r30
    48b4:	ff 1f       	adc	r31, r31
    48b6:	ee 0f       	add	r30, r30
    48b8:	ff 1f       	adc	r31, r31
    48ba:	ee 0f       	add	r30, r30
    48bc:	ff 1f       	adc	r31, r31
    48be:	e0 56       	subi	r30, 0x60	; 96
    48c0:	fd 4d       	sbci	r31, 0xDD	; 221
    48c2:	80 83       	st	Z, r24
    48c4:	91 83       	std	Z+1, r25	; 0x01
    48c6:	cc 0f       	add	r28, r28
    48c8:	dd 1f       	adc	r29, r29
    48ca:	cc 0f       	add	r28, r28
    48cc:	dd 1f       	adc	r29, r29
    48ce:	cc 0f       	add	r28, r28
    48d0:	dd 1f       	adc	r29, r29
    48d2:	c0 57       	subi	r28, 0x70	; 112
    48d4:	dd 4d       	sbci	r29, 0xDD	; 221
    48d6:	8a 8a       	std	Y+18, r8	; 0x12
    48d8:	9b 8a       	std	Y+19, r9	; 0x13
    48da:	1c c0       	rjmp	.+56     	; 0x4914 <udd_ep_trans_complet+0x2c2>
    48dc:	f8 01       	movw	r30, r16
    48de:	41 81       	ldd	r20, Z+1	; 0x01
    48e0:	52 81       	ldd	r21, Z+2	; 0x02
    48e2:	85 81       	ldd	r24, Z+5	; 0x05
    48e4:	96 81       	ldd	r25, Z+6	; 0x06
    48e6:	84 0f       	add	r24, r20
    48e8:	95 1f       	adc	r25, r21
    48ea:	fe 01       	movw	r30, r28
    48ec:	ee 0f       	add	r30, r30
    48ee:	ff 1f       	adc	r31, r31
    48f0:	ee 0f       	add	r30, r30
    48f2:	ff 1f       	adc	r31, r31
    48f4:	ee 0f       	add	r30, r30
    48f6:	ff 1f       	adc	r31, r31
    48f8:	e0 56       	subi	r30, 0x60	; 96
    48fa:	fd 4d       	sbci	r31, 0xDD	; 221
    48fc:	80 83       	st	Z, r24
    48fe:	91 83       	std	Z+1, r25	; 0x01
    4900:	cc 0f       	add	r28, r28
    4902:	dd 1f       	adc	r29, r29
    4904:	cc 0f       	add	r28, r28
    4906:	dd 1f       	adc	r29, r29
    4908:	cc 0f       	add	r28, r28
    490a:	dd 1f       	adc	r29, r29
    490c:	c0 57       	subi	r28, 0x70	; 112
    490e:	dd 4d       	sbci	r29, 0xDD	; 221
    4910:	2a 8b       	std	Y+18, r18	; 0x12
    4912:	3b 8b       	std	Y+19, r19	; 0x13
    4914:	f7 01       	movw	r30, r14
    4916:	02 e0       	ldi	r16, 0x02	; 2
    4918:	06 93       	lac	Z, r16
    491a:	13 c0       	rjmp	.+38     	; 0x4942 <udd_ep_trans_complet+0x2f0>
    491c:	d8 01       	movw	r26, r16
    491e:	8c 91       	ld	r24, X
    4920:	80 ff       	sbrs	r24, 0
    4922:	0f c0       	rjmp	.+30     	; 0x4942 <udd_ep_trans_complet+0x2f0>
    4924:	8e 7f       	andi	r24, 0xFE	; 254
    4926:	8c 93       	st	X, r24
    4928:	17 96       	adiw	r26, 0x07	; 7
    492a:	ed 91       	ld	r30, X+
    492c:	fc 91       	ld	r31, X
    492e:	18 97       	sbiw	r26, 0x08	; 8
    4930:	30 97       	sbiw	r30, 0x00	; 0
    4932:	39 f0       	breq	.+14     	; 0x4942 <udd_ep_trans_complet+0x2f0>
    4934:	15 96       	adiw	r26, 0x05	; 5
    4936:	6d 91       	ld	r22, X+
    4938:	7c 91       	ld	r23, X
    493a:	16 97       	sbiw	r26, 0x06	; 6
    493c:	4d 2d       	mov	r20, r13
    493e:	80 e0       	ldi	r24, 0x00	; 0
    4940:	19 95       	eicall
    4942:	df 91       	pop	r29
    4944:	cf 91       	pop	r28
    4946:	1f 91       	pop	r17
    4948:	0f 91       	pop	r16
    494a:	ff 90       	pop	r15
    494c:	ef 90       	pop	r14
    494e:	df 90       	pop	r13
    4950:	bf 90       	pop	r11
    4952:	af 90       	pop	r10
    4954:	9f 90       	pop	r9
    4956:	8f 90       	pop	r8
    4958:	08 95       	ret

0000495a <udd_attach>:
    495a:	1f 93       	push	r17
    495c:	cf 93       	push	r28
    495e:	df 93       	push	r29
    4960:	1f 92       	push	r1
    4962:	cd b7       	in	r28, 0x3d	; 61
    4964:	de b7       	in	r29, 0x3e	; 62
    4966:	8f b7       	in	r24, 0x3f	; 63
    4968:	89 83       	std	Y+1, r24	; 0x01
    496a:	f8 94       	cli
    496c:	19 81       	ldd	r17, Y+1	; 0x01
    496e:	81 e0       	ldi	r24, 0x01	; 1
    4970:	cd dc       	rcall	.-1638   	; 0x430c <udd_sleep_mode>
    4972:	ea ec       	ldi	r30, 0xCA	; 202
    4974:	f4 e0       	ldi	r31, 0x04	; 4
    4976:	80 e4       	ldi	r24, 0x40	; 64
    4978:	80 83       	st	Z, r24
    497a:	80 e2       	ldi	r24, 0x20	; 32
    497c:	80 83       	st	Z, r24
    497e:	e1 ec       	ldi	r30, 0xC1	; 193
    4980:	f4 e0       	ldi	r31, 0x04	; 4
    4982:	80 81       	ld	r24, Z
    4984:	81 60       	ori	r24, 0x01	; 1
    4986:	80 83       	st	Z, r24
    4988:	a9 ec       	ldi	r26, 0xC9	; 201
    498a:	b4 e0       	ldi	r27, 0x04	; 4
    498c:	8c 91       	ld	r24, X
    498e:	82 60       	ori	r24, 0x02	; 2
    4990:	8c 93       	st	X, r24
    4992:	e8 ec       	ldi	r30, 0xC8	; 200
    4994:	f4 e0       	ldi	r31, 0x04	; 4
    4996:	80 81       	ld	r24, Z
    4998:	80 64       	ori	r24, 0x40	; 64
    499a:	80 83       	st	Z, r24
    499c:	8c 91       	ld	r24, X
    499e:	81 60       	ori	r24, 0x01	; 1
    49a0:	8c 93       	st	X, r24
    49a2:	80 81       	ld	r24, Z
    49a4:	80 68       	ori	r24, 0x80	; 128
    49a6:	80 83       	st	Z, r24
    49a8:	1f bf       	out	0x3f, r17	; 63
    49aa:	0f 90       	pop	r0
    49ac:	df 91       	pop	r29
    49ae:	cf 91       	pop	r28
    49b0:	1f 91       	pop	r17
    49b2:	08 95       	ret

000049b4 <udd_enable>:
    49b4:	0f 93       	push	r16
    49b6:	1f 93       	push	r17
    49b8:	cf 93       	push	r28
    49ba:	df 93       	push	r29
    49bc:	1f 92       	push	r1
    49be:	1f 92       	push	r1
    49c0:	cd b7       	in	r28, 0x3d	; 61
    49c2:	de b7       	in	r29, 0x3e	; 62
    49c4:	00 e6       	ldi	r16, 0x60	; 96
    49c6:	10 e0       	ldi	r17, 0x00	; 0
    49c8:	f8 01       	movw	r30, r16
    49ca:	10 82       	st	Z, r1
    49cc:	80 e3       	ldi	r24, 0x30	; 48
    49ce:	0e 94 d7 31 	call	0x63ae	; 0x63ae <sysclk_enable_usb>
    49d2:	e0 ec       	ldi	r30, 0xC0	; 192
    49d4:	f4 e0       	ldi	r31, 0x04	; 4
    49d6:	80 81       	ld	r24, Z
    49d8:	80 64       	ori	r24, 0x40	; 64
    49da:	80 83       	st	Z, r24
    49dc:	81 e0       	ldi	r24, 0x01	; 1
    49de:	f8 01       	movw	r30, r16
    49e0:	80 83       	st	Z, r24
    49e2:	8f b7       	in	r24, 0x3f	; 63
    49e4:	8a 83       	std	Y+2, r24	; 0x02
    49e6:	f8 94       	cli
    49e8:	1a 81       	ldd	r17, Y+2	; 0x02
    49ea:	e0 e9       	ldi	r30, 0x90	; 144
    49ec:	f2 e2       	ldi	r31, 0x22	; 34
    49ee:	15 86       	std	Z+13, r1	; 0x0d
    49f0:	15 8a       	std	Z+21, r1	; 0x15
    49f2:	15 8e       	std	Z+29, r1	; 0x1d
    49f4:	15 a2       	std	Z+37, r1	; 0x25
    49f6:	15 a6       	std	Z+45, r1	; 0x2d
    49f8:	15 aa       	std	Z+53, r1	; 0x35
    49fa:	e4 e2       	ldi	r30, 0x24	; 36
    49fc:	f2 e2       	ldi	r31, 0x22	; 34
    49fe:	80 81       	ld	r24, Z
    4a00:	8e 7f       	andi	r24, 0xFE	; 254
    4a02:	80 83       	st	Z, r24
    4a04:	ed e2       	ldi	r30, 0x2D	; 45
    4a06:	f2 e2       	ldi	r31, 0x22	; 34
    4a08:	80 81       	ld	r24, Z
    4a0a:	8e 7f       	andi	r24, 0xFE	; 254
    4a0c:	80 83       	st	Z, r24
    4a0e:	e6 e3       	ldi	r30, 0x36	; 54
    4a10:	f2 e2       	ldi	r31, 0x22	; 34
    4a12:	80 81       	ld	r24, Z
    4a14:	8e 7f       	andi	r24, 0xFE	; 254
    4a16:	80 83       	st	Z, r24
    4a18:	ef e3       	ldi	r30, 0x3F	; 63
    4a1a:	f2 e2       	ldi	r31, 0x22	; 34
    4a1c:	80 81       	ld	r24, Z
    4a1e:	8e 7f       	andi	r24, 0xFE	; 254
    4a20:	80 83       	st	Z, r24
    4a22:	6a e1       	ldi	r22, 0x1A	; 26
    4a24:	70 e0       	ldi	r23, 0x00	; 0
    4a26:	82 e0       	ldi	r24, 0x02	; 2
    4a28:	0e 94 b4 39 	call	0x7368	; 0x7368 <nvm_read_byte>
    4a2c:	8f 3f       	cpi	r24, 0xFF	; 255
    4a2e:	19 f0       	breq	.+6      	; 0x4a36 <udd_enable+0x82>
    4a30:	80 93 fa 04 	sts	0x04FA, r24	; 0x8004fa <__TEXT_REGION_LENGTH__+0x7004fa>
    4a34:	03 c0       	rjmp	.+6      	; 0x4a3c <udd_enable+0x88>
    4a36:	8f e1       	ldi	r24, 0x1F	; 31
    4a38:	80 93 fa 04 	sts	0x04FA, r24	; 0x8004fa <__TEXT_REGION_LENGTH__+0x7004fa>
    4a3c:	6b e1       	ldi	r22, 0x1B	; 27
    4a3e:	70 e0       	ldi	r23, 0x00	; 0
    4a40:	82 e0       	ldi	r24, 0x02	; 2
    4a42:	0e 94 b4 39 	call	0x7368	; 0x7368 <nvm_read_byte>
    4a46:	8f 3f       	cpi	r24, 0xFF	; 255
    4a48:	19 f0       	breq	.+6      	; 0x4a50 <udd_enable+0x9c>
    4a4a:	80 93 fb 04 	sts	0x04FB, r24	; 0x8004fb <__TEXT_REGION_LENGTH__+0x7004fb>
    4a4e:	03 c0       	rjmp	.+6      	; 0x4a56 <udd_enable+0xa2>
    4a50:	8f e1       	ldi	r24, 0x1F	; 31
    4a52:	80 93 fb 04 	sts	0x04FB, r24	; 0x8004fb <__TEXT_REGION_LENGTH__+0x7004fb>
    4a56:	e0 ec       	ldi	r30, 0xC0	; 192
    4a58:	f4 e0       	ldi	r31, 0x04	; 4
    4a5a:	80 81       	ld	r24, Z
    4a5c:	82 60       	ori	r24, 0x02	; 2
    4a5e:	80 83       	st	Z, r24
    4a60:	80 81       	ld	r24, Z
    4a62:	80 68       	ori	r24, 0x80	; 128
    4a64:	80 83       	st	Z, r24
    4a66:	80 81       	ld	r24, Z
    4a68:	80 61       	ori	r24, 0x10	; 16
    4a6a:	80 83       	st	Z, r24
    4a6c:	8c e9       	ldi	r24, 0x9C	; 156
    4a6e:	92 e2       	ldi	r25, 0x22	; 34
    4a70:	86 83       	std	Z+6, r24	; 0x06
    4a72:	97 83       	std	Z+7, r25	; 0x07
    4a74:	80 81       	ld	r24, Z
    4a76:	80 62       	ori	r24, 0x20	; 32
    4a78:	80 83       	st	Z, r24
    4a7a:	8f ef       	ldi	r24, 0xFF	; 255
    4a7c:	80 93 c5 04 	sts	0x04C5, r24	; 0x8004c5 <__TEXT_REGION_LENGTH__+0x7004c5>
    4a80:	e8 ec       	ldi	r30, 0xC8	; 200
    4a82:	f4 e0       	ldi	r31, 0x04	; 4
    4a84:	80 81       	ld	r24, Z
    4a86:	81 60       	ori	r24, 0x01	; 1
    4a88:	80 83       	st	Z, r24
    4a8a:	10 92 d0 22 	sts	0x22D0, r1	; 0x8022d0 <udd_b_idle>
    4a8e:	80 91 bc 25 	lds	r24, 0x25BC	; 0x8025bc <sleepmgr_locks+0x5>
    4a92:	8f 3f       	cpi	r24, 0xFF	; 255
    4a94:	09 f4       	brne	.+2      	; 0x4a98 <udd_enable+0xe4>
    4a96:	ff cf       	rjmp	.-2      	; 0x4a96 <udd_enable+0xe2>
    4a98:	8f b7       	in	r24, 0x3f	; 63
    4a9a:	89 83       	std	Y+1, r24	; 0x01
    4a9c:	f8 94       	cli
    4a9e:	99 81       	ldd	r25, Y+1	; 0x01
    4aa0:	e7 eb       	ldi	r30, 0xB7	; 183
    4aa2:	f5 e2       	ldi	r31, 0x25	; 37
    4aa4:	85 81       	ldd	r24, Z+5	; 0x05
    4aa6:	8f 5f       	subi	r24, 0xFF	; 255
    4aa8:	85 83       	std	Z+5, r24	; 0x05
    4aaa:	9f bf       	out	0x3f, r25	; 63
    4aac:	56 df       	rcall	.-340    	; 0x495a <udd_attach>
    4aae:	1f bf       	out	0x3f, r17	; 63
    4ab0:	0f 90       	pop	r0
    4ab2:	0f 90       	pop	r0
    4ab4:	df 91       	pop	r29
    4ab6:	cf 91       	pop	r28
    4ab8:	1f 91       	pop	r17
    4aba:	0f 91       	pop	r16
    4abc:	08 95       	ret

00004abe <udd_is_high_speed>:
    4abe:	80 e0       	ldi	r24, 0x00	; 0
    4ac0:	08 95       	ret

00004ac2 <udd_set_address>:
    4ac2:	80 93 c3 04 	sts	0x04C3, r24	; 0x8004c3 <__TEXT_REGION_LENGTH__+0x7004c3>
    4ac6:	08 95       	ret

00004ac8 <udd_getaddress>:
    4ac8:	80 91 c3 04 	lds	r24, 0x04C3	; 0x8004c3 <__TEXT_REGION_LENGTH__+0x7004c3>
    4acc:	08 95       	ret

00004ace <udd_get_frame_number>:
    4ace:	80 91 cc 22 	lds	r24, 0x22CC	; 0x8022cc <udd_sram+0x3c>
    4ad2:	90 91 cd 22 	lds	r25, 0x22CD	; 0x8022cd <udd_sram+0x3d>
    4ad6:	08 95       	ret

00004ad8 <udd_get_micro_frame_number>:
    4ad8:	80 e0       	ldi	r24, 0x00	; 0
    4ada:	90 e0       	ldi	r25, 0x00	; 0
    4adc:	08 95       	ret

00004ade <udd_set_setup_payload>:
    4ade:	e7 ea       	ldi	r30, 0xA7	; 167
    4ae0:	f5 e2       	ldi	r31, 0x25	; 37
    4ae2:	80 87       	std	Z+8, r24	; 0x08
    4ae4:	91 87       	std	Z+9, r25	; 0x09
    4ae6:	62 87       	std	Z+10, r22	; 0x0a
    4ae8:	73 87       	std	Z+11, r23	; 0x0b
    4aea:	08 95       	ret

00004aec <udd_ep_alloc>:
    4aec:	28 2f       	mov	r18, r24
    4aee:	2f 70       	andi	r18, 0x0F	; 15
    4af0:	30 e0       	ldi	r19, 0x00	; 0
    4af2:	22 0f       	add	r18, r18
    4af4:	33 1f       	adc	r19, r19
    4af6:	08 2e       	mov	r0, r24
    4af8:	00 0c       	add	r0, r0
    4afa:	99 0b       	sbc	r25, r25
    4afc:	88 27       	eor	r24, r24
    4afe:	99 0f       	add	r25, r25
    4b00:	88 1f       	adc	r24, r24
    4b02:	99 27       	eor	r25, r25
    4b04:	82 0f       	add	r24, r18
    4b06:	93 1f       	adc	r25, r19
    4b08:	fc 01       	movw	r30, r24
    4b0a:	ee 0f       	add	r30, r30
    4b0c:	ff 1f       	adc	r31, r31
    4b0e:	ee 0f       	add	r30, r30
    4b10:	ff 1f       	adc	r31, r31
    4b12:	ee 0f       	add	r30, r30
    4b14:	ff 1f       	adc	r31, r31
    4b16:	e0 57       	subi	r30, 0x70	; 112
    4b18:	fd 4d       	sbci	r31, 0xDD	; 221
    4b1a:	25 85       	ldd	r18, Z+13	; 0x0d
    4b1c:	20 7c       	andi	r18, 0xC0	; 192
    4b1e:	09 f0       	breq	.+2      	; 0x4b22 <udd_ep_alloc+0x36>
    4b20:	69 c0       	rjmp	.+210    	; 0x4bf4 <udd_ep_alloc+0x108>
    4b22:	63 70       	andi	r22, 0x03	; 3
    4b24:	61 30       	cpi	r22, 0x01	; 1
    4b26:	11 f0       	breq	.+4      	; 0x4b2c <udd_ep_alloc+0x40>
    4b28:	18 f4       	brcc	.+6      	; 0x4b30 <udd_ep_alloc+0x44>
    4b2a:	04 c0       	rjmp	.+8      	; 0x4b34 <udd_ep_alloc+0x48>
    4b2c:	60 ec       	ldi	r22, 0xC0	; 192
    4b2e:	03 c0       	rjmp	.+6      	; 0x4b36 <udd_ep_alloc+0x4a>
    4b30:	60 e8       	ldi	r22, 0x80	; 128
    4b32:	01 c0       	rjmp	.+2      	; 0x4b36 <udd_ep_alloc+0x4a>
    4b34:	60 e4       	ldi	r22, 0x40	; 64
    4b36:	40 38       	cpi	r20, 0x80	; 128
    4b38:	51 05       	cpc	r21, r1
    4b3a:	e9 f0       	breq	.+58     	; 0x4b76 <udd_ep_alloc+0x8a>
    4b3c:	50 f4       	brcc	.+20     	; 0x4b52 <udd_ep_alloc+0x66>
    4b3e:	40 32       	cpi	r20, 0x20	; 32
    4b40:	51 05       	cpc	r21, r1
    4b42:	a9 f0       	breq	.+42     	; 0x4b6e <udd_ep_alloc+0x82>
    4b44:	40 34       	cpi	r20, 0x40	; 64
    4b46:	51 05       	cpc	r21, r1
    4b48:	a1 f0       	breq	.+40     	; 0x4b72 <udd_ep_alloc+0x86>
    4b4a:	40 31       	cpi	r20, 0x10	; 16
    4b4c:	51 05       	cpc	r21, r1
    4b4e:	d9 f4       	brne	.+54     	; 0x4b86 <udd_ep_alloc+0x9a>
    4b50:	0c c0       	rjmp	.+24     	; 0x4b6a <udd_ep_alloc+0x7e>
    4b52:	41 15       	cp	r20, r1
    4b54:	22 e0       	ldi	r18, 0x02	; 2
    4b56:	52 07       	cpc	r21, r18
    4b58:	91 f0       	breq	.+36     	; 0x4b7e <udd_ep_alloc+0x92>
    4b5a:	4f 3f       	cpi	r20, 0xFF	; 255
    4b5c:	23 e0       	ldi	r18, 0x03	; 3
    4b5e:	52 07       	cpc	r21, r18
    4b60:	81 f0       	breq	.+32     	; 0x4b82 <udd_ep_alloc+0x96>
    4b62:	41 15       	cp	r20, r1
    4b64:	51 40       	sbci	r21, 0x01	; 1
    4b66:	79 f4       	brne	.+30     	; 0x4b86 <udd_ep_alloc+0x9a>
    4b68:	08 c0       	rjmp	.+16     	; 0x4b7a <udd_ep_alloc+0x8e>
    4b6a:	21 e0       	ldi	r18, 0x01	; 1
    4b6c:	0d c0       	rjmp	.+26     	; 0x4b88 <udd_ep_alloc+0x9c>
    4b6e:	22 e0       	ldi	r18, 0x02	; 2
    4b70:	0b c0       	rjmp	.+22     	; 0x4b88 <udd_ep_alloc+0x9c>
    4b72:	23 e0       	ldi	r18, 0x03	; 3
    4b74:	09 c0       	rjmp	.+18     	; 0x4b88 <udd_ep_alloc+0x9c>
    4b76:	24 e0       	ldi	r18, 0x04	; 4
    4b78:	07 c0       	rjmp	.+14     	; 0x4b88 <udd_ep_alloc+0x9c>
    4b7a:	25 e0       	ldi	r18, 0x05	; 5
    4b7c:	05 c0       	rjmp	.+10     	; 0x4b88 <udd_ep_alloc+0x9c>
    4b7e:	26 e0       	ldi	r18, 0x06	; 6
    4b80:	03 c0       	rjmp	.+6      	; 0x4b88 <udd_ep_alloc+0x9c>
    4b82:	27 e0       	ldi	r18, 0x07	; 7
    4b84:	01 c0       	rjmp	.+2      	; 0x4b88 <udd_ep_alloc+0x9c>
    4b86:	20 e0       	ldi	r18, 0x00	; 0
    4b88:	fc 01       	movw	r30, r24
    4b8a:	ee 0f       	add	r30, r30
    4b8c:	ff 1f       	adc	r31, r31
    4b8e:	ee 0f       	add	r30, r30
    4b90:	ff 1f       	adc	r31, r31
    4b92:	ee 0f       	add	r30, r30
    4b94:	ff 1f       	adc	r31, r31
    4b96:	e0 57       	subi	r30, 0x70	; 112
    4b98:	fd 4d       	sbci	r31, 0xDD	; 221
    4b9a:	15 86       	std	Z+13, r1	; 0x0d
    4b9c:	36 e0       	ldi	r19, 0x06	; 6
    4b9e:	34 87       	std	Z+12, r19	; 0x0c
    4ba0:	26 2b       	or	r18, r22
    4ba2:	25 87       	std	Z+13, r18	; 0x0d
    4ba4:	fc 01       	movw	r30, r24
    4ba6:	ee 0f       	add	r30, r30
    4ba8:	ff 1f       	adc	r31, r31
    4baa:	ee 0f       	add	r30, r30
    4bac:	ff 1f       	adc	r31, r31
    4bae:	ee 0f       	add	r30, r30
    4bb0:	ff 1f       	adc	r31, r31
    4bb2:	e0 57       	subi	r30, 0x70	; 112
    4bb4:	fd 4d       	sbci	r31, 0xDD	; 221
    4bb6:	25 85       	ldd	r18, Z+13	; 0x0d
    4bb8:	20 7c       	andi	r18, 0xC0	; 192
    4bba:	20 3c       	cpi	r18, 0xC0	; 192
    4bbc:	69 f4       	brne	.+26     	; 0x4bd8 <udd_ep_alloc+0xec>
    4bbe:	fc 01       	movw	r30, r24
    4bc0:	ee 0f       	add	r30, r30
    4bc2:	ff 1f       	adc	r31, r31
    4bc4:	ee 0f       	add	r30, r30
    4bc6:	ff 1f       	adc	r31, r31
    4bc8:	ee 0f       	add	r30, r30
    4bca:	ff 1f       	adc	r31, r31
    4bcc:	e0 57       	subi	r30, 0x70	; 112
    4bce:	fd 4d       	sbci	r31, 0xDD	; 221
    4bd0:	25 85       	ldd	r18, Z+13	; 0x0d
    4bd2:	27 70       	andi	r18, 0x07	; 7
    4bd4:	27 30       	cpi	r18, 0x07	; 7
    4bd6:	81 f0       	breq	.+32     	; 0x4bf8 <udd_ep_alloc+0x10c>
    4bd8:	88 0f       	add	r24, r24
    4bda:	99 1f       	adc	r25, r25
    4bdc:	88 0f       	add	r24, r24
    4bde:	99 1f       	adc	r25, r25
    4be0:	88 0f       	add	r24, r24
    4be2:	99 1f       	adc	r25, r25
    4be4:	fc 01       	movw	r30, r24
    4be6:	e0 57       	subi	r30, 0x70	; 112
    4be8:	fd 4d       	sbci	r31, 0xDD	; 221
    4bea:	85 85       	ldd	r24, Z+13	; 0x0d
    4bec:	80 62       	ori	r24, 0x20	; 32
    4bee:	85 87       	std	Z+13, r24	; 0x0d
    4bf0:	81 e0       	ldi	r24, 0x01	; 1
    4bf2:	08 95       	ret
    4bf4:	80 e0       	ldi	r24, 0x00	; 0
    4bf6:	08 95       	ret
    4bf8:	81 e0       	ldi	r24, 0x01	; 1
    4bfa:	08 95       	ret

00004bfc <udd_ep_is_halted>:
    4bfc:	e8 2f       	mov	r30, r24
    4bfe:	ef 70       	andi	r30, 0x0F	; 15
    4c00:	f0 e0       	ldi	r31, 0x00	; 0
    4c02:	ee 0f       	add	r30, r30
    4c04:	ff 1f       	adc	r31, r31
    4c06:	08 2e       	mov	r0, r24
    4c08:	00 0c       	add	r0, r0
    4c0a:	99 0b       	sbc	r25, r25
    4c0c:	88 27       	eor	r24, r24
    4c0e:	99 0f       	add	r25, r25
    4c10:	88 1f       	adc	r24, r24
    4c12:	99 27       	eor	r25, r25
    4c14:	e8 0f       	add	r30, r24
    4c16:	f9 1f       	adc	r31, r25
    4c18:	ee 0f       	add	r30, r30
    4c1a:	ff 1f       	adc	r31, r31
    4c1c:	ee 0f       	add	r30, r30
    4c1e:	ff 1f       	adc	r31, r31
    4c20:	ee 0f       	add	r30, r30
    4c22:	ff 1f       	adc	r31, r31
    4c24:	e0 57       	subi	r30, 0x70	; 112
    4c26:	fd 4d       	sbci	r31, 0xDD	; 221
    4c28:	85 85       	ldd	r24, Z+13	; 0x0d
    4c2a:	82 fb       	bst	r24, 2
    4c2c:	88 27       	eor	r24, r24
    4c2e:	80 f9       	bld	r24, 0
    4c30:	08 95       	ret

00004c32 <udd_ep_clear_halt>:
    4c32:	0f 93       	push	r16
    4c34:	28 2f       	mov	r18, r24
    4c36:	2f 70       	andi	r18, 0x0F	; 15
    4c38:	30 e0       	ldi	r19, 0x00	; 0
    4c3a:	a9 01       	movw	r20, r18
    4c3c:	44 0f       	add	r20, r20
    4c3e:	55 1f       	adc	r21, r21
    4c40:	28 2f       	mov	r18, r24
    4c42:	08 2e       	mov	r0, r24
    4c44:	00 0c       	add	r0, r0
    4c46:	33 0b       	sbc	r19, r19
    4c48:	22 27       	eor	r18, r18
    4c4a:	33 0f       	add	r19, r19
    4c4c:	22 1f       	adc	r18, r18
    4c4e:	33 27       	eor	r19, r19
    4c50:	24 0f       	add	r18, r20
    4c52:	35 1f       	adc	r19, r21
    4c54:	a9 01       	movw	r20, r18
    4c56:	44 0f       	add	r20, r20
    4c58:	55 1f       	adc	r21, r21
    4c5a:	44 0f       	add	r20, r20
    4c5c:	55 1f       	adc	r21, r21
    4c5e:	44 0f       	add	r20, r20
    4c60:	55 1f       	adc	r21, r21
    4c62:	fa 01       	movw	r30, r20
    4c64:	e4 56       	subi	r30, 0x64	; 100
    4c66:	fd 4d       	sbci	r31, 0xDD	; 221
    4c68:	01 e0       	ldi	r16, 0x01	; 1
    4c6a:	06 93       	lac	Z, r16
    4c6c:	fa 01       	movw	r30, r20
    4c6e:	e0 57       	subi	r30, 0x70	; 112
    4c70:	fd 4d       	sbci	r31, 0xDD	; 221
    4c72:	95 85       	ldd	r25, Z+13	; 0x0d
    4c74:	92 ff       	sbrs	r25, 2
    4c76:	11 c0       	rjmp	.+34     	; 0x4c9a <udd_ep_clear_halt+0x68>
    4c78:	fa 01       	movw	r30, r20
    4c7a:	e0 57       	subi	r30, 0x70	; 112
    4c7c:	fd 4d       	sbci	r31, 0xDD	; 221
    4c7e:	95 85       	ldd	r25, Z+13	; 0x0d
    4c80:	9b 7f       	andi	r25, 0xFB	; 251
    4c82:	95 87       	std	Z+13, r25	; 0x0d
    4c84:	59 dc       	rcall	.-1870   	; 0x4538 <udd_ep_get_job>
    4c86:	fc 01       	movw	r30, r24
    4c88:	80 81       	ld	r24, Z
    4c8a:	80 ff       	sbrs	r24, 0
    4c8c:	06 c0       	rjmp	.+12     	; 0x4c9a <udd_ep_clear_halt+0x68>
    4c8e:	8e 7f       	andi	r24, 0xFE	; 254
    4c90:	80 83       	st	Z, r24
    4c92:	07 80       	ldd	r0, Z+7	; 0x07
    4c94:	f0 85       	ldd	r31, Z+8	; 0x08
    4c96:	e0 2d       	mov	r30, r0
    4c98:	19 95       	eicall
    4c9a:	81 e0       	ldi	r24, 0x01	; 1
    4c9c:	0f 91       	pop	r16
    4c9e:	08 95       	ret

00004ca0 <udd_ep_run>:
    4ca0:	6f 92       	push	r6
    4ca2:	7f 92       	push	r7
    4ca4:	8f 92       	push	r8
    4ca6:	9f 92       	push	r9
    4ca8:	af 92       	push	r10
    4caa:	bf 92       	push	r11
    4cac:	cf 92       	push	r12
    4cae:	df 92       	push	r13
    4cb0:	ef 92       	push	r14
    4cb2:	ff 92       	push	r15
    4cb4:	0f 93       	push	r16
    4cb6:	1f 93       	push	r17
    4cb8:	cf 93       	push	r28
    4cba:	df 93       	push	r29
    4cbc:	1f 92       	push	r1
    4cbe:	cd b7       	in	r28, 0x3d	; 61
    4cc0:	de b7       	in	r29, 0x3e	; 62
    4cc2:	78 2e       	mov	r7, r24
    4cc4:	66 2e       	mov	r6, r22
    4cc6:	4a 01       	movw	r8, r20
    4cc8:	59 01       	movw	r10, r18
    4cca:	36 dc       	rcall	.-1940   	; 0x4538 <udd_ep_get_job>
    4ccc:	6c 01       	movw	r12, r24
    4cce:	27 2d       	mov	r18, r7
    4cd0:	87 2d       	mov	r24, r7
    4cd2:	8f 70       	andi	r24, 0x0F	; 15
    4cd4:	e8 2e       	mov	r14, r24
    4cd6:	f1 2c       	mov	r15, r1
    4cd8:	c7 01       	movw	r24, r14
    4cda:	88 0f       	add	r24, r24
    4cdc:	99 1f       	adc	r25, r25
    4cde:	e7 2c       	mov	r14, r7
    4ce0:	07 2c       	mov	r0, r7
    4ce2:	00 0c       	add	r0, r0
    4ce4:	ff 08       	sbc	r15, r15
    4ce6:	ee 24       	eor	r14, r14
    4ce8:	ff 0c       	add	r15, r15
    4cea:	ee 1c       	adc	r14, r14
    4cec:	ff 24       	eor	r15, r15
    4cee:	e8 0e       	add	r14, r24
    4cf0:	f9 1e       	adc	r15, r25
    4cf2:	f7 01       	movw	r30, r14
    4cf4:	ee 0f       	add	r30, r30
    4cf6:	ff 1f       	adc	r31, r31
    4cf8:	ee 0f       	add	r30, r30
    4cfa:	ff 1f       	adc	r31, r31
    4cfc:	ee 0f       	add	r30, r30
    4cfe:	ff 1f       	adc	r31, r31
    4d00:	e0 57       	subi	r30, 0x70	; 112
    4d02:	fd 4d       	sbci	r31, 0xDD	; 221
    4d04:	85 85       	ldd	r24, Z+13	; 0x0d
    4d06:	80 7c       	andi	r24, 0xC0	; 192
    4d08:	09 f4       	brne	.+2      	; 0x4d0c <udd_ep_run+0x6c>
    4d0a:	82 c0       	rjmp	.+260    	; 0x4e10 <udd_ep_run+0x170>
    4d0c:	f7 01       	movw	r30, r14
    4d0e:	ee 0f       	add	r30, r30
    4d10:	ff 1f       	adc	r31, r31
    4d12:	ee 0f       	add	r30, r30
    4d14:	ff 1f       	adc	r31, r31
    4d16:	ee 0f       	add	r30, r30
    4d18:	ff 1f       	adc	r31, r31
    4d1a:	e0 57       	subi	r30, 0x70	; 112
    4d1c:	fd 4d       	sbci	r31, 0xDD	; 221
    4d1e:	85 85       	ldd	r24, Z+13	; 0x0d
    4d20:	80 7c       	andi	r24, 0xC0	; 192
    4d22:	80 3c       	cpi	r24, 0xC0	; 192
    4d24:	61 f0       	breq	.+24     	; 0x4d3e <udd_ep_run+0x9e>
    4d26:	f7 01       	movw	r30, r14
    4d28:	ee 0f       	add	r30, r30
    4d2a:	ff 1f       	adc	r31, r31
    4d2c:	ee 0f       	add	r30, r30
    4d2e:	ff 1f       	adc	r31, r31
    4d30:	ee 0f       	add	r30, r30
    4d32:	ff 1f       	adc	r31, r31
    4d34:	e0 57       	subi	r30, 0x70	; 112
    4d36:	fd 4d       	sbci	r31, 0xDD	; 221
    4d38:	85 85       	ldd	r24, Z+13	; 0x0d
    4d3a:	82 fd       	sbrc	r24, 2
    4d3c:	6b c0       	rjmp	.+214    	; 0x4e14 <udd_ep_run+0x174>
    4d3e:	8f b7       	in	r24, 0x3f	; 63
    4d40:	89 83       	std	Y+1, r24	; 0x01
    4d42:	f8 94       	cli
    4d44:	89 81       	ldd	r24, Y+1	; 0x01
    4d46:	f6 01       	movw	r30, r12
    4d48:	90 81       	ld	r25, Z
    4d4a:	90 ff       	sbrs	r25, 0
    4d4c:	03 c0       	rjmp	.+6      	; 0x4d54 <udd_ep_run+0xb4>
    4d4e:	8f bf       	out	0x3f, r24	; 63
    4d50:	80 e0       	ldi	r24, 0x00	; 0
    4d52:	61 c0       	rjmp	.+194    	; 0x4e16 <udd_ep_run+0x176>
    4d54:	f6 01       	movw	r30, r12
    4d56:	90 81       	ld	r25, Z
    4d58:	91 60       	ori	r25, 0x01	; 1
    4d5a:	90 83       	st	Z, r25
    4d5c:	8f bf       	out	0x3f, r24	; 63
    4d5e:	81 82       	std	Z+1, r8	; 0x01
    4d60:	92 82       	std	Z+2, r9	; 0x02
    4d62:	a3 82       	std	Z+3, r10	; 0x03
    4d64:	b4 82       	std	Z+4, r11	; 0x04
    4d66:	15 82       	std	Z+5, r1	; 0x05
    4d68:	16 82       	std	Z+6, r1	; 0x06
    4d6a:	07 83       	std	Z+7, r16	; 0x07
    4d6c:	10 87       	std	Z+8, r17	; 0x08
    4d6e:	61 10       	cpse	r6, r1
    4d70:	06 c0       	rjmp	.+12     	; 0x4d7e <udd_ep_run+0xde>
    4d72:	91 e0       	ldi	r25, 0x01	; 1
    4d74:	a1 14       	cp	r10, r1
    4d76:	b1 04       	cpc	r11, r1
    4d78:	19 f0       	breq	.+6      	; 0x4d80 <udd_ep_run+0xe0>
    4d7a:	90 e0       	ldi	r25, 0x00	; 0
    4d7c:	01 c0       	rjmp	.+2      	; 0x4d80 <udd_ep_run+0xe0>
    4d7e:	91 e0       	ldi	r25, 0x01	; 1
    4d80:	f6 01       	movw	r30, r12
    4d82:	80 81       	ld	r24, Z
    4d84:	90 fb       	bst	r25, 0
    4d86:	81 f9       	bld	r24, 1
    4d88:	8b 7f       	andi	r24, 0xFB	; 251
    4d8a:	80 83       	st	Z, r24
    4d8c:	22 23       	and	r18, r18
    4d8e:	64 f4       	brge	.+24     	; 0x4da8 <udd_ep_run+0x108>
    4d90:	f7 01       	movw	r30, r14
    4d92:	ee 0f       	add	r30, r30
    4d94:	ff 1f       	adc	r31, r31
    4d96:	ee 0f       	add	r30, r30
    4d98:	ff 1f       	adc	r31, r31
    4d9a:	ee 0f       	add	r30, r30
    4d9c:	ff 1f       	adc	r31, r31
    4d9e:	e0 57       	subi	r30, 0x70	; 112
    4da0:	fd 4d       	sbci	r31, 0xDD	; 221
    4da2:	12 8a       	std	Z+18, r1	; 0x12
    4da4:	13 8a       	std	Z+19, r1	; 0x13
    4da6:	30 c0       	rjmp	.+96     	; 0x4e08 <udd_ep_run+0x168>
    4da8:	f7 01       	movw	r30, r14
    4daa:	ee 0f       	add	r30, r30
    4dac:	ff 1f       	adc	r31, r31
    4dae:	ee 0f       	add	r30, r30
    4db0:	ff 1f       	adc	r31, r31
    4db2:	ee 0f       	add	r30, r30
    4db4:	ff 1f       	adc	r31, r31
    4db6:	e0 57       	subi	r30, 0x70	; 112
    4db8:	fd 4d       	sbci	r31, 0xDD	; 221
    4dba:	85 85       	ldd	r24, Z+13	; 0x0d
    4dbc:	80 7c       	andi	r24, 0xC0	; 192
    4dbe:	80 3c       	cpi	r24, 0xC0	; 192
    4dc0:	b1 f4       	brne	.+44     	; 0x4dee <udd_ep_run+0x14e>
    4dc2:	c7 01       	movw	r24, r14
    4dc4:	88 0f       	add	r24, r24
    4dc6:	99 1f       	adc	r25, r25
    4dc8:	88 0f       	add	r24, r24
    4dca:	99 1f       	adc	r25, r25
    4dcc:	88 0f       	add	r24, r24
    4dce:	99 1f       	adc	r25, r25
    4dd0:	84 56       	subi	r24, 0x64	; 100
    4dd2:	9d 4d       	sbci	r25, 0xDD	; 221
    4dd4:	88 db       	rcall	.-2288   	; 0x44e6 <udd_ep_get_size>
    4dd6:	bc 01       	movw	r22, r24
    4dd8:	c5 01       	movw	r24, r10
    4dda:	0e 94 c4 39 	call	0x7388	; 0x7388 <__udivmodhi4>
    4dde:	89 2b       	or	r24, r25
    4de0:	31 f0       	breq	.+12     	; 0x4dee <udd_ep_run+0x14e>
    4de2:	f6 01       	movw	r30, r12
    4de4:	80 81       	ld	r24, Z
    4de6:	8e 7f       	andi	r24, 0xFE	; 254
    4de8:	80 83       	st	Z, r24
    4dea:	80 e0       	ldi	r24, 0x00	; 0
    4dec:	14 c0       	rjmp	.+40     	; 0x4e16 <udd_ep_run+0x176>
    4dee:	f7 01       	movw	r30, r14
    4df0:	ee 0f       	add	r30, r30
    4df2:	ff 1f       	adc	r31, r31
    4df4:	ee 0f       	add	r30, r30
    4df6:	ff 1f       	adc	r31, r31
    4df8:	ee 0f       	add	r30, r30
    4dfa:	ff 1f       	adc	r31, r31
    4dfc:	e0 57       	subi	r30, 0x70	; 112
    4dfe:	fd 4d       	sbci	r31, 0xDD	; 221
    4e00:	16 86       	std	Z+14, r1	; 0x0e
    4e02:	17 86       	std	Z+15, r1	; 0x0f
    4e04:	12 8a       	std	Z+18, r1	; 0x12
    4e06:	13 8a       	std	Z+19, r1	; 0x13
    4e08:	87 2d       	mov	r24, r7
    4e0a:	23 dc       	rcall	.-1978   	; 0x4652 <udd_ep_trans_complet>
    4e0c:	81 e0       	ldi	r24, 0x01	; 1
    4e0e:	03 c0       	rjmp	.+6      	; 0x4e16 <udd_ep_run+0x176>
    4e10:	80 e0       	ldi	r24, 0x00	; 0
    4e12:	01 c0       	rjmp	.+2      	; 0x4e16 <udd_ep_run+0x176>
    4e14:	80 e0       	ldi	r24, 0x00	; 0
    4e16:	0f 90       	pop	r0
    4e18:	df 91       	pop	r29
    4e1a:	cf 91       	pop	r28
    4e1c:	1f 91       	pop	r17
    4e1e:	0f 91       	pop	r16
    4e20:	ff 90       	pop	r15
    4e22:	ef 90       	pop	r14
    4e24:	df 90       	pop	r13
    4e26:	cf 90       	pop	r12
    4e28:	bf 90       	pop	r11
    4e2a:	af 90       	pop	r10
    4e2c:	9f 90       	pop	r9
    4e2e:	8f 90       	pop	r8
    4e30:	7f 90       	pop	r7
    4e32:	6f 90       	pop	r6
    4e34:	08 95       	ret

00004e36 <udd_ep_abort>:
    4e36:	ff 92       	push	r15
    4e38:	0f 93       	push	r16
    4e3a:	1f 93       	push	r17
    4e3c:	cf 93       	push	r28
    4e3e:	df 93       	push	r29
    4e40:	18 2f       	mov	r17, r24
    4e42:	c8 2f       	mov	r28, r24
    4e44:	cf 70       	andi	r28, 0x0F	; 15
    4e46:	d0 e0       	ldi	r29, 0x00	; 0
    4e48:	ce 01       	movw	r24, r28
    4e4a:	88 0f       	add	r24, r24
    4e4c:	99 1f       	adc	r25, r25
    4e4e:	c1 2f       	mov	r28, r17
    4e50:	01 2e       	mov	r0, r17
    4e52:	00 0c       	add	r0, r0
    4e54:	dd 0b       	sbc	r29, r29
    4e56:	cc 27       	eor	r28, r28
    4e58:	dd 0f       	add	r29, r29
    4e5a:	cc 1f       	adc	r28, r28
    4e5c:	dd 27       	eor	r29, r29
    4e5e:	c8 0f       	add	r28, r24
    4e60:	d9 1f       	adc	r29, r25
    4e62:	81 2f       	mov	r24, r17
    4e64:	69 db       	rcall	.-2350   	; 0x4538 <udd_ep_get_job>
    4e66:	dc 01       	movw	r26, r24
    4e68:	fe 01       	movw	r30, r28
    4e6a:	ee 0f       	add	r30, r30
    4e6c:	ff 1f       	adc	r31, r31
    4e6e:	ee 0f       	add	r30, r30
    4e70:	ff 1f       	adc	r31, r31
    4e72:	ee 0f       	add	r30, r30
    4e74:	ff 1f       	adc	r31, r31
    4e76:	e4 56       	subi	r30, 0x64	; 100
    4e78:	fd 4d       	sbci	r31, 0xDD	; 221
    4e7a:	02 e0       	ldi	r16, 0x02	; 2
    4e7c:	05 93       	las	Z, r16
    4e7e:	8c 91       	ld	r24, X
    4e80:	80 ff       	sbrs	r24, 0
    4e82:	22 c0       	rjmp	.+68     	; 0x4ec8 <udd_ep_abort+0x92>
    4e84:	8e 7f       	andi	r24, 0xFE	; 254
    4e86:	8c 93       	st	X, r24
    4e88:	17 96       	adiw	r26, 0x07	; 7
    4e8a:	ed 91       	ld	r30, X+
    4e8c:	fc 91       	ld	r31, X
    4e8e:	18 97       	sbiw	r26, 0x08	; 8
    4e90:	30 97       	sbiw	r30, 0x00	; 0
    4e92:	d1 f0       	breq	.+52     	; 0x4ec8 <udd_ep_abort+0x92>
    4e94:	11 23       	and	r17, r17
    4e96:	5c f4       	brge	.+22     	; 0x4eae <udd_ep_abort+0x78>
    4e98:	cc 0f       	add	r28, r28
    4e9a:	dd 1f       	adc	r29, r29
    4e9c:	cc 0f       	add	r28, r28
    4e9e:	dd 1f       	adc	r29, r29
    4ea0:	cc 0f       	add	r28, r28
    4ea2:	dd 1f       	adc	r29, r29
    4ea4:	c0 57       	subi	r28, 0x70	; 112
    4ea6:	dd 4d       	sbci	r29, 0xDD	; 221
    4ea8:	6a 89       	ldd	r22, Y+18	; 0x12
    4eaa:	7b 89       	ldd	r23, Y+19	; 0x13
    4eac:	0a c0       	rjmp	.+20     	; 0x4ec2 <udd_ep_abort+0x8c>
    4eae:	cc 0f       	add	r28, r28
    4eb0:	dd 1f       	adc	r29, r29
    4eb2:	cc 0f       	add	r28, r28
    4eb4:	dd 1f       	adc	r29, r29
    4eb6:	cc 0f       	add	r28, r28
    4eb8:	dd 1f       	adc	r29, r29
    4eba:	c0 57       	subi	r28, 0x70	; 112
    4ebc:	dd 4d       	sbci	r29, 0xDD	; 221
    4ebe:	6e 85       	ldd	r22, Y+14	; 0x0e
    4ec0:	7f 85       	ldd	r23, Y+15	; 0x0f
    4ec2:	41 2f       	mov	r20, r17
    4ec4:	81 e0       	ldi	r24, 0x01	; 1
    4ec6:	19 95       	eicall
    4ec8:	df 91       	pop	r29
    4eca:	cf 91       	pop	r28
    4ecc:	1f 91       	pop	r17
    4ece:	0f 91       	pop	r16
    4ed0:	ff 90       	pop	r15
    4ed2:	08 95       	ret

00004ed4 <udd_ep_free>:
    4ed4:	cf 93       	push	r28
    4ed6:	c8 2f       	mov	r28, r24
    4ed8:	ae df       	rcall	.-164    	; 0x4e36 <udd_ep_abort>
    4eda:	ec 2f       	mov	r30, r28
    4edc:	ef 70       	andi	r30, 0x0F	; 15
    4ede:	f0 e0       	ldi	r31, 0x00	; 0
    4ee0:	ee 0f       	add	r30, r30
    4ee2:	ff 1f       	adc	r31, r31
    4ee4:	8c 2f       	mov	r24, r28
    4ee6:	cc 0f       	add	r28, r28
    4ee8:	99 0b       	sbc	r25, r25
    4eea:	88 27       	eor	r24, r24
    4eec:	99 0f       	add	r25, r25
    4eee:	88 1f       	adc	r24, r24
    4ef0:	99 27       	eor	r25, r25
    4ef2:	e8 0f       	add	r30, r24
    4ef4:	f9 1f       	adc	r31, r25
    4ef6:	ee 0f       	add	r30, r30
    4ef8:	ff 1f       	adc	r31, r31
    4efa:	ee 0f       	add	r30, r30
    4efc:	ff 1f       	adc	r31, r31
    4efe:	ee 0f       	add	r30, r30
    4f00:	ff 1f       	adc	r31, r31
    4f02:	e0 57       	subi	r30, 0x70	; 112
    4f04:	fd 4d       	sbci	r31, 0xDD	; 221
    4f06:	15 86       	std	Z+13, r1	; 0x0d
    4f08:	cf 91       	pop	r28
    4f0a:	08 95       	ret

00004f0c <udd_ep_set_halt>:
    4f0c:	e8 2f       	mov	r30, r24
    4f0e:	ef 70       	andi	r30, 0x0F	; 15
    4f10:	f0 e0       	ldi	r31, 0x00	; 0
    4f12:	ee 0f       	add	r30, r30
    4f14:	ff 1f       	adc	r31, r31
    4f16:	28 2f       	mov	r18, r24
    4f18:	08 2e       	mov	r0, r24
    4f1a:	00 0c       	add	r0, r0
    4f1c:	33 0b       	sbc	r19, r19
    4f1e:	22 27       	eor	r18, r18
    4f20:	33 0f       	add	r19, r19
    4f22:	22 1f       	adc	r18, r18
    4f24:	33 27       	eor	r19, r19
    4f26:	e2 0f       	add	r30, r18
    4f28:	f3 1f       	adc	r31, r19
    4f2a:	ee 0f       	add	r30, r30
    4f2c:	ff 1f       	adc	r31, r31
    4f2e:	ee 0f       	add	r30, r30
    4f30:	ff 1f       	adc	r31, r31
    4f32:	ee 0f       	add	r30, r30
    4f34:	ff 1f       	adc	r31, r31
    4f36:	e0 57       	subi	r30, 0x70	; 112
    4f38:	fd 4d       	sbci	r31, 0xDD	; 221
    4f3a:	95 85       	ldd	r25, Z+13	; 0x0d
    4f3c:	94 60       	ori	r25, 0x04	; 4
    4f3e:	95 87       	std	Z+13, r25	; 0x0d
    4f40:	7a df       	rcall	.-268    	; 0x4e36 <udd_ep_abort>
    4f42:	81 e0       	ldi	r24, 0x01	; 1
    4f44:	08 95       	ret

00004f46 <__vector_125>:
 * USB bus event interrupt includes :
 * - USB line events SOF, reset, suspend, resume, wakeup
 * - endpoint control errors underflow, overflow, stall
 */
ISR(USB_BUSEVENT_vect)
{
    4f46:	1f 92       	push	r1
    4f48:	0f 92       	push	r0
    4f4a:	0f b6       	in	r0, 0x3f	; 63
    4f4c:	0f 92       	push	r0
    4f4e:	11 24       	eor	r1, r1
    4f50:	0b b6       	in	r0, 0x3b	; 59
    4f52:	0f 92       	push	r0
    4f54:	0f 93       	push	r16
    4f56:	2f 93       	push	r18
    4f58:	3f 93       	push	r19
    4f5a:	4f 93       	push	r20
    4f5c:	5f 93       	push	r21
    4f5e:	6f 93       	push	r22
    4f60:	7f 93       	push	r23
    4f62:	8f 93       	push	r24
    4f64:	9f 93       	push	r25
    4f66:	af 93       	push	r26
    4f68:	bf 93       	push	r27
    4f6a:	ef 93       	push	r30
    4f6c:	ff 93       	push	r31
	if (udd_is_start_of_frame_event()) {
    4f6e:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
    4f72:	88 23       	and	r24, r24
    4f74:	34 f4       	brge	.+12     	; 0x4f82 <__vector_125+0x3c>
		udd_ack_start_of_frame_event();
    4f76:	80 e8       	ldi	r24, 0x80	; 128
    4f78:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
		udc_sof_notify();
    4f7c:	0e 94 64 36 	call	0x6cc8	; 0x6cc8 <udc_sof_notify>
#ifdef UDC_SOF_EVENT
		UDC_SOF_EVENT();
#endif
		goto udd_interrupt_bus_event_end;
    4f80:	88 c0       	rjmp	.+272    	; 0x5092 <__vector_125+0x14c>
}

static bool udd_ctrl_interrupt_error(void)
{
	// Underflow only managed for control endpoint
	if (udd_is_underflow_event()) {
    4f82:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
    4f86:	82 ff       	sbrs	r24, 2
    4f88:	20 c0       	rjmp	.+64     	; 0x4fca <__vector_125+0x84>
		udd_ack_underflow_event();
    4f8a:	84 e0       	ldi	r24, 0x04	; 4
    4f8c:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
		if (udd_control_in_underflow()) {
    4f90:	80 91 a4 22 	lds	r24, 0x22A4	; 0x8022a4 <udd_sram+0x14>
    4f94:	86 ff       	sbrs	r24, 6
    4f96:	7d c0       	rjmp	.+250    	; 0x5092 <__vector_125+0x14c>
	udd_control_out_ack_tc();
}

static void udd_ctrl_underflow(void)
{
	if (udd_is_tc_event() || udd_ctrl_interrupt_tc_setup()) {
    4f98:	80 91 cc 04 	lds	r24, 0x04CC	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>
    4f9c:	81 fd       	sbrc	r24, 1
    4f9e:	79 c0       	rjmp	.+242    	; 0x5092 <__vector_125+0x14c>
    4fa0:	e6 da       	rcall	.-2612   	; 0x456e <udd_ctrl_interrupt_tc_setup>
    4fa2:	81 11       	cpse	r24, r1
    4fa4:	76 c0       	rjmp	.+236    	; 0x5092 <__vector_125+0x14c>
		return; // underflow ignored if a transfer complete has been no processed
	}
	if (UDD_EPCTRL_DATA_OUT == udd_ep_control_state) {
    4fa6:	80 91 8c 22 	lds	r24, 0x228C	; 0x80228c <udd_ep_control_state>
    4faa:	81 30       	cpi	r24, 0x01	; 1
		// Host want to stop OUT transaction
		// then stop to wait OUT data phase and wait IN ZLP handshake
		udd_ctrl_send_zlp_in();
    4fac:	11 f4       	brne	.+4      	; 0x4fb2 <__vector_125+0x6c>
    4fae:	19 da       	rcall	.-3022   	; 0x43e2 <udd_ctrl_send_zlp_in>
    4fb0:	70 c0       	rjmp	.+224    	; 0x5092 <__vector_125+0x14c>
	} else if (UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP == udd_ep_control_state) {
    4fb2:	84 30       	cpi	r24, 0x04	; 4
    4fb4:	09 f0       	breq	.+2      	; 0x4fb8 <__vector_125+0x72>
    4fb6:	6d c0       	rjmp	.+218    	; 0x5092 <__vector_125+0x14c>
		// A OUT handshake is waiting by device,
		// but host want extra IN data then stall extra IN data and following status stage
		udd_control_in_enable_stall();
    4fb8:	e5 ea       	ldi	r30, 0xA5	; 165
    4fba:	f2 e2       	ldi	r31, 0x22	; 34
    4fbc:	04 e0       	ldi	r16, 0x04	; 4
    4fbe:	05 93       	las	Z, r16
		udd_control_out_enable_stall();
    4fc0:	ed e9       	ldi	r30, 0x9D	; 157
    4fc2:	f2 e2       	ldi	r31, 0x22	; 34
    4fc4:	04 e0       	ldi	r16, 0x04	; 4
    4fc6:	05 93       	las	Z, r16
    4fc8:	64 c0       	rjmp	.+200    	; 0x5092 <__vector_125+0x14c>
			udd_ctrl_underflow();
		}
		return true;
	}
	// Overflow only managed for control endpoint
	if (udd_is_overflow_event()) {
    4fca:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
    4fce:	81 ff       	sbrs	r24, 1
    4fd0:	5b c0       	rjmp	.+182    	; 0x5088 <__vector_125+0x142>
		udd_ack_overflow_event();
    4fd2:	82 e0       	ldi	r24, 0x02	; 2
    4fd4:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
		if (udd_control_out_overflow()) {
    4fd8:	80 91 9c 22 	lds	r24, 0x229C	; 0x80229c <udd_sram+0xc>
    4fdc:	86 ff       	sbrs	r24, 6
    4fde:	59 c0       	rjmp	.+178    	; 0x5092 <__vector_125+0x14c>
	}
}

static void udd_ctrl_overflow(void)
{
	if (udd_is_tc_event() || udd_ctrl_interrupt_tc_setup()) {
    4fe0:	80 91 cc 04 	lds	r24, 0x04CC	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>
    4fe4:	81 fd       	sbrc	r24, 1
    4fe6:	55 c0       	rjmp	.+170    	; 0x5092 <__vector_125+0x14c>
    4fe8:	c2 da       	rcall	.-2684   	; 0x456e <udd_ctrl_interrupt_tc_setup>
    4fea:	81 11       	cpse	r24, r1
    4fec:	52 c0       	rjmp	.+164    	; 0x5092 <__vector_125+0x14c>
		return; // overflow ignored if a transfer complete has been no processed
	}
	if (UDD_EPCTRL_DATA_IN == udd_ep_control_state) {
    4fee:	80 91 8c 22 	lds	r24, 0x228C	; 0x80228c <udd_ep_control_state>
    4ff2:	82 30       	cpi	r24, 0x02	; 2
    4ff4:	41 f4       	brne	.+16     	; 0x5006 <__vector_125+0xc0>
	udd_control_in_clear_NACK0();
}

static void udd_ctrl_send_zlp_out(void)
{
	udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
    4ff6:	84 e0       	ldi	r24, 0x04	; 4
    4ff8:	80 93 8c 22 	sts	0x228C, r24	; 0x80228c <udd_ep_control_state>
	// Valid reception of OUT packet on control endpoint
	udd_control_out_clear_NACK0();
    4ffc:	ec e9       	ldi	r30, 0x9C	; 156
    4ffe:	f2 e2       	ldi	r31, 0x22	; 34
    5000:	02 e0       	ldi	r16, 0x02	; 2
    5002:	06 93       	lac	Z, r16
    5004:	46 c0       	rjmp	.+140    	; 0x5092 <__vector_125+0x14c>
	}
	if (UDD_EPCTRL_DATA_IN == udd_ep_control_state) {
		// Host want to stop IN transaction
		// then stop to wait IN data phase and wait OUT ZLP handshake
		udd_ctrl_send_zlp_out();
	} else if (UDD_EPCTRL_HANDSHAKE_WAIT_IN_ZLP == udd_ep_control_state) {
    5006:	83 30       	cpi	r24, 0x03	; 3
    5008:	09 f0       	breq	.+2      	; 0x500c <__vector_125+0xc6>
    500a:	43 c0       	rjmp	.+134    	; 0x5092 <__vector_125+0x14c>
		// A IN handshake is waiting by device,
		// but host want extra OUT data then stall extra OUT data and following status stage
		udd_control_in_enable_stall();
    500c:	e5 ea       	ldi	r30, 0xA5	; 165
    500e:	f2 e2       	ldi	r31, 0x22	; 34
    5010:	04 e0       	ldi	r16, 0x04	; 4
    5012:	05 93       	las	Z, r16
		udd_control_out_enable_stall();
    5014:	ed e9       	ldi	r30, 0x9D	; 157
    5016:	f2 e2       	ldi	r31, 0x22	; 34
    5018:	04 e0       	ldi	r16, 0x04	; 4
    501a:	05 93       	las	Z, r16
    501c:	3a c0       	rjmp	.+116    	; 0x5092 <__vector_125+0x14c>

	if (udd_ctrl_interrupt_error()) {
		goto udd_interrupt_bus_event_end;
	}
	if (udd_is_reset_event()) {
		udd_ack_reset_event();
    501e:	80 e1       	ldi	r24, 0x10	; 16
#if (0!=USB_DEVICE_MAX_EP)
		// Abort all endpoint jobs on going
		uint8_t i;
		for (i = 1; i <= USB_DEVICE_MAX_EP; i++) {
			udd_ep_abort(i);
    5020:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
			udd_ep_abort(i | USB_EP_DIR_IN);
    5024:	81 e0       	ldi	r24, 0x01	; 1
		udd_ack_reset_event();
#if (0!=USB_DEVICE_MAX_EP)
		// Abort all endpoint jobs on going
		uint8_t i;
		for (i = 1; i <= USB_DEVICE_MAX_EP; i++) {
			udd_ep_abort(i);
    5026:	07 df       	rcall	.-498    	; 0x4e36 <udd_ep_abort>
    5028:	81 e8       	ldi	r24, 0x81	; 129
    502a:	05 df       	rcall	.-502    	; 0x4e36 <udd_ep_abort>
			udd_ep_abort(i | USB_EP_DIR_IN);
    502c:	82 e0       	ldi	r24, 0x02	; 2
    502e:	03 df       	rcall	.-506    	; 0x4e36 <udd_ep_abort>
    5030:	82 e8       	ldi	r24, 0x82	; 130
		}
#endif
		udc_reset();
    5032:	01 df       	rcall	.-510    	; 0x4e36 <udd_ep_abort>
    5034:	0e 94 3a 36 	call	0x6c74	; 0x6c74 <udc_reset>

		// Reset USB address to 0
		udd_set_device_address(0);
    5038:	10 92 c3 04 	sts	0x04C3, r1	; 0x8004c3 <__TEXT_REGION_LENGTH__+0x7004c3>
#endif
	}

	// Enable endpoint
	ep_ctrl = udd_ep_get_ctrl(ep);
	udd_endpoint_disable(ep_ctrl);
    503c:	e0 e9       	ldi	r30, 0x90	; 144
    503e:	f2 e2       	ldi	r31, 0x22	; 34
	udd_endpoint_clear_status(ep_ctrl);
    5040:	15 86       	std	Z+13, r1	; 0x0d
    5042:	96 e0       	ldi	r25, 0x06	; 6
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
    5044:	94 87       	std	Z+12, r25	; 0x0c
	}

	// Enable endpoint
	ep_ctrl = udd_ep_get_ctrl(ep);
	udd_endpoint_disable(ep_ctrl);
	udd_endpoint_clear_status(ep_ctrl);
    5046:	83 e4       	ldi	r24, 0x43	; 67
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
    5048:	85 87       	std	Z+13, r24	; 0x0d
		udd_set_device_address(0);
		// Alloc and configure control endpoint
		udd_ep_init(0, USB_EP_TYPE_CONTROL, USB_DEVICE_EP_CTRL_SIZE);
		udd_ep_init(0 | USB_EP_DIR_IN, USB_EP_TYPE_CONTROL,
				USB_DEVICE_EP_CTRL_SIZE);
		udd_control_out_set_buf(&udd_ctrl_buffer);
    504a:	15 8a       	std	Z+21, r1	; 0x15
    504c:	94 8b       	std	Z+20, r25	; 0x14
    504e:	85 8b       	std	Z+21, r24	; 0x15
    5050:	88 e4       	ldi	r24, 0x48	; 72
		// Reset endpoint control management
		udd_ctrl_init();
    5052:	92 e2       	ldi	r25, 0x22	; 34
    5054:	80 8b       	std	Z+16, r24	; 0x10
		goto udd_interrupt_bus_event_end;
	}

	if (udd_is_suspend_event()) {
    5056:	91 8b       	std	Z+17, r25	; 0x11
    5058:	91 d9       	rcall	.-3294   	; 0x437c <udd_ctrl_init>
		udd_ack_suspend_event();
    505a:	1b c0       	rjmp	.+54     	; 0x5092 <__vector_125+0x14c>
    505c:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
		udd_sleep_mode(false); // Enter in SUSPEND mode
    5060:	86 ff       	sbrs	r24, 6
    5062:	07 c0       	rjmp	.+14     	; 0x5072 <__vector_125+0x12c>
    5064:	80 e4       	ldi	r24, 0x40	; 64
		UDC_SUSPEND_EVENT();
#endif
		goto udd_interrupt_bus_event_end;
	}

	if (udd_is_resume_event()) {
    5066:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
    506a:	80 e0       	ldi	r24, 0x00	; 0
    506c:	4f d9       	rcall	.-3426   	; 0x430c <udd_sleep_mode>
		udd_ack_resume_event();
    506e:	4a d5       	rcall	.+2708   	; 0x5b04 <usb_callback_suspend_action>
    5070:	10 c0       	rjmp	.+32     	; 0x5092 <__vector_125+0x14c>
    5072:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
		udd_sleep_mode(true); // Enter in power reduction mode
    5076:	85 ff       	sbrs	r24, 5
    5078:	0c c0       	rjmp	.+24     	; 0x5092 <__vector_125+0x14c>
#ifdef UDC_RESUME_EVENT
		UDC_RESUME_EVENT();
    507a:	80 e2       	ldi	r24, 0x20	; 32
    507c:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
	}

	if (udd_ctrl_interrupt_error()) {
		goto udd_interrupt_bus_event_end;
	}
	if (udd_is_reset_event()) {
    5080:	81 e0       	ldi	r24, 0x01	; 1
    5082:	44 d9       	rcall	.-3448   	; 0x430c <udd_sleep_mode>
    5084:	40 d5       	rcall	.+2688   	; 0x5b06 <usb_callback_resume_action>
    5086:	05 c0       	rjmp	.+10     	; 0x5092 <__vector_125+0x14c>
    5088:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
		goto udd_interrupt_bus_event_end;
	}

udd_interrupt_bus_event_end:
	return;
}
    508c:	84 fd       	sbrc	r24, 4
    508e:	c7 cf       	rjmp	.-114    	; 0x501e <__vector_125+0xd8>
    5090:	e5 cf       	rjmp	.-54     	; 0x505c <__vector_125+0x116>
    5092:	ff 91       	pop	r31
    5094:	ef 91       	pop	r30
    5096:	bf 91       	pop	r27
    5098:	af 91       	pop	r26
    509a:	9f 91       	pop	r25
    509c:	8f 91       	pop	r24
    509e:	7f 91       	pop	r23
    50a0:	6f 91       	pop	r22
    50a2:	5f 91       	pop	r21
    50a4:	4f 91       	pop	r20
    50a6:	3f 91       	pop	r19
    50a8:	2f 91       	pop	r18
    50aa:	0f 91       	pop	r16
    50ac:	0f 90       	pop	r0
    50ae:	0b be       	out	0x3b, r0	; 59
    50b0:	0f 90       	pop	r0
    50b2:	0f be       	out	0x3f, r0	; 63
    50b4:	0f 90       	pop	r0
    50b6:	1f 90       	pop	r1
    50b8:	18 95       	reti

000050ba <__vector_126>:
 * \brief Function called by USB transfer complete interrupt
 *
 * USB transfer complete interrupt includes events about endpoint transfer on all endpoints.
 */
ISR(USB_TRNCOMPL_vect)
{
    50ba:	1f 92       	push	r1
    50bc:	0f 92       	push	r0
    50be:	0f b6       	in	r0, 0x3f	; 63
    50c0:	0f 92       	push	r0
    50c2:	11 24       	eor	r1, r1
    50c4:	0b b6       	in	r0, 0x3b	; 59
    50c6:	0f 92       	push	r0
    50c8:	0f 93       	push	r16
    50ca:	1f 93       	push	r17
    50cc:	2f 93       	push	r18
    50ce:	3f 93       	push	r19
    50d0:	4f 93       	push	r20
    50d2:	5f 93       	push	r21
    50d4:	6f 93       	push	r22
    50d6:	7f 93       	push	r23
    50d8:	8f 93       	push	r24
    50da:	9f 93       	push	r25
    50dc:	af 93       	push	r26
    50de:	bf 93       	push	r27
    50e0:	cf 93       	push	r28
    50e2:	df 93       	push	r29
    50e4:	ef 93       	push	r30
    50e6:	ff 93       	push	r31
	int8_t rp;
	UDD_EP_t *ep_ctrl;
	udd_ep_id_t ep;
#endif

	if (!udd_is_tc_event()) {
    50e8:	80 91 cc 04 	lds	r24, 0x04CC	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>
    50ec:	81 fd       	sbrc	r24, 1
		// If no other transfer complete
		// then check reception of SETUP packet on control endpoint
		if (udd_ctrl_interrupt_tc_setup()) {
    50ee:	03 c0       	rjmp	.+6      	; 0x50f6 <__vector_126+0x3c>
    50f0:	3e da       	rcall	.-2948   	; 0x456e <udd_ctrl_interrupt_tc_setup>
    50f2:	81 11       	cpse	r24, r1
			goto udd_interrupt_tc_end;
		}
		Assert(false);
	}
	// Check IN/OUT transfer complete on all endpoints
	udd_ack_tc_event();
    50f4:	c4 c0       	rjmp	.+392    	; 0x527e <__vector_126+0x1c4>
    50f6:	82 e0       	ldi	r24, 0x02	; 2
    50f8:	80 93 cc 04 	sts	0x04CC, r24	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>

#if (0!=USB_DEVICE_MAX_EP)
	//** Decode TC FIFO
	// Compute ep addr
	rp = udd_get_fifo_rp();
    50fc:	80 91 c5 04 	lds	r24, 0x04C5	; 0x8004c5 <__TEXT_REGION_LENGTH__+0x7004c5>
	i_fifo = 2 * (1 + ~rp);
	ad = ((uint16_t) udd_sram.ep_ctrl) - i_fifo;
	p_ad = (uint16_t *) ad;
	// Compute ep
	ep_index = (((uint16_t) * p_ad - ((uint16_t) udd_sram.ep_ctrl)) >> 3);
    5100:	81 95       	neg	r24
    5102:	88 0f       	add	r24, r24
    5104:	ec e9       	ldi	r30, 0x9C	; 156
    5106:	f2 e2       	ldi	r31, 0x22	; 34
    5108:	e8 1b       	sub	r30, r24
    510a:	f1 09       	sbc	r31, r1
    510c:	20 81       	ld	r18, Z
    510e:	31 81       	ldd	r19, Z+1	; 0x01
    5110:	2c 59       	subi	r18, 0x9C	; 156
    5112:	32 42       	sbci	r19, 0x22	; 34
    5114:	36 95       	lsr	r19
    5116:	27 95       	ror	r18
    5118:	36 95       	lsr	r19
    511a:	27 95       	ror	r18
    511c:	36 95       	lsr	r19
	ep = (ep_index / 2) + ((ep_index & 1) ? USB_EP_DIR_IN : 0);
    511e:	27 95       	ror	r18
    5120:	82 2f       	mov	r24, r18
    5122:	86 95       	lsr	r24
    5124:	20 fd       	sbrc	r18, 0
    5126:	02 c0       	rjmp	.+4      	; 0x512c <__vector_126+0x72>
    5128:	90 e0       	ldi	r25, 0x00	; 0
    512a:	01 c0       	rjmp	.+2      	; 0x512e <__vector_126+0x74>
    512c:	90 e8       	ldi	r25, 0x80	; 128
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
}

static UDD_EP_t *udd_ep_get_ctrl(udd_ep_id_t ep)
{
	return &udd_sram.ep_ctrl[(2 * (ep & USB_EP_ADDR_MASK) +
    512e:	89 0f       	add	r24, r25
    5130:	e8 2f       	mov	r30, r24
    5132:	ef 70       	andi	r30, 0x0F	; 15
    5134:	f0 e0       	ldi	r31, 0x00	; 0
    5136:	ee 0f       	add	r30, r30
    5138:	ff 1f       	adc	r31, r31
    513a:	28 2f       	mov	r18, r24
    513c:	08 2e       	mov	r0, r24
    513e:	00 0c       	add	r0, r0
    5140:	33 0b       	sbc	r19, r19
    5142:	22 27       	eor	r18, r18
    5144:	33 0f       	add	r19, r19
    5146:	22 1f       	adc	r18, r18
    5148:	33 27       	eor	r19, r19
    514a:	e2 0f       	add	r30, r18
	ep = (ep_index / 2) + ((ep_index & 1) ? USB_EP_DIR_IN : 0);
	Assert(USB_DEVICE_MAX_EP >= (ep & USB_EP_ADDR_MASK));

	// Ack IT TC of endpoint
	ep_ctrl = udd_ep_get_ctrl(ep);
	if (!udd_endpoint_transfer_complete(ep_ctrl)) {
    514c:	f3 1f       	adc	r31, r19
    514e:	df 01       	movw	r26, r30
    5150:	aa 0f       	add	r26, r26
    5152:	bb 1f       	adc	r27, r27
    5154:	aa 0f       	add	r26, r26
    5156:	bb 1f       	adc	r27, r27
    5158:	aa 0f       	add	r26, r26
    515a:	bb 1f       	adc	r27, r27
    515c:	a0 57       	subi	r26, 0x70	; 112
    515e:	bd 4d       	sbci	r27, 0xDD	; 221
    5160:	1c 96       	adiw	r26, 0x0c	; 12
    5162:	9c 91       	ld	r25, X
    5164:	95 ff       	sbrs	r25, 5
		return; // Error, TC is generated by Multipacket transfer
	}
	udd_endpoint_ack_transfer_complete(ep_ctrl);
    5166:	8b c0       	rjmp	.+278    	; 0x527e <__vector_126+0x1c4>
    5168:	ee 0f       	add	r30, r30
    516a:	ff 1f       	adc	r31, r31
    516c:	ee 0f       	add	r30, r30
    516e:	ff 1f       	adc	r31, r31
    5170:	ee 0f       	add	r30, r30
    5172:	ff 1f       	adc	r31, r31
    5174:	e4 56       	subi	r30, 0x64	; 100
    5176:	fd 4d       	sbci	r31, 0xDD	; 221
    5178:	00 e2       	ldi	r16, 0x20	; 32

	// Check status on control endpoint
	if (ep == 0) {
    517a:	06 93       	lac	Z, r16
    517c:	81 11       	cpse	r24, r1

static void udd_ctrl_out_received(void)
{
	uint16_t nb_data;

	if (UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP == udd_ep_control_state) {
    517e:	7a c0       	rjmp	.+244    	; 0x5274 <__vector_126+0x1ba>
    5180:	80 91 8c 22 	lds	r24, 0x228C	; 0x80228c <udd_ep_control_state>
		// Valid end of setup request
		udd_ctrl_endofrequest();
		// Reinitializes control endpoint management
		udd_ctrl_init();
    5184:	84 30       	cpi	r24, 0x04	; 4
    5186:	19 f4       	brne	.+6      	; 0x518e <__vector_126+0xd4>
    5188:	3a d9       	rcall	.-3468   	; 0x43fe <udd_ctrl_endofrequest>
		return;
	}
	Assert(udd_ep_control_state == UDD_EPCTRL_DATA_OUT);

	// Read data received during OUT phase
	nb_data = udd_control_out_get_bytecnt();
    518a:	f8 d8       	rcall	.-3600   	; 0x437c <udd_ctrl_init>
    518c:	78 c0       	rjmp	.+240    	; 0x527e <__vector_126+0x1c4>
    518e:	00 91 9e 22 	lds	r16, 0x229E	; 0x80229e <udd_sram+0xe>

	if (udd_g_ctrlreq.payload_size < (udd_ctrl_payload_nb_trans + nb_data)) {
    5192:	10 91 9f 22 	lds	r17, 0x229F	; 0x80229f <udd_sram+0xf>
    5196:	80 91 b1 25 	lds	r24, 0x25B1	; 0x8025b1 <udd_g_ctrlreq+0xa>
    519a:	90 91 b2 25 	lds	r25, 0x25B2	; 0x8025b2 <udd_g_ctrlreq+0xb>
    519e:	c0 91 88 22 	lds	r28, 0x2288	; 0x802288 <udd_ctrl_payload_nb_trans>
    51a2:	d0 91 89 22 	lds	r29, 0x2289	; 0x802289 <udd_ctrl_payload_nb_trans+0x1>
    51a6:	98 01       	movw	r18, r16
    51a8:	2c 0f       	add	r18, r28
    51aa:	3d 1f       	adc	r19, r29
    51ac:	82 17       	cp	r24, r18
		// Payload buffer too small, ignore data remaining
		nb_data = udd_g_ctrlreq.payload_size - udd_ctrl_payload_nb_trans;
    51ae:	93 07       	cpc	r25, r19
    51b0:	18 f4       	brcc	.+6      	; 0x51b8 <__vector_126+0xfe>
    51b2:	8c 01       	movw	r16, r24
	}

	memcpy((uint8_t *) (udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans),
    51b4:	0c 1b       	sub	r16, r28
    51b6:	1d 0b       	sbc	r17, r29
    51b8:	80 91 af 25 	lds	r24, 0x25AF	; 0x8025af <udd_g_ctrlreq+0x8>
    51bc:	90 91 b0 25 	lds	r25, 0x25B0	; 0x8025b0 <udd_g_ctrlreq+0x9>
    51c0:	a8 01       	movw	r20, r16
    51c2:	68 e4       	ldi	r22, 0x48	; 72
    51c4:	72 e2       	ldi	r23, 0x22	; 34
    51c6:	8c 0f       	add	r24, r28
    51c8:	9d 1f       	adc	r25, r29
			udd_ctrl_buffer, nb_data);
	udd_ctrl_payload_nb_trans += nb_data;
    51ca:	0e 94 fb 3b 	call	0x77f6	; 0x77f6 <memcpy>
    51ce:	c0 0f       	add	r28, r16
    51d0:	d1 1f       	adc	r29, r17
    51d2:	c0 93 88 22 	sts	0x2288, r28	; 0x802288 <udd_ctrl_payload_nb_trans>

	if ((USB_DEVICE_EP_CTRL_SIZE != nb_data) || (udd_g_ctrlreq.req.wLength
    51d6:	d0 93 89 22 	sts	0x2289, r29	; 0x802289 <udd_ctrl_payload_nb_trans+0x1>
    51da:	00 34       	cpi	r16, 0x40	; 64
    51dc:	11 05       	cpc	r17, r1
    51de:	69 f4       	brne	.+26     	; 0x51fa <__vector_126+0x140>
    51e0:	80 91 8a 22 	lds	r24, 0x228A	; 0x80228a <udd_ctrl_prev_payload_nb_trans>
    51e4:	90 91 8b 22 	lds	r25, 0x228B	; 0x80228b <udd_ctrl_prev_payload_nb_trans+0x1>
    51e8:	8c 0f       	add	r24, r28
    51ea:	9d 1f       	adc	r25, r29
    51ec:	20 91 ad 25 	lds	r18, 0x25AD	; 0x8025ad <udd_g_ctrlreq+0x6>
    51f0:	30 91 ae 25 	lds	r19, 0x25AE	; 0x8025ae <udd_g_ctrlreq+0x7>
    51f4:	82 17       	cp	r24, r18
		// End of reception because it is a short packet
		// or all data are transfered

		// Before send ZLP, call intermediate callback
		// in case of data receive generate a stall
		udd_g_ctrlreq.payload_size = udd_ctrl_payload_nb_trans;
    51f6:	93 07       	cpc	r25, r19
    51f8:	80 f0       	brcs	.+32     	; 0x521a <__vector_126+0x160>
    51fa:	e7 ea       	ldi	r30, 0xA7	; 167
    51fc:	f5 e2       	ldi	r31, 0x25	; 37
		if (NULL != udd_g_ctrlreq.over_under_run) {
    51fe:	c2 87       	std	Z+10, r28	; 0x0a
    5200:	d3 87       	std	Z+11, r29	; 0x0b
    5202:	06 84       	ldd	r0, Z+14	; 0x0e
    5204:	f7 85       	ldd	r31, Z+15	; 0x0f
			if (!udd_g_ctrlreq.over_under_run()) {
    5206:	e0 2d       	mov	r30, r0
				// Stall ZLP
				udd_ctrl_stall_data();
    5208:	30 97       	sbiw	r30, 0x00	; 0
    520a:	29 f0       	breq	.+10     	; 0x5216 <__vector_126+0x15c>
    520c:	19 95       	eicall
				return;
			}
		}
		// Send IN ZLP to ACK setup request
		udd_ctrl_send_zlp_in();
    520e:	81 11       	cpse	r24, r1
    5210:	02 c0       	rjmp	.+4      	; 0x5216 <__vector_126+0x15c>
    5212:	d9 d8       	rcall	.-3662   	; 0x43c6 <udd_ctrl_stall_data>
		return;
	}

	if (udd_g_ctrlreq.payload_size == udd_ctrl_payload_nb_trans) {
    5214:	34 c0       	rjmp	.+104    	; 0x527e <__vector_126+0x1c4>
    5216:	e5 d8       	rcall	.-3638   	; 0x43e2 <udd_ctrl_send_zlp_in>
    5218:	32 c0       	rjmp	.+100    	; 0x527e <__vector_126+0x1c4>
    521a:	80 91 b1 25 	lds	r24, 0x25B1	; 0x8025b1 <udd_g_ctrlreq+0xa>
    521e:	90 91 b2 25 	lds	r25, 0x25B2	; 0x8025b2 <udd_g_ctrlreq+0xb>
		// Overrun then request a new payload buffer
		if (!udd_g_ctrlreq.over_under_run) {
    5222:	c8 17       	cp	r28, r24
    5224:	d9 07       	cpc	r29, r25
    5226:	f9 f4       	brne	.+62     	; 0x5266 <__vector_126+0x1ac>
    5228:	e0 91 b5 25 	lds	r30, 0x25B5	; 0x8025b5 <udd_g_ctrlreq+0xe>
			// No callback available to request a new payload buffer
			udd_ctrl_stall_data();
    522c:	f0 91 b6 25 	lds	r31, 0x25B6	; 0x8025b6 <udd_g_ctrlreq+0xf>
			return;
		}
		if (!udd_g_ctrlreq.over_under_run()) {
    5230:	30 97       	sbiw	r30, 0x00	; 0
    5232:	11 f4       	brne	.+4      	; 0x5238 <__vector_126+0x17e>
			// No new payload buffer delivered
			udd_ctrl_stall_data();
    5234:	c8 d8       	rcall	.-3696   	; 0x43c6 <udd_ctrl_stall_data>
    5236:	23 c0       	rjmp	.+70     	; 0x527e <__vector_126+0x1c4>
    5238:	19 95       	eicall
			return;
		}
		// New payload buffer available
		// Update number of total data received
		udd_ctrl_prev_payload_nb_trans += udd_ctrl_payload_nb_trans;
    523a:	81 11       	cpse	r24, r1
    523c:	02 c0       	rjmp	.+4      	; 0x5242 <__vector_126+0x188>
    523e:	c3 d8       	rcall	.-3706   	; 0x43c6 <udd_ctrl_stall_data>
    5240:	1e c0       	rjmp	.+60     	; 0x527e <__vector_126+0x1c4>
    5242:	20 91 8a 22 	lds	r18, 0x228A	; 0x80228a <udd_ctrl_prev_payload_nb_trans>
    5246:	30 91 8b 22 	lds	r19, 0x228B	; 0x80228b <udd_ctrl_prev_payload_nb_trans+0x1>
    524a:	80 91 88 22 	lds	r24, 0x2288	; 0x802288 <udd_ctrl_payload_nb_trans>
    524e:	90 91 89 22 	lds	r25, 0x2289	; 0x802289 <udd_ctrl_payload_nb_trans+0x1>
    5252:	82 0f       	add	r24, r18
    5254:	93 1f       	adc	r25, r19
		// Reinit reception on payload buffer
		udd_ctrl_payload_nb_trans = 0;
    5256:	80 93 8a 22 	sts	0x228A, r24	; 0x80228a <udd_ctrl_prev_payload_nb_trans>
    525a:	90 93 8b 22 	sts	0x228B, r25	; 0x80228b <udd_ctrl_prev_payload_nb_trans+0x1>
	}
	// Free buffer of OUT control endpoint to authorize next reception
	udd_control_out_clear_NACK0();
    525e:	10 92 88 22 	sts	0x2288, r1	; 0x802288 <udd_ctrl_payload_nb_trans>
	udd_control_out_ack_tc();
    5262:	10 92 89 22 	sts	0x2289, r1	; 0x802289 <udd_ctrl_payload_nb_trans+0x1>
	// Check status on control endpoint
	if (ep == 0) {
		udd_ctrl_out_received();
		goto udd_interrupt_tc_end; // Interrupt acked by control endpoint managed
	}
	if (ep == (0 | USB_EP_DIR_IN)) {
    5266:	ec e9       	ldi	r30, 0x9C	; 156
    5268:	f2 e2       	ldi	r31, 0x22	; 34
		udd_ctrl_in_sent();
    526a:	02 e0       	ldi	r16, 0x02	; 2
    526c:	06 93       	lac	Z, r16
		goto udd_interrupt_tc_end; // Interrupt acked by control endpoint managed
    526e:	00 e2       	ldi	r16, 0x20	; 32
	}
	Assert(udd_ep_is_valid(ep));
	// Manage end of transfer on endpoint bulk/interrupt/isochronous
	udd_ep_trans_complet(ep);
    5270:	06 93       	lac	Z, r16
    5272:	05 c0       	rjmp	.+10     	; 0x527e <__vector_126+0x1c4>
	}
#endif

udd_interrupt_tc_end:
	return;
}
    5274:	80 38       	cpi	r24, 0x80	; 128
    5276:	11 f4       	brne	.+4      	; 0x527c <__vector_126+0x1c2>
    5278:	ca d8       	rcall	.-3692   	; 0x440e <udd_ctrl_in_sent>
    527a:	01 c0       	rjmp	.+2      	; 0x527e <__vector_126+0x1c4>
    527c:	ea d9       	rcall	.-3116   	; 0x4652 <udd_ep_trans_complet>
    527e:	ff 91       	pop	r31
    5280:	ef 91       	pop	r30
    5282:	df 91       	pop	r29
    5284:	cf 91       	pop	r28
    5286:	bf 91       	pop	r27
    5288:	af 91       	pop	r26
    528a:	9f 91       	pop	r25
    528c:	8f 91       	pop	r24
    528e:	7f 91       	pop	r23
    5290:	6f 91       	pop	r22
    5292:	5f 91       	pop	r21
    5294:	4f 91       	pop	r20
    5296:	3f 91       	pop	r19
    5298:	2f 91       	pop	r18
    529a:	1f 91       	pop	r17
    529c:	0f 91       	pop	r16
    529e:	0f 90       	pop	r0
    52a0:	0b be       	out	0x3b, r0	; 59
    52a2:	0f 90       	pop	r0
    52a4:	0f be       	out	0x3f, r0	; 63
    52a6:	0f 90       	pop	r0
    52a8:	1f 90       	pop	r1
    52aa:	18 95       	reti

000052ac <pwm_set_frequency>:
 *
 * \param config Pointer to PWM configuration.
 * \param freq_hz Wanted PWM frequency in Hz.
 */
void pwm_set_frequency(struct pwm_config *config, uint16_t freq_hz)
{
    52ac:	cf 92       	push	r12
    52ae:	df 92       	push	r13
    52b0:	ef 92       	push	r14
    52b2:	ff 92       	push	r15
    52b4:	cf 93       	push	r28
    52b6:	df 93       	push	r29
    52b8:	ec 01       	movw	r28, r24
	/* Avoid division by zero. */
	Assert(freq_hz != 0);

	/* Calculate the smallest divider for the requested frequency
	   related to the CPU frequency */
	smallest_div = cpu_hz / freq_hz / 0xFFFF;
    52ba:	6b 01       	movw	r12, r22
    52bc:	e1 2c       	mov	r14, r1
    52be:	f1 2c       	mov	r15, r1
    52c0:	60 e8       	ldi	r22, 0x80	; 128
    52c2:	73 ec       	ldi	r23, 0xC3	; 195
    52c4:	89 ec       	ldi	r24, 0xC9	; 201
    52c6:	91 e0       	ldi	r25, 0x01	; 1
    52c8:	a7 01       	movw	r20, r14
    52ca:	96 01       	movw	r18, r12
    52cc:	0e 94 d8 39 	call	0x73b0	; 0x73b0 <__udivmodsi4>
    52d0:	ca 01       	movw	r24, r20
    52d2:	b9 01       	movw	r22, r18
    52d4:	2f ef       	ldi	r18, 0xFF	; 255
    52d6:	3f ef       	ldi	r19, 0xFF	; 255
    52d8:	40 e0       	ldi	r20, 0x00	; 0
    52da:	50 e0       	ldi	r21, 0x00	; 0
    52dc:	0e 94 d8 39 	call	0x73b0	; 0x73b0 <__udivmodsi4>
	if (smallest_div < 1) {
    52e0:	21 15       	cp	r18, r1
    52e2:	31 05       	cpc	r19, r1
    52e4:	29 f4       	brne	.+10     	; 0x52f0 <pwm_set_frequency+0x44>
		dividor = 1;
		config->clk_sel = PWM_CLK_DIV1;
    52e6:	81 e0       	ldi	r24, 0x01	; 1
    52e8:	8c 83       	std	Y+4, r24	; 0x04

	/* Calculate the smallest divider for the requested frequency
	   related to the CPU frequency */
	smallest_div = cpu_hz / freq_hz / 0xFFFF;
	if (smallest_div < 1) {
		dividor = 1;
    52ea:	21 e0       	ldi	r18, 0x01	; 1
    52ec:	30 e0       	ldi	r19, 0x00	; 0
    52ee:	2d c0       	rjmp	.+90     	; 0x534a <pwm_set_frequency+0x9e>
		config->clk_sel = PWM_CLK_DIV1;
	} else if (smallest_div < 2) {
    52f0:	22 30       	cpi	r18, 0x02	; 2
    52f2:	31 05       	cpc	r19, r1
    52f4:	28 f4       	brcc	.+10     	; 0x5300 <pwm_set_frequency+0x54>
		dividor = 2;
		config->clk_sel = PWM_CLK_DIV2;
    52f6:	82 e0       	ldi	r24, 0x02	; 2
    52f8:	8c 83       	std	Y+4, r24	; 0x04
	smallest_div = cpu_hz / freq_hz / 0xFFFF;
	if (smallest_div < 1) {
		dividor = 1;
		config->clk_sel = PWM_CLK_DIV1;
	} else if (smallest_div < 2) {
		dividor = 2;
    52fa:	22 e0       	ldi	r18, 0x02	; 2
    52fc:	30 e0       	ldi	r19, 0x00	; 0
    52fe:	25 c0       	rjmp	.+74     	; 0x534a <pwm_set_frequency+0x9e>
		config->clk_sel = PWM_CLK_DIV2;
	} else if (smallest_div < 4) {
    5300:	24 30       	cpi	r18, 0x04	; 4
    5302:	31 05       	cpc	r19, r1
    5304:	28 f4       	brcc	.+10     	; 0x5310 <pwm_set_frequency+0x64>
		dividor = 4;
		config->clk_sel = PWM_CLK_DIV4;
    5306:	83 e0       	ldi	r24, 0x03	; 3
    5308:	8c 83       	std	Y+4, r24	; 0x04
		config->clk_sel = PWM_CLK_DIV1;
	} else if (smallest_div < 2) {
		dividor = 2;
		config->clk_sel = PWM_CLK_DIV2;
	} else if (smallest_div < 4) {
		dividor = 4;
    530a:	24 e0       	ldi	r18, 0x04	; 4
    530c:	30 e0       	ldi	r19, 0x00	; 0
    530e:	1d c0       	rjmp	.+58     	; 0x534a <pwm_set_frequency+0x9e>
		config->clk_sel = PWM_CLK_DIV4;
	} else if (smallest_div < 8) {
    5310:	28 30       	cpi	r18, 0x08	; 8
    5312:	31 05       	cpc	r19, r1
    5314:	28 f4       	brcc	.+10     	; 0x5320 <pwm_set_frequency+0x74>
		dividor = 8;
		config->clk_sel = PWM_CLK_DIV8;
    5316:	84 e0       	ldi	r24, 0x04	; 4
    5318:	8c 83       	std	Y+4, r24	; 0x04
		config->clk_sel = PWM_CLK_DIV2;
	} else if (smallest_div < 4) {
		dividor = 4;
		config->clk_sel = PWM_CLK_DIV4;
	} else if (smallest_div < 8) {
		dividor = 8;
    531a:	28 e0       	ldi	r18, 0x08	; 8
    531c:	30 e0       	ldi	r19, 0x00	; 0
    531e:	15 c0       	rjmp	.+42     	; 0x534a <pwm_set_frequency+0x9e>
		config->clk_sel = PWM_CLK_DIV8;
	} else if (smallest_div < 64) {
    5320:	20 34       	cpi	r18, 0x40	; 64
    5322:	31 05       	cpc	r19, r1
    5324:	28 f4       	brcc	.+10     	; 0x5330 <pwm_set_frequency+0x84>
		dividor = 64;
		config->clk_sel = PWM_CLK_DIV64;
    5326:	85 e0       	ldi	r24, 0x05	; 5
    5328:	8c 83       	std	Y+4, r24	; 0x04
		config->clk_sel = PWM_CLK_DIV4;
	} else if (smallest_div < 8) {
		dividor = 8;
		config->clk_sel = PWM_CLK_DIV8;
	} else if (smallest_div < 64) {
		dividor = 64;
    532a:	20 e4       	ldi	r18, 0x40	; 64
    532c:	30 e0       	ldi	r19, 0x00	; 0
    532e:	0d c0       	rjmp	.+26     	; 0x534a <pwm_set_frequency+0x9e>
		config->clk_sel = PWM_CLK_DIV64;
	} else if (smallest_div < 256) {
    5330:	2f 3f       	cpi	r18, 0xFF	; 255
    5332:	31 05       	cpc	r19, r1
    5334:	09 f0       	breq	.+2      	; 0x5338 <pwm_set_frequency+0x8c>
    5336:	28 f4       	brcc	.+10     	; 0x5342 <pwm_set_frequency+0x96>
		dividor = 256;
		config->clk_sel = PWM_CLK_DIV256;
    5338:	86 e0       	ldi	r24, 0x06	; 6
    533a:	8c 83       	std	Y+4, r24	; 0x04
		config->clk_sel = PWM_CLK_DIV8;
	} else if (smallest_div < 64) {
		dividor = 64;
		config->clk_sel = PWM_CLK_DIV64;
	} else if (smallest_div < 256) {
		dividor = 256;
    533c:	20 e0       	ldi	r18, 0x00	; 0
    533e:	31 e0       	ldi	r19, 0x01	; 1
    5340:	04 c0       	rjmp	.+8      	; 0x534a <pwm_set_frequency+0x9e>
		config->clk_sel = PWM_CLK_DIV256;
	} else {
		dividor = 1024;
		config->clk_sel = PWM_CLK_DIV1024;
    5342:	87 e0       	ldi	r24, 0x07	; 7
    5344:	8c 83       	std	Y+4, r24	; 0x04
		config->clk_sel = PWM_CLK_DIV64;
	} else if (smallest_div < 256) {
		dividor = 256;
		config->clk_sel = PWM_CLK_DIV256;
	} else {
		dividor = 1024;
    5346:	20 e0       	ldi	r18, 0x00	; 0
    5348:	34 e0       	ldi	r19, 0x04	; 4
		config->clk_sel = PWM_CLK_DIV1024;
	}

	/* Calculate the period from the just found divider */
	config->period = cpu_hz / dividor / freq_hz;
    534a:	40 e0       	ldi	r20, 0x00	; 0
    534c:	50 e0       	ldi	r21, 0x00	; 0
    534e:	60 e8       	ldi	r22, 0x80	; 128
    5350:	73 ec       	ldi	r23, 0xC3	; 195
    5352:	89 ec       	ldi	r24, 0xC9	; 201
    5354:	91 e0       	ldi	r25, 0x01	; 1
    5356:	0e 94 d8 39 	call	0x73b0	; 0x73b0 <__udivmodsi4>
    535a:	ca 01       	movw	r24, r20
    535c:	b9 01       	movw	r22, r18
    535e:	a7 01       	movw	r20, r14
    5360:	96 01       	movw	r18, r12
    5362:	0e 94 d8 39 	call	0x73b0	; 0x73b0 <__udivmodsi4>
    5366:	2d 83       	std	Y+5, r18	; 0x05
    5368:	3e 83       	std	Y+6, r19	; 0x06

	/* Make sure our period is at least 100 ticks so we are able to provide
	   a full range (0-100% duty cycle */
	if (config->period < 100) {
    536a:	24 36       	cpi	r18, 0x64	; 100
    536c:	31 05       	cpc	r19, r1
    536e:	18 f4       	brcc	.+6      	; 0x5376 <pwm_set_frequency+0xca>
		/* The period is too short. */
		config->clk_sel = PWM_CLK_OFF;
    5370:	1c 82       	std	Y+4, r1	; 0x04
		config->period = 0;
    5372:	1d 82       	std	Y+5, r1	; 0x05
    5374:	1e 82       	std	Y+6, r1	; 0x06
		Assert(false);
	}
}
    5376:	df 91       	pop	r29
    5378:	cf 91       	pop	r28
    537a:	ff 90       	pop	r15
    537c:	ef 90       	pop	r14
    537e:	df 90       	pop	r13
    5380:	cf 90       	pop	r12
    5382:	08 95       	ret

00005384 <pwm_init>:
 * \param channel \ref pwm_channel_t "CC channel" to use for this PWM.
 * \param freq_hz Frequency to use for this PWM.
  */
void pwm_init(struct pwm_config *config, enum pwm_tc_t tc,
		enum pwm_channel_t channel, uint16_t freq_hz)
{
    5384:	0f 93       	push	r16
    5386:	1f 93       	push	r17
    5388:	cf 93       	push	r28
    538a:	df 93       	push	r29
    538c:	ec 01       	movw	r28, r24
    538e:	89 01       	movw	r16, r18

	/* Set TC and correct I/O pin to output */
/*
 * Support and FAQ: visit <a href="http://www.atmel.com/design-support/">Atmel Support</a>
 */
	switch (tc) {
    5390:	86 2f       	mov	r24, r22
    5392:	90 e0       	ldi	r25, 0x00	; 0
    5394:	87 30       	cpi	r24, 0x07	; 7
    5396:	91 05       	cpc	r25, r1
    5398:	08 f0       	brcs	.+2      	; 0x539c <pwm_init+0x18>
    539a:	8b c0       	rjmp	.+278    	; 0x54b2 <pwm_init+0x12e>
    539c:	fc 01       	movw	r30, r24
    539e:	88 27       	eor	r24, r24
    53a0:	eb 5f       	subi	r30, 0xFB	; 251
    53a2:	fe 4f       	sbci	r31, 0xFE	; 254
    53a4:	8f 4f       	sbci	r24, 0xFF	; 255
    53a6:	0c 94 fa 39 	jmp	0x73f4	; 0x73f4 <__tablejump2__>
#if defined(TCC0)
	case PWM_TCC0:
		config->tc = &TCC0;
    53aa:	80 e0       	ldi	r24, 0x00	; 0
    53ac:	98 e0       	ldi	r25, 0x08	; 8
    53ae:	88 83       	st	Y, r24
    53b0:	99 83       	std	Y+1, r25	; 0x01
		PORTC.DIR |= (1 << (channel-1));
    53b2:	e0 e4       	ldi	r30, 0x40	; 64
    53b4:	f6 e0       	ldi	r31, 0x06	; 6
    53b6:	30 81       	ld	r19, Z
    53b8:	81 e0       	ldi	r24, 0x01	; 1
    53ba:	90 e0       	ldi	r25, 0x00	; 0
    53bc:	2f ef       	ldi	r18, 0xFF	; 255
    53be:	24 0f       	add	r18, r20
    53c0:	02 c0       	rjmp	.+4      	; 0x53c6 <pwm_init+0x42>
    53c2:	88 0f       	add	r24, r24
    53c4:	99 1f       	adc	r25, r25
    53c6:	2a 95       	dec	r18
    53c8:	e2 f7       	brpl	.-8      	; 0x53c2 <pwm_init+0x3e>
    53ca:	83 2b       	or	r24, r19
    53cc:	80 83       	st	Z, r24
		num_chan = 4;
		break;
    53ce:	71 c0       	rjmp	.+226    	; 0x54b2 <pwm_init+0x12e>
#endif
#if defined(TCC1)
	case PWM_TCC1:
		config->tc = &TCC1;
    53d0:	80 e4       	ldi	r24, 0x40	; 64
    53d2:	98 e0       	ldi	r25, 0x08	; 8
    53d4:	88 83       	st	Y, r24
    53d6:	99 83       	std	Y+1, r25	; 0x01
		PORTC.DIR |= (1 << (channel+3));
    53d8:	e0 e4       	ldi	r30, 0x40	; 64
    53da:	f6 e0       	ldi	r31, 0x06	; 6
    53dc:	30 81       	ld	r19, Z
    53de:	81 e0       	ldi	r24, 0x01	; 1
    53e0:	90 e0       	ldi	r25, 0x00	; 0
    53e2:	23 e0       	ldi	r18, 0x03	; 3
    53e4:	24 0f       	add	r18, r20
    53e6:	02 c0       	rjmp	.+4      	; 0x53ec <pwm_init+0x68>
    53e8:	88 0f       	add	r24, r24
    53ea:	99 1f       	adc	r25, r25
    53ec:	2a 95       	dec	r18
    53ee:	e2 f7       	brpl	.-8      	; 0x53e8 <pwm_init+0x64>
    53f0:	83 2b       	or	r24, r19
    53f2:	80 83       	st	Z, r24
		num_chan = 2;
		break;
    53f4:	5e c0       	rjmp	.+188    	; 0x54b2 <pwm_init+0x12e>
#endif
#if defined(TCD0)
	case PWM_TCD0:
		config->tc = &TCD0;
    53f6:	80 e0       	ldi	r24, 0x00	; 0
    53f8:	99 e0       	ldi	r25, 0x09	; 9
    53fa:	88 83       	st	Y, r24
    53fc:	99 83       	std	Y+1, r25	; 0x01
		PORTD.DIR |= (1 << (channel-1));
    53fe:	e0 e6       	ldi	r30, 0x60	; 96
    5400:	f6 e0       	ldi	r31, 0x06	; 6
    5402:	30 81       	ld	r19, Z
    5404:	81 e0       	ldi	r24, 0x01	; 1
    5406:	90 e0       	ldi	r25, 0x00	; 0
    5408:	2f ef       	ldi	r18, 0xFF	; 255
    540a:	24 0f       	add	r18, r20
    540c:	02 c0       	rjmp	.+4      	; 0x5412 <pwm_init+0x8e>
    540e:	88 0f       	add	r24, r24
    5410:	99 1f       	adc	r25, r25
    5412:	2a 95       	dec	r18
    5414:	e2 f7       	brpl	.-8      	; 0x540e <pwm_init+0x8a>
    5416:	83 2b       	or	r24, r19
    5418:	80 83       	st	Z, r24
		num_chan = 4;
		break;
    541a:	4b c0       	rjmp	.+150    	; 0x54b2 <pwm_init+0x12e>
#endif
#if defined(TCD1)
	case PWM_TCD1:
		config->tc = &TCD1;
    541c:	80 e4       	ldi	r24, 0x40	; 64
    541e:	99 e0       	ldi	r25, 0x09	; 9
    5420:	88 83       	st	Y, r24
    5422:	99 83       	std	Y+1, r25	; 0x01
		PORTD.DIR |= (1 << (channel+3));
    5424:	e0 e6       	ldi	r30, 0x60	; 96
    5426:	f6 e0       	ldi	r31, 0x06	; 6
    5428:	30 81       	ld	r19, Z
    542a:	81 e0       	ldi	r24, 0x01	; 1
    542c:	90 e0       	ldi	r25, 0x00	; 0
    542e:	23 e0       	ldi	r18, 0x03	; 3
    5430:	24 0f       	add	r18, r20
    5432:	02 c0       	rjmp	.+4      	; 0x5438 <pwm_init+0xb4>
    5434:	88 0f       	add	r24, r24
    5436:	99 1f       	adc	r25, r25
    5438:	2a 95       	dec	r18
    543a:	e2 f7       	brpl	.-8      	; 0x5434 <pwm_init+0xb0>
    543c:	83 2b       	or	r24, r19
    543e:	80 83       	st	Z, r24
		num_chan = 2;
		break;
    5440:	38 c0       	rjmp	.+112    	; 0x54b2 <pwm_init+0x12e>
#endif

#if defined(TCE0)
	case PWM_TCE0:
		config->tc = &TCE0;
    5442:	80 e0       	ldi	r24, 0x00	; 0
    5444:	9a e0       	ldi	r25, 0x0A	; 10
    5446:	88 83       	st	Y, r24
    5448:	99 83       	std	Y+1, r25	; 0x01
		PORTE.DIR |= (1 << (channel-1));
    544a:	e0 e8       	ldi	r30, 0x80	; 128
    544c:	f6 e0       	ldi	r31, 0x06	; 6
    544e:	30 81       	ld	r19, Z
    5450:	81 e0       	ldi	r24, 0x01	; 1
    5452:	90 e0       	ldi	r25, 0x00	; 0
    5454:	2f ef       	ldi	r18, 0xFF	; 255
    5456:	24 0f       	add	r18, r20
    5458:	02 c0       	rjmp	.+4      	; 0x545e <pwm_init+0xda>
    545a:	88 0f       	add	r24, r24
    545c:	99 1f       	adc	r25, r25
    545e:	2a 95       	dec	r18
    5460:	e2 f7       	brpl	.-8      	; 0x545a <pwm_init+0xd6>
    5462:	83 2b       	or	r24, r19
    5464:	80 83       	st	Z, r24
		num_chan = 4;
		break;
    5466:	25 c0       	rjmp	.+74     	; 0x54b2 <pwm_init+0x12e>
#endif
#if defined(TCE1)
	case PWM_TCE1:
		config->tc = &TCE1;
    5468:	80 e4       	ldi	r24, 0x40	; 64
    546a:	9a e0       	ldi	r25, 0x0A	; 10
    546c:	88 83       	st	Y, r24
    546e:	99 83       	std	Y+1, r25	; 0x01
		PORTE.DIR |= (1 << (channel+3));
    5470:	e0 e8       	ldi	r30, 0x80	; 128
    5472:	f6 e0       	ldi	r31, 0x06	; 6
    5474:	30 81       	ld	r19, Z
    5476:	81 e0       	ldi	r24, 0x01	; 1
    5478:	90 e0       	ldi	r25, 0x00	; 0
    547a:	23 e0       	ldi	r18, 0x03	; 3
    547c:	24 0f       	add	r18, r20
    547e:	02 c0       	rjmp	.+4      	; 0x5484 <pwm_init+0x100>
    5480:	88 0f       	add	r24, r24
    5482:	99 1f       	adc	r25, r25
    5484:	2a 95       	dec	r18
    5486:	e2 f7       	brpl	.-8      	; 0x5480 <pwm_init+0xfc>
    5488:	83 2b       	or	r24, r19
    548a:	80 83       	st	Z, r24
		num_chan = 2;
		break;
    548c:	12 c0       	rjmp	.+36     	; 0x54b2 <pwm_init+0x12e>
#endif

#if defined(TCF0)
	case PWM_TCF0:
		config->tc = &TCF0;
    548e:	80 e0       	ldi	r24, 0x00	; 0
    5490:	9b e0       	ldi	r25, 0x0B	; 11
    5492:	88 83       	st	Y, r24
    5494:	99 83       	std	Y+1, r25	; 0x01
		PORTF.DIR |= (1 << (channel-1));
    5496:	e0 ea       	ldi	r30, 0xA0	; 160
    5498:	f6 e0       	ldi	r31, 0x06	; 6
    549a:	30 81       	ld	r19, Z
    549c:	81 e0       	ldi	r24, 0x01	; 1
    549e:	90 e0       	ldi	r25, 0x00	; 0
    54a0:	2f ef       	ldi	r18, 0xFF	; 255
    54a2:	24 0f       	add	r18, r20
    54a4:	02 c0       	rjmp	.+4      	; 0x54aa <pwm_init+0x126>
    54a6:	88 0f       	add	r24, r24
    54a8:	99 1f       	adc	r25, r25
    54aa:	2a 95       	dec	r18
    54ac:	e2 f7       	brpl	.-8      	; 0x54a6 <pwm_init+0x122>
    54ae:	83 2b       	or	r24, r19
    54b0:	80 83       	st	Z, r24
	}

	/* Make sure we are not given a channel number larger
	   than this TC can handle */
	Assert(channel <= num_chan);
	config->channel = channel;
    54b2:	4a 83       	std	Y+2, r20	; 0x02

	/* Set the correct cc_mask */
	switch (channel) {
    54b4:	42 30       	cpi	r20, 0x02	; 2
    54b6:	61 f0       	breq	.+24     	; 0x54d0 <pwm_init+0x14c>
    54b8:	18 f4       	brcc	.+6      	; 0x54c0 <pwm_init+0x13c>
    54ba:	41 30       	cpi	r20, 0x01	; 1
    54bc:	31 f0       	breq	.+12     	; 0x54ca <pwm_init+0x146>
    54be:	10 c0       	rjmp	.+32     	; 0x54e0 <pwm_init+0x15c>
    54c0:	43 30       	cpi	r20, 0x03	; 3
    54c2:	49 f0       	breq	.+18     	; 0x54d6 <pwm_init+0x152>
    54c4:	44 30       	cpi	r20, 0x04	; 4
    54c6:	51 f0       	breq	.+20     	; 0x54dc <pwm_init+0x158>
    54c8:	0b c0       	rjmp	.+22     	; 0x54e0 <pwm_init+0x15c>
	case PWM_CH_A:
		config->cc_mask = TC_CCAEN;
    54ca:	80 e1       	ldi	r24, 0x10	; 16
    54cc:	8b 83       	std	Y+3, r24	; 0x03
		break;
    54ce:	08 c0       	rjmp	.+16     	; 0x54e0 <pwm_init+0x15c>
	case PWM_CH_B:
		config->cc_mask = TC_CCBEN;
    54d0:	80 e2       	ldi	r24, 0x20	; 32
    54d2:	8b 83       	std	Y+3, r24	; 0x03
		break;
    54d4:	05 c0       	rjmp	.+10     	; 0x54e0 <pwm_init+0x15c>
	case PWM_CH_C:
		config->cc_mask = TC_CCCEN;
    54d6:	80 e4       	ldi	r24, 0x40	; 64
    54d8:	8b 83       	std	Y+3, r24	; 0x03
		break;
    54da:	02 c0       	rjmp	.+4      	; 0x54e0 <pwm_init+0x15c>
	case PWM_CH_D:
		config->cc_mask = TC_CCDEN;
    54dc:	80 e8       	ldi	r24, 0x80	; 128
    54de:	8b 83       	std	Y+3, r24	; 0x03
		Assert(false);
		break;
	}

	/* Enable peripheral clock for this TC */
	tc_enable(config->tc);
    54e0:	88 81       	ld	r24, Y
    54e2:	99 81       	ldd	r25, Y+1	; 0x01
    54e4:	0e 94 a9 1f 	call	0x3f52	; 0x3f52 <tc_enable>

	/* Set this TC's waveform generator in single slope mode */
	tc_set_wgm(config->tc, TC_WG_SS);
    54e8:	e8 81       	ld	r30, Y
    54ea:	f9 81       	ldd	r31, Y+1	; 0x01
 * \param tc Pointer to TC module.
 * \param wgm : waveform generator
 */
static inline void tc_set_wgm(volatile void *tc, enum tc_wg_mode_t wgm)
{
	((TC0_t *)tc)->CTRLB = (((TC0_t *)tc)->CTRLB & ~TC0_WGMODE_gm) | wgm;
    54ec:	81 81       	ldd	r24, Z+1	; 0x01
    54ee:	88 7f       	andi	r24, 0xF8	; 248
    54f0:	83 60       	ori	r24, 0x03	; 3
    54f2:	81 83       	std	Z+1, r24	; 0x01

	/* Default values (disable TC and set minimum period)*/
	config->period = 0;
    54f4:	1d 82       	std	Y+5, r1	; 0x05
    54f6:	1e 82       	std	Y+6, r1	; 0x06
	config->clk_sel = PWM_CLK_OFF;
    54f8:	1c 82       	std	Y+4, r1	; 0x04
	tc_write_clock_source(config->tc, PWM_CLK_OFF);
    54fa:	e8 81       	ld	r30, Y
    54fc:	f9 81       	ldd	r31, Y+1	; 0x01
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
	((TC0_t *)tc)->CTRLA =
			(((TC0_t *)tc)->CTRLA & ~TC0_CLKSEL_gm) |
    54fe:	80 81       	ld	r24, Z
 * \note Configuring the clock also starts the timer
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
	((TC0_t *)tc)->CTRLA =
    5500:	80 7f       	andi	r24, 0xF0	; 240
    5502:	80 83       	st	Z, r24

	/* Set the PWM frequency */
	pwm_set_frequency(config, freq_hz);
    5504:	b8 01       	movw	r22, r16
    5506:	ce 01       	movw	r24, r28
    5508:	d1 de       	rcall	.-606    	; 0x52ac <pwm_set_frequency>
}
    550a:	df 91       	pop	r29
    550c:	cf 91       	pop	r28
    550e:	1f 91       	pop	r17
    5510:	0f 91       	pop	r16
    5512:	08 95       	ret

00005514 <pwm_start>:
 *
 * \param *config           Pointer to the PWM configuration struct
 * \param duty_cycle_scale  Duty cycle as a value between 0 and 100.
 */
void pwm_start(struct pwm_config *config, uint8_t duty_cycle_scale)
{
    5514:	cf 93       	push	r28
    5516:	df 93       	push	r29
    5518:	ec 01       	movw	r28, r24
 */
static inline void pwm_set_duty_cycle_percent(struct pwm_config *config,
		uint8_t duty_cycle_scale)
{
	Assert( duty_cycle_scale <= 100 );
	tc_write_cc_buffer(config->tc, (enum tc_cc_channel_t)config->channel,
    551a:	2d 81       	ldd	r18, Y+5	; 0x05
    551c:	3e 81       	ldd	r19, Y+6	; 0x06
    551e:	a6 2f       	mov	r26, r22
    5520:	b0 e0       	ldi	r27, 0x00	; 0
    5522:	0e 94 02 3a 	call	0x7404	; 0x7404 <__umulhisi3>
    5526:	24 e6       	ldi	r18, 0x64	; 100
    5528:	30 e0       	ldi	r19, 0x00	; 0
    552a:	40 e0       	ldi	r20, 0x00	; 0
    552c:	50 e0       	ldi	r21, 0x00	; 0
    552e:	0e 94 d8 39 	call	0x73b0	; 0x73b0 <__udivmodsi4>
    5532:	8a 81       	ldd	r24, Y+2	; 0x02
    5534:	e8 81       	ld	r30, Y
    5536:	f9 81       	ldd	r31, Y+1	; 0x01
 * \param buffer_value Counter Buffer value
 */
static inline void tc_write_cc_buffer(volatile void *tc,
		enum tc_cc_channel_t channel_index, uint16_t buffer_value)
{
	if (tc_is_tc0(void *tc)) {
    5538:	e6 fd       	sbrc	r30, 6
    553a:	17 c0       	rjmp	.+46     	; 0x556a <pwm_start+0x56>
		switch (channel_index) {
    553c:	82 30       	cpi	r24, 0x02	; 2
    553e:	61 f0       	breq	.+24     	; 0x5558 <pwm_start+0x44>
    5540:	18 f4       	brcc	.+6      	; 0x5548 <pwm_start+0x34>
    5542:	81 30       	cpi	r24, 0x01	; 1
    5544:	31 f0       	breq	.+12     	; 0x5552 <pwm_start+0x3e>
    5546:	1b c0       	rjmp	.+54     	; 0x557e <pwm_start+0x6a>
    5548:	83 30       	cpi	r24, 0x03	; 3
    554a:	49 f0       	breq	.+18     	; 0x555e <pwm_start+0x4a>
    554c:	84 30       	cpi	r24, 0x04	; 4
    554e:	51 f0       	breq	.+20     	; 0x5564 <pwm_start+0x50>
    5550:	16 c0       	rjmp	.+44     	; 0x557e <pwm_start+0x6a>
		case TC_CCA:
			((TC0_t *)tc)->CCABUF = buffer_value;
    5552:	20 af       	std	Z+56, r18	; 0x38
    5554:	31 af       	std	Z+57, r19	; 0x39
    5556:	13 c0       	rjmp	.+38     	; 0x557e <pwm_start+0x6a>
			break;
		case TC_CCB:
			((TC0_t *)tc)->CCBBUF = buffer_value;
    5558:	22 af       	std	Z+58, r18	; 0x3a
    555a:	33 af       	std	Z+59, r19	; 0x3b
    555c:	10 c0       	rjmp	.+32     	; 0x557e <pwm_start+0x6a>
			break;
		case TC_CCC:
			((TC0_t *)tc)->CCCBUF = buffer_value;
    555e:	24 af       	std	Z+60, r18	; 0x3c
    5560:	35 af       	std	Z+61, r19	; 0x3d
    5562:	0d c0       	rjmp	.+26     	; 0x557e <pwm_start+0x6a>
			break;
		case TC_CCD:
			((TC0_t *)tc)->CCDBUF = buffer_value;
    5564:	26 af       	std	Z+62, r18	; 0x3e
    5566:	37 af       	std	Z+63, r19	; 0x3f
    5568:	0a c0       	rjmp	.+20     	; 0x557e <pwm_start+0x6a>
			break;
		}
	} else if (tc_is_tc1(void *tc)) {
			switch (channel_index) {
    556a:	81 30       	cpi	r24, 0x01	; 1
    556c:	19 f0       	breq	.+6      	; 0x5574 <pwm_start+0x60>
    556e:	82 30       	cpi	r24, 0x02	; 2
    5570:	21 f0       	breq	.+8      	; 0x557a <pwm_start+0x66>
    5572:	05 c0       	rjmp	.+10     	; 0x557e <pwm_start+0x6a>
			case TC_CCA:
				((TC1_t *)tc)->CCABUF = buffer_value;
    5574:	20 af       	std	Z+56, r18	; 0x38
    5576:	31 af       	std	Z+57, r19	; 0x39
    5578:	02 c0       	rjmp	.+4      	; 0x557e <pwm_start+0x6a>
				break;
			case TC_CCB:
				((TC1_t *)tc)->CCBBUF = buffer_value;
    557a:	22 af       	std	Z+58, r18	; 0x3a
    557c:	33 af       	std	Z+59, r19	; 0x3b
	/* Set given duty cycle */
	pwm_set_duty_cycle_percent(config, duty_cycle_scale);
	/* Set correct TC period */
	tc_write_period(config->tc, config->period);
    557e:	8d 81       	ldd	r24, Y+5	; 0x05
    5580:	9e 81       	ldd	r25, Y+6	; 0x06
    5582:	e8 81       	ld	r30, Y
    5584:	f9 81       	ldd	r31, Y+1	; 0x01
 * \param tc Pointer to TC module.
 * \param per_value Period value : PER
 */
static inline void tc_write_period(volatile void *tc, uint16_t per_value)
{
	((TC0_t *)tc)->PER = per_value;
    5586:	86 a3       	std	Z+38, r24	; 0x26
    5588:	97 a3       	std	Z+39, r25	; 0x27
	/* Enable CC channel for this TC */
	tc_enable_cc_channels(config->tc, config->cc_mask);
    558a:	8b 81       	ldd	r24, Y+3	; 0x03
    558c:	e8 81       	ld	r30, Y
    558e:	f9 81       	ldd	r31, Y+1	; 0x01
 * \param enablemask CC channel
 */
static inline void tc_enable_cc_channels(volatile void *tc,
		enum tc_cc_channel_mask_enable_t enablemask)
{
	if (tc_is_tc0(void *tc)) {
    5590:	e6 fd       	sbrc	r30, 6
    5592:	04 c0       	rjmp	.+8      	; 0x559c <pwm_start+0x88>
		((TC0_t *)tc)->CTRLB |= enablemask;
    5594:	91 81       	ldd	r25, Z+1	; 0x01
    5596:	89 2b       	or	r24, r25
    5598:	81 83       	std	Z+1, r24	; 0x01
    559a:	04 c0       	rjmp	.+8      	; 0x55a4 <pwm_start+0x90>
	} else if (tc_is_tc1(void *tc)) {
		((TC1_t *)tc)->CTRLB |=
    559c:	91 81       	ldd	r25, Z+1	; 0x01
    559e:	80 73       	andi	r24, 0x30	; 48
    55a0:	89 2b       	or	r24, r25
    55a2:	81 83       	std	Z+1, r24	; 0x01
	/* Enable TC by setting correct clock prescaler */
	tc_write_clock_source(config->tc, config->clk_sel);
    55a4:	e8 81       	ld	r30, Y
    55a6:	f9 81       	ldd	r31, Y+1	; 0x01
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
	((TC0_t *)tc)->CTRLA =
			(((TC0_t *)tc)->CTRLA & ~TC0_CLKSEL_gm) |
    55a8:	80 81       	ld	r24, Z
 * \note Configuring the clock also starts the timer
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
	((TC0_t *)tc)->CTRLA =
    55aa:	80 7f       	andi	r24, 0xF0	; 240
    55ac:	9c 81       	ldd	r25, Y+4	; 0x04
    55ae:	89 2b       	or	r24, r25
    55b0:	80 83       	st	Z, r24
}
    55b2:	df 91       	pop	r29
    55b4:	cf 91       	pop	r28
    55b6:	08 95       	ret

000055b8 <cb_rtc_alarm>:

void halt(void)
{
	/* MAIN Loop Shutdown */

	runmode = 0;
    55b8:	08 95       	ret

000055ba <cb_adc_a>:
    55ba:	80 91 26 02 	lds	r24, 0x0226	; 0x800226 <__TEXT_REGION_LENGTH__+0x700226>
    55be:	4e 5b       	subi	r20, 0xBE	; 190
    55c0:	51 09       	sbc	r21, r1
    55c2:	60 ff       	sbrs	r22, 0
    55c4:	d3 c0       	rjmp	.+422    	; 0x576c <cb_adc_a+0x1b2>
    55c6:	82 95       	swap	r24
    55c8:	8f 70       	andi	r24, 0x0F	; 15
    55ca:	81 30       	cpi	r24, 0x01	; 1
    55cc:	31 f0       	breq	.+12     	; 0x55da <cb_adc_a+0x20>
    55ce:	08 f4       	brcc	.+2      	; 0x55d2 <cb_adc_a+0x18>
    55d0:	8a c0       	rjmp	.+276    	; 0x56e6 <cb_adc_a+0x12c>
    55d2:	82 30       	cpi	r24, 0x02	; 2
    55d4:	09 f4       	brne	.+2      	; 0x55d8 <cb_adc_a+0x1e>
    55d6:	44 c0       	rjmp	.+136    	; 0x5660 <cb_adc_a+0xa6>
    55d8:	08 95       	ret
    55da:	05 2e       	mov	r0, r21
    55dc:	00 0c       	add	r0, r0
    55de:	66 0b       	sbc	r22, r22
    55e0:	77 0b       	sbc	r23, r23
    55e2:	80 91 3f 24 	lds	r24, 0x243F	; 0x80243f <g_adc_vctcxo_sum>
    55e6:	90 91 40 24 	lds	r25, 0x2440	; 0x802440 <g_adc_vctcxo_sum+0x1>
    55ea:	a0 91 41 24 	lds	r26, 0x2441	; 0x802441 <g_adc_vctcxo_sum+0x2>
    55ee:	b0 91 42 24 	lds	r27, 0x2442	; 0x802442 <g_adc_vctcxo_sum+0x3>
    55f2:	48 0f       	add	r20, r24
    55f4:	59 1f       	adc	r21, r25
    55f6:	6a 1f       	adc	r22, r26
    55f8:	7b 1f       	adc	r23, r27
    55fa:	40 93 3f 24 	sts	0x243F, r20	; 0x80243f <g_adc_vctcxo_sum>
    55fe:	50 93 40 24 	sts	0x2440, r21	; 0x802440 <g_adc_vctcxo_sum+0x1>
    5602:	60 93 41 24 	sts	0x2441, r22	; 0x802441 <g_adc_vctcxo_sum+0x2>
    5606:	70 93 42 24 	sts	0x2442, r23	; 0x802442 <g_adc_vctcxo_sum+0x3>
    560a:	80 91 3d 24 	lds	r24, 0x243D	; 0x80243d <g_adc_vctcxo_cnt>
    560e:	90 91 3e 24 	lds	r25, 0x243E	; 0x80243e <g_adc_vctcxo_cnt+0x1>
    5612:	01 96       	adiw	r24, 0x01	; 1
    5614:	80 93 3d 24 	sts	0x243D, r24	; 0x80243d <g_adc_vctcxo_cnt>
    5618:	90 93 3e 24 	sts	0x243E, r25	; 0x80243e <g_adc_vctcxo_cnt+0x1>
    561c:	8f 3f       	cpi	r24, 0xFF	; 255
    561e:	91 05       	cpc	r25, r1
    5620:	09 f0       	breq	.+2      	; 0x5624 <cb_adc_a+0x6a>
    5622:	08 f4       	brcc	.+2      	; 0x5626 <cb_adc_a+0x6c>
    5624:	70 c1       	rjmp	.+736    	; 0x5906 <cb_adc_a+0x34c>
    5626:	68 94       	set
    5628:	16 f8       	bld	r1, 6
    562a:	75 95       	asr	r23
    562c:	67 95       	ror	r22
    562e:	57 95       	ror	r21
    5630:	47 95       	ror	r20
    5632:	16 94       	lsr	r1
    5634:	d1 f7       	brne	.-12     	; 0x562a <cb_adc_a+0x70>
    5636:	40 93 43 24 	sts	0x2443, r20	; 0x802443 <g_adc_vctcxo_cur>
    563a:	50 93 44 24 	sts	0x2444, r21	; 0x802444 <g_adc_vctcxo_cur+0x1>
    563e:	60 93 45 24 	sts	0x2445, r22	; 0x802445 <g_adc_vctcxo_cur+0x2>
    5642:	70 93 46 24 	sts	0x2446, r23	; 0x802446 <g_adc_vctcxo_cur+0x3>
    5646:	10 92 3d 24 	sts	0x243D, r1	; 0x80243d <g_adc_vctcxo_cnt>
    564a:	10 92 3e 24 	sts	0x243E, r1	; 0x80243e <g_adc_vctcxo_cnt+0x1>
    564e:	10 92 3f 24 	sts	0x243F, r1	; 0x80243f <g_adc_vctcxo_sum>
    5652:	10 92 40 24 	sts	0x2440, r1	; 0x802440 <g_adc_vctcxo_sum+0x1>
    5656:	10 92 41 24 	sts	0x2441, r1	; 0x802441 <g_adc_vctcxo_sum+0x2>
    565a:	10 92 42 24 	sts	0x2442, r1	; 0x802442 <g_adc_vctcxo_sum+0x3>
    565e:	08 95       	ret
    5660:	05 2e       	mov	r0, r21
    5662:	00 0c       	add	r0, r0
    5664:	66 0b       	sbc	r22, r22
    5666:	77 0b       	sbc	r23, r23
    5668:	80 91 35 24 	lds	r24, 0x2435	; 0x802435 <g_adc_5v0_sum>
    566c:	90 91 36 24 	lds	r25, 0x2436	; 0x802436 <g_adc_5v0_sum+0x1>
    5670:	a0 91 37 24 	lds	r26, 0x2437	; 0x802437 <g_adc_5v0_sum+0x2>
    5674:	b0 91 38 24 	lds	r27, 0x2438	; 0x802438 <g_adc_5v0_sum+0x3>
    5678:	48 0f       	add	r20, r24
    567a:	59 1f       	adc	r21, r25
    567c:	6a 1f       	adc	r22, r26
    567e:	7b 1f       	adc	r23, r27
    5680:	40 93 35 24 	sts	0x2435, r20	; 0x802435 <g_adc_5v0_sum>
    5684:	50 93 36 24 	sts	0x2436, r21	; 0x802436 <g_adc_5v0_sum+0x1>
    5688:	60 93 37 24 	sts	0x2437, r22	; 0x802437 <g_adc_5v0_sum+0x2>
    568c:	70 93 38 24 	sts	0x2438, r23	; 0x802438 <g_adc_5v0_sum+0x3>
    5690:	80 91 33 24 	lds	r24, 0x2433	; 0x802433 <g_adc_5v0_cnt>
    5694:	90 91 34 24 	lds	r25, 0x2434	; 0x802434 <g_adc_5v0_cnt+0x1>
    5698:	01 96       	adiw	r24, 0x01	; 1
    569a:	80 93 33 24 	sts	0x2433, r24	; 0x802433 <g_adc_5v0_cnt>
    569e:	90 93 34 24 	sts	0x2434, r25	; 0x802434 <g_adc_5v0_cnt+0x1>
    56a2:	8f 3f       	cpi	r24, 0xFF	; 255
    56a4:	91 05       	cpc	r25, r1
    56a6:	09 f0       	breq	.+2      	; 0x56aa <cb_adc_a+0xf0>
    56a8:	08 f4       	brcc	.+2      	; 0x56ac <cb_adc_a+0xf2>
    56aa:	2d c1       	rjmp	.+602    	; 0x5906 <cb_adc_a+0x34c>
    56ac:	68 94       	set
    56ae:	16 f8       	bld	r1, 6
    56b0:	75 95       	asr	r23
    56b2:	67 95       	ror	r22
    56b4:	57 95       	ror	r21
    56b6:	47 95       	ror	r20
    56b8:	16 94       	lsr	r1
    56ba:	d1 f7       	brne	.-12     	; 0x56b0 <cb_adc_a+0xf6>
    56bc:	40 93 39 24 	sts	0x2439, r20	; 0x802439 <g_adc_5v0_cur>
    56c0:	50 93 3a 24 	sts	0x243A, r21	; 0x80243a <g_adc_5v0_cur+0x1>
    56c4:	60 93 3b 24 	sts	0x243B, r22	; 0x80243b <g_adc_5v0_cur+0x2>
    56c8:	70 93 3c 24 	sts	0x243C, r23	; 0x80243c <g_adc_5v0_cur+0x3>
    56cc:	10 92 33 24 	sts	0x2433, r1	; 0x802433 <g_adc_5v0_cnt>
    56d0:	10 92 34 24 	sts	0x2434, r1	; 0x802434 <g_adc_5v0_cnt+0x1>
    56d4:	10 92 35 24 	sts	0x2435, r1	; 0x802435 <g_adc_5v0_sum>
    56d8:	10 92 36 24 	sts	0x2436, r1	; 0x802436 <g_adc_5v0_sum+0x1>
    56dc:	10 92 37 24 	sts	0x2437, r1	; 0x802437 <g_adc_5v0_sum+0x2>
    56e0:	10 92 38 24 	sts	0x2438, r1	; 0x802438 <g_adc_5v0_sum+0x3>
    56e4:	08 95       	ret
    56e6:	05 2e       	mov	r0, r21
    56e8:	00 0c       	add	r0, r0
    56ea:	66 0b       	sbc	r22, r22
    56ec:	77 0b       	sbc	r23, r23
    56ee:	80 91 2b 24 	lds	r24, 0x242B	; 0x80242b <g_adc_vbat_sum>
    56f2:	90 91 2c 24 	lds	r25, 0x242C	; 0x80242c <g_adc_vbat_sum+0x1>
    56f6:	a0 91 2d 24 	lds	r26, 0x242D	; 0x80242d <g_adc_vbat_sum+0x2>
    56fa:	b0 91 2e 24 	lds	r27, 0x242E	; 0x80242e <g_adc_vbat_sum+0x3>
    56fe:	48 0f       	add	r20, r24
    5700:	59 1f       	adc	r21, r25
    5702:	6a 1f       	adc	r22, r26
    5704:	7b 1f       	adc	r23, r27
    5706:	40 93 2b 24 	sts	0x242B, r20	; 0x80242b <g_adc_vbat_sum>
    570a:	50 93 2c 24 	sts	0x242C, r21	; 0x80242c <g_adc_vbat_sum+0x1>
    570e:	60 93 2d 24 	sts	0x242D, r22	; 0x80242d <g_adc_vbat_sum+0x2>
    5712:	70 93 2e 24 	sts	0x242E, r23	; 0x80242e <g_adc_vbat_sum+0x3>
    5716:	80 91 29 24 	lds	r24, 0x2429	; 0x802429 <g_adc_vbat_cnt>
    571a:	90 91 2a 24 	lds	r25, 0x242A	; 0x80242a <g_adc_vbat_cnt+0x1>
    571e:	01 96       	adiw	r24, 0x01	; 1
    5720:	80 93 29 24 	sts	0x2429, r24	; 0x802429 <g_adc_vbat_cnt>
    5724:	90 93 2a 24 	sts	0x242A, r25	; 0x80242a <g_adc_vbat_cnt+0x1>
    5728:	8f 3f       	cpi	r24, 0xFF	; 255
    572a:	91 05       	cpc	r25, r1
    572c:	09 f0       	breq	.+2      	; 0x5730 <cb_adc_a+0x176>
    572e:	08 f4       	brcc	.+2      	; 0x5732 <cb_adc_a+0x178>
    5730:	ea c0       	rjmp	.+468    	; 0x5906 <cb_adc_a+0x34c>
    5732:	68 94       	set
    5734:	16 f8       	bld	r1, 6
    5736:	75 95       	asr	r23
    5738:	67 95       	ror	r22
    573a:	57 95       	ror	r21
    573c:	47 95       	ror	r20
    573e:	16 94       	lsr	r1
    5740:	d1 f7       	brne	.-12     	; 0x5736 <cb_adc_a+0x17c>
    5742:	40 93 2f 24 	sts	0x242F, r20	; 0x80242f <g_adc_vbat_cur>
    5746:	50 93 30 24 	sts	0x2430, r21	; 0x802430 <g_adc_vbat_cur+0x1>
    574a:	60 93 31 24 	sts	0x2431, r22	; 0x802431 <g_adc_vbat_cur+0x2>
    574e:	70 93 32 24 	sts	0x2432, r23	; 0x802432 <g_adc_vbat_cur+0x3>
    5752:	10 92 29 24 	sts	0x2429, r1	; 0x802429 <g_adc_vbat_cnt>
    5756:	10 92 2a 24 	sts	0x242A, r1	; 0x80242a <g_adc_vbat_cnt+0x1>
    575a:	10 92 2b 24 	sts	0x242B, r1	; 0x80242b <g_adc_vbat_sum>
    575e:	10 92 2c 24 	sts	0x242C, r1	; 0x80242c <g_adc_vbat_sum+0x1>
    5762:	10 92 2d 24 	sts	0x242D, r1	; 0x80242d <g_adc_vbat_sum+0x2>
    5766:	10 92 2e 24 	sts	0x242E, r1	; 0x80242e <g_adc_vbat_sum+0x3>
    576a:	08 95       	ret
    576c:	61 ff       	sbrs	r22, 1
    576e:	43 c0       	rjmp	.+134    	; 0x57f6 <cb_adc_a+0x23c>
    5770:	05 2e       	mov	r0, r21
    5772:	00 0c       	add	r0, r0
    5774:	66 0b       	sbc	r22, r22
    5776:	77 0b       	sbc	r23, r23
    5778:	80 91 21 24 	lds	r24, 0x2421	; 0x802421 <g_adc_io_adc4_sum>
    577c:	90 91 22 24 	lds	r25, 0x2422	; 0x802422 <g_adc_io_adc4_sum+0x1>
    5780:	a0 91 23 24 	lds	r26, 0x2423	; 0x802423 <g_adc_io_adc4_sum+0x2>
    5784:	b0 91 24 24 	lds	r27, 0x2424	; 0x802424 <g_adc_io_adc4_sum+0x3>
    5788:	48 0f       	add	r20, r24
    578a:	59 1f       	adc	r21, r25
    578c:	6a 1f       	adc	r22, r26
    578e:	7b 1f       	adc	r23, r27
    5790:	40 93 21 24 	sts	0x2421, r20	; 0x802421 <g_adc_io_adc4_sum>
    5794:	50 93 22 24 	sts	0x2422, r21	; 0x802422 <g_adc_io_adc4_sum+0x1>
    5798:	60 93 23 24 	sts	0x2423, r22	; 0x802423 <g_adc_io_adc4_sum+0x2>
    579c:	70 93 24 24 	sts	0x2424, r23	; 0x802424 <g_adc_io_adc4_sum+0x3>
    57a0:	80 91 1f 24 	lds	r24, 0x241F	; 0x80241f <g_adc_io_adc4_cnt>
    57a4:	90 91 20 24 	lds	r25, 0x2420	; 0x802420 <g_adc_io_adc4_cnt+0x1>
    57a8:	01 96       	adiw	r24, 0x01	; 1
    57aa:	80 93 1f 24 	sts	0x241F, r24	; 0x80241f <g_adc_io_adc4_cnt>
    57ae:	90 93 20 24 	sts	0x2420, r25	; 0x802420 <g_adc_io_adc4_cnt+0x1>
    57b2:	8f 3f       	cpi	r24, 0xFF	; 255
    57b4:	91 05       	cpc	r25, r1
    57b6:	09 f0       	breq	.+2      	; 0x57ba <cb_adc_a+0x200>
    57b8:	08 f4       	brcc	.+2      	; 0x57bc <cb_adc_a+0x202>
    57ba:	a5 c0       	rjmp	.+330    	; 0x5906 <cb_adc_a+0x34c>
    57bc:	68 94       	set
    57be:	16 f8       	bld	r1, 6
    57c0:	75 95       	asr	r23
    57c2:	67 95       	ror	r22
    57c4:	57 95       	ror	r21
    57c6:	47 95       	ror	r20
    57c8:	16 94       	lsr	r1
    57ca:	d1 f7       	brne	.-12     	; 0x57c0 <cb_adc_a+0x206>
    57cc:	40 93 25 24 	sts	0x2425, r20	; 0x802425 <g_adc_io_adc4_cur>
    57d0:	50 93 26 24 	sts	0x2426, r21	; 0x802426 <g_adc_io_adc4_cur+0x1>
    57d4:	60 93 27 24 	sts	0x2427, r22	; 0x802427 <g_adc_io_adc4_cur+0x2>
    57d8:	70 93 28 24 	sts	0x2428, r23	; 0x802428 <g_adc_io_adc4_cur+0x3>
    57dc:	10 92 1f 24 	sts	0x241F, r1	; 0x80241f <g_adc_io_adc4_cnt>
    57e0:	10 92 20 24 	sts	0x2420, r1	; 0x802420 <g_adc_io_adc4_cnt+0x1>
    57e4:	10 92 21 24 	sts	0x2421, r1	; 0x802421 <g_adc_io_adc4_sum>
    57e8:	10 92 22 24 	sts	0x2422, r1	; 0x802422 <g_adc_io_adc4_sum+0x1>
    57ec:	10 92 23 24 	sts	0x2423, r1	; 0x802423 <g_adc_io_adc4_sum+0x2>
    57f0:	10 92 24 24 	sts	0x2424, r1	; 0x802424 <g_adc_io_adc4_sum+0x3>
    57f4:	08 95       	ret
    57f6:	62 ff       	sbrs	r22, 2
    57f8:	43 c0       	rjmp	.+134    	; 0x5880 <cb_adc_a+0x2c6>
    57fa:	05 2e       	mov	r0, r21
    57fc:	00 0c       	add	r0, r0
    57fe:	66 0b       	sbc	r22, r22
    5800:	77 0b       	sbc	r23, r23
    5802:	80 91 17 24 	lds	r24, 0x2417	; 0x802417 <g_adc_io_adc5_sum>
    5806:	90 91 18 24 	lds	r25, 0x2418	; 0x802418 <g_adc_io_adc5_sum+0x1>
    580a:	a0 91 19 24 	lds	r26, 0x2419	; 0x802419 <g_adc_io_adc5_sum+0x2>
    580e:	b0 91 1a 24 	lds	r27, 0x241A	; 0x80241a <g_adc_io_adc5_sum+0x3>
    5812:	48 0f       	add	r20, r24
    5814:	59 1f       	adc	r21, r25
    5816:	6a 1f       	adc	r22, r26
    5818:	7b 1f       	adc	r23, r27
    581a:	40 93 17 24 	sts	0x2417, r20	; 0x802417 <g_adc_io_adc5_sum>
    581e:	50 93 18 24 	sts	0x2418, r21	; 0x802418 <g_adc_io_adc5_sum+0x1>
    5822:	60 93 19 24 	sts	0x2419, r22	; 0x802419 <g_adc_io_adc5_sum+0x2>
    5826:	70 93 1a 24 	sts	0x241A, r23	; 0x80241a <g_adc_io_adc5_sum+0x3>
    582a:	80 91 15 24 	lds	r24, 0x2415	; 0x802415 <g_adc_io_adc5_cnt>
    582e:	90 91 16 24 	lds	r25, 0x2416	; 0x802416 <g_adc_io_adc5_cnt+0x1>
    5832:	01 96       	adiw	r24, 0x01	; 1
    5834:	80 93 15 24 	sts	0x2415, r24	; 0x802415 <g_adc_io_adc5_cnt>
    5838:	90 93 16 24 	sts	0x2416, r25	; 0x802416 <g_adc_io_adc5_cnt+0x1>
    583c:	8f 3f       	cpi	r24, 0xFF	; 255
    583e:	91 05       	cpc	r25, r1
    5840:	09 f0       	breq	.+2      	; 0x5844 <cb_adc_a+0x28a>
    5842:	08 f4       	brcc	.+2      	; 0x5846 <cb_adc_a+0x28c>
    5844:	60 c0       	rjmp	.+192    	; 0x5906 <cb_adc_a+0x34c>
    5846:	68 94       	set
    5848:	16 f8       	bld	r1, 6
    584a:	75 95       	asr	r23
    584c:	67 95       	ror	r22
    584e:	57 95       	ror	r21
    5850:	47 95       	ror	r20
    5852:	16 94       	lsr	r1
    5854:	d1 f7       	brne	.-12     	; 0x584a <cb_adc_a+0x290>
    5856:	40 93 1b 24 	sts	0x241B, r20	; 0x80241b <g_adc_io_adc5_cur>
    585a:	50 93 1c 24 	sts	0x241C, r21	; 0x80241c <g_adc_io_adc5_cur+0x1>
    585e:	60 93 1d 24 	sts	0x241D, r22	; 0x80241d <g_adc_io_adc5_cur+0x2>
    5862:	70 93 1e 24 	sts	0x241E, r23	; 0x80241e <g_adc_io_adc5_cur+0x3>
    5866:	10 92 15 24 	sts	0x2415, r1	; 0x802415 <g_adc_io_adc5_cnt>
    586a:	10 92 16 24 	sts	0x2416, r1	; 0x802416 <g_adc_io_adc5_cnt+0x1>
    586e:	10 92 17 24 	sts	0x2417, r1	; 0x802417 <g_adc_io_adc5_sum>
    5872:	10 92 18 24 	sts	0x2418, r1	; 0x802418 <g_adc_io_adc5_sum+0x1>
    5876:	10 92 19 24 	sts	0x2419, r1	; 0x802419 <g_adc_io_adc5_sum+0x2>
    587a:	10 92 1a 24 	sts	0x241A, r1	; 0x80241a <g_adc_io_adc5_sum+0x3>
    587e:	08 95       	ret
    5880:	63 ff       	sbrs	r22, 3
    5882:	41 c0       	rjmp	.+130    	; 0x5906 <cb_adc_a+0x34c>
    5884:	05 2e       	mov	r0, r21
    5886:	00 0c       	add	r0, r0
    5888:	66 0b       	sbc	r22, r22
    588a:	77 0b       	sbc	r23, r23
    588c:	80 91 0d 24 	lds	r24, 0x240D	; 0x80240d <g_adc_temp_sum>
    5890:	90 91 0e 24 	lds	r25, 0x240E	; 0x80240e <g_adc_temp_sum+0x1>
    5894:	a0 91 0f 24 	lds	r26, 0x240F	; 0x80240f <g_adc_temp_sum+0x2>
    5898:	b0 91 10 24 	lds	r27, 0x2410	; 0x802410 <g_adc_temp_sum+0x3>
    589c:	48 0f       	add	r20, r24
    589e:	59 1f       	adc	r21, r25
    58a0:	6a 1f       	adc	r22, r26
    58a2:	7b 1f       	adc	r23, r27
    58a4:	40 93 0d 24 	sts	0x240D, r20	; 0x80240d <g_adc_temp_sum>
    58a8:	50 93 0e 24 	sts	0x240E, r21	; 0x80240e <g_adc_temp_sum+0x1>
    58ac:	60 93 0f 24 	sts	0x240F, r22	; 0x80240f <g_adc_temp_sum+0x2>
    58b0:	70 93 10 24 	sts	0x2410, r23	; 0x802410 <g_adc_temp_sum+0x3>
    58b4:	80 91 0b 24 	lds	r24, 0x240B	; 0x80240b <g_adc_temp_cnt>
    58b8:	90 91 0c 24 	lds	r25, 0x240C	; 0x80240c <g_adc_temp_cnt+0x1>
    58bc:	01 96       	adiw	r24, 0x01	; 1
    58be:	80 93 0b 24 	sts	0x240B, r24	; 0x80240b <g_adc_temp_cnt>
    58c2:	90 93 0c 24 	sts	0x240C, r25	; 0x80240c <g_adc_temp_cnt+0x1>
    58c6:	8f 3f       	cpi	r24, 0xFF	; 255
    58c8:	91 05       	cpc	r25, r1
    58ca:	e9 f0       	breq	.+58     	; 0x5906 <cb_adc_a+0x34c>
    58cc:	e0 f0       	brcs	.+56     	; 0x5906 <cb_adc_a+0x34c>
    58ce:	68 94       	set
    58d0:	16 f8       	bld	r1, 6
    58d2:	75 95       	asr	r23
    58d4:	67 95       	ror	r22
    58d6:	57 95       	ror	r21
    58d8:	47 95       	ror	r20
    58da:	16 94       	lsr	r1
    58dc:	d1 f7       	brne	.-12     	; 0x58d2 <cb_adc_a+0x318>
    58de:	40 93 11 24 	sts	0x2411, r20	; 0x802411 <g_adc_temp_cur>
    58e2:	50 93 12 24 	sts	0x2412, r21	; 0x802412 <g_adc_temp_cur+0x1>
    58e6:	60 93 13 24 	sts	0x2413, r22	; 0x802413 <g_adc_temp_cur+0x2>
    58ea:	70 93 14 24 	sts	0x2414, r23	; 0x802414 <g_adc_temp_cur+0x3>
    58ee:	10 92 0b 24 	sts	0x240B, r1	; 0x80240b <g_adc_temp_cnt>
    58f2:	10 92 0c 24 	sts	0x240C, r1	; 0x80240c <g_adc_temp_cnt+0x1>
    58f6:	10 92 0d 24 	sts	0x240D, r1	; 0x80240d <g_adc_temp_sum>
    58fa:	10 92 0e 24 	sts	0x240E, r1	; 0x80240e <g_adc_temp_sum+0x1>
    58fe:	10 92 0f 24 	sts	0x240F, r1	; 0x80240f <g_adc_temp_sum+0x2>
    5902:	10 92 10 24 	sts	0x2410, r1	; 0x802410 <g_adc_temp_sum+0x3>
    5906:	08 95       	ret

00005908 <task_dac>:
    5908:	cf 93       	push	r28
    590a:	df 93       	push	r29
    590c:	1f 92       	push	r1
    590e:	1f 92       	push	r1
    5910:	cd b7       	in	r28, 0x3d	; 61
    5912:	de b7       	in	r29, 0x3e	; 62
    5914:	8f b7       	in	r24, 0x3f	; 63
    5916:	8a 83       	std	Y+2, r24	; 0x02
    5918:	f8 94       	cli
    591a:	8a 81       	ldd	r24, Y+2	; 0x02
    591c:	8f bf       	out	0x3f, r24	; 63
    591e:	80 91 d9 22 	lds	r24, 0x22D9	; 0x8022d9 <s_dds0_freq_mHz.7407>
    5922:	90 91 da 22 	lds	r25, 0x22DA	; 0x8022da <s_dds0_freq_mHz.7407+0x1>
    5926:	a0 91 db 22 	lds	r26, 0x22DB	; 0x8022db <s_dds0_freq_mHz.7407+0x2>
    592a:	b0 91 dc 22 	lds	r27, 0x22DC	; 0x8022dc <s_dds0_freq_mHz.7407+0x3>
    592e:	80 38       	cpi	r24, 0x80	; 128
    5930:	94 48       	sbci	r25, 0x84	; 132
    5932:	ae 41       	sbci	r26, 0x1E	; 30
    5934:	b1 05       	cpc	r27, r1
    5936:	69 f4       	brne	.+26     	; 0x5952 <task_dac+0x4a>
    5938:	80 91 d5 22 	lds	r24, 0x22D5	; 0x8022d5 <s_dds1_freq_mHz.7408>
    593c:	90 91 d6 22 	lds	r25, 0x22D6	; 0x8022d6 <s_dds1_freq_mHz.7408+0x1>
    5940:	a0 91 d7 22 	lds	r26, 0x22D7	; 0x8022d7 <s_dds1_freq_mHz.7408+0x2>
    5944:	b0 91 d8 22 	lds	r27, 0x22D8	; 0x8022d8 <s_dds1_freq_mHz.7408+0x3>
    5948:	8a 30       	cpi	r24, 0x0A	; 10
    594a:	99 40       	sbci	r25, 0x09	; 9
    594c:	ad 43       	sbci	r26, 0x3D	; 61
    594e:	b1 05       	cpc	r27, r1
    5950:	a9 f1       	breq	.+106    	; 0x59bc <task_dac+0xb4>
    5952:	80 e8       	ldi	r24, 0x80	; 128
    5954:	94 e8       	ldi	r25, 0x84	; 132
    5956:	ae e1       	ldi	r26, 0x1E	; 30
    5958:	b0 e0       	ldi	r27, 0x00	; 0
    595a:	80 93 d9 22 	sts	0x22D9, r24	; 0x8022d9 <s_dds0_freq_mHz.7407>
    595e:	90 93 da 22 	sts	0x22DA, r25	; 0x8022da <s_dds0_freq_mHz.7407+0x1>
    5962:	a0 93 db 22 	sts	0x22DB, r26	; 0x8022db <s_dds0_freq_mHz.7407+0x2>
    5966:	b0 93 dc 22 	sts	0x22DC, r27	; 0x8022dc <s_dds0_freq_mHz.7407+0x3>
    596a:	8a e0       	ldi	r24, 0x0A	; 10
    596c:	99 e0       	ldi	r25, 0x09	; 9
    596e:	ad e3       	ldi	r26, 0x3D	; 61
    5970:	b0 e0       	ldi	r27, 0x00	; 0
    5972:	80 93 d5 22 	sts	0x22D5, r24	; 0x8022d5 <s_dds1_freq_mHz.7408>
    5976:	90 93 d6 22 	sts	0x22D6, r25	; 0x8022d6 <s_dds1_freq_mHz.7408+0x1>
    597a:	a0 93 d7 22 	sts	0x22D7, r26	; 0x8022d7 <s_dds1_freq_mHz.7408+0x2>
    597e:	b0 93 d8 22 	sts	0x22D8, r27	; 0x8022d8 <s_dds1_freq_mHz.7408+0x3>
    5982:	8f b7       	in	r24, 0x3f	; 63
    5984:	89 83       	std	Y+1, r24	; 0x01
    5986:	f8 94       	cli
    5988:	89 81       	ldd	r24, Y+1	; 0x01
    598a:	41 e5       	ldi	r20, 0x51	; 81
    598c:	58 eb       	ldi	r21, 0xB8	; 184
    598e:	6e e1       	ldi	r22, 0x1E	; 30
    5990:	75 e0       	ldi	r23, 0x05	; 5
    5992:	40 93 e5 22 	sts	0x22E5, r20	; 0x8022e5 <dds0_inc>
    5996:	50 93 e6 22 	sts	0x22E6, r21	; 0x8022e6 <dds0_inc+0x1>
    599a:	60 93 e7 22 	sts	0x22E7, r22	; 0x8022e7 <dds0_inc+0x2>
    599e:	70 93 e8 22 	sts	0x22E8, r23	; 0x8022e8 <dds0_inc+0x3>
    59a2:	41 e5       	ldi	r20, 0x51	; 81
    59a4:	52 e7       	ldi	r21, 0x72	; 114
    59a6:	6d e3       	ldi	r22, 0x3D	; 61
    59a8:	7a e0       	ldi	r23, 0x0A	; 10
    59aa:	40 93 dd 22 	sts	0x22DD, r20	; 0x8022dd <dds1_inc>
    59ae:	50 93 de 22 	sts	0x22DE, r21	; 0x8022de <dds1_inc+0x1>
    59b2:	60 93 df 22 	sts	0x22DF, r22	; 0x8022df <dds1_inc+0x2>
    59b6:	70 93 e0 22 	sts	0x22E0, r23	; 0x8022e0 <dds1_inc+0x3>
    59ba:	8f bf       	out	0x3f, r24	; 63
    59bc:	0f 90       	pop	r0
    59be:	0f 90       	pop	r0
    59c0:	df 91       	pop	r29
    59c2:	cf 91       	pop	r28
    59c4:	08 95       	ret

000059c6 <isr_calc_next_frame>:
    59c6:	8f 92       	push	r8
    59c8:	9f 92       	push	r9
    59ca:	af 92       	push	r10
    59cc:	bf 92       	push	r11
    59ce:	cf 92       	push	r12
    59d0:	df 92       	push	r13
    59d2:	ef 92       	push	r14
    59d4:	ff 92       	push	r15
    59d6:	0f 93       	push	r16
    59d8:	1f 93       	push	r17
    59da:	cf 93       	push	r28
    59dc:	df 93       	push	r29
    59de:	6b 01       	movw	r12, r22
    59e0:	5a 01       	movw	r10, r20
    59e2:	79 01       	movw	r14, r18
    59e4:	48 01       	movw	r8, r16
    59e6:	ec 01       	movw	r28, r24
    59e8:	8c 01       	movw	r16, r24
    59ea:	00 58       	subi	r16, 0x80	; 128
    59ec:	1f 4f       	sbci	r17, 0xFF	; 255
    59ee:	f6 01       	movw	r30, r12
    59f0:	82 81       	ldd	r24, Z+2	; 0x02
    59f2:	93 81       	ldd	r25, Z+3	; 0x03
    59f4:	0e 94 3b 13 	call	0x2676	; 0x2676 <get_interpolated_sine>
    59f8:	88 83       	st	Y, r24
    59fa:	99 83       	std	Y+1, r25	; 0x01
    59fc:	f7 01       	movw	r30, r14
    59fe:	82 81       	ldd	r24, Z+2	; 0x02
    5a00:	93 81       	ldd	r25, Z+3	; 0x03
    5a02:	0e 94 3b 13 	call	0x2676	; 0x2676 <get_interpolated_sine>
    5a06:	8a 83       	std	Y+2, r24	; 0x02
    5a08:	9b 83       	std	Y+3, r25	; 0x03
    5a0a:	f6 01       	movw	r30, r12
    5a0c:	40 81       	ld	r20, Z
    5a0e:	51 81       	ldd	r21, Z+1	; 0x01
    5a10:	62 81       	ldd	r22, Z+2	; 0x02
    5a12:	73 81       	ldd	r23, Z+3	; 0x03
    5a14:	f5 01       	movw	r30, r10
    5a16:	80 81       	ld	r24, Z
    5a18:	91 81       	ldd	r25, Z+1	; 0x01
    5a1a:	a2 81       	ldd	r26, Z+2	; 0x02
    5a1c:	b3 81       	ldd	r27, Z+3	; 0x03
    5a1e:	84 0f       	add	r24, r20
    5a20:	95 1f       	adc	r25, r21
    5a22:	a6 1f       	adc	r26, r22
    5a24:	b7 1f       	adc	r27, r23
    5a26:	f6 01       	movw	r30, r12
    5a28:	80 83       	st	Z, r24
    5a2a:	91 83       	std	Z+1, r25	; 0x01
    5a2c:	a2 83       	std	Z+2, r26	; 0x02
    5a2e:	b3 83       	std	Z+3, r27	; 0x03
    5a30:	f7 01       	movw	r30, r14
    5a32:	40 81       	ld	r20, Z
    5a34:	51 81       	ldd	r21, Z+1	; 0x01
    5a36:	62 81       	ldd	r22, Z+2	; 0x02
    5a38:	73 81       	ldd	r23, Z+3	; 0x03
    5a3a:	f4 01       	movw	r30, r8
    5a3c:	80 81       	ld	r24, Z
    5a3e:	91 81       	ldd	r25, Z+1	; 0x01
    5a40:	a2 81       	ldd	r26, Z+2	; 0x02
    5a42:	b3 81       	ldd	r27, Z+3	; 0x03
    5a44:	84 0f       	add	r24, r20
    5a46:	95 1f       	adc	r25, r21
    5a48:	a6 1f       	adc	r26, r22
    5a4a:	b7 1f       	adc	r27, r23
    5a4c:	f7 01       	movw	r30, r14
    5a4e:	80 83       	st	Z, r24
    5a50:	91 83       	std	Z+1, r25	; 0x01
    5a52:	a2 83       	std	Z+2, r26	; 0x02
    5a54:	b3 83       	std	Z+3, r27	; 0x03
    5a56:	24 96       	adiw	r28, 0x04	; 4
    5a58:	c0 17       	cp	r28, r16
    5a5a:	d1 07       	cpc	r29, r17
    5a5c:	41 f6       	brne	.-112    	; 0x59ee <isr_calc_next_frame+0x28>
    5a5e:	df 91       	pop	r29
    5a60:	cf 91       	pop	r28
    5a62:	1f 91       	pop	r17
    5a64:	0f 91       	pop	r16
    5a66:	ff 90       	pop	r15
    5a68:	ef 90       	pop	r14
    5a6a:	df 90       	pop	r13
    5a6c:	cf 90       	pop	r12
    5a6e:	bf 90       	pop	r11
    5a70:	af 90       	pop	r10
    5a72:	9f 90       	pop	r9
    5a74:	8f 90       	pop	r8
    5a76:	08 95       	ret

00005a78 <cb_dma_dac_ch0_B>:
    5a78:	0f 93       	push	r16
    5a7a:	1f 93       	push	r17
    5a7c:	cf 93       	push	r28
    5a7e:	df 93       	push	r29
    5a80:	1f 92       	push	r1
    5a82:	cd b7       	in	r28, 0x3d	; 61
    5a84:	de b7       	in	r29, 0x3e	; 62
    5a86:	8f b7       	in	r24, 0x3f	; 63
    5a88:	89 83       	std	Y+1, r24	; 0x01
    5a8a:	f8 94       	cli
    5a8c:	99 81       	ldd	r25, Y+1	; 0x01
    5a8e:	e0 e1       	ldi	r30, 0x10	; 16
    5a90:	f1 e0       	ldi	r31, 0x01	; 1
    5a92:	80 81       	ld	r24, Z
    5a94:	80 68       	ori	r24, 0x80	; 128
    5a96:	80 83       	st	Z, r24
    5a98:	9f bf       	out	0x3f, r25	; 63
    5a9a:	78 94       	sei
    5a9c:	0d ed       	ldi	r16, 0xDD	; 221
    5a9e:	12 e2       	ldi	r17, 0x22	; 34
    5aa0:	26 e0       	ldi	r18, 0x06	; 6
    5aa2:	30 e2       	ldi	r19, 0x20	; 32
    5aa4:	45 ee       	ldi	r20, 0xE5	; 229
    5aa6:	52 e2       	ldi	r21, 0x22	; 34
    5aa8:	61 ee       	ldi	r22, 0xE1	; 225
    5aaa:	72 e2       	ldi	r23, 0x22	; 34
    5aac:	8f e7       	ldi	r24, 0x7F	; 127
    5aae:	93 e2       	ldi	r25, 0x23	; 35
    5ab0:	8a df       	rcall	.-236    	; 0x59c6 <isr_calc_next_frame>
    5ab2:	0f 90       	pop	r0
    5ab4:	df 91       	pop	r29
    5ab6:	cf 91       	pop	r28
    5ab8:	1f 91       	pop	r17
    5aba:	0f 91       	pop	r16
    5abc:	08 95       	ret

00005abe <cb_dma_dac_ch0_A>:
    5abe:	0f 93       	push	r16
    5ac0:	1f 93       	push	r17
    5ac2:	cf 93       	push	r28
    5ac4:	df 93       	push	r29
    5ac6:	1f 92       	push	r1
    5ac8:	cd b7       	in	r28, 0x3d	; 61
    5aca:	de b7       	in	r29, 0x3e	; 62
    5acc:	8f b7       	in	r24, 0x3f	; 63
    5ace:	89 83       	std	Y+1, r24	; 0x01
    5ad0:	f8 94       	cli
    5ad2:	99 81       	ldd	r25, Y+1	; 0x01
    5ad4:	e0 e2       	ldi	r30, 0x20	; 32
    5ad6:	f1 e0       	ldi	r31, 0x01	; 1
    5ad8:	80 81       	ld	r24, Z
    5ada:	80 68       	ori	r24, 0x80	; 128
    5adc:	80 83       	st	Z, r24
    5ade:	9f bf       	out	0x3f, r25	; 63
    5ae0:	78 94       	sei
    5ae2:	0d ed       	ldi	r16, 0xDD	; 221
    5ae4:	12 e2       	ldi	r17, 0x22	; 34
    5ae6:	26 e0       	ldi	r18, 0x06	; 6
    5ae8:	30 e2       	ldi	r19, 0x20	; 32
    5aea:	45 ee       	ldi	r20, 0xE5	; 229
    5aec:	52 e2       	ldi	r21, 0x22	; 34
    5aee:	61 ee       	ldi	r22, 0xE1	; 225
    5af0:	72 e2       	ldi	r23, 0x22	; 34
    5af2:	8f ef       	ldi	r24, 0xFF	; 255
    5af4:	92 e2       	ldi	r25, 0x22	; 34
    5af6:	67 df       	rcall	.-306    	; 0x59c6 <isr_calc_next_frame>
    5af8:	0f 90       	pop	r0
    5afa:	df 91       	pop	r29
    5afc:	cf 91       	pop	r28
    5afe:	1f 91       	pop	r17
    5b00:	0f 91       	pop	r16
    5b02:	08 95       	ret

00005b04 <usb_callback_suspend_action>:
    5b04:	08 95       	ret

00005b06 <usb_callback_resume_action>:
    5b06:	08 95       	ret

00005b08 <usb_callback_remotewakeup_enable>:
    5b08:	08 95       	ret

00005b0a <usb_callback_remotewakeup_disable>:
    5b0a:	08 95       	ret

00005b0c <usb_callback_cdc_enable>:
    5b0c:	81 e0       	ldi	r24, 0x01	; 1
    5b0e:	80 93 5f 24 	sts	0x245F, r24	; 0x80245f <usb_cdc_transfers_autorized>
    5b12:	08 95       	ret

00005b14 <usb_callback_cdc_disable>:
    5b14:	10 92 5f 24 	sts	0x245F, r1	; 0x80245f <usb_cdc_transfers_autorized>
    5b18:	08 95       	ret

00005b1a <usb_callback_config>:
    5b1a:	08 95       	ret

00005b1c <usb_callback_cdc_set_dtr>:
    5b1c:	08 95       	ret

00005b1e <usb_callback_cdc_set_rts>:
    5b1e:	08 95       	ret

00005b20 <usb_callback_rx_notify>:
    5b20:	08 95       	ret

00005b22 <usb_callback_tx_empty_notify>:
    5b22:	08 95       	ret

00005b24 <main>:
}


int main(void)
{
    5b24:	2f 92       	push	r2
    5b26:	3f 92       	push	r3
    5b28:	4f 92       	push	r4
    5b2a:	5f 92       	push	r5
    5b2c:	6f 92       	push	r6
    5b2e:	7f 92       	push	r7
    5b30:	8f 92       	push	r8
    5b32:	9f 92       	push	r9
    5b34:	af 92       	push	r10
    5b36:	bf 92       	push	r11
    5b38:	cf 92       	push	r12
    5b3a:	df 92       	push	r13
    5b3c:	ef 92       	push	r14
    5b3e:	ff 92       	push	r15
    5b40:	0f 93       	push	r16
    5b42:	1f 93       	push	r17
    5b44:	cf 93       	push	r28
    5b46:	df 93       	push	r29
    5b48:	cd b7       	in	r28, 0x3d	; 61
    5b4a:	de b7       	in	r29, 0x3e	; 62
    5b4c:	a1 97       	sbiw	r28, 0x21	; 33
    5b4e:	cd bf       	out	0x3d, r28	; 61
    5b50:	de bf       	out	0x3e, r29	; 62
	uint8_t retcode = 0;

	/* Init of interrupt system */
	irq_initialize_vectors();
    5b52:	e0 ea       	ldi	r30, 0xA0	; 160
    5b54:	f0 e0       	ldi	r31, 0x00	; 0
    5b56:	0f 2e       	mov	r0, r31
    5b58:	f7 e0       	ldi	r31, 0x07	; 7
    5b5a:	4f 2e       	mov	r4, r31
    5b5c:	f0 2d       	mov	r31, r0
    5b5e:	42 82       	std	Z+2, r4	; 0x02
 * Enables all interrupt levels, with vectors located in the application section
 * and fixed priority scheduling.
 */
static inline void pmic_init(void)
{
	PMIC.CTRL = PMIC_LVL_LOW | PMIC_LVL_MEDIUM |
    5b60:	42 82       	std	Z+2, r4	; 0x02
{
	Assert(schedule < PMIC_NR_OF_SCHEDULES);

	switch (schedule) {
	case PMIC_SCH_FIXED_PRIORITY:
		PMIC.CTRL &= ~PMIC_RREN_bm;
    5b62:	82 81       	ldd	r24, Z+2	; 0x02
    5b64:	8f 77       	andi	r24, 0x7F	; 127
    5b66:	82 83       	std	Z+2, r24	; 0x02
	pmic_init();
	pmic_set_scheduling(PMIC_SCH_FIXED_PRIORITY);

	sysclk_init();		// Clock configuration set-up
    5b68:	11 82       	std	Z+1, r1	; 0x01
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	uint8_t i;

	for (i = 0; i < SLEEPMGR_NR_OF_MODES - 1; i++) {
		sleepmgr_locks[i] = 0;
    5b6a:	75 d3       	rcall	.+1770   	; 0x6256 <sysclk_init>
    5b6c:	e7 eb       	ldi	r30, 0xB7	; 183
    5b6e:	f5 e2       	ldi	r31, 0x25	; 37
    5b70:	10 82       	st	Z, r1
    5b72:	11 82       	std	Z+1, r1	; 0x01
    5b74:	12 82       	std	Z+2, r1	; 0x02
    5b76:	13 82       	std	Z+3, r1	; 0x03
	}
	sleepmgr_locks[SLEEPMGR_NR_OF_MODES - 1] = 1;
    5b78:	14 82       	std	Z+4, r1	; 0x04
    5b7a:	55 24       	eor	r5, r5
    5b7c:	53 94       	inc	r5

	sleepmgr_init();	// Unlocks all sleep mode levels

	rtc_init();
    5b7e:	55 82       	std	Z+5, r5	; 0x05
    5b80:	0e 94 c4 12 	call	0x2588	; 0x2588 <rtc_init>
	rtc_set_callback(cb_rtc_alarm);
    5b84:	8c ed       	ldi	r24, 0xDC	; 220
    5b86:	9a e2       	ldi	r25, 0x2A	; 42
    5b88:	0e 94 bf 12 	call	0x257e	; 0x257e <rtc_set_callback>

/* INIT section */

static void evsys_init(void)
{
	sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EVSYS);
    5b8c:	62 e0       	ldi	r22, 0x02	; 2
    5b8e:	80 e0       	ldi	r24, 0x00	; 0

	/* ADC - event channels 0, 1, 2, 3 */
	EVSYS.CH0MUX  = EVSYS_CHMUX_TCC0_CCC_gc;									// TCC0 CC-C goes to EVSYS CH0
    5b90:	e3 d3       	rcall	.+1990   	; 0x6358 <sysclk_enable_module>
    5b92:	e0 e8       	ldi	r30, 0x80	; 128
    5b94:	f1 e0       	ldi	r31, 0x01	; 1
    5b96:	86 ec       	ldi	r24, 0xC6	; 198
	EVSYS.CH0CTRL = EVSYS_DIGFILT_1SAMPLE_gc;									// EVSYS CH0 no digital filtering
    5b98:	80 83       	st	Z, r24
	EVSYS.CH1MUX  = EVSYS_CHMUX_TCC0_CCC_gc;									// TCC0 CC-C goes to EVSYS CH1
    5b9a:	10 86       	std	Z+8, r1	; 0x08
	EVSYS.CH1CTRL = EVSYS_DIGFILT_1SAMPLE_gc;									// EVSYS CH1 no digital filtering
    5b9c:	81 83       	std	Z+1, r24	; 0x01
	EVSYS.CH2MUX  = EVSYS_CHMUX_TCC0_CCC_gc;									// TCC0 CC-C goes to EVSYS CH2
    5b9e:	11 86       	std	Z+9, r1	; 0x09
	EVSYS.CH2CTRL = EVSYS_DIGFILT_1SAMPLE_gc;									// EVSYS CH2 no digital filtering
    5ba0:	82 83       	std	Z+2, r24	; 0x02
	EVSYS.CH3MUX  = EVSYS_CHMUX_TCC0_CCC_gc;									// TCC0 CC-C goes to EVSYS CH3
    5ba2:	12 86       	std	Z+10, r1	; 0x0a
	EVSYS.CH3CTRL = EVSYS_DIGFILT_1SAMPLE_gc;									// EVSYS CH3 no digital filtering
    5ba4:	83 83       	std	Z+3, r24	; 0x03

	/* DAC - event 7 */
	EVSYS.CH7MUX  = EVSYS_CHMUX_TCE1_OVF_gc;									// TCE1 overflow goes to EVSYS CH7
    5ba6:	13 86       	std	Z+11, r1	; 0x0b
    5ba8:	88 ee       	ldi	r24, 0xE8	; 232
	EVSYS.CH7CTRL = EVSYS_DIGFILT_1SAMPLE_gc;									// EVSYS CH7 no digital filtering
    5baa:	87 83       	std	Z+7, r24	; 0x07

static void tc_init(void)
{
	/* TCC0: VCTCXO PWM signal generation and ADCA CH0 */
	struct pwm_config pwm_vctcxo_cfg;
	pwm_init(&pwm_vctcxo_cfg, PWM_TCC0, PWM_CH_C, 2560);						// Init PWM structure and enable timer
    5bac:	17 86       	std	Z+15, r1	; 0x0f
    5bae:	20 e0       	ldi	r18, 0x00	; 0
    5bb0:	3a e0       	ldi	r19, 0x0A	; 10
    5bb2:	43 e0       	ldi	r20, 0x03	; 3
    5bb4:	60 e0       	ldi	r22, 0x00	; 0
    5bb6:	ce 01       	movw	r24, r28
	pwm_start(&pwm_vctcxo_cfg, 45);												// Start PWM. Percentage with 1% granularity is to coarse, use driver access instead
    5bb8:	01 96       	adiw	r24, 0x01	; 1
    5bba:	e4 db       	rcall	.-2104   	; 0x5384 <pwm_init>
    5bbc:	6d e2       	ldi	r22, 0x2D	; 45
    5bbe:	ce 01       	movw	r24, r28
	tc_write_cc_buffer(&TCC0, TC_CCC, (uint16_t) (0.5f + pwm_vctcxo_cfg.period * C_VCTCXO_DEFAULT_VOLTS / C_VCTCXO_PWM_HI_VOLTS));	// Initial value for VCTCXO
    5bc0:	01 96       	adiw	r24, 0x01	; 1
    5bc2:	a8 dc       	rcall	.-1712   	; 0x5514 <pwm_start>
    5bc4:	6e 81       	ldd	r22, Y+6	; 0x06
    5bc6:	7f 81       	ldd	r23, Y+7	; 0x07
    5bc8:	80 e0       	ldi	r24, 0x00	; 0
    5bca:	90 e0       	ldi	r25, 0x00	; 0
    5bcc:	0e 94 0a 3b 	call	0x7614	; 0x7614 <__floatunsisf>
    5bd0:	20 e0       	ldi	r18, 0x00	; 0
    5bd2:	30 e0       	ldi	r19, 0x00	; 0
    5bd4:	40 ec       	ldi	r20, 0xC0	; 192
    5bd6:	5f e3       	ldi	r21, 0x3F	; 63
    5bd8:	0e 94 98 3b 	call	0x7730	; 0x7730 <__mulsf3>
    5bdc:	27 e2       	ldi	r18, 0x27	; 39
    5bde:	31 e3       	ldi	r19, 0x31	; 49
    5be0:	40 e5       	ldi	r20, 0x50	; 80
    5be2:	50 e4       	ldi	r21, 0x40	; 64
    5be4:	0e 94 76 3a 	call	0x74ec	; 0x74ec <__divsf3>
    5be8:	20 e0       	ldi	r18, 0x00	; 0
    5bea:	30 e0       	ldi	r19, 0x00	; 0
    5bec:	40 e0       	ldi	r20, 0x00	; 0
    5bee:	5f e3       	ldi	r21, 0x3F	; 63
    5bf0:	0e 94 12 3a 	call	0x7424	; 0x7424 <__addsf3>
			break;
		case TC_CCB:
			((TC0_t *)tc)->CCBBUF = buffer_value;
			break;
		case TC_CCC:
			((TC0_t *)tc)->CCCBUF = buffer_value;
    5bf4:	0e 94 de 3a 	call	0x75bc	; 0x75bc <__fixunssfsi>
    5bf8:	61 2c       	mov	r6, r1
    5bfa:	68 94       	set
    5bfc:	77 24       	eor	r7, r7
    5bfe:	73 f8       	bld	r7, 3
    5c00:	d3 01       	movw	r26, r6
    5c02:	dc 96       	adiw	r26, 0x3c	; 60
    5c04:	6d 93       	st	X+, r22

	/* TCE1: DAC clock */
	tc_enable(&TCE1);
    5c06:	7c 93       	st	X, r23
    5c08:	dd 97       	sbiw	r26, 0x3d	; 61
    5c0a:	80 e4       	ldi	r24, 0x40	; 64
    5c0c:	9a e0       	ldi	r25, 0x0A	; 10
 * \param tc Pointer to TC module.
 * \param wgm : waveform generator
 */
static inline void tc_set_wgm(volatile void *tc, enum tc_wg_mode_t wgm)
{
	((TC0_t *)tc)->CTRLB = (((TC0_t *)tc)->CTRLB & ~TC0_WGMODE_gm) | wgm;
    5c0e:	0e 94 a9 1f 	call	0x3f52	; 0x3f52 <tc_enable>
    5c12:	00 e4       	ldi	r16, 0x40	; 64
    5c14:	1a e0       	ldi	r17, 0x0A	; 10
    5c16:	f8 01       	movw	r30, r16
    5c18:	81 81       	ldd	r24, Z+1	; 0x01
 * \param tc Pointer to TC module.
 * \param per_value Period value : PER
 */
static inline void tc_write_period(volatile void *tc, uint16_t per_value)
{
	((TC0_t *)tc)->PER = per_value;
    5c1a:	88 7f       	andi	r24, 0xF8	; 248
    5c1c:	81 83       	std	Z+1, r24	; 0x01
    5c1e:	8b e2       	ldi	r24, 0x2B	; 43
    5c20:	91 e0       	ldi	r25, 0x01	; 1
}

static void adc_init(void)
{
	/* Disable input pins */
	PORTA_PIN0CTRL |= PORT_ISC_INPUT_DISABLE_gc;
    5c22:	86 a3       	std	Z+38, r24	; 0x26
    5c24:	97 a3       	std	Z+39, r25	; 0x27
    5c26:	e0 e1       	ldi	r30, 0x10	; 16
    5c28:	f6 e0       	ldi	r31, 0x06	; 6
    5c2a:	80 81       	ld	r24, Z
	PORTA_PIN1CTRL |= PORT_ISC_INPUT_DISABLE_gc;
    5c2c:	87 60       	ori	r24, 0x07	; 7
    5c2e:	80 83       	st	Z, r24
    5c30:	e1 e1       	ldi	r30, 0x11	; 17
    5c32:	f6 e0       	ldi	r31, 0x06	; 6
    5c34:	80 81       	ld	r24, Z
	PORTA_PIN2CTRL |= PORT_ISC_INPUT_DISABLE_gc;
    5c36:	87 60       	ori	r24, 0x07	; 7
    5c38:	80 83       	st	Z, r24
    5c3a:	e2 e1       	ldi	r30, 0x12	; 18
    5c3c:	f6 e0       	ldi	r31, 0x06	; 6
    5c3e:	80 81       	ld	r24, Z
	PORTA_PIN3CTRL |= PORT_ISC_INPUT_DISABLE_gc;
    5c40:	87 60       	ori	r24, 0x07	; 7
    5c42:	80 83       	st	Z, r24
    5c44:	e3 e1       	ldi	r30, 0x13	; 19
    5c46:	f6 e0       	ldi	r31, 0x06	; 6
    5c48:	80 81       	ld	r24, Z
	PORTA_PIN4CTRL |= PORT_ISC_INPUT_DISABLE_gc;
    5c4a:	87 60       	ori	r24, 0x07	; 7
    5c4c:	80 83       	st	Z, r24
    5c4e:	e4 e1       	ldi	r30, 0x14	; 20
    5c50:	f6 e0       	ldi	r31, 0x06	; 6
    5c52:	80 81       	ld	r24, Z
	PORTA_PIN5CTRL |= PORT_ISC_INPUT_DISABLE_gc;
    5c54:	87 60       	ori	r24, 0x07	; 7
    5c56:	80 83       	st	Z, r24
    5c58:	e5 e1       	ldi	r30, 0x15	; 21
    5c5a:	f6 e0       	ldi	r31, 0x06	; 6
    5c5c:	80 81       	ld	r24, Z
	PORTB_PIN2CTRL |= PORT_ISC_INPUT_DISABLE_gc;
    5c5e:	87 60       	ori	r24, 0x07	; 7
    5c60:	80 83       	st	Z, r24
    5c62:	e2 e3       	ldi	r30, 0x32	; 50
    5c64:	f6 e0       	ldi	r31, 0x06	; 6
    5c66:	80 81       	ld	r24, Z
	PORTB_PIN3CTRL |= PORT_ISC_INPUT_DISABLE_gc;
    5c68:	87 60       	ori	r24, 0x07	; 7
    5c6a:	80 83       	st	Z, r24
    5c6c:	e3 e3       	ldi	r30, 0x33	; 51
    5c6e:	f6 e0       	ldi	r31, 0x06	; 6
    5c70:	80 81       	ld	r24, Z

	/* Prepare the structures */
	adc_read_configuration(&ADC_VCTCXO_5V0_VBAT,							&g_adc_a_conf);
    5c72:	87 60       	ori	r24, 0x07	; 7
    5c74:	80 83       	st	Z, r24
    5c76:	67 e5       	ldi	r22, 0x57	; 87
    5c78:	74 e2       	ldi	r23, 0x24	; 36
    5c7a:	80 e0       	ldi	r24, 0x00	; 0
    5c7c:	92 e0       	ldi	r25, 0x02	; 2
	adcch_read_configuration(&ADC_VCTCXO_5V0_VBAT, ADC_VCTCXO_5V0_VBAT_CH,	&g_adcch_vctcxo_5v0_vbat_conf);
    5c7e:	0e 94 b0 17 	call	0x2f60	; 0x2f60 <adc_read_configuration>
    5c82:	43 e5       	ldi	r20, 0x53	; 83
    5c84:	54 e2       	ldi	r21, 0x24	; 36
    5c86:	61 e0       	ldi	r22, 0x01	; 1
    5c88:	80 e0       	ldi	r24, 0x00	; 0
    5c8a:	92 e0       	ldi	r25, 0x02	; 2
	adcch_read_configuration(&ADC_IO_ADC4, ADC_IO_ADC4_CH,					&g_adcch_io_adc4_conf);
    5c8c:	0e 94 34 18 	call	0x3068	; 0x3068 <adcch_read_configuration>
    5c90:	4f e4       	ldi	r20, 0x4F	; 79
    5c92:	54 e2       	ldi	r21, 0x24	; 36
    5c94:	62 e0       	ldi	r22, 0x02	; 2
    5c96:	80 e0       	ldi	r24, 0x00	; 0
    5c98:	92 e0       	ldi	r25, 0x02	; 2
	adcch_read_configuration(&ADC_IO_ADC5, ADC_IO_ADC5_CH,					&g_adcch_io_adc5_conf);
    5c9a:	0e 94 34 18 	call	0x3068	; 0x3068 <adcch_read_configuration>
    5c9e:	4b e4       	ldi	r20, 0x4B	; 75
    5ca0:	54 e2       	ldi	r21, 0x24	; 36
    5ca2:	64 e0       	ldi	r22, 0x04	; 4
    5ca4:	80 e0       	ldi	r24, 0x00	; 0
    5ca6:	92 e0       	ldi	r25, 0x02	; 2
	adcch_read_configuration(&ADC_TEMP, ADC_TEMP_CH,						&g_adcch_temp_conf);
    5ca8:	0e 94 34 18 	call	0x3068	; 0x3068 <adcch_read_configuration>
    5cac:	47 e4       	ldi	r20, 0x47	; 71
    5cae:	54 e2       	ldi	r21, 0x24	; 36
    5cb0:	68 e0       	ldi	r22, 0x08	; 8
    5cb2:	80 e0       	ldi	r24, 0x00	; 0
    5cb4:	92 e0       	ldi	r25, 0x02	; 2
		psc = ADC_PRESCALER_DIV256_gc;
	} else {
		psc = ADC_PRESCALER_DIV512_gc;
	}

	conf->prescaler = psc;
    5cb6:	0e 94 34 18 	call	0x3068	; 0x3068 <adcch_read_configuration>
    5cba:	e7 e5       	ldi	r30, 0x57	; 87
    5cbc:	f4 e2       	ldi	r31, 0x24	; 36
 * \arg \c ADC_INT_BANDGAP for bandgap reference.
 */
static inline void adc_enable_internal_input(struct adc_config *conf,
		uint8_t int_inp)
{
	conf->refctrl |= int_inp;
    5cbe:	24 e0       	ldi	r18, 0x04	; 4
 * \note Not all device families feature this setting.
 */
static inline void adc_set_current_limit(struct adc_config *conf,
		enum adc_current_limit currlimit)
{
	conf->ctrlb &= ~ADC_CURRLIMIT_gm;
    5cc0:	24 83       	std	Z+4, r18	; 0x04
				ADC_CH_MUXPOS_gp;
	} else if (neg == ADCCH_NEG_NONE) {
		/* Configure for single-ended measurement. */
		Assert(gain == 1);

		ch_conf->ctrl = ADC_CH_INPUTMODE_SINGLEENDED_gc;
    5cc2:	92 81       	ldd	r25, Z+2	; 0x02
    5cc4:	81 81       	ldd	r24, Z+1	; 0x01
    5cc6:	0f 2e       	mov	r0, r31
    5cc8:	f3 e5       	ldi	r31, 0x53	; 83
    5cca:	ef 2e       	mov	r14, r31
    5ccc:	f4 e2       	ldi	r31, 0x24	; 36
    5cce:	ff 2e       	mov	r15, r31
    5cd0:	f0 2d       	mov	r31, r0
		ch_conf->muxctrl = pos << ADC_CH_MUXPOS_gp;
    5cd2:	d7 01       	movw	r26, r14
    5cd4:	5c 92       	st	X, r5
    5cd6:	38 e0       	ldi	r19, 0x08	; 8
				ADC_CH_MUXPOS_gp;
	} else if (neg == ADCCH_NEG_NONE) {
		/* Configure for single-ended measurement. */
		Assert(gain == 1);

		ch_conf->ctrl = ADC_CH_INPUTMODE_SINGLEENDED_gc;
    5cd8:	11 96       	adiw	r26, 0x01	; 1
    5cda:	3c 93       	st	X, r19
    5cdc:	0f 2e       	mov	r0, r31
    5cde:	ff e4       	ldi	r31, 0x4F	; 79
    5ce0:	8f 2e       	mov	r8, r31
    5ce2:	f4 e2       	ldi	r31, 0x24	; 36
    5ce4:	9f 2e       	mov	r9, r31
    5ce6:	f0 2d       	mov	r31, r0
		ch_conf->muxctrl = pos << ADC_CH_MUXPOS_gp;
    5ce8:	d4 01       	movw	r26, r8
    5cea:	5c 92       	st	X, r5
    5cec:	30 e2       	ldi	r19, 0x20	; 32
				ADC_CH_MUXPOS_gp;
	} else if (neg == ADCCH_NEG_NONE) {
		/* Configure for single-ended measurement. */
		Assert(gain == 1);

		ch_conf->ctrl = ADC_CH_INPUTMODE_SINGLEENDED_gc;
    5cee:	11 96       	adiw	r26, 0x01	; 1
    5cf0:	3c 93       	st	X, r19
    5cf2:	0f 2e       	mov	r0, r31
    5cf4:	fb e4       	ldi	r31, 0x4B	; 75
    5cf6:	af 2e       	mov	r10, r31
    5cf8:	f4 e2       	ldi	r31, 0x24	; 36
    5cfa:	bf 2e       	mov	r11, r31
    5cfc:	f0 2d       	mov	r31, r0
		ch_conf->muxctrl = pos << ADC_CH_MUXPOS_gp;
    5cfe:	d5 01       	movw	r26, r10
    5d00:	5c 92       	st	X, r5
    5d02:	38 e2       	ldi	r19, 0x28	; 40
	if (pos >= ADCCH_POS_TEMPSENSE) {
		/* Configure for internal input. */
		Assert(gain == 1);
		Assert(neg == ADCCH_NEG_NONE);

		ch_conf->ctrl = ADC_CH_INPUTMODE_INTERNAL_gc;
    5d04:	11 96       	adiw	r26, 0x01	; 1
    5d06:	3c 93       	st	X, r19
    5d08:	0f 2e       	mov	r0, r31
    5d0a:	f7 e4       	ldi	r31, 0x47	; 71
    5d0c:	cf 2e       	mov	r12, r31
    5d0e:	f4 e2       	ldi	r31, 0x24	; 36
    5d10:	df 2e       	mov	r13, r31
    5d12:	f0 2d       	mov	r31, r0
		ch_conf->muxctrl = (pos - ADCCH_POS_TEMPSENSE) <<
    5d14:	d6 01       	movw	r26, r12
    5d16:	1c 92       	st	X, r1
	/* Preserve all but conversion and resolution config. */
	conf->ctrlb &= ~(ADC_CONMODE_bm | ADC_RESOLUTION_gm);
	conf->ctrlb |= (uint8_t)res | (uint8_t)sign;

	conf->refctrl &= ~ADC_REFSEL_gm;
	conf->refctrl |= ref;
    5d18:	11 96       	adiw	r26, 0x01	; 1
    5d1a:	1c 92       	st	X, r1
    5d1c:	9f 78       	andi	r25, 0x8F	; 143
{
	Assert(start_offset < 16);
	Assert(max_offset < 16);
	Assert(start_offset <= max_offset);

	ch_conf->scan = max_offset | (start_offset << ADC_CH_OFFSET_gp);
    5d1e:	93 62       	ori	r25, 0x23	; 35
    5d20:	92 83       	std	Z+2, r25	; 0x02
    5d22:	92 e0       	ldi	r25, 0x02	; 2
    5d24:	d7 01       	movw	r26, r14
		conf->ctrlb &= ~ADC_FREERUN_bm;
		conf->evctrl = ADC_EVACT_NONE_gc;
		break;

	case ADC_TRIG_EVENT_SINGLE:
		conf->ctrlb &= ~ADC_FREERUN_bm;
    5d26:	13 96       	adiw	r26, 0x03	; 3
    5d28:	9c 93       	st	X, r25
    5d2a:	81 70       	andi	r24, 0x01	; 1
		conf->evctrl = (base_ev_ch << ADC_EVSEL_gp) |
    5d2c:	80 62       	ori	r24, 0x20	; 32

	/* Trigger */
	adc_set_conversion_trigger(&g_adc_a_conf, ADC_TRIG_EVENT_SINGLE, 4, 0);

	/* Interrupt service routine */
	adc_set_callback(&ADCA, cb_adc_a);
    5d2e:	81 83       	std	Z+1, r24	; 0x01
    5d30:	23 83       	std	Z+3, r18	; 0x03
    5d32:	6d ed       	ldi	r22, 0xDD	; 221
    5d34:	7a e2       	ldi	r23, 0x2A	; 42
    5d36:	80 e0       	ldi	r24, 0x00	; 0
    5d38:	92 e0       	ldi	r25, 0x02	; 2
 * \param mode Interrupt mode to set.
 */
static inline void adcch_set_interrupt_mode(struct adc_channel_config *ch_conf,
		enum adcch_mode mode)
{
	ch_conf->intctrl &= ~ADC_CH_INTMODE_gm;
    5d3a:	0e 94 2a 15 	call	0x2a54	; 0x2a54 <adc_set_callback>
    5d3e:	f4 01       	movw	r30, r8
    5d40:	22 81       	ldd	r18, Z+2	; 0x02
    5d42:	d5 01       	movw	r26, r10
    5d44:	12 96       	adiw	r26, 0x02	; 2
    5d46:	9c 91       	ld	r25, X
 * \param ch_conf Pointer to ADC channel configuration.
 */
static inline void adcch_enable_interrupt(struct adc_channel_config *ch_conf)
{
	ch_conf->intctrl &= ~ADC_CH_INTLVL_gm;
	ch_conf->intctrl |= CONFIG_ADC_INTLVL;
    5d48:	f6 01       	movw	r30, r12
    5d4a:	82 81       	ldd	r24, Z+2	; 0x02
    5d4c:	d7 01       	movw	r26, r14
    5d4e:	12 96       	adiw	r26, 0x02	; 2
    5d50:	3c 91       	ld	r19, X
    5d52:	12 97       	sbiw	r26, 0x02	; 2
    5d54:	30 7f       	andi	r19, 0xF0	; 240
    5d56:	31 60       	ori	r19, 0x01	; 1
    5d58:	12 96       	adiw	r26, 0x02	; 2
    5d5a:	3c 93       	st	X, r19
    5d5c:	20 7f       	andi	r18, 0xF0	; 240
    5d5e:	21 60       	ori	r18, 0x01	; 1
    5d60:	f4 01       	movw	r30, r8
    5d62:	22 83       	std	Z+2, r18	; 0x02
    5d64:	90 7f       	andi	r25, 0xF0	; 240
    5d66:	91 60       	ori	r25, 0x01	; 1
    5d68:	d5 01       	movw	r26, r10
    5d6a:	12 96       	adiw	r26, 0x02	; 2
    5d6c:	9c 93       	st	X, r25
    5d6e:	80 7f       	andi	r24, 0xF0	; 240
    5d70:	81 60       	ori	r24, 0x01	; 1
	adcch_enable_interrupt(&g_adcch_io_adc4_conf);
	adcch_enable_interrupt(&g_adcch_io_adc5_conf);
	adcch_enable_interrupt(&g_adcch_temp_conf);

	/* Execute the new settings */
	adc_write_configuration(&ADCA,											&g_adc_a_conf);
    5d72:	f6 01       	movw	r30, r12
    5d74:	82 83       	std	Z+2, r24	; 0x02
    5d76:	67 e5       	ldi	r22, 0x57	; 87
    5d78:	74 e2       	ldi	r23, 0x24	; 36
    5d7a:	80 e0       	ldi	r24, 0x00	; 0
    5d7c:	92 e0       	ldi	r25, 0x02	; 2
	adcch_write_configuration(&ADC_VCTCXO_5V0_VBAT, ADC_VCTCXO_5V0_VBAT_CH,	&g_adcch_vctcxo_5v0_vbat_conf);
    5d7e:	0e 94 46 17 	call	0x2e8c	; 0x2e8c <adc_write_configuration>
    5d82:	a7 01       	movw	r20, r14
    5d84:	61 e0       	ldi	r22, 0x01	; 1
    5d86:	80 e0       	ldi	r24, 0x00	; 0
    5d88:	92 e0       	ldi	r25, 0x02	; 2
	adcch_write_configuration(&ADC_IO_ADC4, ADC_IO_ADC4_CH,					&g_adcch_io_adc4_conf);
    5d8a:	0e 94 e9 17 	call	0x2fd2	; 0x2fd2 <adcch_write_configuration>
    5d8e:	a4 01       	movw	r20, r8
    5d90:	62 e0       	ldi	r22, 0x02	; 2
    5d92:	80 e0       	ldi	r24, 0x00	; 0
    5d94:	92 e0       	ldi	r25, 0x02	; 2
	adcch_write_configuration(&ADC_IO_ADC5, ADC_IO_ADC5_CH,					&g_adcch_io_adc5_conf);
    5d96:	0e 94 e9 17 	call	0x2fd2	; 0x2fd2 <adcch_write_configuration>
    5d9a:	a5 01       	movw	r20, r10
    5d9c:	64 e0       	ldi	r22, 0x04	; 4
    5d9e:	80 e0       	ldi	r24, 0x00	; 0
    5da0:	92 e0       	ldi	r25, 0x02	; 2
	adcch_write_configuration(&ADC_TEMP, ADC_TEMP_CH,						&g_adcch_temp_conf);
    5da2:	0e 94 e9 17 	call	0x2fd2	; 0x2fd2 <adcch_write_configuration>
    5da6:	a6 01       	movw	r20, r12
    5da8:	68 e0       	ldi	r22, 0x08	; 8
    5daa:	80 e0       	ldi	r24, 0x00	; 0
    5dac:	92 e0       	ldi	r25, 0x02	; 2
    5dae:	0e 94 e9 17 	call	0x2fd2	; 0x2fd2 <adcch_write_configuration>
    5db2:	65 e2       	ldi	r22, 0x25	; 37
    5db4:	70 e0       	ldi	r23, 0x00	; 0
    5db6:	82 e0       	ldi	r24, 0x02	; 2
		break;
#endif

#ifdef ADCB
	case ADC_CAL_ADCB:
		data = nvm_read_production_signature_row(ADCBCAL1);
    5db8:	0e 94 b4 39 	call	0x7368	; 0x7368 <nvm_read_byte>
		data <<= 8;
    5dbc:	e8 2e       	mov	r14, r24
    5dbe:	f1 2c       	mov	r15, r1
    5dc0:	fe 2c       	mov	r15, r14
    5dc2:	ee 24       	eor	r14, r14
    5dc4:	64 e2       	ldi	r22, 0x24	; 36
    5dc6:	70 e0       	ldi	r23, 0x00	; 0
    5dc8:	82 e0       	ldi	r24, 0x02	; 2
		data |= nvm_read_production_signature_row(ADCBCAL0);
    5dca:	0e 94 b4 39 	call	0x7368	; 0x7368 <nvm_read_byte>

	/* Get production signature for calibration */
	ADCB_CAL = adc_get_calibration_data(ADC_CAL_ADCB);
    5dce:	e8 2a       	or	r14, r24
    5dd0:	e0 92 4c 02 	sts	0x024C, r14	; 0x80024c <__TEXT_REGION_LENGTH__+0x70024c>
	dma_channel_write_config(DMA_CHANNEL_DACB_CH0_B, &dmach_dma1_conf);
}

static void dac_init(void)
{
    dac_read_configuration(&DAC_DAC, &dac_conf);
    5dd4:	f0 92 4d 02 	sts	0x024D, r15	; 0x80024d <__TEXT_REGION_LENGTH__+0x70024d>
    5dd8:	6f ef       	ldi	r22, 0xFF	; 255
    5dda:	73 e2       	ldi	r23, 0x23	; 35
    5ddc:	80 e2       	ldi	r24, 0x20	; 32
    5dde:	93 e0       	ldi	r25, 0x03	; 3
 */
__always_inline static void dac_set_conversion_parameters(
		struct dac_config *conf, enum dac_reference ref,
		enum dac_adjust adj)
{
	conf->ctrlc = (uint8_t)ref | (uint8_t)adj;
    5de0:	0e 94 26 19 	call	0x324c	; 0x324c <dac_read_configuration>
    5de4:	ef ef       	ldi	r30, 0xFF	; 255
    5de6:	f3 e2       	ldi	r31, 0x23	; 35
	Assert(ilog2(ch_mask) <= 2);
	Assert((ch_mask & int_out_ch_mask) == int_out_ch_mask);
	Assert(int_out_ch_mask != (DAC_CH0 | DAC_CH1));

	// Enable internal and external output channels.
	conf->ctrla = ((ch_mask ^ int_out_ch_mask) << DAC_CH0EN_bp) |
    5de8:	81 e1       	ldi	r24, 0x11	; 17
    5dea:	82 83       	std	Z+2, r24	; 0x02
		uint8_t ch_mask, uint8_t ev_ch)
{
	Assert(ev_ch <= 7);

	conf->ctrlb &= ~(DAC_CH1TRIG_bm | DAC_CH0TRIG_bm);
	conf->ctrlb |= (ch_mask << DAC_CH0TRIG_bp);
    5dec:	8c e0       	ldi	r24, 0x0C	; 12
    5dee:	80 83       	st	Z, r24
    5df0:	81 81       	ldd	r24, Z+1	; 0x01
    5df2:	8c 79       	andi	r24, 0x9C	; 156
	conf->evctrl = ev_ch << DAC_EVSEL_gp;
    5df4:	83 64       	ori	r24, 0x43	; 67
    dac_set_conversion_parameters(&dac_conf, DAC_REF_AREFA, DAC_ADJ_LEFT);
    dac_set_active_channel(&dac_conf, DAC_DAC1_CH | DAC_DAC0_CH, 0);
    dac_set_conversion_trigger(&dac_conf, DAC_DAC1_CH | DAC_DAC0_CH, 7);
    dac_write_configuration(&DAC_DAC, &dac_conf);
    5df6:	81 83       	std	Z+1, r24	; 0x01
    5df8:	43 82       	std	Z+3, r4	; 0x03
    5dfa:	bf 01       	movw	r22, r30
    5dfc:	80 e2       	ldi	r24, 0x20	; 32
    5dfe:	93 e0       	ldi	r25, 0x03	; 3
    5e00:	0e 94 ca 18 	call	0x3194	; 0x3194 <dac_write_configuration>
    5e04:	62 e3       	ldi	r22, 0x32	; 50
    5e06:	70 e0       	ldi	r23, 0x00	; 0
    5e08:	82 e0       	ldi	r24, 0x02	; 2

	/* Get production signature for calibration */
	DACB_CH0OFFSETCAL	= dac_get_calibration_data(DAC_CAL_DACB0_OFFSET);
    5e0a:	0e 94 b4 39 	call	0x7368	; 0x7368 <nvm_read_byte>
    5e0e:	80 93 29 03 	sts	0x0329, r24	; 0x800329 <__TEXT_REGION_LENGTH__+0x700329>
    5e12:	63 e3       	ldi	r22, 0x33	; 51
    5e14:	70 e0       	ldi	r23, 0x00	; 0
    5e16:	82 e0       	ldi	r24, 0x02	; 2
	DACB_CH0GAINCAL		= dac_get_calibration_data(DAC_CAL_DACB0_GAIN);
    5e18:	0e 94 b4 39 	call	0x7368	; 0x7368 <nvm_read_byte>
    5e1c:	80 93 28 03 	sts	0x0328, r24	; 0x800328 <__TEXT_REGION_LENGTH__+0x700328>
    5e20:	66 e3       	ldi	r22, 0x36	; 54
    5e22:	70 e0       	ldi	r23, 0x00	; 0
    5e24:	82 e0       	ldi	r24, 0x02	; 2
	DACB_CH1OFFSETCAL	= dac_get_calibration_data(DAC_CAL_DACB1_OFFSET);
    5e26:	0e 94 b4 39 	call	0x7368	; 0x7368 <nvm_read_byte>
    5e2a:	80 93 2b 03 	sts	0x032B, r24	; 0x80032b <__TEXT_REGION_LENGTH__+0x70032b>
    5e2e:	67 e3       	ldi	r22, 0x37	; 55
    5e30:	70 e0       	ldi	r23, 0x00	; 0
    5e32:	82 e0       	ldi	r24, 0x02	; 2
	DACB_CH1GAINCAL		= dac_get_calibration_data(DAC_CAL_DACB1_GAIN);
    5e34:	0e 94 b4 39 	call	0x7368	; 0x7368 <nvm_read_byte>
static void cb_dma_dac_ch0_A(enum dma_channel_status status);
static void cb_dma_dac_ch0_B(enum dma_channel_status status);

static void dma_init(void)
{
	memset(&dmach_dma0_conf, 0, sizeof(dmach_dma0_conf));	// DACB channel 0 - linked with dma1
    5e38:	80 93 2a 03 	sts	0x032A, r24	; 0x80032a <__TEXT_REGION_LENGTH__+0x70032a>
    5e3c:	0f 2e       	mov	r0, r31
    5e3e:	f4 ef       	ldi	r31, 0xF4	; 244
    5e40:	cf 2e       	mov	r12, r31
    5e42:	f2 e2       	ldi	r31, 0x22	; 34
    5e44:	df 2e       	mov	r13, r31
    5e46:	f0 2d       	mov	r31, r0
    5e48:	8b e0       	ldi	r24, 0x0B	; 11
    5e4a:	d6 01       	movw	r26, r12
    5e4c:	e8 2f       	mov	r30, r24
    5e4e:	1d 92       	st	X+, r1
	memset(&dmach_dma1_conf, 0, sizeof(dmach_dma1_conf));	// DACB channel 0 - linked with dma0
    5e50:	ea 95       	dec	r30
    5e52:	e9 f7       	brne	.-6      	; 0x5e4e <main+0x32a>
    5e54:	0f 2e       	mov	r0, r31
    5e56:	f9 ee       	ldi	r31, 0xE9	; 233
    5e58:	ef 2e       	mov	r14, r31
    5e5a:	f2 e2       	ldi	r31, 0x22	; 34
    5e5c:	ff 2e       	mov	r15, r31
    5e5e:	f0 2d       	mov	r31, r0
    5e60:	d7 01       	movw	r26, r14
    5e62:	1d 92       	st	X+, r1
 */
static inline void dma_channel_set_transfer_count(
		struct dma_channel_config *config,
		uint16_t count)
{
	config->trfcnt = count;
    5e64:	8a 95       	dec	r24
    5e66:	e9 f7       	brne	.-6      	; 0x5e62 <main+0x33e>
    5e68:	80 e8       	ldi	r24, 0x80	; 128
    5e6a:	90 e0       	ldi	r25, 0x00	; 0
    5e6c:	f6 01       	movw	r30, r12
    5e6e:	84 83       	std	Z+4, r24	; 0x04
    5e70:	95 83       	std	Z+5, r25	; 0x05
    5e72:	d7 01       	movw	r26, r14
    5e74:	14 96       	adiw	r26, 0x04	; 4
    5e76:	8d 93       	st	X+, r24
 */
static inline void dma_channel_set_source_address(
		struct dma_channel_config *config,
		uint16_t source)
{
	config->srcaddr16 = source;
    5e78:	9c 93       	st	X, r25
    5e7a:	15 97       	sbiw	r26, 0x05	; 5
    5e7c:	8f ef       	ldi	r24, 0xFF	; 255
    5e7e:	92 e2       	ldi	r25, 0x22	; 34
static inline void dma_channel_set_dest_dir_mode(
		struct dma_channel_config *config,
		DMA_CH_DESTDIR_t mode)
{
	config->addrctrl &= ~DMA_CH_DESTDIR_gm;
	config->addrctrl |= mode;
    5e80:	87 83       	std	Z+7, r24	; 0x07
    5e82:	90 87       	std	Z+8, r25	; 0x08
 */
static inline void dma_channel_set_destination_address(
		struct dma_channel_config *config,
		uint16_t destination)
{
	config->destaddr16 = destination;
    5e84:	29 ed       	ldi	r18, 0xD9	; 217
    5e86:	22 83       	std	Z+2, r18	; 0x02
    5e88:	88 e3       	ldi	r24, 0x38	; 56
    5e8a:	93 e0       	ldi	r25, 0x03	; 3
 */
static inline void dma_channel_set_source_address(
		struct dma_channel_config *config,
		uint16_t source)
{
	config->srcaddr16 = source;
    5e8c:	81 87       	std	Z+9, r24	; 0x09
    5e8e:	92 87       	std	Z+10, r25	; 0x0a
    5e90:	4f e7       	ldi	r20, 0x7F	; 127
    5e92:	53 e2       	ldi	r21, 0x23	; 35
    5e94:	17 96       	adiw	r26, 0x07	; 7
    5e96:	4d 93       	st	X+, r20
static inline void dma_channel_set_dest_dir_mode(
		struct dma_channel_config *config,
		DMA_CH_DESTDIR_t mode)
{
	config->addrctrl &= ~DMA_CH_DESTDIR_gm;
	config->addrctrl |= mode;
    5e98:	5c 93       	st	X, r21
    5e9a:	18 97       	sbiw	r26, 0x08	; 8
    5e9c:	12 96       	adiw	r26, 0x02	; 2
 */
static inline void dma_channel_set_destination_address(
		struct dma_channel_config *config,
		uint16_t destination)
{
	config->destaddr16 = destination;
    5e9e:	2c 93       	st	X, r18
    5ea0:	12 97       	sbiw	r26, 0x02	; 2
    5ea2:	19 96       	adiw	r26, 0x09	; 9
    5ea4:	8d 93       	st	X+, r24
 */
static inline void dma_channel_set_trigger_source(
		struct dma_channel_config *config,
		DMA_CH_TRIGSRC_t source)
{
	config->trigsrc = source;
    5ea6:	9c 93       	st	X, r25
    5ea8:	1a 97       	sbiw	r26, 0x0a	; 10
 *
 * \param config Pointer to a \ref dma_channel_config variable
 */
static inline void dma_channel_set_single_shot(struct dma_channel_config *config)
{
	config->ctrla |= DMA_CH_SINGLE_bm;
    5eaa:	95 e2       	ldi	r25, 0x25	; 37
    5eac:	93 83       	std	Z+3, r25	; 0x03
 */
static inline void dma_channel_set_trigger_source(
		struct dma_channel_config *config,
		DMA_CH_TRIGSRC_t source)
{
	config->trigsrc = source;
    5eae:	86 e0       	ldi	r24, 0x06	; 6
    5eb0:	80 83       	st	Z, r24
 *
 * \param config Pointer to a \ref dma_channel_config variable
 */
static inline void dma_channel_set_single_shot(struct dma_channel_config *config)
{
	config->ctrla |= DMA_CH_SINGLE_bm;
    5eb2:	13 96       	adiw	r26, 0x03	; 3
	dma_channel_set_single_shot(&dmach_dma0_conf);

	dma_channel_set_trigger_source(&dmach_dma1_conf, DMA_CH_TRIGSRC_DACB_CH0_gc);
	dma_channel_set_single_shot(&dmach_dma1_conf);

	task_dac(rtc_get_time());																		// Calculate DDS increments
    5eb4:	9c 93       	st	X, r25
    5eb6:	13 97       	sbiw	r26, 0x03	; 3
    5eb8:	8c 93       	st	X, r24
    5eba:	0e 94 ae 12 	call	0x255c	; 0x255c <rtc_get_time>

	evsys_init();		// Event system
	tc_init();			// Timers
	adc_init();			// ADC
	dac_init();			// DAC
	twi_init();			// I2C / TWI
    5ebe:	24 dd       	rcall	.-1464   	; 0x5908 <task_dac>

	board_init();		// Activates all in/out pins not already handled above - transitions from Z to dedicated states
    5ec0:	0e 94 c4 13 	call	0x2788	; 0x2788 <twi_init>

	nvm_init(INT_FLASH);
    5ec4:	0e 94 29 15 	call	0x2a52	; 0x2a52 <board_init>
    5ec8:	80 e0       	ldi	r24, 0x00	; 0

	/* All interrupt sources & PMIC are prepared until here - IRQ activation follows */
	cpu_irq_enable();
    5eca:	0e 94 2f 11 	call	0x225e	; 0x225e <nvm_init>
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
	((TC0_t *)tc)->CTRLA =
			(((TC0_t *)tc)->CTRLA & ~TC0_CLKSEL_gm) |
    5ece:	78 94       	sei
 * \note Configuring the clock also starts the timer
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
	((TC0_t *)tc)->CTRLA =
    5ed0:	f3 01       	movw	r30, r6
    5ed2:	80 81       	ld	r24, Z
    5ed4:	80 7f       	andi	r24, 0xF0	; 240
			(((TC0_t *)tc)->CTRLA & ~TC0_CLKSEL_gm) |
    5ed6:	81 60       	ori	r24, 0x01	; 1
    5ed8:	80 83       	st	Z, r24
 * \note Configuring the clock also starts the timer
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
	((TC0_t *)tc)->CTRLA =
    5eda:	d8 01       	movw	r26, r16
    5edc:	8c 91       	ld	r24, X
    5ede:	80 7f       	andi	r24, 0xF0	; 240
	dma_init();
}

static void dac_start(void)
{
	dac_enable(&DACB);
    5ee0:	81 60       	ori	r24, 0x01	; 1
    5ee2:	8c 93       	st	X, r24
    5ee4:	80 e2       	ldi	r24, 0x20	; 32
    5ee6:	93 e0       	ldi	r25, 0x03	; 3
	task_dac(rtc_get_time());																		// Calculate DDS increments
}

static void dma_start(void)
{
	dma_enable();
    5ee8:	0e 94 9e 18 	call	0x313c	; 0x313c <dac_enable>

	dma_set_callback(DMA_CHANNEL_DACB_CH0_A, cb_dma_dac_ch0_A);
    5eec:	0e 94 95 11 	call	0x232a	; 0x232a <dma_enable>
    5ef0:	6f e5       	ldi	r22, 0x5F	; 95
    5ef2:	7d e2       	ldi	r23, 0x2D	; 45
    5ef4:	80 e0       	ldi	r24, 0x00	; 0
 */
static inline void dma_channel_set_interrupt_level(struct dma_channel_config
		*config, enum dma_int_level_t level)
{
	config->ctrlb &= ~(DMA_CH_ERRINTLVL_gm | DMA_CH_TRNINTLVL_gm);
	config->ctrlb |= (level << DMA_CH_ERRINTLVL_gp)
    5ef6:	0e 94 b7 11 	call	0x236e	; 0x236e <dma_set_callback>
    5efa:	f6 01       	movw	r30, r12
    5efc:	81 81       	ldd	r24, Z+1	; 0x01
    5efe:	80 7f       	andi	r24, 0xF0	; 240
	dma_channel_set_interrupt_level(&dmach_dma0_conf, DMA_INT_LVL_MED);

	dma_set_callback(DMA_CHANNEL_DACB_CH0_B, cb_dma_dac_ch0_B);
    5f00:	8a 60       	ori	r24, 0x0A	; 10
    5f02:	81 83       	std	Z+1, r24	; 0x01
    5f04:	6c e3       	ldi	r22, 0x3C	; 60
    5f06:	7d e2       	ldi	r23, 0x2D	; 45
    5f08:	81 e0       	ldi	r24, 0x01	; 1
    5f0a:	0e 94 b7 11 	call	0x236e	; 0x236e <dma_set_callback>
    5f0e:	d7 01       	movw	r26, r14
    5f10:	11 96       	adiw	r26, 0x01	; 1
    5f12:	8c 91       	ld	r24, X
    5f14:	11 97       	sbiw	r26, 0x01	; 1
    5f16:	80 7f       	andi	r24, 0xF0	; 240
    5f18:	8a 60       	ori	r24, 0x0A	; 10

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    5f1a:	11 96       	adiw	r26, 0x01	; 1
    5f1c:	8c 93       	st	X, r24
	cpu_irq_disable();
    5f1e:	8f b7       	in	r24, 0x3f	; 63
	return flags;
    5f20:	89 87       	std	Y+9, r24	; 0x09
#endif

	iflags = cpu_irq_save();

#if XMEGA_A || XMEGA_AU
	DMA.CTRL = (DMA.CTRL & ~DMA_PRIMODE_gm) | primode;
    5f22:	f8 94       	cli
    5f24:	99 85       	ldd	r25, Y+9	; 0x09
    5f26:	e0 e0       	ldi	r30, 0x00	; 0
    5f28:	f1 e0       	ldi	r31, 0x01	; 1
    5f2a:	80 81       	ld	r24, Z
    5f2c:	8c 7f       	andi	r24, 0xFC	; 252
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    5f2e:	82 60       	ori	r24, 0x02	; 2

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    5f30:	80 83       	st	Z, r24
    5f32:	9f bf       	out	0x3f, r25	; 63
	cpu_irq_disable();
    5f34:	8f b7       	in	r24, 0x3f	; 63
	return flags;
    5f36:	88 87       	std	Y+8, r24	; 0x08
#endif

	iflags = cpu_irq_save();

#if XMEGA_A || XMEGA_AU
	DMA.CTRL = (DMA.CTRL & ~DMA_DBUFMODE_gm) | dbufmode;
    5f38:	f8 94       	cli
    5f3a:	98 85       	ldd	r25, Y+8	; 0x08
    5f3c:	80 81       	ld	r24, Z
    5f3e:	83 7f       	andi	r24, 0xF3	; 243
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    5f40:	84 60       	ori	r24, 0x04	; 4
	dma_channel_set_interrupt_level(&dmach_dma1_conf, DMA_INT_LVL_MED);

	dma_set_priority_mode(DMA_PRIMODE_CH01RR23_gc);
	dma_set_double_buffer_mode(DMA_DBUFMODE_CH01_gc);

	dma_channel_write_config(DMA_CHANNEL_DACB_CH0_A, &dmach_dma0_conf);
    5f42:	80 83       	st	Z, r24
    5f44:	9f bf       	out	0x3f, r25	; 63
    5f46:	b6 01       	movw	r22, r12
    5f48:	80 e0       	ldi	r24, 0x00	; 0
	dma_channel_write_config(DMA_CHANNEL_DACB_CH0_B, &dmach_dma1_conf);
    5f4a:	0e 94 60 12 	call	0x24c0	; 0x24c0 <dma_channel_write_config>
    5f4e:	b7 01       	movw	r22, r14
    5f50:	81 e0       	ldi	r24, 0x01	; 1

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    5f52:	0e 94 60 12 	call	0x24c0	; 0x24c0 <dma_channel_write_config>
	cpu_irq_disable();
    5f56:	8f b7       	in	r24, 0x3f	; 63
	return flags;
    5f58:	8b 87       	std	Y+11, r24	; 0x0b
	/* IRQ disabled section */
	{
		irqflags_t flags = cpu_irq_save();

		/* Prepare DMA blocks */
		isr_calc_next_frame(&dac_io_dac0_buf[0][0], &dds0_reg, &dds0_inc, &dds1_reg, &dds1_inc);
    5f5a:	f8 94       	cli
    5f5c:	fb 84       	ldd	r15, Y+11	; 0x0b
    5f5e:	0d ed       	ldi	r16, 0xDD	; 221
    5f60:	12 e2       	ldi	r17, 0x22	; 34
    5f62:	26 e0       	ldi	r18, 0x06	; 6
    5f64:	30 e2       	ldi	r19, 0x20	; 32
    5f66:	45 ee       	ldi	r20, 0xE5	; 229
    5f68:	52 e2       	ldi	r21, 0x22	; 34
    5f6a:	61 ee       	ldi	r22, 0xE1	; 225
    5f6c:	72 e2       	ldi	r23, 0x22	; 34
    5f6e:	8f ef       	ldi	r24, 0xFF	; 255

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    5f70:	92 e2       	ldi	r25, 0x22	; 34
    5f72:	29 dd       	rcall	.-1454   	; 0x59c6 <isr_calc_next_frame>
	cpu_irq_disable();
    5f74:	8f b7       	in	r24, 0x3f	; 63
	return flags;
    5f76:	8a 87       	std	Y+10, r24	; 0x0a
{
	irqflags_t iflags = cpu_irq_save();
	DMA_CH_t *channel = dma_get_channel_address_from_num(num);

#if XMEGA_A || XMEGA_AU
	channel->CTRLA |= DMA_CH_ENABLE_bm;
    5f78:	f8 94       	cli
    5f7a:	9a 85       	ldd	r25, Y+10	; 0x0a
    5f7c:	e0 e1       	ldi	r30, 0x10	; 16
    5f7e:	f1 e0       	ldi	r31, 0x01	; 1
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
    5f80:	80 81       	ld	r24, Z
    5f82:	80 68       	ori	r24, 0x80	; 128
    5f84:	80 83       	st	Z, r24
    5f86:	9f bf       	out	0x3f, r25	; 63
    5f88:	ff be       	out	0x3f, r15	; 63
    5f8a:	80 e0       	ldi	r24, 0x00	; 0
    5f8c:	92 e0       	ldi	r25, 0x02	; 2
    5f8e:	0e 94 8a 15 	call	0x2b14	; 0x2b14 <adc_enable>
    5f92:	6d d6       	rcall	.+3290   	; 0x6c6e <udc_start>
    5f94:	0e 94 8b 39 	call	0x7316	; 0x7316 <stdio_usb_init>
    5f98:	0e 94 87 39 	call	0x730e	; 0x730e <stdio_usb_enable>
    5f9c:	0e 94 20 14 	call	0x2840	; 0x2840 <twi_start>
    5fa0:	50 92 60 24 	sts	0x2460, r5	; 0x802460 <runmode>
    5fa4:	0f 2e       	mov	r0, r31
    5fa6:	f8 e4       	ldi	r31, 0x48	; 72
    5fa8:	4f 2e       	mov	r4, r31
    5faa:	51 2c       	mov	r5, r1
    5fac:	f0 2d       	mov	r31, r0
    5fae:	0e 94 ae 12 	call	0x255c	; 0x255c <rtc_get_time>
    5fb2:	6b 01       	movw	r12, r22
    5fb4:	7c 01       	movw	r14, r24
    5fb6:	a8 dc       	rcall	.-1712   	; 0x5908 <task_dac>
    5fb8:	80 91 d1 22 	lds	r24, 0x22D1	; 0x8022d1 <adc_last.7417>
    5fbc:	90 91 d2 22 	lds	r25, 0x22D2	; 0x8022d2 <adc_last.7417+0x1>
    5fc0:	a0 91 d3 22 	lds	r26, 0x22D3	; 0x8022d3 <adc_last.7417+0x2>
    5fc4:	b0 91 d4 22 	lds	r27, 0x22D4	; 0x8022d4 <adc_last.7417+0x3>
    5fc8:	a7 01       	movw	r20, r14
    5fca:	96 01       	movw	r18, r12
    5fcc:	28 1b       	sub	r18, r24
    5fce:	39 0b       	sbc	r19, r25
    5fd0:	4a 0b       	sbc	r20, r26
    5fd2:	5b 0b       	sbc	r21, r27
    5fd4:	da 01       	movw	r26, r20
    5fd6:	c9 01       	movw	r24, r18
    5fd8:	81 15       	cp	r24, r1
    5fda:	92 40       	sbci	r25, 0x02	; 2
    5fdc:	a1 05       	cpc	r26, r1
    5fde:	b1 05       	cpc	r27, r1
    5fe0:	08 f4       	brcc	.+2      	; 0x5fe4 <main+0x4c0>
    5fe2:	ce c0       	rjmp	.+412    	; 0x6180 <__stack+0x181>
    5fe4:	c0 92 d1 22 	sts	0x22D1, r12	; 0x8022d1 <adc_last.7417>
    5fe8:	d0 92 d2 22 	sts	0x22D2, r13	; 0x8022d2 <adc_last.7417+0x1>
    5fec:	e0 92 d3 22 	sts	0x22D3, r14	; 0x8022d3 <adc_last.7417+0x2>
    5ff0:	f0 92 d4 22 	sts	0x22D4, r15	; 0x8022d4 <adc_last.7417+0x3>
    5ff4:	8f b7       	in	r24, 0x3f	; 63
    5ff6:	89 83       	std	Y+1, r24	; 0x01
    5ff8:	f8 94       	cli
    5ffa:	89 81       	ldd	r24, Y+1	; 0x01
    5ffc:	40 91 43 24 	lds	r20, 0x2443	; 0x802443 <g_adc_vctcxo_cur>
    6000:	48 8b       	std	Y+16, r20	; 0x10
    6002:	50 91 44 24 	lds	r21, 0x2444	; 0x802444 <g_adc_vctcxo_cur+0x1>
    6006:	59 8b       	std	Y+17, r21	; 0x11
    6008:	90 91 45 24 	lds	r25, 0x2445	; 0x802445 <g_adc_vctcxo_cur+0x2>
    600c:	9a 8b       	std	Y+18, r25	; 0x12
    600e:	a0 91 46 24 	lds	r26, 0x2446	; 0x802446 <g_adc_vctcxo_cur+0x3>
    6012:	ab 8b       	std	Y+19, r26	; 0x13
    6014:	b0 91 39 24 	lds	r27, 0x2439	; 0x802439 <g_adc_5v0_cur>
    6018:	bc 8b       	std	Y+20, r27	; 0x14
    601a:	e0 91 3a 24 	lds	r30, 0x243A	; 0x80243a <g_adc_5v0_cur+0x1>
    601e:	ed 8b       	std	Y+21, r30	; 0x15
    6020:	f0 91 3b 24 	lds	r31, 0x243B	; 0x80243b <g_adc_5v0_cur+0x2>
    6024:	fe 8b       	std	Y+22, r31	; 0x16
    6026:	20 91 3c 24 	lds	r18, 0x243C	; 0x80243c <g_adc_5v0_cur+0x3>
    602a:	2f 8b       	std	Y+23, r18	; 0x17
    602c:	30 91 2f 24 	lds	r19, 0x242F	; 0x80242f <g_adc_vbat_cur>
    6030:	38 8f       	std	Y+24, r19	; 0x18
    6032:	40 91 30 24 	lds	r20, 0x2430	; 0x802430 <g_adc_vbat_cur+0x1>
    6036:	49 8f       	std	Y+25, r20	; 0x19
    6038:	50 91 31 24 	lds	r21, 0x2431	; 0x802431 <g_adc_vbat_cur+0x2>
    603c:	5a 8f       	std	Y+26, r21	; 0x1a
    603e:	90 91 32 24 	lds	r25, 0x2432	; 0x802432 <g_adc_vbat_cur+0x3>
    6042:	9b 8f       	std	Y+27, r25	; 0x1b
    6044:	a0 91 25 24 	lds	r26, 0x2425	; 0x802425 <g_adc_io_adc4_cur>
    6048:	ac 8f       	std	Y+28, r26	; 0x1c
    604a:	b0 91 26 24 	lds	r27, 0x2426	; 0x802426 <g_adc_io_adc4_cur+0x1>
    604e:	bd 8f       	std	Y+29, r27	; 0x1d
    6050:	e0 91 27 24 	lds	r30, 0x2427	; 0x802427 <g_adc_io_adc4_cur+0x2>
    6054:	ee 8f       	std	Y+30, r30	; 0x1e
    6056:	f0 91 28 24 	lds	r31, 0x2428	; 0x802428 <g_adc_io_adc4_cur+0x3>
    605a:	ff 8f       	std	Y+31, r31	; 0x1f
    605c:	20 91 1b 24 	lds	r18, 0x241B	; 0x80241b <g_adc_io_adc5_cur>
    6060:	28 a3       	std	Y+32, r18	; 0x20
    6062:	30 91 1c 24 	lds	r19, 0x241C	; 0x80241c <g_adc_io_adc5_cur+0x1>
    6066:	39 a3       	std	Y+33, r19	; 0x21
    6068:	20 90 1d 24 	lds	r2, 0x241D	; 0x80241d <g_adc_io_adc5_cur+0x2>
    606c:	30 90 1e 24 	lds	r3, 0x241E	; 0x80241e <g_adc_io_adc5_cur+0x3>
    6070:	60 90 11 24 	lds	r6, 0x2411	; 0x802411 <g_adc_temp_cur>
    6074:	10 91 12 24 	lds	r17, 0x2412	; 0x802412 <g_adc_temp_cur+0x1>
    6078:	00 91 13 24 	lds	r16, 0x2413	; 0x802413 <g_adc_temp_cur+0x2>
    607c:	70 90 14 24 	lds	r7, 0x2414	; 0x802414 <g_adc_temp_cur+0x3>
    6080:	8f bf       	out	0x3f, r24	; 63
    6082:	66 2d       	mov	r22, r6
    6084:	71 2f       	mov	r23, r17
    6086:	80 2f       	mov	r24, r16
    6088:	97 2d       	mov	r25, r7
    608a:	0e 94 0c 3b 	call	0x7618	; 0x7618 <__floatsisf>
    608e:	20 e0       	ldi	r18, 0x00	; 0
    6090:	30 e0       	ldi	r19, 0x00	; 0
    6092:	40 e0       	ldi	r20, 0x00	; 0
    6094:	59 e3       	ldi	r21, 0x39	; 57
    6096:	0e 94 98 3b 	call	0x7730	; 0x7730 <__mulsf3>
    609a:	20 e0       	ldi	r18, 0x00	; 0
    609c:	30 e0       	ldi	r19, 0x00	; 0
    609e:	40 e4       	ldi	r20, 0x40	; 64
    60a0:	50 e4       	ldi	r21, 0x40	; 64
    60a2:	0e 94 98 3b 	call	0x7730	; 0x7730 <__mulsf3>
    60a6:	24 e7       	ldi	r18, 0x74	; 116
    60a8:	3d ea       	ldi	r19, 0xAD	; 173
    60aa:	46 ee       	ldi	r20, 0xE6	; 230
    60ac:	5a e3       	ldi	r21, 0x3A	; 58
    60ae:	0e 94 76 3a 	call	0x74ec	; 0x74ec <__divsf3>
    60b2:	23 e3       	ldi	r18, 0x33	; 51
    60b4:	33 e9       	ldi	r19, 0x93	; 147
    60b6:	48 e8       	ldi	r20, 0x88	; 136
    60b8:	53 e4       	ldi	r21, 0x43	; 67
    60ba:	0e 94 11 3a 	call	0x7422	; 0x7422 <__subsf3>
    60be:	6c 87       	std	Y+12, r22	; 0x0c
    60c0:	7d 87       	std	Y+13, r23	; 0x0d
    60c2:	8e 87       	std	Y+14, r24	; 0x0e
    60c4:	9f 87       	std	Y+15, r25	; 0x0f
    60c6:	0e 94 de 3a 	call	0x75bc	; 0x75bc <__fixunssfsi>
    60ca:	4b 01       	movw	r8, r22
    60cc:	5c 01       	movw	r10, r24
    60ce:	80 e0       	ldi	r24, 0x00	; 0
    60d0:	90 e0       	ldi	r25, 0x00	; 0
    60d2:	0e 94 0a 3b 	call	0x7614	; 0x7614 <__floatunsisf>
    60d6:	9b 01       	movw	r18, r22
    60d8:	ac 01       	movw	r20, r24
    60da:	6c 85       	ldd	r22, Y+12	; 0x0c
    60dc:	7d 85       	ldd	r23, Y+13	; 0x0d
    60de:	8e 85       	ldd	r24, Y+14	; 0x0e
    60e0:	9f 85       	ldd	r25, Y+15	; 0x0f
    60e2:	0e 94 11 3a 	call	0x7422	; 0x7422 <__subsf3>
    60e6:	20 e0       	ldi	r18, 0x00	; 0
    60e8:	30 e0       	ldi	r19, 0x00	; 0
    60ea:	40 e2       	ldi	r20, 0x20	; 32
    60ec:	51 e4       	ldi	r21, 0x41	; 65
    60ee:	0e 94 98 3b 	call	0x7730	; 0x7730 <__mulsf3>
    60f2:	0e 94 de 3a 	call	0x75bc	; 0x75bc <__fixunssfsi>
    60f6:	1f 92       	push	r1
    60f8:	6f 93       	push	r22
    60fa:	9f 92       	push	r9
    60fc:	8f 92       	push	r8
    60fe:	7f 92       	push	r7
    6100:	0f 93       	push	r16
    6102:	1f 93       	push	r17
    6104:	6f 92       	push	r6
    6106:	3f 92       	push	r3
    6108:	2f 92       	push	r2
    610a:	49 a1       	ldd	r20, Y+33	; 0x21
    610c:	4f 93       	push	r20
    610e:	58 a1       	ldd	r21, Y+32	; 0x20
    6110:	5f 93       	push	r21
    6112:	8f 8d       	ldd	r24, Y+31	; 0x1f
    6114:	8f 93       	push	r24
    6116:	9e 8d       	ldd	r25, Y+30	; 0x1e
    6118:	9f 93       	push	r25
    611a:	ad 8d       	ldd	r26, Y+29	; 0x1d
    611c:	af 93       	push	r26
    611e:	bc 8d       	ldd	r27, Y+28	; 0x1c
    6120:	bf 93       	push	r27
    6122:	eb 8d       	ldd	r30, Y+27	; 0x1b
    6124:	ef 93       	push	r30
    6126:	fa 8d       	ldd	r31, Y+26	; 0x1a
    6128:	ff 93       	push	r31
    612a:	29 8d       	ldd	r18, Y+25	; 0x19
    612c:	2f 93       	push	r18
    612e:	38 8d       	ldd	r19, Y+24	; 0x18
    6130:	3f 93       	push	r19
    6132:	4f 89       	ldd	r20, Y+23	; 0x17
    6134:	4f 93       	push	r20
    6136:	5e 89       	ldd	r21, Y+22	; 0x16
    6138:	5f 93       	push	r21
    613a:	8d 89       	ldd	r24, Y+21	; 0x15
    613c:	8f 93       	push	r24
    613e:	9c 89       	ldd	r25, Y+20	; 0x14
    6140:	9f 93       	push	r25
    6142:	ab 89       	ldd	r26, Y+19	; 0x13
    6144:	af 93       	push	r26
    6146:	ba 89       	ldd	r27, Y+18	; 0x12
    6148:	bf 93       	push	r27
    614a:	e9 89       	ldd	r30, Y+17	; 0x11
    614c:	ef 93       	push	r30
    614e:	f8 89       	ldd	r31, Y+16	; 0x10
    6150:	ff 93       	push	r31
    6152:	d7 01       	movw	r26, r14
    6154:	c6 01       	movw	r24, r12
    6156:	07 2e       	mov	r0, r23
    6158:	7a e0       	ldi	r23, 0x0A	; 10
    615a:	b6 95       	lsr	r27
    615c:	a7 95       	ror	r26
    615e:	97 95       	ror	r25
    6160:	87 95       	ror	r24
    6162:	7a 95       	dec	r23
    6164:	d1 f7       	brne	.-12     	; 0x615a <__stack+0x15b>
    6166:	70 2d       	mov	r23, r0
    6168:	bf 93       	push	r27
    616a:	af 93       	push	r26
    616c:	9f 93       	push	r25
    616e:	8f 93       	push	r24
    6170:	2a ee       	ldi	r18, 0xEA	; 234
    6172:	30 e2       	ldi	r19, 0x20	; 32
    6174:	3f 93       	push	r19
    6176:	2f 93       	push	r18
    6178:	0e 94 4e 3c 	call	0x789c	; 0x789c <printf>
    617c:	cd bf       	out	0x3d, r28	; 61
    617e:	de bf       	out	0x3e, r29	; 62
    6180:	c7 01       	movw	r24, r14
    6182:	b6 01       	movw	r22, r12
    6184:	0e 94 45 14 	call	0x288a	; 0x288a <task_twi_onboard>
    6188:	c7 01       	movw	r24, r14
    618a:	b6 01       	movw	r22, r12
    618c:	0e 94 46 14 	call	0x288c	; 0x288c <task_twi_lcd>
    6190:	f8 94       	cli
    6192:	a7 eb       	ldi	r26, 0xB7	; 183
    6194:	b5 e2       	ldi	r27, 0x25	; 37
    6196:	8c 91       	ld	r24, X
    6198:	81 11       	cpse	r24, r1
    619a:	09 c0       	rjmp	.+18     	; 0x61ae <__stack+0x1af>
    619c:	a8 eb       	ldi	r26, 0xB8	; 184
    619e:	b5 e2       	ldi	r27, 0x25	; 37
    61a0:	e0 e0       	ldi	r30, 0x00	; 0
    61a2:	ef 5f       	subi	r30, 0xFF	; 255
    61a4:	8d 91       	ld	r24, X+
    61a6:	88 23       	and	r24, r24
    61a8:	e1 f3       	breq	.-8      	; 0x61a2 <__stack+0x1a3>
    61aa:	e1 11       	cpse	r30, r1
    61ac:	02 c0       	rjmp	.+4      	; 0x61b2 <__stack+0x1b3>
    61ae:	78 94       	sei
    61b0:	12 c0       	rjmp	.+36     	; 0x61d6 <__stack+0x1d7>
    61b2:	d2 01       	movw	r26, r4
    61b4:	8c 91       	ld	r24, X
    61b6:	f0 e0       	ldi	r31, 0x00	; 0
    61b8:	ea 5d       	subi	r30, 0xDA	; 218
    61ba:	ff 4d       	sbci	r31, 0xDF	; 223
    61bc:	81 7f       	andi	r24, 0xF1	; 241
    61be:	90 81       	ld	r25, Z
    61c0:	89 2b       	or	r24, r25
    61c2:	8c 93       	st	X, r24
    61c4:	8c 91       	ld	r24, X
    61c6:	81 60       	ori	r24, 0x01	; 1
    61c8:	8c 93       	st	X, r24
    61ca:	78 94       	sei
    61cc:	88 95       	sleep
    61ce:	f2 01       	movw	r30, r4
    61d0:	80 81       	ld	r24, Z
    61d2:	8e 7f       	andi	r24, 0xFE	; 254
    61d4:	80 83       	st	Z, r24
    61d6:	80 91 60 24 	lds	r24, 0x2460	; 0x802460 <runmode>
    61da:	81 11       	cpse	r24, r1
    61dc:	e8 ce       	rjmp	.-560    	; 0x5fae <main+0x48a>
    61de:	f8 94       	cli
    61e0:	f8 94       	cli
    61e2:	80 91 b7 25 	lds	r24, 0x25B7	; 0x8025b7 <sleepmgr_locks>
    61e6:	81 11       	cpse	r24, r1
    61e8:	09 c0       	rjmp	.+18     	; 0x61fc <__stack+0x1fd>
    61ea:	a8 eb       	ldi	r26, 0xB8	; 184
    61ec:	b5 e2       	ldi	r27, 0x25	; 37
    61ee:	e0 e0       	ldi	r30, 0x00	; 0
    61f0:	ef 5f       	subi	r30, 0xFF	; 255
    61f2:	8d 91       	ld	r24, X+
    61f4:	88 23       	and	r24, r24
    61f6:	e1 f3       	breq	.-8      	; 0x61f0 <__stack+0x1f1>
    61f8:	e1 11       	cpse	r30, r1
    61fa:	02 c0       	rjmp	.+4      	; 0x6200 <__stack+0x201>
    61fc:	78 94       	sei
    61fe:	13 c0       	rjmp	.+38     	; 0x6226 <__stack+0x227>
    6200:	a8 e4       	ldi	r26, 0x48	; 72
    6202:	b0 e0       	ldi	r27, 0x00	; 0
    6204:	8c 91       	ld	r24, X
    6206:	f0 e0       	ldi	r31, 0x00	; 0
    6208:	ea 5d       	subi	r30, 0xDA	; 218
    620a:	ff 4d       	sbci	r31, 0xDF	; 223
    620c:	98 2f       	mov	r25, r24
    620e:	91 7f       	andi	r25, 0xF1	; 241
    6210:	80 81       	ld	r24, Z
    6212:	89 2b       	or	r24, r25
    6214:	8c 93       	st	X, r24
    6216:	8c 91       	ld	r24, X
    6218:	81 60       	ori	r24, 0x01	; 1
    621a:	8c 93       	st	X, r24
    621c:	78 94       	sei
    621e:	88 95       	sleep
    6220:	8c 91       	ld	r24, X
    6222:	8e 7f       	andi	r24, 0xFE	; 254
    6224:	8c 93       	st	X, r24
    6226:	80 e0       	ldi	r24, 0x00	; 0
    6228:	90 e0       	ldi	r25, 0x00	; 0
    622a:	a1 96       	adiw	r28, 0x21	; 33
    622c:	cd bf       	out	0x3d, r28	; 61
    622e:	de bf       	out	0x3e, r29	; 62
    6230:	df 91       	pop	r29
    6232:	cf 91       	pop	r28
    6234:	1f 91       	pop	r17
    6236:	0f 91       	pop	r16
    6238:	ff 90       	pop	r15
    623a:	ef 90       	pop	r14
    623c:	df 90       	pop	r13
    623e:	cf 90       	pop	r12
    6240:	bf 90       	pop	r11
    6242:	af 90       	pop	r10
    6244:	9f 90       	pop	r9
    6246:	8f 90       	pop	r8
    6248:	7f 90       	pop	r7
    624a:	6f 90       	pop	r6
    624c:	5f 90       	pop	r5
    624e:	4f 90       	pop	r4
    6250:	3f 90       	pop	r3
    6252:	2f 90       	pop	r2
    6254:	08 95       	ret

00006256 <sysclk_init>:
#  include <nvm.h>
#endif


void sysclk_init(void)
{
    6256:	cf 93       	push	r28
    6258:	df 93       	push	r29
    625a:	cd b7       	in	r28, 0x3d	; 61
    625c:	de b7       	in	r29, 0x3e	; 62
    625e:	28 97       	sbiw	r28, 0x08	; 8
    6260:	cd bf       	out	0x3d, r28	; 61
    6262:	de bf       	out	0x3e, r29	; 62
#endif
	bool need_rc2mhz = false;

	/* Turn off all peripheral clocks that can be turned off. */
	for (i = 0; i <= SYSCLK_PORT_F; i++) {
		*(reg++) = 0xff;
    6264:	8f ef       	ldi	r24, 0xFF	; 255
    6266:	80 93 70 00 	sts	0x0070, r24	; 0x800070 <__TEXT_REGION_LENGTH__+0x700070>
    626a:	80 93 71 00 	sts	0x0071, r24	; 0x800071 <__TEXT_REGION_LENGTH__+0x700071>
    626e:	80 93 72 00 	sts	0x0072, r24	; 0x800072 <__TEXT_REGION_LENGTH__+0x700072>
    6272:	80 93 73 00 	sts	0x0073, r24	; 0x800073 <__TEXT_REGION_LENGTH__+0x700073>
    6276:	80 93 74 00 	sts	0x0074, r24	; 0x800074 <__TEXT_REGION_LENGTH__+0x700074>
    627a:	80 93 75 00 	sts	0x0075, r24	; 0x800075 <__TEXT_REGION_LENGTH__+0x700075>
    627e:	80 93 76 00 	sts	0x0076, r24	; 0x800076 <__TEXT_REGION_LENGTH__+0x700076>
 * \param psbcdiv The prescaler B and C settings (one of the \c SYSCLK_PSBCDIV_*
 * definitions). These determine the clkPER2, clkPER and clkCPU frequencies.
 */
static inline void sysclk_set_prescalers(uint8_t psadiv, uint8_t psbcdiv)
{
	ccp_write_io((uint8_t *)&CLK.PSCTRL, psadiv | psbcdiv);
    6282:	61 e0       	ldi	r22, 0x01	; 1
    6284:	81 e4       	ldi	r24, 0x41	; 65
    6286:	90 e0       	ldi	r25, 0x00	; 0
    6288:	0e 94 be 39 	call	0x737c	; 0x737c <ccp_write_io>
    628c:	6c e1       	ldi	r22, 0x1C	; 28
    628e:	70 e0       	ldi	r23, 0x00	; 0
    6290:	82 e0       	ldi	r24, 0x02	; 2
    6292:	0e 94 b4 39 	call	0x7368	; 0x7368 <nvm_read_byte>
			|| (CONFIG_SYSCLK_PSBCDIV != SYSCLK_PSBCDIV_1_1)) {
		sysclk_set_prescalers(CONFIG_SYSCLK_PSADIV,
				CONFIG_SYSCLK_PSBCDIV);
	}
#if (CONFIG_OSC_RC32_CAL==48000000UL)
	MSB(cal) = nvm_read_production_signature_row(
    6296:	8a 83       	std	Y+2, r24	; 0x02
    6298:	6d e1       	ldi	r22, 0x1D	; 29
    629a:	70 e0       	ldi	r23, 0x00	; 0
    629c:	82 e0       	ldi	r24, 0x02	; 2
    629e:	0e 94 b4 39 	call	0x7368	; 0x7368 <nvm_read_byte>
			nvm_get_production_signature_row_offset(USBRCOSC));
	LSB(cal) = nvm_read_production_signature_row(
    62a2:	89 83       	std	Y+1, r24	; 0x01
	/*
	* If a device has an uncalibrated value in the
	* production signature row (early sample part), load a
	* sane default calibration value.
	*/
	if (cal == 0xFFFF) {
    62a4:	89 81       	ldd	r24, Y+1	; 0x01
    62a6:	9a 81       	ldd	r25, Y+2	; 0x02
    62a8:	01 96       	adiw	r24, 0x01	; 1
    62aa:	21 f4       	brne	.+8      	; 0x62b4 <sysclk_init+0x5e>
		cal = 0x2340;
    62ac:	80 e4       	ldi	r24, 0x40	; 64
    62ae:	93 e2       	ldi	r25, 0x23	; 35
    62b0:	89 83       	std	Y+1, r24	; 0x01
    62b2:	9a 83       	std	Y+2, r25	; 0x02
    62b4:	89 81       	ldd	r24, Y+1	; 0x01
    62b6:	9a 81       	ldd	r25, Y+2	; 0x02
    62b8:	8b 83       	std	Y+3, r24	; 0x03
    62ba:	9c 83       	std	Y+4, r25	; 0x04
		DFLLRC2M.CALB=MSB(calib);
#endif
		break;

	case OSC_ID_RC32MHZ:
		DFLLRC32M.CALA=LSB(calib);
    62bc:	e0 e6       	ldi	r30, 0x60	; 96
    62be:	f0 e0       	ldi	r31, 0x00	; 0
    62c0:	82 83       	std	Z+2, r24	; 0x02
		DFLLRC32M.CALB=MSB(calib);
    62c2:	8c 81       	ldd	r24, Y+4	; 0x04
    62c4:	83 83       	std	Z+3, r24	; 0x03

static inline bool pll_is_locked(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	return OSC.STATUS & OSC_PLLRDY_bm;
    62c6:	80 91 51 00 	lds	r24, 0x0051	; 0x800051 <__TEXT_REGION_LENGTH__+0x700051>

static inline void pll_enable_config_defaults(unsigned int pll_id)
{
	struct pll_config pllcfg;

	if (pll_is_locked(pll_id)) {
    62ca:	84 fd       	sbrc	r24, 4
    62cc:	21 c0       	rjmp	.+66     	; 0x6310 <sysclk_init+0xba>

static inline bool osc_is_ready(uint8_t id)
{
	Assert(id != OSC_ID_USBSOF);

	return OSC.STATUS & id;
    62ce:	80 91 51 00 	lds	r24, 0x0051	; 0x800051 <__TEXT_REGION_LENGTH__+0x700051>
#endif
		}
		break;

	case PLL_SRC_XOSC:
		if (!osc_is_ready(OSC_ID_XOSC)) {
    62d2:	83 fd       	sbrc	r24, 3
    62d4:	0e c0       	rjmp	.+28     	; 0x62f2 <sysclk_init+0x9c>

#ifndef CONFIG_XOSC_32KHZ_LPM
#  if (XMEGA_E && (BOARD_XOSC_TYPE == XOSC_TYPE_EXTERNAL) && defined(CONFIG_XOSC_EXTERNAL_PC4))
	OSC.XOSCCTRL = OSC_XOSCSEL4_bm;
#  else
	OSC.XOSCCTRL = BOARD_XOSC_TYPE | (CONFIG_XOSC_STARTUP << 2) |
    62d6:	e0 e5       	ldi	r30, 0x50	; 80
    62d8:	f0 e0       	ldi	r31, 0x00	; 0
    62da:	12 82       	std	Z+2, r1	; 0x02

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    62dc:	8f b7       	in	r24, 0x3f	; 63
    62de:	8d 83       	std	Y+5, r24	; 0x05
	cpu_irq_disable();
    62e0:	f8 94       	cli
	return flags;
    62e2:	9d 81       	ldd	r25, Y+5	; 0x05
	OSC.XOSCCTRL = BOARD_XOSC_TYPE | (CONFIG_XOSC_STARTUP << 2) |
			CONFIG_XOSC_RANGE | OSC_X32KLPM_bm;
#endif /* CONFIG_XOSC_32KHZ_LPM */

	flags = cpu_irq_save();
	OSC.CTRL |= id;
    62e4:	80 81       	ld	r24, Z
    62e6:	88 60       	ori	r24, 0x08	; 8
    62e8:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    62ea:	9f bf       	out	0x3f, r25	; 63

static inline bool osc_is_ready(uint8_t id)
{
	Assert(id != OSC_ID_USBSOF);

	return OSC.STATUS & id;
    62ec:	81 81       	ldd	r24, Z+1	; 0x01
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
    62ee:	83 ff       	sbrs	r24, 3
    62f0:	fd cf       	rjmp	.-6      	; 0x62ec <sysclk_init+0x96>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    62f2:	8f b7       	in	r24, 0x3f	; 63
    62f4:	8e 83       	std	Y+6, r24	; 0x06
	cpu_irq_disable();
    62f6:	f8 94       	cli
	return flags;
    62f8:	9e 81       	ldd	r25, Y+6	; 0x06
static inline void pll_config_write(const struct pll_config *cfg,
		unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	OSC.PLLCTRL = cfg->ctrl;
    62fa:	e0 e5       	ldi	r30, 0x50	; 80
    62fc:	f0 e0       	ldi	r31, 0x00	; 0
    62fe:	83 ec       	ldi	r24, 0xC3	; 195
    6300:	85 83       	std	Z+5, r24	; 0x05

	Assert(pll_id < NR_PLLS);

	flags = cpu_irq_save();
	pll_config_write(cfg, pll_id);
	OSC.CTRL |= OSC_PLLEN_bm;
    6302:	80 81       	ld	r24, Z
    6304:	80 61       	ori	r24, 0x10	; 16
    6306:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    6308:	9f bf       	out	0x3f, r25	; 63

static inline bool pll_is_locked(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	return OSC.STATUS & OSC_PLLRDY_bm;
    630a:	81 81       	ldd	r24, Z+1	; 0x01
	default:
		Assert(false);
		break;
	}
	pll_enable(&pllcfg, pll_id);
	while (!pll_is_locked(pll_id));
    630c:	84 ff       	sbrs	r24, 4
    630e:	fd cf       	rjmp	.-6      	; 0x630a <sysclk_init+0xb4>
		default:
			//unhandled_case(CONFIG_SYSCLK_SOURCE);
			return;
		}

		ccp_write_io((uint8_t *)&CLK.CTRL, CONFIG_SYSCLK_SOURCE);
    6310:	64 e0       	ldi	r22, 0x04	; 4
    6312:	80 e4       	ldi	r24, 0x40	; 64
    6314:	90 e0       	ldi	r25, 0x00	; 0
    6316:	0e 94 be 39 	call	0x737c	; 0x737c <ccp_write_io>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    631a:	8f b7       	in	r24, 0x3f	; 63
    631c:	88 87       	std	Y+8, r24	; 0x08
	cpu_irq_disable();
    631e:	f8 94       	cli
	return flags;
    6320:	98 85       	ldd	r25, Y+8	; 0x08
	irqflags_t flags;

	Assert(id != OSC_ID_USBSOF);

	flags = cpu_irq_save();
	OSC.CTRL &= ~id;
    6322:	e0 e5       	ldi	r30, 0x50	; 80
    6324:	f0 e0       	ldi	r31, 0x00	; 0
    6326:	80 81       	ld	r24, Z
    6328:	8e 7f       	andi	r24, 0xFE	; 254
    632a:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    632c:	9f bf       	out	0x3f, r25	; 63

#ifndef CONFIG_XOSC_32KHZ_LPM
#  if (XMEGA_E && (BOARD_XOSC_TYPE == XOSC_TYPE_EXTERNAL) && defined(CONFIG_XOSC_EXTERNAL_PC4))
	OSC.XOSCCTRL = OSC_XOSCSEL4_bm;
#  else
	OSC.XOSCCTRL = BOARD_XOSC_TYPE | (CONFIG_XOSC_STARTUP << 2) |
    632e:	12 82       	std	Z+2, r1	; 0x02

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    6330:	8f b7       	in	r24, 0x3f	; 63
    6332:	8f 83       	std	Y+7, r24	; 0x07
	cpu_irq_disable();
    6334:	f8 94       	cli
	return flags;
    6336:	9f 81       	ldd	r25, Y+7	; 0x07
	OSC.XOSCCTRL = BOARD_XOSC_TYPE | (CONFIG_XOSC_STARTUP << 2) |
			CONFIG_XOSC_RANGE | OSC_X32KLPM_bm;
#endif /* CONFIG_XOSC_32KHZ_LPM */

	flags = cpu_irq_save();
	OSC.CTRL |= id;
    6338:	80 81       	ld	r24, Z
    633a:	88 60       	ori	r24, 0x08	; 8
    633c:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    633e:	9f bf       	out	0x3f, r25	; 63

static inline bool osc_is_ready(uint8_t id)
{
	Assert(id != OSC_ID_USBSOF);

	return OSC.STATUS & id;
    6340:	81 81       	ldd	r24, Z+1	; 0x01
    6342:	83 ff       	sbrs	r24, 3
    6344:	fd cf       	rjmp	.-6      	; 0x6340 <sysclk_init+0xea>
		osc_enable(OSC_ID_XOSC);
		osc_wait_ready(OSC_ID_XOSC);
		break;
	}

	CLK.RTCCTRL = id | CLK_RTCEN_bm;
    6346:	8b e0       	ldi	r24, 0x0B	; 11
    6348:	80 93 43 00 	sts	0x0043, r24	; 0x800043 <__TEXT_REGION_LENGTH__+0x700043>
	}

#ifdef CONFIG_RTC_SOURCE
	sysclk_rtcsrc_enable(CONFIG_RTC_SOURCE);
#endif
}
    634c:	28 96       	adiw	r28, 0x08	; 8
    634e:	cd bf       	out	0x3d, r28	; 61
    6350:	de bf       	out	0x3e, r29	; 62
    6352:	df 91       	pop	r29
    6354:	cf 91       	pop	r28
    6356:	08 95       	ret

00006358 <sysclk_enable_module>:

void sysclk_enable_module(enum sysclk_port_id port, uint8_t id)
{
    6358:	cf 93       	push	r28
    635a:	df 93       	push	r29
    635c:	1f 92       	push	r1
    635e:	cd b7       	in	r28, 0x3d	; 61
    6360:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    6362:	9f b7       	in	r25, 0x3f	; 63
    6364:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
    6366:	f8 94       	cli
	return flags;
    6368:	99 81       	ldd	r25, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();

	*((uint8_t *)&PR.PRGEN + port) &= ~id;
    636a:	e8 2f       	mov	r30, r24
    636c:	f0 e0       	ldi	r31, 0x00	; 0
    636e:	e0 59       	subi	r30, 0x90	; 144
    6370:	ff 4f       	sbci	r31, 0xFF	; 255
    6372:	60 95       	com	r22
    6374:	80 81       	ld	r24, Z
    6376:	68 23       	and	r22, r24
    6378:	60 83       	st	Z, r22
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    637a:	9f bf       	out	0x3f, r25	; 63

	cpu_irq_restore(flags);
}
    637c:	0f 90       	pop	r0
    637e:	df 91       	pop	r29
    6380:	cf 91       	pop	r28
    6382:	08 95       	ret

00006384 <sysclk_disable_module>:

void sysclk_disable_module(enum sysclk_port_id port, uint8_t id)
{
    6384:	cf 93       	push	r28
    6386:	df 93       	push	r29
    6388:	1f 92       	push	r1
    638a:	cd b7       	in	r28, 0x3d	; 61
    638c:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    638e:	9f b7       	in	r25, 0x3f	; 63
    6390:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
    6392:	f8 94       	cli
	return flags;
    6394:	99 81       	ldd	r25, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();

	*((uint8_t *)&PR.PRGEN + port) |= id;
    6396:	e8 2f       	mov	r30, r24
    6398:	f0 e0       	ldi	r31, 0x00	; 0
    639a:	e0 59       	subi	r30, 0x90	; 144
    639c:	ff 4f       	sbci	r31, 0xFF	; 255
    639e:	80 81       	ld	r24, Z
    63a0:	68 2b       	or	r22, r24
    63a2:	60 83       	st	Z, r22
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    63a4:	9f bf       	out	0x3f, r25	; 63

	cpu_irq_restore(flags);
}
    63a6:	0f 90       	pop	r0
    63a8:	df 91       	pop	r29
    63aa:	cf 91       	pop	r28
    63ac:	08 95       	ret

000063ae <sysclk_enable_usb>:
 * \param frequency The required USB clock frequency in MHz:
 * \arg \c 6 for 6 MHz
 * \arg \c 48 for 48 MHz
 */
void sysclk_enable_usb(uint8_t frequency)
{
    63ae:	cf 93       	push	r28
    63b0:	df 93       	push	r29
    63b2:	1f 92       	push	r1
    63b4:	1f 92       	push	r1
    63b6:	cd b7       	in	r28, 0x3d	; 61
    63b8:	de b7       	in	r29, 0x3e	; 62

	/*
	 * Enable or disable prescaler depending on if the USB frequency is 6
	 * MHz or 48 MHz. Only 6 MHz USB frequency requires prescaling.
	 */
	if (frequency == 6) {
    63ba:	86 30       	cpi	r24, 0x06	; 6
    63bc:	11 f0       	breq	.+4      	; 0x63c2 <sysclk_enable_usb+0x14>
		prescaler = CLK_USBPSDIV_8_gc;
	}
	else {
		prescaler = 0;
    63be:	60 e0       	ldi	r22, 0x00	; 0
    63c0:	01 c0       	rjmp	.+2      	; 0x63c4 <sysclk_enable_usb+0x16>
	/*
	 * Enable or disable prescaler depending on if the USB frequency is 6
	 * MHz or 48 MHz. Only 6 MHz USB frequency requires prescaling.
	 */
	if (frequency == 6) {
		prescaler = CLK_USBPSDIV_8_gc;
    63c2:	68 e1       	ldi	r22, 0x18	; 24
    63c4:	80 91 51 00 	lds	r24, 0x0051	; 0x800051 <__TEXT_REGION_LENGTH__+0x700051>
	/*
	 * Switch to the system clock selected by the user.
	 */
	switch (CONFIG_USBCLK_SOURCE) {
	case USBCLK_SRC_RCOSC:
		if (!osc_is_ready(OSC_ID_RC32MHZ)) {
    63c8:	81 fd       	sbrc	r24, 1
    63ca:	2a c0       	rjmp	.+84     	; 0x6420 <sysclk_enable_usb+0x72>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    63cc:	8f b7       	in	r24, 0x3f	; 63
    63ce:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    63d0:	f8 94       	cli
	return flags;
    63d2:	99 81       	ldd	r25, Y+1	; 0x01
	irqflags_t flags;

	Assert(id != OSC_ID_USBSOF);

	flags = cpu_irq_save();
	OSC.CTRL |= id;
    63d4:	e0 e5       	ldi	r30, 0x50	; 80
    63d6:	f0 e0       	ldi	r31, 0x00	; 0
    63d8:	80 81       	ld	r24, Z
    63da:	82 60       	ori	r24, 0x02	; 2
    63dc:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    63de:	9f bf       	out	0x3f, r25	; 63

static inline bool osc_is_ready(uint8_t id)
{
	Assert(id != OSC_ID_USBSOF);

	return OSC.STATUS & id;
    63e0:	81 81       	ldd	r24, Z+1	; 0x01
    63e2:	81 ff       	sbrs	r24, 1
    63e4:	fd cf       	rjmp	.-6      	; 0x63e0 <sysclk_enable_usb+0x32>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    63e6:	8f b7       	in	r24, 0x3f	; 63
    63e8:	8a 83       	std	Y+2, r24	; 0x02
	cpu_irq_disable();
    63ea:	f8 94       	cli
	return flags;
    63ec:	9a 81       	ldd	r25, Y+2	; 0x02
# if !XMEGA_E
				|| (ref_id == OSC_ID_USBSOF)
#endif
				);

		OSC.DFLLCTRL &= ~(OSC_RC32MCREF_gm);
    63ee:	a0 e5       	ldi	r26, 0x50	; 80
    63f0:	b0 e0       	ldi	r27, 0x00	; 0
    63f2:	16 96       	adiw	r26, 0x06	; 6
    63f4:	8c 91       	ld	r24, X
    63f6:	16 97       	sbiw	r26, 0x06	; 6
    63f8:	89 7f       	andi	r24, 0xF9	; 249
    63fa:	16 96       	adiw	r26, 0x06	; 6
    63fc:	8c 93       	st	X, r24
    63fe:	16 97       	sbiw	r26, 0x06	; 6
		else if (ref_id == OSC_ID_USBSOF) {
			/*
			 * Calibrate 32MRC at 48MHz using USB SOF
			 * 48MHz / 1kHz = 0xBB80
			 */
			DFLLRC32M.COMP1 = 0x80;
    6400:	e0 e6       	ldi	r30, 0x60	; 96
    6402:	f0 e0       	ldi	r31, 0x00	; 0
    6404:	80 e8       	ldi	r24, 0x80	; 128
    6406:	85 83       	std	Z+5, r24	; 0x05
			DFLLRC32M.COMP2 = 0xBB;
    6408:	8b eb       	ldi	r24, 0xBB	; 187
    640a:	86 83       	std	Z+6, r24	; 0x06
			OSC.DFLLCTRL |= OSC_RC32MCREF_USBSOF_gc;
    640c:	16 96       	adiw	r26, 0x06	; 6
    640e:	8c 91       	ld	r24, X
    6410:	16 97       	sbiw	r26, 0x06	; 6
    6412:	84 60       	ori	r24, 0x04	; 4
    6414:	16 96       	adiw	r26, 0x06	; 6
    6416:	8c 93       	st	X, r24
			OSC.DFLLCTRL &= ~(OSC_RC32MCREF_bm);
# endif
		}
#endif

		DFLLRC32M.CTRL |= DFLL_ENABLE_bm;
    6418:	80 81       	ld	r24, Z
    641a:	81 60       	ori	r24, 0x01	; 1
    641c:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    641e:	9f bf       	out	0x3f, r25	; 63
			}
			osc_enable_autocalibration(OSC_ID_RC32MHZ,
					CONFIG_OSC_AUTOCAL_RC32MHZ_REF_OSC);
#endif
		}
		ccp_write_io((uint8_t *)&CLK.USBCTRL, (prescaler)
    6420:	63 60       	ori	r22, 0x03	; 3
    6422:	84 e4       	ldi	r24, 0x44	; 68
    6424:	90 e0       	ldi	r25, 0x00	; 0
    6426:	aa d7       	rcall	.+3924   	; 0x737c <ccp_write_io>
	default:
		Assert(false);
		break;
	}

	sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_USB);
    6428:	60 e4       	ldi	r22, 0x40	; 64
    642a:	80 e0       	ldi	r24, 0x00	; 0
    642c:	95 df       	rcall	.-214    	; 0x6358 <sysclk_enable_module>
}
    642e:	0f 90       	pop	r0
    6430:	0f 90       	pop	r0
    6432:	df 91       	pop	r29
    6434:	cf 91       	pop	r28
    6436:	08 95       	ret

00006438 <udi_cdc_comm_disable>:
	return flags;
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
    6438:	80 91 76 25 	lds	r24, 0x2576	; 0x802576 <udi_cdc_nb_comm_enabled>
    643c:	81 50       	subi	r24, 0x01	; 1
    643e:	80 93 76 25 	sts	0x2576, r24	; 0x802576 <udi_cdc_nb_comm_enabled>
    6442:	08 95       	ret

00006444 <udi_cdc_data_setup>:
    6444:	80 e0       	ldi	r24, 0x00	; 0
    6446:	08 95       	ret

00006448 <udi_cdc_getsetting>:
    6448:	80 e0       	ldi	r24, 0x00	; 0
    644a:	08 95       	ret

0000644c <udi_cdc_line_coding_received>:
    644c:	64 e8       	ldi	r22, 0x84	; 132
    644e:	75 e2       	ldi	r23, 0x25	; 37
    6450:	80 e0       	ldi	r24, 0x00	; 0
    6452:	63 cb       	rjmp	.-2362   	; 0x5b1a <usb_callback_config>
    6454:	08 95       	ret

00006456 <udi_cdc_comm_enable>:
    6456:	10 92 76 25 	sts	0x2576, r1	; 0x802576 <udi_cdc_nb_comm_enabled>
    645a:	10 92 82 25 	sts	0x2582, r1	; 0x802582 <udi_cdc_state>
    645e:	10 92 83 25 	sts	0x2583, r1	; 0x802583 <udi_cdc_state+0x1>
    6462:	e8 e7       	ldi	r30, 0x78	; 120
    6464:	f5 e2       	ldi	r31, 0x25	; 37
    6466:	81 ea       	ldi	r24, 0xA1	; 161
    6468:	80 83       	st	Z, r24
    646a:	80 e2       	ldi	r24, 0x20	; 32
    646c:	81 83       	std	Z+1, r24	; 0x01
    646e:	12 82       	std	Z+2, r1	; 0x02
    6470:	13 82       	std	Z+3, r1	; 0x03
    6472:	14 82       	std	Z+4, r1	; 0x04
    6474:	15 82       	std	Z+5, r1	; 0x05
    6476:	82 e0       	ldi	r24, 0x02	; 2
    6478:	90 e0       	ldi	r25, 0x00	; 0
    647a:	86 83       	std	Z+6, r24	; 0x06
    647c:	97 83       	std	Z+7, r25	; 0x07
    647e:	10 86       	std	Z+8, r1	; 0x08
    6480:	11 86       	std	Z+9, r1	; 0x09
    6482:	e4 e8       	ldi	r30, 0x84	; 132
    6484:	f5 e2       	ldi	r31, 0x25	; 37
    6486:	80 e0       	ldi	r24, 0x00	; 0
    6488:	92 ec       	ldi	r25, 0xC2	; 194
    648a:	a1 e0       	ldi	r26, 0x01	; 1
    648c:	b0 e0       	ldi	r27, 0x00	; 0
    648e:	80 83       	st	Z, r24
    6490:	91 83       	std	Z+1, r25	; 0x01
    6492:	a2 83       	std	Z+2, r26	; 0x02
    6494:	b3 83       	std	Z+3, r27	; 0x03
    6496:	14 82       	std	Z+4, r1	; 0x04
    6498:	15 82       	std	Z+5, r1	; 0x05
    649a:	88 e0       	ldi	r24, 0x08	; 8
    649c:	86 83       	std	Z+6, r24	; 0x06
    649e:	bf 01       	movw	r22, r30
    64a0:	80 e0       	ldi	r24, 0x00	; 0
    64a2:	3b db       	rcall	.-2442   	; 0x5b1a <usb_callback_config>
    64a4:	33 db       	rcall	.-2458   	; 0x5b0c <usb_callback_cdc_enable>
    64a6:	88 23       	and	r24, r24
    64a8:	29 f0       	breq	.+10     	; 0x64b4 <udi_cdc_comm_enable+0x5e>
    64aa:	90 91 76 25 	lds	r25, 0x2576	; 0x802576 <udi_cdc_nb_comm_enabled>
    64ae:	9f 5f       	subi	r25, 0xFF	; 255
    64b0:	90 93 76 25 	sts	0x2576, r25	; 0x802576 <udi_cdc_nb_comm_enabled>
    64b4:	08 95       	ret

000064b6 <udi_cdc_tx_send>:
    64b6:	ff 92       	push	r15
    64b8:	0f 93       	push	r16
    64ba:	1f 93       	push	r17
    64bc:	cf 93       	push	r28
    64be:	df 93       	push	r29
    64c0:	1f 92       	push	r1
    64c2:	cd b7       	in	r28, 0x3d	; 61
    64c4:	de b7       	in	r29, 0x3e	; 62
    64c6:	80 91 64 24 	lds	r24, 0x2464	; 0x802464 <udi_cdc_tx_trans_ongoing>
    64ca:	81 11       	cpse	r24, r1
    64cc:	9f c0       	rjmp	.+318    	; 0x660c <udi_cdc_tx_send+0x156>
    64ce:	0e 94 5f 25 	call	0x4abe	; 0x4abe <udd_is_high_speed>
    64d2:	88 23       	and	r24, r24
    64d4:	51 f0       	breq	.+20     	; 0x64ea <udi_cdc_tx_send+0x34>
    64d6:	00 91 65 24 	lds	r16, 0x2465	; 0x802465 <udi_cdc_tx_sof_num>
    64da:	10 91 66 24 	lds	r17, 0x2466	; 0x802466 <udi_cdc_tx_sof_num+0x1>
    64de:	0e 94 6c 25 	call	0x4ad8	; 0x4ad8 <udd_get_micro_frame_number>
    64e2:	08 17       	cp	r16, r24
    64e4:	19 07       	cpc	r17, r25
    64e6:	59 f4       	brne	.+22     	; 0x64fe <udi_cdc_tx_send+0x48>
    64e8:	91 c0       	rjmp	.+290    	; 0x660c <udi_cdc_tx_send+0x156>
    64ea:	00 91 65 24 	lds	r16, 0x2465	; 0x802465 <udi_cdc_tx_sof_num>
    64ee:	10 91 66 24 	lds	r17, 0x2466	; 0x802466 <udi_cdc_tx_sof_num+0x1>
    64f2:	0e 94 67 25 	call	0x4ace	; 0x4ace <udd_get_frame_number>
    64f6:	08 17       	cp	r16, r24
    64f8:	19 07       	cpc	r17, r25
    64fa:	09 f4       	brne	.+2      	; 0x64fe <udi_cdc_tx_send+0x48>
    64fc:	87 c0       	rjmp	.+270    	; 0x660c <udi_cdc_tx_send+0x156>
    64fe:	8f b7       	in	r24, 0x3f	; 63
    6500:	89 83       	std	Y+1, r24	; 0x01
    6502:	f8 94       	cli
    6504:	19 81       	ldd	r17, Y+1	; 0x01
    6506:	00 91 67 24 	lds	r16, 0x2467	; 0x802467 <udi_cdc_tx_buf_sel>
    650a:	e0 2f       	mov	r30, r16
    650c:	f0 e0       	ldi	r31, 0x00	; 0
    650e:	ee 0f       	add	r30, r30
    6510:	ff 1f       	adc	r31, r31
    6512:	e8 59       	subi	r30, 0x98	; 152
    6514:	fb 4d       	sbci	r31, 0xDB	; 219
    6516:	80 81       	ld	r24, Z
    6518:	91 81       	ldd	r25, Z+1	; 0x01
    651a:	89 2b       	or	r24, r25
    651c:	09 f5       	brne	.+66     	; 0x6560 <udi_cdc_tx_send+0xaa>
    651e:	80 91 61 24 	lds	r24, 0x2461	; 0x802461 <sof_zlp_counter.5059>
    6522:	90 91 62 24 	lds	r25, 0x2462	; 0x802462 <sof_zlp_counter.5059+0x1>
    6526:	01 96       	adiw	r24, 0x01	; 1
    6528:	80 93 61 24 	sts	0x2461, r24	; 0x802461 <sof_zlp_counter.5059>
    652c:	90 93 62 24 	sts	0x2462, r25	; 0x802462 <sof_zlp_counter.5059+0x1>
    6530:	0e 94 5f 25 	call	0x4abe	; 0x4abe <udd_is_high_speed>
    6534:	81 11       	cpse	r24, r1
    6536:	07 c0       	rjmp	.+14     	; 0x6546 <udi_cdc_tx_send+0x90>
    6538:	80 91 61 24 	lds	r24, 0x2461	; 0x802461 <sof_zlp_counter.5059>
    653c:	90 91 62 24 	lds	r25, 0x2462	; 0x802462 <sof_zlp_counter.5059+0x1>
    6540:	84 36       	cpi	r24, 0x64	; 100
    6542:	91 05       	cpc	r25, r1
    6544:	58 f0       	brcs	.+22     	; 0x655c <udi_cdc_tx_send+0xa6>
    6546:	0e 94 5f 25 	call	0x4abe	; 0x4abe <udd_is_high_speed>
    654a:	88 23       	and	r24, r24
    654c:	49 f0       	breq	.+18     	; 0x6560 <udi_cdc_tx_send+0xaa>
    654e:	80 91 61 24 	lds	r24, 0x2461	; 0x802461 <sof_zlp_counter.5059>
    6552:	90 91 62 24 	lds	r25, 0x2462	; 0x802462 <sof_zlp_counter.5059+0x1>
    6556:	80 32       	cpi	r24, 0x20	; 32
    6558:	93 40       	sbci	r25, 0x03	; 3
    655a:	10 f4       	brcc	.+4      	; 0x6560 <udi_cdc_tx_send+0xaa>
    655c:	1f bf       	out	0x3f, r17	; 63
    655e:	56 c0       	rjmp	.+172    	; 0x660c <udi_cdc_tx_send+0x156>
    6560:	10 92 61 24 	sts	0x2461, r1	; 0x802461 <sof_zlp_counter.5059>
    6564:	10 92 62 24 	sts	0x2462, r1	; 0x802462 <sof_zlp_counter.5059+0x1>
    6568:	80 91 63 24 	lds	r24, 0x2463	; 0x802463 <udi_cdc_tx_both_buf_to_send>
    656c:	81 11       	cpse	r24, r1
    656e:	06 c0       	rjmp	.+12     	; 0x657c <udi_cdc_tx_send+0xc6>
    6570:	81 e0       	ldi	r24, 0x01	; 1
    6572:	01 11       	cpse	r16, r1
    6574:	80 e0       	ldi	r24, 0x00	; 0
    6576:	80 93 67 24 	sts	0x2467, r24	; 0x802467 <udi_cdc_tx_buf_sel>
    657a:	04 c0       	rjmp	.+8      	; 0x6584 <udi_cdc_tx_send+0xce>
    657c:	81 e0       	ldi	r24, 0x01	; 1
    657e:	01 11       	cpse	r16, r1
    6580:	80 e0       	ldi	r24, 0x00	; 0
    6582:	08 2f       	mov	r16, r24
    6584:	81 e0       	ldi	r24, 0x01	; 1
    6586:	80 93 64 24 	sts	0x2464, r24	; 0x802464 <udi_cdc_tx_trans_ongoing>
    658a:	1f bf       	out	0x3f, r17	; 63
    658c:	10 e0       	ldi	r17, 0x00	; 0
    658e:	f8 01       	movw	r30, r16
    6590:	ee 0f       	add	r30, r30
    6592:	ff 1f       	adc	r31, r31
    6594:	e8 59       	subi	r30, 0x98	; 152
    6596:	fb 4d       	sbci	r31, 0xDB	; 219
    6598:	80 81       	ld	r24, Z
    659a:	91 81       	ldd	r25, Z+1	; 0x01
    659c:	ff 24       	eor	r15, r15
    659e:	f3 94       	inc	r15
    65a0:	80 34       	cpi	r24, 0x40	; 64
    65a2:	91 05       	cpc	r25, r1
    65a4:	09 f4       	brne	.+2      	; 0x65a8 <udi_cdc_tx_send+0xf2>
    65a6:	f1 2c       	mov	r15, r1
    65a8:	80 34       	cpi	r24, 0x40	; 64
    65aa:	91 05       	cpc	r25, r1
    65ac:	91 f0       	breq	.+36     	; 0x65d2 <udi_cdc_tx_send+0x11c>
    65ae:	0e 94 5f 25 	call	0x4abe	; 0x4abe <udd_is_high_speed>
    65b2:	88 23       	and	r24, r24
    65b4:	39 f0       	breq	.+14     	; 0x65c4 <udi_cdc_tx_send+0x10e>
    65b6:	0e 94 6c 25 	call	0x4ad8	; 0x4ad8 <udd_get_micro_frame_number>
    65ba:	80 93 65 24 	sts	0x2465, r24	; 0x802465 <udi_cdc_tx_sof_num>
    65be:	90 93 66 24 	sts	0x2466, r25	; 0x802466 <udi_cdc_tx_sof_num+0x1>
    65c2:	0b c0       	rjmp	.+22     	; 0x65da <udi_cdc_tx_send+0x124>
    65c4:	0e 94 67 25 	call	0x4ace	; 0x4ace <udd_get_frame_number>
    65c8:	80 93 65 24 	sts	0x2465, r24	; 0x802465 <udi_cdc_tx_sof_num>
    65cc:	90 93 66 24 	sts	0x2466, r25	; 0x802466 <udi_cdc_tx_sof_num+0x1>
    65d0:	04 c0       	rjmp	.+8      	; 0x65da <udi_cdc_tx_send+0x124>
    65d2:	10 92 65 24 	sts	0x2465, r1	; 0x802465 <udi_cdc_tx_sof_num>
    65d6:	10 92 66 24 	sts	0x2466, r1	; 0x802466 <udi_cdc_tx_sof_num+0x1>
    65da:	f8 01       	movw	r30, r16
    65dc:	ee 0f       	add	r30, r30
    65de:	ff 1f       	adc	r31, r31
    65e0:	e8 59       	subi	r30, 0x98	; 152
    65e2:	fb 4d       	sbci	r31, 0xDB	; 219
    65e4:	20 81       	ld	r18, Z
    65e6:	31 81       	ldd	r19, Z+1	; 0x01
    65e8:	a8 01       	movw	r20, r16
    65ea:	00 24       	eor	r0, r0
    65ec:	56 95       	lsr	r21
    65ee:	47 95       	ror	r20
    65f0:	07 94       	ror	r0
    65f2:	56 95       	lsr	r21
    65f4:	47 95       	ror	r20
    65f6:	07 94       	ror	r0
    65f8:	54 2f       	mov	r21, r20
    65fa:	40 2d       	mov	r20, r0
    65fc:	44 59       	subi	r20, 0x94	; 148
    65fe:	5b 4d       	sbci	r21, 0xDB	; 219
    6600:	00 e1       	ldi	r16, 0x10	; 16
    6602:	13 e3       	ldi	r17, 0x33	; 51
    6604:	6f 2d       	mov	r22, r15
    6606:	81 e8       	ldi	r24, 0x81	; 129
    6608:	0e 94 50 26 	call	0x4ca0	; 0x4ca0 <udd_ep_run>
    660c:	0f 90       	pop	r0
    660e:	df 91       	pop	r29
    6610:	cf 91       	pop	r28
    6612:	1f 91       	pop	r17
    6614:	0f 91       	pop	r16
    6616:	ff 90       	pop	r15
    6618:	08 95       	ret

0000661a <udi_cdc_data_sof_notify>:
    661a:	80 e0       	ldi	r24, 0x00	; 0
    661c:	4c cf       	rjmp	.-360    	; 0x64b6 <udi_cdc_tx_send>
    661e:	08 95       	ret

00006620 <udi_cdc_data_sent>:
    6620:	81 11       	cpse	r24, r1
    6622:	19 c0       	rjmp	.+50     	; 0x6656 <udi_cdc_data_sent+0x36>
    6624:	20 91 67 24 	lds	r18, 0x2467	; 0x802467 <udi_cdc_tx_buf_sel>
    6628:	81 e0       	ldi	r24, 0x01	; 1
    662a:	90 e0       	ldi	r25, 0x00	; 0
    662c:	22 23       	and	r18, r18
    662e:	11 f0       	breq	.+4      	; 0x6634 <udi_cdc_data_sent+0x14>
    6630:	80 e0       	ldi	r24, 0x00	; 0
    6632:	90 e0       	ldi	r25, 0x00	; 0
    6634:	88 0f       	add	r24, r24
    6636:	99 1f       	adc	r25, r25
    6638:	fc 01       	movw	r30, r24
    663a:	e8 59       	subi	r30, 0x98	; 152
    663c:	fb 4d       	sbci	r31, 0xDB	; 219
    663e:	10 82       	st	Z, r1
    6640:	11 82       	std	Z+1, r1	; 0x01
    6642:	10 92 63 24 	sts	0x2463, r1	; 0x802463 <udi_cdc_tx_both_buf_to_send>
    6646:	10 92 64 24 	sts	0x2464, r1	; 0x802464 <udi_cdc_tx_trans_ongoing>
    664a:	67 2b       	or	r22, r23
    664c:	11 f0       	breq	.+4      	; 0x6652 <udi_cdc_data_sent+0x32>
    664e:	80 e0       	ldi	r24, 0x00	; 0
    6650:	68 da       	rcall	.-2864   	; 0x5b22 <usb_callback_tx_empty_notify>
    6652:	80 e0       	ldi	r24, 0x00	; 0
    6654:	30 cf       	rjmp	.-416    	; 0x64b6 <udi_cdc_tx_send>
    6656:	08 95       	ret

00006658 <udi_cdc_data_disable>:
    6658:	80 91 75 25 	lds	r24, 0x2575	; 0x802575 <udi_cdc_nb_data_enabled>
    665c:	81 50       	subi	r24, 0x01	; 1
    665e:	80 93 75 25 	sts	0x2575, r24	; 0x802575 <udi_cdc_nb_data_enabled>
    6662:	80 91 75 25 	lds	r24, 0x2575	; 0x802575 <udi_cdc_nb_data_enabled>
    6666:	56 da       	rcall	.-2900   	; 0x5b14 <usb_callback_cdc_disable>
    6668:	10 92 74 25 	sts	0x2574, r1	; 0x802574 <udi_cdc_data_running>
    666c:	08 95       	ret

0000666e <udi_cdc_comm_setup>:
    666e:	cf 93       	push	r28
    6670:	df 93       	push	r29
    6672:	80 91 a7 25 	lds	r24, 0x25A7	; 0x8025a7 <udd_g_ctrlreq>
    6676:	88 23       	and	r24, r24
    6678:	e4 f4       	brge	.+56     	; 0x66b2 <udi_cdc_comm_setup+0x44>
    667a:	80 76       	andi	r24, 0x60	; 96
    667c:	80 32       	cpi	r24, 0x20	; 32
    667e:	09 f0       	breq	.+2      	; 0x6682 <udi_cdc_comm_setup+0x14>
    6680:	47 c0       	rjmp	.+142    	; 0x6710 <udi_cdc_comm_setup+0xa2>
    6682:	80 91 a8 25 	lds	r24, 0x25A8	; 0x8025a8 <udd_g_ctrlreq+0x1>
    6686:	81 32       	cpi	r24, 0x21	; 33
    6688:	09 f0       	breq	.+2      	; 0x668c <udi_cdc_comm_setup+0x1e>
    668a:	44 c0       	rjmp	.+136    	; 0x6714 <udi_cdc_comm_setup+0xa6>
    668c:	80 91 ad 25 	lds	r24, 0x25AD	; 0x8025ad <udd_g_ctrlreq+0x6>
    6690:	90 91 ae 25 	lds	r25, 0x25AE	; 0x8025ae <udd_g_ctrlreq+0x7>
    6694:	07 97       	sbiw	r24, 0x07	; 7
    6696:	09 f0       	breq	.+2      	; 0x669a <udi_cdc_comm_setup+0x2c>
    6698:	3f c0       	rjmp	.+126    	; 0x6718 <udi_cdc_comm_setup+0xaa>
    669a:	e7 ea       	ldi	r30, 0xA7	; 167
    669c:	f5 e2       	ldi	r31, 0x25	; 37
    669e:	84 e8       	ldi	r24, 0x84	; 132
    66a0:	95 e2       	ldi	r25, 0x25	; 37
    66a2:	80 87       	std	Z+8, r24	; 0x08
    66a4:	91 87       	std	Z+9, r25	; 0x09
    66a6:	87 e0       	ldi	r24, 0x07	; 7
    66a8:	90 e0       	ldi	r25, 0x00	; 0
    66aa:	82 87       	std	Z+10, r24	; 0x0a
    66ac:	93 87       	std	Z+11, r25	; 0x0b
    66ae:	81 e0       	ldi	r24, 0x01	; 1
    66b0:	3a c0       	rjmp	.+116    	; 0x6726 <udi_cdc_comm_setup+0xb8>
    66b2:	80 76       	andi	r24, 0x60	; 96
    66b4:	80 32       	cpi	r24, 0x20	; 32
    66b6:	91 f5       	brne	.+100    	; 0x671c <udi_cdc_comm_setup+0xae>
    66b8:	80 91 a8 25 	lds	r24, 0x25A8	; 0x8025a8 <udd_g_ctrlreq+0x1>
    66bc:	80 32       	cpi	r24, 0x20	; 32
    66be:	19 f0       	breq	.+6      	; 0x66c6 <udi_cdc_comm_setup+0x58>
    66c0:	82 32       	cpi	r24, 0x22	; 34
    66c2:	b9 f0       	breq	.+46     	; 0x66f2 <udi_cdc_comm_setup+0x84>
    66c4:	2d c0       	rjmp	.+90     	; 0x6720 <udi_cdc_comm_setup+0xb2>
    66c6:	80 91 ad 25 	lds	r24, 0x25AD	; 0x8025ad <udd_g_ctrlreq+0x6>
    66ca:	90 91 ae 25 	lds	r25, 0x25AE	; 0x8025ae <udd_g_ctrlreq+0x7>
    66ce:	07 97       	sbiw	r24, 0x07	; 7
    66d0:	49 f5       	brne	.+82     	; 0x6724 <udi_cdc_comm_setup+0xb6>
    66d2:	e7 ea       	ldi	r30, 0xA7	; 167
    66d4:	f5 e2       	ldi	r31, 0x25	; 37
    66d6:	86 e2       	ldi	r24, 0x26	; 38
    66d8:	92 e3       	ldi	r25, 0x32	; 50
    66da:	84 87       	std	Z+12, r24	; 0x0c
    66dc:	95 87       	std	Z+13, r25	; 0x0d
    66de:	84 e8       	ldi	r24, 0x84	; 132
    66e0:	95 e2       	ldi	r25, 0x25	; 37
    66e2:	80 87       	std	Z+8, r24	; 0x08
    66e4:	91 87       	std	Z+9, r25	; 0x09
    66e6:	87 e0       	ldi	r24, 0x07	; 7
    66e8:	90 e0       	ldi	r25, 0x00	; 0
    66ea:	82 87       	std	Z+10, r24	; 0x0a
    66ec:	93 87       	std	Z+11, r25	; 0x0b
    66ee:	81 e0       	ldi	r24, 0x01	; 1
    66f0:	1a c0       	rjmp	.+52     	; 0x6726 <udi_cdc_comm_setup+0xb8>
    66f2:	c7 ea       	ldi	r28, 0xA7	; 167
    66f4:	d5 e2       	ldi	r29, 0x25	; 37
    66f6:	6a 81       	ldd	r22, Y+2	; 0x02
    66f8:	61 70       	andi	r22, 0x01	; 1
    66fa:	80 e0       	ldi	r24, 0x00	; 0
    66fc:	0f da       	rcall	.-3042   	; 0x5b1c <usb_callback_cdc_set_dtr>
    66fe:	6a 81       	ldd	r22, Y+2	; 0x02
    6700:	7b 81       	ldd	r23, Y+3	; 0x03
    6702:	76 95       	lsr	r23
    6704:	67 95       	ror	r22
    6706:	61 70       	andi	r22, 0x01	; 1
    6708:	80 e0       	ldi	r24, 0x00	; 0
    670a:	09 da       	rcall	.-3054   	; 0x5b1e <usb_callback_cdc_set_rts>
    670c:	81 e0       	ldi	r24, 0x01	; 1
    670e:	0b c0       	rjmp	.+22     	; 0x6726 <udi_cdc_comm_setup+0xb8>
    6710:	80 e0       	ldi	r24, 0x00	; 0
    6712:	09 c0       	rjmp	.+18     	; 0x6726 <udi_cdc_comm_setup+0xb8>
    6714:	80 e0       	ldi	r24, 0x00	; 0
    6716:	07 c0       	rjmp	.+14     	; 0x6726 <udi_cdc_comm_setup+0xb8>
    6718:	80 e0       	ldi	r24, 0x00	; 0
    671a:	05 c0       	rjmp	.+10     	; 0x6726 <udi_cdc_comm_setup+0xb8>
    671c:	80 e0       	ldi	r24, 0x00	; 0
    671e:	03 c0       	rjmp	.+6      	; 0x6726 <udi_cdc_comm_setup+0xb8>
    6720:	80 e0       	ldi	r24, 0x00	; 0
    6722:	01 c0       	rjmp	.+2      	; 0x6726 <udi_cdc_comm_setup+0xb8>
    6724:	80 e0       	ldi	r24, 0x00	; 0
    6726:	df 91       	pop	r29
    6728:	cf 91       	pop	r28
    672a:	08 95       	ret

0000672c <udi_cdc_multi_get_nb_received_data>:
    672c:	cf 93       	push	r28
    672e:	df 93       	push	r29
    6730:	1f 92       	push	r1
    6732:	cd b7       	in	r28, 0x3d	; 61
    6734:	de b7       	in	r29, 0x3e	; 62
    6736:	8f b7       	in	r24, 0x3f	; 63
    6738:	89 83       	std	Y+1, r24	; 0x01
    673a:	f8 94       	cli
    673c:	49 81       	ldd	r20, Y+1	; 0x01
    673e:	20 91 ed 24 	lds	r18, 0x24ED	; 0x8024ed <udi_cdc_rx_pos>
    6742:	30 91 ee 24 	lds	r19, 0x24EE	; 0x8024ee <udi_cdc_rx_pos+0x1>
    6746:	e0 91 ef 24 	lds	r30, 0x24EF	; 0x8024ef <udi_cdc_rx_buf_sel>
    674a:	f0 e0       	ldi	r31, 0x00	; 0
    674c:	ee 0f       	add	r30, r30
    674e:	ff 1f       	adc	r31, r31
    6750:	e0 51       	subi	r30, 0x10	; 16
    6752:	fb 4d       	sbci	r31, 0xDB	; 219
    6754:	80 81       	ld	r24, Z
    6756:	91 81       	ldd	r25, Z+1	; 0x01
    6758:	4f bf       	out	0x3f, r20	; 63
    675a:	82 1b       	sub	r24, r18
    675c:	93 0b       	sbc	r25, r19
    675e:	0f 90       	pop	r0
    6760:	df 91       	pop	r29
    6762:	cf 91       	pop	r28
    6764:	08 95       	ret

00006766 <udi_cdc_multi_is_rx_ready>:
    6766:	e2 df       	rcall	.-60     	; 0x672c <udi_cdc_multi_get_nb_received_data>
    6768:	21 e0       	ldi	r18, 0x01	; 1
    676a:	89 2b       	or	r24, r25
    676c:	09 f4       	brne	.+2      	; 0x6770 <udi_cdc_multi_is_rx_ready+0xa>
    676e:	20 e0       	ldi	r18, 0x00	; 0
    6770:	82 2f       	mov	r24, r18
    6772:	08 95       	ret

00006774 <udi_cdc_rx_start>:
    6774:	0f 93       	push	r16
    6776:	1f 93       	push	r17
    6778:	cf 93       	push	r28
    677a:	df 93       	push	r29
    677c:	1f 92       	push	r1
    677e:	cd b7       	in	r28, 0x3d	; 61
    6780:	de b7       	in	r29, 0x3e	; 62
    6782:	8f b7       	in	r24, 0x3f	; 63
    6784:	89 83       	std	Y+1, r24	; 0x01
    6786:	f8 94       	cli
    6788:	99 81       	ldd	r25, Y+1	; 0x01
    678a:	20 91 ef 24 	lds	r18, 0x24EF	; 0x8024ef <udi_cdc_rx_buf_sel>
    678e:	80 91 ec 24 	lds	r24, 0x24EC	; 0x8024ec <udi_cdc_rx_trans_ongoing>
    6792:	81 11       	cpse	r24, r1
    6794:	10 c0       	rjmp	.+32     	; 0x67b6 <udi_cdc_rx_start+0x42>
    6796:	60 91 ed 24 	lds	r22, 0x24ED	; 0x8024ed <udi_cdc_rx_pos>
    679a:	70 91 ee 24 	lds	r23, 0x24EE	; 0x8024ee <udi_cdc_rx_pos+0x1>
    679e:	02 2f       	mov	r16, r18
    67a0:	10 e0       	ldi	r17, 0x00	; 0
    67a2:	f8 01       	movw	r30, r16
    67a4:	ee 0f       	add	r30, r30
    67a6:	ff 1f       	adc	r31, r31
    67a8:	e0 51       	subi	r30, 0x10	; 16
    67aa:	fb 4d       	sbci	r31, 0xDB	; 219
    67ac:	40 81       	ld	r20, Z
    67ae:	51 81       	ldd	r21, Z+1	; 0x01
    67b0:	64 17       	cp	r22, r20
    67b2:	75 07       	cpc	r23, r21
    67b4:	18 f4       	brcc	.+6      	; 0x67bc <udi_cdc_rx_start+0x48>
    67b6:	9f bf       	out	0x3f, r25	; 63
    67b8:	80 e0       	ldi	r24, 0x00	; 0
    67ba:	27 c0       	rjmp	.+78     	; 0x680a <udi_cdc_rx_start+0x96>
    67bc:	10 92 ed 24 	sts	0x24ED, r1	; 0x8024ed <udi_cdc_rx_pos>
    67c0:	10 92 ee 24 	sts	0x24EE, r1	; 0x8024ee <udi_cdc_rx_pos+0x1>
    67c4:	81 e0       	ldi	r24, 0x01	; 1
    67c6:	21 11       	cpse	r18, r1
    67c8:	80 e0       	ldi	r24, 0x00	; 0
    67ca:	80 93 ef 24 	sts	0x24EF, r24	; 0x8024ef <udi_cdc_rx_buf_sel>
    67ce:	81 e0       	ldi	r24, 0x01	; 1
    67d0:	80 93 ec 24 	sts	0x24EC, r24	; 0x8024ec <udi_cdc_rx_trans_ongoing>
    67d4:	9f bf       	out	0x3f, r25	; 63
    67d6:	80 e0       	ldi	r24, 0x00	; 0
    67d8:	c6 df       	rcall	.-116    	; 0x6766 <udi_cdc_multi_is_rx_ready>
    67da:	88 23       	and	r24, r24
    67dc:	11 f0       	breq	.+4      	; 0x67e2 <udi_cdc_rx_start+0x6e>
    67de:	80 e0       	ldi	r24, 0x00	; 0
    67e0:	9f d9       	rcall	.-3266   	; 0x5b20 <usb_callback_rx_notify>
    67e2:	a8 01       	movw	r20, r16
    67e4:	00 24       	eor	r0, r0
    67e6:	56 95       	lsr	r21
    67e8:	47 95       	ror	r20
    67ea:	07 94       	ror	r0
    67ec:	56 95       	lsr	r21
    67ee:	47 95       	ror	r20
    67f0:	07 94       	ror	r0
    67f2:	54 2f       	mov	r21, r20
    67f4:	40 2d       	mov	r20, r0
    67f6:	4c 50       	subi	r20, 0x0C	; 12
    67f8:	5b 4d       	sbci	r21, 0xDB	; 219
    67fa:	0d e3       	ldi	r16, 0x3D	; 61
    67fc:	14 e3       	ldi	r17, 0x34	; 52
    67fe:	20 e4       	ldi	r18, 0x40	; 64
    6800:	30 e0       	ldi	r19, 0x00	; 0
    6802:	61 e0       	ldi	r22, 0x01	; 1
    6804:	82 e0       	ldi	r24, 0x02	; 2
    6806:	0e 94 50 26 	call	0x4ca0	; 0x4ca0 <udd_ep_run>
    680a:	0f 90       	pop	r0
    680c:	df 91       	pop	r29
    680e:	cf 91       	pop	r28
    6810:	1f 91       	pop	r17
    6812:	0f 91       	pop	r16
    6814:	08 95       	ret

00006816 <udi_cdc_data_enable>:
    6816:	10 92 75 25 	sts	0x2575, r1	; 0x802575 <udi_cdc_nb_data_enabled>
    681a:	10 92 64 24 	sts	0x2464, r1	; 0x802464 <udi_cdc_tx_trans_ongoing>
    681e:	10 92 63 24 	sts	0x2463, r1	; 0x802463 <udi_cdc_tx_both_buf_to_send>
    6822:	10 92 67 24 	sts	0x2467, r1	; 0x802467 <udi_cdc_tx_buf_sel>
    6826:	e8 e6       	ldi	r30, 0x68	; 104
    6828:	f4 e2       	ldi	r31, 0x24	; 36
    682a:	10 82       	st	Z, r1
    682c:	11 82       	std	Z+1, r1	; 0x01
    682e:	12 82       	std	Z+2, r1	; 0x02
    6830:	13 82       	std	Z+3, r1	; 0x03
    6832:	10 92 65 24 	sts	0x2465, r1	; 0x802465 <udi_cdc_tx_sof_num>
    6836:	10 92 66 24 	sts	0x2466, r1	; 0x802466 <udi_cdc_tx_sof_num+0x1>
    683a:	80 e0       	ldi	r24, 0x00	; 0
    683c:	3c de       	rcall	.-904    	; 0x64b6 <udi_cdc_tx_send>
    683e:	10 92 ec 24 	sts	0x24EC, r1	; 0x8024ec <udi_cdc_rx_trans_ongoing>
    6842:	10 92 ef 24 	sts	0x24EF, r1	; 0x8024ef <udi_cdc_rx_buf_sel>
    6846:	e0 ef       	ldi	r30, 0xF0	; 240
    6848:	f4 e2       	ldi	r31, 0x24	; 36
    684a:	10 82       	st	Z, r1
    684c:	11 82       	std	Z+1, r1	; 0x01
    684e:	12 82       	std	Z+2, r1	; 0x02
    6850:	13 82       	std	Z+3, r1	; 0x03
    6852:	10 92 ed 24 	sts	0x24ED, r1	; 0x8024ed <udi_cdc_rx_pos>
    6856:	10 92 ee 24 	sts	0x24EE, r1	; 0x8024ee <udi_cdc_rx_pos+0x1>
    685a:	80 e0       	ldi	r24, 0x00	; 0
    685c:	8b df       	rcall	.-234    	; 0x6774 <udi_cdc_rx_start>
    685e:	88 23       	and	r24, r24
    6860:	59 f0       	breq	.+22     	; 0x6878 <udi_cdc_data_enable+0x62>
    6862:	90 91 75 25 	lds	r25, 0x2575	; 0x802575 <udi_cdc_nb_data_enabled>
    6866:	9f 5f       	subi	r25, 0xFF	; 255
    6868:	90 93 75 25 	sts	0x2575, r25	; 0x802575 <udi_cdc_nb_data_enabled>
    686c:	90 91 75 25 	lds	r25, 0x2575	; 0x802575 <udi_cdc_nb_data_enabled>
    6870:	91 30       	cpi	r25, 0x01	; 1
    6872:	11 f4       	brne	.+4      	; 0x6878 <udi_cdc_data_enable+0x62>
    6874:	90 93 74 25 	sts	0x2574, r25	; 0x802574 <udi_cdc_data_running>
    6878:	08 95       	ret

0000687a <udi_cdc_data_received>:
    687a:	0f 93       	push	r16
    687c:	1f 93       	push	r17
    687e:	81 11       	cpse	r24, r1
    6880:	29 c0       	rjmp	.+82     	; 0x68d4 <udi_cdc_data_received+0x5a>
    6882:	80 91 ef 24 	lds	r24, 0x24EF	; 0x8024ef <udi_cdc_rx_buf_sel>
    6886:	e1 e0       	ldi	r30, 0x01	; 1
    6888:	81 11       	cpse	r24, r1
    688a:	e0 e0       	ldi	r30, 0x00	; 0
    688c:	84 2f       	mov	r24, r20
    688e:	61 15       	cp	r22, r1
    6890:	71 05       	cpc	r23, r1
    6892:	a9 f4       	brne	.+42     	; 0x68be <udi_cdc_data_received+0x44>
    6894:	4e 2f       	mov	r20, r30
    6896:	50 e0       	ldi	r21, 0x00	; 0
    6898:	00 24       	eor	r0, r0
    689a:	56 95       	lsr	r21
    689c:	47 95       	ror	r20
    689e:	07 94       	ror	r0
    68a0:	56 95       	lsr	r21
    68a2:	47 95       	ror	r20
    68a4:	07 94       	ror	r0
    68a6:	54 2f       	mov	r21, r20
    68a8:	40 2d       	mov	r20, r0
    68aa:	4c 50       	subi	r20, 0x0C	; 12
    68ac:	5b 4d       	sbci	r21, 0xDB	; 219
    68ae:	0d e3       	ldi	r16, 0x3D	; 61
    68b0:	14 e3       	ldi	r17, 0x34	; 52
    68b2:	20 e4       	ldi	r18, 0x40	; 64
    68b4:	30 e0       	ldi	r19, 0x00	; 0
    68b6:	61 e0       	ldi	r22, 0x01	; 1
    68b8:	0e 94 50 26 	call	0x4ca0	; 0x4ca0 <udd_ep_run>
    68bc:	0b c0       	rjmp	.+22     	; 0x68d4 <udi_cdc_data_received+0x5a>
    68be:	f0 e0       	ldi	r31, 0x00	; 0
    68c0:	ee 0f       	add	r30, r30
    68c2:	ff 1f       	adc	r31, r31
    68c4:	e0 51       	subi	r30, 0x10	; 16
    68c6:	fb 4d       	sbci	r31, 0xDB	; 219
    68c8:	60 83       	st	Z, r22
    68ca:	71 83       	std	Z+1, r23	; 0x01
    68cc:	10 92 ec 24 	sts	0x24EC, r1	; 0x8024ec <udi_cdc_rx_trans_ongoing>
    68d0:	80 e0       	ldi	r24, 0x00	; 0
    68d2:	50 df       	rcall	.-352    	; 0x6774 <udi_cdc_rx_start>
    68d4:	1f 91       	pop	r17
    68d6:	0f 91       	pop	r16
    68d8:	08 95       	ret

000068da <udi_cdc_multi_getc>:
    68da:	ef 92       	push	r14
    68dc:	ff 92       	push	r15
    68de:	1f 93       	push	r17
    68e0:	cf 93       	push	r28
    68e2:	df 93       	push	r29
    68e4:	1f 92       	push	r1
    68e6:	cd b7       	in	r28, 0x3d	; 61
    68e8:	de b7       	in	r29, 0x3e	; 62
    68ea:	11 e0       	ldi	r17, 0x01	; 1
    68ec:	80 91 8a 25 	lds	r24, 0x258A	; 0x80258a <udi_cdc_line_coding+0x6>
    68f0:	89 30       	cpi	r24, 0x09	; 9
    68f2:	09 f0       	breq	.+2      	; 0x68f6 <udi_cdc_multi_getc+0x1c>
    68f4:	10 e0       	ldi	r17, 0x00	; 0
    68f6:	40 e0       	ldi	r20, 0x00	; 0
    68f8:	50 e0       	ldi	r21, 0x00	; 0
    68fa:	8f b7       	in	r24, 0x3f	; 63
    68fc:	89 83       	std	Y+1, r24	; 0x01
    68fe:	f8 94       	cli
    6900:	a9 81       	ldd	r26, Y+1	; 0x01
    6902:	20 91 ed 24 	lds	r18, 0x24ED	; 0x8024ed <udi_cdc_rx_pos>
    6906:	30 91 ee 24 	lds	r19, 0x24EE	; 0x8024ee <udi_cdc_rx_pos+0x1>
    690a:	80 91 ef 24 	lds	r24, 0x24EF	; 0x8024ef <udi_cdc_rx_buf_sel>
    690e:	90 e0       	ldi	r25, 0x00	; 0
    6910:	fc 01       	movw	r30, r24
    6912:	ee 0f       	add	r30, r30
    6914:	ff 1f       	adc	r31, r31
    6916:	e0 51       	subi	r30, 0x10	; 16
    6918:	fb 4d       	sbci	r31, 0xDB	; 219
    691a:	60 81       	ld	r22, Z
    691c:	71 81       	ldd	r23, Z+1	; 0x01
    691e:	af bf       	out	0x3f, r26	; 63
    6920:	26 17       	cp	r18, r22
    6922:	37 07       	cpc	r19, r23
    6924:	30 f0       	brcs	.+12     	; 0x6932 <udi_cdc_multi_getc+0x58>
    6926:	80 91 74 25 	lds	r24, 0x2574	; 0x802574 <udi_cdc_data_running>
    692a:	81 11       	cpse	r24, r1
    692c:	e6 cf       	rjmp	.-52     	; 0x68fa <udi_cdc_multi_getc+0x20>
    692e:	90 e0       	ldi	r25, 0x00	; 0
    6930:	21 c0       	rjmp	.+66     	; 0x6974 <udi_cdc_multi_getc+0x9a>
    6932:	fc 01       	movw	r30, r24
    6934:	00 24       	eor	r0, r0
    6936:	f6 95       	lsr	r31
    6938:	e7 95       	ror	r30
    693a:	07 94       	ror	r0
    693c:	f6 95       	lsr	r31
    693e:	e7 95       	ror	r30
    6940:	07 94       	ror	r0
    6942:	fe 2f       	mov	r31, r30
    6944:	e0 2d       	mov	r30, r0
    6946:	ec 50       	subi	r30, 0x0C	; 12
    6948:	fb 4d       	sbci	r31, 0xDB	; 219
    694a:	e2 0f       	add	r30, r18
    694c:	f3 1f       	adc	r31, r19
    694e:	80 81       	ld	r24, Z
    6950:	7a 01       	movw	r14, r20
    6952:	e8 2a       	or	r14, r24
    6954:	2f 5f       	subi	r18, 0xFF	; 255
    6956:	3f 4f       	sbci	r19, 0xFF	; 255
    6958:	20 93 ed 24 	sts	0x24ED, r18	; 0x8024ed <udi_cdc_rx_pos>
    695c:	30 93 ee 24 	sts	0x24EE, r19	; 0x8024ee <udi_cdc_rx_pos+0x1>
    6960:	80 e0       	ldi	r24, 0x00	; 0
    6962:	08 df       	rcall	.-496    	; 0x6774 <udi_cdc_rx_start>
    6964:	11 23       	and	r17, r17
    6966:	21 f0       	breq	.+8      	; 0x6970 <udi_cdc_multi_getc+0x96>
    6968:	5e 2d       	mov	r21, r14
    696a:	44 27       	eor	r20, r20
    696c:	10 e0       	ldi	r17, 0x00	; 0
    696e:	c5 cf       	rjmp	.-118    	; 0x68fa <udi_cdc_multi_getc+0x20>
    6970:	8e 2d       	mov	r24, r14
    6972:	9f 2d       	mov	r25, r15
    6974:	0f 90       	pop	r0
    6976:	df 91       	pop	r29
    6978:	cf 91       	pop	r28
    697a:	1f 91       	pop	r17
    697c:	ff 90       	pop	r15
    697e:	ef 90       	pop	r14
    6980:	08 95       	ret

00006982 <udi_cdc_getc>:
    6982:	80 e0       	ldi	r24, 0x00	; 0
    6984:	aa cf       	rjmp	.-172    	; 0x68da <udi_cdc_multi_getc>
    6986:	08 95       	ret

00006988 <udi_cdc_multi_get_free_tx_buffer>:
    6988:	cf 93       	push	r28
    698a:	df 93       	push	r29
    698c:	1f 92       	push	r1
    698e:	cd b7       	in	r28, 0x3d	; 61
    6990:	de b7       	in	r29, 0x3e	; 62
    6992:	8f b7       	in	r24, 0x3f	; 63
    6994:	89 83       	std	Y+1, r24	; 0x01
    6996:	f8 94       	cli
    6998:	99 81       	ldd	r25, Y+1	; 0x01
    699a:	80 91 67 24 	lds	r24, 0x2467	; 0x802467 <udi_cdc_tx_buf_sel>
    699e:	e8 2f       	mov	r30, r24
    69a0:	f0 e0       	ldi	r31, 0x00	; 0
    69a2:	ee 0f       	add	r30, r30
    69a4:	ff 1f       	adc	r31, r31
    69a6:	e8 59       	subi	r30, 0x98	; 152
    69a8:	fb 4d       	sbci	r31, 0xDB	; 219
    69aa:	20 81       	ld	r18, Z
    69ac:	31 81       	ldd	r19, Z+1	; 0x01
    69ae:	20 34       	cpi	r18, 0x40	; 64
    69b0:	31 05       	cpc	r19, r1
    69b2:	89 f4       	brne	.+34     	; 0x69d6 <udi_cdc_multi_get_free_tx_buffer+0x4e>
    69b4:	40 91 64 24 	lds	r20, 0x2464	; 0x802464 <udi_cdc_tx_trans_ongoing>
    69b8:	41 11       	cpse	r20, r1
    69ba:	0d c0       	rjmp	.+26     	; 0x69d6 <udi_cdc_multi_get_free_tx_buffer+0x4e>
    69bc:	40 91 63 24 	lds	r20, 0x2463	; 0x802463 <udi_cdc_tx_both_buf_to_send>
    69c0:	41 11       	cpse	r20, r1
    69c2:	09 c0       	rjmp	.+18     	; 0x69d6 <udi_cdc_multi_get_free_tx_buffer+0x4e>
    69c4:	21 e0       	ldi	r18, 0x01	; 1
    69c6:	20 93 63 24 	sts	0x2463, r18	; 0x802463 <udi_cdc_tx_both_buf_to_send>
    69ca:	81 11       	cpse	r24, r1
    69cc:	20 e0       	ldi	r18, 0x00	; 0
    69ce:	20 93 67 24 	sts	0x2467, r18	; 0x802467 <udi_cdc_tx_buf_sel>
    69d2:	20 e0       	ldi	r18, 0x00	; 0
    69d4:	30 e0       	ldi	r19, 0x00	; 0
    69d6:	9f bf       	out	0x3f, r25	; 63
    69d8:	80 e4       	ldi	r24, 0x40	; 64
    69da:	90 e0       	ldi	r25, 0x00	; 0
    69dc:	82 1b       	sub	r24, r18
    69de:	93 0b       	sbc	r25, r19
    69e0:	0f 90       	pop	r0
    69e2:	df 91       	pop	r29
    69e4:	cf 91       	pop	r28
    69e6:	08 95       	ret

000069e8 <udi_cdc_multi_is_tx_ready>:
    69e8:	cf df       	rcall	.-98     	; 0x6988 <udi_cdc_multi_get_free_tx_buffer>
    69ea:	21 e0       	ldi	r18, 0x01	; 1
    69ec:	89 2b       	or	r24, r25
    69ee:	09 f4       	brne	.+2      	; 0x69f2 <udi_cdc_multi_is_tx_ready+0xa>
    69f0:	20 e0       	ldi	r18, 0x00	; 0
    69f2:	82 2f       	mov	r24, r18
    69f4:	08 95       	ret

000069f6 <udi_cdc_multi_putc>:
    69f6:	ff 92       	push	r15
    69f8:	0f 93       	push	r16
    69fa:	1f 93       	push	r17
    69fc:	cf 93       	push	r28
    69fe:	df 93       	push	r29
    6a00:	1f 92       	push	r1
    6a02:	cd b7       	in	r28, 0x3d	; 61
    6a04:	de b7       	in	r29, 0x3e	; 62
    6a06:	f6 2e       	mov	r15, r22
    6a08:	17 2f       	mov	r17, r23
    6a0a:	01 e0       	ldi	r16, 0x01	; 1
    6a0c:	80 91 8a 25 	lds	r24, 0x258A	; 0x80258a <udi_cdc_line_coding+0x6>
    6a10:	89 30       	cpi	r24, 0x09	; 9
    6a12:	09 f0       	breq	.+2      	; 0x6a16 <udi_cdc_multi_putc+0x20>
    6a14:	00 e0       	ldi	r16, 0x00	; 0
    6a16:	80 e0       	ldi	r24, 0x00	; 0
    6a18:	e7 df       	rcall	.-50     	; 0x69e8 <udi_cdc_multi_is_tx_ready>
    6a1a:	81 11       	cpse	r24, r1
    6a1c:	07 c0       	rjmp	.+14     	; 0x6a2c <udi_cdc_multi_putc+0x36>
    6a1e:	80 91 74 25 	lds	r24, 0x2574	; 0x802574 <udi_cdc_data_running>
    6a22:	81 11       	cpse	r24, r1
    6a24:	f8 cf       	rjmp	.-16     	; 0x6a16 <udi_cdc_multi_putc+0x20>
    6a26:	80 e0       	ldi	r24, 0x00	; 0
    6a28:	90 e0       	ldi	r25, 0x00	; 0
    6a2a:	2c c0       	rjmp	.+88     	; 0x6a84 <udi_cdc_multi_putc+0x8e>
    6a2c:	8f b7       	in	r24, 0x3f	; 63
    6a2e:	89 83       	std	Y+1, r24	; 0x01
    6a30:	f8 94       	cli
    6a32:	49 81       	ldd	r20, Y+1	; 0x01
    6a34:	80 91 67 24 	lds	r24, 0x2467	; 0x802467 <udi_cdc_tx_buf_sel>
    6a38:	90 e0       	ldi	r25, 0x00	; 0
    6a3a:	fc 01       	movw	r30, r24
    6a3c:	ee 0f       	add	r30, r30
    6a3e:	ff 1f       	adc	r31, r31
    6a40:	e8 59       	subi	r30, 0x98	; 152
    6a42:	fb 4d       	sbci	r31, 0xDB	; 219
    6a44:	20 81       	ld	r18, Z
    6a46:	31 81       	ldd	r19, Z+1	; 0x01
    6a48:	b9 01       	movw	r22, r18
    6a4a:	6f 5f       	subi	r22, 0xFF	; 255
    6a4c:	7f 4f       	sbci	r23, 0xFF	; 255
    6a4e:	60 83       	st	Z, r22
    6a50:	71 83       	std	Z+1, r23	; 0x01
    6a52:	00 24       	eor	r0, r0
    6a54:	96 95       	lsr	r25
    6a56:	87 95       	ror	r24
    6a58:	07 94       	ror	r0
    6a5a:	96 95       	lsr	r25
    6a5c:	87 95       	ror	r24
    6a5e:	07 94       	ror	r0
    6a60:	98 2f       	mov	r25, r24
    6a62:	80 2d       	mov	r24, r0
    6a64:	84 59       	subi	r24, 0x94	; 148
    6a66:	9b 4d       	sbci	r25, 0xDB	; 219
    6a68:	fc 01       	movw	r30, r24
    6a6a:	e2 0f       	add	r30, r18
    6a6c:	f3 1f       	adc	r31, r19
    6a6e:	f0 82       	st	Z, r15
    6a70:	4f bf       	out	0x3f, r20	; 63
    6a72:	00 23       	and	r16, r16
    6a74:	29 f0       	breq	.+10     	; 0x6a80 <udi_cdc_multi_putc+0x8a>
    6a76:	f1 2e       	mov	r15, r17
    6a78:	11 0f       	add	r17, r17
    6a7a:	11 0b       	sbc	r17, r17
    6a7c:	00 e0       	ldi	r16, 0x00	; 0
    6a7e:	cb cf       	rjmp	.-106    	; 0x6a16 <udi_cdc_multi_putc+0x20>
    6a80:	81 e0       	ldi	r24, 0x01	; 1
    6a82:	90 e0       	ldi	r25, 0x00	; 0
    6a84:	0f 90       	pop	r0
    6a86:	df 91       	pop	r29
    6a88:	cf 91       	pop	r28
    6a8a:	1f 91       	pop	r17
    6a8c:	0f 91       	pop	r16
    6a8e:	ff 90       	pop	r15
    6a90:	08 95       	ret

00006a92 <udi_cdc_putc>:
    6a92:	bc 01       	movw	r22, r24
    6a94:	80 e0       	ldi	r24, 0x00	; 0
    6a96:	af cf       	rjmp	.-162    	; 0x69f6 <udi_cdc_multi_putc>
    6a98:	08 95       	ret

00006a9a <udc_next_desc_in_iface>:
/*! \brief Stop the USB Device stack
 */
void udc_stop(void)
{
	udd_disable();
	udc_reset();
    6a9a:	e0 91 90 25 	lds	r30, 0x2590	; 0x802590 <udc_ptr_conf>
    6a9e:	f0 91 91 25 	lds	r31, 0x2591	; 0x802591 <udc_ptr_conf+0x1>
    6aa2:	01 90       	ld	r0, Z+
    6aa4:	f0 81       	ld	r31, Z
    6aa6:	e0 2d       	mov	r30, r0
    6aa8:	22 81       	ldd	r18, Z+2	; 0x02
    6aaa:	33 81       	ldd	r19, Z+3	; 0x03
    6aac:	2e 0f       	add	r18, r30
    6aae:	3f 1f       	adc	r19, r31
    6ab0:	fc 01       	movw	r30, r24
    6ab2:	40 81       	ld	r20, Z
    6ab4:	e4 0f       	add	r30, r20
    6ab6:	f1 1d       	adc	r31, r1
    6ab8:	e2 17       	cp	r30, r18
    6aba:	f3 07       	cpc	r31, r19
    6abc:	a0 f4       	brcc	.+40     	; 0x6ae6 <udc_next_desc_in_iface+0x4c>
    6abe:	81 81       	ldd	r24, Z+1	; 0x01
    6ac0:	84 30       	cpi	r24, 0x04	; 4
    6ac2:	a1 f0       	breq	.+40     	; 0x6aec <udc_next_desc_in_iface+0x52>
    6ac4:	86 13       	cpse	r24, r22
    6ac6:	06 c0       	rjmp	.+12     	; 0x6ad4 <udc_next_desc_in_iface+0x3a>
    6ac8:	14 c0       	rjmp	.+40     	; 0x6af2 <udc_next_desc_in_iface+0x58>
    6aca:	81 81       	ldd	r24, Z+1	; 0x01
    6acc:	84 30       	cpi	r24, 0x04	; 4
    6ace:	a1 f0       	breq	.+40     	; 0x6af8 <udc_next_desc_in_iface+0x5e>
    6ad0:	86 17       	cp	r24, r22
    6ad2:	a9 f0       	breq	.+42     	; 0x6afe <udc_next_desc_in_iface+0x64>
    6ad4:	80 81       	ld	r24, Z
    6ad6:	e8 0f       	add	r30, r24
    6ad8:	f1 1d       	adc	r31, r1
    6ada:	e2 17       	cp	r30, r18
    6adc:	f3 07       	cpc	r31, r19
    6ade:	a8 f3       	brcs	.-22     	; 0x6aca <udc_next_desc_in_iface+0x30>
    6ae0:	80 e0       	ldi	r24, 0x00	; 0
    6ae2:	90 e0       	ldi	r25, 0x00	; 0
    6ae4:	08 95       	ret
    6ae6:	80 e0       	ldi	r24, 0x00	; 0
    6ae8:	90 e0       	ldi	r25, 0x00	; 0
    6aea:	08 95       	ret
    6aec:	80 e0       	ldi	r24, 0x00	; 0
    6aee:	90 e0       	ldi	r25, 0x00	; 0
    6af0:	08 95       	ret
    6af2:	8e 2f       	mov	r24, r30
    6af4:	9f 2f       	mov	r25, r31
    6af6:	08 95       	ret
    6af8:	80 e0       	ldi	r24, 0x00	; 0
    6afa:	90 e0       	ldi	r25, 0x00	; 0
    6afc:	08 95       	ret
    6afe:	8e 2f       	mov	r24, r30
    6b00:	9f 2f       	mov	r25, r31
    6b02:	08 95       	ret

00006b04 <udc_valid_address>:
    6b04:	80 91 a9 25 	lds	r24, 0x25A9	; 0x8025a9 <udd_g_ctrlreq+0x2>
    6b08:	8f 77       	andi	r24, 0x7F	; 127
    6b0a:	0c 94 61 25 	jmp	0x4ac2	; 0x4ac2 <udd_set_address>
    6b0e:	08 95       	ret

00006b10 <udc_update_iface_desc>:
    6b10:	90 91 92 25 	lds	r25, 0x2592	; 0x802592 <udc_num_configuration>
    6b14:	99 23       	and	r25, r25
    6b16:	81 f1       	breq	.+96     	; 0x6b78 <udc_update_iface_desc+0x68>
    6b18:	e0 91 90 25 	lds	r30, 0x2590	; 0x802590 <udc_ptr_conf>
    6b1c:	f0 91 91 25 	lds	r31, 0x2591	; 0x802591 <udc_ptr_conf+0x1>
    6b20:	01 90       	ld	r0, Z+
    6b22:	f0 81       	ld	r31, Z
    6b24:	e0 2d       	mov	r30, r0
    6b26:	94 81       	ldd	r25, Z+4	; 0x04
    6b28:	89 17       	cp	r24, r25
    6b2a:	40 f5       	brcc	.+80     	; 0x6b7c <udc_update_iface_desc+0x6c>
    6b2c:	e0 93 8e 25 	sts	0x258E, r30	; 0x80258e <udc_ptr_iface>
    6b30:	f0 93 8f 25 	sts	0x258F, r31	; 0x80258f <udc_ptr_iface+0x1>
    6b34:	22 81       	ldd	r18, Z+2	; 0x02
    6b36:	33 81       	ldd	r19, Z+3	; 0x03
    6b38:	2e 0f       	add	r18, r30
    6b3a:	3f 1f       	adc	r19, r31
    6b3c:	e2 17       	cp	r30, r18
    6b3e:	f3 07       	cpc	r31, r19
    6b40:	f8 f4       	brcc	.+62     	; 0x6b80 <udc_update_iface_desc+0x70>
    6b42:	91 81       	ldd	r25, Z+1	; 0x01
    6b44:	94 30       	cpi	r25, 0x04	; 4
    6b46:	61 f4       	brne	.+24     	; 0x6b60 <udc_update_iface_desc+0x50>
    6b48:	92 81       	ldd	r25, Z+2	; 0x02
    6b4a:	89 13       	cpse	r24, r25
    6b4c:	09 c0       	rjmp	.+18     	; 0x6b60 <udc_update_iface_desc+0x50>
    6b4e:	93 81       	ldd	r25, Z+3	; 0x03
    6b50:	96 13       	cpse	r25, r22
    6b52:	06 c0       	rjmp	.+12     	; 0x6b60 <udc_update_iface_desc+0x50>
    6b54:	e0 93 8e 25 	sts	0x258E, r30	; 0x80258e <udc_ptr_iface>
    6b58:	f0 93 8f 25 	sts	0x258F, r31	; 0x80258f <udc_ptr_iface+0x1>
    6b5c:	81 e0       	ldi	r24, 0x01	; 1
    6b5e:	08 95       	ret
    6b60:	90 81       	ld	r25, Z
    6b62:	e9 0f       	add	r30, r25
    6b64:	f1 1d       	adc	r31, r1
    6b66:	e2 17       	cp	r30, r18
    6b68:	f3 07       	cpc	r31, r19
    6b6a:	58 f3       	brcs	.-42     	; 0x6b42 <udc_update_iface_desc+0x32>
    6b6c:	e0 93 8e 25 	sts	0x258E, r30	; 0x80258e <udc_ptr_iface>
    6b70:	f0 93 8f 25 	sts	0x258F, r31	; 0x80258f <udc_ptr_iface+0x1>
    6b74:	80 e0       	ldi	r24, 0x00	; 0
    6b76:	08 95       	ret
    6b78:	80 e0       	ldi	r24, 0x00	; 0
    6b7a:	08 95       	ret
    6b7c:	80 e0       	ldi	r24, 0x00	; 0
    6b7e:	08 95       	ret
    6b80:	80 e0       	ldi	r24, 0x00	; 0
    6b82:	08 95       	ret

00006b84 <udc_iface_disable>:
    6b84:	ef 92       	push	r14
    6b86:	ff 92       	push	r15
    6b88:	1f 93       	push	r17
    6b8a:	cf 93       	push	r28
    6b8c:	df 93       	push	r29
    6b8e:	c8 2f       	mov	r28, r24
    6b90:	60 e0       	ldi	r22, 0x00	; 0
    6b92:	be df       	rcall	.-132    	; 0x6b10 <udc_update_iface_desc>
    6b94:	18 2f       	mov	r17, r24
    6b96:	88 23       	and	r24, r24
    6b98:	81 f1       	breq	.+96     	; 0x6bfa <udc_iface_disable+0x76>
    6b9a:	a0 91 90 25 	lds	r26, 0x2590	; 0x802590 <udc_ptr_conf>
    6b9e:	b0 91 91 25 	lds	r27, 0x2591	; 0x802591 <udc_ptr_conf+0x1>
    6ba2:	ec 2f       	mov	r30, r28
    6ba4:	f0 e0       	ldi	r31, 0x00	; 0
    6ba6:	ee 0f       	add	r30, r30
    6ba8:	ff 1f       	adc	r31, r31
    6baa:	12 96       	adiw	r26, 0x02	; 2
    6bac:	8d 91       	ld	r24, X+
    6bae:	9c 91       	ld	r25, X
    6bb0:	13 97       	sbiw	r26, 0x03	; 3
    6bb2:	e8 0f       	add	r30, r24
    6bb4:	f9 1f       	adc	r31, r25
    6bb6:	e0 80       	ld	r14, Z
    6bb8:	f1 80       	ldd	r15, Z+1	; 0x01
    6bba:	d7 01       	movw	r26, r14
    6bbc:	16 96       	adiw	r26, 0x06	; 6
    6bbe:	ed 91       	ld	r30, X+
    6bc0:	fc 91       	ld	r31, X
    6bc2:	17 97       	sbiw	r26, 0x07	; 7
    6bc4:	19 95       	eicall
    6bc6:	68 2f       	mov	r22, r24
    6bc8:	8c 2f       	mov	r24, r28
    6bca:	a2 df       	rcall	.-188    	; 0x6b10 <udc_update_iface_desc>
    6bcc:	18 2f       	mov	r17, r24
    6bce:	88 23       	and	r24, r24
    6bd0:	a1 f0       	breq	.+40     	; 0x6bfa <udc_iface_disable+0x76>
    6bd2:	c0 91 8e 25 	lds	r28, 0x258E	; 0x80258e <udc_ptr_iface>
    6bd6:	d0 91 8f 25 	lds	r29, 0x258F	; 0x80258f <udc_ptr_iface+0x1>
    6bda:	65 e0       	ldi	r22, 0x05	; 5
    6bdc:	ce 01       	movw	r24, r28
    6bde:	5d df       	rcall	.-326    	; 0x6a9a <udc_next_desc_in_iface>
    6be0:	ec 01       	movw	r28, r24
    6be2:	89 2b       	or	r24, r25
    6be4:	21 f0       	breq	.+8      	; 0x6bee <udc_iface_disable+0x6a>
    6be6:	8a 81       	ldd	r24, Y+2	; 0x02
    6be8:	0e 94 6a 27 	call	0x4ed4	; 0x4ed4 <udd_ep_free>
    6bec:	f6 cf       	rjmp	.-20     	; 0x6bda <udc_iface_disable+0x56>
    6bee:	d7 01       	movw	r26, r14
    6bf0:	12 96       	adiw	r26, 0x02	; 2
    6bf2:	ed 91       	ld	r30, X+
    6bf4:	fc 91       	ld	r31, X
    6bf6:	13 97       	sbiw	r26, 0x03	; 3
    6bf8:	19 95       	eicall
    6bfa:	81 2f       	mov	r24, r17
    6bfc:	df 91       	pop	r29
    6bfe:	cf 91       	pop	r28
    6c00:	1f 91       	pop	r17
    6c02:	ff 90       	pop	r15
    6c04:	ef 90       	pop	r14
    6c06:	08 95       	ret

00006c08 <udc_iface_enable>:
    6c08:	1f 93       	push	r17
    6c0a:	cf 93       	push	r28
    6c0c:	df 93       	push	r29
    6c0e:	18 2f       	mov	r17, r24
    6c10:	7f df       	rcall	.-258    	; 0x6b10 <udc_update_iface_desc>
    6c12:	88 23       	and	r24, r24
    6c14:	41 f1       	breq	.+80     	; 0x6c66 <udc_iface_enable+0x5e>
    6c16:	c0 91 8e 25 	lds	r28, 0x258E	; 0x80258e <udc_ptr_iface>
    6c1a:	d0 91 8f 25 	lds	r29, 0x258F	; 0x80258f <udc_ptr_iface+0x1>
    6c1e:	65 e0       	ldi	r22, 0x05	; 5
    6c20:	ce 01       	movw	r24, r28
    6c22:	3b df       	rcall	.-394    	; 0x6a9a <udc_next_desc_in_iface>
    6c24:	ec 01       	movw	r28, r24
    6c26:	89 2b       	or	r24, r25
    6c28:	49 f0       	breq	.+18     	; 0x6c3c <udc_iface_enable+0x34>
    6c2a:	4c 81       	ldd	r20, Y+4	; 0x04
    6c2c:	5d 81       	ldd	r21, Y+5	; 0x05
    6c2e:	6b 81       	ldd	r22, Y+3	; 0x03
    6c30:	8a 81       	ldd	r24, Y+2	; 0x02
    6c32:	0e 94 76 25 	call	0x4aec	; 0x4aec <udd_ep_alloc>
    6c36:	81 11       	cpse	r24, r1
    6c38:	f2 cf       	rjmp	.-28     	; 0x6c1e <udc_iface_enable+0x16>
    6c3a:	15 c0       	rjmp	.+42     	; 0x6c66 <udc_iface_enable+0x5e>
    6c3c:	a0 91 90 25 	lds	r26, 0x2590	; 0x802590 <udc_ptr_conf>
    6c40:	b0 91 91 25 	lds	r27, 0x2591	; 0x802591 <udc_ptr_conf+0x1>
    6c44:	e1 2f       	mov	r30, r17
    6c46:	f0 e0       	ldi	r31, 0x00	; 0
    6c48:	ee 0f       	add	r30, r30
    6c4a:	ff 1f       	adc	r31, r31
    6c4c:	12 96       	adiw	r26, 0x02	; 2
    6c4e:	8d 91       	ld	r24, X+
    6c50:	9c 91       	ld	r25, X
    6c52:	13 97       	sbiw	r26, 0x03	; 3
    6c54:	e8 0f       	add	r30, r24
    6c56:	f9 1f       	adc	r31, r25
    6c58:	01 90       	ld	r0, Z+
    6c5a:	f0 81       	ld	r31, Z
    6c5c:	e0 2d       	mov	r30, r0
    6c5e:	01 90       	ld	r0, Z+
    6c60:	f0 81       	ld	r31, Z
    6c62:	e0 2d       	mov	r30, r0
    6c64:	19 95       	eicall
    6c66:	df 91       	pop	r29
    6c68:	cf 91       	pop	r28
    6c6a:	1f 91       	pop	r17
    6c6c:	08 95       	ret

00006c6e <udc_start>:
    6c6e:	0c 94 da 24 	jmp	0x49b4	; 0x49b4 <udd_enable>
    6c72:	08 95       	ret

00006c74 <udc_reset>:
    6c74:	cf 93       	push	r28
    6c76:	80 91 92 25 	lds	r24, 0x2592	; 0x802592 <udc_num_configuration>
    6c7a:	88 23       	and	r24, r24
    6c7c:	c1 f0       	breq	.+48     	; 0x6cae <udc_reset+0x3a>
    6c7e:	e0 91 90 25 	lds	r30, 0x2590	; 0x802590 <udc_ptr_conf>
    6c82:	f0 91 91 25 	lds	r31, 0x2591	; 0x802591 <udc_ptr_conf+0x1>
    6c86:	01 90       	ld	r0, Z+
    6c88:	f0 81       	ld	r31, Z
    6c8a:	e0 2d       	mov	r30, r0
    6c8c:	84 81       	ldd	r24, Z+4	; 0x04
    6c8e:	88 23       	and	r24, r24
    6c90:	71 f0       	breq	.+28     	; 0x6cae <udc_reset+0x3a>
    6c92:	c0 e0       	ldi	r28, 0x00	; 0
    6c94:	8c 2f       	mov	r24, r28
    6c96:	76 df       	rcall	.-276    	; 0x6b84 <udc_iface_disable>
    6c98:	cf 5f       	subi	r28, 0xFF	; 255
    6c9a:	e0 91 90 25 	lds	r30, 0x2590	; 0x802590 <udc_ptr_conf>
    6c9e:	f0 91 91 25 	lds	r31, 0x2591	; 0x802591 <udc_ptr_conf+0x1>
    6ca2:	01 90       	ld	r0, Z+
    6ca4:	f0 81       	ld	r31, Z
    6ca6:	e0 2d       	mov	r30, r0
    6ca8:	84 81       	ldd	r24, Z+4	; 0x04
    6caa:	c8 17       	cp	r28, r24
    6cac:	98 f3       	brcs	.-26     	; 0x6c94 <udc_reset+0x20>
    6cae:	10 92 92 25 	sts	0x2592, r1	; 0x802592 <udc_num_configuration>
    6cb2:	80 91 96 25 	lds	r24, 0x2596	; 0x802596 <udc_device_status>
    6cb6:	81 fd       	sbrc	r24, 1
    6cb8:	0e 94 85 2d 	call	0x5b0a	; 0x5b0a <usb_callback_remotewakeup_disable>
    6cbc:	10 92 96 25 	sts	0x2596, r1	; 0x802596 <udc_device_status>
    6cc0:	10 92 97 25 	sts	0x2597, r1	; 0x802597 <udc_device_status+0x1>
    6cc4:	cf 91       	pop	r28
    6cc6:	08 95       	ret

00006cc8 <udc_sof_notify>:
			CPU_TO_LE16(USB_DEV_STATUS_BUS_POWERED);
#endif
}

void udc_sof_notify(void)
{
    6cc8:	cf 93       	push	r28
	uint8_t iface_num;

	if (udc_num_configuration) {
    6cca:	80 91 92 25 	lds	r24, 0x2592	; 0x802592 <udc_num_configuration>
    6cce:	88 23       	and	r24, r24
    6cd0:	49 f1       	breq	.+82     	; 0x6d24 <udc_sof_notify+0x5c>
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
    6cd2:	a0 91 90 25 	lds	r26, 0x2590	; 0x802590 <udc_ptr_conf>
    6cd6:	b0 91 91 25 	lds	r27, 0x2591	; 0x802591 <udc_ptr_conf+0x1>
    6cda:	ed 91       	ld	r30, X+
    6cdc:	fc 91       	ld	r31, X
    6cde:	11 97       	sbiw	r26, 0x01	; 1
void udc_sof_notify(void)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
    6ce0:	84 81       	ldd	r24, Z+4	; 0x04
    6ce2:	88 23       	and	r24, r24
    6ce4:	f9 f0       	breq	.+62     	; 0x6d24 <udc_sof_notify+0x5c>
    6ce6:	c0 e0       	ldi	r28, 0x00	; 0
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
			if (udc_ptr_conf->udi_apis[iface_num]->sof_notify != NULL) {
    6ce8:	ec 2f       	mov	r30, r28
    6cea:	f0 e0       	ldi	r31, 0x00	; 0
    6cec:	ee 0f       	add	r30, r30
    6cee:	ff 1f       	adc	r31, r31
    6cf0:	12 96       	adiw	r26, 0x02	; 2
    6cf2:	8d 91       	ld	r24, X+
    6cf4:	9c 91       	ld	r25, X
    6cf6:	13 97       	sbiw	r26, 0x03	; 3
    6cf8:	e8 0f       	add	r30, r24
    6cfa:	f9 1f       	adc	r31, r25
    6cfc:	01 90       	ld	r0, Z+
    6cfe:	f0 81       	ld	r31, Z
    6d00:	e0 2d       	mov	r30, r0
    6d02:	00 84       	ldd	r0, Z+8	; 0x08
    6d04:	f1 85       	ldd	r31, Z+9	; 0x09
    6d06:	e0 2d       	mov	r30, r0
    6d08:	30 97       	sbiw	r30, 0x00	; 0
    6d0a:	09 f0       	breq	.+2      	; 0x6d0e <udc_sof_notify+0x46>
				udc_ptr_conf->udi_apis[iface_num]->sof_notify();
    6d0c:	19 95       	eicall
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
    6d0e:	cf 5f       	subi	r28, 0xFF	; 255
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
    6d10:	a0 91 90 25 	lds	r26, 0x2590	; 0x802590 <udc_ptr_conf>
    6d14:	b0 91 91 25 	lds	r27, 0x2591	; 0x802591 <udc_ptr_conf+0x1>
    6d18:	ed 91       	ld	r30, X+
    6d1a:	fc 91       	ld	r31, X
    6d1c:	11 97       	sbiw	r26, 0x01	; 1
void udc_sof_notify(void)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
    6d1e:	84 81       	ldd	r24, Z+4	; 0x04
    6d20:	c8 17       	cp	r28, r24
    6d22:	10 f3       	brcs	.-60     	; 0x6ce8 <udc_sof_notify+0x20>
			if (udc_ptr_conf->udi_apis[iface_num]->sof_notify != NULL) {
				udc_ptr_conf->udi_apis[iface_num]->sof_notify();
			}
		}
	}
}
    6d24:	cf 91       	pop	r28
    6d26:	08 95       	ret

00006d28 <udc_process_setup>:
 * sent to a specific application callback.
 *
 * \return true if the request is supported, else the request is stalled by UDD
 */
bool udc_process_setup(void)
{
    6d28:	0f 93       	push	r16
    6d2a:	1f 93       	push	r17
    6d2c:	cf 93       	push	r28
    6d2e:	df 93       	push	r29
	// By default no data (receive/send) and no callbacks registered
	udd_g_ctrlreq.payload_size = 0;
    6d30:	e7 ea       	ldi	r30, 0xA7	; 167
    6d32:	f5 e2       	ldi	r31, 0x25	; 37
    6d34:	12 86       	std	Z+10, r1	; 0x0a
    6d36:	13 86       	std	Z+11, r1	; 0x0b
	udd_g_ctrlreq.callback = NULL;
    6d38:	14 86       	std	Z+12, r1	; 0x0c
    6d3a:	15 86       	std	Z+13, r1	; 0x0d
	udd_g_ctrlreq.over_under_run = NULL;
    6d3c:	16 86       	std	Z+14, r1	; 0x0e
    6d3e:	17 86       	std	Z+15, r1	; 0x0f

	if (Udd_setup_is_in()) {
    6d40:	80 81       	ld	r24, Z
    6d42:	88 23       	and	r24, r24
    6d44:	0c f0       	brlt	.+2      	; 0x6d48 <udc_process_setup+0x20>
    6d46:	95 c2       	rjmp	.+1322   	; 0x7272 <udc_process_setup+0x54a>
		if (udd_g_ctrlreq.req.wLength == 0) {
    6d48:	20 91 ad 25 	lds	r18, 0x25AD	; 0x8025ad <udd_g_ctrlreq+0x6>
    6d4c:	30 91 ae 25 	lds	r19, 0x25AE	; 0x8025ae <udd_g_ctrlreq+0x7>
    6d50:	21 15       	cp	r18, r1
    6d52:	31 05       	cpc	r19, r1
    6d54:	09 f0       	breq	.+2      	; 0x6d58 <udc_process_setup+0x30>
    6d56:	88 c2       	rjmp	.+1296   	; 0x7268 <udc_process_setup+0x540>
    6d58:	7f c2       	rjmp	.+1278   	; 0x7258 <udc_process_setup+0x530>
    6d5a:	8f 71       	andi	r24, 0x1F	; 31
		// GET Standard Requests
		if (udd_g_ctrlreq.req.wLength == 0) {
			return false; // Error for USB host
		}

		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
    6d5c:	09 f0       	breq	.+2      	; 0x6d60 <udc_process_setup+0x38>
    6d5e:	ab c0       	rjmp	.+342    	; 0x6eb6 <udc_process_setup+0x18e>
			// Standard Get Device request
			switch (udd_g_ctrlreq.req.bRequest) {
    6d60:	90 91 a8 25 	lds	r25, 0x25A8	; 0x8025a8 <udd_g_ctrlreq+0x1>
    6d64:	96 30       	cpi	r25, 0x06	; 6
    6d66:	81 f0       	breq	.+32     	; 0x6d88 <udc_process_setup+0x60>
    6d68:	98 30       	cpi	r25, 0x08	; 8
    6d6a:	09 f4       	brne	.+2      	; 0x6d6e <udc_process_setup+0x46>
    6d6c:	99 c0       	rjmp	.+306    	; 0x6ea0 <udc_process_setup+0x178>
    6d6e:	91 11       	cpse	r25, r1
    6d70:	a2 c0       	rjmp	.+324    	; 0x6eb6 <udc_process_setup+0x18e>
 *
 * \return true if success
 */
static bool udc_req_std_dev_get_status(void)
{
	if (udd_g_ctrlreq.req.wLength != sizeof(udc_device_status)) {
    6d72:	22 30       	cpi	r18, 0x02	; 2
    6d74:	31 05       	cpc	r19, r1
    6d76:	09 f0       	breq	.+2      	; 0x6d7a <udc_process_setup+0x52>
    6d78:	2b c2       	rjmp	.+1110   	; 0x71d0 <udc_process_setup+0x4a8>
		return false;
	}

	udd_set_setup_payload( (uint8_t *) & udc_device_status,
    6d7a:	62 e0       	ldi	r22, 0x02	; 2
    6d7c:	70 e0       	ldi	r23, 0x00	; 0
    6d7e:	86 e9       	ldi	r24, 0x96	; 150
    6d80:	95 e2       	ldi	r25, 0x25	; 37
    6d82:	0e 94 6f 25 	call	0x4ade	; 0x4ade <udd_set_setup_payload>
    6d86:	7e c2       	rjmp	.+1276   	; 0x7284 <udc_process_setup+0x55c>
 */
static bool udc_req_std_dev_get_descriptor(void)
{
	uint8_t conf_num;

	conf_num = udd_g_ctrlreq.req.wValue & 0xff;
    6d88:	80 91 a9 25 	lds	r24, 0x25A9	; 0x8025a9 <udd_g_ctrlreq+0x2>
    6d8c:	90 91 aa 25 	lds	r25, 0x25AA	; 0x8025aa <udd_g_ctrlreq+0x3>

	// Check descriptor ID
	switch ((uint8_t) (udd_g_ctrlreq.req.wValue >> 8)) {
    6d90:	29 2f       	mov	r18, r25
    6d92:	33 27       	eor	r19, r19
    6d94:	22 30       	cpi	r18, 0x02	; 2
    6d96:	31 05       	cpc	r19, r1
    6d98:	b1 f0       	breq	.+44     	; 0x6dc6 <udc_process_setup+0x9e>
    6d9a:	20 f4       	brcc	.+8      	; 0x6da4 <udc_process_setup+0x7c>
    6d9c:	21 30       	cpi	r18, 0x01	; 1
    6d9e:	31 05       	cpc	r19, r1
    6da0:	41 f0       	breq	.+16     	; 0x6db2 <udc_process_setup+0x8a>
    6da2:	d8 c1       	rjmp	.+944    	; 0x7154 <udc_process_setup+0x42c>
    6da4:	23 30       	cpi	r18, 0x03	; 3
    6da6:	31 05       	cpc	r19, r1
    6da8:	f1 f1       	breq	.+124    	; 0x6e26 <udc_process_setup+0xfe>
    6daa:	2f 30       	cpi	r18, 0x0F	; 15
    6dac:	31 05       	cpc	r19, r1
    6dae:	61 f1       	breq	.+88     	; 0x6e08 <udc_process_setup+0xe0>
    6db0:	d1 c1       	rjmp	.+930    	; 0x7154 <udc_process_setup+0x42c>
		} else
#endif
		{
			udd_set_setup_payload(
				(uint8_t *) udc_config.confdev_lsfs,
				udc_config.confdev_lsfs->bLength);
    6db2:	80 91 41 20 	lds	r24, 0x2041	; 0x802041 <udc_config>
    6db6:	90 91 42 20 	lds	r25, 0x2042	; 0x802042 <udc_config+0x1>
				(uint8_t *) udc_config.confdev_hs,
				udc_config.confdev_hs->bLength);
		} else
#endif
		{
			udd_set_setup_payload(
    6dba:	dc 01       	movw	r26, r24
    6dbc:	6c 91       	ld	r22, X
    6dbe:	70 e0       	ldi	r23, 0x00	; 0
    6dc0:	0e 94 6f 25 	call	0x4ade	; 0x4ade <udd_set_setup_payload>
    6dc4:	5e c0       	rjmp	.+188    	; 0x6e82 <udc_process_setup+0x15a>
				le16_to_cpu(udc_config.conf_hs[conf_num].desc->wTotalLength));
		} else
#endif
		{
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
    6dc6:	e0 91 41 20 	lds	r30, 0x2041	; 0x802041 <udc_config>
    6dca:	f0 91 42 20 	lds	r31, 0x2042	; 0x802042 <udc_config+0x1>
    6dce:	21 89       	ldd	r18, Z+17	; 0x11
    6dd0:	82 17       	cp	r24, r18
    6dd2:	08 f0       	brcs	.+2      	; 0x6dd6 <udc_process_setup+0xae>
    6dd4:	fd c1       	rjmp	.+1018   	; 0x71d0 <udc_process_setup+0x4a8>
					bNumConfigurations) {
				return false;
			}
			udd_set_setup_payload(
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
				le16_to_cpu(udc_config.conf_lsfs[conf_num].desc->wTotalLength));
    6dd6:	99 27       	eor	r25, r25
    6dd8:	88 0f       	add	r24, r24
    6dda:	99 1f       	adc	r25, r25
    6ddc:	88 0f       	add	r24, r24
    6dde:	99 1f       	adc	r25, r25
    6de0:	e0 91 43 20 	lds	r30, 0x2043	; 0x802043 <udc_config+0x2>
    6de4:	f0 91 44 20 	lds	r31, 0x2044	; 0x802044 <udc_config+0x3>
    6de8:	e8 0f       	add	r30, r24
    6dea:	f9 1f       	adc	r31, r25
    6dec:	80 81       	ld	r24, Z
    6dee:	91 81       	ldd	r25, Z+1	; 0x01
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
					bNumConfigurations) {
				return false;
			}
			udd_set_setup_payload(
    6df0:	fc 01       	movw	r30, r24
    6df2:	62 81       	ldd	r22, Z+2	; 0x02
    6df4:	73 81       	ldd	r23, Z+3	; 0x03
    6df6:	0e 94 6f 25 	call	0x4ade	; 0x4ade <udd_set_setup_payload>
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
				le16_to_cpu(udc_config.conf_lsfs[conf_num].desc->wTotalLength));
		}
		((usb_conf_desc_t *) udd_g_ctrlreq.payload)->bDescriptorType =
    6dfa:	e0 91 af 25 	lds	r30, 0x25AF	; 0x8025af <udd_g_ctrlreq+0x8>
    6dfe:	f0 91 b0 25 	lds	r31, 0x25B0	; 0x8025b0 <udd_g_ctrlreq+0x9>
    6e02:	82 e0       	ldi	r24, 0x02	; 2
    6e04:	81 83       	std	Z+1, r24	; 0x01
    6e06:	3d c0       	rjmp	.+122    	; 0x6e82 <udc_process_setup+0x15a>
		break;
#endif

	case USB_DT_BOS:
		// Device BOS descriptor requested
		if (udc_config.conf_bos == NULL) {
    6e08:	80 91 45 20 	lds	r24, 0x2045	; 0x802045 <udc_config+0x4>
    6e0c:	90 91 46 20 	lds	r25, 0x2046	; 0x802046 <udc_config+0x5>
    6e10:	00 97       	sbiw	r24, 0x00	; 0
    6e12:	09 f4       	brne	.+2      	; 0x6e16 <udc_process_setup+0xee>
    6e14:	dd c1       	rjmp	.+954    	; 0x71d0 <udc_process_setup+0x4a8>
			return false;
		}
		udd_set_setup_payload( (uint8_t *) udc_config.conf_bos,
    6e16:	dc 01       	movw	r26, r24
    6e18:	12 96       	adiw	r26, 0x02	; 2
    6e1a:	6d 91       	ld	r22, X+
    6e1c:	7c 91       	ld	r23, X
    6e1e:	13 97       	sbiw	r26, 0x03	; 3
    6e20:	0e 94 6f 25 	call	0x4ade	; 0x4ade <udd_set_setup_payload>
    6e24:	2e c0       	rjmp	.+92     	; 0x6e82 <udc_process_setup+0x15a>
	uint8_t i;
	const uint8_t *str;
	uint8_t str_length = 0;

	// Link payload pointer to the string corresponding at request
	switch (udd_g_ctrlreq.req.wValue & 0xff) {
    6e26:	99 27       	eor	r25, r25
    6e28:	81 30       	cpi	r24, 0x01	; 1
    6e2a:	91 05       	cpc	r25, r1
    6e2c:	99 f0       	breq	.+38     	; 0x6e54 <udc_process_setup+0x12c>
    6e2e:	58 f0       	brcs	.+22     	; 0x6e46 <udc_process_setup+0x11e>
    6e30:	82 30       	cpi	r24, 0x02	; 2
    6e32:	91 05       	cpc	r25, r1
    6e34:	09 f4       	brne	.+2      	; 0x6e38 <udc_process_setup+0x110>
    6e36:	22 c2       	rjmp	.+1092   	; 0x727c <udc_process_setup+0x554>
    6e38:	03 97       	sbiw	r24, 0x03	; 3
    6e3a:	09 f0       	breq	.+2      	; 0x6e3e <udc_process_setup+0x116>
    6e3c:	94 c1       	rjmp	.+808    	; 0x7166 <udc_process_setup+0x43e>
		str = udc_string_product_name;
		break;
#endif
#if defined USB_DEVICE_SERIAL_NAME || defined USB_DEVICE_GET_SERIAL_NAME_POINTER
	case 3:
		str_length = USB_DEVICE_SERIAL_NAME_SIZE;
    6e3e:	31 e0       	ldi	r19, 0x01	; 1
		str = udc_get_string_serial_name();
    6e40:	ea e4       	ldi	r30, 0x4A	; 74
    6e42:	f1 e2       	ldi	r31, 0x21	; 33
    6e44:	0a c0       	rjmp	.+20     	; 0x6e5a <udc_process_setup+0x132>
	uint8_t str_length = 0;

	// Link payload pointer to the string corresponding at request
	switch (udd_g_ctrlreq.req.wValue & 0xff) {
	case 0:
		udd_set_setup_payload((uint8_t *) &udc_string_desc_languageid,
    6e46:	64 e0       	ldi	r22, 0x04	; 4
    6e48:	70 e0       	ldi	r23, 0x00	; 0
    6e4a:	86 ee       	ldi	r24, 0xE6	; 230
    6e4c:	90 e2       	ldi	r25, 0x20	; 32
    6e4e:	0e 94 6f 25 	call	0x4ade	; 0x4ade <udd_set_setup_payload>
    6e52:	17 c0       	rjmp	.+46     	; 0x6e82 <udc_process_setup+0x15a>
		break;

#ifdef USB_DEVICE_MANUFACTURE_NAME
	case 1:
		str_length = USB_DEVICE_MANUFACTURE_NAME_SIZE;
		str = udc_string_manufacturer_name;
    6e54:	e5 ed       	ldi	r30, 0xD5	; 213
    6e56:	f0 e2       	ldi	r31, 0x20	; 32
				sizeof(udc_string_desc_languageid));
		break;

#ifdef USB_DEVICE_MANUFACTURE_NAME
	case 1:
		str_length = USB_DEVICE_MANUFACTURE_NAME_SIZE;
    6e58:	30 e1       	ldi	r19, 0x10	; 16
    6e5a:	a8 ea       	ldi	r26, 0xA8	; 168
    6e5c:	b0 e2       	ldi	r27, 0x20	; 32
    6e5e:	20 e0       	ldi	r18, 0x00	; 0
		return false;
	}

	if (str_length) {
		for(i = 0; i < str_length; i++) {
			udc_string_desc.string[i] = cpu_to_le16((le16_t)str[i]);
    6e60:	81 91       	ld	r24, Z+
    6e62:	90 e0       	ldi	r25, 0x00	; 0
    6e64:	8d 93       	st	X+, r24
    6e66:	9d 93       	st	X+, r25
#endif
		return false;
	}

	if (str_length) {
		for(i = 0; i < str_length; i++) {
    6e68:	2f 5f       	subi	r18, 0xFF	; 255
    6e6a:	23 17       	cp	r18, r19
    6e6c:	c8 f3       	brcs	.-14     	; 0x6e60 <udc_process_setup+0x138>
			udc_string_desc.string[i] = cpu_to_le16((le16_t)str[i]);
		}

		udc_string_desc.header.bLength = 2 + (str_length) * 2;
    6e6e:	63 2f       	mov	r22, r19
    6e70:	66 0f       	add	r22, r22
    6e72:	6e 5f       	subi	r22, 0xFE	; 254
    6e74:	60 93 a6 20 	sts	0x20A6, r22	; 0x8020a6 <udc_string_desc>
		udd_set_setup_payload(
    6e78:	70 e0       	ldi	r23, 0x00	; 0
    6e7a:	86 ea       	ldi	r24, 0xA6	; 166
    6e7c:	90 e2       	ldi	r25, 0x20	; 32
    6e7e:	0e 94 6f 25 	call	0x4ade	; 0x4ade <udd_set_setup_payload>
	default:
		// Unknown descriptor requested
		return false;
	}
	// if the descriptor is larger than length requested, then reduce it
	if (udd_g_ctrlreq.req.wLength < udd_g_ctrlreq.payload_size) {
    6e82:	e7 ea       	ldi	r30, 0xA7	; 167
    6e84:	f5 e2       	ldi	r31, 0x25	; 37
    6e86:	86 81       	ldd	r24, Z+6	; 0x06
    6e88:	97 81       	ldd	r25, Z+7	; 0x07
    6e8a:	22 85       	ldd	r18, Z+10	; 0x0a
    6e8c:	33 85       	ldd	r19, Z+11	; 0x0b
    6e8e:	82 17       	cp	r24, r18
    6e90:	93 07       	cpc	r25, r19
    6e92:	08 f0       	brcs	.+2      	; 0x6e96 <udc_process_setup+0x16e>
    6e94:	f7 c1       	rjmp	.+1006   	; 0x7284 <udc_process_setup+0x55c>
		udd_g_ctrlreq.payload_size = udd_g_ctrlreq.req.wLength;
    6e96:	80 93 b1 25 	sts	0x25B1, r24	; 0x8025b1 <udd_g_ctrlreq+0xa>
    6e9a:	90 93 b2 25 	sts	0x25B2, r25	; 0x8025b2 <udd_g_ctrlreq+0xb>
    6e9e:	f2 c1       	rjmp	.+996    	; 0x7284 <udc_process_setup+0x55c>
 *
 * \return true if success
 */
static bool udc_req_std_dev_get_configuration(void)
{
	if (udd_g_ctrlreq.req.wLength != 1) {
    6ea0:	21 30       	cpi	r18, 0x01	; 1
    6ea2:	31 05       	cpc	r19, r1
    6ea4:	09 f0       	breq	.+2      	; 0x6ea8 <udc_process_setup+0x180>
    6ea6:	94 c1       	rjmp	.+808    	; 0x71d0 <udc_process_setup+0x4a8>
		return false;
	}

	udd_set_setup_payload(&udc_num_configuration,1);
    6ea8:	61 e0       	ldi	r22, 0x01	; 1
    6eaa:	70 e0       	ldi	r23, 0x00	; 0
    6eac:	82 e9       	ldi	r24, 0x92	; 146
    6eae:	95 e2       	ldi	r25, 0x25	; 37
    6eb0:	0e 94 6f 25 	call	0x4ade	; 0x4ade <udd_set_setup_payload>
    6eb4:	e7 c1       	rjmp	.+974    	; 0x7284 <udc_process_setup+0x55c>
			default:
				break;
			}
		}

		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
    6eb6:	81 30       	cpi	r24, 0x01	; 1
    6eb8:	e9 f5       	brne	.+122    	; 0x6f34 <udc_process_setup+0x20c>
			// Standard Get Interface request
			switch (udd_g_ctrlreq.req.bRequest) {
    6eba:	90 91 a8 25 	lds	r25, 0x25A8	; 0x8025a8 <udd_g_ctrlreq+0x1>
    6ebe:	9a 30       	cpi	r25, 0x0A	; 10
    6ec0:	c9 f5       	brne	.+114    	; 0x6f34 <udc_process_setup+0x20c>
static bool udc_req_std_iface_get_setting(void)
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (udd_g_ctrlreq.req.wLength != 1) {
    6ec2:	21 30       	cpi	r18, 0x01	; 1
    6ec4:	31 05       	cpc	r19, r1
    6ec6:	09 f0       	breq	.+2      	; 0x6eca <udc_process_setup+0x1a2>
    6ec8:	53 c1       	rjmp	.+678    	; 0x7170 <udc_process_setup+0x448>
		return false; // Error in request
	}
	if (!udc_num_configuration) {
    6eca:	80 91 92 25 	lds	r24, 0x2592	; 0x802592 <udc_num_configuration>
    6ece:	88 23       	and	r24, r24
    6ed0:	09 f4       	brne	.+2      	; 0x6ed4 <udc_process_setup+0x1ac>
    6ed2:	4e c1       	rjmp	.+668    	; 0x7170 <udc_process_setup+0x448>
		return false; // The device is not is configured state yet
	}

	// Check the interface number included in the request
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
    6ed4:	c0 91 ab 25 	lds	r28, 0x25AB	; 0x8025ab <udd_g_ctrlreq+0x4>
    6ed8:	d0 91 ac 25 	lds	r29, 0x25AC	; 0x8025ac <udd_g_ctrlreq+0x5>
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
    6edc:	00 91 90 25 	lds	r16, 0x2590	; 0x802590 <udc_ptr_conf>
    6ee0:	10 91 91 25 	lds	r17, 0x2591	; 0x802591 <udc_ptr_conf+0x1>
    6ee4:	d8 01       	movw	r26, r16
    6ee6:	ed 91       	ld	r30, X+
    6ee8:	fc 91       	ld	r31, X
    6eea:	84 81       	ldd	r24, Z+4	; 0x04
    6eec:	c8 17       	cp	r28, r24
    6eee:	08 f0       	brcs	.+2      	; 0x6ef2 <udc_process_setup+0x1ca>
    6ef0:	3f c1       	rjmp	.+638    	; 0x7170 <udc_process_setup+0x448>
		return false;
	}

	// Select first alternate setting of the interface to update udc_ptr_iface
	// before call iface->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
    6ef2:	60 e0       	ldi	r22, 0x00	; 0
    6ef4:	8c 2f       	mov	r24, r28
    6ef6:	0c de       	rcall	.-1000   	; 0x6b10 <udc_update_iface_desc>
    6ef8:	88 23       	and	r24, r24
    6efa:	09 f4       	brne	.+2      	; 0x6efe <udc_process_setup+0x1d6>
    6efc:	34 c1       	rjmp	.+616    	; 0x7166 <udc_process_setup+0x43e>
		return false;
	}
	// Get alternate setting from UDI
	udi_api = udc_ptr_conf->udi_apis[iface_num];
    6efe:	ce 01       	movw	r24, r28
    6f00:	99 27       	eor	r25, r25
    6f02:	88 0f       	add	r24, r24
    6f04:	99 1f       	adc	r25, r25
    6f06:	d8 01       	movw	r26, r16
    6f08:	12 96       	adiw	r26, 0x02	; 2
    6f0a:	ed 91       	ld	r30, X+
    6f0c:	fc 91       	ld	r31, X
    6f0e:	13 97       	sbiw	r26, 0x03	; 3
    6f10:	e8 0f       	add	r30, r24
    6f12:	f9 1f       	adc	r31, r25
	udc_iface_setting = udi_api->getsetting();
    6f14:	01 90       	ld	r0, Z+
    6f16:	f0 81       	ld	r31, Z
    6f18:	e0 2d       	mov	r30, r0
    6f1a:	86 81       	ldd	r24, Z+6	; 0x06
    6f1c:	97 81       	ldd	r25, Z+7	; 0x07
    6f1e:	fc 01       	movw	r30, r24
    6f20:	19 95       	eicall
    6f22:	80 93 94 25 	sts	0x2594, r24	; 0x802594 <udc_iface_setting>

	// Link value to payload pointer of request
	udd_set_setup_payload(&udc_iface_setting,1);
    6f26:	61 e0       	ldi	r22, 0x01	; 1
    6f28:	70 e0       	ldi	r23, 0x00	; 0
    6f2a:	84 e9       	ldi	r24, 0x94	; 148
    6f2c:	95 e2       	ldi	r25, 0x25	; 37
    6f2e:	0e 94 6f 25 	call	0x4ade	; 0x4ade <udd_set_setup_payload>
    6f32:	a8 c1       	rjmp	.+848    	; 0x7284 <udc_process_setup+0x55c>
			default:
				break;
			}
		}
#if (0!=USB_DEVICE_MAX_EP)
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
    6f34:	82 30       	cpi	r24, 0x02	; 2
    6f36:	09 f0       	breq	.+2      	; 0x6f3a <udc_process_setup+0x212>
    6f38:	16 c1       	rjmp	.+556    	; 0x7166 <udc_process_setup+0x43e>
			// Standard Get Endpoint request
			switch (udd_g_ctrlreq.req.bRequest) {
    6f3a:	80 91 a8 25 	lds	r24, 0x25A8	; 0x8025a8 <udd_g_ctrlreq+0x1>
    6f3e:	81 11       	cpse	r24, r1
    6f40:	0b c1       	rjmp	.+534    	; 0x7158 <udc_process_setup+0x430>
 */
static bool udc_req_std_ep_get_status(void)
{
	static le16_t udc_ep_status;

	if (udd_g_ctrlreq.req.wLength != sizeof(udc_ep_status)) {
    6f42:	22 30       	cpi	r18, 0x02	; 2
    6f44:	31 05       	cpc	r19, r1
    6f46:	09 f0       	breq	.+2      	; 0x6f4a <udc_process_setup+0x222>
    6f48:	43 c1       	rjmp	.+646    	; 0x71d0 <udc_process_setup+0x4a8>
		return false;
	}

	udc_ep_status = udd_ep_is_halted(udd_g_ctrlreq.req.
    6f4a:	80 91 ab 25 	lds	r24, 0x25AB	; 0x8025ab <udd_g_ctrlreq+0x4>
    6f4e:	0e 94 fe 25 	call	0x4bfc	; 0x4bfc <udd_ep_is_halted>
    6f52:	90 e0       	ldi	r25, 0x00	; 0
    6f54:	80 93 8c 25 	sts	0x258C, r24	; 0x80258c <udc_ep_status.4757>
    6f58:	90 93 8d 25 	sts	0x258D, r25	; 0x80258d <udc_ep_status.4757+0x1>
			wIndex & 0xFF) ? CPU_TO_LE16(USB_EP_STATUS_HALTED) : 0;

	udd_set_setup_payload( (uint8_t *) & udc_ep_status,
    6f5c:	62 e0       	ldi	r22, 0x02	; 2
    6f5e:	70 e0       	ldi	r23, 0x00	; 0
    6f60:	8c e8       	ldi	r24, 0x8C	; 140
    6f62:	95 e2       	ldi	r25, 0x25	; 37
    6f64:	0e 94 6f 25 	call	0x4ade	; 0x4ade <udd_set_setup_payload>
    6f68:	8d c1       	rjmp	.+794    	; 0x7284 <udc_process_setup+0x55c>
    6f6a:	8f 71       	andi	r24, 0x1F	; 31
			}
		}
#endif
	} else {
		// SET Standard Requests
		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
    6f6c:	09 f0       	breq	.+2      	; 0x6f70 <udc_process_setup+0x248>
    6f6e:	a0 c0       	rjmp	.+320    	; 0x70b0 <udc_process_setup+0x388>
			// Standard Set Device request
			switch (udd_g_ctrlreq.req.bRequest) {
    6f70:	90 91 a8 25 	lds	r25, 0x25A8	; 0x8025a8 <udd_g_ctrlreq+0x1>
    6f74:	93 30       	cpi	r25, 0x03	; 3
    6f76:	91 f1       	breq	.+100    	; 0x6fdc <udc_process_setup+0x2b4>
    6f78:	18 f4       	brcc	.+6      	; 0x6f80 <udc_process_setup+0x258>
    6f7a:	91 30       	cpi	r25, 0x01	; 1
    6f7c:	a9 f0       	breq	.+42     	; 0x6fa8 <udc_process_setup+0x280>
    6f7e:	98 c0       	rjmp	.+304    	; 0x70b0 <udc_process_setup+0x388>
    6f80:	95 30       	cpi	r25, 0x05	; 5
    6f82:	21 f0       	breq	.+8      	; 0x6f8c <udc_process_setup+0x264>
    6f84:	99 30       	cpi	r25, 0x09	; 9
    6f86:	09 f4       	brne	.+2      	; 0x6f8a <udc_process_setup+0x262>
    6f88:	43 c0       	rjmp	.+134    	; 0x7010 <udc_process_setup+0x2e8>
    6f8a:	92 c0       	rjmp	.+292    	; 0x70b0 <udc_process_setup+0x388>
 *
 * \return true if success
 */
static bool udc_req_std_dev_set_address(void)
{
	if (udd_g_ctrlreq.req.wLength) {
    6f8c:	80 91 ad 25 	lds	r24, 0x25AD	; 0x8025ad <udd_g_ctrlreq+0x6>
    6f90:	90 91 ae 25 	lds	r25, 0x25AE	; 0x8025ae <udd_g_ctrlreq+0x7>
    6f94:	89 2b       	or	r24, r25
    6f96:	09 f0       	breq	.+2      	; 0x6f9a <udc_process_setup+0x272>
    6f98:	1b c1       	rjmp	.+566    	; 0x71d0 <udc_process_setup+0x4a8>
		return false;
	}

	// The address must be changed at the end of setup request after the handshake
	// then we use a callback to change address
	udd_g_ctrlreq.callback = udc_valid_address;
    6f9a:	82 e8       	ldi	r24, 0x82	; 130
    6f9c:	95 e3       	ldi	r25, 0x35	; 53
    6f9e:	80 93 b3 25 	sts	0x25B3, r24	; 0x8025b3 <udd_g_ctrlreq+0xc>
    6fa2:	90 93 b4 25 	sts	0x25B4, r25	; 0x8025b4 <udd_g_ctrlreq+0xd>
    6fa6:	6e c1       	rjmp	.+732    	; 0x7284 <udc_process_setup+0x55c>
 *
 * \return true if success
 */
static bool udc_req_std_dev_clear_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
    6fa8:	80 91 ad 25 	lds	r24, 0x25AD	; 0x8025ad <udd_g_ctrlreq+0x6>
    6fac:	90 91 ae 25 	lds	r25, 0x25AE	; 0x8025ae <udd_g_ctrlreq+0x7>
    6fb0:	89 2b       	or	r24, r25
    6fb2:	09 f0       	breq	.+2      	; 0x6fb6 <udc_process_setup+0x28e>
    6fb4:	0d c1       	rjmp	.+538    	; 0x71d0 <udc_process_setup+0x4a8>
		return false;
	}

	if (udd_g_ctrlreq.req.wValue == USB_DEV_FEATURE_REMOTE_WAKEUP) {
    6fb6:	80 91 a9 25 	lds	r24, 0x25A9	; 0x8025a9 <udd_g_ctrlreq+0x2>
    6fba:	90 91 aa 25 	lds	r25, 0x25AA	; 0x8025aa <udd_g_ctrlreq+0x3>
    6fbe:	01 97       	sbiw	r24, 0x01	; 1
    6fc0:	09 f0       	breq	.+2      	; 0x6fc4 <udc_process_setup+0x29c>
    6fc2:	06 c1       	rjmp	.+524    	; 0x71d0 <udc_process_setup+0x4a8>
		udc_device_status &= CPU_TO_LE16(~(uint32_t)USB_DEV_STATUS_REMOTEWAKEUP);
    6fc4:	80 91 96 25 	lds	r24, 0x2596	; 0x802596 <udc_device_status>
    6fc8:	90 91 97 25 	lds	r25, 0x2597	; 0x802597 <udc_device_status+0x1>
    6fcc:	8d 7f       	andi	r24, 0xFD	; 253
    6fce:	80 93 96 25 	sts	0x2596, r24	; 0x802596 <udc_device_status>
    6fd2:	90 93 97 25 	sts	0x2597, r25	; 0x802597 <udc_device_status+0x1>
#if (USB_CONFIG_ATTR_REMOTE_WAKEUP \
	== (USB_DEVICE_ATTR & USB_CONFIG_ATTR_REMOTE_WAKEUP))
		UDC_REMOTEWAKEUP_DISABLE();
    6fd6:	0e 94 85 2d 	call	0x5b0a	; 0x5b0a <usb_callback_remotewakeup_disable>
    6fda:	54 c1       	rjmp	.+680    	; 0x7284 <udc_process_setup+0x55c>
 *
 * \return true if success
 */
static bool udc_req_std_dev_set_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
    6fdc:	80 91 ad 25 	lds	r24, 0x25AD	; 0x8025ad <udd_g_ctrlreq+0x6>
    6fe0:	90 91 ae 25 	lds	r25, 0x25AE	; 0x8025ae <udd_g_ctrlreq+0x7>
    6fe4:	89 2b       	or	r24, r25
    6fe6:	09 f0       	breq	.+2      	; 0x6fea <udc_process_setup+0x2c2>
    6fe8:	f3 c0       	rjmp	.+486    	; 0x71d0 <udc_process_setup+0x4a8>
		return false;
	}

	switch (udd_g_ctrlreq.req.wValue) {
    6fea:	80 91 a9 25 	lds	r24, 0x25A9	; 0x8025a9 <udd_g_ctrlreq+0x2>
    6fee:	90 91 aa 25 	lds	r25, 0x25AA	; 0x8025aa <udd_g_ctrlreq+0x3>
    6ff2:	01 97       	sbiw	r24, 0x01	; 1
    6ff4:	09 f0       	breq	.+2      	; 0x6ff8 <udc_process_setup+0x2d0>
    6ff6:	b2 c0       	rjmp	.+356    	; 0x715c <udc_process_setup+0x434>

	case USB_DEV_FEATURE_REMOTE_WAKEUP:
#if (USB_CONFIG_ATTR_REMOTE_WAKEUP \
	== (USB_DEVICE_ATTR & USB_CONFIG_ATTR_REMOTE_WAKEUP))
		udc_device_status |= CPU_TO_LE16(USB_DEV_STATUS_REMOTEWAKEUP);
    6ff8:	80 91 96 25 	lds	r24, 0x2596	; 0x802596 <udc_device_status>
    6ffc:	90 91 97 25 	lds	r25, 0x2597	; 0x802597 <udc_device_status+0x1>
    7000:	82 60       	ori	r24, 0x02	; 2
    7002:	80 93 96 25 	sts	0x2596, r24	; 0x802596 <udc_device_status>
    7006:	90 93 97 25 	sts	0x2597, r25	; 0x802597 <udc_device_status+0x1>
		UDC_REMOTEWAKEUP_ENABLE();
    700a:	0e 94 84 2d 	call	0x5b08	; 0x5b08 <usb_callback_remotewakeup_enable>
    700e:	3a c1       	rjmp	.+628    	; 0x7284 <udc_process_setup+0x55c>
static bool udc_req_std_dev_set_configuration(void)
{
	uint8_t iface_num;

	// Check request length
	if (udd_g_ctrlreq.req.wLength) {
    7010:	80 91 ad 25 	lds	r24, 0x25AD	; 0x8025ad <udd_g_ctrlreq+0x6>
    7014:	90 91 ae 25 	lds	r25, 0x25AE	; 0x8025ae <udd_g_ctrlreq+0x7>
    7018:	89 2b       	or	r24, r25
    701a:	09 f0       	breq	.+2      	; 0x701e <udc_process_setup+0x2f6>
    701c:	d9 c0       	rjmp	.+434    	; 0x71d0 <udc_process_setup+0x4a8>
		return false;
	}
	// Authorize configuration only if the address is valid
	if (!udd_getaddress()) {
    701e:	0e 94 64 25 	call	0x4ac8	; 0x4ac8 <udd_getaddress>
    7022:	88 23       	and	r24, r24
    7024:	09 f4       	brne	.+2      	; 0x7028 <udc_process_setup+0x300>
    7026:	9f c0       	rjmp	.+318    	; 0x7166 <udc_process_setup+0x43e>
		}
	} else
#endif
	{
		// FS descriptor
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
    7028:	20 91 a9 25 	lds	r18, 0x25A9	; 0x8025a9 <udd_g_ctrlreq+0x2>
    702c:	30 91 aa 25 	lds	r19, 0x25AA	; 0x8025aa <udd_g_ctrlreq+0x3>
    7030:	33 27       	eor	r19, r19
				udc_config.confdev_lsfs->bNumConfigurations) {
    7032:	e0 91 41 20 	lds	r30, 0x2041	; 0x802041 <udc_config>
    7036:	f0 91 42 20 	lds	r31, 0x2042	; 0x802042 <udc_config+0x1>
		}
	} else
#endif
	{
		// FS descriptor
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
    703a:	81 89       	ldd	r24, Z+17	; 0x11
    703c:	90 e0       	ldi	r25, 0x00	; 0
    703e:	82 17       	cp	r24, r18
    7040:	93 07       	cpc	r25, r19
    7042:	08 f4       	brcc	.+2      	; 0x7046 <udc_process_setup+0x31e>
			return false;
		}
	}

	// Reset current configuration
	udc_reset();
    7044:	90 c0       	rjmp	.+288    	; 0x7166 <udc_process_setup+0x43e>
    7046:	16 de       	rcall	.-980    	; 0x6c74 <udc_reset>

	// Enable new configuration
	udc_num_configuration = udd_g_ctrlreq.req.wValue & 0xFF;
    7048:	80 91 a9 25 	lds	r24, 0x25A9	; 0x8025a9 <udd_g_ctrlreq+0x2>
    704c:	90 91 aa 25 	lds	r25, 0x25AA	; 0x8025aa <udd_g_ctrlreq+0x3>
    7050:	80 93 92 25 	sts	0x2592, r24	; 0x802592 <udc_num_configuration>
	if (udc_num_configuration == 0) {
    7054:	88 23       	and	r24, r24
    7056:	09 f4       	brne	.+2      	; 0x705a <udc_process_setup+0x332>
    7058:	15 c1       	rjmp	.+554    	; 0x7284 <udc_process_setup+0x55c>
		udc_ptr_conf = &udc_config.conf_hs[udc_num_configuration - 1];
	} else
#endif
	{
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
    705a:	99 27       	eor	r25, r25
    705c:	81 50       	subi	r24, 0x01	; 1
    705e:	90 4c       	sbci	r25, 0xC0	; 192
    7060:	88 0f       	add	r24, r24
    7062:	99 1f       	adc	r25, r25
    7064:	88 0f       	add	r24, r24
    7066:	99 1f       	adc	r25, r25
    7068:	e0 91 43 20 	lds	r30, 0x2043	; 0x802043 <udc_config+0x2>
    706c:	f0 91 44 20 	lds	r31, 0x2044	; 0x802044 <udc_config+0x3>
    7070:	e8 0f       	add	r30, r24
    7072:	f9 1f       	adc	r31, r25
    7074:	e0 93 90 25 	sts	0x2590, r30	; 0x802590 <udc_ptr_conf>
    7078:	f0 93 91 25 	sts	0x2591, r31	; 0x802591 <udc_ptr_conf+0x1>
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
    707c:	01 90       	ld	r0, Z+
    707e:	f0 81       	ld	r31, Z
    7080:	e0 2d       	mov	r30, r0
    7082:	84 81       	ldd	r24, Z+4	; 0x04
    7084:	88 23       	and	r24, r24
    7086:	09 f4       	brne	.+2      	; 0x708a <udc_process_setup+0x362>
    7088:	fd c0       	rjmp	.+506    	; 0x7284 <udc_process_setup+0x55c>
			iface_num++) {
		if (!udc_iface_enable(iface_num, 0)) {
    708a:	c0 e0       	ldi	r28, 0x00	; 0
    708c:	60 e0       	ldi	r22, 0x00	; 0
    708e:	8c 2f       	mov	r24, r28
    7090:	bb dd       	rcall	.-1162   	; 0x6c08 <udc_iface_enable>
    7092:	88 23       	and	r24, r24
    7094:	09 f4       	brne	.+2      	; 0x7098 <udc_process_setup+0x370>
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
			iface_num++) {
    7096:	67 c0       	rjmp	.+206    	; 0x7166 <udc_process_setup+0x43e>
	{
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
    7098:	cf 5f       	subi	r28, 0xFF	; 255
    709a:	e0 91 90 25 	lds	r30, 0x2590	; 0x802590 <udc_ptr_conf>
    709e:	f0 91 91 25 	lds	r31, 0x2591	; 0x802591 <udc_ptr_conf+0x1>
    70a2:	01 90       	ld	r0, Z+
    70a4:	f0 81       	ld	r31, Z
    70a6:	e0 2d       	mov	r30, r0
    70a8:	84 81       	ldd	r24, Z+4	; 0x04
    70aa:	c8 17       	cp	r28, r24
    70ac:	78 f3       	brcs	.-34     	; 0x708c <udc_process_setup+0x364>
			default:
				break;
			}
		}

		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
    70ae:	ea c0       	rjmp	.+468    	; 0x7284 <udc_process_setup+0x55c>
    70b0:	81 30       	cpi	r24, 0x01	; 1
			// Standard Set Interface request
			switch (udd_g_ctrlreq.req.bRequest) {
    70b2:	e9 f4       	brne	.+58     	; 0x70ee <udc_process_setup+0x3c6>
    70b4:	90 91 a8 25 	lds	r25, 0x25A8	; 0x8025a8 <udd_g_ctrlreq+0x1>
    70b8:	9b 30       	cpi	r25, 0x0B	; 11
 */
static bool udc_req_std_iface_set_setting(void)
{
	uint8_t iface_num, setting_num;

	if (udd_g_ctrlreq.req.wLength) {
    70ba:	c9 f4       	brne	.+50     	; 0x70ee <udc_process_setup+0x3c6>
    70bc:	80 91 ad 25 	lds	r24, 0x25AD	; 0x8025ad <udd_g_ctrlreq+0x6>
    70c0:	90 91 ae 25 	lds	r25, 0x25AE	; 0x8025ae <udd_g_ctrlreq+0x7>
    70c4:	89 2b       	or	r24, r25
    70c6:	09 f0       	breq	.+2      	; 0x70ca <udc_process_setup+0x3a2>
		return false; // Error in request
	}
	if (!udc_num_configuration) {
    70c8:	53 c0       	rjmp	.+166    	; 0x7170 <udc_process_setup+0x448>
    70ca:	80 91 92 25 	lds	r24, 0x2592	; 0x802592 <udc_num_configuration>
    70ce:	88 23       	and	r24, r24
    70d0:	09 f4       	brne	.+2      	; 0x70d4 <udc_process_setup+0x3ac>
		return false; // The device is not is configured state yet
	}

	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
    70d2:	4e c0       	rjmp	.+156    	; 0x7170 <udc_process_setup+0x448>
    70d4:	e7 ea       	ldi	r30, 0xA7	; 167
	setting_num = udd_g_ctrlreq.req.wValue & 0xFF;
    70d6:	f5 e2       	ldi	r31, 0x25	; 37

	// Disable current setting
	if (!udc_iface_disable(iface_num)) {
    70d8:	c4 81       	ldd	r28, Z+4	; 0x04
    70da:	d2 81       	ldd	r29, Z+2	; 0x02
    70dc:	8c 2f       	mov	r24, r28
    70de:	52 dd       	rcall	.-1372   	; 0x6b84 <udc_iface_disable>
    70e0:	88 23       	and	r24, r24
		return false;
	}

	// Enable new setting
	return udc_iface_enable(iface_num, setting_num);
    70e2:	09 f4       	brne	.+2      	; 0x70e6 <udc_process_setup+0x3be>
    70e4:	40 c0       	rjmp	.+128    	; 0x7166 <udc_process_setup+0x43e>
    70e6:	6d 2f       	mov	r22, r29
    70e8:	8c 2f       	mov	r24, r28
    70ea:	8e dd       	rcall	.-1252   	; 0x6c08 <udc_iface_enable>
			default:
				break;
			}
		}
#if (0!=USB_DEVICE_MAX_EP)
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
    70ec:	3a c0       	rjmp	.+116    	; 0x7162 <udc_process_setup+0x43a>
    70ee:	82 30       	cpi	r24, 0x02	; 2
			// Standard Set Endpoint request
			switch (udd_g_ctrlreq.req.bRequest) {
    70f0:	d1 f5       	brne	.+116    	; 0x7166 <udc_process_setup+0x43e>
    70f2:	80 91 a8 25 	lds	r24, 0x25A8	; 0x8025a8 <udd_g_ctrlreq+0x1>
    70f6:	81 30       	cpi	r24, 0x01	; 1
    70f8:	19 f0       	breq	.+6      	; 0x7100 <udc_process_setup+0x3d8>
    70fa:	83 30       	cpi	r24, 0x03	; 3
    70fc:	a1 f0       	breq	.+40     	; 0x7126 <udc_process_setup+0x3fe>
 *
 * \return true if success
 */
static bool udc_req_std_ep_clear_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
    70fe:	30 c0       	rjmp	.+96     	; 0x7160 <udc_process_setup+0x438>
    7100:	80 91 ad 25 	lds	r24, 0x25AD	; 0x8025ad <udd_g_ctrlreq+0x6>
    7104:	90 91 ae 25 	lds	r25, 0x25AE	; 0x8025ae <udd_g_ctrlreq+0x7>
    7108:	89 2b       	or	r24, r25
    710a:	09 f0       	breq	.+2      	; 0x710e <udc_process_setup+0x3e6>
		return false;
	}

	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
    710c:	61 c0       	rjmp	.+194    	; 0x71d0 <udc_process_setup+0x4a8>
    710e:	80 91 a9 25 	lds	r24, 0x25A9	; 0x8025a9 <udd_g_ctrlreq+0x2>
    7112:	90 91 aa 25 	lds	r25, 0x25AA	; 0x8025aa <udd_g_ctrlreq+0x3>
    7116:	89 2b       	or	r24, r25
    7118:	09 f0       	breq	.+2      	; 0x711c <udc_process_setup+0x3f4>
		return udd_ep_clear_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
    711a:	5a c0       	rjmp	.+180    	; 0x71d0 <udc_process_setup+0x4a8>
    711c:	80 91 ab 25 	lds	r24, 0x25AB	; 0x8025ab <udd_g_ctrlreq+0x4>
    7120:	0e 94 19 26 	call	0x4c32	; 0x4c32 <udd_ep_clear_halt>
 * \return true if success
 */
#if (0!=USB_DEVICE_MAX_EP)
static bool udc_req_std_ep_set_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
    7124:	1e c0       	rjmp	.+60     	; 0x7162 <udc_process_setup+0x43a>
    7126:	80 91 ad 25 	lds	r24, 0x25AD	; 0x8025ad <udd_g_ctrlreq+0x6>
    712a:	90 91 ae 25 	lds	r25, 0x25AE	; 0x8025ae <udd_g_ctrlreq+0x7>
    712e:	89 2b       	or	r24, r25
    7130:	09 f0       	breq	.+2      	; 0x7134 <udc_process_setup+0x40c>
		return false;
	}
	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
    7132:	4e c0       	rjmp	.+156    	; 0x71d0 <udc_process_setup+0x4a8>
    7134:	80 91 a9 25 	lds	r24, 0x25A9	; 0x8025a9 <udd_g_ctrlreq+0x2>
    7138:	90 91 aa 25 	lds	r25, 0x25AA	; 0x8025aa <udd_g_ctrlreq+0x3>
    713c:	89 2b       	or	r24, r25
    713e:	09 f0       	breq	.+2      	; 0x7142 <udc_process_setup+0x41a>
		udd_ep_abort(udd_g_ctrlreq.req.wIndex & 0xFF);
    7140:	47 c0       	rjmp	.+142    	; 0x71d0 <udc_process_setup+0x4a8>
    7142:	c7 ea       	ldi	r28, 0xA7	; 167
    7144:	d5 e2       	ldi	r29, 0x25	; 37
    7146:	8c 81       	ldd	r24, Y+4	; 0x04
    7148:	0e 94 1b 27 	call	0x4e36	; 0x4e36 <udd_ep_abort>
		return udd_ep_set_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
    714c:	8c 81       	ldd	r24, Y+4	; 0x04
    714e:	0e 94 86 27 	call	0x4f0c	; 0x4f0c <udd_ep_set_halt>
		}
		break;

	default:
		// Unknown descriptor requested
		return false;
    7152:	07 c0       	rjmp	.+14     	; 0x7162 <udc_process_setup+0x43a>
    7154:	80 e0       	ldi	r24, 0x00	; 0
				break;
			}
		}
#endif
	}
	return false;
    7156:	05 c0       	rjmp	.+10     	; 0x7162 <udc_process_setup+0x43a>
    7158:	80 e0       	ldi	r24, 0x00	; 0
		break;
#endif
	default:
		break;
	}
	return false;
    715a:	03 c0       	rjmp	.+6      	; 0x7162 <udc_process_setup+0x43a>
    715c:	80 e0       	ldi	r24, 0x00	; 0
				break;
			}
		}
#endif
	}
	return false;
    715e:	01 c0       	rjmp	.+2      	; 0x7162 <udc_process_setup+0x43a>
		}
	}

	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
		if (udc_reqstd()) {
    7160:	80 e0       	ldi	r24, 0x00	; 0
    7162:	81 11       	cpse	r24, r1
			return true;
		}
	}

	// If interface request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_INTERFACE) {
    7164:	90 c0       	rjmp	.+288    	; 0x7286 <udc_process_setup+0x55e>
    7166:	80 91 a7 25 	lds	r24, 0x25A7	; 0x8025a7 <udd_g_ctrlreq>
    716a:	8f 71       	andi	r24, 0x1F	; 31
    716c:	81 30       	cpi	r24, 0x01	; 1
static bool udc_req_iface(void)
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
    716e:	81 f5       	brne	.+96     	; 0x71d0 <udc_process_setup+0x4a8>
    7170:	80 91 92 25 	lds	r24, 0x2592	; 0x802592 <udc_num_configuration>
    7174:	88 23       	and	r24, r24
    7176:	09 f4       	brne	.+2      	; 0x717a <udc_process_setup+0x452>
		return false; // The device is not is configured state yet
	}
	// Check interface number
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
    7178:	71 c0       	rjmp	.+226    	; 0x725c <udc_process_setup+0x534>
    717a:	00 91 ab 25 	lds	r16, 0x25AB	; 0x8025ab <udd_g_ctrlreq+0x4>
    717e:	10 91 ac 25 	lds	r17, 0x25AC	; 0x8025ac <udd_g_ctrlreq+0x5>
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
    7182:	c0 91 90 25 	lds	r28, 0x2590	; 0x802590 <udc_ptr_conf>
    7186:	d0 91 91 25 	lds	r29, 0x2591	; 0x802591 <udc_ptr_conf+0x1>
    718a:	e8 81       	ld	r30, Y
    718c:	f9 81       	ldd	r31, Y+1	; 0x01
    718e:	84 81       	ldd	r24, Z+4	; 0x04
    7190:	08 17       	cp	r16, r24
	}

	//* To update udc_ptr_iface with the selected interface in request
	// Select first alternate setting of interface to update udc_ptr_iface
	// before calling udi_api->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
    7192:	08 f0       	brcs	.+2      	; 0x7196 <udc_process_setup+0x46e>
    7194:	65 c0       	rjmp	.+202    	; 0x7260 <udc_process_setup+0x538>
    7196:	60 e0       	ldi	r22, 0x00	; 0
    7198:	80 2f       	mov	r24, r16
    719a:	ba dc       	rcall	.-1676   	; 0x6b10 <udc_update_iface_desc>
    719c:	88 23       	and	r24, r24
		return false;
	}
	// Select the interface with the current alternate setting
	udi_api = udc_ptr_conf->udi_apis[iface_num];
    719e:	c1 f0       	breq	.+48     	; 0x71d0 <udc_process_setup+0x4a8>
    71a0:	f8 01       	movw	r30, r16
    71a2:	ff 27       	eor	r31, r31
    71a4:	cf 01       	movw	r24, r30
    71a6:	88 0f       	add	r24, r24
    71a8:	99 1f       	adc	r25, r25
    71aa:	ea 81       	ldd	r30, Y+2	; 0x02
    71ac:	fb 81       	ldd	r31, Y+3	; 0x03
    71ae:	e8 0f       	add	r30, r24
    71b0:	f9 1f       	adc	r31, r25
	if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
    71b2:	c0 81       	ld	r28, Z
    71b4:	d1 81       	ldd	r29, Z+1	; 0x01
    71b6:	ee 81       	ldd	r30, Y+6	; 0x06
    71b8:	ff 81       	ldd	r31, Y+7	; 0x07
    71ba:	19 95       	eicall
    71bc:	68 2f       	mov	r22, r24
    71be:	80 2f       	mov	r24, r16
    71c0:	a7 dc       	rcall	.-1714   	; 0x6b10 <udc_update_iface_desc>
    71c2:	88 23       	and	r24, r24
		return false;
	}

	// Send the SETUP request to the UDI corresponding to the interface number
	return udi_api->setup();
    71c4:	29 f0       	breq	.+10     	; 0x71d0 <udc_process_setup+0x4a8>
    71c6:	ec 81       	ldd	r30, Y+4	; 0x04
    71c8:	fd 81       	ldd	r31, Y+5	; 0x05
		}
	}

	// If interface request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_INTERFACE) {
		if (udc_req_iface()) {
    71ca:	19 95       	eicall
    71cc:	81 11       	cpse	r24, r1
			return true;
		}
	}

	// If endpoint request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_ENDPOINT) {
    71ce:	5b c0       	rjmp	.+182    	; 0x7286 <udc_process_setup+0x55e>
    71d0:	80 91 a7 25 	lds	r24, 0x25A7	; 0x8025a7 <udd_g_ctrlreq>
    71d4:	8f 71       	andi	r24, 0x1F	; 31
    71d6:	82 30       	cpi	r24, 0x02	; 2
    71d8:	09 f0       	breq	.+2      	; 0x71dc <udc_process_setup+0x4b4>
static bool udc_req_ep(void)
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
    71da:	44 c0       	rjmp	.+136    	; 0x7264 <udc_process_setup+0x53c>
    71dc:	80 91 92 25 	lds	r24, 0x2592	; 0x802592 <udc_num_configuration>
    71e0:	88 23       	and	r24, r24
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
    71e2:	b1 f1       	breq	.+108    	; 0x7250 <udc_process_setup+0x528>
    71e4:	a0 91 90 25 	lds	r26, 0x2590	; 0x802590 <udc_ptr_conf>
    71e8:	b0 91 91 25 	lds	r27, 0x2591	; 0x802591 <udc_ptr_conf+0x1>
    71ec:	ed 91       	ld	r30, X+
    71ee:	fc 91       	ld	r31, X
    71f0:	11 97       	sbiw	r26, 0x01	; 1
    71f2:	84 81       	ldd	r24, Z+4	; 0x04
    71f4:	88 23       	and	r24, r24
    71f6:	71 f1       	breq	.+92     	; 0x7254 <udc_process_setup+0x52c>
			iface_num++) {
		// Select the interface with the current alternate setting
		udi_api = udc_ptr_conf->udi_apis[iface_num];
    71f8:	c0 e0       	ldi	r28, 0x00	; 0
    71fa:	ec 2f       	mov	r30, r28
    71fc:	f0 e0       	ldi	r31, 0x00	; 0
    71fe:	ee 0f       	add	r30, r30
    7200:	ff 1f       	adc	r31, r31
    7202:	12 96       	adiw	r26, 0x02	; 2
    7204:	8d 91       	ld	r24, X+
    7206:	9c 91       	ld	r25, X
    7208:	13 97       	sbiw	r26, 0x03	; 3
    720a:	e8 0f       	add	r30, r24
    720c:	f9 1f       	adc	r31, r25
    720e:	00 81       	ld	r16, Z
		if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
    7210:	11 81       	ldd	r17, Z+1	; 0x01
    7212:	d8 01       	movw	r26, r16
    7214:	16 96       	adiw	r26, 0x06	; 6
    7216:	ed 91       	ld	r30, X+
    7218:	fc 91       	ld	r31, X
    721a:	17 97       	sbiw	r26, 0x07	; 7
    721c:	19 95       	eicall
    721e:	68 2f       	mov	r22, r24
    7220:	8c 2f       	mov	r24, r28
    7222:	76 dc       	rcall	.-1812   	; 0x6b10 <udc_update_iface_desc>
    7224:	88 23       	and	r24, r24
			return false;
		}

		// Send the SETUP request to the UDI
		if (udi_api->setup()) {
    7226:	79 f1       	breq	.+94     	; 0x7286 <udc_process_setup+0x55e>
    7228:	d8 01       	movw	r26, r16
    722a:	14 96       	adiw	r26, 0x04	; 4
    722c:	ed 91       	ld	r30, X+
    722e:	fc 91       	ld	r31, X
    7230:	15 97       	sbiw	r26, 0x05	; 5
    7232:	19 95       	eicall
    7234:	81 11       	cpse	r24, r1
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
			iface_num++) {
    7236:	27 c0       	rjmp	.+78     	; 0x7286 <udc_process_setup+0x55e>
	if (0 == udc_num_configuration) {
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
    7238:	cf 5f       	subi	r28, 0xFF	; 255
    723a:	a0 91 90 25 	lds	r26, 0x2590	; 0x802590 <udc_ptr_conf>
    723e:	b0 91 91 25 	lds	r27, 0x2591	; 0x802591 <udc_ptr_conf+0x1>
    7242:	ed 91       	ld	r30, X+
    7244:	fc 91       	ld	r31, X
    7246:	11 97       	sbiw	r26, 0x01	; 1
    7248:	94 81       	ldd	r25, Z+4	; 0x04
    724a:	c9 17       	cp	r28, r25
    724c:	b0 f2       	brcs	.-84     	; 0x71fa <udc_process_setup+0x4d2>
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
		return false; // The device is not is configured state yet
    724e:	1b c0       	rjmp	.+54     	; 0x7286 <udc_process_setup+0x55e>
    7250:	80 e0       	ldi	r24, 0x00	; 0
		// Send the SETUP request to the UDI
		if (udi_api->setup()) {
			return true;
		}
	}
	return false;
    7252:	19 c0       	rjmp	.+50     	; 0x7286 <udc_process_setup+0x55e>
    7254:	80 e0       	ldi	r24, 0x00	; 0
	udd_g_ctrlreq.callback = NULL;
	udd_g_ctrlreq.over_under_run = NULL;

	if (Udd_setup_is_in()) {
		if (udd_g_ctrlreq.req.wLength == 0) {
			return false; // Error from USB host
    7256:	17 c0       	rjmp	.+46     	; 0x7286 <udc_process_setup+0x55e>
    7258:	80 e0       	ldi	r24, 0x00	; 0
	// Here SETUP request unknown by UDC and UDIs
#ifdef USB_DEVICE_SPECIFIC_REQUEST
	// Try to decode it in specific callback
	return USB_DEVICE_SPECIFIC_REQUEST(); // Ex: Vendor request,...
#else
	return false;
    725a:	15 c0       	rjmp	.+42     	; 0x7286 <udc_process_setup+0x55e>
    725c:	80 e0       	ldi	r24, 0x00	; 0
    725e:	13 c0       	rjmp	.+38     	; 0x7286 <udc_process_setup+0x55e>
    7260:	80 e0       	ldi	r24, 0x00	; 0
    7262:	11 c0       	rjmp	.+34     	; 0x7286 <udc_process_setup+0x55e>
    7264:	80 e0       	ldi	r24, 0x00	; 0
			return false; // Error from USB host
		}
	}

	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
    7266:	0f c0       	rjmp	.+30     	; 0x7286 <udc_process_setup+0x55e>
    7268:	98 2f       	mov	r25, r24
    726a:	90 76       	andi	r25, 0x60	; 96
    726c:	09 f0       	breq	.+2      	; 0x7270 <udc_process_setup+0x548>
    726e:	7b cf       	rjmp	.-266    	; 0x7166 <udc_process_setup+0x43e>
    7270:	74 cd       	rjmp	.-1304   	; 0x6d5a <udc_process_setup+0x32>
    7272:	98 2f       	mov	r25, r24
    7274:	90 76       	andi	r25, 0x60	; 96
    7276:	09 f0       	breq	.+2      	; 0x727a <udc_process_setup+0x552>
    7278:	76 cf       	rjmp	.-276    	; 0x7166 <udc_process_setup+0x43e>
		str = udc_string_manufacturer_name;
		break;
#endif
#ifdef USB_DEVICE_PRODUCT_NAME
	case 2:
		str_length = USB_DEVICE_PRODUCT_NAME_SIZE;
    727a:	77 ce       	rjmp	.-786    	; 0x6f6a <udc_process_setup+0x242>
		str = udc_string_product_name;
    727c:	3c e0       	ldi	r19, 0x0C	; 12
    727e:	e8 ec       	ldi	r30, 0xC8	; 200
    7280:	f0 e2       	ldi	r31, 0x20	; 32
	}

	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
		if (udc_reqstd()) {
			return true;
    7282:	eb cd       	rjmp	.-1066   	; 0x6e5a <udc_process_setup+0x132>
	// Try to decode it in specific callback
	return USB_DEVICE_SPECIFIC_REQUEST(); // Ex: Vendor request,...
#else
	return false;
#endif
}
    7284:	81 e0       	ldi	r24, 0x01	; 1
    7286:	df 91       	pop	r29
    7288:	cf 91       	pop	r28
    728a:	1f 91       	pop	r17
    728c:	0f 91       	pop	r16
    728e:	08 95       	ret

00007290 <_read>:
#elif (defined(__GNUC__) && (XMEGA || MEGA) )

int _read (int *f); // Remove GCC compiler warning

int _read (int *f)
{
    7290:	cf 93       	push	r28
    7292:	df 93       	push	r29
    7294:	1f 92       	push	r1
    7296:	cd b7       	in	r28, 0x3d	; 61
    7298:	de b7       	in	r29, 0x3e	; 62
	char c;
	ptr_get(stdio_base,&c);
    729a:	80 91 c1 25 	lds	r24, 0x25C1	; 0x8025c1 <stdio_base>
    729e:	90 91 c2 25 	lds	r25, 0x25C2	; 0x8025c2 <stdio_base+0x1>
    72a2:	e0 91 bd 25 	lds	r30, 0x25BD	; 0x8025bd <ptr_get>
    72a6:	f0 91 be 25 	lds	r31, 0x25BE	; 0x8025be <ptr_get+0x1>
    72aa:	be 01       	movw	r22, r28
    72ac:	6f 5f       	subi	r22, 0xFF	; 255
    72ae:	7f 4f       	sbci	r23, 0xFF	; 255
    72b0:	19 95       	eicall
	return c;
    72b2:	89 81       	ldd	r24, Y+1	; 0x01
}
    72b4:	08 2e       	mov	r0, r24
    72b6:	00 0c       	add	r0, r0
    72b8:	99 0b       	sbc	r25, r25
    72ba:	0f 90       	pop	r0
    72bc:	df 91       	pop	r29
    72be:	cf 91       	pop	r28
    72c0:	08 95       	ret

000072c2 <stdio_usb_putchar>:
	return true;
}

void stdio_usb_disable(void)
{
	stdio_usb_interface_enable = false;
    72c2:	80 91 98 25 	lds	r24, 0x2598	; 0x802598 <stdio_usb_interface_enable>
    72c6:	88 23       	and	r24, r24
    72c8:	81 f0       	breq	.+32     	; 0x72ea <stdio_usb_putchar+0x28>
    72ca:	86 2f       	mov	r24, r22
    72cc:	08 2e       	mov	r0, r24
    72ce:	00 0c       	add	r0, r0
    72d0:	99 0b       	sbc	r25, r25
    72d2:	df db       	rcall	.-2114   	; 0x6a92 <udi_cdc_putc>
    72d4:	21 e0       	ldi	r18, 0x01	; 1
    72d6:	30 e0       	ldi	r19, 0x00	; 0
    72d8:	89 2b       	or	r24, r25
    72da:	11 f0       	breq	.+4      	; 0x72e0 <stdio_usb_putchar+0x1e>
    72dc:	20 e0       	ldi	r18, 0x00	; 0
    72de:	30 e0       	ldi	r19, 0x00	; 0
    72e0:	88 27       	eor	r24, r24
    72e2:	99 27       	eor	r25, r25
    72e4:	82 1b       	sub	r24, r18
    72e6:	93 0b       	sbc	r25, r19
    72e8:	08 95       	ret
    72ea:	80 e0       	ldi	r24, 0x00	; 0
    72ec:	90 e0       	ldi	r25, 0x00	; 0
    72ee:	08 95       	ret

000072f0 <stdio_usb_getchar>:
    72f0:	cf 93       	push	r28
    72f2:	df 93       	push	r29
    72f4:	80 91 98 25 	lds	r24, 0x2598	; 0x802598 <stdio_usb_interface_enable>
    72f8:	81 11       	cpse	r24, r1
    72fa:	03 c0       	rjmp	.+6      	; 0x7302 <stdio_usb_getchar+0x12>
    72fc:	fb 01       	movw	r30, r22
    72fe:	10 82       	st	Z, r1
    7300:	03 c0       	rjmp	.+6      	; 0x7308 <stdio_usb_getchar+0x18>
    7302:	eb 01       	movw	r28, r22
    7304:	3e db       	rcall	.-2436   	; 0x6982 <udi_cdc_getc>
    7306:	88 83       	st	Y, r24
    7308:	df 91       	pop	r29
    730a:	cf 91       	pop	r28
    730c:	08 95       	ret

0000730e <stdio_usb_enable>:
    730e:	81 e0       	ldi	r24, 0x01	; 1
    7310:	80 93 98 25 	sts	0x2598, r24	; 0x802598 <stdio_usb_interface_enable>
    7314:	08 95       	ret

00007316 <stdio_usb_init>:
}

void stdio_usb_init(void)
{
	stdio_base = NULL;
    7316:	10 92 c1 25 	sts	0x25C1, r1	; 0x8025c1 <stdio_base>
    731a:	10 92 c2 25 	sts	0x25C2, r1	; 0x8025c2 <stdio_base+0x1>
	ptr_put = stdio_usb_putchar;
    731e:	81 e6       	ldi	r24, 0x61	; 97
    7320:	99 e3       	ldi	r25, 0x39	; 57
    7322:	80 93 bf 25 	sts	0x25BF, r24	; 0x8025bf <ptr_put>
    7326:	90 93 c0 25 	sts	0x25C0, r25	; 0x8025c0 <ptr_put+0x1>
	ptr_get = stdio_usb_getchar;
    732a:	88 e7       	ldi	r24, 0x78	; 120
    732c:	99 e3       	ldi	r25, 0x39	; 57
    732e:	80 93 bd 25 	sts	0x25BD, r24	; 0x8025bd <ptr_get>
    7332:	90 93 be 25 	sts	0x25BE, r25	; 0x8025be <ptr_get+0x1>
	udc_start ();

#if defined(__GNUC__)
# if XMEGA
	// For AVR GCC libc print redirection uses fdevopen.
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
    7336:	9b dc       	rcall	.-1738   	; 0x6c6e <udc_start>
    7338:	68 e4       	ldi	r22, 0x48	; 72
    733a:	79 e3       	ldi	r23, 0x39	; 57
    733c:	82 ea       	ldi	r24, 0xA2	; 162
    733e:	99 e3       	ldi	r25, 0x39	; 57
    7340:	63 c2       	rjmp	.+1222   	; 0x7808 <fdevopen>
    7342:	08 95       	ret

00007344 <_write>:
#elif (defined(__GNUC__) && (XMEGA || MEGA))

int _write (char c, int *f);

int _write (char c, int *f)
{
    7344:	68 2f       	mov	r22, r24
	if (ptr_put(stdio_base, c) < 0) {
    7346:	80 91 c1 25 	lds	r24, 0x25C1	; 0x8025c1 <stdio_base>
    734a:	90 91 c2 25 	lds	r25, 0x25C2	; 0x8025c2 <stdio_base+0x1>
    734e:	e0 91 bf 25 	lds	r30, 0x25BF	; 0x8025bf <ptr_put>
    7352:	f0 91 c0 25 	lds	r31, 0x25C0	; 0x8025c0 <ptr_put+0x1>
    7356:	19 95       	eicall
    7358:	99 23       	and	r25, r25
    735a:	1c f0       	brlt	.+6      	; 0x7362 <_write+0x1e>
		return -1;
	}
	return 1;
    735c:	81 e0       	ldi	r24, 0x01	; 1
    735e:	90 e0       	ldi	r25, 0x00	; 0
    7360:	08 95       	ret
int _write (char c, int *f);

int _write (char c, int *f)
{
	if (ptr_put(stdio_base, c) < 0) {
		return -1;
    7362:	8f ef       	ldi	r24, 0xFF	; 255
    7364:	9f ef       	ldi	r25, 0xFF	; 255
	}
	return 1;
}
    7366:	08 95       	ret

00007368 <nvm_read_byte>:
#endif

#ifndef __DOXYGEN__
	PUBLIC_FUNCTION(nvm_read_byte)
#if defined(__GNUC__)
	lds r20, NVM_CMD          ; Store NVM command register
    7368:	40 91 ca 01 	lds	r20, 0x01CA	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	mov ZL, r22               ; Load byte index into low byte of Z.
    736c:	e6 2f       	mov	r30, r22
	mov ZH, r23               ; Load high byte into Z.
    736e:	f7 2f       	mov	r31, r23
	sts NVM_CMD, r24          ; Load prepared command into NVM Command register.
    7370:	80 93 ca 01 	sts	0x01CA, r24	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	lpm r24, Z                ; Perform an LPM to read out byte
    7374:	84 91       	lpm	r24, Z
	sts NVM_CMD, r20          ; Restore NVM command register
    7376:	40 93 ca 01 	sts	0x01CA, r20	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	sts NVM_CMD, r16          ; Load prepared command into NVM Command register.
	lpm r16, Z                ; Perform an LPM to read out byte
	sts NVM_CMD, r20          ; Restore NVM command register
#endif

	ret
    737a:	08 95       	ret

0000737c <ccp_write_io>:

	PUBLIC_FUNCTION(ccp_write_io)

#if defined(__GNUC__)

	out     RAMPZ, r1               // Reset bits 23:16 of Z
    737c:	1b be       	out	0x3b, r1	; 59
	movw    r30, r24                // Load addr into Z
    737e:	fc 01       	movw	r30, r24
	ldi     r18, CCP_IOREG          // Load magic CCP value
    7380:	28 ed       	ldi	r18, 0xD8	; 216
	out     CCP, r18                // Start CCP handshake
    7382:	24 bf       	out	0x34, r18	; 52
	st      Z, r22                  // Write value to I/O register
    7384:	60 83       	st	Z, r22
	ret                             // Return to caller
    7386:	08 95       	ret

00007388 <__udivmodhi4>:
    7388:	aa 1b       	sub	r26, r26
    738a:	bb 1b       	sub	r27, r27
    738c:	51 e1       	ldi	r21, 0x11	; 17
    738e:	07 c0       	rjmp	.+14     	; 0x739e <__udivmodhi4_ep>

00007390 <__udivmodhi4_loop>:
    7390:	aa 1f       	adc	r26, r26
    7392:	bb 1f       	adc	r27, r27
    7394:	a6 17       	cp	r26, r22
    7396:	b7 07       	cpc	r27, r23
    7398:	10 f0       	brcs	.+4      	; 0x739e <__udivmodhi4_ep>
    739a:	a6 1b       	sub	r26, r22
    739c:	b7 0b       	sbc	r27, r23

0000739e <__udivmodhi4_ep>:
    739e:	88 1f       	adc	r24, r24
    73a0:	99 1f       	adc	r25, r25
    73a2:	5a 95       	dec	r21
    73a4:	a9 f7       	brne	.-22     	; 0x7390 <__udivmodhi4_loop>
    73a6:	80 95       	com	r24
    73a8:	90 95       	com	r25
    73aa:	bc 01       	movw	r22, r24
    73ac:	cd 01       	movw	r24, r26
    73ae:	08 95       	ret

000073b0 <__udivmodsi4>:
    73b0:	a1 e2       	ldi	r26, 0x21	; 33
    73b2:	1a 2e       	mov	r1, r26
    73b4:	aa 1b       	sub	r26, r26
    73b6:	bb 1b       	sub	r27, r27
    73b8:	fd 01       	movw	r30, r26
    73ba:	0d c0       	rjmp	.+26     	; 0x73d6 <__udivmodsi4_ep>

000073bc <__udivmodsi4_loop>:
    73bc:	aa 1f       	adc	r26, r26
    73be:	bb 1f       	adc	r27, r27
    73c0:	ee 1f       	adc	r30, r30
    73c2:	ff 1f       	adc	r31, r31
    73c4:	a2 17       	cp	r26, r18
    73c6:	b3 07       	cpc	r27, r19
    73c8:	e4 07       	cpc	r30, r20
    73ca:	f5 07       	cpc	r31, r21
    73cc:	20 f0       	brcs	.+8      	; 0x73d6 <__udivmodsi4_ep>
    73ce:	a2 1b       	sub	r26, r18
    73d0:	b3 0b       	sbc	r27, r19
    73d2:	e4 0b       	sbc	r30, r20
    73d4:	f5 0b       	sbc	r31, r21

000073d6 <__udivmodsi4_ep>:
    73d6:	66 1f       	adc	r22, r22
    73d8:	77 1f       	adc	r23, r23
    73da:	88 1f       	adc	r24, r24
    73dc:	99 1f       	adc	r25, r25
    73de:	1a 94       	dec	r1
    73e0:	69 f7       	brne	.-38     	; 0x73bc <__udivmodsi4_loop>
    73e2:	60 95       	com	r22
    73e4:	70 95       	com	r23
    73e6:	80 95       	com	r24
    73e8:	90 95       	com	r25
    73ea:	9b 01       	movw	r18, r22
    73ec:	ac 01       	movw	r20, r24
    73ee:	bd 01       	movw	r22, r26
    73f0:	cf 01       	movw	r24, r30
    73f2:	08 95       	ret

000073f4 <__tablejump2__>:
    73f4:	ee 0f       	add	r30, r30
    73f6:	ff 1f       	adc	r31, r31
    73f8:	88 1f       	adc	r24, r24
    73fa:	8b bf       	out	0x3b, r24	; 59
    73fc:	07 90       	elpm	r0, Z+
    73fe:	f6 91       	elpm	r31, Z
    7400:	e0 2d       	mov	r30, r0
    7402:	19 94       	eijmp

00007404 <__umulhisi3>:
    7404:	a2 9f       	mul	r26, r18
    7406:	b0 01       	movw	r22, r0
    7408:	b3 9f       	mul	r27, r19
    740a:	c0 01       	movw	r24, r0
    740c:	a3 9f       	mul	r26, r19
    740e:	70 0d       	add	r23, r0
    7410:	81 1d       	adc	r24, r1
    7412:	11 24       	eor	r1, r1
    7414:	91 1d       	adc	r25, r1
    7416:	b2 9f       	mul	r27, r18
    7418:	70 0d       	add	r23, r0
    741a:	81 1d       	adc	r24, r1
    741c:	11 24       	eor	r1, r1
    741e:	91 1d       	adc	r25, r1
    7420:	08 95       	ret

00007422 <__subsf3>:
    7422:	50 58       	subi	r21, 0x80	; 128

00007424 <__addsf3>:
    7424:	bb 27       	eor	r27, r27
    7426:	aa 27       	eor	r26, r26
    7428:	0e d0       	rcall	.+28     	; 0x7446 <__addsf3x>
    742a:	48 c1       	rjmp	.+656    	; 0x76bc <__fp_round>
    742c:	39 d1       	rcall	.+626    	; 0x76a0 <__fp_pscA>
    742e:	30 f0       	brcs	.+12     	; 0x743c <__addsf3+0x18>
    7430:	3e d1       	rcall	.+636    	; 0x76ae <__fp_pscB>
    7432:	20 f0       	brcs	.+8      	; 0x743c <__addsf3+0x18>
    7434:	31 f4       	brne	.+12     	; 0x7442 <__addsf3+0x1e>
    7436:	9f 3f       	cpi	r25, 0xFF	; 255
    7438:	11 f4       	brne	.+4      	; 0x743e <__addsf3+0x1a>
    743a:	1e f4       	brtc	.+6      	; 0x7442 <__addsf3+0x1e>
    743c:	2e c1       	rjmp	.+604    	; 0x769a <__fp_nan>
    743e:	0e f4       	brtc	.+2      	; 0x7442 <__addsf3+0x1e>
    7440:	e0 95       	com	r30
    7442:	e7 fb       	bst	r30, 7
    7444:	24 c1       	rjmp	.+584    	; 0x768e <__fp_inf>

00007446 <__addsf3x>:
    7446:	e9 2f       	mov	r30, r25
    7448:	4a d1       	rcall	.+660    	; 0x76de <__fp_split3>
    744a:	80 f3       	brcs	.-32     	; 0x742c <__addsf3+0x8>
    744c:	ba 17       	cp	r27, r26
    744e:	62 07       	cpc	r22, r18
    7450:	73 07       	cpc	r23, r19
    7452:	84 07       	cpc	r24, r20
    7454:	95 07       	cpc	r25, r21
    7456:	18 f0       	brcs	.+6      	; 0x745e <__addsf3x+0x18>
    7458:	71 f4       	brne	.+28     	; 0x7476 <__addsf3x+0x30>
    745a:	9e f5       	brtc	.+102    	; 0x74c2 <__addsf3x+0x7c>
    745c:	62 c1       	rjmp	.+708    	; 0x7722 <__fp_zero>
    745e:	0e f4       	brtc	.+2      	; 0x7462 <__addsf3x+0x1c>
    7460:	e0 95       	com	r30
    7462:	0b 2e       	mov	r0, r27
    7464:	ba 2f       	mov	r27, r26
    7466:	a0 2d       	mov	r26, r0
    7468:	0b 01       	movw	r0, r22
    746a:	b9 01       	movw	r22, r18
    746c:	90 01       	movw	r18, r0
    746e:	0c 01       	movw	r0, r24
    7470:	ca 01       	movw	r24, r20
    7472:	a0 01       	movw	r20, r0
    7474:	11 24       	eor	r1, r1
    7476:	ff 27       	eor	r31, r31
    7478:	59 1b       	sub	r21, r25
    747a:	99 f0       	breq	.+38     	; 0x74a2 <__addsf3x+0x5c>
    747c:	59 3f       	cpi	r21, 0xF9	; 249
    747e:	50 f4       	brcc	.+20     	; 0x7494 <__addsf3x+0x4e>
    7480:	50 3e       	cpi	r21, 0xE0	; 224
    7482:	68 f1       	brcs	.+90     	; 0x74de <__addsf3x+0x98>
    7484:	1a 16       	cp	r1, r26
    7486:	f0 40       	sbci	r31, 0x00	; 0
    7488:	a2 2f       	mov	r26, r18
    748a:	23 2f       	mov	r18, r19
    748c:	34 2f       	mov	r19, r20
    748e:	44 27       	eor	r20, r20
    7490:	58 5f       	subi	r21, 0xF8	; 248
    7492:	f3 cf       	rjmp	.-26     	; 0x747a <__addsf3x+0x34>
    7494:	46 95       	lsr	r20
    7496:	37 95       	ror	r19
    7498:	27 95       	ror	r18
    749a:	a7 95       	ror	r26
    749c:	f0 40       	sbci	r31, 0x00	; 0
    749e:	53 95       	inc	r21
    74a0:	c9 f7       	brne	.-14     	; 0x7494 <__addsf3x+0x4e>
    74a2:	7e f4       	brtc	.+30     	; 0x74c2 <__addsf3x+0x7c>
    74a4:	1f 16       	cp	r1, r31
    74a6:	ba 0b       	sbc	r27, r26
    74a8:	62 0b       	sbc	r22, r18
    74aa:	73 0b       	sbc	r23, r19
    74ac:	84 0b       	sbc	r24, r20
    74ae:	ba f0       	brmi	.+46     	; 0x74de <__addsf3x+0x98>
    74b0:	91 50       	subi	r25, 0x01	; 1
    74b2:	a1 f0       	breq	.+40     	; 0x74dc <__addsf3x+0x96>
    74b4:	ff 0f       	add	r31, r31
    74b6:	bb 1f       	adc	r27, r27
    74b8:	66 1f       	adc	r22, r22
    74ba:	77 1f       	adc	r23, r23
    74bc:	88 1f       	adc	r24, r24
    74be:	c2 f7       	brpl	.-16     	; 0x74b0 <__addsf3x+0x6a>
    74c0:	0e c0       	rjmp	.+28     	; 0x74de <__addsf3x+0x98>
    74c2:	ba 0f       	add	r27, r26
    74c4:	62 1f       	adc	r22, r18
    74c6:	73 1f       	adc	r23, r19
    74c8:	84 1f       	adc	r24, r20
    74ca:	48 f4       	brcc	.+18     	; 0x74de <__addsf3x+0x98>
    74cc:	87 95       	ror	r24
    74ce:	77 95       	ror	r23
    74d0:	67 95       	ror	r22
    74d2:	b7 95       	ror	r27
    74d4:	f7 95       	ror	r31
    74d6:	9e 3f       	cpi	r25, 0xFE	; 254
    74d8:	08 f0       	brcs	.+2      	; 0x74dc <__addsf3x+0x96>
    74da:	b3 cf       	rjmp	.-154    	; 0x7442 <__addsf3+0x1e>
    74dc:	93 95       	inc	r25
    74de:	88 0f       	add	r24, r24
    74e0:	08 f0       	brcs	.+2      	; 0x74e4 <__addsf3x+0x9e>
    74e2:	99 27       	eor	r25, r25
    74e4:	ee 0f       	add	r30, r30
    74e6:	97 95       	ror	r25
    74e8:	87 95       	ror	r24
    74ea:	08 95       	ret

000074ec <__divsf3>:
    74ec:	0c d0       	rcall	.+24     	; 0x7506 <__divsf3x>
    74ee:	e6 c0       	rjmp	.+460    	; 0x76bc <__fp_round>
    74f0:	de d0       	rcall	.+444    	; 0x76ae <__fp_pscB>
    74f2:	40 f0       	brcs	.+16     	; 0x7504 <__divsf3+0x18>
    74f4:	d5 d0       	rcall	.+426    	; 0x76a0 <__fp_pscA>
    74f6:	30 f0       	brcs	.+12     	; 0x7504 <__divsf3+0x18>
    74f8:	21 f4       	brne	.+8      	; 0x7502 <__divsf3+0x16>
    74fa:	5f 3f       	cpi	r21, 0xFF	; 255
    74fc:	19 f0       	breq	.+6      	; 0x7504 <__divsf3+0x18>
    74fe:	c7 c0       	rjmp	.+398    	; 0x768e <__fp_inf>
    7500:	51 11       	cpse	r21, r1
    7502:	10 c1       	rjmp	.+544    	; 0x7724 <__fp_szero>
    7504:	ca c0       	rjmp	.+404    	; 0x769a <__fp_nan>

00007506 <__divsf3x>:
    7506:	eb d0       	rcall	.+470    	; 0x76de <__fp_split3>
    7508:	98 f3       	brcs	.-26     	; 0x74f0 <__divsf3+0x4>

0000750a <__divsf3_pse>:
    750a:	99 23       	and	r25, r25
    750c:	c9 f3       	breq	.-14     	; 0x7500 <__divsf3+0x14>
    750e:	55 23       	and	r21, r21
    7510:	b1 f3       	breq	.-20     	; 0x74fe <__divsf3+0x12>
    7512:	95 1b       	sub	r25, r21
    7514:	55 0b       	sbc	r21, r21
    7516:	bb 27       	eor	r27, r27
    7518:	aa 27       	eor	r26, r26
    751a:	62 17       	cp	r22, r18
    751c:	73 07       	cpc	r23, r19
    751e:	84 07       	cpc	r24, r20
    7520:	38 f0       	brcs	.+14     	; 0x7530 <__divsf3_pse+0x26>
    7522:	9f 5f       	subi	r25, 0xFF	; 255
    7524:	5f 4f       	sbci	r21, 0xFF	; 255
    7526:	22 0f       	add	r18, r18
    7528:	33 1f       	adc	r19, r19
    752a:	44 1f       	adc	r20, r20
    752c:	aa 1f       	adc	r26, r26
    752e:	a9 f3       	breq	.-22     	; 0x751a <__divsf3_pse+0x10>
    7530:	33 d0       	rcall	.+102    	; 0x7598 <__divsf3_pse+0x8e>
    7532:	0e 2e       	mov	r0, r30
    7534:	3a f0       	brmi	.+14     	; 0x7544 <__divsf3_pse+0x3a>
    7536:	e0 e8       	ldi	r30, 0x80	; 128
    7538:	30 d0       	rcall	.+96     	; 0x759a <__divsf3_pse+0x90>
    753a:	91 50       	subi	r25, 0x01	; 1
    753c:	50 40       	sbci	r21, 0x00	; 0
    753e:	e6 95       	lsr	r30
    7540:	00 1c       	adc	r0, r0
    7542:	ca f7       	brpl	.-14     	; 0x7536 <__divsf3_pse+0x2c>
    7544:	29 d0       	rcall	.+82     	; 0x7598 <__divsf3_pse+0x8e>
    7546:	fe 2f       	mov	r31, r30
    7548:	27 d0       	rcall	.+78     	; 0x7598 <__divsf3_pse+0x8e>
    754a:	66 0f       	add	r22, r22
    754c:	77 1f       	adc	r23, r23
    754e:	88 1f       	adc	r24, r24
    7550:	bb 1f       	adc	r27, r27
    7552:	26 17       	cp	r18, r22
    7554:	37 07       	cpc	r19, r23
    7556:	48 07       	cpc	r20, r24
    7558:	ab 07       	cpc	r26, r27
    755a:	b0 e8       	ldi	r27, 0x80	; 128
    755c:	09 f0       	breq	.+2      	; 0x7560 <__divsf3_pse+0x56>
    755e:	bb 0b       	sbc	r27, r27
    7560:	80 2d       	mov	r24, r0
    7562:	bf 01       	movw	r22, r30
    7564:	ff 27       	eor	r31, r31
    7566:	93 58       	subi	r25, 0x83	; 131
    7568:	5f 4f       	sbci	r21, 0xFF	; 255
    756a:	2a f0       	brmi	.+10     	; 0x7576 <__divsf3_pse+0x6c>
    756c:	9e 3f       	cpi	r25, 0xFE	; 254
    756e:	51 05       	cpc	r21, r1
    7570:	68 f0       	brcs	.+26     	; 0x758c <__divsf3_pse+0x82>
    7572:	8d c0       	rjmp	.+282    	; 0x768e <__fp_inf>
    7574:	d7 c0       	rjmp	.+430    	; 0x7724 <__fp_szero>
    7576:	5f 3f       	cpi	r21, 0xFF	; 255
    7578:	ec f3       	brlt	.-6      	; 0x7574 <__divsf3_pse+0x6a>
    757a:	98 3e       	cpi	r25, 0xE8	; 232
    757c:	dc f3       	brlt	.-10     	; 0x7574 <__divsf3_pse+0x6a>
    757e:	86 95       	lsr	r24
    7580:	77 95       	ror	r23
    7582:	67 95       	ror	r22
    7584:	b7 95       	ror	r27
    7586:	f7 95       	ror	r31
    7588:	9f 5f       	subi	r25, 0xFF	; 255
    758a:	c9 f7       	brne	.-14     	; 0x757e <__divsf3_pse+0x74>
    758c:	88 0f       	add	r24, r24
    758e:	91 1d       	adc	r25, r1
    7590:	96 95       	lsr	r25
    7592:	87 95       	ror	r24
    7594:	97 f9       	bld	r25, 7
    7596:	08 95       	ret
    7598:	e1 e0       	ldi	r30, 0x01	; 1
    759a:	66 0f       	add	r22, r22
    759c:	77 1f       	adc	r23, r23
    759e:	88 1f       	adc	r24, r24
    75a0:	bb 1f       	adc	r27, r27
    75a2:	62 17       	cp	r22, r18
    75a4:	73 07       	cpc	r23, r19
    75a6:	84 07       	cpc	r24, r20
    75a8:	ba 07       	cpc	r27, r26
    75aa:	20 f0       	brcs	.+8      	; 0x75b4 <__divsf3_pse+0xaa>
    75ac:	62 1b       	sub	r22, r18
    75ae:	73 0b       	sbc	r23, r19
    75b0:	84 0b       	sbc	r24, r20
    75b2:	ba 0b       	sbc	r27, r26
    75b4:	ee 1f       	adc	r30, r30
    75b6:	88 f7       	brcc	.-30     	; 0x759a <__divsf3_pse+0x90>
    75b8:	e0 95       	com	r30
    75ba:	08 95       	ret

000075bc <__fixunssfsi>:
    75bc:	98 d0       	rcall	.+304    	; 0x76ee <__fp_splitA>
    75be:	88 f0       	brcs	.+34     	; 0x75e2 <__fixunssfsi+0x26>
    75c0:	9f 57       	subi	r25, 0x7F	; 127
    75c2:	90 f0       	brcs	.+36     	; 0x75e8 <__fixunssfsi+0x2c>
    75c4:	b9 2f       	mov	r27, r25
    75c6:	99 27       	eor	r25, r25
    75c8:	b7 51       	subi	r27, 0x17	; 23
    75ca:	a0 f0       	brcs	.+40     	; 0x75f4 <__fixunssfsi+0x38>
    75cc:	d1 f0       	breq	.+52     	; 0x7602 <__fixunssfsi+0x46>
    75ce:	66 0f       	add	r22, r22
    75d0:	77 1f       	adc	r23, r23
    75d2:	88 1f       	adc	r24, r24
    75d4:	99 1f       	adc	r25, r25
    75d6:	1a f0       	brmi	.+6      	; 0x75de <__fixunssfsi+0x22>
    75d8:	ba 95       	dec	r27
    75da:	c9 f7       	brne	.-14     	; 0x75ce <__fixunssfsi+0x12>
    75dc:	12 c0       	rjmp	.+36     	; 0x7602 <__fixunssfsi+0x46>
    75de:	b1 30       	cpi	r27, 0x01	; 1
    75e0:	81 f0       	breq	.+32     	; 0x7602 <__fixunssfsi+0x46>
    75e2:	9f d0       	rcall	.+318    	; 0x7722 <__fp_zero>
    75e4:	b1 e0       	ldi	r27, 0x01	; 1
    75e6:	08 95       	ret
    75e8:	9c c0       	rjmp	.+312    	; 0x7722 <__fp_zero>
    75ea:	67 2f       	mov	r22, r23
    75ec:	78 2f       	mov	r23, r24
    75ee:	88 27       	eor	r24, r24
    75f0:	b8 5f       	subi	r27, 0xF8	; 248
    75f2:	39 f0       	breq	.+14     	; 0x7602 <__fixunssfsi+0x46>
    75f4:	b9 3f       	cpi	r27, 0xF9	; 249
    75f6:	cc f3       	brlt	.-14     	; 0x75ea <__fixunssfsi+0x2e>
    75f8:	86 95       	lsr	r24
    75fa:	77 95       	ror	r23
    75fc:	67 95       	ror	r22
    75fe:	b3 95       	inc	r27
    7600:	d9 f7       	brne	.-10     	; 0x75f8 <__fixunssfsi+0x3c>
    7602:	3e f4       	brtc	.+14     	; 0x7612 <__fixunssfsi+0x56>
    7604:	90 95       	com	r25
    7606:	80 95       	com	r24
    7608:	70 95       	com	r23
    760a:	61 95       	neg	r22
    760c:	7f 4f       	sbci	r23, 0xFF	; 255
    760e:	8f 4f       	sbci	r24, 0xFF	; 255
    7610:	9f 4f       	sbci	r25, 0xFF	; 255
    7612:	08 95       	ret

00007614 <__floatunsisf>:
    7614:	e8 94       	clt
    7616:	09 c0       	rjmp	.+18     	; 0x762a <__floatsisf+0x12>

00007618 <__floatsisf>:
    7618:	97 fb       	bst	r25, 7
    761a:	3e f4       	brtc	.+14     	; 0x762a <__floatsisf+0x12>
    761c:	90 95       	com	r25
    761e:	80 95       	com	r24
    7620:	70 95       	com	r23
    7622:	61 95       	neg	r22
    7624:	7f 4f       	sbci	r23, 0xFF	; 255
    7626:	8f 4f       	sbci	r24, 0xFF	; 255
    7628:	9f 4f       	sbci	r25, 0xFF	; 255
    762a:	99 23       	and	r25, r25
    762c:	a9 f0       	breq	.+42     	; 0x7658 <__floatsisf+0x40>
    762e:	f9 2f       	mov	r31, r25
    7630:	96 e9       	ldi	r25, 0x96	; 150
    7632:	bb 27       	eor	r27, r27
    7634:	93 95       	inc	r25
    7636:	f6 95       	lsr	r31
    7638:	87 95       	ror	r24
    763a:	77 95       	ror	r23
    763c:	67 95       	ror	r22
    763e:	b7 95       	ror	r27
    7640:	f1 11       	cpse	r31, r1
    7642:	f8 cf       	rjmp	.-16     	; 0x7634 <__floatsisf+0x1c>
    7644:	fa f4       	brpl	.+62     	; 0x7684 <__floatsisf+0x6c>
    7646:	bb 0f       	add	r27, r27
    7648:	11 f4       	brne	.+4      	; 0x764e <__floatsisf+0x36>
    764a:	60 ff       	sbrs	r22, 0
    764c:	1b c0       	rjmp	.+54     	; 0x7684 <__floatsisf+0x6c>
    764e:	6f 5f       	subi	r22, 0xFF	; 255
    7650:	7f 4f       	sbci	r23, 0xFF	; 255
    7652:	8f 4f       	sbci	r24, 0xFF	; 255
    7654:	9f 4f       	sbci	r25, 0xFF	; 255
    7656:	16 c0       	rjmp	.+44     	; 0x7684 <__floatsisf+0x6c>
    7658:	88 23       	and	r24, r24
    765a:	11 f0       	breq	.+4      	; 0x7660 <__floatsisf+0x48>
    765c:	96 e9       	ldi	r25, 0x96	; 150
    765e:	11 c0       	rjmp	.+34     	; 0x7682 <__floatsisf+0x6a>
    7660:	77 23       	and	r23, r23
    7662:	21 f0       	breq	.+8      	; 0x766c <__floatsisf+0x54>
    7664:	9e e8       	ldi	r25, 0x8E	; 142
    7666:	87 2f       	mov	r24, r23
    7668:	76 2f       	mov	r23, r22
    766a:	05 c0       	rjmp	.+10     	; 0x7676 <__floatsisf+0x5e>
    766c:	66 23       	and	r22, r22
    766e:	71 f0       	breq	.+28     	; 0x768c <__floatsisf+0x74>
    7670:	96 e8       	ldi	r25, 0x86	; 134
    7672:	86 2f       	mov	r24, r22
    7674:	70 e0       	ldi	r23, 0x00	; 0
    7676:	60 e0       	ldi	r22, 0x00	; 0
    7678:	2a f0       	brmi	.+10     	; 0x7684 <__floatsisf+0x6c>
    767a:	9a 95       	dec	r25
    767c:	66 0f       	add	r22, r22
    767e:	77 1f       	adc	r23, r23
    7680:	88 1f       	adc	r24, r24
    7682:	da f7       	brpl	.-10     	; 0x767a <__floatsisf+0x62>
    7684:	88 0f       	add	r24, r24
    7686:	96 95       	lsr	r25
    7688:	87 95       	ror	r24
    768a:	97 f9       	bld	r25, 7
    768c:	08 95       	ret

0000768e <__fp_inf>:
    768e:	97 f9       	bld	r25, 7
    7690:	9f 67       	ori	r25, 0x7F	; 127
    7692:	80 e8       	ldi	r24, 0x80	; 128
    7694:	70 e0       	ldi	r23, 0x00	; 0
    7696:	60 e0       	ldi	r22, 0x00	; 0
    7698:	08 95       	ret

0000769a <__fp_nan>:
    769a:	9f ef       	ldi	r25, 0xFF	; 255
    769c:	80 ec       	ldi	r24, 0xC0	; 192
    769e:	08 95       	ret

000076a0 <__fp_pscA>:
    76a0:	00 24       	eor	r0, r0
    76a2:	0a 94       	dec	r0
    76a4:	16 16       	cp	r1, r22
    76a6:	17 06       	cpc	r1, r23
    76a8:	18 06       	cpc	r1, r24
    76aa:	09 06       	cpc	r0, r25
    76ac:	08 95       	ret

000076ae <__fp_pscB>:
    76ae:	00 24       	eor	r0, r0
    76b0:	0a 94       	dec	r0
    76b2:	12 16       	cp	r1, r18
    76b4:	13 06       	cpc	r1, r19
    76b6:	14 06       	cpc	r1, r20
    76b8:	05 06       	cpc	r0, r21
    76ba:	08 95       	ret

000076bc <__fp_round>:
    76bc:	09 2e       	mov	r0, r25
    76be:	03 94       	inc	r0
    76c0:	00 0c       	add	r0, r0
    76c2:	11 f4       	brne	.+4      	; 0x76c8 <__fp_round+0xc>
    76c4:	88 23       	and	r24, r24
    76c6:	52 f0       	brmi	.+20     	; 0x76dc <__fp_round+0x20>
    76c8:	bb 0f       	add	r27, r27
    76ca:	40 f4       	brcc	.+16     	; 0x76dc <__fp_round+0x20>
    76cc:	bf 2b       	or	r27, r31
    76ce:	11 f4       	brne	.+4      	; 0x76d4 <__fp_round+0x18>
    76d0:	60 ff       	sbrs	r22, 0
    76d2:	04 c0       	rjmp	.+8      	; 0x76dc <__fp_round+0x20>
    76d4:	6f 5f       	subi	r22, 0xFF	; 255
    76d6:	7f 4f       	sbci	r23, 0xFF	; 255
    76d8:	8f 4f       	sbci	r24, 0xFF	; 255
    76da:	9f 4f       	sbci	r25, 0xFF	; 255
    76dc:	08 95       	ret

000076de <__fp_split3>:
    76de:	57 fd       	sbrc	r21, 7
    76e0:	90 58       	subi	r25, 0x80	; 128
    76e2:	44 0f       	add	r20, r20
    76e4:	55 1f       	adc	r21, r21
    76e6:	59 f0       	breq	.+22     	; 0x76fe <__fp_splitA+0x10>
    76e8:	5f 3f       	cpi	r21, 0xFF	; 255
    76ea:	71 f0       	breq	.+28     	; 0x7708 <__fp_splitA+0x1a>
    76ec:	47 95       	ror	r20

000076ee <__fp_splitA>:
    76ee:	88 0f       	add	r24, r24
    76f0:	97 fb       	bst	r25, 7
    76f2:	99 1f       	adc	r25, r25
    76f4:	61 f0       	breq	.+24     	; 0x770e <__fp_splitA+0x20>
    76f6:	9f 3f       	cpi	r25, 0xFF	; 255
    76f8:	79 f0       	breq	.+30     	; 0x7718 <__fp_splitA+0x2a>
    76fa:	87 95       	ror	r24
    76fc:	08 95       	ret
    76fe:	12 16       	cp	r1, r18
    7700:	13 06       	cpc	r1, r19
    7702:	14 06       	cpc	r1, r20
    7704:	55 1f       	adc	r21, r21
    7706:	f2 cf       	rjmp	.-28     	; 0x76ec <__fp_split3+0xe>
    7708:	46 95       	lsr	r20
    770a:	f1 df       	rcall	.-30     	; 0x76ee <__fp_splitA>
    770c:	08 c0       	rjmp	.+16     	; 0x771e <__fp_splitA+0x30>
    770e:	16 16       	cp	r1, r22
    7710:	17 06       	cpc	r1, r23
    7712:	18 06       	cpc	r1, r24
    7714:	99 1f       	adc	r25, r25
    7716:	f1 cf       	rjmp	.-30     	; 0x76fa <__fp_splitA+0xc>
    7718:	86 95       	lsr	r24
    771a:	71 05       	cpc	r23, r1
    771c:	61 05       	cpc	r22, r1
    771e:	08 94       	sec
    7720:	08 95       	ret

00007722 <__fp_zero>:
    7722:	e8 94       	clt

00007724 <__fp_szero>:
    7724:	bb 27       	eor	r27, r27
    7726:	66 27       	eor	r22, r22
    7728:	77 27       	eor	r23, r23
    772a:	cb 01       	movw	r24, r22
    772c:	97 f9       	bld	r25, 7
    772e:	08 95       	ret

00007730 <__mulsf3>:
    7730:	0b d0       	rcall	.+22     	; 0x7748 <__mulsf3x>
    7732:	c4 cf       	rjmp	.-120    	; 0x76bc <__fp_round>
    7734:	b5 df       	rcall	.-150    	; 0x76a0 <__fp_pscA>
    7736:	28 f0       	brcs	.+10     	; 0x7742 <__mulsf3+0x12>
    7738:	ba df       	rcall	.-140    	; 0x76ae <__fp_pscB>
    773a:	18 f0       	brcs	.+6      	; 0x7742 <__mulsf3+0x12>
    773c:	95 23       	and	r25, r21
    773e:	09 f0       	breq	.+2      	; 0x7742 <__mulsf3+0x12>
    7740:	a6 cf       	rjmp	.-180    	; 0x768e <__fp_inf>
    7742:	ab cf       	rjmp	.-170    	; 0x769a <__fp_nan>
    7744:	11 24       	eor	r1, r1
    7746:	ee cf       	rjmp	.-36     	; 0x7724 <__fp_szero>

00007748 <__mulsf3x>:
    7748:	ca df       	rcall	.-108    	; 0x76de <__fp_split3>
    774a:	a0 f3       	brcs	.-24     	; 0x7734 <__mulsf3+0x4>

0000774c <__mulsf3_pse>:
    774c:	95 9f       	mul	r25, r21
    774e:	d1 f3       	breq	.-12     	; 0x7744 <__mulsf3+0x14>
    7750:	95 0f       	add	r25, r21
    7752:	50 e0       	ldi	r21, 0x00	; 0
    7754:	55 1f       	adc	r21, r21
    7756:	62 9f       	mul	r22, r18
    7758:	f0 01       	movw	r30, r0
    775a:	72 9f       	mul	r23, r18
    775c:	bb 27       	eor	r27, r27
    775e:	f0 0d       	add	r31, r0
    7760:	b1 1d       	adc	r27, r1
    7762:	63 9f       	mul	r22, r19
    7764:	aa 27       	eor	r26, r26
    7766:	f0 0d       	add	r31, r0
    7768:	b1 1d       	adc	r27, r1
    776a:	aa 1f       	adc	r26, r26
    776c:	64 9f       	mul	r22, r20
    776e:	66 27       	eor	r22, r22
    7770:	b0 0d       	add	r27, r0
    7772:	a1 1d       	adc	r26, r1
    7774:	66 1f       	adc	r22, r22
    7776:	82 9f       	mul	r24, r18
    7778:	22 27       	eor	r18, r18
    777a:	b0 0d       	add	r27, r0
    777c:	a1 1d       	adc	r26, r1
    777e:	62 1f       	adc	r22, r18
    7780:	73 9f       	mul	r23, r19
    7782:	b0 0d       	add	r27, r0
    7784:	a1 1d       	adc	r26, r1
    7786:	62 1f       	adc	r22, r18
    7788:	83 9f       	mul	r24, r19
    778a:	a0 0d       	add	r26, r0
    778c:	61 1d       	adc	r22, r1
    778e:	22 1f       	adc	r18, r18
    7790:	74 9f       	mul	r23, r20
    7792:	33 27       	eor	r19, r19
    7794:	a0 0d       	add	r26, r0
    7796:	61 1d       	adc	r22, r1
    7798:	23 1f       	adc	r18, r19
    779a:	84 9f       	mul	r24, r20
    779c:	60 0d       	add	r22, r0
    779e:	21 1d       	adc	r18, r1
    77a0:	82 2f       	mov	r24, r18
    77a2:	76 2f       	mov	r23, r22
    77a4:	6a 2f       	mov	r22, r26
    77a6:	11 24       	eor	r1, r1
    77a8:	9f 57       	subi	r25, 0x7F	; 127
    77aa:	50 40       	sbci	r21, 0x00	; 0
    77ac:	8a f0       	brmi	.+34     	; 0x77d0 <__mulsf3_pse+0x84>
    77ae:	e1 f0       	breq	.+56     	; 0x77e8 <__mulsf3_pse+0x9c>
    77b0:	88 23       	and	r24, r24
    77b2:	4a f0       	brmi	.+18     	; 0x77c6 <__mulsf3_pse+0x7a>
    77b4:	ee 0f       	add	r30, r30
    77b6:	ff 1f       	adc	r31, r31
    77b8:	bb 1f       	adc	r27, r27
    77ba:	66 1f       	adc	r22, r22
    77bc:	77 1f       	adc	r23, r23
    77be:	88 1f       	adc	r24, r24
    77c0:	91 50       	subi	r25, 0x01	; 1
    77c2:	50 40       	sbci	r21, 0x00	; 0
    77c4:	a9 f7       	brne	.-22     	; 0x77b0 <__mulsf3_pse+0x64>
    77c6:	9e 3f       	cpi	r25, 0xFE	; 254
    77c8:	51 05       	cpc	r21, r1
    77ca:	70 f0       	brcs	.+28     	; 0x77e8 <__mulsf3_pse+0x9c>
    77cc:	60 cf       	rjmp	.-320    	; 0x768e <__fp_inf>
    77ce:	aa cf       	rjmp	.-172    	; 0x7724 <__fp_szero>
    77d0:	5f 3f       	cpi	r21, 0xFF	; 255
    77d2:	ec f3       	brlt	.-6      	; 0x77ce <__mulsf3_pse+0x82>
    77d4:	98 3e       	cpi	r25, 0xE8	; 232
    77d6:	dc f3       	brlt	.-10     	; 0x77ce <__mulsf3_pse+0x82>
    77d8:	86 95       	lsr	r24
    77da:	77 95       	ror	r23
    77dc:	67 95       	ror	r22
    77de:	b7 95       	ror	r27
    77e0:	f7 95       	ror	r31
    77e2:	e7 95       	ror	r30
    77e4:	9f 5f       	subi	r25, 0xFF	; 255
    77e6:	c1 f7       	brne	.-16     	; 0x77d8 <__mulsf3_pse+0x8c>
    77e8:	fe 2b       	or	r31, r30
    77ea:	88 0f       	add	r24, r24
    77ec:	91 1d       	adc	r25, r1
    77ee:	96 95       	lsr	r25
    77f0:	87 95       	ror	r24
    77f2:	97 f9       	bld	r25, 7
    77f4:	08 95       	ret

000077f6 <memcpy>:
    77f6:	fb 01       	movw	r30, r22
    77f8:	dc 01       	movw	r26, r24
    77fa:	02 c0       	rjmp	.+4      	; 0x7800 <memcpy+0xa>
    77fc:	01 90       	ld	r0, Z+
    77fe:	0d 92       	st	X+, r0
    7800:	41 50       	subi	r20, 0x01	; 1
    7802:	50 40       	sbci	r21, 0x00	; 0
    7804:	d8 f7       	brcc	.-10     	; 0x77fc <memcpy+0x6>
    7806:	08 95       	ret

00007808 <fdevopen>:
    7808:	0f 93       	push	r16
    780a:	1f 93       	push	r17
    780c:	cf 93       	push	r28
    780e:	df 93       	push	r29
    7810:	00 97       	sbiw	r24, 0x00	; 0
    7812:	31 f4       	brne	.+12     	; 0x7820 <fdevopen+0x18>
    7814:	61 15       	cp	r22, r1
    7816:	71 05       	cpc	r23, r1
    7818:	19 f4       	brne	.+6      	; 0x7820 <fdevopen+0x18>
    781a:	80 e0       	ldi	r24, 0x00	; 0
    781c:	90 e0       	ldi	r25, 0x00	; 0
    781e:	39 c0       	rjmp	.+114    	; 0x7892 <fdevopen+0x8a>
    7820:	8b 01       	movw	r16, r22
    7822:	ec 01       	movw	r28, r24
    7824:	6e e0       	ldi	r22, 0x0E	; 14
    7826:	70 e0       	ldi	r23, 0x00	; 0
    7828:	81 e0       	ldi	r24, 0x01	; 1
    782a:	90 e0       	ldi	r25, 0x00	; 0
    782c:	41 d2       	rcall	.+1154   	; 0x7cb0 <calloc>
    782e:	fc 01       	movw	r30, r24
    7830:	89 2b       	or	r24, r25
    7832:	99 f3       	breq	.-26     	; 0x781a <fdevopen+0x12>
    7834:	80 e8       	ldi	r24, 0x80	; 128
    7836:	83 83       	std	Z+3, r24	; 0x03
    7838:	01 15       	cp	r16, r1
    783a:	11 05       	cpc	r17, r1
    783c:	71 f0       	breq	.+28     	; 0x785a <fdevopen+0x52>
    783e:	02 87       	std	Z+10, r16	; 0x0a
    7840:	13 87       	std	Z+11, r17	; 0x0b
    7842:	81 e8       	ldi	r24, 0x81	; 129
    7844:	83 83       	std	Z+3, r24	; 0x03
    7846:	80 91 c3 25 	lds	r24, 0x25C3	; 0x8025c3 <__iob>
    784a:	90 91 c4 25 	lds	r25, 0x25C4	; 0x8025c4 <__iob+0x1>
    784e:	89 2b       	or	r24, r25
    7850:	21 f4       	brne	.+8      	; 0x785a <fdevopen+0x52>
    7852:	e0 93 c3 25 	sts	0x25C3, r30	; 0x8025c3 <__iob>
    7856:	f0 93 c4 25 	sts	0x25C4, r31	; 0x8025c4 <__iob+0x1>
    785a:	20 97       	sbiw	r28, 0x00	; 0
    785c:	c9 f0       	breq	.+50     	; 0x7890 <fdevopen+0x88>
    785e:	c0 87       	std	Z+8, r28	; 0x08
    7860:	d1 87       	std	Z+9, r29	; 0x09
    7862:	83 81       	ldd	r24, Z+3	; 0x03
    7864:	82 60       	ori	r24, 0x02	; 2
    7866:	83 83       	std	Z+3, r24	; 0x03
    7868:	80 91 c5 25 	lds	r24, 0x25C5	; 0x8025c5 <__iob+0x2>
    786c:	90 91 c6 25 	lds	r25, 0x25C6	; 0x8025c6 <__iob+0x3>
    7870:	89 2b       	or	r24, r25
    7872:	71 f4       	brne	.+28     	; 0x7890 <fdevopen+0x88>
    7874:	e0 93 c5 25 	sts	0x25C5, r30	; 0x8025c5 <__iob+0x2>
    7878:	f0 93 c6 25 	sts	0x25C6, r31	; 0x8025c6 <__iob+0x3>
    787c:	80 91 c7 25 	lds	r24, 0x25C7	; 0x8025c7 <__iob+0x4>
    7880:	90 91 c8 25 	lds	r25, 0x25C8	; 0x8025c8 <__iob+0x5>
    7884:	89 2b       	or	r24, r25
    7886:	21 f4       	brne	.+8      	; 0x7890 <fdevopen+0x88>
    7888:	e0 93 c7 25 	sts	0x25C7, r30	; 0x8025c7 <__iob+0x4>
    788c:	f0 93 c8 25 	sts	0x25C8, r31	; 0x8025c8 <__iob+0x5>
    7890:	cf 01       	movw	r24, r30
    7892:	df 91       	pop	r29
    7894:	cf 91       	pop	r28
    7896:	1f 91       	pop	r17
    7898:	0f 91       	pop	r16
    789a:	08 95       	ret

0000789c <printf>:
    789c:	cf 93       	push	r28
    789e:	df 93       	push	r29
    78a0:	cd b7       	in	r28, 0x3d	; 61
    78a2:	de b7       	in	r29, 0x3e	; 62
    78a4:	ae 01       	movw	r20, r28
    78a6:	4a 5f       	subi	r20, 0xFA	; 250
    78a8:	5f 4f       	sbci	r21, 0xFF	; 255
    78aa:	fa 01       	movw	r30, r20
    78ac:	61 91       	ld	r22, Z+
    78ae:	71 91       	ld	r23, Z+
    78b0:	af 01       	movw	r20, r30
    78b2:	80 91 c5 25 	lds	r24, 0x25C5	; 0x8025c5 <__iob+0x2>
    78b6:	90 91 c6 25 	lds	r25, 0x25C6	; 0x8025c6 <__iob+0x3>
    78ba:	03 d0       	rcall	.+6      	; 0x78c2 <vfprintf>
    78bc:	df 91       	pop	r29
    78be:	cf 91       	pop	r28
    78c0:	08 95       	ret

000078c2 <vfprintf>:
    78c2:	2f 92       	push	r2
    78c4:	3f 92       	push	r3
    78c6:	4f 92       	push	r4
    78c8:	5f 92       	push	r5
    78ca:	6f 92       	push	r6
    78cc:	7f 92       	push	r7
    78ce:	8f 92       	push	r8
    78d0:	9f 92       	push	r9
    78d2:	af 92       	push	r10
    78d4:	bf 92       	push	r11
    78d6:	cf 92       	push	r12
    78d8:	df 92       	push	r13
    78da:	ef 92       	push	r14
    78dc:	ff 92       	push	r15
    78de:	0f 93       	push	r16
    78e0:	1f 93       	push	r17
    78e2:	cf 93       	push	r28
    78e4:	df 93       	push	r29
    78e6:	cd b7       	in	r28, 0x3d	; 61
    78e8:	de b7       	in	r29, 0x3e	; 62
    78ea:	2b 97       	sbiw	r28, 0x0b	; 11
    78ec:	cd bf       	out	0x3d, r28	; 61
    78ee:	de bf       	out	0x3e, r29	; 62
    78f0:	6c 01       	movw	r12, r24
    78f2:	7b 01       	movw	r14, r22
    78f4:	8a 01       	movw	r16, r20
    78f6:	fc 01       	movw	r30, r24
    78f8:	16 82       	std	Z+6, r1	; 0x06
    78fa:	17 82       	std	Z+7, r1	; 0x07
    78fc:	83 81       	ldd	r24, Z+3	; 0x03
    78fe:	81 ff       	sbrs	r24, 1
    7900:	bf c1       	rjmp	.+894    	; 0x7c80 <vfprintf+0x3be>
    7902:	ce 01       	movw	r24, r28
    7904:	01 96       	adiw	r24, 0x01	; 1
    7906:	3c 01       	movw	r6, r24
    7908:	f6 01       	movw	r30, r12
    790a:	93 81       	ldd	r25, Z+3	; 0x03
    790c:	f7 01       	movw	r30, r14
    790e:	93 fd       	sbrc	r25, 3
    7910:	85 91       	lpm	r24, Z+
    7912:	93 ff       	sbrs	r25, 3
    7914:	81 91       	ld	r24, Z+
    7916:	7f 01       	movw	r14, r30
    7918:	88 23       	and	r24, r24
    791a:	09 f4       	brne	.+2      	; 0x791e <vfprintf+0x5c>
    791c:	ad c1       	rjmp	.+858    	; 0x7c78 <vfprintf+0x3b6>
    791e:	85 32       	cpi	r24, 0x25	; 37
    7920:	39 f4       	brne	.+14     	; 0x7930 <vfprintf+0x6e>
    7922:	93 fd       	sbrc	r25, 3
    7924:	85 91       	lpm	r24, Z+
    7926:	93 ff       	sbrs	r25, 3
    7928:	81 91       	ld	r24, Z+
    792a:	7f 01       	movw	r14, r30
    792c:	85 32       	cpi	r24, 0x25	; 37
    792e:	21 f4       	brne	.+8      	; 0x7938 <vfprintf+0x76>
    7930:	b6 01       	movw	r22, r12
    7932:	90 e0       	ldi	r25, 0x00	; 0
    7934:	15 d3       	rcall	.+1578   	; 0x7f60 <fputc>
    7936:	e8 cf       	rjmp	.-48     	; 0x7908 <vfprintf+0x46>
    7938:	91 2c       	mov	r9, r1
    793a:	21 2c       	mov	r2, r1
    793c:	31 2c       	mov	r3, r1
    793e:	ff e1       	ldi	r31, 0x1F	; 31
    7940:	f3 15       	cp	r31, r3
    7942:	d8 f0       	brcs	.+54     	; 0x797a <vfprintf+0xb8>
    7944:	8b 32       	cpi	r24, 0x2B	; 43
    7946:	79 f0       	breq	.+30     	; 0x7966 <vfprintf+0xa4>
    7948:	38 f4       	brcc	.+14     	; 0x7958 <vfprintf+0x96>
    794a:	80 32       	cpi	r24, 0x20	; 32
    794c:	79 f0       	breq	.+30     	; 0x796c <vfprintf+0xaa>
    794e:	83 32       	cpi	r24, 0x23	; 35
    7950:	a1 f4       	brne	.+40     	; 0x797a <vfprintf+0xb8>
    7952:	23 2d       	mov	r18, r3
    7954:	20 61       	ori	r18, 0x10	; 16
    7956:	1d c0       	rjmp	.+58     	; 0x7992 <vfprintf+0xd0>
    7958:	8d 32       	cpi	r24, 0x2D	; 45
    795a:	61 f0       	breq	.+24     	; 0x7974 <vfprintf+0xb2>
    795c:	80 33       	cpi	r24, 0x30	; 48
    795e:	69 f4       	brne	.+26     	; 0x797a <vfprintf+0xb8>
    7960:	23 2d       	mov	r18, r3
    7962:	21 60       	ori	r18, 0x01	; 1
    7964:	16 c0       	rjmp	.+44     	; 0x7992 <vfprintf+0xd0>
    7966:	83 2d       	mov	r24, r3
    7968:	82 60       	ori	r24, 0x02	; 2
    796a:	38 2e       	mov	r3, r24
    796c:	e3 2d       	mov	r30, r3
    796e:	e4 60       	ori	r30, 0x04	; 4
    7970:	3e 2e       	mov	r3, r30
    7972:	2a c0       	rjmp	.+84     	; 0x79c8 <vfprintf+0x106>
    7974:	f3 2d       	mov	r31, r3
    7976:	f8 60       	ori	r31, 0x08	; 8
    7978:	1d c0       	rjmp	.+58     	; 0x79b4 <vfprintf+0xf2>
    797a:	37 fc       	sbrc	r3, 7
    797c:	2d c0       	rjmp	.+90     	; 0x79d8 <vfprintf+0x116>
    797e:	20 ed       	ldi	r18, 0xD0	; 208
    7980:	28 0f       	add	r18, r24
    7982:	2a 30       	cpi	r18, 0x0A	; 10
    7984:	40 f0       	brcs	.+16     	; 0x7996 <vfprintf+0xd4>
    7986:	8e 32       	cpi	r24, 0x2E	; 46
    7988:	b9 f4       	brne	.+46     	; 0x79b8 <vfprintf+0xf6>
    798a:	36 fc       	sbrc	r3, 6
    798c:	75 c1       	rjmp	.+746    	; 0x7c78 <vfprintf+0x3b6>
    798e:	23 2d       	mov	r18, r3
    7990:	20 64       	ori	r18, 0x40	; 64
    7992:	32 2e       	mov	r3, r18
    7994:	19 c0       	rjmp	.+50     	; 0x79c8 <vfprintf+0x106>
    7996:	36 fe       	sbrs	r3, 6
    7998:	06 c0       	rjmp	.+12     	; 0x79a6 <vfprintf+0xe4>
    799a:	8a e0       	ldi	r24, 0x0A	; 10
    799c:	98 9e       	mul	r9, r24
    799e:	20 0d       	add	r18, r0
    79a0:	11 24       	eor	r1, r1
    79a2:	92 2e       	mov	r9, r18
    79a4:	11 c0       	rjmp	.+34     	; 0x79c8 <vfprintf+0x106>
    79a6:	ea e0       	ldi	r30, 0x0A	; 10
    79a8:	2e 9e       	mul	r2, r30
    79aa:	20 0d       	add	r18, r0
    79ac:	11 24       	eor	r1, r1
    79ae:	22 2e       	mov	r2, r18
    79b0:	f3 2d       	mov	r31, r3
    79b2:	f0 62       	ori	r31, 0x20	; 32
    79b4:	3f 2e       	mov	r3, r31
    79b6:	08 c0       	rjmp	.+16     	; 0x79c8 <vfprintf+0x106>
    79b8:	8c 36       	cpi	r24, 0x6C	; 108
    79ba:	21 f4       	brne	.+8      	; 0x79c4 <vfprintf+0x102>
    79bc:	83 2d       	mov	r24, r3
    79be:	80 68       	ori	r24, 0x80	; 128
    79c0:	38 2e       	mov	r3, r24
    79c2:	02 c0       	rjmp	.+4      	; 0x79c8 <vfprintf+0x106>
    79c4:	88 36       	cpi	r24, 0x68	; 104
    79c6:	41 f4       	brne	.+16     	; 0x79d8 <vfprintf+0x116>
    79c8:	f7 01       	movw	r30, r14
    79ca:	93 fd       	sbrc	r25, 3
    79cc:	85 91       	lpm	r24, Z+
    79ce:	93 ff       	sbrs	r25, 3
    79d0:	81 91       	ld	r24, Z+
    79d2:	7f 01       	movw	r14, r30
    79d4:	81 11       	cpse	r24, r1
    79d6:	b3 cf       	rjmp	.-154    	; 0x793e <vfprintf+0x7c>
    79d8:	98 2f       	mov	r25, r24
    79da:	9f 7d       	andi	r25, 0xDF	; 223
    79dc:	95 54       	subi	r25, 0x45	; 69
    79de:	93 30       	cpi	r25, 0x03	; 3
    79e0:	28 f4       	brcc	.+10     	; 0x79ec <vfprintf+0x12a>
    79e2:	0c 5f       	subi	r16, 0xFC	; 252
    79e4:	1f 4f       	sbci	r17, 0xFF	; 255
    79e6:	9f e3       	ldi	r25, 0x3F	; 63
    79e8:	99 83       	std	Y+1, r25	; 0x01
    79ea:	0d c0       	rjmp	.+26     	; 0x7a06 <vfprintf+0x144>
    79ec:	83 36       	cpi	r24, 0x63	; 99
    79ee:	31 f0       	breq	.+12     	; 0x79fc <vfprintf+0x13a>
    79f0:	83 37       	cpi	r24, 0x73	; 115
    79f2:	71 f0       	breq	.+28     	; 0x7a10 <vfprintf+0x14e>
    79f4:	83 35       	cpi	r24, 0x53	; 83
    79f6:	09 f0       	breq	.+2      	; 0x79fa <vfprintf+0x138>
    79f8:	55 c0       	rjmp	.+170    	; 0x7aa4 <vfprintf+0x1e2>
    79fa:	20 c0       	rjmp	.+64     	; 0x7a3c <vfprintf+0x17a>
    79fc:	f8 01       	movw	r30, r16
    79fe:	80 81       	ld	r24, Z
    7a00:	89 83       	std	Y+1, r24	; 0x01
    7a02:	0e 5f       	subi	r16, 0xFE	; 254
    7a04:	1f 4f       	sbci	r17, 0xFF	; 255
    7a06:	88 24       	eor	r8, r8
    7a08:	83 94       	inc	r8
    7a0a:	91 2c       	mov	r9, r1
    7a0c:	53 01       	movw	r10, r6
    7a0e:	12 c0       	rjmp	.+36     	; 0x7a34 <vfprintf+0x172>
    7a10:	28 01       	movw	r4, r16
    7a12:	f2 e0       	ldi	r31, 0x02	; 2
    7a14:	4f 0e       	add	r4, r31
    7a16:	51 1c       	adc	r5, r1
    7a18:	f8 01       	movw	r30, r16
    7a1a:	a0 80       	ld	r10, Z
    7a1c:	b1 80       	ldd	r11, Z+1	; 0x01
    7a1e:	36 fe       	sbrs	r3, 6
    7a20:	03 c0       	rjmp	.+6      	; 0x7a28 <vfprintf+0x166>
    7a22:	69 2d       	mov	r22, r9
    7a24:	70 e0       	ldi	r23, 0x00	; 0
    7a26:	02 c0       	rjmp	.+4      	; 0x7a2c <vfprintf+0x16a>
    7a28:	6f ef       	ldi	r22, 0xFF	; 255
    7a2a:	7f ef       	ldi	r23, 0xFF	; 255
    7a2c:	c5 01       	movw	r24, r10
    7a2e:	8d d2       	rcall	.+1306   	; 0x7f4a <strnlen>
    7a30:	4c 01       	movw	r8, r24
    7a32:	82 01       	movw	r16, r4
    7a34:	f3 2d       	mov	r31, r3
    7a36:	ff 77       	andi	r31, 0x7F	; 127
    7a38:	3f 2e       	mov	r3, r31
    7a3a:	15 c0       	rjmp	.+42     	; 0x7a66 <vfprintf+0x1a4>
    7a3c:	28 01       	movw	r4, r16
    7a3e:	22 e0       	ldi	r18, 0x02	; 2
    7a40:	42 0e       	add	r4, r18
    7a42:	51 1c       	adc	r5, r1
    7a44:	f8 01       	movw	r30, r16
    7a46:	a0 80       	ld	r10, Z
    7a48:	b1 80       	ldd	r11, Z+1	; 0x01
    7a4a:	36 fe       	sbrs	r3, 6
    7a4c:	03 c0       	rjmp	.+6      	; 0x7a54 <vfprintf+0x192>
    7a4e:	69 2d       	mov	r22, r9
    7a50:	70 e0       	ldi	r23, 0x00	; 0
    7a52:	02 c0       	rjmp	.+4      	; 0x7a58 <vfprintf+0x196>
    7a54:	6f ef       	ldi	r22, 0xFF	; 255
    7a56:	7f ef       	ldi	r23, 0xFF	; 255
    7a58:	c5 01       	movw	r24, r10
    7a5a:	65 d2       	rcall	.+1226   	; 0x7f26 <strnlen_P>
    7a5c:	4c 01       	movw	r8, r24
    7a5e:	f3 2d       	mov	r31, r3
    7a60:	f0 68       	ori	r31, 0x80	; 128
    7a62:	3f 2e       	mov	r3, r31
    7a64:	82 01       	movw	r16, r4
    7a66:	33 fc       	sbrc	r3, 3
    7a68:	19 c0       	rjmp	.+50     	; 0x7a9c <vfprintf+0x1da>
    7a6a:	82 2d       	mov	r24, r2
    7a6c:	90 e0       	ldi	r25, 0x00	; 0
    7a6e:	88 16       	cp	r8, r24
    7a70:	99 06       	cpc	r9, r25
    7a72:	a0 f4       	brcc	.+40     	; 0x7a9c <vfprintf+0x1da>
    7a74:	b6 01       	movw	r22, r12
    7a76:	80 e2       	ldi	r24, 0x20	; 32
    7a78:	90 e0       	ldi	r25, 0x00	; 0
    7a7a:	72 d2       	rcall	.+1252   	; 0x7f60 <fputc>
    7a7c:	2a 94       	dec	r2
    7a7e:	f5 cf       	rjmp	.-22     	; 0x7a6a <vfprintf+0x1a8>
    7a80:	f5 01       	movw	r30, r10
    7a82:	37 fc       	sbrc	r3, 7
    7a84:	85 91       	lpm	r24, Z+
    7a86:	37 fe       	sbrs	r3, 7
    7a88:	81 91       	ld	r24, Z+
    7a8a:	5f 01       	movw	r10, r30
    7a8c:	b6 01       	movw	r22, r12
    7a8e:	90 e0       	ldi	r25, 0x00	; 0
    7a90:	67 d2       	rcall	.+1230   	; 0x7f60 <fputc>
    7a92:	21 10       	cpse	r2, r1
    7a94:	2a 94       	dec	r2
    7a96:	21 e0       	ldi	r18, 0x01	; 1
    7a98:	82 1a       	sub	r8, r18
    7a9a:	91 08       	sbc	r9, r1
    7a9c:	81 14       	cp	r8, r1
    7a9e:	91 04       	cpc	r9, r1
    7aa0:	79 f7       	brne	.-34     	; 0x7a80 <vfprintf+0x1be>
    7aa2:	e1 c0       	rjmp	.+450    	; 0x7c66 <vfprintf+0x3a4>
    7aa4:	84 36       	cpi	r24, 0x64	; 100
    7aa6:	11 f0       	breq	.+4      	; 0x7aac <vfprintf+0x1ea>
    7aa8:	89 36       	cpi	r24, 0x69	; 105
    7aaa:	39 f5       	brne	.+78     	; 0x7afa <vfprintf+0x238>
    7aac:	f8 01       	movw	r30, r16
    7aae:	37 fe       	sbrs	r3, 7
    7ab0:	07 c0       	rjmp	.+14     	; 0x7ac0 <vfprintf+0x1fe>
    7ab2:	60 81       	ld	r22, Z
    7ab4:	71 81       	ldd	r23, Z+1	; 0x01
    7ab6:	82 81       	ldd	r24, Z+2	; 0x02
    7ab8:	93 81       	ldd	r25, Z+3	; 0x03
    7aba:	0c 5f       	subi	r16, 0xFC	; 252
    7abc:	1f 4f       	sbci	r17, 0xFF	; 255
    7abe:	08 c0       	rjmp	.+16     	; 0x7ad0 <vfprintf+0x20e>
    7ac0:	60 81       	ld	r22, Z
    7ac2:	71 81       	ldd	r23, Z+1	; 0x01
    7ac4:	07 2e       	mov	r0, r23
    7ac6:	00 0c       	add	r0, r0
    7ac8:	88 0b       	sbc	r24, r24
    7aca:	99 0b       	sbc	r25, r25
    7acc:	0e 5f       	subi	r16, 0xFE	; 254
    7ace:	1f 4f       	sbci	r17, 0xFF	; 255
    7ad0:	f3 2d       	mov	r31, r3
    7ad2:	ff 76       	andi	r31, 0x6F	; 111
    7ad4:	3f 2e       	mov	r3, r31
    7ad6:	97 ff       	sbrs	r25, 7
    7ad8:	09 c0       	rjmp	.+18     	; 0x7aec <vfprintf+0x22a>
    7ada:	90 95       	com	r25
    7adc:	80 95       	com	r24
    7ade:	70 95       	com	r23
    7ae0:	61 95       	neg	r22
    7ae2:	7f 4f       	sbci	r23, 0xFF	; 255
    7ae4:	8f 4f       	sbci	r24, 0xFF	; 255
    7ae6:	9f 4f       	sbci	r25, 0xFF	; 255
    7ae8:	f0 68       	ori	r31, 0x80	; 128
    7aea:	3f 2e       	mov	r3, r31
    7aec:	2a e0       	ldi	r18, 0x0A	; 10
    7aee:	30 e0       	ldi	r19, 0x00	; 0
    7af0:	a3 01       	movw	r20, r6
    7af2:	72 d2       	rcall	.+1252   	; 0x7fd8 <__ultoa_invert>
    7af4:	88 2e       	mov	r8, r24
    7af6:	86 18       	sub	r8, r6
    7af8:	44 c0       	rjmp	.+136    	; 0x7b82 <vfprintf+0x2c0>
    7afa:	85 37       	cpi	r24, 0x75	; 117
    7afc:	31 f4       	brne	.+12     	; 0x7b0a <vfprintf+0x248>
    7afe:	23 2d       	mov	r18, r3
    7b00:	2f 7e       	andi	r18, 0xEF	; 239
    7b02:	b2 2e       	mov	r11, r18
    7b04:	2a e0       	ldi	r18, 0x0A	; 10
    7b06:	30 e0       	ldi	r19, 0x00	; 0
    7b08:	25 c0       	rjmp	.+74     	; 0x7b54 <vfprintf+0x292>
    7b0a:	93 2d       	mov	r25, r3
    7b0c:	99 7f       	andi	r25, 0xF9	; 249
    7b0e:	b9 2e       	mov	r11, r25
    7b10:	8f 36       	cpi	r24, 0x6F	; 111
    7b12:	c1 f0       	breq	.+48     	; 0x7b44 <vfprintf+0x282>
    7b14:	18 f4       	brcc	.+6      	; 0x7b1c <vfprintf+0x25a>
    7b16:	88 35       	cpi	r24, 0x58	; 88
    7b18:	79 f0       	breq	.+30     	; 0x7b38 <vfprintf+0x276>
    7b1a:	ae c0       	rjmp	.+348    	; 0x7c78 <vfprintf+0x3b6>
    7b1c:	80 37       	cpi	r24, 0x70	; 112
    7b1e:	19 f0       	breq	.+6      	; 0x7b26 <vfprintf+0x264>
    7b20:	88 37       	cpi	r24, 0x78	; 120
    7b22:	21 f0       	breq	.+8      	; 0x7b2c <vfprintf+0x26a>
    7b24:	a9 c0       	rjmp	.+338    	; 0x7c78 <vfprintf+0x3b6>
    7b26:	e9 2f       	mov	r30, r25
    7b28:	e0 61       	ori	r30, 0x10	; 16
    7b2a:	be 2e       	mov	r11, r30
    7b2c:	b4 fe       	sbrs	r11, 4
    7b2e:	0d c0       	rjmp	.+26     	; 0x7b4a <vfprintf+0x288>
    7b30:	fb 2d       	mov	r31, r11
    7b32:	f4 60       	ori	r31, 0x04	; 4
    7b34:	bf 2e       	mov	r11, r31
    7b36:	09 c0       	rjmp	.+18     	; 0x7b4a <vfprintf+0x288>
    7b38:	34 fe       	sbrs	r3, 4
    7b3a:	0a c0       	rjmp	.+20     	; 0x7b50 <vfprintf+0x28e>
    7b3c:	29 2f       	mov	r18, r25
    7b3e:	26 60       	ori	r18, 0x06	; 6
    7b40:	b2 2e       	mov	r11, r18
    7b42:	06 c0       	rjmp	.+12     	; 0x7b50 <vfprintf+0x28e>
    7b44:	28 e0       	ldi	r18, 0x08	; 8
    7b46:	30 e0       	ldi	r19, 0x00	; 0
    7b48:	05 c0       	rjmp	.+10     	; 0x7b54 <vfprintf+0x292>
    7b4a:	20 e1       	ldi	r18, 0x10	; 16
    7b4c:	30 e0       	ldi	r19, 0x00	; 0
    7b4e:	02 c0       	rjmp	.+4      	; 0x7b54 <vfprintf+0x292>
    7b50:	20 e1       	ldi	r18, 0x10	; 16
    7b52:	32 e0       	ldi	r19, 0x02	; 2
    7b54:	f8 01       	movw	r30, r16
    7b56:	b7 fe       	sbrs	r11, 7
    7b58:	07 c0       	rjmp	.+14     	; 0x7b68 <vfprintf+0x2a6>
    7b5a:	60 81       	ld	r22, Z
    7b5c:	71 81       	ldd	r23, Z+1	; 0x01
    7b5e:	82 81       	ldd	r24, Z+2	; 0x02
    7b60:	93 81       	ldd	r25, Z+3	; 0x03
    7b62:	0c 5f       	subi	r16, 0xFC	; 252
    7b64:	1f 4f       	sbci	r17, 0xFF	; 255
    7b66:	06 c0       	rjmp	.+12     	; 0x7b74 <vfprintf+0x2b2>
    7b68:	60 81       	ld	r22, Z
    7b6a:	71 81       	ldd	r23, Z+1	; 0x01
    7b6c:	80 e0       	ldi	r24, 0x00	; 0
    7b6e:	90 e0       	ldi	r25, 0x00	; 0
    7b70:	0e 5f       	subi	r16, 0xFE	; 254
    7b72:	1f 4f       	sbci	r17, 0xFF	; 255
    7b74:	a3 01       	movw	r20, r6
    7b76:	30 d2       	rcall	.+1120   	; 0x7fd8 <__ultoa_invert>
    7b78:	88 2e       	mov	r8, r24
    7b7a:	86 18       	sub	r8, r6
    7b7c:	fb 2d       	mov	r31, r11
    7b7e:	ff 77       	andi	r31, 0x7F	; 127
    7b80:	3f 2e       	mov	r3, r31
    7b82:	36 fe       	sbrs	r3, 6
    7b84:	0d c0       	rjmp	.+26     	; 0x7ba0 <vfprintf+0x2de>
    7b86:	23 2d       	mov	r18, r3
    7b88:	2e 7f       	andi	r18, 0xFE	; 254
    7b8a:	a2 2e       	mov	r10, r18
    7b8c:	89 14       	cp	r8, r9
    7b8e:	58 f4       	brcc	.+22     	; 0x7ba6 <vfprintf+0x2e4>
    7b90:	34 fe       	sbrs	r3, 4
    7b92:	0b c0       	rjmp	.+22     	; 0x7baa <vfprintf+0x2e8>
    7b94:	32 fc       	sbrc	r3, 2
    7b96:	09 c0       	rjmp	.+18     	; 0x7baa <vfprintf+0x2e8>
    7b98:	83 2d       	mov	r24, r3
    7b9a:	8e 7e       	andi	r24, 0xEE	; 238
    7b9c:	a8 2e       	mov	r10, r24
    7b9e:	05 c0       	rjmp	.+10     	; 0x7baa <vfprintf+0x2e8>
    7ba0:	b8 2c       	mov	r11, r8
    7ba2:	a3 2c       	mov	r10, r3
    7ba4:	03 c0       	rjmp	.+6      	; 0x7bac <vfprintf+0x2ea>
    7ba6:	b8 2c       	mov	r11, r8
    7ba8:	01 c0       	rjmp	.+2      	; 0x7bac <vfprintf+0x2ea>
    7baa:	b9 2c       	mov	r11, r9
    7bac:	a4 fe       	sbrs	r10, 4
    7bae:	0f c0       	rjmp	.+30     	; 0x7bce <vfprintf+0x30c>
    7bb0:	fe 01       	movw	r30, r28
    7bb2:	e8 0d       	add	r30, r8
    7bb4:	f1 1d       	adc	r31, r1
    7bb6:	80 81       	ld	r24, Z
    7bb8:	80 33       	cpi	r24, 0x30	; 48
    7bba:	21 f4       	brne	.+8      	; 0x7bc4 <vfprintf+0x302>
    7bbc:	9a 2d       	mov	r25, r10
    7bbe:	99 7e       	andi	r25, 0xE9	; 233
    7bc0:	a9 2e       	mov	r10, r25
    7bc2:	09 c0       	rjmp	.+18     	; 0x7bd6 <vfprintf+0x314>
    7bc4:	a2 fe       	sbrs	r10, 2
    7bc6:	06 c0       	rjmp	.+12     	; 0x7bd4 <vfprintf+0x312>
    7bc8:	b3 94       	inc	r11
    7bca:	b3 94       	inc	r11
    7bcc:	04 c0       	rjmp	.+8      	; 0x7bd6 <vfprintf+0x314>
    7bce:	8a 2d       	mov	r24, r10
    7bd0:	86 78       	andi	r24, 0x86	; 134
    7bd2:	09 f0       	breq	.+2      	; 0x7bd6 <vfprintf+0x314>
    7bd4:	b3 94       	inc	r11
    7bd6:	a3 fc       	sbrc	r10, 3
    7bd8:	10 c0       	rjmp	.+32     	; 0x7bfa <vfprintf+0x338>
    7bda:	a0 fe       	sbrs	r10, 0
    7bdc:	06 c0       	rjmp	.+12     	; 0x7bea <vfprintf+0x328>
    7bde:	b2 14       	cp	r11, r2
    7be0:	80 f4       	brcc	.+32     	; 0x7c02 <vfprintf+0x340>
    7be2:	28 0c       	add	r2, r8
    7be4:	92 2c       	mov	r9, r2
    7be6:	9b 18       	sub	r9, r11
    7be8:	0d c0       	rjmp	.+26     	; 0x7c04 <vfprintf+0x342>
    7bea:	b2 14       	cp	r11, r2
    7bec:	58 f4       	brcc	.+22     	; 0x7c04 <vfprintf+0x342>
    7bee:	b6 01       	movw	r22, r12
    7bf0:	80 e2       	ldi	r24, 0x20	; 32
    7bf2:	90 e0       	ldi	r25, 0x00	; 0
    7bf4:	b5 d1       	rcall	.+874    	; 0x7f60 <fputc>
    7bf6:	b3 94       	inc	r11
    7bf8:	f8 cf       	rjmp	.-16     	; 0x7bea <vfprintf+0x328>
    7bfa:	b2 14       	cp	r11, r2
    7bfc:	18 f4       	brcc	.+6      	; 0x7c04 <vfprintf+0x342>
    7bfe:	2b 18       	sub	r2, r11
    7c00:	02 c0       	rjmp	.+4      	; 0x7c06 <vfprintf+0x344>
    7c02:	98 2c       	mov	r9, r8
    7c04:	21 2c       	mov	r2, r1
    7c06:	a4 fe       	sbrs	r10, 4
    7c08:	0f c0       	rjmp	.+30     	; 0x7c28 <vfprintf+0x366>
    7c0a:	b6 01       	movw	r22, r12
    7c0c:	80 e3       	ldi	r24, 0x30	; 48
    7c0e:	90 e0       	ldi	r25, 0x00	; 0
    7c10:	a7 d1       	rcall	.+846    	; 0x7f60 <fputc>
    7c12:	a2 fe       	sbrs	r10, 2
    7c14:	16 c0       	rjmp	.+44     	; 0x7c42 <vfprintf+0x380>
    7c16:	a1 fc       	sbrc	r10, 1
    7c18:	03 c0       	rjmp	.+6      	; 0x7c20 <vfprintf+0x35e>
    7c1a:	88 e7       	ldi	r24, 0x78	; 120
    7c1c:	90 e0       	ldi	r25, 0x00	; 0
    7c1e:	02 c0       	rjmp	.+4      	; 0x7c24 <vfprintf+0x362>
    7c20:	88 e5       	ldi	r24, 0x58	; 88
    7c22:	90 e0       	ldi	r25, 0x00	; 0
    7c24:	b6 01       	movw	r22, r12
    7c26:	0c c0       	rjmp	.+24     	; 0x7c40 <vfprintf+0x37e>
    7c28:	8a 2d       	mov	r24, r10
    7c2a:	86 78       	andi	r24, 0x86	; 134
    7c2c:	51 f0       	breq	.+20     	; 0x7c42 <vfprintf+0x380>
    7c2e:	a1 fe       	sbrs	r10, 1
    7c30:	02 c0       	rjmp	.+4      	; 0x7c36 <vfprintf+0x374>
    7c32:	8b e2       	ldi	r24, 0x2B	; 43
    7c34:	01 c0       	rjmp	.+2      	; 0x7c38 <vfprintf+0x376>
    7c36:	80 e2       	ldi	r24, 0x20	; 32
    7c38:	a7 fc       	sbrc	r10, 7
    7c3a:	8d e2       	ldi	r24, 0x2D	; 45
    7c3c:	b6 01       	movw	r22, r12
    7c3e:	90 e0       	ldi	r25, 0x00	; 0
    7c40:	8f d1       	rcall	.+798    	; 0x7f60 <fputc>
    7c42:	89 14       	cp	r8, r9
    7c44:	30 f4       	brcc	.+12     	; 0x7c52 <vfprintf+0x390>
    7c46:	b6 01       	movw	r22, r12
    7c48:	80 e3       	ldi	r24, 0x30	; 48
    7c4a:	90 e0       	ldi	r25, 0x00	; 0
    7c4c:	89 d1       	rcall	.+786    	; 0x7f60 <fputc>
    7c4e:	9a 94       	dec	r9
    7c50:	f8 cf       	rjmp	.-16     	; 0x7c42 <vfprintf+0x380>
    7c52:	8a 94       	dec	r8
    7c54:	f3 01       	movw	r30, r6
    7c56:	e8 0d       	add	r30, r8
    7c58:	f1 1d       	adc	r31, r1
    7c5a:	80 81       	ld	r24, Z
    7c5c:	b6 01       	movw	r22, r12
    7c5e:	90 e0       	ldi	r25, 0x00	; 0
    7c60:	7f d1       	rcall	.+766    	; 0x7f60 <fputc>
    7c62:	81 10       	cpse	r8, r1
    7c64:	f6 cf       	rjmp	.-20     	; 0x7c52 <vfprintf+0x390>
    7c66:	22 20       	and	r2, r2
    7c68:	09 f4       	brne	.+2      	; 0x7c6c <vfprintf+0x3aa>
    7c6a:	4e ce       	rjmp	.-868    	; 0x7908 <vfprintf+0x46>
    7c6c:	b6 01       	movw	r22, r12
    7c6e:	80 e2       	ldi	r24, 0x20	; 32
    7c70:	90 e0       	ldi	r25, 0x00	; 0
    7c72:	76 d1       	rcall	.+748    	; 0x7f60 <fputc>
    7c74:	2a 94       	dec	r2
    7c76:	f7 cf       	rjmp	.-18     	; 0x7c66 <vfprintf+0x3a4>
    7c78:	f6 01       	movw	r30, r12
    7c7a:	86 81       	ldd	r24, Z+6	; 0x06
    7c7c:	97 81       	ldd	r25, Z+7	; 0x07
    7c7e:	02 c0       	rjmp	.+4      	; 0x7c84 <vfprintf+0x3c2>
    7c80:	8f ef       	ldi	r24, 0xFF	; 255
    7c82:	9f ef       	ldi	r25, 0xFF	; 255
    7c84:	2b 96       	adiw	r28, 0x0b	; 11
    7c86:	cd bf       	out	0x3d, r28	; 61
    7c88:	de bf       	out	0x3e, r29	; 62
    7c8a:	df 91       	pop	r29
    7c8c:	cf 91       	pop	r28
    7c8e:	1f 91       	pop	r17
    7c90:	0f 91       	pop	r16
    7c92:	ff 90       	pop	r15
    7c94:	ef 90       	pop	r14
    7c96:	df 90       	pop	r13
    7c98:	cf 90       	pop	r12
    7c9a:	bf 90       	pop	r11
    7c9c:	af 90       	pop	r10
    7c9e:	9f 90       	pop	r9
    7ca0:	8f 90       	pop	r8
    7ca2:	7f 90       	pop	r7
    7ca4:	6f 90       	pop	r6
    7ca6:	5f 90       	pop	r5
    7ca8:	4f 90       	pop	r4
    7caa:	3f 90       	pop	r3
    7cac:	2f 90       	pop	r2
    7cae:	08 95       	ret

00007cb0 <calloc>:
    7cb0:	0f 93       	push	r16
    7cb2:	1f 93       	push	r17
    7cb4:	cf 93       	push	r28
    7cb6:	df 93       	push	r29
    7cb8:	86 9f       	mul	r24, r22
    7cba:	80 01       	movw	r16, r0
    7cbc:	87 9f       	mul	r24, r23
    7cbe:	10 0d       	add	r17, r0
    7cc0:	96 9f       	mul	r25, r22
    7cc2:	10 0d       	add	r17, r0
    7cc4:	11 24       	eor	r1, r1
    7cc6:	c8 01       	movw	r24, r16
    7cc8:	0d d0       	rcall	.+26     	; 0x7ce4 <malloc>
    7cca:	ec 01       	movw	r28, r24
    7ccc:	00 97       	sbiw	r24, 0x00	; 0
    7cce:	21 f0       	breq	.+8      	; 0x7cd8 <calloc+0x28>
    7cd0:	a8 01       	movw	r20, r16
    7cd2:	60 e0       	ldi	r22, 0x00	; 0
    7cd4:	70 e0       	ldi	r23, 0x00	; 0
    7cd6:	32 d1       	rcall	.+612    	; 0x7f3c <memset>
    7cd8:	ce 01       	movw	r24, r28
    7cda:	df 91       	pop	r29
    7cdc:	cf 91       	pop	r28
    7cde:	1f 91       	pop	r17
    7ce0:	0f 91       	pop	r16
    7ce2:	08 95       	ret

00007ce4 <malloc>:
    7ce4:	0f 93       	push	r16
    7ce6:	1f 93       	push	r17
    7ce8:	cf 93       	push	r28
    7cea:	df 93       	push	r29
    7cec:	82 30       	cpi	r24, 0x02	; 2
    7cee:	91 05       	cpc	r25, r1
    7cf0:	10 f4       	brcc	.+4      	; 0x7cf6 <malloc+0x12>
    7cf2:	82 e0       	ldi	r24, 0x02	; 2
    7cf4:	90 e0       	ldi	r25, 0x00	; 0
    7cf6:	e0 91 cb 25 	lds	r30, 0x25CB	; 0x8025cb <__flp>
    7cfa:	f0 91 cc 25 	lds	r31, 0x25CC	; 0x8025cc <__flp+0x1>
    7cfe:	20 e0       	ldi	r18, 0x00	; 0
    7d00:	30 e0       	ldi	r19, 0x00	; 0
    7d02:	a0 e0       	ldi	r26, 0x00	; 0
    7d04:	b0 e0       	ldi	r27, 0x00	; 0
    7d06:	30 97       	sbiw	r30, 0x00	; 0
    7d08:	19 f1       	breq	.+70     	; 0x7d50 <malloc+0x6c>
    7d0a:	40 81       	ld	r20, Z
    7d0c:	51 81       	ldd	r21, Z+1	; 0x01
    7d0e:	02 81       	ldd	r16, Z+2	; 0x02
    7d10:	13 81       	ldd	r17, Z+3	; 0x03
    7d12:	48 17       	cp	r20, r24
    7d14:	59 07       	cpc	r21, r25
    7d16:	c8 f0       	brcs	.+50     	; 0x7d4a <malloc+0x66>
    7d18:	84 17       	cp	r24, r20
    7d1a:	95 07       	cpc	r25, r21
    7d1c:	69 f4       	brne	.+26     	; 0x7d38 <malloc+0x54>
    7d1e:	10 97       	sbiw	r26, 0x00	; 0
    7d20:	31 f0       	breq	.+12     	; 0x7d2e <malloc+0x4a>
    7d22:	12 96       	adiw	r26, 0x02	; 2
    7d24:	0c 93       	st	X, r16
    7d26:	12 97       	sbiw	r26, 0x02	; 2
    7d28:	13 96       	adiw	r26, 0x03	; 3
    7d2a:	1c 93       	st	X, r17
    7d2c:	27 c0       	rjmp	.+78     	; 0x7d7c <malloc+0x98>
    7d2e:	00 93 cb 25 	sts	0x25CB, r16	; 0x8025cb <__flp>
    7d32:	10 93 cc 25 	sts	0x25CC, r17	; 0x8025cc <__flp+0x1>
    7d36:	22 c0       	rjmp	.+68     	; 0x7d7c <malloc+0x98>
    7d38:	21 15       	cp	r18, r1
    7d3a:	31 05       	cpc	r19, r1
    7d3c:	19 f0       	breq	.+6      	; 0x7d44 <malloc+0x60>
    7d3e:	42 17       	cp	r20, r18
    7d40:	53 07       	cpc	r21, r19
    7d42:	18 f4       	brcc	.+6      	; 0x7d4a <malloc+0x66>
    7d44:	9a 01       	movw	r18, r20
    7d46:	bd 01       	movw	r22, r26
    7d48:	ef 01       	movw	r28, r30
    7d4a:	df 01       	movw	r26, r30
    7d4c:	f8 01       	movw	r30, r16
    7d4e:	db cf       	rjmp	.-74     	; 0x7d06 <malloc+0x22>
    7d50:	21 15       	cp	r18, r1
    7d52:	31 05       	cpc	r19, r1
    7d54:	f9 f0       	breq	.+62     	; 0x7d94 <malloc+0xb0>
    7d56:	28 1b       	sub	r18, r24
    7d58:	39 0b       	sbc	r19, r25
    7d5a:	24 30       	cpi	r18, 0x04	; 4
    7d5c:	31 05       	cpc	r19, r1
    7d5e:	80 f4       	brcc	.+32     	; 0x7d80 <malloc+0x9c>
    7d60:	8a 81       	ldd	r24, Y+2	; 0x02
    7d62:	9b 81       	ldd	r25, Y+3	; 0x03
    7d64:	61 15       	cp	r22, r1
    7d66:	71 05       	cpc	r23, r1
    7d68:	21 f0       	breq	.+8      	; 0x7d72 <malloc+0x8e>
    7d6a:	fb 01       	movw	r30, r22
    7d6c:	82 83       	std	Z+2, r24	; 0x02
    7d6e:	93 83       	std	Z+3, r25	; 0x03
    7d70:	04 c0       	rjmp	.+8      	; 0x7d7a <malloc+0x96>
    7d72:	80 93 cb 25 	sts	0x25CB, r24	; 0x8025cb <__flp>
    7d76:	90 93 cc 25 	sts	0x25CC, r25	; 0x8025cc <__flp+0x1>
    7d7a:	fe 01       	movw	r30, r28
    7d7c:	32 96       	adiw	r30, 0x02	; 2
    7d7e:	44 c0       	rjmp	.+136    	; 0x7e08 <malloc+0x124>
    7d80:	fe 01       	movw	r30, r28
    7d82:	e2 0f       	add	r30, r18
    7d84:	f3 1f       	adc	r31, r19
    7d86:	81 93       	st	Z+, r24
    7d88:	91 93       	st	Z+, r25
    7d8a:	22 50       	subi	r18, 0x02	; 2
    7d8c:	31 09       	sbc	r19, r1
    7d8e:	28 83       	st	Y, r18
    7d90:	39 83       	std	Y+1, r19	; 0x01
    7d92:	3a c0       	rjmp	.+116    	; 0x7e08 <malloc+0x124>
    7d94:	20 91 c9 25 	lds	r18, 0x25C9	; 0x8025c9 <__brkval>
    7d98:	30 91 ca 25 	lds	r19, 0x25CA	; 0x8025ca <__brkval+0x1>
    7d9c:	23 2b       	or	r18, r19
    7d9e:	41 f4       	brne	.+16     	; 0x7db0 <malloc+0xcc>
    7da0:	20 91 02 20 	lds	r18, 0x2002	; 0x802002 <__malloc_heap_start>
    7da4:	30 91 03 20 	lds	r19, 0x2003	; 0x802003 <__malloc_heap_start+0x1>
    7da8:	20 93 c9 25 	sts	0x25C9, r18	; 0x8025c9 <__brkval>
    7dac:	30 93 ca 25 	sts	0x25CA, r19	; 0x8025ca <__brkval+0x1>
    7db0:	20 91 00 20 	lds	r18, 0x2000	; 0x802000 <__data_start>
    7db4:	30 91 01 20 	lds	r19, 0x2001	; 0x802001 <__data_start+0x1>
    7db8:	21 15       	cp	r18, r1
    7dba:	31 05       	cpc	r19, r1
    7dbc:	41 f4       	brne	.+16     	; 0x7dce <malloc+0xea>
    7dbe:	2d b7       	in	r18, 0x3d	; 61
    7dc0:	3e b7       	in	r19, 0x3e	; 62
    7dc2:	40 91 04 20 	lds	r20, 0x2004	; 0x802004 <__malloc_margin>
    7dc6:	50 91 05 20 	lds	r21, 0x2005	; 0x802005 <__malloc_margin+0x1>
    7dca:	24 1b       	sub	r18, r20
    7dcc:	35 0b       	sbc	r19, r21
    7dce:	e0 91 c9 25 	lds	r30, 0x25C9	; 0x8025c9 <__brkval>
    7dd2:	f0 91 ca 25 	lds	r31, 0x25CA	; 0x8025ca <__brkval+0x1>
    7dd6:	e2 17       	cp	r30, r18
    7dd8:	f3 07       	cpc	r31, r19
    7dda:	a0 f4       	brcc	.+40     	; 0x7e04 <malloc+0x120>
    7ddc:	2e 1b       	sub	r18, r30
    7dde:	3f 0b       	sbc	r19, r31
    7de0:	28 17       	cp	r18, r24
    7de2:	39 07       	cpc	r19, r25
    7de4:	78 f0       	brcs	.+30     	; 0x7e04 <malloc+0x120>
    7de6:	ac 01       	movw	r20, r24
    7de8:	4e 5f       	subi	r20, 0xFE	; 254
    7dea:	5f 4f       	sbci	r21, 0xFF	; 255
    7dec:	24 17       	cp	r18, r20
    7dee:	35 07       	cpc	r19, r21
    7df0:	48 f0       	brcs	.+18     	; 0x7e04 <malloc+0x120>
    7df2:	4e 0f       	add	r20, r30
    7df4:	5f 1f       	adc	r21, r31
    7df6:	40 93 c9 25 	sts	0x25C9, r20	; 0x8025c9 <__brkval>
    7dfa:	50 93 ca 25 	sts	0x25CA, r21	; 0x8025ca <__brkval+0x1>
    7dfe:	81 93       	st	Z+, r24
    7e00:	91 93       	st	Z+, r25
    7e02:	02 c0       	rjmp	.+4      	; 0x7e08 <malloc+0x124>
    7e04:	e0 e0       	ldi	r30, 0x00	; 0
    7e06:	f0 e0       	ldi	r31, 0x00	; 0
    7e08:	cf 01       	movw	r24, r30
    7e0a:	df 91       	pop	r29
    7e0c:	cf 91       	pop	r28
    7e0e:	1f 91       	pop	r17
    7e10:	0f 91       	pop	r16
    7e12:	08 95       	ret

00007e14 <free>:
    7e14:	cf 93       	push	r28
    7e16:	df 93       	push	r29
    7e18:	00 97       	sbiw	r24, 0x00	; 0
    7e1a:	09 f4       	brne	.+2      	; 0x7e1e <free+0xa>
    7e1c:	81 c0       	rjmp	.+258    	; 0x7f20 <free+0x10c>
    7e1e:	fc 01       	movw	r30, r24
    7e20:	32 97       	sbiw	r30, 0x02	; 2
    7e22:	12 82       	std	Z+2, r1	; 0x02
    7e24:	13 82       	std	Z+3, r1	; 0x03
    7e26:	a0 91 cb 25 	lds	r26, 0x25CB	; 0x8025cb <__flp>
    7e2a:	b0 91 cc 25 	lds	r27, 0x25CC	; 0x8025cc <__flp+0x1>
    7e2e:	10 97       	sbiw	r26, 0x00	; 0
    7e30:	81 f4       	brne	.+32     	; 0x7e52 <free+0x3e>
    7e32:	20 81       	ld	r18, Z
    7e34:	31 81       	ldd	r19, Z+1	; 0x01
    7e36:	82 0f       	add	r24, r18
    7e38:	93 1f       	adc	r25, r19
    7e3a:	20 91 c9 25 	lds	r18, 0x25C9	; 0x8025c9 <__brkval>
    7e3e:	30 91 ca 25 	lds	r19, 0x25CA	; 0x8025ca <__brkval+0x1>
    7e42:	28 17       	cp	r18, r24
    7e44:	39 07       	cpc	r19, r25
    7e46:	51 f5       	brne	.+84     	; 0x7e9c <free+0x88>
    7e48:	e0 93 c9 25 	sts	0x25C9, r30	; 0x8025c9 <__brkval>
    7e4c:	f0 93 ca 25 	sts	0x25CA, r31	; 0x8025ca <__brkval+0x1>
    7e50:	67 c0       	rjmp	.+206    	; 0x7f20 <free+0x10c>
    7e52:	ed 01       	movw	r28, r26
    7e54:	20 e0       	ldi	r18, 0x00	; 0
    7e56:	30 e0       	ldi	r19, 0x00	; 0
    7e58:	ce 17       	cp	r28, r30
    7e5a:	df 07       	cpc	r29, r31
    7e5c:	40 f4       	brcc	.+16     	; 0x7e6e <free+0x5a>
    7e5e:	4a 81       	ldd	r20, Y+2	; 0x02
    7e60:	5b 81       	ldd	r21, Y+3	; 0x03
    7e62:	9e 01       	movw	r18, r28
    7e64:	41 15       	cp	r20, r1
    7e66:	51 05       	cpc	r21, r1
    7e68:	f1 f0       	breq	.+60     	; 0x7ea6 <free+0x92>
    7e6a:	ea 01       	movw	r28, r20
    7e6c:	f5 cf       	rjmp	.-22     	; 0x7e58 <free+0x44>
    7e6e:	c2 83       	std	Z+2, r28	; 0x02
    7e70:	d3 83       	std	Z+3, r29	; 0x03
    7e72:	40 81       	ld	r20, Z
    7e74:	51 81       	ldd	r21, Z+1	; 0x01
    7e76:	84 0f       	add	r24, r20
    7e78:	95 1f       	adc	r25, r21
    7e7a:	c8 17       	cp	r28, r24
    7e7c:	d9 07       	cpc	r29, r25
    7e7e:	59 f4       	brne	.+22     	; 0x7e96 <free+0x82>
    7e80:	88 81       	ld	r24, Y
    7e82:	99 81       	ldd	r25, Y+1	; 0x01
    7e84:	84 0f       	add	r24, r20
    7e86:	95 1f       	adc	r25, r21
    7e88:	02 96       	adiw	r24, 0x02	; 2
    7e8a:	80 83       	st	Z, r24
    7e8c:	91 83       	std	Z+1, r25	; 0x01
    7e8e:	8a 81       	ldd	r24, Y+2	; 0x02
    7e90:	9b 81       	ldd	r25, Y+3	; 0x03
    7e92:	82 83       	std	Z+2, r24	; 0x02
    7e94:	93 83       	std	Z+3, r25	; 0x03
    7e96:	21 15       	cp	r18, r1
    7e98:	31 05       	cpc	r19, r1
    7e9a:	29 f4       	brne	.+10     	; 0x7ea6 <free+0x92>
    7e9c:	e0 93 cb 25 	sts	0x25CB, r30	; 0x8025cb <__flp>
    7ea0:	f0 93 cc 25 	sts	0x25CC, r31	; 0x8025cc <__flp+0x1>
    7ea4:	3d c0       	rjmp	.+122    	; 0x7f20 <free+0x10c>
    7ea6:	e9 01       	movw	r28, r18
    7ea8:	ea 83       	std	Y+2, r30	; 0x02
    7eaa:	fb 83       	std	Y+3, r31	; 0x03
    7eac:	49 91       	ld	r20, Y+
    7eae:	59 91       	ld	r21, Y+
    7eb0:	c4 0f       	add	r28, r20
    7eb2:	d5 1f       	adc	r29, r21
    7eb4:	ec 17       	cp	r30, r28
    7eb6:	fd 07       	cpc	r31, r29
    7eb8:	61 f4       	brne	.+24     	; 0x7ed2 <free+0xbe>
    7eba:	80 81       	ld	r24, Z
    7ebc:	91 81       	ldd	r25, Z+1	; 0x01
    7ebe:	84 0f       	add	r24, r20
    7ec0:	95 1f       	adc	r25, r21
    7ec2:	02 96       	adiw	r24, 0x02	; 2
    7ec4:	e9 01       	movw	r28, r18
    7ec6:	88 83       	st	Y, r24
    7ec8:	99 83       	std	Y+1, r25	; 0x01
    7eca:	82 81       	ldd	r24, Z+2	; 0x02
    7ecc:	93 81       	ldd	r25, Z+3	; 0x03
    7ece:	8a 83       	std	Y+2, r24	; 0x02
    7ed0:	9b 83       	std	Y+3, r25	; 0x03
    7ed2:	e0 e0       	ldi	r30, 0x00	; 0
    7ed4:	f0 e0       	ldi	r31, 0x00	; 0
    7ed6:	12 96       	adiw	r26, 0x02	; 2
    7ed8:	8d 91       	ld	r24, X+
    7eda:	9c 91       	ld	r25, X
    7edc:	13 97       	sbiw	r26, 0x03	; 3
    7ede:	00 97       	sbiw	r24, 0x00	; 0
    7ee0:	19 f0       	breq	.+6      	; 0x7ee8 <free+0xd4>
    7ee2:	fd 01       	movw	r30, r26
    7ee4:	dc 01       	movw	r26, r24
    7ee6:	f7 cf       	rjmp	.-18     	; 0x7ed6 <free+0xc2>
    7ee8:	8d 91       	ld	r24, X+
    7eea:	9c 91       	ld	r25, X
    7eec:	11 97       	sbiw	r26, 0x01	; 1
    7eee:	9d 01       	movw	r18, r26
    7ef0:	2e 5f       	subi	r18, 0xFE	; 254
    7ef2:	3f 4f       	sbci	r19, 0xFF	; 255
    7ef4:	82 0f       	add	r24, r18
    7ef6:	93 1f       	adc	r25, r19
    7ef8:	20 91 c9 25 	lds	r18, 0x25C9	; 0x8025c9 <__brkval>
    7efc:	30 91 ca 25 	lds	r19, 0x25CA	; 0x8025ca <__brkval+0x1>
    7f00:	28 17       	cp	r18, r24
    7f02:	39 07       	cpc	r19, r25
    7f04:	69 f4       	brne	.+26     	; 0x7f20 <free+0x10c>
    7f06:	30 97       	sbiw	r30, 0x00	; 0
    7f08:	29 f4       	brne	.+10     	; 0x7f14 <free+0x100>
    7f0a:	10 92 cb 25 	sts	0x25CB, r1	; 0x8025cb <__flp>
    7f0e:	10 92 cc 25 	sts	0x25CC, r1	; 0x8025cc <__flp+0x1>
    7f12:	02 c0       	rjmp	.+4      	; 0x7f18 <free+0x104>
    7f14:	12 82       	std	Z+2, r1	; 0x02
    7f16:	13 82       	std	Z+3, r1	; 0x03
    7f18:	a0 93 c9 25 	sts	0x25C9, r26	; 0x8025c9 <__brkval>
    7f1c:	b0 93 ca 25 	sts	0x25CA, r27	; 0x8025ca <__brkval+0x1>
    7f20:	df 91       	pop	r29
    7f22:	cf 91       	pop	r28
    7f24:	08 95       	ret

00007f26 <strnlen_P>:
    7f26:	fc 01       	movw	r30, r24
    7f28:	05 90       	lpm	r0, Z+
    7f2a:	61 50       	subi	r22, 0x01	; 1
    7f2c:	70 40       	sbci	r23, 0x00	; 0
    7f2e:	01 10       	cpse	r0, r1
    7f30:	d8 f7       	brcc	.-10     	; 0x7f28 <strnlen_P+0x2>
    7f32:	80 95       	com	r24
    7f34:	90 95       	com	r25
    7f36:	8e 0f       	add	r24, r30
    7f38:	9f 1f       	adc	r25, r31
    7f3a:	08 95       	ret

00007f3c <memset>:
    7f3c:	dc 01       	movw	r26, r24
    7f3e:	01 c0       	rjmp	.+2      	; 0x7f42 <memset+0x6>
    7f40:	6d 93       	st	X+, r22
    7f42:	41 50       	subi	r20, 0x01	; 1
    7f44:	50 40       	sbci	r21, 0x00	; 0
    7f46:	e0 f7       	brcc	.-8      	; 0x7f40 <memset+0x4>
    7f48:	08 95       	ret

00007f4a <strnlen>:
    7f4a:	fc 01       	movw	r30, r24
    7f4c:	61 50       	subi	r22, 0x01	; 1
    7f4e:	70 40       	sbci	r23, 0x00	; 0
    7f50:	01 90       	ld	r0, Z+
    7f52:	01 10       	cpse	r0, r1
    7f54:	d8 f7       	brcc	.-10     	; 0x7f4c <strnlen+0x2>
    7f56:	80 95       	com	r24
    7f58:	90 95       	com	r25
    7f5a:	8e 0f       	add	r24, r30
    7f5c:	9f 1f       	adc	r25, r31
    7f5e:	08 95       	ret

00007f60 <fputc>:
    7f60:	0f 93       	push	r16
    7f62:	1f 93       	push	r17
    7f64:	cf 93       	push	r28
    7f66:	df 93       	push	r29
    7f68:	fb 01       	movw	r30, r22
    7f6a:	23 81       	ldd	r18, Z+3	; 0x03
    7f6c:	21 fd       	sbrc	r18, 1
    7f6e:	03 c0       	rjmp	.+6      	; 0x7f76 <fputc+0x16>
    7f70:	8f ef       	ldi	r24, 0xFF	; 255
    7f72:	9f ef       	ldi	r25, 0xFF	; 255
    7f74:	2c c0       	rjmp	.+88     	; 0x7fce <fputc+0x6e>
    7f76:	22 ff       	sbrs	r18, 2
    7f78:	16 c0       	rjmp	.+44     	; 0x7fa6 <fputc+0x46>
    7f7a:	46 81       	ldd	r20, Z+6	; 0x06
    7f7c:	57 81       	ldd	r21, Z+7	; 0x07
    7f7e:	24 81       	ldd	r18, Z+4	; 0x04
    7f80:	35 81       	ldd	r19, Z+5	; 0x05
    7f82:	42 17       	cp	r20, r18
    7f84:	53 07       	cpc	r21, r19
    7f86:	44 f4       	brge	.+16     	; 0x7f98 <fputc+0x38>
    7f88:	a0 81       	ld	r26, Z
    7f8a:	b1 81       	ldd	r27, Z+1	; 0x01
    7f8c:	9d 01       	movw	r18, r26
    7f8e:	2f 5f       	subi	r18, 0xFF	; 255
    7f90:	3f 4f       	sbci	r19, 0xFF	; 255
    7f92:	20 83       	st	Z, r18
    7f94:	31 83       	std	Z+1, r19	; 0x01
    7f96:	8c 93       	st	X, r24
    7f98:	26 81       	ldd	r18, Z+6	; 0x06
    7f9a:	37 81       	ldd	r19, Z+7	; 0x07
    7f9c:	2f 5f       	subi	r18, 0xFF	; 255
    7f9e:	3f 4f       	sbci	r19, 0xFF	; 255
    7fa0:	26 83       	std	Z+6, r18	; 0x06
    7fa2:	37 83       	std	Z+7, r19	; 0x07
    7fa4:	14 c0       	rjmp	.+40     	; 0x7fce <fputc+0x6e>
    7fa6:	8b 01       	movw	r16, r22
    7fa8:	ec 01       	movw	r28, r24
    7faa:	fb 01       	movw	r30, r22
    7fac:	00 84       	ldd	r0, Z+8	; 0x08
    7fae:	f1 85       	ldd	r31, Z+9	; 0x09
    7fb0:	e0 2d       	mov	r30, r0
    7fb2:	19 95       	eicall
    7fb4:	89 2b       	or	r24, r25
    7fb6:	e1 f6       	brne	.-72     	; 0x7f70 <fputc+0x10>
    7fb8:	d8 01       	movw	r26, r16
    7fba:	16 96       	adiw	r26, 0x06	; 6
    7fbc:	8d 91       	ld	r24, X+
    7fbe:	9c 91       	ld	r25, X
    7fc0:	17 97       	sbiw	r26, 0x07	; 7
    7fc2:	01 96       	adiw	r24, 0x01	; 1
    7fc4:	16 96       	adiw	r26, 0x06	; 6
    7fc6:	8d 93       	st	X+, r24
    7fc8:	9c 93       	st	X, r25
    7fca:	17 97       	sbiw	r26, 0x07	; 7
    7fcc:	ce 01       	movw	r24, r28
    7fce:	df 91       	pop	r29
    7fd0:	cf 91       	pop	r28
    7fd2:	1f 91       	pop	r17
    7fd4:	0f 91       	pop	r16
    7fd6:	08 95       	ret

00007fd8 <__ultoa_invert>:
    7fd8:	fa 01       	movw	r30, r20
    7fda:	aa 27       	eor	r26, r26
    7fdc:	28 30       	cpi	r18, 0x08	; 8
    7fde:	51 f1       	breq	.+84     	; 0x8034 <__ultoa_invert+0x5c>
    7fe0:	20 31       	cpi	r18, 0x10	; 16
    7fe2:	81 f1       	breq	.+96     	; 0x8044 <__ultoa_invert+0x6c>
    7fe4:	e8 94       	clt
    7fe6:	6f 93       	push	r22
    7fe8:	6e 7f       	andi	r22, 0xFE	; 254
    7fea:	6e 5f       	subi	r22, 0xFE	; 254
    7fec:	7f 4f       	sbci	r23, 0xFF	; 255
    7fee:	8f 4f       	sbci	r24, 0xFF	; 255
    7ff0:	9f 4f       	sbci	r25, 0xFF	; 255
    7ff2:	af 4f       	sbci	r26, 0xFF	; 255
    7ff4:	b1 e0       	ldi	r27, 0x01	; 1
    7ff6:	3e d0       	rcall	.+124    	; 0x8074 <__ultoa_invert+0x9c>
    7ff8:	b4 e0       	ldi	r27, 0x04	; 4
    7ffa:	3c d0       	rcall	.+120    	; 0x8074 <__ultoa_invert+0x9c>
    7ffc:	67 0f       	add	r22, r23
    7ffe:	78 1f       	adc	r23, r24
    8000:	89 1f       	adc	r24, r25
    8002:	9a 1f       	adc	r25, r26
    8004:	a1 1d       	adc	r26, r1
    8006:	68 0f       	add	r22, r24
    8008:	79 1f       	adc	r23, r25
    800a:	8a 1f       	adc	r24, r26
    800c:	91 1d       	adc	r25, r1
    800e:	a1 1d       	adc	r26, r1
    8010:	6a 0f       	add	r22, r26
    8012:	71 1d       	adc	r23, r1
    8014:	81 1d       	adc	r24, r1
    8016:	91 1d       	adc	r25, r1
    8018:	a1 1d       	adc	r26, r1
    801a:	20 d0       	rcall	.+64     	; 0x805c <__ultoa_invert+0x84>
    801c:	09 f4       	brne	.+2      	; 0x8020 <__ultoa_invert+0x48>
    801e:	68 94       	set
    8020:	3f 91       	pop	r19
    8022:	2a e0       	ldi	r18, 0x0A	; 10
    8024:	26 9f       	mul	r18, r22
    8026:	11 24       	eor	r1, r1
    8028:	30 19       	sub	r19, r0
    802a:	30 5d       	subi	r19, 0xD0	; 208
    802c:	31 93       	st	Z+, r19
    802e:	de f6       	brtc	.-74     	; 0x7fe6 <__ultoa_invert+0xe>
    8030:	cf 01       	movw	r24, r30
    8032:	08 95       	ret
    8034:	46 2f       	mov	r20, r22
    8036:	47 70       	andi	r20, 0x07	; 7
    8038:	40 5d       	subi	r20, 0xD0	; 208
    803a:	41 93       	st	Z+, r20
    803c:	b3 e0       	ldi	r27, 0x03	; 3
    803e:	0f d0       	rcall	.+30     	; 0x805e <__ultoa_invert+0x86>
    8040:	c9 f7       	brne	.-14     	; 0x8034 <__ultoa_invert+0x5c>
    8042:	f6 cf       	rjmp	.-20     	; 0x8030 <__ultoa_invert+0x58>
    8044:	46 2f       	mov	r20, r22
    8046:	4f 70       	andi	r20, 0x0F	; 15
    8048:	40 5d       	subi	r20, 0xD0	; 208
    804a:	4a 33       	cpi	r20, 0x3A	; 58
    804c:	18 f0       	brcs	.+6      	; 0x8054 <__ultoa_invert+0x7c>
    804e:	49 5d       	subi	r20, 0xD9	; 217
    8050:	31 fd       	sbrc	r19, 1
    8052:	40 52       	subi	r20, 0x20	; 32
    8054:	41 93       	st	Z+, r20
    8056:	02 d0       	rcall	.+4      	; 0x805c <__ultoa_invert+0x84>
    8058:	a9 f7       	brne	.-22     	; 0x8044 <__ultoa_invert+0x6c>
    805a:	ea cf       	rjmp	.-44     	; 0x8030 <__ultoa_invert+0x58>
    805c:	b4 e0       	ldi	r27, 0x04	; 4
    805e:	a6 95       	lsr	r26
    8060:	97 95       	ror	r25
    8062:	87 95       	ror	r24
    8064:	77 95       	ror	r23
    8066:	67 95       	ror	r22
    8068:	ba 95       	dec	r27
    806a:	c9 f7       	brne	.-14     	; 0x805e <__ultoa_invert+0x86>
    806c:	00 97       	sbiw	r24, 0x00	; 0
    806e:	61 05       	cpc	r22, r1
    8070:	71 05       	cpc	r23, r1
    8072:	08 95       	ret
    8074:	9b 01       	movw	r18, r22
    8076:	ac 01       	movw	r20, r24
    8078:	0a 2e       	mov	r0, r26
    807a:	06 94       	lsr	r0
    807c:	57 95       	ror	r21
    807e:	47 95       	ror	r20
    8080:	37 95       	ror	r19
    8082:	27 95       	ror	r18
    8084:	ba 95       	dec	r27
    8086:	c9 f7       	brne	.-14     	; 0x807a <__ultoa_invert+0xa2>
    8088:	62 0f       	add	r22, r18
    808a:	73 1f       	adc	r23, r19
    808c:	84 1f       	adc	r24, r20
    808e:	95 1f       	adc	r25, r21
    8090:	a0 1d       	adc	r26, r0
    8092:	08 95       	ret

00008094 <_exit>:
    8094:	f8 94       	cli

00008096 <__stop_program>:
    8096:	ff cf       	rjmp	.-2      	; 0x8096 <__stop_program>
