#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000016174d3f6f0 .scope module, "testbench" "testbench" 2 6;
 .timescale -9 -9;
v0000016174f15ab0_0 .var "A", 3 0;
v0000016174f15bf0_0 .var "B", 3 0;
v0000016174f15dd0_0 .net "P", 7 0, L_0000016174f6cf90;  1 drivers
S_0000016174d3f880 .scope module, "dut" "multiplier_4bit" 2 12, 3 40 0, S_0000016174d3f6f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /OUTPUT 8 "P";
v0000016174f14f70_0 .net "A", 3 0, v0000016174f15ab0_0;  1 drivers
v0000016174f155b0_0 .net "B", 3 0, v0000016174f15bf0_0;  1 drivers
v0000016174f15150_0 .net "P", 7 0, L_0000016174f6cf90;  alias, 1 drivers
v0000016174f153d0_0 .net "P_extended", 8 0, L_0000016174f1cdc0;  1 drivers
L_0000016174f1ebe8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000016174f15970_0 .net/2u *"_ivl_48", 0 0, L_0000016174f1ebe8;  1 drivers
v0000016174f15470_0 .net *"_ivl_52", 16 0, L_0000016174f1d400;  1 drivers
v0000016174f15830 .array "compressed_products", 0 1;
v0000016174f15830_0 .net v0000016174f15830 0, 7 0, L_0000016174f1e120; 1 drivers
v0000016174f15830_1 .net v0000016174f15830 1, 7 0, L_0000016174f1cd20; 1 drivers
v0000016174f15d30 .array "partial_products", 0 7;
v0000016174f15d30_0 .net v0000016174f15d30 0, 3 0, L_0000016174f1b560; 1 drivers
v0000016174f15d30_1 .net v0000016174f15d30 1, 3 0, L_0000016174f1aca0; 1 drivers
v0000016174f15d30_2 .net v0000016174f15d30 2, 3 0, L_0000016174f1c500; 1 drivers
v0000016174f15d30_3 .net v0000016174f15d30 3, 3 0, L_0000016174f1b740; 1 drivers
v0000016174f15d30_4 .net v0000016174f15d30 4, 3 0, L_0000016174f1ad40; 1 drivers
v0000016174f15d30_5 .net v0000016174f15d30 5, 3 0, L_0000016174f1a7a0; 1 drivers
v0000016174f15d30_6 .net v0000016174f15d30 6, 3 0, L_0000016174f1b7e0; 1 drivers
v0000016174f15d30_7 .net v0000016174f15d30 7, 3 0, L_0000016174f1a3e0; 1 drivers
L_0000016174f15e70 .part v0000016174f15ab0_0, 0, 1;
L_0000016174f1be20 .part v0000016174f15bf0_0, 0, 1;
L_0000016174f1a5c0 .part v0000016174f15ab0_0, 0, 1;
L_0000016174f1aac0 .part v0000016174f15bf0_0, 1, 1;
L_0000016174f1c0a0 .part v0000016174f15ab0_0, 0, 1;
L_0000016174f1c8c0 .part v0000016174f15bf0_0, 2, 1;
L_0000016174f1a340 .part v0000016174f15ab0_0, 0, 1;
L_0000016174f1bec0 .part v0000016174f15bf0_0, 3, 1;
L_0000016174f1af20 .part v0000016174f15ab0_0, 0, 1;
L_0000016174f1b240 .part v0000016174f15ab0_0, 0, 1;
L_0000016174f1bf60 .part v0000016174f15ab0_0, 0, 1;
L_0000016174f1c5a0 .part v0000016174f15ab0_0, 0, 1;
L_0000016174f1a2a0 .part v0000016174f15ab0_0, 1, 1;
L_0000016174f1b880 .part v0000016174f15bf0_0, 0, 1;
L_0000016174f1c000 .part v0000016174f15ab0_0, 1, 1;
L_0000016174f1c140 .part v0000016174f15bf0_0, 1, 1;
L_0000016174f1b2e0 .part v0000016174f15ab0_0, 1, 1;
L_0000016174f1c1e0 .part v0000016174f15bf0_0, 2, 1;
L_0000016174f1c280 .part v0000016174f15ab0_0, 1, 1;
L_0000016174f1c320 .part v0000016174f15bf0_0, 3, 1;
L_0000016174f1c3c0 .part v0000016174f15ab0_0, 1, 1;
L_0000016174f1a660 .part v0000016174f15ab0_0, 1, 1;
L_0000016174f1b380 .part v0000016174f15ab0_0, 1, 1;
L_0000016174f1b100 .part v0000016174f15ab0_0, 1, 1;
L_0000016174f1a700 .part v0000016174f15ab0_0, 2, 1;
L_0000016174f1c460 .part v0000016174f15bf0_0, 0, 1;
L_0000016174f1ca00 .part v0000016174f15ab0_0, 2, 1;
L_0000016174f1a980 .part v0000016174f15bf0_0, 1, 1;
L_0000016174f1b600 .part v0000016174f15ab0_0, 2, 1;
L_0000016174f1bba0 .part v0000016174f15bf0_0, 2, 1;
L_0000016174f1b420 .part v0000016174f15ab0_0, 2, 1;
L_0000016174f1ab60 .part v0000016174f15bf0_0, 3, 1;
L_0000016174f1b4c0 .part v0000016174f15ab0_0, 2, 1;
L_0000016174f1ade0 .part v0000016174f15ab0_0, 2, 1;
L_0000016174f1b6a0 .part v0000016174f15ab0_0, 2, 1;
L_0000016174f1ac00 .part v0000016174f15ab0_0, 2, 1;
L_0000016174f1bc40 .part v0000016174f15ab0_0, 3, 1;
L_0000016174f1a840 .part v0000016174f15bf0_0, 0, 1;
L_0000016174f1afc0 .part v0000016174f15ab0_0, 3, 1;
L_0000016174f1bce0 .part v0000016174f15bf0_0, 1, 1;
L_0000016174f1c640 .part v0000016174f15ab0_0, 3, 1;
L_0000016174f1c6e0 .part v0000016174f15bf0_0, 2, 1;
L_0000016174f1b1a0 .part v0000016174f15ab0_0, 3, 1;
L_0000016174f1ba60 .part v0000016174f15bf0_0, 3, 1;
L_0000016174f1ae80 .part v0000016174f15ab0_0, 3, 1;
L_0000016174f1b060 .part v0000016174f15ab0_0, 3, 1;
L_0000016174f1c820 .part v0000016174f15ab0_0, 3, 1;
L_0000016174f1c780 .part v0000016174f15ab0_0, 3, 1;
L_0000016174f1d400 .concat [ 8 8 1 0], L_0000016174f1e120, L_0000016174f1cd20, L_0000016174f1ebe8;
L_0000016174f1cdc0 .part L_0000016174f1d400, 0, 9;
L_0000016174f73680 .part L_0000016174f1cdc0, 0, 8;
S_0000016174d38fd0 .scope module, "adder" "eight_bit_adder" 3 86, 3 13 0, S_0000016174d3f880;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 8 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000016174f1ec78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000016174f6d540 .functor BUFZ 1, L_0000016174f1ec78, C4<0>, C4<0>, C4<0>;
L_0000016174f6cf90 .functor BUFZ 8, L_0000016174f73360, C4<00000000>, C4<00000000>, C4<00000000>;
v0000016174de4250_0 .net "A", 7 0, L_0000016174f73680;  1 drivers
L_0000016174f1ec30 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000016174de5470_0 .net "B", 7 0, L_0000016174f1ec30;  1 drivers
v0000016174de44d0_0 .net "Cin", 0 0, L_0000016174f1ec78;  1 drivers
v0000016174de42f0_0 .net "Cout", 0 0, L_0000016174f735e0;  1 drivers
v0000016174de4a70_0 .net "Sum", 7 0, L_0000016174f6cf90;  alias, 1 drivers
v0000016174de5dd0_0 .net *"_ivl_42", 7 0, L_0000016174f73f40;  1 drivers
L_0000016174f1ecc0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000016174de5e70_0 .net *"_ivl_44", 7 0, L_0000016174f1ecc0;  1 drivers
v0000016174de4ed0_0 .net *"_ivl_54", 0 0, L_0000016174f6d540;  1 drivers
v0000016174de5010_0 .net "carry_chain", 7 0, L_0000016174f74260;  1 drivers
v0000016174de5c90_0 .net "internal_sum", 7 0, L_0000016174f73360;  1 drivers
L_0000016174f1cb40 .part L_0000016174f73360, 0, 1;
L_0000016174f1d0e0 .part L_0000016174f74260, 0, 1;
L_0000016174f1d4a0 .part L_0000016174f73680, 0, 1;
L_0000016174f1d540 .part L_0000016174f1ec30, 0, 1;
L_0000016174f1d680 .part L_0000016174f73360, 1, 1;
L_0000016174f1d7c0 .part L_0000016174f74260, 1, 1;
L_0000016174f1dc20 .part L_0000016174f73680, 1, 1;
L_0000016174f1d9a0 .part L_0000016174f1ec30, 1, 1;
L_0000016174f1da40 .part L_0000016174f73360, 2, 1;
L_0000016174f1db80 .part L_0000016174f74260, 2, 1;
L_0000016174f1de00 .part L_0000016174f73680, 2, 1;
L_0000016174f1df40 .part L_0000016174f1ec30, 2, 1;
L_0000016174f73a40 .part L_0000016174f73360, 3, 1;
L_0000016174f73180 .part L_0000016174f74260, 3, 1;
L_0000016174f72e60 .part L_0000016174f73680, 3, 1;
L_0000016174f73900 .part L_0000016174f1ec30, 3, 1;
L_0000016174f73540 .part L_0000016174f73360, 4, 1;
L_0000016174f74080 .part L_0000016174f74260, 4, 1;
L_0000016174f739a0 .part L_0000016174f73680, 4, 1;
L_0000016174f74120 .part L_0000016174f1ec30, 4, 1;
L_0000016174f73ae0 .part L_0000016174f73360, 5, 1;
L_0000016174f732c0 .part L_0000016174f74260, 5, 1;
L_0000016174f73860 .part L_0000016174f73680, 5, 1;
L_0000016174f72fa0 .part L_0000016174f1ec30, 5, 1;
L_0000016174f741c0 .part L_0000016174f73360, 6, 1;
L_0000016174f72d20 .part L_0000016174f74260, 6, 1;
L_0000016174f72f00 .part L_0000016174f73680, 6, 1;
L_0000016174f73ea0 .part L_0000016174f1ec30, 6, 1;
L_0000016174f73f40 .arith/sum 8, L_0000016174f73680, L_0000016174f1ec30;
L_0000016174f73360 .arith/sum 8, L_0000016174f73f40, L_0000016174f1ecc0;
LS_0000016174f74260_0_0 .concat8 [ 1 1 1 1], L_0000016174f6d540, L_0000016174f6c5f0, L_0000016174f6cc80, L_0000016174f6d850;
LS_0000016174f74260_0_4 .concat8 [ 1 1 1 1], L_0000016174f6cf20, L_0000016174f6c660, L_0000016174f6c970, L_0000016174f6d770;
L_0000016174f74260 .concat8 [ 4 4 0 0], LS_0000016174f74260_0_0, LS_0000016174f74260_0_4;
L_0000016174f735e0 .part L_0000016174f74260, 7, 1;
S_0000016174d39160 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0000016174d38fd0;
 .timescale -9 -9;
P_0000016174daf280 .param/l "i" 0 3 28, +C4<00>;
L_0000016174f6c510 .functor OR 1, L_0000016174f1d4a0, L_0000016174f1d540, C4<0>, C4<0>;
L_0000016174f6c890 .functor AND 1, L_0000016174f1d0e0, L_0000016174f6c510, C4<1>, C4<1>;
L_0000016174f6c5f0 .functor OR 1, L_0000016174f1cb40, L_0000016174f6c890, C4<0>, C4<0>;
v0000016174db35e0_0 .net *"_ivl_0", 0 0, L_0000016174f1cb40;  1 drivers
v0000016174db3720_0 .net *"_ivl_1", 0 0, L_0000016174f1d0e0;  1 drivers
v0000016174db3220_0 .net *"_ivl_2", 0 0, L_0000016174f1d4a0;  1 drivers
v0000016174db3cc0_0 .net *"_ivl_3", 0 0, L_0000016174f1d540;  1 drivers
v0000016174db2c80_0 .net *"_ivl_4", 0 0, L_0000016174f6c510;  1 drivers
v0000016174db37c0_0 .net *"_ivl_6", 0 0, L_0000016174f6c890;  1 drivers
v0000016174db3900_0 .net *"_ivl_8", 0 0, L_0000016174f6c5f0;  1 drivers
S_0000016174d36220 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0000016174d38fd0;
 .timescale -9 -9;
P_0000016174daf540 .param/l "i" 0 3 28, +C4<01>;
L_0000016174f6d690 .functor OR 1, L_0000016174f1dc20, L_0000016174f1d9a0, C4<0>, C4<0>;
L_0000016174f6c900 .functor AND 1, L_0000016174f1d7c0, L_0000016174f6d690, C4<1>, C4<1>;
L_0000016174f6cc80 .functor OR 1, L_0000016174f1d680, L_0000016174f6c900, C4<0>, C4<0>;
v0000016174db3d60_0 .net *"_ivl_0", 0 0, L_0000016174f1d680;  1 drivers
v0000016174db39a0_0 .net *"_ivl_1", 0 0, L_0000016174f1d7c0;  1 drivers
v0000016174db2500_0 .net *"_ivl_2", 0 0, L_0000016174f1dc20;  1 drivers
v0000016174db32c0_0 .net *"_ivl_3", 0 0, L_0000016174f1d9a0;  1 drivers
v0000016174db2000_0 .net *"_ivl_4", 0 0, L_0000016174f6d690;  1 drivers
v0000016174db26e0_0 .net *"_ivl_6", 0 0, L_0000016174f6c900;  1 drivers
v0000016174db2aa0_0 .net *"_ivl_8", 0 0, L_0000016174f6cc80;  1 drivers
S_0000016174d363b0 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0000016174d38fd0;
 .timescale -9 -9;
P_0000016174dafdc0 .param/l "i" 0 3 28, +C4<010>;
L_0000016174f6d620 .functor OR 1, L_0000016174f1de00, L_0000016174f1df40, C4<0>, C4<0>;
L_0000016174f6d930 .functor AND 1, L_0000016174f1db80, L_0000016174f6d620, C4<1>, C4<1>;
L_0000016174f6d850 .functor OR 1, L_0000016174f1da40, L_0000016174f6d930, C4<0>, C4<0>;
v0000016174db20a0_0 .net *"_ivl_0", 0 0, L_0000016174f1da40;  1 drivers
v0000016174db2460_0 .net *"_ivl_1", 0 0, L_0000016174f1db80;  1 drivers
v0000016174db2be0_0 .net *"_ivl_2", 0 0, L_0000016174f1de00;  1 drivers
v0000016174db3360_0 .net *"_ivl_3", 0 0, L_0000016174f1df40;  1 drivers
v0000016174db25a0_0 .net *"_ivl_4", 0 0, L_0000016174f6d620;  1 drivers
v0000016174db2640_0 .net *"_ivl_6", 0 0, L_0000016174f6d930;  1 drivers
v0000016174db2820_0 .net *"_ivl_8", 0 0, L_0000016174f6d850;  1 drivers
S_0000016174f090b0 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0000016174d38fd0;
 .timescale -9 -9;
P_0000016174daf600 .param/l "i" 0 3 28, +C4<011>;
L_0000016174f6c430 .functor OR 1, L_0000016174f72e60, L_0000016174f73900, C4<0>, C4<0>;
L_0000016174f6c350 .functor AND 1, L_0000016174f73180, L_0000016174f6c430, C4<1>, C4<1>;
L_0000016174f6cf20 .functor OR 1, L_0000016174f73a40, L_0000016174f6c350, C4<0>, C4<0>;
v0000016174da3f20_0 .net *"_ivl_0", 0 0, L_0000016174f73a40;  1 drivers
v0000016174da2940_0 .net *"_ivl_1", 0 0, L_0000016174f73180;  1 drivers
v0000016174da2260_0 .net *"_ivl_2", 0 0, L_0000016174f72e60;  1 drivers
v0000016174d972e0_0 .net *"_ivl_3", 0 0, L_0000016174f73900;  1 drivers
v0000016174de4cf0_0 .net *"_ivl_4", 0 0, L_0000016174f6c430;  1 drivers
v0000016174de49d0_0 .net *"_ivl_6", 0 0, L_0000016174f6c350;  1 drivers
v0000016174de5bf0_0 .net *"_ivl_8", 0 0, L_0000016174f6cf20;  1 drivers
S_0000016174f09240 .scope generate, "genblk1[4]" "genblk1[4]" 3 28, 3 28 0, S_0000016174d38fd0;
 .timescale -9 -9;
P_0000016174dafe00 .param/l "i" 0 3 28, +C4<0100>;
L_0000016174f6d000 .functor OR 1, L_0000016174f739a0, L_0000016174f74120, C4<0>, C4<0>;
L_0000016174f6dc40 .functor AND 1, L_0000016174f74080, L_0000016174f6d000, C4<1>, C4<1>;
L_0000016174f6c660 .functor OR 1, L_0000016174f73540, L_0000016174f6dc40, C4<0>, C4<0>;
v0000016174de4070_0 .net *"_ivl_0", 0 0, L_0000016174f73540;  1 drivers
v0000016174de4110_0 .net *"_ivl_1", 0 0, L_0000016174f74080;  1 drivers
v0000016174de5510_0 .net *"_ivl_2", 0 0, L_0000016174f739a0;  1 drivers
v0000016174de56f0_0 .net *"_ivl_3", 0 0, L_0000016174f74120;  1 drivers
v0000016174de5970_0 .net *"_ivl_4", 0 0, L_0000016174f6d000;  1 drivers
v0000016174de5790_0 .net *"_ivl_6", 0 0, L_0000016174f6dc40;  1 drivers
v0000016174de5a10_0 .net *"_ivl_8", 0 0, L_0000016174f6c660;  1 drivers
S_0000016174f093d0 .scope generate, "genblk1[5]" "genblk1[5]" 3 28, 3 28 0, S_0000016174d38fd0;
 .timescale -9 -9;
P_0000016174dafb00 .param/l "i" 0 3 28, +C4<0101>;
L_0000016174f6d310 .functor OR 1, L_0000016174f73860, L_0000016174f72fa0, C4<0>, C4<0>;
L_0000016174f6d9a0 .functor AND 1, L_0000016174f732c0, L_0000016174f6d310, C4<1>, C4<1>;
L_0000016174f6c970 .functor OR 1, L_0000016174f73ae0, L_0000016174f6d9a0, C4<0>, C4<0>;
v0000016174de5ab0_0 .net *"_ivl_0", 0 0, L_0000016174f73ae0;  1 drivers
v0000016174de5290_0 .net *"_ivl_1", 0 0, L_0000016174f732c0;  1 drivers
v0000016174de4390_0 .net *"_ivl_2", 0 0, L_0000016174f73860;  1 drivers
v0000016174de46b0_0 .net *"_ivl_3", 0 0, L_0000016174f72fa0;  1 drivers
v0000016174de5330_0 .net *"_ivl_4", 0 0, L_0000016174f6d310;  1 drivers
v0000016174de5830_0 .net *"_ivl_6", 0 0, L_0000016174f6d9a0;  1 drivers
v0000016174de50b0_0 .net *"_ivl_8", 0 0, L_0000016174f6c970;  1 drivers
S_0000016174f09560 .scope generate, "genblk1[6]" "genblk1[6]" 3 28, 3 28 0, S_0000016174d38fd0;
 .timescale -9 -9;
P_0000016174daf7c0 .param/l "i" 0 3 28, +C4<0110>;
L_0000016174f6cb30 .functor OR 1, L_0000016174f72f00, L_0000016174f73ea0, C4<0>, C4<0>;
L_0000016174f6de00 .functor AND 1, L_0000016174f72d20, L_0000016174f6cb30, C4<1>, C4<1>;
L_0000016174f6d770 .functor OR 1, L_0000016174f741c0, L_0000016174f6de00, C4<0>, C4<0>;
v0000016174de47f0_0 .net *"_ivl_0", 0 0, L_0000016174f741c0;  1 drivers
v0000016174de4bb0_0 .net *"_ivl_1", 0 0, L_0000016174f72d20;  1 drivers
v0000016174de41b0_0 .net *"_ivl_2", 0 0, L_0000016174f72f00;  1 drivers
v0000016174de5b50_0 .net *"_ivl_3", 0 0, L_0000016174f73ea0;  1 drivers
v0000016174de53d0_0 .net *"_ivl_4", 0 0, L_0000016174f6cb30;  1 drivers
v0000016174de4750_0 .net *"_ivl_6", 0 0, L_0000016174f6de00;  1 drivers
v0000016174de58d0_0 .net *"_ivl_8", 0 0, L_0000016174f6d770;  1 drivers
S_0000016174f096f0 .scope generate, "genblk1[0]" "genblk1[0]" 3 51, 3 51 0, S_0000016174d3f880;
 .timescale -9 -9;
P_0000016174daf640 .param/l "i" 0 3 51, +C4<00>;
S_0000016174f09880 .scope generate, "genblk1[0]" "genblk1[0]" 3 52, 3 52 0, S_0000016174f096f0;
 .timescale -9 -9;
P_0000016174daf840 .param/l "j" 0 3 52, +C4<00>;
L_0000016174dc2440 .functor AND 1, L_0000016174f15e70, L_0000016174f1be20, C4<1>, C4<1>;
v0000016174de4d90_0 .net *"_ivl_3", 0 0, L_0000016174f15e70;  1 drivers
v0000016174de4430_0 .net *"_ivl_4", 0 0, L_0000016174f1be20;  1 drivers
v0000016174de4c50_0 .net *"_ivl_5", 0 0, L_0000016174dc2440;  1 drivers
S_0000016174f09a10 .scope generate, "genblk1[1]" "genblk1[1]" 3 52, 3 52 0, S_0000016174f096f0;
 .timescale -9 -9;
P_0000016174dafe80 .param/l "j" 0 3 52, +C4<01>;
L_0000016174dc1f70 .functor AND 1, L_0000016174f1a5c0, L_0000016174f1aac0, C4<1>, C4<1>;
v0000016174de4890_0 .net *"_ivl_3", 0 0, L_0000016174f1a5c0;  1 drivers
v0000016174de4e30_0 .net *"_ivl_4", 0 0, L_0000016174f1aac0;  1 drivers
v0000016174de4570_0 .net *"_ivl_5", 0 0, L_0000016174dc1f70;  1 drivers
S_0000016174f09ba0 .scope generate, "genblk1[2]" "genblk1[2]" 3 52, 3 52 0, S_0000016174f096f0;
 .timescale -9 -9;
P_0000016174daf680 .param/l "j" 0 3 52, +C4<010>;
L_0000016174dc2d70 .functor AND 1, L_0000016174f1c0a0, L_0000016174f1c8c0, C4<1>, C4<1>;
v0000016174de4f70_0 .net *"_ivl_3", 0 0, L_0000016174f1c0a0;  1 drivers
v0000016174de5d30_0 .net *"_ivl_4", 0 0, L_0000016174f1c8c0;  1 drivers
v0000016174de4610_0 .net *"_ivl_5", 0 0, L_0000016174dc2d70;  1 drivers
S_0000016174f09d30 .scope generate, "genblk1[3]" "genblk1[3]" 3 52, 3 52 0, S_0000016174f096f0;
 .timescale -9 -9;
P_0000016174daf6c0 .param/l "j" 0 3 52, +C4<011>;
L_0000016174dc2590 .functor AND 1, L_0000016174f1a340, L_0000016174f1bec0, C4<1>, C4<1>;
v0000016174de4930_0 .net *"_ivl_3", 0 0, L_0000016174f1a340;  1 drivers
v0000016174de4b10_0 .net *"_ivl_4", 0 0, L_0000016174f1bec0;  1 drivers
v0000016174de5150_0 .net *"_ivl_5", 0 0, L_0000016174dc2590;  1 drivers
S_0000016174f09ec0 .scope generate, "genblk1[4]" "genblk1[4]" 3 52, 3 52 0, S_0000016174f096f0;
 .timescale -9 -9;
P_0000016174daf780 .param/l "j" 0 3 52, +C4<0100>;
L_0000016174f1e258 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
L_0000016174dc2de0 .functor AND 1, L_0000016174f1af20, L_0000016174f1e258, C4<1>, C4<1>;
v0000016174de51f0_0 .net *"_ivl_3", 0 0, L_0000016174f1af20;  1 drivers
v0000016174de55b0_0 .net *"_ivl_4", 0 0, L_0000016174f1e258;  1 drivers
v0000016174de5650_0 .net *"_ivl_6", 0 0, L_0000016174dc2de0;  1 drivers
S_0000016174f0a050 .scope generate, "genblk1[5]" "genblk1[5]" 3 52, 3 52 0, S_0000016174f096f0;
 .timescale -9 -9;
P_0000016174daf8c0 .param/l "j" 0 3 52, +C4<0101>;
L_0000016174f1e2a0 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
L_0000016174dc23d0 .functor AND 1, L_0000016174f1b240, L_0000016174f1e2a0, C4<1>, C4<1>;
v0000016174de5f10_0 .net *"_ivl_3", 0 0, L_0000016174f1b240;  1 drivers
v0000016174deaef0_0 .net *"_ivl_4", 0 0, L_0000016174f1e2a0;  1 drivers
v0000016174deaa90_0 .net *"_ivl_6", 0 0, L_0000016174dc23d0;  1 drivers
S_0000016174deceb0 .scope generate, "genblk1[6]" "genblk1[6]" 3 52, 3 52 0, S_0000016174f096f0;
 .timescale -9 -9;
P_0000016174dafa00 .param/l "j" 0 3 52, +C4<0110>;
L_0000016174f1e2e8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
L_0000016174dc21a0 .functor AND 1, L_0000016174f1bf60, L_0000016174f1e2e8, C4<1>, C4<1>;
v0000016174dea6d0_0 .net *"_ivl_3", 0 0, L_0000016174f1bf60;  1 drivers
v0000016174dea090_0 .net *"_ivl_4", 0 0, L_0000016174f1e2e8;  1 drivers
v0000016174dea950_0 .net *"_ivl_6", 0 0, L_0000016174dc21a0;  1 drivers
S_0000016174dec230 .scope generate, "genblk1[7]" "genblk1[7]" 3 52, 3 52 0, S_0000016174f096f0;
 .timescale -9 -9;
P_0000016174db07c0 .param/l "j" 0 3 52, +C4<0111>;
L_0000016174f1e330 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
L_0000016174dc2280 .functor AND 1, L_0000016174f1c5a0, L_0000016174f1e330, C4<1>, C4<1>;
v0000016174dea9f0_0 .net *"_ivl_3", 0 0, L_0000016174f1c5a0;  1 drivers
v0000016174dea130_0 .net *"_ivl_4", 0 0, L_0000016174f1e330;  1 drivers
v0000016174dea810_0 .net *"_ivl_6", 0 0, L_0000016174dc2280;  1 drivers
S_0000016174deca00 .scope generate, "genblk1[1]" "genblk1[1]" 3 51, 3 51 0, S_0000016174d3f880;
 .timescale -9 -9;
P_0000016174dafec0 .param/l "i" 0 3 51, +C4<01>;
S_0000016174dec6e0 .scope generate, "genblk1[0]" "genblk1[0]" 3 52, 3 52 0, S_0000016174deca00;
 .timescale -9 -9;
P_0000016174db0500 .param/l "j" 0 3 52, +C4<00>;
L_0000016174dc2360 .functor AND 1, L_0000016174f1a2a0, L_0000016174f1b880, C4<1>, C4<1>;
v0000016174debcb0_0 .net *"_ivl_3", 0 0, L_0000016174f1a2a0;  1 drivers
v0000016174dea450_0 .net *"_ivl_4", 0 0, L_0000016174f1b880;  1 drivers
v0000016174deb350_0 .net *"_ivl_5", 0 0, L_0000016174dc2360;  1 drivers
S_0000016174dec870 .scope generate, "genblk1[1]" "genblk1[1]" 3 52, 3 52 0, S_0000016174deca00;
 .timescale -9 -9;
P_0000016174daff00 .param/l "j" 0 3 52, +C4<01>;
L_0000016174dc2520 .functor AND 1, L_0000016174f1c000, L_0000016174f1c140, C4<1>, C4<1>;
v0000016174deb8f0_0 .net *"_ivl_3", 0 0, L_0000016174f1c000;  1 drivers
v0000016174deab30_0 .net *"_ivl_4", 0 0, L_0000016174f1c140;  1 drivers
v0000016174dea1d0_0 .net *"_ivl_5", 0 0, L_0000016174dc2520;  1 drivers
S_0000016174decb90 .scope generate, "genblk1[2]" "genblk1[2]" 3 52, 3 52 0, S_0000016174deca00;
 .timescale -9 -9;
P_0000016174db0a00 .param/l "j" 0 3 52, +C4<010>;
L_0000016174dc2910 .functor AND 1, L_0000016174f1b2e0, L_0000016174f1c1e0, C4<1>, C4<1>;
v0000016174dea270_0 .net *"_ivl_3", 0 0, L_0000016174f1b2e0;  1 drivers
v0000016174deabd0_0 .net *"_ivl_4", 0 0, L_0000016174f1c1e0;  1 drivers
v0000016174deb7b0_0 .net *"_ivl_5", 0 0, L_0000016174dc2910;  1 drivers
S_0000016174decd20 .scope generate, "genblk1[3]" "genblk1[3]" 3 52, 3 52 0, S_0000016174deca00;
 .timescale -9 -9;
P_0000016174db02c0 .param/l "j" 0 3 52, +C4<011>;
L_0000016174dc2980 .functor AND 1, L_0000016174f1c280, L_0000016174f1c320, C4<1>, C4<1>;
v0000016174debe90_0 .net *"_ivl_3", 0 0, L_0000016174f1c280;  1 drivers
v0000016174dea310_0 .net *"_ivl_4", 0 0, L_0000016174f1c320;  1 drivers
v0000016174deb990_0 .net *"_ivl_5", 0 0, L_0000016174dc2980;  1 drivers
S_0000016174dec0a0 .scope generate, "genblk1[4]" "genblk1[4]" 3 52, 3 52 0, S_0000016174deca00;
 .timescale -9 -9;
P_0000016174db0440 .param/l "j" 0 3 52, +C4<0100>;
L_0000016174f1e378 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
L_0000016174dc29f0 .functor AND 1, L_0000016174f1c3c0, L_0000016174f1e378, C4<1>, C4<1>;
v0000016174deaf90_0 .net *"_ivl_3", 0 0, L_0000016174f1c3c0;  1 drivers
v0000016174deb030_0 .net *"_ivl_4", 0 0, L_0000016174f1e378;  1 drivers
v0000016174dea8b0_0 .net *"_ivl_6", 0 0, L_0000016174dc29f0;  1 drivers
S_0000016174dec3c0 .scope generate, "genblk1[5]" "genblk1[5]" 3 52, 3 52 0, S_0000016174deca00;
 .timescale -9 -9;
P_0000016174db01c0 .param/l "j" 0 3 52, +C4<0101>;
L_0000016174f1e3c0 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
L_0000016174dc24b0 .functor AND 1, L_0000016174f1a660, L_0000016174f1e3c0, C4<1>, C4<1>;
v0000016174deb2b0_0 .net *"_ivl_3", 0 0, L_0000016174f1a660;  1 drivers
v0000016174deb3f0_0 .net *"_ivl_4", 0 0, L_0000016174f1e3c0;  1 drivers
v0000016174dead10_0 .net *"_ivl_6", 0 0, L_0000016174dc24b0;  1 drivers
S_0000016174dec550 .scope generate, "genblk1[6]" "genblk1[6]" 3 52, 3 52 0, S_0000016174deca00;
 .timescale -9 -9;
P_0000016174db0bc0 .param/l "j" 0 3 52, +C4<0110>;
L_0000016174f1e408 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
L_0000016174dc2bb0 .functor AND 1, L_0000016174f1b380, L_0000016174f1e408, C4<1>, C4<1>;
v0000016174dea3b0_0 .net *"_ivl_3", 0 0, L_0000016174f1b380;  1 drivers
v0000016174deb0d0_0 .net *"_ivl_4", 0 0, L_0000016174f1e408;  1 drivers
v0000016174deac70_0 .net *"_ivl_6", 0 0, L_0000016174dc2bb0;  1 drivers
S_0000016174f0b360 .scope generate, "genblk1[7]" "genblk1[7]" 3 52, 3 52 0, S_0000016174deca00;
 .timescale -9 -9;
P_0000016174db0c00 .param/l "j" 0 3 52, +C4<0111>;
L_0000016174f1e450 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
L_0000016174dc2600 .functor AND 1, L_0000016174f1b100, L_0000016174f1e450, C4<1>, C4<1>;
v0000016174deadb0_0 .net *"_ivl_3", 0 0, L_0000016174f1b100;  1 drivers
v0000016174deb490_0 .net *"_ivl_4", 0 0, L_0000016174f1e450;  1 drivers
v0000016174deb710_0 .net *"_ivl_6", 0 0, L_0000016174dc2600;  1 drivers
S_0000016174f0b040 .scope generate, "genblk1[2]" "genblk1[2]" 3 51, 3 51 0, S_0000016174d3f880;
 .timescale -9 -9;
P_0000016174db0280 .param/l "i" 0 3 51, +C4<010>;
S_0000016174f0ad20 .scope generate, "genblk1[0]" "genblk1[0]" 3 52, 3 52 0, S_0000016174f0b040;
 .timescale -9 -9;
P_0000016174db0900 .param/l "j" 0 3 52, +C4<00>;
L_0000016174dc20c0 .functor AND 1, L_0000016174f1a700, L_0000016174f1c460, C4<1>, C4<1>;
v0000016174dea4f0_0 .net *"_ivl_3", 0 0, L_0000016174f1a700;  1 drivers
v0000016174deae50_0 .net *"_ivl_4", 0 0, L_0000016174f1c460;  1 drivers
v0000016174deba30_0 .net *"_ivl_5", 0 0, L_0000016174dc20c0;  1 drivers
S_0000016174f0bcc0 .scope generate, "genblk1[1]" "genblk1[1]" 3 52, 3 52 0, S_0000016174f0b040;
 .timescale -9 -9;
P_0000016174db0180 .param/l "j" 0 3 52, +C4<01>;
L_0000016174dc2d00 .functor AND 1, L_0000016174f1ca00, L_0000016174f1a980, C4<1>, C4<1>;
v0000016174debd50_0 .net *"_ivl_3", 0 0, L_0000016174f1ca00;  1 drivers
v0000016174deb170_0 .net *"_ivl_4", 0 0, L_0000016174f1a980;  1 drivers
v0000016174debf30_0 .net *"_ivl_5", 0 0, L_0000016174dc2d00;  1 drivers
S_0000016174f0ab90 .scope generate, "genblk1[2]" "genblk1[2]" 3 52, 3 52 0, S_0000016174f0b040;
 .timescale -9 -9;
P_0000016174db0d00 .param/l "j" 0 3 52, +C4<010>;
L_0000016174dc2670 .functor AND 1, L_0000016174f1b600, L_0000016174f1bba0, C4<1>, C4<1>;
v0000016174dea770_0 .net *"_ivl_3", 0 0, L_0000016174f1b600;  1 drivers
v0000016174debdf0_0 .net *"_ivl_4", 0 0, L_0000016174f1bba0;  1 drivers
v0000016174deb850_0 .net *"_ivl_5", 0 0, L_0000016174dc2670;  1 drivers
S_0000016174f0b4f0 .scope generate, "genblk1[3]" "genblk1[3]" 3 52, 3 52 0, S_0000016174f0b040;
 .timescale -9 -9;
P_0000016174db0580 .param/l "j" 0 3 52, +C4<011>;
L_0000016174dc2130 .functor AND 1, L_0000016174f1b420, L_0000016174f1ab60, C4<1>, C4<1>;
v0000016174deb210_0 .net *"_ivl_3", 0 0, L_0000016174f1b420;  1 drivers
v0000016174dea630_0 .net *"_ivl_4", 0 0, L_0000016174f1ab60;  1 drivers
v0000016174dea590_0 .net *"_ivl_5", 0 0, L_0000016174dc2130;  1 drivers
S_0000016174f0b680 .scope generate, "genblk1[4]" "genblk1[4]" 3 52, 3 52 0, S_0000016174f0b040;
 .timescale -9 -9;
P_0000016174db0380 .param/l "j" 0 3 52, +C4<0100>;
L_0000016174f1e498 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
L_0000016174dc22f0 .functor AND 1, L_0000016174f1b4c0, L_0000016174f1e498, C4<1>, C4<1>;
v0000016174deb530_0 .net *"_ivl_3", 0 0, L_0000016174f1b4c0;  1 drivers
v0000016174debc10_0 .net *"_ivl_4", 0 0, L_0000016174f1e498;  1 drivers
v0000016174deb5d0_0 .net *"_ivl_6", 0 0, L_0000016174dc22f0;  1 drivers
S_0000016174f0a230 .scope generate, "genblk1[5]" "genblk1[5]" 3 52, 3 52 0, S_0000016174f0b040;
 .timescale -9 -9;
P_0000016174db0040 .param/l "j" 0 3 52, +C4<0101>;
L_0000016174f1e4e0 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
L_0000016174dc26e0 .functor AND 1, L_0000016174f1ade0, L_0000016174f1e4e0, C4<1>, C4<1>;
v0000016174deb670_0 .net *"_ivl_3", 0 0, L_0000016174f1ade0;  1 drivers
v0000016174debad0_0 .net *"_ivl_4", 0 0, L_0000016174f1e4e0;  1 drivers
v0000016174debb70_0 .net *"_ivl_6", 0 0, L_0000016174dc26e0;  1 drivers
S_0000016174f0a550 .scope generate, "genblk1[6]" "genblk1[6]" 3 52, 3 52 0, S_0000016174f0b040;
 .timescale -9 -9;
P_0000016174db0300 .param/l "j" 0 3 52, +C4<0110>;
L_0000016174f1e528 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
L_0000016174dc2750 .functor AND 1, L_0000016174f1b6a0, L_0000016174f1e528, C4<1>, C4<1>;
v0000016174f0eb90_0 .net *"_ivl_3", 0 0, L_0000016174f1b6a0;  1 drivers
v0000016174f0fbd0_0 .net *"_ivl_4", 0 0, L_0000016174f1e528;  1 drivers
v0000016174f10030_0 .net *"_ivl_6", 0 0, L_0000016174dc2750;  1 drivers
S_0000016174f0be50 .scope generate, "genblk1[7]" "genblk1[7]" 3 52, 3 52 0, S_0000016174f0b040;
 .timescale -9 -9;
P_0000016174daffc0 .param/l "j" 0 3 52, +C4<0111>;
L_0000016174f1e570 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
L_0000016174dc27c0 .functor AND 1, L_0000016174f1ac00, L_0000016174f1e570, C4<1>, C4<1>;
v0000016174f0f090_0 .net *"_ivl_3", 0 0, L_0000016174f1ac00;  1 drivers
v0000016174f0ea50_0 .net *"_ivl_4", 0 0, L_0000016174f1e570;  1 drivers
v0000016174f0ef50_0 .net *"_ivl_6", 0 0, L_0000016174dc27c0;  1 drivers
S_0000016174f0b9a0 .scope generate, "genblk1[3]" "genblk1[3]" 3 51, 3 51 0, S_0000016174d3f880;
 .timescale -9 -9;
P_0000016174db0c80 .param/l "i" 0 3 51, +C4<011>;
S_0000016174f0aeb0 .scope generate, "genblk1[0]" "genblk1[0]" 3 52, 3 52 0, S_0000016174f0b9a0;
 .timescale -9 -9;
P_0000016174db03c0 .param/l "j" 0 3 52, +C4<00>;
L_0000016174dc2a60 .functor AND 1, L_0000016174f1bc40, L_0000016174f1a840, C4<1>, C4<1>;
v0000016174f0eff0_0 .net *"_ivl_4", 0 0, L_0000016174f1bc40;  1 drivers
v0000016174f0ed70_0 .net *"_ivl_5", 0 0, L_0000016174f1a840;  1 drivers
v0000016174f0ec30_0 .net *"_ivl_6", 0 0, L_0000016174dc2a60;  1 drivers
L_0000016174f1b560 .concat8 [ 1 1 1 1], L_0000016174dc2440, L_0000016174dc2360, L_0000016174dc20c0, L_0000016174dc2a60;
S_0000016174f0bfe0 .scope generate, "genblk1[1]" "genblk1[1]" 3 52, 3 52 0, S_0000016174f0b9a0;
 .timescale -9 -9;
P_0000016174db0cc0 .param/l "j" 0 3 52, +C4<01>;
L_0000016174dedcd0 .functor AND 1, L_0000016174f1afc0, L_0000016174f1bce0, C4<1>, C4<1>;
v0000016174f0ee10_0 .net *"_ivl_4", 0 0, L_0000016174f1afc0;  1 drivers
v0000016174f0fef0_0 .net *"_ivl_5", 0 0, L_0000016174f1bce0;  1 drivers
v0000016174f100d0_0 .net *"_ivl_6", 0 0, L_0000016174dedcd0;  1 drivers
L_0000016174f1aca0 .concat8 [ 1 1 1 1], L_0000016174dc1f70, L_0000016174dc2520, L_0000016174dc2d00, L_0000016174dedcd0;
S_0000016174f0a870 .scope generate, "genblk1[2]" "genblk1[2]" 3 52, 3 52 0, S_0000016174f0b9a0;
 .timescale -9 -9;
P_0000016174db06c0 .param/l "j" 0 3 52, +C4<010>;
L_0000016174ded8e0 .functor AND 1, L_0000016174f1c640, L_0000016174f1c6e0, C4<1>, C4<1>;
v0000016174f0f630_0 .net *"_ivl_4", 0 0, L_0000016174f1c640;  1 drivers
v0000016174f0f1d0_0 .net *"_ivl_5", 0 0, L_0000016174f1c6e0;  1 drivers
v0000016174f0fd10_0 .net *"_ivl_6", 0 0, L_0000016174ded8e0;  1 drivers
L_0000016174f1c500 .concat8 [ 1 1 1 1], L_0000016174dc2d70, L_0000016174dc2910, L_0000016174dc2670, L_0000016174ded8e0;
S_0000016174f0aa00 .scope generate, "genblk1[3]" "genblk1[3]" 3 52, 3 52 0, S_0000016174f0b9a0;
 .timescale -9 -9;
P_0000016174db0e00 .param/l "j" 0 3 52, +C4<011>;
L_0000016174dee130 .functor AND 1, L_0000016174f1b1a0, L_0000016174f1ba60, C4<1>, C4<1>;
v0000016174f0f3b0_0 .net *"_ivl_4", 0 0, L_0000016174f1b1a0;  1 drivers
v0000016174f0eeb0_0 .net *"_ivl_5", 0 0, L_0000016174f1ba60;  1 drivers
v0000016174f0f8b0_0 .net *"_ivl_6", 0 0, L_0000016174dee130;  1 drivers
L_0000016174f1b740 .concat8 [ 1 1 1 1], L_0000016174dc2590, L_0000016174dc2980, L_0000016174dc2130, L_0000016174dee130;
S_0000016174f0a3c0 .scope generate, "genblk1[4]" "genblk1[4]" 3 52, 3 52 0, S_0000016174f0b9a0;
 .timescale -9 -9;
P_0000016174db0200 .param/l "j" 0 3 52, +C4<0100>;
L_0000016174f1e5b8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
L_0000016174dee050 .functor AND 1, L_0000016174f1ae80, L_0000016174f1e5b8, C4<1>, C4<1>;
v0000016174f0f6d0_0 .net *"_ivl_4", 0 0, L_0000016174f1ae80;  1 drivers
v0000016174f0f810_0 .net *"_ivl_5", 0 0, L_0000016174f1e5b8;  1 drivers
v0000016174f0f590_0 .net *"_ivl_7", 0 0, L_0000016174dee050;  1 drivers
L_0000016174f1ad40 .concat8 [ 1 1 1 1], L_0000016174dc2de0, L_0000016174dc29f0, L_0000016174dc22f0, L_0000016174dee050;
S_0000016174f0b810 .scope generate, "genblk1[5]" "genblk1[5]" 3 52, 3 52 0, S_0000016174f0b9a0;
 .timescale -9 -9;
P_0000016174db0540 .param/l "j" 0 3 52, +C4<0101>;
L_0000016174f1e600 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
L_0000016174deda30 .functor AND 1, L_0000016174f1b060, L_0000016174f1e600, C4<1>, C4<1>;
v0000016174f0f950_0 .net *"_ivl_4", 0 0, L_0000016174f1b060;  1 drivers
v0000016174f0eaf0_0 .net *"_ivl_5", 0 0, L_0000016174f1e600;  1 drivers
v0000016174f0f130_0 .net *"_ivl_7", 0 0, L_0000016174deda30;  1 drivers
L_0000016174f1a7a0 .concat8 [ 1 1 1 1], L_0000016174dc23d0, L_0000016174dc24b0, L_0000016174dc26e0, L_0000016174deda30;
S_0000016174f0bb30 .scope generate, "genblk1[6]" "genblk1[6]" 3 52, 3 52 0, S_0000016174f0b9a0;
 .timescale -9 -9;
P_0000016174daff40 .param/l "j" 0 3 52, +C4<0110>;
L_0000016174f1e648 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
L_0000016174ded480 .functor AND 1, L_0000016174f1c820, L_0000016174f1e648, C4<1>, C4<1>;
v0000016174f0f9f0_0 .net *"_ivl_4", 0 0, L_0000016174f1c820;  1 drivers
v0000016174f0f270_0 .net *"_ivl_5", 0 0, L_0000016174f1e648;  1 drivers
v0000016174f0ecd0_0 .net *"_ivl_7", 0 0, L_0000016174ded480;  1 drivers
L_0000016174f1b7e0 .concat8 [ 1 1 1 1], L_0000016174dc21a0, L_0000016174dc2bb0, L_0000016174dc2750, L_0000016174ded480;
S_0000016174f0a6e0 .scope generate, "genblk1[7]" "genblk1[7]" 3 52, 3 52 0, S_0000016174f0b9a0;
 .timescale -9 -9;
P_0000016174db0100 .param/l "j" 0 3 52, +C4<0111>;
L_0000016174f1e690 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
L_0000016174ded790 .functor AND 1, L_0000016174f1c780, L_0000016174f1e690, C4<1>, C4<1>;
v0000016174f0f310_0 .net *"_ivl_4", 0 0, L_0000016174f1c780;  1 drivers
v0000016174f0f450_0 .net *"_ivl_5", 0 0, L_0000016174f1e690;  1 drivers
v0000016174f0fa90_0 .net *"_ivl_7", 0 0, L_0000016174ded790;  1 drivers
L_0000016174f1a3e0 .concat8 [ 1 1 1 1], L_0000016174dc2280, L_0000016174dc2600, L_0000016174dc27c0, L_0000016174ded790;
S_0000016174f0b1d0 .scope generate, "genblk2[0]" "genblk2[0]" 3 61, 3 61 0, S_0000016174d3f880;
 .timescale -9 -9;
P_0000016174db0940 .param/l "k" 0 3 61, +C4<00>;
L_0000016174f1bd80 .part L_0000016174f1b560, 0, 1;
L_0000016174f1bb00 .part L_0000016174f1aca0, 0, 1;
S_0000016174f10250 .scope module, "fa" "full_adder_1bit" 3 62, 3 1 0, S_0000016174f0b1d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000016174ded720 .functor XOR 1, L_0000016174f1bd80, L_0000016174f1bb00, C4<0>, C4<0>;
L_0000016174f1e6d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000016174ded410 .functor XOR 1, L_0000016174ded720, L_0000016174f1e6d8, C4<0>, C4<0>;
L_0000016174dede20 .functor AND 1, L_0000016174f1bd80, L_0000016174f1bb00, C4<1>, C4<1>;
L_0000016174dee1a0 .functor AND 1, L_0000016174f1bb00, L_0000016174f1e6d8, C4<1>, C4<1>;
L_0000016174ded800 .functor OR 1, L_0000016174dede20, L_0000016174dee1a0, C4<0>, C4<0>;
L_0000016174dedf70 .functor AND 1, L_0000016174f1bd80, L_0000016174f1e6d8, C4<1>, C4<1>;
L_0000016174dee0c0 .functor OR 1, L_0000016174ded800, L_0000016174dedf70, C4<0>, C4<0>;
v0000016174f0f4f0_0 .net "A", 0 0, L_0000016174f1bd80;  1 drivers
v0000016174f0f770_0 .net "B", 0 0, L_0000016174f1bb00;  1 drivers
v0000016174f0fb30_0 .net "Cin", 0 0, L_0000016174f1e6d8;  1 drivers
v0000016174f0fc70_0 .net "Cout", 0 0, L_0000016174dee0c0;  1 drivers
v0000016174f0fdb0_0 .net "Sum", 0 0, L_0000016174ded410;  1 drivers
v0000016174f0fe50_0 .net *"_ivl_0", 0 0, L_0000016174ded720;  1 drivers
v0000016174f0ff90_0 .net *"_ivl_10", 0 0, L_0000016174dedf70;  1 drivers
v0000016174f0ccf0_0 .net *"_ivl_4", 0 0, L_0000016174dede20;  1 drivers
v0000016174f0c250_0 .net *"_ivl_6", 0 0, L_0000016174dee1a0;  1 drivers
v0000016174f0da10_0 .net *"_ivl_8", 0 0, L_0000016174ded800;  1 drivers
S_0000016174f10570 .scope generate, "genblk1[1]" "genblk1[1]" 3 70, 3 70 0, S_0000016174f0b1d0;
 .timescale -9 -9;
P_0000016174daff80 .param/l "j" 0 3 70, +C4<01>;
L_0000016174f1a480 .part L_0000016174f1b560, 1, 1;
L_0000016174f1b920 .part L_0000016174f1aca0, 1, 1;
L_0000016174f1a8e0 .part L_0000016174f1e120, 0, 1;
S_0000016174f11e70 .scope module, "fa" "full_adder_1bit" 3 71, 3 1 0, S_0000016174f10570;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000016174dedfe0 .functor XOR 1, L_0000016174f1a480, L_0000016174f1b920, C4<0>, C4<0>;
L_0000016174ded4f0 .functor XOR 1, L_0000016174dedfe0, L_0000016174f1a8e0, C4<0>, C4<0>;
L_0000016174ded5d0 .functor AND 1, L_0000016174f1a480, L_0000016174f1b920, C4<1>, C4<1>;
L_0000016174ded2c0 .functor AND 1, L_0000016174f1b920, L_0000016174f1a8e0, C4<1>, C4<1>;
L_0000016174ded560 .functor OR 1, L_0000016174ded5d0, L_0000016174ded2c0, C4<0>, C4<0>;
L_0000016174dedd40 .functor AND 1, L_0000016174f1a480, L_0000016174f1a8e0, C4<1>, C4<1>;
L_0000016174ded640 .functor OR 1, L_0000016174ded560, L_0000016174dedd40, C4<0>, C4<0>;
v0000016174f0c4d0_0 .net "A", 0 0, L_0000016174f1a480;  1 drivers
v0000016174f0c750_0 .net "B", 0 0, L_0000016174f1b920;  1 drivers
v0000016174f0d1f0_0 .net "Cin", 0 0, L_0000016174f1a8e0;  1 drivers
v0000016174f0e550_0 .net "Cout", 0 0, L_0000016174ded640;  1 drivers
v0000016174f0df10_0 .net "Sum", 0 0, L_0000016174ded4f0;  1 drivers
v0000016174f0c570_0 .net *"_ivl_0", 0 0, L_0000016174dedfe0;  1 drivers
v0000016174f0c610_0 .net *"_ivl_10", 0 0, L_0000016174dedd40;  1 drivers
v0000016174f0ca70_0 .net *"_ivl_4", 0 0, L_0000016174ded5d0;  1 drivers
v0000016174f0c2f0_0 .net *"_ivl_6", 0 0, L_0000016174ded2c0;  1 drivers
v0000016174f0cb10_0 .net *"_ivl_8", 0 0, L_0000016174ded560;  1 drivers
S_0000016174f12000 .scope generate, "genblk1[2]" "genblk1[2]" 3 70, 3 70 0, S_0000016174f0b1d0;
 .timescale -9 -9;
P_0000016174db0080 .param/l "j" 0 3 70, +C4<010>;
L_0000016174f1b9c0 .part L_0000016174f1b560, 2, 1;
L_0000016174f1c960 .part L_0000016174f1aca0, 2, 1;
L_0000016174f1a520 .part L_0000016174f1e120, 1, 1;
S_0000016174f10bb0 .scope module, "fa" "full_adder_1bit" 3 71, 3 1 0, S_0000016174f12000;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000016174dedb80 .functor XOR 1, L_0000016174f1b9c0, L_0000016174f1c960, C4<0>, C4<0>;
L_0000016174dedbf0 .functor XOR 1, L_0000016174dedb80, L_0000016174f1a520, C4<0>, C4<0>;
L_0000016174dedaa0 .functor AND 1, L_0000016174f1b9c0, L_0000016174f1c960, C4<1>, C4<1>;
L_0000016174ded330 .functor AND 1, L_0000016174f1c960, L_0000016174f1a520, C4<1>, C4<1>;
L_0000016174dedb10 .functor OR 1, L_0000016174dedaa0, L_0000016174ded330, C4<0>, C4<0>;
L_0000016174dede90 .functor AND 1, L_0000016174f1b9c0, L_0000016174f1a520, C4<1>, C4<1>;
L_0000016174ded870 .functor OR 1, L_0000016174dedb10, L_0000016174dede90, C4<0>, C4<0>;
v0000016174f0ced0_0 .net "A", 0 0, L_0000016174f1b9c0;  1 drivers
v0000016174f0c9d0_0 .net "B", 0 0, L_0000016174f1c960;  1 drivers
v0000016174f0cf70_0 .net "Cin", 0 0, L_0000016174f1a520;  1 drivers
v0000016174f0dd30_0 .net "Cout", 0 0, L_0000016174ded870;  1 drivers
v0000016174f0e4b0_0 .net "Sum", 0 0, L_0000016174dedbf0;  1 drivers
v0000016174f0c390_0 .net *"_ivl_0", 0 0, L_0000016174dedb80;  1 drivers
v0000016174f0d290_0 .net *"_ivl_10", 0 0, L_0000016174dede90;  1 drivers
v0000016174f0e5f0_0 .net *"_ivl_4", 0 0, L_0000016174dedaa0;  1 drivers
v0000016174f0cbb0_0 .net *"_ivl_6", 0 0, L_0000016174ded330;  1 drivers
v0000016174f0c7f0_0 .net *"_ivl_8", 0 0, L_0000016174dedb10;  1 drivers
S_0000016174f10d40 .scope generate, "genblk1[3]" "genblk1[3]" 3 70, 3 70 0, S_0000016174f0b1d0;
 .timescale -9 -9;
P_0000016174db0d80 .param/l "j" 0 3 70, +C4<011>;
L_0000016174f1aa20 .part L_0000016174f1b560, 3, 1;
L_0000016174f1cf00 .part L_0000016174f1aca0, 3, 1;
L_0000016174f1dfe0 .part L_0000016174f1e120, 2, 1;
S_0000016174f10700 .scope module, "fa" "full_adder_1bit" 3 71, 3 1 0, S_0000016174f10d40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000016174ded6b0 .functor XOR 1, L_0000016174f1aa20, L_0000016174f1cf00, C4<0>, C4<0>;
L_0000016174ded3a0 .functor XOR 1, L_0000016174ded6b0, L_0000016174f1dfe0, C4<0>, C4<0>;
L_0000016174ded950 .functor AND 1, L_0000016174f1aa20, L_0000016174f1cf00, C4<1>, C4<1>;
L_0000016174ded9c0 .functor AND 1, L_0000016174f1cf00, L_0000016174f1dfe0, C4<1>, C4<1>;
L_0000016174dedc60 .functor OR 1, L_0000016174ded950, L_0000016174ded9c0, C4<0>, C4<0>;
L_0000016174deddb0 .functor AND 1, L_0000016174f1aa20, L_0000016174f1dfe0, C4<1>, C4<1>;
L_0000016174dedf00 .functor OR 1, L_0000016174dedc60, L_0000016174deddb0, C4<0>, C4<0>;
v0000016174f0c890_0 .net "A", 0 0, L_0000016174f1aa20;  1 drivers
v0000016174f0e730_0 .net "B", 0 0, L_0000016174f1cf00;  1 drivers
v0000016174f0d790_0 .net "Cin", 0 0, L_0000016174f1dfe0;  1 drivers
v0000016174f0db50_0 .net "Cout", 0 0, L_0000016174dedf00;  1 drivers
v0000016174f0d5b0_0 .net "Sum", 0 0, L_0000016174ded3a0;  1 drivers
v0000016174f0e050_0 .net *"_ivl_0", 0 0, L_0000016174ded6b0;  1 drivers
v0000016174f0dbf0_0 .net *"_ivl_10", 0 0, L_0000016174deddb0;  1 drivers
v0000016174f0dfb0_0 .net *"_ivl_4", 0 0, L_0000016174ded950;  1 drivers
v0000016174f0e230_0 .net *"_ivl_6", 0 0, L_0000016174ded9c0;  1 drivers
v0000016174f0cc50_0 .net *"_ivl_8", 0 0, L_0000016174dedc60;  1 drivers
S_0000016174f11510 .scope generate, "genblk1[4]" "genblk1[4]" 3 70, 3 70 0, S_0000016174f0b1d0;
 .timescale -9 -9;
P_0000016174db0c40 .param/l "j" 0 3 70, +C4<0100>;
L_0000016174f1dcc0 .part L_0000016174f1e120, 3, 1;
S_0000016174f11830 .scope module, "fa" "full_adder_1bit" 3 71, 3 1 0, S_0000016174f11510;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000016174f1e720 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
L_0000016174f1e768 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
L_0000016174f6acd0 .functor XOR 1, L_0000016174f1e720, L_0000016174f1e768, C4<0>, C4<0>;
L_0000016174f6a5d0 .functor XOR 1, L_0000016174f6acd0, L_0000016174f1dcc0, C4<0>, C4<0>;
L_0000016174f6af70 .functor AND 1, L_0000016174f1e720, L_0000016174f1e768, C4<1>, C4<1>;
L_0000016174f6a4f0 .functor AND 1, L_0000016174f1e768, L_0000016174f1dcc0, C4<1>, C4<1>;
L_0000016174f6b1a0 .functor OR 1, L_0000016174f6af70, L_0000016174f6a4f0, C4<0>, C4<0>;
L_0000016174f6aa30 .functor AND 1, L_0000016174f1e720, L_0000016174f1dcc0, C4<1>, C4<1>;
L_0000016174f6aaa0 .functor OR 1, L_0000016174f6b1a0, L_0000016174f6aa30, C4<0>, C4<0>;
v0000016174f0e0f0_0 .net "A", 0 0, L_0000016174f1e720;  1 drivers
v0000016174f0de70_0 .net "B", 0 0, L_0000016174f1e768;  1 drivers
v0000016174f0e190_0 .net "Cin", 0 0, L_0000016174f1dcc0;  1 drivers
v0000016174f0dab0_0 .net "Cout", 0 0, L_0000016174f6aaa0;  1 drivers
v0000016174f0c6b0_0 .net "Sum", 0 0, L_0000016174f6a5d0;  1 drivers
v0000016174f0cd90_0 .net *"_ivl_0", 0 0, L_0000016174f6acd0;  1 drivers
v0000016174f0dc90_0 .net *"_ivl_10", 0 0, L_0000016174f6aa30;  1 drivers
v0000016174f0d330_0 .net *"_ivl_4", 0 0, L_0000016174f6af70;  1 drivers
v0000016174f0d010_0 .net *"_ivl_6", 0 0, L_0000016174f6a4f0;  1 drivers
v0000016174f0e2d0_0 .net *"_ivl_8", 0 0, L_0000016174f6b1a0;  1 drivers
S_0000016174f11b50 .scope generate, "genblk1[5]" "genblk1[5]" 3 70, 3 70 0, S_0000016174f0b1d0;
 .timescale -9 -9;
P_0000016174db0680 .param/l "j" 0 3 70, +C4<0101>;
L_0000016174f1cbe0 .part L_0000016174f1e120, 4, 1;
S_0000016174f103e0 .scope module, "fa" "full_adder_1bit" 3 71, 3 1 0, S_0000016174f11b50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000016174f1e7b0 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
L_0000016174f1e7f8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
L_0000016174f6a640 .functor XOR 1, L_0000016174f1e7b0, L_0000016174f1e7f8, C4<0>, C4<0>;
L_0000016174f6a480 .functor XOR 1, L_0000016174f6a640, L_0000016174f1cbe0, C4<0>, C4<0>;
L_0000016174f6a2c0 .functor AND 1, L_0000016174f1e7b0, L_0000016174f1e7f8, C4<1>, C4<1>;
L_0000016174f6a720 .functor AND 1, L_0000016174f1e7f8, L_0000016174f1cbe0, C4<1>, C4<1>;
L_0000016174f6a6b0 .functor OR 1, L_0000016174f6a2c0, L_0000016174f6a720, C4<0>, C4<0>;
L_0000016174f6a410 .functor AND 1, L_0000016174f1e7b0, L_0000016174f1cbe0, C4<1>, C4<1>;
L_0000016174f6a560 .functor OR 1, L_0000016174f6a6b0, L_0000016174f6a410, C4<0>, C4<0>;
v0000016174f0ddd0_0 .net "A", 0 0, L_0000016174f1e7b0;  1 drivers
v0000016174f0d8d0_0 .net "B", 0 0, L_0000016174f1e7f8;  1 drivers
v0000016174f0c930_0 .net "Cin", 0 0, L_0000016174f1cbe0;  1 drivers
v0000016174f0e370_0 .net "Cout", 0 0, L_0000016174f6a560;  1 drivers
v0000016174f0e410_0 .net "Sum", 0 0, L_0000016174f6a480;  1 drivers
v0000016174f0e690_0 .net *"_ivl_0", 0 0, L_0000016174f6a640;  1 drivers
v0000016174f0ce30_0 .net *"_ivl_10", 0 0, L_0000016174f6a410;  1 drivers
v0000016174f0d0b0_0 .net *"_ivl_4", 0 0, L_0000016174f6a2c0;  1 drivers
v0000016174f0d150_0 .net *"_ivl_6", 0 0, L_0000016174f6a720;  1 drivers
v0000016174f0c430_0 .net *"_ivl_8", 0 0, L_0000016174f6a6b0;  1 drivers
S_0000016174f11ce0 .scope generate, "genblk1[6]" "genblk1[6]" 3 70, 3 70 0, S_0000016174f0b1d0;
 .timescale -9 -9;
P_0000016174db0240 .param/l "j" 0 3 70, +C4<0110>;
L_0000016174f1e080 .part L_0000016174f1e120, 5, 1;
S_0000016174f10890 .scope module, "fa" "full_adder_1bit" 3 71, 3 1 0, S_0000016174f11ce0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000016174f1e840 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
L_0000016174f1e888 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
L_0000016174f6a790 .functor XOR 1, L_0000016174f1e840, L_0000016174f1e888, C4<0>, C4<0>;
L_0000016174f6a800 .functor XOR 1, L_0000016174f6a790, L_0000016174f1e080, C4<0>, C4<0>;
L_0000016174f6a330 .functor AND 1, L_0000016174f1e840, L_0000016174f1e888, C4<1>, C4<1>;
L_0000016174f6a870 .functor AND 1, L_0000016174f1e888, L_0000016174f1e080, C4<1>, C4<1>;
L_0000016174f6a8e0 .functor OR 1, L_0000016174f6a330, L_0000016174f6a870, C4<0>, C4<0>;
L_0000016174f6abf0 .functor AND 1, L_0000016174f1e840, L_0000016174f1e080, C4<1>, C4<1>;
L_0000016174f6a3a0 .functor OR 1, L_0000016174f6a8e0, L_0000016174f6abf0, C4<0>, C4<0>;
v0000016174f0d650_0 .net "A", 0 0, L_0000016174f1e840;  1 drivers
v0000016174f0d3d0_0 .net "B", 0 0, L_0000016174f1e888;  1 drivers
v0000016174f0d470_0 .net "Cin", 0 0, L_0000016174f1e080;  1 drivers
v0000016174f0d510_0 .net "Cout", 0 0, L_0000016174f6a3a0;  1 drivers
v0000016174f0e7d0_0 .net "Sum", 0 0, L_0000016174f6a800;  1 drivers
v0000016174f0d6f0_0 .net *"_ivl_0", 0 0, L_0000016174f6a790;  1 drivers
v0000016174f0e870_0 .net *"_ivl_10", 0 0, L_0000016174f6abf0;  1 drivers
v0000016174f0d830_0 .net *"_ivl_4", 0 0, L_0000016174f6a330;  1 drivers
v0000016174f0e910_0 .net *"_ivl_6", 0 0, L_0000016174f6a870;  1 drivers
v0000016174f0e9b0_0 .net *"_ivl_8", 0 0, L_0000016174f6a8e0;  1 drivers
S_0000016174f10a20 .scope generate, "genblk1[7]" "genblk1[7]" 3 70, 3 70 0, S_0000016174f0b1d0;
 .timescale -9 -9;
P_0000016174db0480 .param/l "j" 0 3 70, +C4<0111>;
L_0000016174f1dea0 .part L_0000016174f1e120, 6, 1;
LS_0000016174f1e120_0_0 .concat8 [ 1 1 1 1], L_0000016174ded410, L_0000016174ded4f0, L_0000016174dedbf0, L_0000016174ded3a0;
LS_0000016174f1e120_0_4 .concat8 [ 1 1 1 1], L_0000016174f6a5d0, L_0000016174f6a480, L_0000016174f6a800, L_0000016174f6a950;
L_0000016174f1e120 .concat8 [ 4 4 0 0], LS_0000016174f1e120_0_0, LS_0000016174f1e120_0_4;
S_0000016174f119c0 .scope module, "fa" "full_adder_1bit" 3 71, 3 1 0, S_0000016174f10a20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000016174f1e8d0 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
L_0000016174f1e918 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
L_0000016174f6ab10 .functor XOR 1, L_0000016174f1e8d0, L_0000016174f1e918, C4<0>, C4<0>;
L_0000016174f6a950 .functor XOR 1, L_0000016174f6ab10, L_0000016174f1dea0, C4<0>, C4<0>;
L_0000016174f6adb0 .functor AND 1, L_0000016174f1e8d0, L_0000016174f1e918, C4<1>, C4<1>;
L_0000016174f6a9c0 .functor AND 1, L_0000016174f1e918, L_0000016174f1dea0, C4<1>, C4<1>;
L_0000016174f6ac60 .functor OR 1, L_0000016174f6adb0, L_0000016174f6a9c0, C4<0>, C4<0>;
L_0000016174f6ab80 .functor AND 1, L_0000016174f1e8d0, L_0000016174f1dea0, C4<1>, C4<1>;
L_0000016174f6ad40 .functor OR 1, L_0000016174f6ac60, L_0000016174f6ab80, C4<0>, C4<0>;
v0000016174f0d970_0 .net "A", 0 0, L_0000016174f1e8d0;  1 drivers
v0000016174f138f0_0 .net "B", 0 0, L_0000016174f1e918;  1 drivers
v0000016174f14570_0 .net "Cin", 0 0, L_0000016174f1dea0;  1 drivers
v0000016174f147f0_0 .net "Cout", 0 0, L_0000016174f6ad40;  1 drivers
v0000016174f12270_0 .net "Sum", 0 0, L_0000016174f6a950;  1 drivers
v0000016174f13530_0 .net *"_ivl_0", 0 0, L_0000016174f6ab10;  1 drivers
v0000016174f13490_0 .net *"_ivl_10", 0 0, L_0000016174f6ab80;  1 drivers
v0000016174f135d0_0 .net *"_ivl_4", 0 0, L_0000016174f6adb0;  1 drivers
v0000016174f12a90_0 .net *"_ivl_6", 0 0, L_0000016174f6a9c0;  1 drivers
v0000016174f14250_0 .net *"_ivl_8", 0 0, L_0000016174f6ac60;  1 drivers
S_0000016174f116a0 .scope generate, "genblk2[1]" "genblk2[1]" 3 61, 3 61 0, S_0000016174d3f880;
 .timescale -9 -9;
P_0000016174db0800 .param/l "k" 0 3 61, +C4<01>;
L_0000016174f1d5e0 .part L_0000016174f1c500, 0, 1;
L_0000016174f1d180 .part L_0000016174f1b740, 0, 1;
S_0000016174f111f0 .scope module, "fa" "full_adder_1bit" 3 62, 3 1 0, S_0000016174f116a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000016174f6ae20 .functor XOR 1, L_0000016174f1d5e0, L_0000016174f1d180, C4<0>, C4<0>;
L_0000016174f1e960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000016174f6ae90 .functor XOR 1, L_0000016174f6ae20, L_0000016174f1e960, C4<0>, C4<0>;
L_0000016174f6af00 .functor AND 1, L_0000016174f1d5e0, L_0000016174f1d180, C4<1>, C4<1>;
L_0000016174f6afe0 .functor AND 1, L_0000016174f1d180, L_0000016174f1e960, C4<1>, C4<1>;
L_0000016174f6b050 .functor OR 1, L_0000016174f6af00, L_0000016174f6afe0, C4<0>, C4<0>;
L_0000016174f6b0c0 .functor AND 1, L_0000016174f1d5e0, L_0000016174f1e960, C4<1>, C4<1>;
L_0000016174f6b130 .functor OR 1, L_0000016174f6b050, L_0000016174f6b0c0, C4<0>, C4<0>;
v0000016174f13670_0 .net "A", 0 0, L_0000016174f1d5e0;  1 drivers
v0000016174f12ef0_0 .net "B", 0 0, L_0000016174f1d180;  1 drivers
v0000016174f14430_0 .net "Cin", 0 0, L_0000016174f1e960;  1 drivers
v0000016174f123b0_0 .net "Cout", 0 0, L_0000016174f6b130;  1 drivers
v0000016174f13fd0_0 .net "Sum", 0 0, L_0000016174f6ae90;  1 drivers
v0000016174f12b30_0 .net *"_ivl_0", 0 0, L_0000016174f6ae20;  1 drivers
v0000016174f12310_0 .net *"_ivl_10", 0 0, L_0000016174f6b0c0;  1 drivers
v0000016174f12e50_0 .net *"_ivl_4", 0 0, L_0000016174f6af00;  1 drivers
v0000016174f12bd0_0 .net *"_ivl_6", 0 0, L_0000016174f6afe0;  1 drivers
v0000016174f13d50_0 .net *"_ivl_8", 0 0, L_0000016174f6b050;  1 drivers
S_0000016174f10ed0 .scope generate, "genblk1[1]" "genblk1[1]" 3 70, 3 70 0, S_0000016174f116a0;
 .timescale -9 -9;
P_0000016174db0340 .param/l "j" 0 3 70, +C4<01>;
L_0000016174f1cc80 .part L_0000016174f1c500, 1, 1;
L_0000016174f1cfa0 .part L_0000016174f1b740, 1, 1;
L_0000016174f1d860 .part L_0000016174f1cd20, 0, 1;
S_0000016174f11060 .scope module, "fa" "full_adder_1bit" 3 71, 3 1 0, S_0000016174f10ed0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000016174f6c140 .functor XOR 1, L_0000016174f1cc80, L_0000016174f1cfa0, C4<0>, C4<0>;
L_0000016174f6bf10 .functor XOR 1, L_0000016174f6c140, L_0000016174f1d860, C4<0>, C4<0>;
L_0000016174f6c1b0 .functor AND 1, L_0000016174f1cc80, L_0000016174f1cfa0, C4<1>, C4<1>;
L_0000016174f6bc00 .functor AND 1, L_0000016174f1cfa0, L_0000016174f1d860, C4<1>, C4<1>;
L_0000016174f6b3b0 .functor OR 1, L_0000016174f6c1b0, L_0000016174f6bc00, C4<0>, C4<0>;
L_0000016174f6bd50 .functor AND 1, L_0000016174f1cc80, L_0000016174f1d860, C4<1>, C4<1>;
L_0000016174f6b7a0 .functor OR 1, L_0000016174f6b3b0, L_0000016174f6bd50, C4<0>, C4<0>;
v0000016174f12450_0 .net "A", 0 0, L_0000016174f1cc80;  1 drivers
v0000016174f130d0_0 .net "B", 0 0, L_0000016174f1cfa0;  1 drivers
v0000016174f12f90_0 .net "Cin", 0 0, L_0000016174f1d860;  1 drivers
v0000016174f13170_0 .net "Cout", 0 0, L_0000016174f6b7a0;  1 drivers
v0000016174f14390_0 .net "Sum", 0 0, L_0000016174f6bf10;  1 drivers
v0000016174f144d0_0 .net *"_ivl_0", 0 0, L_0000016174f6c140;  1 drivers
v0000016174f12810_0 .net *"_ivl_10", 0 0, L_0000016174f6bd50;  1 drivers
v0000016174f14750_0 .net *"_ivl_4", 0 0, L_0000016174f6c1b0;  1 drivers
v0000016174f137b0_0 .net *"_ivl_6", 0 0, L_0000016174f6bc00;  1 drivers
v0000016174f13e90_0 .net *"_ivl_8", 0 0, L_0000016174f6b3b0;  1 drivers
S_0000016174f11380 .scope generate, "genblk1[2]" "genblk1[2]" 3 70, 3 70 0, S_0000016174f116a0;
 .timescale -9 -9;
P_0000016174db0400 .param/l "j" 0 3 70, +C4<010>;
L_0000016174f1d360 .part L_0000016174f1c500, 2, 1;
L_0000016174f1dd60 .part L_0000016174f1b740, 2, 1;
L_0000016174f1d720 .part L_0000016174f1cd20, 1, 1;
S_0000016174f19090 .scope module, "fa" "full_adder_1bit" 3 71, 3 1 0, S_0000016174f11380;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000016174f6bdc0 .functor XOR 1, L_0000016174f1d360, L_0000016174f1dd60, C4<0>, C4<0>;
L_0000016174f6b2d0 .functor XOR 1, L_0000016174f6bdc0, L_0000016174f1d720, C4<0>, C4<0>;
L_0000016174f6b340 .functor AND 1, L_0000016174f1d360, L_0000016174f1dd60, C4<1>, C4<1>;
L_0000016174f6b730 .functor AND 1, L_0000016174f1dd60, L_0000016174f1d720, C4<1>, C4<1>;
L_0000016174f6b420 .functor OR 1, L_0000016174f6b340, L_0000016174f6b730, C4<0>, C4<0>;
L_0000016174f6bf80 .functor AND 1, L_0000016174f1d360, L_0000016174f1d720, C4<1>, C4<1>;
L_0000016174f6b490 .functor OR 1, L_0000016174f6b420, L_0000016174f6bf80, C4<0>, C4<0>;
v0000016174f13b70_0 .net "A", 0 0, L_0000016174f1d360;  1 drivers
v0000016174f13710_0 .net "B", 0 0, L_0000016174f1dd60;  1 drivers
v0000016174f13850_0 .net "Cin", 0 0, L_0000016174f1d720;  1 drivers
v0000016174f12c70_0 .net "Cout", 0 0, L_0000016174f6b490;  1 drivers
v0000016174f14890_0 .net "Sum", 0 0, L_0000016174f6b2d0;  1 drivers
v0000016174f142f0_0 .net *"_ivl_0", 0 0, L_0000016174f6bdc0;  1 drivers
v0000016174f149d0_0 .net *"_ivl_10", 0 0, L_0000016174f6bf80;  1 drivers
v0000016174f126d0_0 .net *"_ivl_4", 0 0, L_0000016174f6b340;  1 drivers
v0000016174f12d10_0 .net *"_ivl_6", 0 0, L_0000016174f6b730;  1 drivers
v0000016174f124f0_0 .net *"_ivl_8", 0 0, L_0000016174f6b420;  1 drivers
S_0000016174f185a0 .scope generate, "genblk1[3]" "genblk1[3]" 3 70, 3 70 0, S_0000016174f116a0;
 .timescale -9 -9;
P_0000016174db0000 .param/l "j" 0 3 70, +C4<011>;
L_0000016174f1d040 .part L_0000016174f1c500, 3, 1;
L_0000016174f1dae0 .part L_0000016174f1b740, 3, 1;
L_0000016174f1d220 .part L_0000016174f1cd20, 2, 1;
S_0000016174f18280 .scope module, "fa" "full_adder_1bit" 3 71, 3 1 0, S_0000016174f185a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000016174f6b810 .functor XOR 1, L_0000016174f1d040, L_0000016174f1dae0, C4<0>, C4<0>;
L_0000016174f6b960 .functor XOR 1, L_0000016174f6b810, L_0000016174f1d220, C4<0>, C4<0>;
L_0000016174f6b500 .functor AND 1, L_0000016174f1d040, L_0000016174f1dae0, C4<1>, C4<1>;
L_0000016174f6b570 .functor AND 1, L_0000016174f1dae0, L_0000016174f1d220, C4<1>, C4<1>;
L_0000016174f6b5e0 .functor OR 1, L_0000016174f6b500, L_0000016174f6b570, C4<0>, C4<0>;
L_0000016174f6bc70 .functor AND 1, L_0000016174f1d040, L_0000016174f1d220, C4<1>, C4<1>;
L_0000016174f6bce0 .functor OR 1, L_0000016174f6b5e0, L_0000016174f6bc70, C4<0>, C4<0>;
v0000016174f13030_0 .net "A", 0 0, L_0000016174f1d040;  1 drivers
v0000016174f13210_0 .net "B", 0 0, L_0000016174f1dae0;  1 drivers
v0000016174f14930_0 .net "Cin", 0 0, L_0000016174f1d220;  1 drivers
v0000016174f141b0_0 .net "Cout", 0 0, L_0000016174f6bce0;  1 drivers
v0000016174f132b0_0 .net "Sum", 0 0, L_0000016174f6b960;  1 drivers
v0000016174f13df0_0 .net *"_ivl_0", 0 0, L_0000016174f6b810;  1 drivers
v0000016174f12590_0 .net *"_ivl_10", 0 0, L_0000016174f6bc70;  1 drivers
v0000016174f13350_0 .net *"_ivl_4", 0 0, L_0000016174f6b500;  1 drivers
v0000016174f14110_0 .net *"_ivl_6", 0 0, L_0000016174f6b570;  1 drivers
v0000016174f12db0_0 .net *"_ivl_8", 0 0, L_0000016174f6b5e0;  1 drivers
S_0000016174f18730 .scope generate, "genblk1[4]" "genblk1[4]" 3 70, 3 70 0, S_0000016174f116a0;
 .timescale -9 -9;
P_0000016174db0dc0 .param/l "j" 0 3 70, +C4<0100>;
L_0000016174f1d2c0 .part L_0000016174f1cd20, 3, 1;
S_0000016174f19ea0 .scope module, "fa" "full_adder_1bit" 3 71, 3 1 0, S_0000016174f18730;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000016174f1e9a8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
L_0000016174f1e9f0 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
L_0000016174f6be30 .functor XOR 1, L_0000016174f1e9a8, L_0000016174f1e9f0, C4<0>, C4<0>;
L_0000016174f6b9d0 .functor XOR 1, L_0000016174f6be30, L_0000016174f1d2c0, C4<0>, C4<0>;
L_0000016174f6b650 .functor AND 1, L_0000016174f1e9a8, L_0000016174f1e9f0, C4<1>, C4<1>;
L_0000016174f6b880 .functor AND 1, L_0000016174f1e9f0, L_0000016174f1d2c0, C4<1>, C4<1>;
L_0000016174f6b6c0 .functor OR 1, L_0000016174f6b650, L_0000016174f6b880, C4<0>, C4<0>;
L_0000016174f6b8f0 .functor AND 1, L_0000016174f1e9a8, L_0000016174f1d2c0, C4<1>, C4<1>;
L_0000016174f6bea0 .functor OR 1, L_0000016174f6b6c0, L_0000016174f6b8f0, C4<0>, C4<0>;
v0000016174f133f0_0 .net "A", 0 0, L_0000016174f1e9a8;  1 drivers
v0000016174f14610_0 .net "B", 0 0, L_0000016174f1e9f0;  1 drivers
v0000016174f14070_0 .net "Cin", 0 0, L_0000016174f1d2c0;  1 drivers
v0000016174f12630_0 .net "Cout", 0 0, L_0000016174f6bea0;  1 drivers
v0000016174f12950_0 .net "Sum", 0 0, L_0000016174f6b9d0;  1 drivers
v0000016174f13f30_0 .net *"_ivl_0", 0 0, L_0000016174f6be30;  1 drivers
v0000016174f146b0_0 .net *"_ivl_10", 0 0, L_0000016174f6b8f0;  1 drivers
v0000016174f12770_0 .net *"_ivl_4", 0 0, L_0000016174f6b650;  1 drivers
v0000016174f13990_0 .net *"_ivl_6", 0 0, L_0000016174f6b880;  1 drivers
v0000016174f128b0_0 .net *"_ivl_8", 0 0, L_0000016174f6b6c0;  1 drivers
S_0000016174f19b80 .scope generate, "genblk1[5]" "genblk1[5]" 3 70, 3 70 0, S_0000016174f116a0;
 .timescale -9 -9;
P_0000016174db0740 .param/l "j" 0 3 70, +C4<0101>;
L_0000016174f1caa0 .part L_0000016174f1cd20, 4, 1;
S_0000016174f18410 .scope module, "fa" "full_adder_1bit" 3 71, 3 1 0, S_0000016174f19b80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000016174f1ea38 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
L_0000016174f1ea80 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
L_0000016174f6bff0 .functor XOR 1, L_0000016174f1ea38, L_0000016174f1ea80, C4<0>, C4<0>;
L_0000016174f6c060 .functor XOR 1, L_0000016174f6bff0, L_0000016174f1caa0, C4<0>, C4<0>;
L_0000016174f6c0d0 .functor AND 1, L_0000016174f1ea38, L_0000016174f1ea80, C4<1>, C4<1>;
L_0000016174f6ba40 .functor AND 1, L_0000016174f1ea80, L_0000016174f1caa0, C4<1>, C4<1>;
L_0000016174f6bab0 .functor OR 1, L_0000016174f6c0d0, L_0000016174f6ba40, C4<0>, C4<0>;
L_0000016174f6bb20 .functor AND 1, L_0000016174f1ea38, L_0000016174f1caa0, C4<1>, C4<1>;
L_0000016174f6bb90 .functor OR 1, L_0000016174f6bab0, L_0000016174f6bb20, C4<0>, C4<0>;
v0000016174f129f0_0 .net "A", 0 0, L_0000016174f1ea38;  1 drivers
v0000016174f13a30_0 .net "B", 0 0, L_0000016174f1ea80;  1 drivers
v0000016174f13ad0_0 .net "Cin", 0 0, L_0000016174f1caa0;  1 drivers
v0000016174f13c10_0 .net "Cout", 0 0, L_0000016174f6bb90;  1 drivers
v0000016174f13cb0_0 .net "Sum", 0 0, L_0000016174f6c060;  1 drivers
v0000016174f15790_0 .net *"_ivl_0", 0 0, L_0000016174f6bff0;  1 drivers
v0000016174f14ed0_0 .net *"_ivl_10", 0 0, L_0000016174f6bb20;  1 drivers
v0000016174f151f0_0 .net *"_ivl_4", 0 0, L_0000016174f6c0d0;  1 drivers
v0000016174f15290_0 .net *"_ivl_6", 0 0, L_0000016174f6ba40;  1 drivers
v0000016174f14a70_0 .net *"_ivl_8", 0 0, L_0000016174f6bab0;  1 drivers
S_0000016174f19d10 .scope generate, "genblk1[6]" "genblk1[6]" 3 70, 3 70 0, S_0000016174f116a0;
 .timescale -9 -9;
P_0000016174db04c0 .param/l "j" 0 3 70, +C4<0110>;
L_0000016174f1d900 .part L_0000016174f1cd20, 5, 1;
S_0000016174f188c0 .scope module, "fa" "full_adder_1bit" 3 71, 3 1 0, S_0000016174f19d10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000016174f1eac8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
L_0000016174f1eb10 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
L_0000016174f6dfc0 .functor XOR 1, L_0000016174f1eac8, L_0000016174f1eb10, C4<0>, C4<0>;
L_0000016174f6e030 .functor XOR 1, L_0000016174f6dfc0, L_0000016174f1d900, C4<0>, C4<0>;
L_0000016174f6e0a0 .functor AND 1, L_0000016174f1eac8, L_0000016174f1eb10, C4<1>, C4<1>;
L_0000016174f6e110 .functor AND 1, L_0000016174f1eb10, L_0000016174f1d900, C4<1>, C4<1>;
L_0000016174f6e1f0 .functor OR 1, L_0000016174f6e0a0, L_0000016174f6e110, C4<0>, C4<0>;
L_0000016174f6e180 .functor AND 1, L_0000016174f1eac8, L_0000016174f1d900, C4<1>, C4<1>;
L_0000016174f6dee0 .functor OR 1, L_0000016174f6e1f0, L_0000016174f6e180, C4<0>, C4<0>;
v0000016174f15650_0 .net "A", 0 0, L_0000016174f1eac8;  1 drivers
v0000016174f14e30_0 .net "B", 0 0, L_0000016174f1eb10;  1 drivers
v0000016174f15330_0 .net "Cin", 0 0, L_0000016174f1d900;  1 drivers
v0000016174f15010_0 .net "Cout", 0 0, L_0000016174f6dee0;  1 drivers
v0000016174f15f10_0 .net "Sum", 0 0, L_0000016174f6e030;  1 drivers
v0000016174f15510_0 .net *"_ivl_0", 0 0, L_0000016174f6dfc0;  1 drivers
v0000016174f15a10_0 .net *"_ivl_10", 0 0, L_0000016174f6e180;  1 drivers
v0000016174f14c50_0 .net *"_ivl_4", 0 0, L_0000016174f6e0a0;  1 drivers
v0000016174f16050_0 .net *"_ivl_6", 0 0, L_0000016174f6e110;  1 drivers
v0000016174f15fb0_0 .net *"_ivl_8", 0 0, L_0000016174f6e1f0;  1 drivers
S_0000016174f18a50 .scope generate, "genblk1[7]" "genblk1[7]" 3 70, 3 70 0, S_0000016174f116a0;
 .timescale -9 -9;
P_0000016174db05c0 .param/l "j" 0 3 70, +C4<0111>;
L_0000016174f1ce60 .part L_0000016174f1cd20, 6, 1;
LS_0000016174f1cd20_0_0 .concat8 [ 1 1 1 1], L_0000016174f6ae90, L_0000016174f6bf10, L_0000016174f6b2d0, L_0000016174f6b960;
LS_0000016174f1cd20_0_4 .concat8 [ 1 1 1 1], L_0000016174f6b9d0, L_0000016174f6c060, L_0000016174f6e030, L_0000016174f6d380;
L_0000016174f1cd20 .concat8 [ 4 4 0 0], LS_0000016174f1cd20_0_0, LS_0000016174f1cd20_0_4;
S_0000016174f196d0 .scope module, "fa" "full_adder_1bit" 3 71, 3 1 0, S_0000016174f18a50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000016174f1eb58 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
L_0000016174f1eba0 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
L_0000016174f6df50 .functor XOR 1, L_0000016174f1eb58, L_0000016174f1eba0, C4<0>, C4<0>;
L_0000016174f6d380 .functor XOR 1, L_0000016174f6df50, L_0000016174f1ce60, C4<0>, C4<0>;
L_0000016174f6cc10 .functor AND 1, L_0000016174f1eb58, L_0000016174f1eba0, C4<1>, C4<1>;
L_0000016174f6da80 .functor AND 1, L_0000016174f1eba0, L_0000016174f1ce60, C4<1>, C4<1>;
L_0000016174f6d8c0 .functor OR 1, L_0000016174f6cc10, L_0000016174f6da80, C4<0>, C4<0>;
L_0000016174f6c580 .functor AND 1, L_0000016174f1eb58, L_0000016174f1ce60, C4<1>, C4<1>;
L_0000016174f6d5b0 .functor OR 1, L_0000016174f6d8c0, L_0000016174f6c580, C4<0>, C4<0>;
v0000016174f14b10_0 .net "A", 0 0, L_0000016174f1eb58;  1 drivers
v0000016174f160f0_0 .net "B", 0 0, L_0000016174f1eba0;  1 drivers
v0000016174f14bb0_0 .net "Cin", 0 0, L_0000016174f1ce60;  1 drivers
v0000016174f15b50_0 .net "Cout", 0 0, L_0000016174f6d5b0;  1 drivers
v0000016174f150b0_0 .net "Sum", 0 0, L_0000016174f6d380;  1 drivers
v0000016174f15c90_0 .net *"_ivl_0", 0 0, L_0000016174f6df50;  1 drivers
v0000016174f14cf0_0 .net *"_ivl_10", 0 0, L_0000016174f6c580;  1 drivers
v0000016174f14d90_0 .net *"_ivl_4", 0 0, L_0000016174f6cc10;  1 drivers
v0000016174f158d0_0 .net *"_ivl_6", 0 0, L_0000016174f6da80;  1 drivers
v0000016174f156f0_0 .net *"_ivl_8", 0 0, L_0000016174f6d8c0;  1 drivers
    .scope S_0000016174d3f6f0;
T_0 ;
    %vpi_call 2 19 "$display", "Testing 4-bit Multiplier" {0 0 0};
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000016174f15ab0_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000016174f15bf0_0, 0, 4;
    %delay 10, 0;
    %vpi_call 2 25 "$display", "A * B = %d", v0000016174f15dd0_0 {0 0 0};
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0000016174f15ab0_0, 0, 4;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0000016174f15bf0_0, 0, 4;
    %delay 10, 0;
    %vpi_call 2 30 "$display", "A * B = %d", v0000016174f15dd0_0 {0 0 0};
    %vpi_call 2 34 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "4bitmultiply_tb.v";
    "./4bitmultiply.v";
