********************************************************************************
* File: sm046005-1f.hspice
* Library file for Star-HSPICE Level 53 (99.2 Release)
*
********************************************************************************
* CHARTERED SEMICONDUCTOR MANUFACTURING LTD 
*
* Doc #        : YI-046-SM005
* Revision     : 1F 
* Process name : 0.35UM 3.3V/5V DUAL GATE SALICIDE ANALOG PROCESS WITH PLDD
*                (Fab 2)
* Process ID   : 2A323-F5A-5TA
*
* Wafer tested : Lot# 2XZV51048.1 wf#03 for 3.3V/5.0V NMOS and PMOS models
*                Lot# 2XZV51048.1 wf#03 for 3.3V/5.0V N+/Psub & P+/Nwell diode
*                                       models. 
*                Lot# 2XZY24019.1 wf#03 for ESD N+/Psub(3.3V & 5.0V) diode
*                                       models and Nwell/Psub diode model.
*                Lot# 2XZY24019.1 wf#03 for BJT models.
*                Lot# 2XZV25130.1 wf#01 for resistor models except nwell
*                Lot# 2XZV15229.1 wf#13 for nwell resistor model.
*                Lot# 2XZT43054.8 wf#10 for PIP Capacitor model.   
* 
*
*
* Last Modified: 28 May 2004 by LGH
*
*
* Models included in this release :
*
* Model Name      Description
* nmos_3p3        BSIM3v3 model for thin gate 3.3V NMOS
* pmos_3p3        BSIM3v3 model for thin gate 3.3V PMOS
* nmos_5p0        BSIM3v3 model for thick gate 5.0V NMO
* pmos_5p0        BSIM3v3 model for thick gate 5.0V PMOS
*
* vpnp_2x2        GP model for VPNP with emitter size of 2um x 2um
* vpnp_5x5        GP model for VPNP with emitter size of 5um x 5um
* vpnp_10x10      GP model for VPNP with emitter size of 10um x 10um
* lpnp_3p3_1x1    GP model for LPNP with emitter size of 1um x 1um
* lpnp_3p3_2x2    GP model for LPNP with emitter size of 2um x 2um
* lpnp_3p3_5x5    GP model for LPNP with emitter size of 5um x 5um
* lpnp_3p3_10x10  GP model for LPNP with emitter size of 10um x 10um
*
* np_3p3          Model for thin gate N+/Psub diode
* pn_3p3          Model for thin gate P+/Nwell diode
* np_5p0          Model for thick gate N+/Psub diode
* pn_5p0          Model for thick gate P+/Nwell diode
* nwp             Model for Nwell/Psub diode
* np_3p3_esd      Model for ESD thin gate N+/Psub diode
* np_5p0_esd      Model for ESD thick gate N+/Psub diode
*
* nplus_u         3-T Model for unsalicided N+ resistor
* pplus_u         3-T Model for unsalicided P+ resistor
* nwell           3-T Model for Nwell resistor
* npolyf_u        3-T Model for unsalicided Poly2 resistor
* npolyf_u_1k     3-T Model for 1K Poly2 resistor
* rm1             2-T Model for metal1 resistor
*
* pip             Model for PIP capacitor
*
*
* Disclaimer for Resistor Model
* 
* This resistor model was generated based on resistor characterization (CZ) report 
* (R-EZ-ER-380 ver 1E). The user is required to follow the instruction on the usage 
* and limitations of the model given in CZ report.Every resistor type and various 
* parameters extracted are based on a set of resistor dimensions. Therefore user should
* take note of this and use his/her judgement in extending them beyound their verified 
* range Also to be noted that VCR values are set to zero by default in this model. 
* If need arises, please refer to the document containing VCR tables in the lotus notes
* or CZ  for voltage coefficients of resistor r_vc1 and r_vc2.
*
********************************************************************************
* Revision History:
* Rev 1F.  Released on 28 May 2004 by LGH
*         1. Fixed a bug in p plus resistor model named pplus_u;
*                 Corrected polarity of parasitic diode components in the subcircuit model.
*         2. Changed 1K Poly2 resistor name as npolyf_u_1k, following Device
*            Naming Convention, EDA-CAD-000-GS002.
*
* Rev 1E.  Released on 27 February 2004 by LGH.  
*          Updated BJT GDS files to follow design rule YI-046-DR002
*
* Rev 1D.  Released on 8 October 2003 by LGH.  
*          Updated resistor models based on characterization report
*          R-EZ-ER-380 Rev 1E. 
*
* Rev 1C.  Released on 15 July 2003 by LGH.  
*         1. Minor bugs in the model file are fixed.
*            For PIP capacitor, Capacitance expression is changed from
*                CPIP_cao 1 2 POLY CPIP_c0 CPIP_c1 CPIP_c2
*            to
*                CPIP_cap 1 2 c='CPIP_c0*(1+CPIP_vcr1*v(1,2) ... ',
*
*            for nwell, np_3p3_esd and np_5p0_esd diode model, 
*            ibv value is changed to 1E-3 from 1E-6, and 
*
*            for rm1 resistor, Parameter name, Tnom in Hspice model file
*            is changed to Tref.
*
*         2. Voltage coefficients of resistor models are set to zero,
*            since values of last version models were valid to limited sizes.
*
*         3. Device model names are changed following to Chartered's Device 
*            Naming Convention, EDA-CAD-000-GS002 Rev1B. 
*
* Summary of the model name change from rev. 1b to 1c.
*
* Rev 1B        Rev 1C          Description
* nmos_tn       nmos_3p3        BSIM3v3 model for thin gate 3.3V NMOS
* pmos_tn       pmos_3p3        BSIM3v3 model for thin gate 3.3V PMOS
* nmos_tk       nmos_5p0        BSIM3v3 model for thick gate 5.0V NMOS
* pmos_tk       pmos_5p0        BSIM3v3 model for thick gate 5.0V PMOS
* vpnp2x2       vpnp_2x2        GP model for vertical PNP with emitter size of 2um x 2um
* vpnp5x5       vpnp_5x5        GP model for vertical PNP with emitter size of 5um x 5um
* vpnp10x10     vpnp_10x10      GP model for vertical PNP with emitter size of 10um x 10um
* lpnp1x1       lpnp_1x1        GP model for thin gate lateral PNP with emitter size of 1um x 1um and base width of 0.35um
* lpnp2x2       lpnp_2x2        GP model for thin gate lateral PNP with emitter size of 2um x 2um and base width of 0.35um
* lpnp5x5       lpnp_5x5        GP model for thin gate lateral PNP with emitter size of 5um x 5um and base width of 0.35um
* lpnp10x10     lpnp_10x10      GP model for thin gate lateral PNP with emitter size of 10um x 10um and base width of 0.35um
* np_tn         np_3p3          Model for thin gate N+/Psub diode
* pn_tn         pn_3p3          Model for thin gate P+/Nwell diode
* np_tk         np_5p0          Model for thick gate N+/Psub diode
* pn_tk         pn_5p0          Model for thick gate P+/Nwell diode
* nwp           nwp             Model for Nwell/Psub diode
* ESD_np_tn     np_3p3_esd      Model for ESD thin gate N+/Psub diode
* ESD_np_tk     np_5p0_esd      Model for ESD thick gate N+/Psub diode
* nplus_sb      nplus_u         3 Terminal Model for unsalicided N+ resistor
* pplus_sb      pplus_u         3 Terminal Model for unsalicided P+ resistor
* nwell         nwell           3 Terminal Model for Nwell resistor
* poly_sb       npolyf_u        3 Terminal Model for unsalicided Poly2 resistor
* rm1           rm1             2 Terminal Model for metal1 resistor
* poly_1k       npoly_u_1k      3 Terminal Model for 1K Poly2 resistor
* pip           pip             Model for PIP capacitor
*
*
* Rev 1B.  Released on 18 Febraury 2003 by LGH.  
*         1. LPNP models and GDS files are added. Raw data are measured from Lot# 2XZY24019.1 wfr#03.
*         2. Device model name is changed following to Chartered's Device Naming Convention. 
*
* Summary of the model name change from rev. 1a to 1b.
*
* Rev 1A        Rev 1B          Description
* tn-nmos       nmos_tn         BSIM3v3 model for thin gate 3.3V NMOS
* tn-pmos       pmos_tn         BSIM3v3 model for thin gate 3.3V PMOS
* tk-nmos       nmos_tk         BSIM3v3 model for thick gate 5.0V NMOS
* tk-pmos       pmos_tk         BSIM3v3 model for thick gate 5.0V PMOS
* tn_np         np_tn           Diode model for N+/Psub diode  (from thin gate pattern)
* tn_pn         pn_tn           Diode model for P+/Nwell diode (from thin gate pattern)
* tk_np         np_tk           Diode model for N+/Psub diode  (from thick gate pattern)
* tk_pn         pn_tk           Diode model for P+/Nwell diode (from thick gate pattern)
* nw_p          nwp             Diode model for Nwell/Psub diode
* ESD_tn_np     ESD_np_tn       Diode model for ESD N+/Psub diode  (from thin gate pattern)
* ESD_tk_np     ESD_np_tk       Diode model for ESD N+/Psub diode  (from thick gate pattern)
* nplus_res     nplus_sb        Resistor model for unsalicided N+ resistor
* pplus_res     pplus_sb        Resistor model for unsalicided P+ resistor
* nwell_res     nwell           Resistor model for Nwell resistor
* poly_res      poly_sb         Resistor model for unsalicided Poly2 resistor
* metal1        rm1             Resistor model for metal1 resistor
* r1k_res       poly_1k         Resistor model for 1K Poly2 resistor
* CPIP_035      pip             Capacitor model for PIP capacitor
*
*
* Rev 1A: Released on the 6th of Nov, 2002 by Lin H/Jia TL/XIAO H/BHAT GA.
*       1. Global BSIM3V3.2 MOSFET model, VPNP model, Diode model, Resistor
*          model and PIP Capacitor model are released.
*
*          Lot# 2XZV51048.1 wf#03 for 3.3V/5.0V NMOS and PMOS models
*          Lot# 2XZV51048.1 wf#03 for 3.3V/5.0V N+/Psub & P+/Nwell diode models.
*          Lot# 2XZY24019.1 wf#03 for ESD N+/Psub(3.3V & 5.0V) diode models
*                                 and Nwell/Psub diode model.
*          Lot# 2XZY24019.1 wf#03 for VPNP models.
*          Lot# 2XZY24019.1 wf#03 for resistor models except poly2 1k resistor.
*          Lot# 2PLV46377.2 wf#09 for poly2 1k resistor model.
*          Lot# 2XZT43054.8 wf#10 for PIP Capacitor model.
*
********************************************************************************
*
.lib typical
.prot
.lib 'sm046005-1f.hspice' rc
.lib 'sm046005-1f.hspice' sigma
.lib 'sm046005-1f.hspice' NT
.lib 'sm046005-1f.hspice' PT
.lib 'sm046005-1f.hspice' device
.unprot
.endl
*
.lib ss
.prot
.lib 'sm046005-1f.hspice' rc
.lib 'sm046005-1f.hspice' sigma
.lib 'sm046005-1f.hspice' NS
.lib 'sm046005-1f.hspice' PS
.lib 'sm046005-1f.hspice' device
.unprot
.endl
*
.lib ff
.prot
.lib 'sm046005-1f.hspice' rc
.lib 'sm046005-1f.hspice' sigma
.lib 'sm046005-1f.hspice' NF
.lib 'sm046005-1f.hspice' PF
.lib 'sm046005-1f.hspice' device
.unprot
.endl
*
.lib sf
.prot
.lib 'sm046005-1f.hspice' rc
.lib 'sm046005-1f.hspice' sigma
.lib 'sm046005-1f.hspice' NSF
.lib 'sm046005-1f.hspice' PSF
.lib 'sm046005-1f.hspice' device
.unprot
.endl
*
.lib fs
.prot
.lib 'sm046005-1f.hspice' rc
.lib 'sm046005-1f.hspice' sigma
.lib 'sm046005-1f.hspice' NFS
.lib 'sm046005-1f.hspice' PFS
.lib 'sm046005-1f.hspice' device
.unprot
.endl
*
*

*
*
*==============================================================================*
*
* The values presented below are extracted parameters.
* And also the worst cases model is verified and optimized
* through actually measured 61-stages ring oscillator delay (inverter type).
*
.lib rc
*-------------------------------------------------------------------------------
.param
+ tox_n_tn= 7.69E-09    vtho_n_tn= 0.6053       lint_n_tn= 4.124E-08    wint_n_tn= 6.300E-08
+ tox_n_tk= 1.21E-08    vtho_n_tk= 0.674        lint_n_tk= 7.313E-08    wint_n_tk= 1.0775000E-07
+ cgdo_n_tn= 1.06E-10   cgso_n_tn= 1.06E-10     cgdo_n_tk= 7.85E-11     cgso_n_tk= 7.85E-11
+ tox_p_tn= 8.69E-09    vtho_p_tn= -0.845       lint_p_tn= -2.5226E-08  wint_p_tn= 4.990E-08
+ tox_p_tk= 1.33E-08    vtho_p_tk= -0.81225     lint_p_tk= -2.00E-08    wint_p_tk= 7.99E-08
+ cgdo_p_tn= 1.05E-10   cgso_p_tn= 1.05E-10     cgdo_p_tk= 1.15E-10     cgso_p_tk= 1.15E-10
*-------------------------------------------------------------------------------
.endl rc
*
*
* The below values are generated from the E-T distribution of each parameter.
.lib sigma
*-------------------------------------------------------------------------------
.param
+ sg_vthon_tn=+0.010057 sg_toxn_tn=0.8578E-10 sg_lintn_tn=0.4822E-8 sg_wintn_tn=0.6745E-8
+ sg_vthon_tk=+0.014118 sg_toxn_tk=2.0096E-10 sg_lintn_tk=0.8374E-8 sg_wintn_tk=0.9304E-8
+ sg_vthop_tn=-0.012953 sg_toxp_tn=0.8578E-10 sg_lintp_tn=1.3461E-8 sg_wintp_tn=1.7520E-8
+ sg_vthop_tk=-0.014706 sg_toxp_tk=2.0096E-10 sg_lintp_tk=1.3664E-8 sg_wintp_tk=2.8140E-8
*-------------------------------------------------------------------------------
.endl sigma
*
*
*==============================================================================*
*
.lib NT
*-----------------------------------------------------------------------------
.param
+ toxn_tn=tox_n_tn  vthon_tn=vtho_n_tn  lintn_tn=lint_n_tn  wintn_tn=wint_n_tn
+ toxn_tk=tox_n_tk  vthon_tk=vtho_n_tk  lintn_tk=lint_n_tk  wintn_tk=wint_n_tk
+ cgdon_tn=cgdo_n_tn     cgson_tn=cgso_n_tn      
+ cgdon_tk=cgdo_n_tk     cgson_tk=cgso_n_tk
*-----------------------------------------------------------------------------
.endl NT
*
.lib PT
*-----------------------------------------------------------------------------
.param
+ toxp_tn=tox_p_tn  vthop_tn=vtho_p_tn  lintp_tn=lint_p_tn  wintp_tn=wint_p_tn
+ toxp_tk=tox_p_tk  vthop_tk=vtho_p_tk  lintp_tk=lint_p_tk  wintp_tk=wint_p_tk
+ cgdop_tn=cgdo_p_tn     cgsop_tn=cgso_p_tn
+ cgdop_tk=cgdo_p_tk     cgsop_tk=cgso_p_tk
*-----------------------------------------------------------------------------
.endl PT
*
.lib NS
*---------------------------------------------------------------------------
.param
+ toxn_tn='tox_n_tn+4.0*sg_toxn_tn'     vthon_tn='vtho_n_tn+6.76*sg_vthon_tn'
+ lintn_tn='lint_n_tn-5.5*sg_lintn_tn'  wintn_tn='wint_n_tn+2.0*sg_wintn_tn'
+ toxn_tk='tox_n_tk+4.0*sg_toxn_tk'     vthon_tk='vtho_n_tk+6.5*sg_vthon_tk'
+ lintn_tk='lint_n_tk-4.0*sg_lintn_tk'  wintn_tk='wint_n_tk+1.5*sg_wintn_tk'
+ cgdon_tn='1.1*cgdo_n_tn'              cgson_tn='1.1*cgso_n_tn'
+ cgdon_tk='1.1*cgdo_n_tk'              cgson_tk='1.1*cgso_n_tk'
*---------------------------------------------------------------------------
.endl NS
*
.lib PS
*----------------------------------------------------------------------------
.param
+ toxp_tn='tox_p_tn+4.0*sg_toxp_tn'     vthop_tn='vtho_p_tn+5.0*sg_vthop_tn'
+ lintp_tn='lint_p_tn-2.7*sg_lintp_tn'  wintp_tn='wint_p_tn+0.8*sg_wintp_tn'
+ toxp_tk='tox_p_tk+4.0*sg_toxp_tk'     vthop_tk='vtho_p_tk+6.0*sg_vthop_tk'
+ lintp_tk='lint_p_tk-3.3*sg_lintp_tk'  wintp_tk='wint_p_tk+0.55*sg_wintp_tk'
+ cgdop_tn='1.1*cgdo_p_tn'              cgsop_tn='1.1*cgso_p_tn'
+ cgdop_tk='1.1*cgdo_p_tk'              cgsop_tk='1.1*cgso_p_tk'
*----------------------------------------------------------------------------
.endl PS
*
.lib NF
*---------------------------------------------------------------------------
.param
+ toxn_tn='tox_n_tn-4.0*sg_toxn_tn'     vthon_tn='vtho_n_tn-8.65*sg_vthon_tn'
+ lintn_tn='lint_n_tn+3.2*sg_lintn_tn'  wintn_tn='wint_n_tn-1.1*sg_wintn_tn'
+ toxn_tk='tox_n_tk-4.0*sg_toxn_tk'     vthon_tk='vtho_n_tk-5.0*sg_vthon_tk'
+ lintn_tk='lint_n_tk+5.0*sg_lintn_tk'  wintn_tk='wint_n_tk-1.5*sg_wintn_tk'
+ cgdon_tn='0.9*cgdo_n_tn'              cgson_tn='0.9*cgso_n_tn'
+ cgdon_tk='0.9*cgdo_n_tk'              cgson_tk='0.9*cgso_n_tk'
*---------------------------------------------------------------------------
.endl NF
*
.lib PF
*---------------------------------------------------------------------------
.param
+ toxp_tn='tox_p_tn-4.0*sg_toxp_tn'     vthop_tn='vtho_p_tn-6.0*sg_vthop_tn'
+ lintp_tn='lint_p_tn+1.5*sg_lintp_tn'  wintp_tn='wint_p_tn-0.6*sg_wintp_tn'
+ toxp_tk='tox_p_tk-4.0*sg_toxp_tk'     vthop_tk='vtho_p_tk-6.0*sg_vthop_tk'
+ lintp_tk='lint_p_tk+2.4*sg_lintp_tk'  wintp_tk='wint_p_tk-0.4*sg_wintp_tk'
+ cgdop_tn='0.9*cgdo_p_tn'              cgsop_tn='0.9*cgso_p_tn'
+ cgdop_tk='0.9*cgdo_p_tk'              cgsop_tk='0.9*cgso_p_tk'
*----------------------------------------------------------------------------
.endl PF
*
.lib NSF
*---------------------------------------------------------------------------
.param
+ toxn_tn=tox_n_tn                      vthon_tn='vtho_n_tn+6.76*sg_vthon_tn'
+ lintn_tn=lint_n_tn                    wintn_tn=wint_n_tn
+ toxn_tk=tox_n_tk                      vthon_tk='vtho_n_tk+6.5*sg_vthon_tk'
+ lintn_tk=lint_n_tk                    wintn_tk=wint_n_tk
+ cgdon_tn='1.1*cgdo_n_tn'              cgson_tn='1.1*cgso_n_tn'
+ cgdon_tk='1.1*cgdo_n_tk'              cgson_tk='1.1*cgso_n_tk'
*---------------------------------------------------------------------------
.endl NSF
*
.lib PSF
*---------------------------------------------------------------------------
.param
+ toxp_tn=tox_p_tn                      vthop_tn='vtho_p_tn-6.0*sg_vthop_tn'
+ lintp_tn=lint_p_tn                    wintp_tn=wint_p_tn
+ toxp_tk=tox_p_tk                      vthop_tk='vtho_p_tk-6.0*sg_vthop_tk'
+ lintp_tk=lint_p_tk                    wintp_tk=wint_p_tk
+ cgdop_tn='0.9*cgdo_p_tn'              cgsop_tn='0.9*cgso_p_tn'
+ cgdop_tk='0.9*cgdo_p_tk'              cgsop_tk='0.9*cgso_p_tk'
*----------------------------------------------------------------------------
.endl PSF
*
.lib NFS
*---------------------------------------------------------------------------
.param
+ toxn_tn=tox_n_tn                      vthon_tn='vtho_n_tn-8.65*sg_vthon_tn'
+ lintn_tn=lint_n_tn                    wintn_tn=wint_n_tn
+ toxn_tk=tox_n_tk                      vthon_tk='vtho_n_tk-5.0*sg_vthon_tk'
+ lintn_tk=lint_n_tk                    wintn_tk=wint_n_tk
+ cgdon_tn='0.9*cgdo_n_tn'              cgson_tn='0.9*cgso_n_tn'
+ cgdon_tk='0.9*cgdo_n_tk'              cgson_tk='0.9*cgso_n_tk'
*---------------------------------------------------------------------------
.endl NFS
*
.lib PFS
*---------------------------------------------------------------------------
.param
+ toxp_tn=tox_p_tn                      vthop_tn='vtho_p_tn+5.0*sg_vthop_tn'
+ lintp_tn=lint_p_tn                    wintp_tn=wint_p_tn
+ toxp_tk=tox_p_tk                      vthop_tk='vtho_p_tk+6.0*sg_vthop_tk'
+ lintp_tk=lint_p_tk                    wintp_tk=wint_p_tk
+ cgdop_tn='1.1*cgdo_p_tn'              cgsop_tn='1.1*cgso_p_tn'
+ cgdop_tk='1.1*cgdo_p_tk'              cgsop_tk='1.1*cgso_p_tk'
*----------------------------------------------------------------------------
.endl PFS
*
*
*==============================================================================*
*
*
.lib device
**============================================================================**
* 0.35um Logic Salicide Dual-gate Process with PLDD structure - THICK gate nMOS transistor

*
*-------------------------------------------------------------------------------
* 0.35um Logic Salicide Dual-gate Process with PLDD structure - THIN gate pMOS transistor
.model pmos_3p3 PMOS
+Level= 53
*
* GENERAL PARAMETERS
*
*+lmin=3.5e-7 lmax=1.0e-5 wmin=4.0e-7 wmax=2.0e-5
+Tnom=25.0
+version =3.2  hspver=98.2  paramchk=1
*+Tox= 8.69E-09
*+Toxm= 8.69E-09
+Tox= toxp_tn
+Toxm= toxp_tn
+Xj= 1.0000000E-07 
+Nch= 6.9300000E+16 
+lln= 1.0000000
+lwn= 0.9690366
+wln= 1.1131999
+wwn= 0.1000000
*+lint= -2.5225001E-08
+lint= lintp_tn
+ll= 0.00
+lw= -3.5000000E-15
+lwl= 2.5025000E-20
*+wint= 4.9900000E-08
+wint= wintp_tn
+wl= 5.4900000E-14
+ww= -3.7500000E-09
+wwl= -1.2000000E-14
+Mobmod=  1
+binunit= 2
+Dwg= -2.0000000E-08 
+Dwb= 0.00 wDwb= 6.0000000E-15 pDwb= -5.0000000E-22 
* DIODE PARAMETERS
+ACM= 12
+ldif=0.00
+hdif=3.5e-7
+rd= 0
+rs= 0
+rsc= 0
+rdc= 0
+calcacm= 1
+rsh= 0
*
* THRESHOLD VOLTAGE PARAMETERS
*
*+Vth0= -0.8370000 
+Vth0= vthop_tn
+K1= 0.4883000 lK1= 9.9999990E-10 
+K2= -1.0000000E-04 
+K3= 0.7100000 
+Dvt0= 2.4753001 
+Dvt1= 0.3918000 
+Dvt2= 1.5000000E-02 
+Dvt0w= -0.5864000 
+Dvt1w= 5.7000000E+05 
+Dvt2w= -5.0000000E-02 
+Nlx= 1.9200000E-07 
+W0= 0.00 
+K3b= 0.2240000 
+Ngate= 1.0000000E+30 
+Vfb= -0.4029894 
*
* MOBILITY PARAMETERS
*
+Vsat= 2.3000000E+05 pVsat= 3.5000000E-09 
+Ua= 3.1400000E-09 
+Ub= 6.9500000E-19 
+Uc= 1.0700000E-10 
+Rdsw= 1.7900000E+03 lRdsw= -2.2000000E-04 
+Prwb= 0.1194000 
+Prwg= 0.00 
+Wr= 0.9209000 
+U0= 2.7700000E-02 
+A0= 1.5649250 
+Keta= -1.6677311E-02 
+A1= 0.00 
+A2= 0.2960000 
+Ags= 0.3275000 lAgs= 1.5300000E-07 
+B0= 5.1200000E-07 
+B1= 6.5000000E-07 
*
* SUBTHRESHOLD CURRENT PARAMETERS
*
+Voff= -0.1239000 
+NFactor= 1.0000000 pNFactor= -3.5000000E-14 
+Cit= 3.6750000E-04 
+Cdsc= 9.3120000E-04 
+Cdscb= 2.8855001E-04 
+Cdscd= 0.00 
+Eta0= 7.9114790E-02 lEta0= 4.1000000E-08 pEta0= -1.3000000E-14 
+Etab= 0.00 
+Dsub= 0.7003863 
*
* ROUT PARAMETERS
*
+Pclm= 3.2580400 
+Pdiblc1= 1.5564860E-02 
+Pdiblc2= 2.6037599E-04 
+Pdiblcb= -0.1487453 
+Drout= 0.1666364 
+Pscbe1= 5.8755800E+08 
+Pscbe2= 1.0000000E-08 
+Pvag= 3.6609710 
+Delta= 1.0000000E-02 
+Alpha0= 1.9999997E-09 
+Alpha1= 0.2700000 wAlpha1= -6.0000000E-08 
+Beta0= 28.7999990 lBeta0= -1.1000000E-06 
*
* TEMPERATURE EFFECTS PARAMETERS
*
+kt1= -0.5600000 pkt1= 1.9999920E-15 
+kt2= -4.6000000E-02 
+At= 1.3600000E+05 pAt= -2.0000002E-09 
+Ute= -1.4900000 lUte= 1.0000000E-07 pUte= -1.0000000E-14 
+Ua1= 2.5800000E-09 pUa1= -5.4955000E-23 
+Ub1= -5.6795000E-18 lUb1= -9.0000000E-25 wUb1= 3.3200000E-25 pUb1= 1.2999999E-31 
+Uc1= -5.4000000E-10 lUc1= 4.4994500E-17 wUc1= 1.1000000E-16 pUc1= -9.9100000E-24 
+Kt1l= 0.00 
+Prt= 0.00 wPrt= 4.5000000E-04 pPrt= -5.0000000E-11 
*
* CAPACITANCE PARAMETERS
*
+Cj= 1.22954E-03
+Mj= 0.4149161
+Pb= 0.8488845
+Cjsw= 3.63341E-10
+Mjsw= 0.2938261
+Pbsw= 0.6648861
+Tcj= 9.489684E-04
+Tcjsw= 7.016366E-04
+Tpb= 1.612079E-03
+Tpbsw= 1.115389E-03
+JS=2.18e-7
+JSW=1.00e-13
+Nj=1.0
+Xti=3.0
*+Cgdo=1.05E-10
*+Cgso=1.05E-10
+Cgdo=cgdop_tn
+Cgso=cgsop_tn
+Cgbo=1.0E-13
+Capmod= 3
+NQSMOD= 0
+Elm= 5
+Xpart= 0
+cgsl= 1.50000E-10 
+cgdl= 1.50000E-10 
+ckappa= 0.6000000 
+cf= 0.00 
+clc= 1.0000000E-07 
+cle= 0.6000000 
+Dlc= -5.999996E-09
+Dwc= 4.990E-08
+Vfbcv= -0.2912
+Llc= 0
+Lwc= 0
+Wlc= 0
+Wwc= 0
+Lwlc= 0
+Wwlc= 0
+Acde= 0.5
+Moin= 15
+Noff= 2
+Voffcv= -0.03
*
+noimod= 2 
+NoiA= 3.88517E+17 
+NoiB= 8092.033
+NoiC= 4.45351E-13 
+Ef= 1 
+Em= 41000000
*
*-------------------------------------------------------------------------------
* 0.35um Logic Salicide Dual-gate Process with PLDD structure - THIN gate nMOS transistor
.model nmos_3p3 NMOS
+Level= 53
*
* GENERAL PARAMETERS
*
*+lmin=3.5e-7 lmax=1.0e-5 wmin=4.0e-7 wmax=2.0e-5
+Tnom=25.0
+version =3.2  hspver=98.2  paramchk=1
*+Tox= 7.69E-09
*+Toxm= 7.69E-09
+Tox= toxn_tn
+Toxm= toxn_tn
+Xj= 1.0000000E-07 
+Nch= 2.0857000E+17 
+lln= 1.0000000
+lwn= 1.0000000
+wln= 1.0000000
+wwn= 0.2296553
*+lint= 4.1240000E-08
+lint= lintn_tn
+ll= 7.4999990E-15
+lw= 0.00
+lwl= 3.5036500E-21
*+wint= 6.3000000E-08
+wint= wintn_tn
+wl= 0.00
+ww= -4.7510910E-10
+wwl= 0.00
+Mobmod=  1
+binunit= 2
+Dwg= 3.9968030E-15 
+Dwb= 9.0300000E-09 
* DIODE PARAMETERS
+ACM= 12
+ldif=0.00
+hdif=3.5e-7
+rd= 0
+rs= 0
+rsc= 0
+rdc= 0
+calcacm= 1
+rsh= 0
*
* THRESHOLD VOLTAGE PARAMETERS
*
*+Vth0= 0.6053000 
+Vth0= vthon_tn
+K1= 0.6780000 
+K2= 0.00 
+K3= 8.2500000E-06 
+Dvt0= 4.95 pDvt0=-4e-14 
+Dvt1= 0.7868235 
+Dvt2= -5.0000000E-02 
+Dvt0w= 4.3137080E-17 
+Dvt1w= 7.0232080E+05 
+Dvt2w= -5.0000000E-02 
+Nlx= 1.2477851E-07 
+W0= 8.6645000E-06 
+K3b= 21.0000000 
+Ngate= 1.0000000E+30 
+Vfb= -0.8771217 
*
* MOBILITY PARAMETERS
*
+Vsat= 1.0079E+05 wVsat= 2.2500001E-02 
+Ua= -4.7621650E-10 
+Ub= 2.5418619E-18 pUb= -1.8000001E-32 
+Uc= 7.8748400E-11 pUc= -3.0000002E-24 
+Rdsw= 1.1460000E+03 lRdsw= -2.3999999E-05 wRdsw= -1.9199999E-04 pRdsw= 1.0000002E-11 
+Prwb= 2.9500000E-02 
+Prwg= -3.2596290E-09 
+Wr= 1.0000000 
+U0= 4.1371720E-02 
+A0= 1.1916870 
+Keta= -1.1081000E-02 lKeta= 4.0000000E-09 pKeta= 1.6500001E-15 
+A1= 0.00 
+A2= 1.0000000 
+Ags= 0.2550000 pAgs= -2.5000000E-14 
+B0= 5.1200000E-08 
+B1= 0.00 
*
* SUBTHRESHOLD CURRENT PARAMETERS
*
+Voff= -0.1338250 
+NFactor= 0.8875200 
+Cit= 0.00 
+Cdsc= 6.4040180E-04 
+Cdscb= 0.00 
+Cdscd= 0.00 
+Eta0= 9.5819440E-02 pEta0= -3.3600000E-15 
+Etab= -3.8400000E-02 pEtab= 2.0000002E-15 
+Dsub= 0.7796514 
*
* ROUT PARAMETERS
*
+Pclm= 1.0838157 
+Pdiblc1= 3.3256570E-03 
+Pdiblc2= 1.0673814E-03 
+Pdiblcb= 0.00 
+Drout= 9.5951120E-02 
*+Pscbe1= 6.0831020E+08
+Pscbe1= 8.5164E+08  
+Pscbe2= 4.2862750E-05 
+Pvag= 7.0746630E-02 
+Delta= 2.1450121E-03 
+Alpha0= 1.1000003E-06 pAlpha0= 1.5000000E-19 
+Alpha1= 4.7757240 lAlpha1= -3.7000010E-07 pAlpha1= -8.2000000E-13 
+Beta0= 22.4853550 lBeta0= 8.0000000E-08 
*
* TEMPERATURE EFFECTS PARAMETERS
*
+kt1= -0.2782500 lkt1= 1.2179998E-08 
+kt2= -2.0000000E-02 lkt2= -1.0000000E-08 
+At= 3.4000000E+04 
+Ute= -1.7243394 wUte= 8.0000000E-08 
+Ua1= -4.5460420E-13 
+Ub1= 3.3460160E-21 
+Uc1= -7.6289290E-12 
+Kt1l= -2.2191699E-08 
+Prt= 3.9055000E+02 
*
* CAPACITANCE PARAMETERS
*
+Cj= 1.023908E-03
+Mj= 0.3494655
+Pb= 0.7271543
+Cjsw= 2.26855E-10
+Mjsw= 0.2693402
+Pbsw= 0.9497247
+Tcj= 9.626137E-04
+Tcjsw= 7.622131E-04
+Tpb= 1.57771E-03
+Tpbsw= 2.341272E-03
+JS   =3.05E-07
+JSW  =1.40E-13
+Nj=0.9935
+Xti=3.0
+Cgdo=cgdon_tn
+Cgso=cgson_tn
+Cgbo=1.0E-13
+Capmod= 3
+NQSMOD= 0
+Elm= 5
+Xpart= 0
+cgsl= 2.2E-10 
+cgdl= 2.2E-10
+ckappa= 0.6
+cf= 0.0
+clc= 1.0E-07 
+cle= 0.6 
+Dlc= 1.3E-09
+Dwc= 6.300E-08
+Vfbcv= -1
+Llc= 0
+Lwc= 0
+Wlc= 0
+Wwc= 0
+Lwlc= 0
+Wwlc= 0
+Acde= 0.5
+Moin= 15
+Noff= 1
+Voffcv= 0
*
+noimod= 2 
+NoiA= 1.68720E+17
+NoiB= 8799.889
+NoiC= -9.61545E-14
+Ef= 1.07018
+Em= 41000000

*-------------------------------------------------------------------------------
* 0.35um Logic Salicide Dual-gate Process with PLDD structure - THICK gate pMOS transistor
* LOT: 2XZV51048.1          WAF: 03
*
* Device parameters
*
.model pmos_5p0 PMOS
+Level= 53
*
* GENERAL PARAMETERS
*
*+lmin=5.0e-7 lmax=5.0e-7 wmin=1.0e-4 wmax=1.0e-4
+Tnom=25.0
+version =3.2  hspver=98.2  paramchk=1
*+Tox= 1.33E-08
*+Toxm= 1.33E-08
+Tox= toxp_tk
+Toxm= toxp_tk
+Xj= 1.0000000E-07 
+Nch= 5.2639000E+16 
+lln= 1.0000000
+lwn= 0.9350000
+wln= 1.0000000
+wwn= 0.3975000
*+lint= -2.0000000E-08
+lint= lintp_tk
+ll= 4.000000E-15
+lw= -6.3400000E-33
+lwl= 2.7600000E-21
*+wint= 7.9900000E-08
+wint= wintp_tk
+wl= -8.5800000E-15
+ww= -7.3100000E-11
+wwl= 0.00
+Mobmod=  1
+binunit= 2
+Dwg= -1.1410000E-08 
+Dwb= 6.9502000E-09 
* DIODE PARAMETERS
+ACM= 12
+ldif=0.00
+hdif=3.5e-7
+rd= 0
+rs= 0
+rsc= 0
+rdc= 0
+calcacm= 1
+rsh= 0
*
* THRESHOLD VOLTAGE PARAMETERS
*
*+Vth0= -0.8122500 
+Vth0= vthop_tk
+K1= 0.7000000 
+K2= -9.6749990E-04 
+K3= -6.000 
+Dvt0= 9.4300000 lDvt0= 1.1175870E-08 
+Dvt1= 1.2625000 
+Dvt2= 2.0000000E-02 
+Dvt0w= -0.1707747 
+Dvt1w= 1.0000000E+06 
+Dvt2w= 1.0000000E-20 
+Nlx= 5.9633500E-09 
+W0= 3.5200000E-06 
+K3b= -5.8000000 
+Ngate= 1.0000000E+30 
+Vfb= -0.5724223 
*
* MOBILITY PARAMETERS
*
+Vsat= 1.1400000E+05 pVsat= -2.00E-09
+Ua= 2.8280001E-09 
+Ub= 5.2650000E-19 
+Uc= -4.5100000E-11 
+Rdsw= 2.1546001E+03 wRdsw= -3.4000000E-04 
+Prwb= -4.9999990E-02 lPrwb= 4.0600000E-08 
+Prwg= 0.00 
+Wr= 1.0184190 
+U0= 2.3850000E-02 
+A0= 0.9220000 
+Keta= 7.6000020E-03 lKeta= -7.3500010E-09 wKeta= 3.1255001E-09 
+A1= 0.00 
+A2= 1.0000000 
+Ags= 0.1507200 wAgs= -4.1050000E-08 
+B0= 0.00 
+B1= 0.00 
*
* SUBTHRESHOLD CURRENT PARAMETERS
*
+Voff= -0.1961950 
+NFactor= 1.000000 
+Cit= -1.0000000E-04 
+Cdsc= 1.2000001E-03 
+Cdscb= 0.00 
+Cdscd= 1.0000000E-04 
+Eta0= 0.1040810 
+Etab= -6.2750000E-03 
+Dsub= 0.6504101 
*
* ROUT PARAMETERS
*
+Pclm= 2.8090270 
+Pdiblc1= 2.5000000E-07 
+Pdiblc2= 3.3727400E-03 
+Pdiblcb= -1.0000000E-03 
+Drout= 1.1109270 
+Pscbe1= 5.5825000E+08 
+Pscbe2= 5.8000000E-08 
+Pvag= 0.6244011 
+Delta= 1.0000000E-02 
+Alpha0= 7.35E-07 
+Alpha1= 1.905 
+Beta0= 34.2638 
*
* TEMPERATURE EFFECTS PARAMETERS
*
+kt1= -0.5250000 lkt1= -3.3975000E-08 
+kt2= -4.8900000E-02 
+At= -7.0300000E+04 
+Ute= -1.4105000 wUte= 2.9999999E-08 
+Ua1= 6.4250000E-10 
+Ub1= -3.0240001E-18 
+Uc1= -9.0720000E-11 
+Kt1l= 0.00 
+Prt= 0.00 
*
* CAPACITANCE PARAMETERS
*
+Cj= 0.00126
+Mj= 0.425
+Pb= 0.86
+Cjsw= 2.83E-10
+Mjsw= 0.254
+Pbsw= 0.6
+Tcj= 0.000956
+Tcjsw= 0.000612
+Tpb= 0.00159
+Tpbsw= 0.00102
+JS=1.69E-07
+JSW=9.5e-14
+N=1.0
+Xti=3.0
*+Cgdo=1.0504E-10
*+Cgso=1.0504E-10
+Cgdo=cgdop_tk
+Cgso=cgsop_tk
+Cgbo=1.0E-13
+Capmod= 3
+NQSMOD= 0
+Elm= 5
+Xpart= 0
+cgsl= 1.1940000E-10 
+cgdl= 1.1940000E-10 
+ckappa= 0.3000000 
+cf= 0.00 
+clc= 1.0000000E-07 
+cle= 0.6000000 
+Dlc= 3.499935E-08
+Dwc= 7.99E-08
+Vfbcv= -0.4337252
+Llc= 0
+Lwc= 0
+Wlc= 0
+Wwc= 0
+Lwlc= 0
+Wwlc= 0
+Acde= 0.5
+Moin= 15
+Noff= 3
+Voffcv= 0
*
+noimod= 2 
+NoiA= 4.42812E+17
+NoiB= 3284.515
+NoiC= 2.88958E-13 
+Ef= 1 
+Em= 11630997.972

*
**============================================================================**
.ENDL device
*
*
*

*

*

*
*
**********************  The End of 'sm046005-1f.hspice'  ***********************
