
/*******************************************************************
*
* CAUTION: This file is automatically generated by HSI.
* Version: 2022.2
* DO NOT EDIT.
*
* Copyright (C) 2010-2024 Xilinx, Inc. All Rights Reserved.
* SPDX-License-Identifier: MIT 

* 
* Description: Driver configuration
*
*******************************************************************/

#include "xparameters.h"
#include "xspi.h"

/*
* The configuration table for devices
*/

XSpi_Config XSpi_ConfigTable[] =
{
	{
		XPAR_SPI_0_DEVICE_ID,
		XPAR_SPI_0_BASEADDR,
		XPAR_SPI_0_FIFO_EXIST,
		XPAR_SPI_0_SPI_SLAVE_ONLY,
		XPAR_SPI_0_NUM_SS_BITS,
		XPAR_SPI_0_NUM_TRANSFER_BITS,
		XPAR_SPI_0_SPI_MODE,
		XPAR_SPI_0_TYPE_OF_AXI4_INTERFACE,
		XPAR_SPI_0_AXI4_BASEADDR,
		XPAR_SPI_0_XIP_MODE,
		XPAR_SPI_0_USE_STARTUP,
		XPAR_SPI_0_FIFO_DEPTH
	},
	{
		XPAR_SPI_1_DEVICE_ID,
		XPAR_SPI_1_BASEADDR,
		XPAR_SPI_1_FIFO_EXIST,
		XPAR_SPI_1_SPI_SLAVE_ONLY,
		XPAR_SPI_1_NUM_SS_BITS,
		XPAR_SPI_1_NUM_TRANSFER_BITS,
		XPAR_SPI_1_SPI_MODE,
		XPAR_SPI_1_TYPE_OF_AXI4_INTERFACE,
		XPAR_SPI_1_AXI4_BASEADDR,
		XPAR_SPI_1_XIP_MODE,
		XPAR_SPI_1_USE_STARTUP,
		XPAR_SPI_1_FIFO_DEPTH
	},
	{
		XPAR_SPI_2_DEVICE_ID,
		XPAR_SPI_2_BASEADDR,
		XPAR_SPI_2_FIFO_EXIST,
		XPAR_SPI_2_SPI_SLAVE_ONLY,
		XPAR_SPI_2_NUM_SS_BITS,
		XPAR_SPI_2_NUM_TRANSFER_BITS,
		XPAR_SPI_2_SPI_MODE,
		XPAR_SPI_2_TYPE_OF_AXI4_INTERFACE,
		XPAR_SPI_2_AXI4_BASEADDR,
		XPAR_SPI_2_XIP_MODE,
		XPAR_SPI_2_USE_STARTUP,
		XPAR_SPI_2_FIFO_DEPTH
	},
	{
		XPAR_SPI_3_DEVICE_ID,
		XPAR_SPI_3_BASEADDR,
		XPAR_SPI_3_FIFO_EXIST,
		XPAR_SPI_3_SPI_SLAVE_ONLY,
		XPAR_SPI_3_NUM_SS_BITS,
		XPAR_SPI_3_NUM_TRANSFER_BITS,
		XPAR_SPI_3_SPI_MODE,
		XPAR_SPI_3_TYPE_OF_AXI4_INTERFACE,
		XPAR_SPI_3_AXI4_BASEADDR,
		XPAR_SPI_3_XIP_MODE,
		XPAR_SPI_3_USE_STARTUP,
		XPAR_SPI_3_FIFO_DEPTH
	},
	{
		XPAR_SPI_4_DEVICE_ID,
		XPAR_SPI_4_BASEADDR,
		XPAR_SPI_4_FIFO_EXIST,
		XPAR_SPI_4_SPI_SLAVE_ONLY,
		XPAR_SPI_4_NUM_SS_BITS,
		XPAR_SPI_4_NUM_TRANSFER_BITS,
		XPAR_SPI_4_SPI_MODE,
		XPAR_SPI_4_TYPE_OF_AXI4_INTERFACE,
		XPAR_SPI_4_AXI4_BASEADDR,
		XPAR_SPI_4_XIP_MODE,
		XPAR_SPI_4_USE_STARTUP,
		XPAR_SPI_4_FIFO_DEPTH
	},
	{
		XPAR_SPI_5_DEVICE_ID,
		XPAR_SPI_5_BASEADDR,
		XPAR_SPI_5_FIFO_EXIST,
		XPAR_SPI_5_SPI_SLAVE_ONLY,
		XPAR_SPI_5_NUM_SS_BITS,
		XPAR_SPI_5_NUM_TRANSFER_BITS,
		XPAR_SPI_5_SPI_MODE,
		XPAR_SPI_5_TYPE_OF_AXI4_INTERFACE,
		XPAR_SPI_5_AXI4_BASEADDR,
		XPAR_SPI_5_XIP_MODE,
		XPAR_SPI_5_USE_STARTUP,
		XPAR_SPI_5_FIFO_DEPTH
	},
	{
		XPAR_SPI_6_DEVICE_ID,
		XPAR_SPI_6_BASEADDR,
		XPAR_SPI_6_FIFO_EXIST,
		XPAR_SPI_6_SPI_SLAVE_ONLY,
		XPAR_SPI_6_NUM_SS_BITS,
		XPAR_SPI_6_NUM_TRANSFER_BITS,
		XPAR_SPI_6_SPI_MODE,
		XPAR_SPI_6_TYPE_OF_AXI4_INTERFACE,
		XPAR_SPI_6_AXI4_BASEADDR,
		XPAR_SPI_6_XIP_MODE,
		XPAR_SPI_6_USE_STARTUP,
		XPAR_SPI_6_FIFO_DEPTH
	},
	{
		XPAR_SPI_7_DEVICE_ID,
		XPAR_SPI_7_BASEADDR,
		XPAR_SPI_7_FIFO_EXIST,
		XPAR_SPI_7_SPI_SLAVE_ONLY,
		XPAR_SPI_7_NUM_SS_BITS,
		XPAR_SPI_7_NUM_TRANSFER_BITS,
		XPAR_SPI_7_SPI_MODE,
		XPAR_SPI_7_TYPE_OF_AXI4_INTERFACE,
		XPAR_SPI_7_AXI4_BASEADDR,
		XPAR_SPI_7_XIP_MODE,
		XPAR_SPI_7_USE_STARTUP,
		XPAR_SPI_7_FIFO_DEPTH
	},
	{
		XPAR_SPI_8_DEVICE_ID,
		XPAR_SPI_8_BASEADDR,
		XPAR_SPI_8_FIFO_EXIST,
		XPAR_SPI_8_SPI_SLAVE_ONLY,
		XPAR_SPI_8_NUM_SS_BITS,
		XPAR_SPI_8_NUM_TRANSFER_BITS,
		XPAR_SPI_8_SPI_MODE,
		XPAR_SPI_8_TYPE_OF_AXI4_INTERFACE,
		XPAR_SPI_8_AXI4_BASEADDR,
		XPAR_SPI_8_XIP_MODE,
		XPAR_SPI_8_USE_STARTUP,
		XPAR_SPI_8_FIFO_DEPTH
	}
};

