// Seed: 918849145
`define pp_2 0
module module_0 (
    id_1,
    id_2
);
  input id_2;
  output id_1;
  assign id_1 = {1{1}} ? id_2 : 1;
  logic id_2, id_3, id_4, id_5;
  assign id_1 = id_2;
  logic id_6;
endmodule
