Analysis & Synthesis report for 123456789
Tue May 21 21:44:29 2019
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |123456789|spi_slave_for_stm32:inst4|SPI_SLAVE_CS
 11. State Machine - |123456789|spi_slave_for_stm32:inst4|SAVE_AD9238_CHAx_DAT_TO_FIFO:save_ad9238_cha1_dat_to_fifo|write_ad923x_dat_to_fifo_cs
 12. State Machine - |123456789|spi_slave_for_stm32:inst4|SAVE_AD9238_CHAx_DAT_TO_FIFO:save_ad9238_cha0_dat_to_fifo|write_ad923x_dat_to_fifo_cs
 13. State Machine - |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|source_state
 14. State Machine - |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|sink_out_state
 15. State Machine - |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|sink_state
 16. State Machine - |123456789|write_ad9231_cfg_by_fpga_spi:inst1|AD9231_spi:ad_spi1|master_spi:spi_m|cur
 17. Registers Protected by Synthesis
 18. User-Specified and Inferred Latches
 19. Registers Duplicated to Honor Maximum Fanout Requirements
 20. Registers Removed During Synthesis
 21. General Register Statistics
 22. Inverted Register Statistics
 23. Multiplexer Restructuring Statistics (Restructuring Performed)
 24. Source assignments for spi_slave_for_stm32:inst4
 25. Source assignments for spi_slave_for_stm32:inst4|DETECT_H2L_SIG:detect_spi_sclk_h2l
 26. Source assignments for spi_slave_for_stm32:inst4|DETECT_H2L_SIG:detect_spi_cs_h2l
 27. Source assignments for spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod
 28. Source assignments for spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod|DETECT_H2L_SIG:detect_ad9238_clk_h2l
 29. Source assignments for spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst
 30. Source assignments for spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore
 31. Source assignments for spi_slave_for_stm32:inst4|sc_fifo_12w_4096d:spi_read_cha0_dat_fifo|scfifo:scfifo_component|scfifo_rn31:auto_generated|a_dpfifo_2u31:dpfifo|altsyncram_58e1:FIFOram
 32. Source assignments for spi_slave_for_stm32:inst4|SAVE_AD9238_CHAx_DAT_TO_FIFO:save_ad9238_cha0_dat_to_fifo
 33. Source assignments for spi_slave_for_stm32:inst4|sc_fifo_12w_4096d:spi_read_cha1_dat_fifo|scfifo:scfifo_component|scfifo_rn31:auto_generated|a_dpfifo_2u31:dpfifo|altsyncram_58e1:FIFOram
 34. Source assignments for spi_slave_for_stm32:inst4|SAVE_AD9238_CHAx_DAT_TO_FIFO:save_ad9238_cha1_dat_to_fifo
 35. Parameter Settings for User Entity Instance: write_ad9231_cfg_by_fpga_spi:inst1|AD9231_spi:ad_spi1
 36. Parameter Settings for User Entity Instance: write_ad9231_cfg_by_fpga_spi:inst1|AD9231_spi:ad_spi1|master_spi:spi_m
 37. Parameter Settings for User Entity Instance: pll:inst|altpll:altpll_component
 38. Parameter Settings for User Entity Instance: spi_slave_for_stm32:inst4
 39. Parameter Settings for User Entity Instance: spi_slave_for_stm32:inst4|CREAT_20MHZ_AD9238_CLK:creat_20m_ad9238_clk
 40. Parameter Settings for User Entity Instance: spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore
 41. Parameter Settings for User Entity Instance: spi_slave_for_stm32:inst4|sc_fifo_12w_4096d:spi_read_cha0_dat_fifo|scfifo:scfifo_component
 42. Parameter Settings for User Entity Instance: spi_slave_for_stm32:inst4|SAVE_AD9238_CHAx_DAT_TO_FIFO:save_ad9238_cha0_dat_to_fifo
 43. Parameter Settings for User Entity Instance: spi_slave_for_stm32:inst4|sc_fifo_12w_4096d:spi_read_cha1_dat_fifo|scfifo:scfifo_component
 44. Parameter Settings for User Entity Instance: spi_slave_for_stm32:inst4|SAVE_AD9238_CHAx_DAT_TO_FIFO:save_ad9238_cha1_dat_to_fifo
 45. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 46. altpll Parameter Settings by Entity Instance
 47. scfifo Parameter Settings by Entity Instance
 48. Port Connectivity Checks: "spi_slave_for_stm32:inst4|sc_fifo_12w_4096d:spi_read_cha1_dat_fifo"
 49. Port Connectivity Checks: "spi_slave_for_stm32:inst4|SAVE_AD9238_CHAx_DAT_TO_FIFO:save_ad9238_cha0_dat_to_fifo|DETECT_L2H_SIG:save_dat_to_fifo_one_second_clk_l2h"
 50. Port Connectivity Checks: "spi_slave_for_stm32:inst4|sc_fifo_12w_4096d:spi_read_cha0_dat_fifo"
 51. Port Connectivity Checks: "spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m"
 52. Port Connectivity Checks: "spi_slave_for_stm32:inst4|CREAT_20MHZ_AD9238_CLK:creat_20m_ad9238_clk|div5:div_100m_clk"
 53. Port Connectivity Checks: "spi_slave_for_stm32:inst4|CREAT_20MHZ_AD9238_CLK:creat_20m_ad9238_clk"
 54. Port Connectivity Checks: "write_ad9231_cfg_by_fpga_spi:inst1|AD9231_spi:ad_spi1|master_spi:spi_m"
 55. Port Connectivity Checks: "write_ad9231_cfg_by_fpga_spi:inst1|AD9231_spi:ad_spi1"
 56. SignalTap II Logic Analyzer Settings
 57. Elapsed Time Per Partition
 58. Connections to In-System Debugging Instance "auto_signaltap_0"
 59. Analysis & Synthesis Messages
 60. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue May 21 21:44:29 2019       ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; 123456789                                   ;
; Top-level Entity Name              ; 123456789                                   ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 8,413                                       ;
;     Total combinational functions  ; 4,687                                       ;
;     Dedicated logic registers      ; 7,327                                       ;
; Total registers                    ; 7327                                        ;
; Total pins                         ; 26                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 241,760                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE10E22I7       ;                    ;
; Top-level entity name                                                      ; 123456789          ; 123456789          ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                              ;
+-----------------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                    ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                             ; Library ;
+-----------------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------------------------+---------+
; ad9231_spi_cfg.v                                    ; yes             ; User Verilog HDL File                  ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/ad9231_spi_cfg.v                                                       ;         ;
; write_ad9231_cfg_by_spi.v                           ; yes             ; User Verilog HDL File                  ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/write_ad9231_cfg_by_spi.v                                              ;         ;
; l2h2l.v                                             ; yes             ; User Verilog HDL File                  ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/l2h2l.v                                                                ;         ;
; ad9238.v                                            ; yes             ; User Verilog HDL File                  ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/ad9238.v                                                               ;         ;
; stm32_spi.v                                         ; yes             ; User Verilog HDL File                  ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/stm32_spi.v                                                            ;         ;
; pll.v                                               ; yes             ; User Wizard-Generated File             ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/pll.v                                                                  ;         ;
; 123456789.bdf                                       ; yes             ; User Block Diagram/Schematic File      ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/123456789.bdf                                                          ;         ;
; sc_fifo_12w_4096d.v                                 ; yes             ; User Wizard-Generated File             ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/sc_fifo_12w_4096d.v                                                    ;         ;
; fir_compiler-library/auk_dspip_lib_pkg_fir_131.vhd  ; yes             ; Encrypted User VHDL File               ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/auk_dspip_lib_pkg_fir_131.vhd                     ;         ;
; fir_compiler-library/auk_dspip_math_pkg_fir_131.vhd ; yes             ; Encrypted User VHDL File               ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/auk_dspip_math_pkg_fir_131.vhd                    ;         ;
; low_pass_10m_st.v                                   ; yes             ; User Verilog HDL File                  ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/low_pass_10m_st.v                                                      ;         ;
; low_pass_10m_ast.vhd                                ; yes             ; User VHDL File                         ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/low_pass_10m_ast.vhd                                                   ;         ;
; low_pass_10m.v                                      ; yes             ; User Wizard-Generated File             ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/low_pass_10m.v                                                         ;         ;
; altpll.tdf                                          ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf                                                ;         ;
; aglobal131.inc                                      ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc                                            ;         ;
; stratix_pll.inc                                     ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/stratix_pll.inc                                           ;         ;
; stratixii_pll.inc                                   ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/stratixii_pll.inc                                         ;         ;
; cycloneii_pll.inc                                   ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                         ;         ;
; db/pll_altpll.v                                     ; yes             ; Auto-Generated Megafunction            ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/db/pll_altpll.v                                                        ;         ;
; auk_dspip_avalon_streaming_sink_fir_131.vhd         ; yes             ; Encrypted Auto-Found VHDL File         ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/auk_dspip_avalon_streaming_sink_fir_131.vhd       ;         ;
; scfifo.tdf                                          ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf                                                ;         ;
; a_regfifo.inc                                       ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/a_regfifo.inc                                             ;         ;
; a_dpfifo.inc                                        ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/a_dpfifo.inc                                              ;         ;
; a_i2fifo.inc                                        ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/a_i2fifo.inc                                              ;         ;
; a_fffifo.inc                                        ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/a_fffifo.inc                                              ;         ;
; a_f2fifo.inc                                        ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/a_f2fifo.inc                                              ;         ;
; db/scfifo_chh1.tdf                                  ; yes             ; Auto-Generated Megafunction            ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/db/scfifo_chh1.tdf                                                     ;         ;
; db/a_dpfifo_5s81.tdf                                ; yes             ; Auto-Generated Megafunction            ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/db/a_dpfifo_5s81.tdf                                                   ;         ;
; db/altsyncram_osf1.tdf                              ; yes             ; Auto-Generated Megafunction            ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/db/altsyncram_osf1.tdf                                                 ;         ;
; db/cmpr_gs8.tdf                                     ; yes             ; Auto-Generated Megafunction            ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/db/cmpr_gs8.tdf                                                        ;         ;
; db/cntr_tnb.tdf                                     ; yes             ; Auto-Generated Megafunction            ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/db/cntr_tnb.tdf                                                        ;         ;
; db/cntr_ao7.tdf                                     ; yes             ; Auto-Generated Megafunction            ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/db/cntr_ao7.tdf                                                        ;         ;
; db/cntr_unb.tdf                                     ; yes             ; Auto-Generated Megafunction            ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/db/cntr_unb.tdf                                                        ;         ;
; auk_dspip_avalon_streaming_source_fir_131.vhd       ; yes             ; Encrypted Auto-Found VHDL File         ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/auk_dspip_avalon_streaming_source_fir_131.vhd     ;         ;
; auk_dspip_avalon_streaming_controller_fir_131.vhd   ; yes             ; Encrypted Auto-Found VHDL File         ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/auk_dspip_avalon_streaming_controller_fir_131.vhd ;         ;
; tdl_da_lc.v                                         ; yes             ; Encrypted Auto-Found Verilog HDL File  ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/tdl_da_lc.v                                       ;         ;
; sadd_cen.v                                          ; yes             ; Encrypted Auto-Found Verilog HDL File  ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/sadd_cen.v                                        ;         ;
; rom_lut_r_cen.v                                     ; yes             ; Encrypted Auto-Found Verilog HDL File  ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/rom_lut_r_cen.v                                   ;         ;
; sadd_lpm_cen.v                                      ; yes             ; Encrypted Auto-Found Verilog HDL File  ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/sadd_lpm_cen.v                                    ;         ;
; mac_tl.v                                            ; yes             ; Encrypted Auto-Found Verilog HDL File  ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/mac_tl.v                                          ;         ;
; par_ctrl.v                                          ; yes             ; Encrypted Auto-Found Verilog HDL File  ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/par_ctrl.v                                        ;         ;
; db/scfifo_rn31.tdf                                  ; yes             ; Auto-Generated Megafunction            ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/db/scfifo_rn31.tdf                                                     ;         ;
; db/a_dpfifo_2u31.tdf                                ; yes             ; Auto-Generated Megafunction            ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/db/a_dpfifo_2u31.tdf                                                   ;         ;
; db/altsyncram_58e1.tdf                              ; yes             ; Auto-Generated Megafunction            ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/db/altsyncram_58e1.tdf                                                 ;         ;
; db/cmpr_0u8.tdf                                     ; yes             ; Auto-Generated Megafunction            ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/db/cmpr_0u8.tdf                                                        ;         ;
; db/cntr_bbb.tdf                                     ; yes             ; Auto-Generated Megafunction            ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/db/cntr_bbb.tdf                                                        ;         ;
; db/cntr_ob7.tdf                                     ; yes             ; Auto-Generated Megafunction            ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/db/cntr_ob7.tdf                                                        ;         ;
; db/cntr_cbb.tdf                                     ; yes             ; Auto-Generated Megafunction            ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/db/cntr_cbb.tdf                                                        ;         ;
; sld_signaltap.vhd                                   ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                         ;         ;
; sld_signaltap_impl.vhd                              ; yes             ; Encrypted Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                    ;         ;
; sld_ela_control.vhd                                 ; yes             ; Encrypted Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                       ;         ;
; lpm_shiftreg.tdf                                    ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                          ;         ;
; lpm_constant.inc                                    ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_constant.inc                                          ;         ;
; dffeea.inc                                          ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/dffeea.inc                                                ;         ;
; sld_mbpmg.vhd                                       ; yes             ; Encrypted Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                             ;         ;
; sld_ela_trigger_flow_mgr.vhd                        ; yes             ; Encrypted Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                              ;         ;
; sld_buffer_manager.vhd                              ; yes             ; Encrypted Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                    ;         ;
; altsyncram.tdf                                      ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf                                            ;         ;
; stratix_ram_block.inc                               ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                     ;         ;
; lpm_mux.inc                                         ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc                                               ;         ;
; lpm_decode.inc                                      ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc                                            ;         ;
; a_rdenreg.inc                                       ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc                                             ;         ;
; altrom.inc                                          ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/altrom.inc                                                ;         ;
; altram.inc                                          ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/altram.inc                                                ;         ;
; altdpram.inc                                        ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc                                              ;         ;
; db/altsyncram_k224.tdf                              ; yes             ; Auto-Generated Megafunction            ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/db/altsyncram_k224.tdf                                                 ;         ;
; altdpram.tdf                                        ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/altdpram.tdf                                              ;         ;
; memmodes.inc                                        ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/others/maxplus2/memmodes.inc                                            ;         ;
; a_hdffe.inc                                         ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/a_hdffe.inc                                               ;         ;
; alt_le_rden_reg.inc                                 ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                       ;         ;
; altsyncram.inc                                      ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.inc                                            ;         ;
; lpm_mux.tdf                                         ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf                                               ;         ;
; muxlut.inc                                          ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/muxlut.inc                                                ;         ;
; bypassff.inc                                        ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/bypassff.inc                                              ;         ;
; altshift.inc                                        ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/altshift.inc                                              ;         ;
; db/mux_rsc.tdf                                      ; yes             ; Auto-Generated Megafunction            ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/db/mux_rsc.tdf                                                         ;         ;
; lpm_decode.tdf                                      ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.tdf                                            ;         ;
; declut.inc                                          ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/declut.inc                                                ;         ;
; lpm_compare.inc                                     ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_compare.inc                                           ;         ;
; db/decode_dvf.tdf                                   ; yes             ; Auto-Generated Megafunction            ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/db/decode_dvf.tdf                                                      ;         ;
; lpm_counter.tdf                                     ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_counter.tdf                                           ;         ;
; lpm_add_sub.inc                                     ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                           ;         ;
; cmpconst.inc                                        ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/cmpconst.inc                                              ;         ;
; lpm_counter.inc                                     ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_counter.inc                                           ;         ;
; alt_counter_stratix.inc                             ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                   ;         ;
; db/cntr_shi.tdf                                     ; yes             ; Auto-Generated Megafunction            ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/db/cntr_shi.tdf                                                        ;         ;
; db/cmpr_tgc.tdf                                     ; yes             ; Auto-Generated Megafunction            ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/db/cmpr_tgc.tdf                                                        ;         ;
; db/cntr_g9j.tdf                                     ; yes             ; Auto-Generated Megafunction            ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/db/cntr_g9j.tdf                                                        ;         ;
; db/cntr_pgi.tdf                                     ; yes             ; Auto-Generated Megafunction            ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/db/cntr_pgi.tdf                                                        ;         ;
; db/cmpr_rgc.tdf                                     ; yes             ; Auto-Generated Megafunction            ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/db/cmpr_rgc.tdf                                                        ;         ;
; db/cntr_23j.tdf                                     ; yes             ; Auto-Generated Megafunction            ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/db/cntr_23j.tdf                                                        ;         ;
; db/cmpr_ngc.tdf                                     ; yes             ; Auto-Generated Megafunction            ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/db/cmpr_ngc.tdf                                                        ;         ;
; sld_rom_sr.vhd                                      ; yes             ; Encrypted Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                            ;         ;
; sld_hub.vhd                                         ; yes             ; Encrypted Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd                                               ;         ;
; sld_jtag_hub.vhd                                    ; yes             ; Encrypted Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                          ;         ;
+-----------------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                               ;
+---------------------------------------------+-----------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                       ;
+---------------------------------------------+-----------------------------------------------------------------------------+
; Estimated Total logic elements              ; 8,413                                                                       ;
;                                             ;                                                                             ;
; Total combinational functions               ; 4687                                                                        ;
; Logic element usage by number of LUT inputs ;                                                                             ;
;     -- 4 input functions                    ; 1054                                                                        ;
;     -- 3 input functions                    ; 1992                                                                        ;
;     -- <=2 input functions                  ; 1641                                                                        ;
;                                             ;                                                                             ;
; Logic elements by mode                      ;                                                                             ;
;     -- normal mode                          ; 2878                                                                        ;
;     -- arithmetic mode                      ; 1809                                                                        ;
;                                             ;                                                                             ;
; Total registers                             ; 7327                                                                        ;
;     -- Dedicated logic registers            ; 7327                                                                        ;
;     -- I/O registers                        ; 0                                                                           ;
;                                             ;                                                                             ;
; I/O pins                                    ; 26                                                                          ;
; Total memory bits                           ; 241760                                                                      ;
; Embedded Multiplier 9-bit elements          ; 0                                                                           ;
; Total PLLs                                  ; 1                                                                           ;
;     -- PLLs                                 ; 1                                                                           ;
;                                             ;                                                                             ;
; Maximum fan-out node                        ; pll:inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 7262                                                                        ;
; Total fan-out                               ; 34703                                                                       ;
; Average fan-out                             ; 2.85                                                                        ;
+---------------------------------------------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                             ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |123456789                                                                                              ; 4687 (1)          ; 7327 (0)     ; 241760      ; 0            ; 0       ; 0         ; 26   ; 0            ; |123456789                                                                                                                                                                                                                                                                                                                                      ; work         ;
;    |CREAT_1HZ_CLK:inst3|                                                                                ; 55 (55)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|CREAT_1HZ_CLK:inst3                                                                                                                                                                                                                                                                                                                  ; work         ;
;    |pll:inst|                                                                                           ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|pll:inst                                                                                                                                                                                                                                                                                                                             ; work         ;
;       |altpll:altpll_component|                                                                         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|pll:inst|altpll:altpll_component                                                                                                                                                                                                                                                                                                     ; work         ;
;          |pll_altpll:auto_generated|                                                                    ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|pll:inst|altpll:altpll_component|pll_altpll:auto_generated                                                                                                                                                                                                                                                                           ; work         ;
;    |sld_hub:auto_hub|                                                                                   ; 122 (1)           ; 90 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 121 (83)          ; 90 (62)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                        ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                              ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 573 (1)           ; 1191 (140)   ; 143360      ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                       ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 572 (0)           ; 1051 (0)     ; 143360      ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                 ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 572 (88)          ; 1051 (362)   ; 143360      ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                          ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 25 (0)            ; 70 (70)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                           ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                       ; work         ;
;                   |decode_dvf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                             ; work         ;
;                |lpm_mux:mux|                                                                            ; 23 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                               ; work         ;
;                   |mux_rsc:auto_generated|                                                              ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_rsc:auto_generated                                                                                                                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 143360      ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                          ; work         ;
;                |altsyncram_k224:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 143360      ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k224:auto_generated                                                                                                                                           ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                           ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                             ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                   ; 14 (14)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                  ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 88 (88)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                               ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 165 (1)           ; 366 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                              ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 140 (0)           ; 350 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                       ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 210 (210)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                            ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 140 (0)           ; 140 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 24 (24)           ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                        ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 156 (10)          ; 140 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 9 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                               ; work         ;
;                   |cntr_shi:auto_generated|                                                             ; 9 (9)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_shi:auto_generated                                                       ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 11 (0)            ; 11 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                        ; work         ;
;                   |cntr_g9j:auto_generated|                                                             ; 11 (11)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated                                                                                ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                              ; work         ;
;                   |cntr_pgi:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_pgi:auto_generated                                                                      ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                 ; work         ;
;                   |cntr_23j:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                         ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 23 (23)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                        ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 70 (70)           ; 70 (70)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                         ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 23 (23)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 19 (19)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                    ; work         ;
;    |spi_slave_for_stm32:inst4|                                                                          ; 3829 (908)        ; 5925 (809)   ; 98400       ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4                                                                                                                                                                                                                                                                                                            ; work         ;
;       |CREAT_20MHZ_AD9238_CLK:creat_20m_ad9238_clk|                                                     ; 48 (41)           ; 41 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|CREAT_20MHZ_AD9238_CLK:creat_20m_ad9238_clk                                                                                                                                                                                                                                                                ; work         ;
;          |DETECT_L2H_SIG:detect_ad9238_clk_l2h|                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|CREAT_20MHZ_AD9238_CLK:creat_20m_ad9238_clk|DETECT_L2H_SIG:detect_ad9238_clk_l2h                                                                                                                                                                                                                           ; work         ;
;          |div5:div_100m_clk|                                                                            ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|CREAT_20MHZ_AD9238_CLK:creat_20m_ad9238_clk|div5:div_100m_clk                                                                                                                                                                                                                                              ; work         ;
;       |DETECT_H2L_SIG:detect_spi_cs_h2l|                                                                ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|DETECT_H2L_SIG:detect_spi_cs_h2l                                                                                                                                                                                                                                                                           ; work         ;
;       |DETECT_H2L_SIG:detect_spi_sclk_h2l|                                                              ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|DETECT_H2L_SIG:detect_spi_sclk_h2l                                                                                                                                                                                                                                                                         ; work         ;
;       |DETECT_L2H_SIG2:detect_spi_cs_l2h|                                                               ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|DETECT_L2H_SIG2:detect_spi_cs_l2h                                                                                                                                                                                                                                                                          ; work         ;
;       |DETECT_L2H_SIG2:detect_spi_sclk_l2h|                                                             ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|DETECT_L2H_SIG2:detect_spi_sclk_l2h                                                                                                                                                                                                                                                                        ; work         ;
;       |DETECT_L2H_SIG:fsmc_one_second_clk_l2h|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|DETECT_L2H_SIG:fsmc_one_second_clk_l2h                                                                                                                                                                                                                                                                     ; work         ;
;       |READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod|                           ; 2 (0)             ; 31 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod                                                                                                                                                                                                                                      ; work         ;
;          |DETECT_H2L_SIG:detect_ad9238_clk_h2l|                                                         ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod|DETECT_H2L_SIG:detect_ad9238_clk_h2l                                                                                                                                                                                                 ; work         ;
;          |DETECT_L2H_SIG:detect_ad9238_clk_l2h|                                                         ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod|DETECT_L2H_SIG:detect_ad9238_clk_l2h                                                                                                                                                                                                 ; work         ;
;       |SAVE_AD9238_CHAx_DAT_TO_FIFO:save_ad9238_cha0_dat_to_fifo|                                       ; 159 (158)         ; 1000 (998)   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|SAVE_AD9238_CHAx_DAT_TO_FIFO:save_ad9238_cha0_dat_to_fifo                                                                                                                                                                                                                                                  ; work         ;
;          |DETECT_L2H_SIG:save_dat_to_fifo_one_second_clk_l2h|                                           ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|SAVE_AD9238_CHAx_DAT_TO_FIFO:save_ad9238_cha0_dat_to_fifo|DETECT_L2H_SIG:save_dat_to_fifo_one_second_clk_l2h                                                                                                                                                                                               ; work         ;
;       |SAVE_AD9238_CHAx_DAT_TO_FIFO:save_ad9238_cha1_dat_to_fifo|                                       ; 159 (158)         ; 1000 (998)   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|SAVE_AD9238_CHAx_DAT_TO_FIFO:save_ad9238_cha1_dat_to_fifo                                                                                                                                                                                                                                                  ; work         ;
;          |DETECT_L2H_SIG:save_dat_to_fifo_one_second_clk_l2h|                                           ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|SAVE_AD9238_CHAx_DAT_TO_FIFO:save_ad9238_cha1_dat_to_fifo|DETECT_L2H_SIG:save_dat_to_fifo_one_second_clk_l2h                                                                                                                                                                                               ; work         ;
;       |low_pass_10m:low_pass_10m|                                                                       ; 2420 (0)          ; 2928 (0)     ; 96          ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m                                                                                                                                                                                                                                                                                  ; work         ;
;          |low_pass_10m_ast:low_pass_10m_ast_inst|                                                       ; 2420 (0)          ; 2928 (0)     ; 96          ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst                                                                                                                                                                                                                                           ; work         ;
;             |auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|                                   ; 4 (4)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl                                                                                                                                                                                   ; work         ;
;             |auk_dspip_avalon_streaming_sink_fir_131:sink|                                              ; 41 (18)           ; 45 (27)      ; 96          ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink                                                                                                                                                                                              ; work         ;
;                |scfifo:\normal_fifo:fifo_eab_on:in_fifo|                                                ; 23 (0)            ; 18 (0)       ; 96          ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo                                                                                                                                                      ; work         ;
;                   |scfifo_chh1:auto_generated|                                                          ; 23 (2)            ; 18 (1)       ; 96          ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_chh1:auto_generated                                                                                                                           ; work         ;
;                      |a_dpfifo_5s81:dpfifo|                                                             ; 21 (13)           ; 17 (9)       ; 96          ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_chh1:auto_generated|a_dpfifo_5s81:dpfifo                                                                                                      ; work         ;
;                         |altsyncram_osf1:FIFOram|                                                       ; 0 (0)             ; 0 (0)        ; 96          ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_chh1:auto_generated|a_dpfifo_5s81:dpfifo|altsyncram_osf1:FIFOram                                                                              ; work         ;
;                         |cntr_ao7:usedw_counter|                                                        ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_chh1:auto_generated|a_dpfifo_5s81:dpfifo|cntr_ao7:usedw_counter                                                                               ; work         ;
;                         |cntr_tnb:rd_ptr_msb|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_chh1:auto_generated|a_dpfifo_5s81:dpfifo|cntr_tnb:rd_ptr_msb                                                                                  ; work         ;
;                         |cntr_unb:wr_ptr|                                                               ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_chh1:auto_generated|a_dpfifo_5s81:dpfifo|cntr_unb:wr_ptr                                                                                      ; work         ;
;             |auk_dspip_avalon_streaming_source_fir_131:source|                                          ; 43 (43)           ; 90 (90)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source                                                                                                                                                                                          ; work         ;
;             |low_pass_10m_st:fircore|                                                                   ; 2332 (0)          ; 2784 (0)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore                                                                                                                                                                                                                   ; work         ;
;                |par_ctrl:Uctrl|                                                                         ; 13 (13)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|par_ctrl:Uctrl                                                                                                                                                                                                    ; work         ;
;                |rom_lut_r_cen:Ur0_n_0_pp|                                                               ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|rom_lut_r_cen:Ur0_n_0_pp                                                                                                                                                                                          ; work         ;
;                |rom_lut_r_cen:Ur0_n_10_pp|                                                              ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|rom_lut_r_cen:Ur0_n_10_pp                                                                                                                                                                                         ; work         ;
;                |rom_lut_r_cen:Ur0_n_11_pp|                                                              ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|rom_lut_r_cen:Ur0_n_11_pp                                                                                                                                                                                         ; work         ;
;                |rom_lut_r_cen:Ur0_n_12_pp|                                                              ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|rom_lut_r_cen:Ur0_n_12_pp                                                                                                                                                                                         ; work         ;
;                |rom_lut_r_cen:Ur0_n_1_pp|                                                               ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|rom_lut_r_cen:Ur0_n_1_pp                                                                                                                                                                                          ; work         ;
;                |rom_lut_r_cen:Ur0_n_2_pp|                                                               ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|rom_lut_r_cen:Ur0_n_2_pp                                                                                                                                                                                          ; work         ;
;                |rom_lut_r_cen:Ur0_n_3_pp|                                                               ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|rom_lut_r_cen:Ur0_n_3_pp                                                                                                                                                                                          ; work         ;
;                |rom_lut_r_cen:Ur0_n_4_pp|                                                               ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|rom_lut_r_cen:Ur0_n_4_pp                                                                                                                                                                                          ; work         ;
;                |rom_lut_r_cen:Ur0_n_5_pp|                                                               ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|rom_lut_r_cen:Ur0_n_5_pp                                                                                                                                                                                          ; work         ;
;                |rom_lut_r_cen:Ur0_n_6_pp|                                                               ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|rom_lut_r_cen:Ur0_n_6_pp                                                                                                                                                                                          ; work         ;
;                |rom_lut_r_cen:Ur0_n_7_pp|                                                               ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|rom_lut_r_cen:Ur0_n_7_pp                                                                                                                                                                                          ; work         ;
;                |rom_lut_r_cen:Ur0_n_8_pp|                                                               ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|rom_lut_r_cen:Ur0_n_8_pp                                                                                                                                                                                          ; work         ;
;                |rom_lut_r_cen:Ur0_n_9_pp|                                                               ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|rom_lut_r_cen:Ur0_n_9_pp                                                                                                                                                                                          ; work         ;
;                |rom_lut_r_cen:Ur1_n_0_pp|                                                               ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|rom_lut_r_cen:Ur1_n_0_pp                                                                                                                                                                                          ; work         ;
;                |rom_lut_r_cen:Ur1_n_10_pp|                                                              ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|rom_lut_r_cen:Ur1_n_10_pp                                                                                                                                                                                         ; work         ;
;                |rom_lut_r_cen:Ur1_n_11_pp|                                                              ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|rom_lut_r_cen:Ur1_n_11_pp                                                                                                                                                                                         ; work         ;
;                |rom_lut_r_cen:Ur1_n_12_pp|                                                              ; 6 (6)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|rom_lut_r_cen:Ur1_n_12_pp                                                                                                                                                                                         ; work         ;
;                |rom_lut_r_cen:Ur1_n_1_pp|                                                               ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|rom_lut_r_cen:Ur1_n_1_pp                                                                                                                                                                                          ; work         ;
;                |rom_lut_r_cen:Ur1_n_2_pp|                                                               ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|rom_lut_r_cen:Ur1_n_2_pp                                                                                                                                                                                          ; work         ;
;                |rom_lut_r_cen:Ur1_n_3_pp|                                                               ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|rom_lut_r_cen:Ur1_n_3_pp                                                                                                                                                                                          ; work         ;
;                |rom_lut_r_cen:Ur1_n_4_pp|                                                               ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|rom_lut_r_cen:Ur1_n_4_pp                                                                                                                                                                                          ; work         ;
;                |rom_lut_r_cen:Ur1_n_5_pp|                                                               ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|rom_lut_r_cen:Ur1_n_5_pp                                                                                                                                                                                          ; work         ;
;                |rom_lut_r_cen:Ur1_n_6_pp|                                                               ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|rom_lut_r_cen:Ur1_n_6_pp                                                                                                                                                                                          ; work         ;
;                |rom_lut_r_cen:Ur1_n_7_pp|                                                               ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|rom_lut_r_cen:Ur1_n_7_pp                                                                                                                                                                                          ; work         ;
;                |rom_lut_r_cen:Ur1_n_8_pp|                                                               ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|rom_lut_r_cen:Ur1_n_8_pp                                                                                                                                                                                          ; work         ;
;                |rom_lut_r_cen:Ur1_n_9_pp|                                                               ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|rom_lut_r_cen:Ur1_n_9_pp                                                                                                                                                                                          ; work         ;
;                |rom_lut_r_cen:Ur2_n_0_pp|                                                               ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|rom_lut_r_cen:Ur2_n_0_pp                                                                                                                                                                                          ; work         ;
;                |rom_lut_r_cen:Ur2_n_10_pp|                                                              ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|rom_lut_r_cen:Ur2_n_10_pp                                                                                                                                                                                         ; work         ;
;                |rom_lut_r_cen:Ur2_n_11_pp|                                                              ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|rom_lut_r_cen:Ur2_n_11_pp                                                                                                                                                                                         ; work         ;
;                |rom_lut_r_cen:Ur2_n_12_pp|                                                              ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|rom_lut_r_cen:Ur2_n_12_pp                                                                                                                                                                                         ; work         ;
;                |rom_lut_r_cen:Ur2_n_1_pp|                                                               ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|rom_lut_r_cen:Ur2_n_1_pp                                                                                                                                                                                          ; work         ;
;                |rom_lut_r_cen:Ur2_n_2_pp|                                                               ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|rom_lut_r_cen:Ur2_n_2_pp                                                                                                                                                                                          ; work         ;
;                |rom_lut_r_cen:Ur2_n_3_pp|                                                               ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|rom_lut_r_cen:Ur2_n_3_pp                                                                                                                                                                                          ; work         ;
;                |rom_lut_r_cen:Ur2_n_4_pp|                                                               ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|rom_lut_r_cen:Ur2_n_4_pp                                                                                                                                                                                          ; work         ;
;                |rom_lut_r_cen:Ur2_n_5_pp|                                                               ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|rom_lut_r_cen:Ur2_n_5_pp                                                                                                                                                                                          ; work         ;
;                |rom_lut_r_cen:Ur2_n_6_pp|                                                               ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|rom_lut_r_cen:Ur2_n_6_pp                                                                                                                                                                                          ; work         ;
;                |rom_lut_r_cen:Ur2_n_7_pp|                                                               ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|rom_lut_r_cen:Ur2_n_7_pp                                                                                                                                                                                          ; work         ;
;                |rom_lut_r_cen:Ur2_n_8_pp|                                                               ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|rom_lut_r_cen:Ur2_n_8_pp                                                                                                                                                                                          ; work         ;
;                |rom_lut_r_cen:Ur2_n_9_pp|                                                               ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|rom_lut_r_cen:Ur2_n_9_pp                                                                                                                                                                                          ; work         ;
;                |rom_lut_r_cen:Ur3_n_0_pp|                                                               ; 11 (11)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|rom_lut_r_cen:Ur3_n_0_pp                                                                                                                                                                                          ; work         ;
;                |rom_lut_r_cen:Ur3_n_10_pp|                                                              ; 11 (11)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|rom_lut_r_cen:Ur3_n_10_pp                                                                                                                                                                                         ; work         ;
;                |rom_lut_r_cen:Ur3_n_11_pp|                                                              ; 11 (11)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|rom_lut_r_cen:Ur3_n_11_pp                                                                                                                                                                                         ; work         ;
;                |rom_lut_r_cen:Ur3_n_12_pp|                                                              ; 10 (10)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|rom_lut_r_cen:Ur3_n_12_pp                                                                                                                                                                                         ; work         ;
;                |rom_lut_r_cen:Ur3_n_1_pp|                                                               ; 11 (11)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|rom_lut_r_cen:Ur3_n_1_pp                                                                                                                                                                                          ; work         ;
;                |rom_lut_r_cen:Ur3_n_2_pp|                                                               ; 11 (11)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|rom_lut_r_cen:Ur3_n_2_pp                                                                                                                                                                                          ; work         ;
;                |rom_lut_r_cen:Ur3_n_3_pp|                                                               ; 11 (11)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|rom_lut_r_cen:Ur3_n_3_pp                                                                                                                                                                                          ; work         ;
;                |rom_lut_r_cen:Ur3_n_4_pp|                                                               ; 11 (11)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|rom_lut_r_cen:Ur3_n_4_pp                                                                                                                                                                                          ; work         ;
;                |rom_lut_r_cen:Ur3_n_5_pp|                                                               ; 11 (11)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|rom_lut_r_cen:Ur3_n_5_pp                                                                                                                                                                                          ; work         ;
;                |rom_lut_r_cen:Ur3_n_6_pp|                                                               ; 11 (11)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|rom_lut_r_cen:Ur3_n_6_pp                                                                                                                                                                                          ; work         ;
;                |rom_lut_r_cen:Ur3_n_7_pp|                                                               ; 11 (11)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|rom_lut_r_cen:Ur3_n_7_pp                                                                                                                                                                                          ; work         ;
;                |rom_lut_r_cen:Ur3_n_8_pp|                                                               ; 11 (11)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|rom_lut_r_cen:Ur3_n_8_pp                                                                                                                                                                                          ; work         ;
;                |rom_lut_r_cen:Ur3_n_9_pp|                                                               ; 11 (11)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|rom_lut_r_cen:Ur3_n_9_pp                                                                                                                                                                                          ; work         ;
;                |sadd_cen:U_0_sym_add|                                                                   ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_cen:U_0_sym_add                                                                                                                                                                                              ; work         ;
;                |sadd_cen:U_10_sym_add|                                                                  ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_cen:U_10_sym_add                                                                                                                                                                                             ; work         ;
;                |sadd_cen:U_11_sym_add|                                                                  ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_cen:U_11_sym_add                                                                                                                                                                                             ; work         ;
;                |sadd_cen:U_12_sym_add|                                                                  ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_cen:U_12_sym_add                                                                                                                                                                                             ; work         ;
;                |sadd_cen:U_13_sym_add|                                                                  ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_cen:U_13_sym_add                                                                                                                                                                                             ; work         ;
;                |sadd_cen:U_14_sym_add|                                                                  ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_cen:U_14_sym_add                                                                                                                                                                                             ; work         ;
;                |sadd_cen:U_15_sym_add|                                                                  ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_cen:U_15_sym_add                                                                                                                                                                                             ; work         ;
;                |sadd_cen:U_16_sym_add|                                                                  ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_cen:U_16_sym_add                                                                                                                                                                                             ; work         ;
;                |sadd_cen:U_17_sym_add|                                                                  ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_cen:U_17_sym_add                                                                                                                                                                                             ; work         ;
;                |sadd_cen:U_18_sym_add|                                                                  ; 0 (0)             ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_cen:U_18_sym_add                                                                                                                                                                                             ; work         ;
;                |sadd_cen:U_1_sym_add|                                                                   ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_cen:U_1_sym_add                                                                                                                                                                                              ; work         ;
;                |sadd_cen:U_2_sym_add|                                                                   ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_cen:U_2_sym_add                                                                                                                                                                                              ; work         ;
;                |sadd_cen:U_3_sym_add|                                                                   ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_cen:U_3_sym_add                                                                                                                                                                                              ; work         ;
;                |sadd_cen:U_4_sym_add|                                                                   ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_cen:U_4_sym_add                                                                                                                                                                                              ; work         ;
;                |sadd_cen:U_5_sym_add|                                                                   ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_cen:U_5_sym_add                                                                                                                                                                                              ; work         ;
;                |sadd_cen:U_6_sym_add|                                                                   ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_cen:U_6_sym_add                                                                                                                                                                                              ; work         ;
;                |sadd_cen:U_7_sym_add|                                                                   ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_cen:U_7_sym_add                                                                                                                                                                                              ; work         ;
;                |sadd_cen:U_8_sym_add|                                                                   ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_cen:U_8_sym_add                                                                                                                                                                                              ; work         ;
;                |sadd_cen:U_9_sym_add|                                                                   ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_cen:U_9_sym_add                                                                                                                                                                                              ; work         ;
;                |sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|                                                      ; 9 (9)             ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n                                                                                                                                                                                 ; work         ;
;                |sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|                                                      ; 11 (11)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n                                                                                                                                                                                 ; work         ;
;                |sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|                                                      ; 13 (13)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n                                                                                                                                                                                 ; work         ;
;                |sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|                                                      ; 15 (15)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n                                                                                                                                                                                 ; work         ;
;                |sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|                                                      ; 17 (17)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n                                                                                                                                                                                 ; work         ;
;                |sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n|                                                      ; 19 (19)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n                                                                                                                                                                                 ; work         ;
;                |sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|                                                      ; 12 (12)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n                                                                                                                                                                                 ; work         ;
;                |sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|                                                      ; 27 (27)           ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n                                                                                                                                                                                 ; work         ;
;                |sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|                                                      ; 27 (27)           ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n                                                                                                                                                                                 ; work         ;
;                |sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|                                                      ; 27 (27)           ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n                                                                                                                                                                                 ; work         ;
;                |sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|                                                      ; 0 (0)             ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n                                                                                                                                                                                 ; work         ;
;                |sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|                                                      ; 28 (28)           ; 28 (28)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n                                                                                                                                                                                 ; work         ;
;                |sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|                                                      ; 28 (28)           ; 28 (28)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n                                                                                                                                                                                 ; work         ;
;                |sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|                                                      ; 29 (29)           ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n                                                                                                                                                                                 ; work         ;
;                |sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|                                                      ; 9 (9)             ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n                                                                                                                                                                                 ; work         ;
;                |sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|                                                      ; 11 (11)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n                                                                                                                                                                                 ; work         ;
;                |sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|                                                      ; 13 (13)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n                                                                                                                                                                                 ; work         ;
;                |sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|                                                      ; 15 (15)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n                                                                                                                                                                                 ; work         ;
;                |sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|                                                      ; 17 (17)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n                                                                                                                                                                                 ; work         ;
;                |sadd_lpm_cen:Uadd_1_lut_l_0_n_5_n|                                                      ; 19 (19)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_5_n                                                                                                                                                                                 ; work         ;
;                |sadd_lpm_cen:Uadd_1_lut_l_0_n_6_n|                                                      ; 12 (12)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_6_n                                                                                                                                                                                 ; work         ;
;                |sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|                                                      ; 27 (27)           ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n                                                                                                                                                                                 ; work         ;
;                |sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|                                                      ; 27 (27)           ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n                                                                                                                                                                                 ; work         ;
;                |sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|                                                      ; 27 (27)           ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n                                                                                                                                                                                 ; work         ;
;                |sadd_lpm_cen:Uadd_1_lut_l_1_n_3_n|                                                      ; 0 (0)             ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_3_n                                                                                                                                                                                 ; work         ;
;                |sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n|                                                      ; 28 (28)           ; 28 (28)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n                                                                                                                                                                                 ; work         ;
;                |sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|                                                      ; 28 (28)           ; 28 (28)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n                                                                                                                                                                                 ; work         ;
;                |sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n|                                                      ; 29 (29)           ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n                                                                                                                                                                                 ; work         ;
;                |sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|                                                      ; 10 (10)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n                                                                                                                                                                                 ; work         ;
;                |sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|                                                      ; 12 (12)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n                                                                                                                                                                                 ; work         ;
;                |sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|                                                      ; 14 (14)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n                                                                                                                                                                                 ; work         ;
;                |sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|                                                      ; 16 (16)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n                                                                                                                                                                                 ; work         ;
;                |sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|                                                      ; 18 (18)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n                                                                                                                                                                                 ; work         ;
;                |sadd_lpm_cen:Uadd_2_lut_l_0_n_5_n|                                                      ; 20 (20)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_5_n                                                                                                                                                                                 ; work         ;
;                |sadd_lpm_cen:Uadd_2_lut_l_0_n_6_n|                                                      ; 12 (12)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_6_n                                                                                                                                                                                 ; work         ;
;                |sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|                                                      ; 27 (27)           ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n                                                                                                                                                                                 ; work         ;
;                |sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|                                                      ; 27 (27)           ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n                                                                                                                                                                                 ; work         ;
;                |sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n|                                                      ; 27 (27)           ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n                                                                                                                                                                                 ; work         ;
;                |sadd_lpm_cen:Uadd_2_lut_l_1_n_3_n|                                                      ; 0 (0)             ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_3_n                                                                                                                                                                                 ; work         ;
;                |sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n|                                                      ; 28 (28)           ; 28 (28)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n                                                                                                                                                                                 ; work         ;
;                |sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n|                                                      ; 28 (28)           ; 28 (28)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n                                                                                                                                                                                 ; work         ;
;                |sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|                                                      ; 29 (29)           ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n                                                                                                                                                                                 ; work         ;
;                |sadd_lpm_cen:Uadd_3_lut_l_0_n_0_n|                                                      ; 14 (14)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_0_n                                                                                                                                                                                 ; work         ;
;                |sadd_lpm_cen:Uadd_3_lut_l_0_n_1_n|                                                      ; 16 (16)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_1_n                                                                                                                                                                                 ; work         ;
;                |sadd_lpm_cen:Uadd_3_lut_l_0_n_2_n|                                                      ; 18 (18)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_2_n                                                                                                                                                                                 ; work         ;
;                |sadd_lpm_cen:Uadd_3_lut_l_0_n_3_n|                                                      ; 20 (20)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_3_n                                                                                                                                                                                 ; work         ;
;                |sadd_lpm_cen:Uadd_3_lut_l_0_n_4_n|                                                      ; 22 (22)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_4_n                                                                                                                                                                                 ; work         ;
;                |sadd_lpm_cen:Uadd_3_lut_l_0_n_5_n|                                                      ; 24 (24)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_5_n                                                                                                                                                                                 ; work         ;
;                |sadd_lpm_cen:Uadd_3_lut_l_0_n_6_n|                                                      ; 12 (12)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_6_n                                                                                                                                                                                 ; work         ;
;                |sadd_lpm_cen:Uadd_3_lut_l_1_n_0_n|                                                      ; 27 (27)           ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_0_n                                                                                                                                                                                 ; work         ;
;                |sadd_lpm_cen:Uadd_3_lut_l_1_n_1_n|                                                      ; 27 (27)           ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_1_n                                                                                                                                                                                 ; work         ;
;                |sadd_lpm_cen:Uadd_3_lut_l_1_n_2_n|                                                      ; 27 (27)           ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_2_n                                                                                                                                                                                 ; work         ;
;                |sadd_lpm_cen:Uadd_3_lut_l_1_n_3_n|                                                      ; 0 (0)             ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_3_n                                                                                                                                                                                 ; work         ;
;                |sadd_lpm_cen:Uadd_3_lut_l_2_n_0_n|                                                      ; 28 (28)           ; 28 (28)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_0_n                                                                                                                                                                                 ; work         ;
;                |sadd_lpm_cen:Uadd_3_lut_l_2_n_1_n|                                                      ; 28 (28)           ; 28 (28)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_1_n                                                                                                                                                                                 ; work         ;
;                |sadd_lpm_cen:Uadd_3_lut_l_3_n_0_n|                                                      ; 29 (29)           ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_3_n_0_n                                                                                                                                                                                 ; work         ;
;                |sadd_lpm_cen:Uadd_cen_l_0_n_0_n|                                                        ; 30 (30)           ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n                                                                                                                                                                                   ; work         ;
;                |sadd_lpm_cen:Uadd_cen_l_0_n_1_n|                                                        ; 30 (30)           ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_1_n                                                                                                                                                                                   ; work         ;
;                |sadd_lpm_cen:Uadd_cen_l_1_n_0_n|                                                        ; 31 (31)           ; 31 (31)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_lpm_cen:Uadd_cen_l_1_n_0_n                                                                                                                                                                                   ; work         ;
;                |tdl_da_lc:Utdldalc0n|                                                                   ; 12 (12)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|tdl_da_lc:Utdldalc0n                                                                                                                                                                                              ; work         ;
;                |tdl_da_lc:Utdldalc10n|                                                                  ; 12 (12)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|tdl_da_lc:Utdldalc10n                                                                                                                                                                                             ; work         ;
;                |tdl_da_lc:Utdldalc11n|                                                                  ; 12 (12)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|tdl_da_lc:Utdldalc11n                                                                                                                                                                                             ; work         ;
;                |tdl_da_lc:Utdldalc12n|                                                                  ; 12 (12)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|tdl_da_lc:Utdldalc12n                                                                                                                                                                                             ; work         ;
;                |tdl_da_lc:Utdldalc13n|                                                                  ; 12 (12)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|tdl_da_lc:Utdldalc13n                                                                                                                                                                                             ; work         ;
;                |tdl_da_lc:Utdldalc14n|                                                                  ; 12 (12)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|tdl_da_lc:Utdldalc14n                                                                                                                                                                                             ; work         ;
;                |tdl_da_lc:Utdldalc15n|                                                                  ; 12 (12)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|tdl_da_lc:Utdldalc15n                                                                                                                                                                                             ; work         ;
;                |tdl_da_lc:Utdldalc16n|                                                                  ; 12 (12)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|tdl_da_lc:Utdldalc16n                                                                                                                                                                                             ; work         ;
;                |tdl_da_lc:Utdldalc17n|                                                                  ; 12 (12)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|tdl_da_lc:Utdldalc17n                                                                                                                                                                                             ; work         ;
;                |tdl_da_lc:Utdldalc18n|                                                                  ; 12 (12)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|tdl_da_lc:Utdldalc18n                                                                                                                                                                                             ; work         ;
;                |tdl_da_lc:Utdldalc19n|                                                                  ; 12 (12)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|tdl_da_lc:Utdldalc19n                                                                                                                                                                                             ; work         ;
;                |tdl_da_lc:Utdldalc1n|                                                                   ; 12 (12)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|tdl_da_lc:Utdldalc1n                                                                                                                                                                                              ; work         ;
;                |tdl_da_lc:Utdldalc20n|                                                                  ; 12 (12)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|tdl_da_lc:Utdldalc20n                                                                                                                                                                                             ; work         ;
;                |tdl_da_lc:Utdldalc21n|                                                                  ; 12 (12)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|tdl_da_lc:Utdldalc21n                                                                                                                                                                                             ; work         ;
;                |tdl_da_lc:Utdldalc22n|                                                                  ; 12 (12)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|tdl_da_lc:Utdldalc22n                                                                                                                                                                                             ; work         ;
;                |tdl_da_lc:Utdldalc23n|                                                                  ; 12 (12)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|tdl_da_lc:Utdldalc23n                                                                                                                                                                                             ; work         ;
;                |tdl_da_lc:Utdldalc24n|                                                                  ; 12 (12)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|tdl_da_lc:Utdldalc24n                                                                                                                                                                                             ; work         ;
;                |tdl_da_lc:Utdldalc25n|                                                                  ; 12 (12)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|tdl_da_lc:Utdldalc25n                                                                                                                                                                                             ; work         ;
;                |tdl_da_lc:Utdldalc26n|                                                                  ; 12 (12)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|tdl_da_lc:Utdldalc26n                                                                                                                                                                                             ; work         ;
;                |tdl_da_lc:Utdldalc27n|                                                                  ; 12 (12)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|tdl_da_lc:Utdldalc27n                                                                                                                                                                                             ; work         ;
;                |tdl_da_lc:Utdldalc28n|                                                                  ; 12 (12)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|tdl_da_lc:Utdldalc28n                                                                                                                                                                                             ; work         ;
;                |tdl_da_lc:Utdldalc29n|                                                                  ; 12 (12)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|tdl_da_lc:Utdldalc29n                                                                                                                                                                                             ; work         ;
;                |tdl_da_lc:Utdldalc2n|                                                                   ; 12 (12)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|tdl_da_lc:Utdldalc2n                                                                                                                                                                                              ; work         ;
;                |tdl_da_lc:Utdldalc30n|                                                                  ; 12 (12)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|tdl_da_lc:Utdldalc30n                                                                                                                                                                                             ; work         ;
;                |tdl_da_lc:Utdldalc31n|                                                                  ; 12 (12)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|tdl_da_lc:Utdldalc31n                                                                                                                                                                                             ; work         ;
;                |tdl_da_lc:Utdldalc32n|                                                                  ; 12 (12)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|tdl_da_lc:Utdldalc32n                                                                                                                                                                                             ; work         ;
;                |tdl_da_lc:Utdldalc33n|                                                                  ; 12 (12)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|tdl_da_lc:Utdldalc33n                                                                                                                                                                                             ; work         ;
;                |tdl_da_lc:Utdldalc34n|                                                                  ; 12 (12)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|tdl_da_lc:Utdldalc34n                                                                                                                                                                                             ; work         ;
;                |tdl_da_lc:Utdldalc35n|                                                                  ; 12 (12)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|tdl_da_lc:Utdldalc35n                                                                                                                                                                                             ; work         ;
;                |tdl_da_lc:Utdldalc36n|                                                                  ; 12 (12)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|tdl_da_lc:Utdldalc36n                                                                                                                                                                                             ; work         ;
;                |tdl_da_lc:Utdldalc3n|                                                                   ; 12 (12)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|tdl_da_lc:Utdldalc3n                                                                                                                                                                                              ; work         ;
;                |tdl_da_lc:Utdldalc4n|                                                                   ; 12 (12)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|tdl_da_lc:Utdldalc4n                                                                                                                                                                                              ; work         ;
;                |tdl_da_lc:Utdldalc5n|                                                                   ; 12 (12)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|tdl_da_lc:Utdldalc5n                                                                                                                                                                                              ; work         ;
;                |tdl_da_lc:Utdldalc6n|                                                                   ; 12 (12)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|tdl_da_lc:Utdldalc6n                                                                                                                                                                                              ; work         ;
;                |tdl_da_lc:Utdldalc7n|                                                                   ; 13 (13)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|tdl_da_lc:Utdldalc7n                                                                                                                                                                                              ; work         ;
;                |tdl_da_lc:Utdldalc8n|                                                                   ; 12 (12)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|tdl_da_lc:Utdldalc8n                                                                                                                                                                                              ; work         ;
;                |tdl_da_lc:Utdldalc9n|                                                                   ; 12 (12)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|tdl_da_lc:Utdldalc9n                                                                                                                                                                                              ; work         ;
;       |sc_fifo_12w_4096d:spi_read_cha0_dat_fifo|                                                        ; 65 (0)            ; 53 (0)       ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|sc_fifo_12w_4096d:spi_read_cha0_dat_fifo                                                                                                                                                                                                                                                                   ; work         ;
;          |scfifo:scfifo_component|                                                                      ; 65 (0)            ; 53 (0)       ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|sc_fifo_12w_4096d:spi_read_cha0_dat_fifo|scfifo:scfifo_component                                                                                                                                                                                                                                           ; work         ;
;             |scfifo_rn31:auto_generated|                                                                ; 65 (0)            ; 53 (0)       ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|sc_fifo_12w_4096d:spi_read_cha0_dat_fifo|scfifo:scfifo_component|scfifo_rn31:auto_generated                                                                                                                                                                                                                ; work         ;
;                |a_dpfifo_2u31:dpfifo|                                                                   ; 65 (30)           ; 53 (18)      ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|sc_fifo_12w_4096d:spi_read_cha0_dat_fifo|scfifo:scfifo_component|scfifo_rn31:auto_generated|a_dpfifo_2u31:dpfifo                                                                                                                                                                                           ; work         ;
;                   |altsyncram_58e1:FIFOram|                                                             ; 0 (0)             ; 0 (0)        ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|sc_fifo_12w_4096d:spi_read_cha0_dat_fifo|scfifo:scfifo_component|scfifo_rn31:auto_generated|a_dpfifo_2u31:dpfifo|altsyncram_58e1:FIFOram                                                                                                                                                                   ; work         ;
;                   |cntr_bbb:rd_ptr_msb|                                                                 ; 11 (11)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|sc_fifo_12w_4096d:spi_read_cha0_dat_fifo|scfifo:scfifo_component|scfifo_rn31:auto_generated|a_dpfifo_2u31:dpfifo|cntr_bbb:rd_ptr_msb                                                                                                                                                                       ; work         ;
;                   |cntr_cbb:wr_ptr|                                                                     ; 12 (12)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|sc_fifo_12w_4096d:spi_read_cha0_dat_fifo|scfifo:scfifo_component|scfifo_rn31:auto_generated|a_dpfifo_2u31:dpfifo|cntr_cbb:wr_ptr                                                                                                                                                                           ; work         ;
;                   |cntr_ob7:usedw_counter|                                                              ; 12 (12)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|sc_fifo_12w_4096d:spi_read_cha0_dat_fifo|scfifo:scfifo_component|scfifo_rn31:auto_generated|a_dpfifo_2u31:dpfifo|cntr_ob7:usedw_counter                                                                                                                                                                    ; work         ;
;       |sc_fifo_12w_4096d:spi_read_cha1_dat_fifo|                                                        ; 65 (0)            ; 53 (0)       ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|sc_fifo_12w_4096d:spi_read_cha1_dat_fifo                                                                                                                                                                                                                                                                   ; work         ;
;          |scfifo:scfifo_component|                                                                      ; 65 (0)            ; 53 (0)       ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|sc_fifo_12w_4096d:spi_read_cha1_dat_fifo|scfifo:scfifo_component                                                                                                                                                                                                                                           ; work         ;
;             |scfifo_rn31:auto_generated|                                                                ; 65 (0)            ; 53 (0)       ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|sc_fifo_12w_4096d:spi_read_cha1_dat_fifo|scfifo:scfifo_component|scfifo_rn31:auto_generated                                                                                                                                                                                                                ; work         ;
;                |a_dpfifo_2u31:dpfifo|                                                                   ; 65 (30)           ; 53 (18)      ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|sc_fifo_12w_4096d:spi_read_cha1_dat_fifo|scfifo:scfifo_component|scfifo_rn31:auto_generated|a_dpfifo_2u31:dpfifo                                                                                                                                                                                           ; work         ;
;                   |altsyncram_58e1:FIFOram|                                                             ; 0 (0)             ; 0 (0)        ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|sc_fifo_12w_4096d:spi_read_cha1_dat_fifo|scfifo:scfifo_component|scfifo_rn31:auto_generated|a_dpfifo_2u31:dpfifo|altsyncram_58e1:FIFOram                                                                                                                                                                   ; work         ;
;                   |cntr_bbb:rd_ptr_msb|                                                                 ; 11 (11)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|sc_fifo_12w_4096d:spi_read_cha1_dat_fifo|scfifo:scfifo_component|scfifo_rn31:auto_generated|a_dpfifo_2u31:dpfifo|cntr_bbb:rd_ptr_msb                                                                                                                                                                       ; work         ;
;                   |cntr_cbb:wr_ptr|                                                                     ; 12 (12)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|sc_fifo_12w_4096d:spi_read_cha1_dat_fifo|scfifo:scfifo_component|scfifo_rn31:auto_generated|a_dpfifo_2u31:dpfifo|cntr_cbb:wr_ptr                                                                                                                                                                           ; work         ;
;                   |cntr_ob7:usedw_counter|                                                              ; 12 (12)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|spi_slave_for_stm32:inst4|sc_fifo_12w_4096d:spi_read_cha1_dat_fifo|scfifo:scfifo_component|scfifo_rn31:auto_generated|a_dpfifo_2u31:dpfifo|cntr_ob7:usedw_counter                                                                                                                                                                    ; work         ;
;    |write_ad9231_cfg_by_fpga_spi:inst1|                                                                 ; 107 (0)           ; 88 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|write_ad9231_cfg_by_fpga_spi:inst1                                                                                                                                                                                                                                                                                                   ; work         ;
;       |AD9231_spi:ad_spi1|                                                                              ; 107 (62)          ; 88 (47)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|write_ad9231_cfg_by_fpga_spi:inst1|AD9231_spi:ad_spi1                                                                                                                                                                                                                                                                                ; work         ;
;          |DETECT_L2H_SIG:ad9231_spi_detect_one_second_clk_l2h|                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|write_ad9231_cfg_by_fpga_spi:inst1|AD9231_spi:ad_spi1|DETECT_L2H_SIG:ad9231_spi_detect_one_second_clk_l2h                                                                                                                                                                                                                            ; work         ;
;          |master_spi:spi_m|                                                                             ; 45 (45)           ; 39 (39)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |123456789|write_ad9231_cfg_by_fpga_spi:inst1|AD9231_spi:ad_spi1|master_spi:spi_m                                                                                                                                                                                                                                                               ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                                                                               ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k224:auto_generated|ALTSYNCRAM                                                              ; AUTO ; Simple Dual Port ; 2048         ; 70           ; 2048         ; 70           ; 143360 ; None ;
; spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_chh1:auto_generated|a_dpfifo_5s81:dpfifo|altsyncram_osf1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 8            ; 14           ; 8            ; 14           ; 112    ; None ;
; spi_slave_for_stm32:inst4|sc_fifo_12w_4096d:spi_read_cha0_dat_fifo|scfifo:scfifo_component|scfifo_rn31:auto_generated|a_dpfifo_2u31:dpfifo|altsyncram_58e1:FIFOram|ALTSYNCRAM                                                                                      ; AUTO ; Simple Dual Port ; 4096         ; 12           ; 4096         ; 12           ; 49152  ; None ;
; spi_slave_for_stm32:inst4|sc_fifo_12w_4096d:spi_read_cha1_dat_fifo|scfifo:scfifo_component|scfifo_rn31:auto_generated|a_dpfifo_2u31:dpfifo|altsyncram_58e1:FIFOram|ALTSYNCRAM                                                                                      ; AUTO ; Simple Dual Port ; 4096         ; 12           ; 4096         ; 12           ; 49152  ; None ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name             ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                 ; IP Include File                                                                                          ;
+--------+--------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+
; Altera ; ALTPLL                   ; 13.1    ; N/A          ; N/A          ; |123456789|pll:inst                                                                                                                                             ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/pll.v                                                                  ;
; Altera ; FIR Compiler             ; 13.1    ; N/A          ; N/A          ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m                                                                                                  ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/low_pass_10m.v                                                         ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_cen:U_0_sym_add              ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/sadd_cen.v                                        ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_cen:U_0_sym_add              ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/sadd_cen.v                                        ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_cen:U_0_sym_add              ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/sadd_cen.v                                        ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_cen:U_0_sym_add              ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/sadd_cen.v                                        ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_cen:U_0_sym_add              ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/sadd_cen.v                                        ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_cen:U_0_sym_add              ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/sadd_cen.v                                        ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_cen:U_0_sym_add              ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/sadd_cen.v                                        ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_cen:U_0_sym_add              ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/sadd_cen.v                                        ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_cen:U_0_sym_add              ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/sadd_cen.v                                        ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_cen:U_0_sym_add              ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/sadd_cen.v                                        ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_cen:U_0_sym_add              ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/sadd_cen.v                                        ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_cen:U_0_sym_add              ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/sadd_cen.v                                        ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_cen:U_0_sym_add              ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/sadd_cen.v                                        ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_cen:U_0_sym_add              ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/sadd_cen.v                                        ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_cen:U_0_sym_add              ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/sadd_cen.v                                        ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_cen:U_0_sym_add              ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/sadd_cen.v                                        ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_cen:U_0_sym_add              ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/sadd_cen.v                                        ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_cen:U_0_sym_add              ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/sadd_cen.v                                        ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_cen:U_0_sym_add              ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/sadd_cen.v                                        ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|par_ctrl:Uctrl                    ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/par_ctrl.v                                        ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|mac_tl:Umtl                       ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/mac_tl.v                                          ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|rom_lut_r_cen:Ur0_n_0_pp          ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|rom_lut_r_cen:Ur0_n_0_pp          ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|rom_lut_r_cen:Ur0_n_0_pp          ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|rom_lut_r_cen:Ur0_n_0_pp          ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|rom_lut_r_cen:Ur0_n_0_pp          ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|rom_lut_r_cen:Ur0_n_0_pp          ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|rom_lut_r_cen:Ur0_n_0_pp          ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|rom_lut_r_cen:Ur0_n_0_pp          ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|rom_lut_r_cen:Ur0_n_0_pp          ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|rom_lut_r_cen:Ur0_n_0_pp          ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|rom_lut_r_cen:Ur0_n_0_pp          ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|rom_lut_r_cen:Ur0_n_0_pp          ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|rom_lut_r_cen:Ur0_n_0_pp          ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|rom_lut_r_cen:Ur0_n_0_pp          ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|rom_lut_r_cen:Ur0_n_0_pp          ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|rom_lut_r_cen:Ur0_n_0_pp          ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|rom_lut_r_cen:Ur0_n_0_pp          ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|rom_lut_r_cen:Ur0_n_0_pp          ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|rom_lut_r_cen:Ur0_n_0_pp          ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|rom_lut_r_cen:Ur0_n_0_pp          ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|rom_lut_r_cen:Ur0_n_0_pp          ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|rom_lut_r_cen:Ur0_n_0_pp          ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|rom_lut_r_cen:Ur0_n_0_pp          ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|rom_lut_r_cen:Ur0_n_0_pp          ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|rom_lut_r_cen:Ur0_n_0_pp          ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|rom_lut_r_cen:Ur0_n_0_pp          ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|rom_lut_r_cen:Ur0_n_0_pp          ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|rom_lut_r_cen:Ur0_n_0_pp          ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|rom_lut_r_cen:Ur0_n_0_pp          ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|rom_lut_r_cen:Ur0_n_0_pp          ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|rom_lut_r_cen:Ur0_n_0_pp          ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|rom_lut_r_cen:Ur0_n_0_pp          ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|rom_lut_r_cen:Ur0_n_0_pp          ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|rom_lut_r_cen:Ur0_n_0_pp          ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|rom_lut_r_cen:Ur0_n_0_pp          ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|rom_lut_r_cen:Ur0_n_0_pp          ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|rom_lut_r_cen:Ur0_n_0_pp          ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|rom_lut_r_cen:Ur0_n_0_pp          ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|rom_lut_r_cen:Ur0_n_0_pp          ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|rom_lut_r_cen:Ur0_n_0_pp          ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|rom_lut_r_cen:Ur0_n_0_pp          ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|rom_lut_r_cen:Ur0_n_0_pp          ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|rom_lut_r_cen:Ur0_n_0_pp          ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|rom_lut_r_cen:Ur0_n_0_pp          ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|rom_lut_r_cen:Ur0_n_0_pp          ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|rom_lut_r_cen:Ur0_n_0_pp          ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|rom_lut_r_cen:Ur0_n_0_pp          ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|rom_lut_r_cen:Ur0_n_0_pp          ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|rom_lut_r_cen:Ur0_n_0_pp          ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|rom_lut_r_cen:Ur0_n_0_pp          ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|rom_lut_r_cen:Ur0_n_0_pp          ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|rom_lut_r_cen:Ur0_n_0_pp          ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|tdl_da_lc:Utdldalc0n              ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|tdl_da_lc:Utdldalc0n              ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|tdl_da_lc:Utdldalc0n              ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|tdl_da_lc:Utdldalc0n              ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|tdl_da_lc:Utdldalc0n              ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|tdl_da_lc:Utdldalc0n              ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|tdl_da_lc:Utdldalc0n              ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|tdl_da_lc:Utdldalc0n              ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|tdl_da_lc:Utdldalc0n              ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|tdl_da_lc:Utdldalc0n              ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|tdl_da_lc:Utdldalc0n              ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|tdl_da_lc:Utdldalc0n              ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|tdl_da_lc:Utdldalc0n              ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|tdl_da_lc:Utdldalc0n              ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|tdl_da_lc:Utdldalc0n              ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|tdl_da_lc:Utdldalc0n              ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|tdl_da_lc:Utdldalc0n              ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|tdl_da_lc:Utdldalc0n              ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|tdl_da_lc:Utdldalc0n              ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|tdl_da_lc:Utdldalc0n              ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|tdl_da_lc:Utdldalc0n              ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|tdl_da_lc:Utdldalc0n              ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|tdl_da_lc:Utdldalc0n              ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|tdl_da_lc:Utdldalc0n              ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|tdl_da_lc:Utdldalc0n              ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|tdl_da_lc:Utdldalc0n              ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|tdl_da_lc:Utdldalc0n              ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|tdl_da_lc:Utdldalc0n              ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|tdl_da_lc:Utdldalc0n              ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|tdl_da_lc:Utdldalc0n              ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|tdl_da_lc:Utdldalc0n              ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|tdl_da_lc:Utdldalc0n              ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|tdl_da_lc:Utdldalc0n              ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|tdl_da_lc:Utdldalc0n              ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|tdl_da_lc:Utdldalc0n              ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|tdl_da_lc:Utdldalc0n              ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|tdl_da_lc:Utdldalc0n              ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl   ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/auk_dspip_avalon_streaming_controller_fir_131.vhd ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink              ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/auk_dspip_avalon_streaming_sink_fir_131.vhd       ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source          ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/fir_compiler-library/auk_dspip_avalon_streaming_source_fir_131.vhd     ;
; Altera ; FIFO                     ; 13.1    ; N/A          ; N/A          ; |123456789|spi_slave_for_stm32:inst4|sc_fifo_12w_4096d:spi_read_cha0_dat_fifo                                                                                   ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/sc_fifo_12w_4096d.v                                                    ;
; Altera ; FIFO                     ; 13.1    ; N/A          ; N/A          ; |123456789|spi_slave_for_stm32:inst4|sc_fifo_12w_4096d:spi_read_cha1_dat_fifo                                                                                   ; F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/sc_fifo_12w_4096d.v                                                    ;
+--------+--------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |123456789|spi_slave_for_stm32:inst4|SPI_SLAVE_CS                               ;
+-------------------------+-------------------------+-------------------------+-------------------+
; Name                    ; SPI_SLAVE_CS.RW_SUCCESS ; SPI_SLAVE_CS.RW_BIT_DAT ; SPI_SLAVE_CS.IDLE ;
+-------------------------+-------------------------+-------------------------+-------------------+
; SPI_SLAVE_CS.IDLE       ; 0                       ; 0                       ; 0                 ;
; SPI_SLAVE_CS.RW_BIT_DAT ; 0                       ; 1                       ; 1                 ;
; SPI_SLAVE_CS.RW_SUCCESS ; 1                       ; 0                       ; 1                 ;
+-------------------------+-------------------------+-------------------------+-------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |123456789|spi_slave_for_stm32:inst4|SAVE_AD9238_CHAx_DAT_TO_FIFO:save_ad9238_cha1_dat_to_fifo|write_ad923x_dat_to_fifo_cs                   ;
+-------------------------------------------+-------------------------------------------+-----------------------------------+----------------------------------+
; Name                                      ; write_ad923x_dat_to_fifo_cs.WRITE_SUCCESS ; write_ad923x_dat_to_fifo_cs.START ; write_ad923x_dat_to_fifo_cs.IDLE ;
+-------------------------------------------+-------------------------------------------+-----------------------------------+----------------------------------+
; write_ad923x_dat_to_fifo_cs.IDLE          ; 0                                         ; 0                                 ; 0                                ;
; write_ad923x_dat_to_fifo_cs.START         ; 0                                         ; 1                                 ; 1                                ;
; write_ad923x_dat_to_fifo_cs.WRITE_SUCCESS ; 1                                         ; 0                                 ; 1                                ;
+-------------------------------------------+-------------------------------------------+-----------------------------------+----------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |123456789|spi_slave_for_stm32:inst4|SAVE_AD9238_CHAx_DAT_TO_FIFO:save_ad9238_cha0_dat_to_fifo|write_ad923x_dat_to_fifo_cs                   ;
+-------------------------------------------+-------------------------------------------+-----------------------------------+----------------------------------+
; Name                                      ; write_ad923x_dat_to_fifo_cs.WRITE_SUCCESS ; write_ad923x_dat_to_fifo_cs.START ; write_ad923x_dat_to_fifo_cs.IDLE ;
+-------------------------------------------+-------------------------------------------+-----------------------------------+----------------------------------+
; write_ad923x_dat_to_fifo_cs.IDLE          ; 0                                         ; 0                                 ; 0                                ;
; write_ad923x_dat_to_fifo_cs.START         ; 0                                         ; 1                                 ; 1                                ;
; write_ad923x_dat_to_fifo_cs.WRITE_SUCCESS ; 1                                         ; 0                                 ; 1                                ;
+-------------------------------------------+-------------------------------------------+-----------------------------------+----------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|source_state ;
+---------------------+-------------------+---------------------+-------------------+------------------+------------------------------------------------------------------------------+
; Name                ; source_state.end1 ; source_state.st_err ; source_state.run1 ; source_state.sop ; source_state.start                                                           ;
+---------------------+-------------------+---------------------+-------------------+------------------+------------------------------------------------------------------------------+
; source_state.start  ; 0                 ; 0                   ; 0                 ; 0                ; 0                                                                            ;
; source_state.sop    ; 0                 ; 0                   ; 0                 ; 1                ; 1                                                                            ;
; source_state.run1   ; 0                 ; 0                   ; 1                 ; 0                ; 1                                                                            ;
; source_state.st_err ; 0                 ; 1                   ; 0                 ; 0                ; 1                                                                            ;
; source_state.end1   ; 1                 ; 0                   ; 0                 ; 0                ; 1                                                                            ;
+---------------------+-------------------+---------------------+-------------------+------------------+------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|sink_out_state ;
+------------------------------------+--------------------------------+------------------------------------+------------------------------------------------------------------------+
; Name                               ; sink_out_state.empty_and_ready ; sink_out_state.empty_and_not_ready ; sink_out_state.normal                                                  ;
+------------------------------------+--------------------------------+------------------------------------+------------------------------------------------------------------------+
; sink_out_state.normal              ; 0                              ; 0                                  ; 0                                                                      ;
; sink_out_state.empty_and_not_ready ; 0                              ; 1                                  ; 1                                                                      ;
; sink_out_state.empty_and_ready     ; 1                              ; 0                                  ; 1                                                                      ;
+------------------------------------+--------------------------------+------------------------------------+------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|sink_state ;
+-------------------+-----------------+-------------------+-----------------+------------------+--------------------------------------------------------------------------------+
; Name              ; sink_state.end1 ; sink_state.st_err ; sink_state.run1 ; sink_state.stall ; sink_state.start                                                               ;
+-------------------+-----------------+-------------------+-----------------+------------------+--------------------------------------------------------------------------------+
; sink_state.start  ; 0               ; 0                 ; 0               ; 0                ; 0                                                                              ;
; sink_state.stall  ; 0               ; 0                 ; 0               ; 1                ; 1                                                                              ;
; sink_state.run1   ; 0               ; 0                 ; 1               ; 0                ; 1                                                                              ;
; sink_state.st_err ; 0               ; 1                 ; 0               ; 0                ; 1                                                                              ;
; sink_state.end1   ; 1               ; 0                 ; 0               ; 0                ; 1                                                                              ;
+-------------------+-----------------+-------------------+-----------------+------------------+--------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------+
; State Machine - |123456789|write_ad9231_cfg_by_fpga_spi:inst1|AD9231_spi:ad_spi1|master_spi:spi_m|cur ;
+------------+----------+----------+--------------------------------------------------------------------+
; Name       ; cur.send ; cur.idle ; cur.finish                                                         ;
+------------+----------+----------+--------------------------------------------------------------------+
; cur.finish ; 0        ; 0        ; 0                                                                  ;
; cur.send   ; 1        ; 0        ; 1                                                                  ;
; cur.idle   ; 0        ; 1        ; 1                                                                  ;
+------------+----------+----------+--------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; spi_slave_for_stm32:inst4|CHANGE_RATE_THR[1][11]                                                                                                             ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHANGE_RATE_THR[1][10]                                                                                                             ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHANGE_RATE_THR[1][9]                                                                                                              ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHANGE_RATE_THR[1][8]                                                                                                              ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHANGE_RATE_THR[1][7]                                                                                                              ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHANGE_RATE_THR[1][6]                                                                                                              ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHANGE_RATE_THR[1][5]                                                                                                              ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHANGE_RATE_THR[1][4]                                                                                                              ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHANGE_RATE_THR[1][3]                                                                                                              ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHANGE_RATE_THR[1][2]                                                                                                              ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHANGE_RATE_THR[1][1]                                                                                                              ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHANGE_RATE_THR[1][0]                                                                                                              ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHANGE_RATE_THR[0][11]                                                                                                             ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHANGE_RATE_THR[0][10]                                                                                                             ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHANGE_RATE_THR[0][9]                                                                                                              ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHANGE_RATE_THR[0][8]                                                                                                              ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHANGE_RATE_THR[0][7]                                                                                                              ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHANGE_RATE_THR[0][6]                                                                                                              ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHANGE_RATE_THR[0][5]                                                                                                              ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHANGE_RATE_THR[0][4]                                                                                                              ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHANGE_RATE_THR[0][3]                                                                                                              ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHANGE_RATE_THR[0][2]                                                                                                              ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHANGE_RATE_THR[0][1]                                                                                                              ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHANGE_RATE_THR[0][0]                                                                                                              ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|dat_write_to_stm32[15]                                                                                                             ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|dat_write_to_stm32[14]                                                                                                             ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|dat_write_to_stm32[13]                                                                                                             ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|dat_write_to_stm32[12]                                                                                                             ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|dat_write_to_stm32[11]                                                                                                             ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|dat_write_to_stm32[10]                                                                                                             ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|dat_write_to_stm32[9]                                                                                                              ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|dat_write_to_stm32[8]                                                                                                              ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|dat_write_to_stm32[7]                                                                                                              ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|dat_write_to_stm32[6]                                                                                                              ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|dat_write_to_stm32[5]                                                                                                              ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|dat_write_to_stm32[4]                                                                                                              ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|dat_write_to_stm32[3]                                                                                                              ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|dat_write_to_stm32[2]                                                                                                              ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|dat_write_to_stm32[1]                                                                                                              ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|dat_write_to_stm32[0]                                                                                                              ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_THR_REG[1][15]                                                                                                                 ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_THR_REG[1][14]                                                                                                                 ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_THR_REG[1][13]                                                                                                                 ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_THR_REG[1][12]                                                                                                                 ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_THR_REG[1][11]                                                                                                                 ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_THR_REG[1][10]                                                                                                                 ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_THR_REG[1][9]                                                                                                                  ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_THR_REG[1][8]                                                                                                                  ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_THR_REG[1][7]                                                                                                                  ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_THR_REG[1][6]                                                                                                                  ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_THR_REG[1][5]                                                                                                                  ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_THR_REG[1][4]                                                                                                                  ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_THR_REG[1][3]                                                                                                                  ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_THR_REG[1][2]                                                                                                                  ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_THR_REG[1][1]                                                                                                                  ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_THR_REG[1][0]                                                                                                                  ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_THR_REG[0][15]                                                                                                                 ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_THR_REG[0][14]                                                                                                                 ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_THR_REG[0][13]                                                                                                                 ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_THR_REG[0][12]                                                                                                                 ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_THR_REG[0][11]                                                                                                                 ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_THR_REG[0][10]                                                                                                                 ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_THR_REG[0][9]                                                                                                                  ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_THR_REG[0][8]                                                                                                                  ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_THR_REG[0][7]                                                                                                                  ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_THR_REG[0][6]                                                                                                                  ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_THR_REG[0][5]                                                                                                                  ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_THR_REG[0][4]                                                                                                                  ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_THR_REG[0][3]                                                                                                                  ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_THR_REG[0][2]                                                                                                                  ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_THR_REG[0][1]                                                                                                                  ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_THR_REG[0][0]                                                                                                                  ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHA_RUN_REG[15]                                                                                                                    ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHA_RUN_REG[14]                                                                                                                    ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHA_RUN_REG[13]                                                                                                                    ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHA_RUN_REG[12]                                                                                                                    ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHA_RUN_REG[11]                                                                                                                    ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHA_RUN_REG[10]                                                                                                                    ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHA_RUN_REG[9]                                                                                                                     ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHA_RUN_REG[8]                                                                                                                     ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHA_RUN_REG[7]                                                                                                                     ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHA_RUN_REG[6]                                                                                                                     ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHA_RUN_REG[5]                                                                                                                     ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHA_RUN_REG[4]                                                                                                                     ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHA_RUN_REG[3]                                                                                                                     ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHA_RUN_REG[2]                                                                                                                     ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHA_RUN_REG[1]                                                                                                                     ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHA_RUN_REG[0]                                                                                                                     ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_LEN_H[0][15]                                                                                                                   ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_LEN_H[0][14]                                                                                                                   ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_LEN_H[0][13]                                                                                                                   ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_LEN_H[0][12]                                                                                                                   ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_LEN_H[0][11]                                                                                                                   ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_LEN_H[0][10]                                                                                                                   ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_LEN_H[0][9]                                                                                                                    ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_LEN_H[0][8]                                                                                                                    ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_LEN_H[0][7]                                                                                                                    ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_LEN_H[0][6]                                                                                                                    ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_LEN_H[0][5]                                                                                                                    ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_LEN_H[0][4]                                                                                                                    ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_LEN_H[0][3]                                                                                                                    ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_LEN_H[0][2]                                                                                                                    ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_LEN_H[0][1]                                                                                                                    ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_LEN_H[0][0]                                                                                                                    ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_LEN_L[0][15]                                                                                                                   ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_LEN_L[0][14]                                                                                                                   ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_LEN_L[0][13]                                                                                                                   ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_LEN_L[0][12]                                                                                                                   ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_LEN_L[0][11]                                                                                                                   ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_LEN_L[0][10]                                                                                                                   ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_LEN_L[0][9]                                                                                                                    ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_LEN_L[0][8]                                                                                                                    ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_LEN_L[0][7]                                                                                                                    ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_LEN_L[0][6]                                                                                                                    ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_LEN_L[0][5]                                                                                                                    ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_LEN_L[0][4]                                                                                                                    ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_LEN_L[0][3]                                                                                                                    ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_LEN_L[0][2]                                                                                                                    ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_LEN_L[0][1]                                                                                                                    ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_LEN_L[0][0]                                                                                                                    ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_LEN_H[1][15]                                                                                                                   ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_LEN_H[1][14]                                                                                                                   ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_LEN_H[1][13]                                                                                                                   ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_LEN_H[1][12]                                                                                                                   ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_LEN_H[1][11]                                                                                                                   ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_LEN_H[1][10]                                                                                                                   ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_LEN_H[1][9]                                                                                                                    ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_LEN_H[1][8]                                                                                                                    ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_LEN_H[1][7]                                                                                                                    ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_LEN_H[1][6]                                                                                                                    ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_LEN_H[1][5]                                                                                                                    ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_LEN_H[1][4]                                                                                                                    ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_LEN_H[1][3]                                                                                                                    ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_LEN_H[1][2]                                                                                                                    ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_LEN_H[1][1]                                                                                                                    ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_LEN_H[1][0]                                                                                                                    ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_LEN_L[1][15]                                                                                                                   ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_LEN_L[1][14]                                                                                                                   ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_LEN_L[1][13]                                                                                                                   ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_LEN_L[1][12]                                                                                                                   ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_LEN_L[1][11]                                                                                                                   ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_LEN_L[1][10]                                                                                                                   ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_LEN_L[1][9]                                                                                                                    ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_LEN_L[1][8]                                                                                                                    ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_LEN_L[1][7]                                                                                                                    ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_LEN_L[1][6]                                                                                                                    ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_LEN_L[1][5]                                                                                                                    ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_LEN_L[1][4]                                                                                                                    ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_LEN_L[1][3]                                                                                                                    ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_LEN_L[1][2]                                                                                                                    ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_LEN_L[1][1]                                                                                                                    ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_LEN_L[1][0]                                                                                                                    ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|dat_receive_from_stm32[30]                                                                                                         ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|dat_receive_from_stm32[29]                                                                                                         ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|dat_receive_from_stm32[28]                                                                                                         ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|dat_receive_from_stm32[27]                                                                                                         ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|dat_receive_from_stm32[26]                                                                                                         ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|dat_receive_from_stm32[25]                                                                                                         ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|dat_receive_from_stm32[24]                                                                                                         ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|dat_receive_from_stm32[23]                                                                                                         ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|dat_receive_from_stm32[22]                                                                                                         ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|dat_receive_from_stm32[21]                                                                                                         ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|dat_receive_from_stm32[20]                                                                                                         ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|dat_receive_from_stm32[19]                                                                                                         ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|dat_receive_from_stm32[18]                                                                                                         ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|dat_receive_from_stm32[17]                                                                                                         ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|dat_receive_from_stm32[16]                                                                                                         ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|dat_receive_from_stm32[15]                                                                                                         ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|dat_receive_from_stm32[14]                                                                                                         ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|dat_receive_from_stm32[13]                                                                                                         ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|dat_receive_from_stm32[12]                                                                                                         ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|dat_receive_from_stm32[11]                                                                                                         ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|dat_receive_from_stm32[10]                                                                                                         ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|dat_receive_from_stm32[9]                                                                                                          ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|dat_receive_from_stm32[8]                                                                                                          ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|dat_receive_from_stm32[7]                                                                                                          ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|dat_receive_from_stm32[6]                                                                                                          ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|dat_receive_from_stm32[5]                                                                                                          ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|dat_receive_from_stm32[4]                                                                                                          ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|dat_receive_from_stm32[3]                                                                                                          ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|dat_receive_from_stm32[2]                                                                                                          ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|dat_receive_from_stm32[1]                                                                                                          ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|dat_receive_from_stm32[0]                                                                                                          ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|spi_clk_cnt[31]                                                                                                                    ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|spi_clk_cnt[30]                                                                                                                    ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|spi_clk_cnt[29]                                                                                                                    ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|spi_clk_cnt[28]                                                                                                                    ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|spi_clk_cnt[27]                                                                                                                    ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|spi_clk_cnt[26]                                                                                                                    ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|spi_clk_cnt[25]                                                                                                                    ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|spi_clk_cnt[24]                                                                                                                    ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|spi_clk_cnt[23]                                                                                                                    ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|spi_clk_cnt[22]                                                                                                                    ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|spi_clk_cnt[21]                                                                                                                    ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|spi_clk_cnt[20]                                                                                                                    ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|spi_clk_cnt[19]                                                                                                                    ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|spi_clk_cnt[18]                                                                                                                    ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|spi_clk_cnt[17]                                                                                                                    ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|spi_clk_cnt[16]                                                                                                                    ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|spi_clk_cnt[15]                                                                                                                    ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|spi_clk_cnt[14]                                                                                                                    ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|spi_clk_cnt[13]                                                                                                                    ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|spi_clk_cnt[12]                                                                                                                    ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|spi_clk_cnt[11]                                                                                                                    ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|spi_clk_cnt[10]                                                                                                                    ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|spi_clk_cnt[9]                                                                                                                     ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|spi_clk_cnt[8]                                                                                                                     ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|spi_clk_cnt[7]                                                                                                                     ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|spi_clk_cnt[6]                                                                                                                     ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|spi_clk_cnt[5]                                                                                                                     ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|spi_clk_cnt[4]                                                                                                                     ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|spi_clk_cnt[3]                                                                                                                     ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|spi_clk_cnt[2]                                                                                                                     ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|spi_clk_cnt[1]                                                                                                                     ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|spi_clk_cnt[0]                                                                                                                     ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|cmd_from_stm32[3]                                                                                                                  ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|cmd_from_stm32[2]                                                                                                                  ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|cmd_from_stm32[1]                                                                                                                  ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|cmd_from_stm32[0]                                                                                                                  ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|cha_from_stm32[3]                                                                                                                  ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|cha_from_stm32[2]                                                                                                                  ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|cha_from_stm32[1]                                                                                                                  ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|cha_from_stm32[0]                                                                                                                  ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|reg_addr_receive_from_stm32[7]                                                                                                     ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|reg_addr_receive_from_stm32[6]                                                                                                     ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|reg_addr_receive_from_stm32[5]                                                                                                     ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|reg_addr_receive_from_stm32[4]                                                                                                     ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|reg_addr_receive_from_stm32[3]                                                                                                     ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|reg_addr_receive_from_stm32[2]                                                                                                     ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|reg_addr_receive_from_stm32[1]                                                                                                     ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|reg_addr_receive_from_stm32[0]                                                                                                     ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|stm32_read_one_new_dat_flag                                                                                                        ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|ONE_SECOND_CNT_H[15]                                                                                                               ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|ONE_SECOND_CNT_H[14]                                                                                                               ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|ONE_SECOND_CNT_H[13]                                                                                                               ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|ONE_SECOND_CNT_H[12]                                                                                                               ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|ONE_SECOND_CNT_H[11]                                                                                                               ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|ONE_SECOND_CNT_H[10]                                                                                                               ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|ONE_SECOND_CNT_H[9]                                                                                                                ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|ONE_SECOND_CNT_H[8]                                                                                                                ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|ONE_SECOND_CNT_H[7]                                                                                                                ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|ONE_SECOND_CNT_H[6]                                                                                                                ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|ONE_SECOND_CNT_H[5]                                                                                                                ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|ONE_SECOND_CNT_H[4]                                                                                                                ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|ONE_SECOND_CNT_H[3]                                                                                                                ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|ONE_SECOND_CNT_H[2]                                                                                                                ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|ONE_SECOND_CNT_H[1]                                                                                                                ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|ONE_SECOND_CNT_H[0]                                                                                                                ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|ONE_SECOND_CNT_L[15]                                                                                                               ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|ONE_SECOND_CNT_L[14]                                                                                                               ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|ONE_SECOND_CNT_L[13]                                                                                                               ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|ONE_SECOND_CNT_L[12]                                                                                                               ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|ONE_SECOND_CNT_L[11]                                                                                                               ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|ONE_SECOND_CNT_L[10]                                                                                                               ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|ONE_SECOND_CNT_L[9]                                                                                                                ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|ONE_SECOND_CNT_L[8]                                                                                                                ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|ONE_SECOND_CNT_L[7]                                                                                                                ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|ONE_SECOND_CNT_L[6]                                                                                                                ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|ONE_SECOND_CNT_L[5]                                                                                                                ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|ONE_SECOND_CNT_L[4]                                                                                                                ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|ONE_SECOND_CNT_L[3]                                                                                                                ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|ONE_SECOND_CNT_L[2]                                                                                                                ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|ONE_SECOND_CNT_L[1]                                                                                                                ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|ONE_SECOND_CNT_L[0]                                                                                                                ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_H[15]                                                                                            ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_H[14]                                                                                            ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_H[13]                                                                                            ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_H[12]                                                                                            ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_H[11]                                                                                            ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_H[10]                                                                                            ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_H[9]                                                                                             ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_H[8]                                                                                             ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_H[7]                                                                                             ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_H[6]                                                                                             ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_H[5]                                                                                             ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_H[4]                                                                                             ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_H[3]                                                                                             ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_H[2]                                                                                             ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_H[1]                                                                                             ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_H[0]                                                                                             ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_L[15]                                                                                            ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_L[14]                                                                                            ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_L[13]                                                                                            ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_L[12]                                                                                            ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_L[11]                                                                                            ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_L[10]                                                                                            ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_L[9]                                                                                             ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_L[8]                                                                                             ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_L[7]                                                                                             ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_L[6]                                                                                             ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_L[5]                                                                                             ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_L[4]                                                                                             ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_L[3]                                                                                             ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_L[2]                                                                                             ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_L[1]                                                                                             ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_L[0]                                                                                             ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_H[15]                                                                                            ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_H[14]                                                                                            ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_H[13]                                                                                            ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_H[12]                                                                                            ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_H[11]                                                                                            ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_H[10]                                                                                            ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_H[9]                                                                                             ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_H[8]                                                                                             ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_H[7]                                                                                             ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_H[6]                                                                                             ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_H[5]                                                                                             ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_H[4]                                                                                             ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_H[3]                                                                                             ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_H[2]                                                                                             ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_H[1]                                                                                             ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_H[0]                                                                                             ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_L[15]                                                                                            ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_L[14]                                                                                            ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_L[13]                                                                                            ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_L[12]                                                                                            ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_L[11]                                                                                            ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_L[10]                                                                                            ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_L[9]                                                                                             ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_L[8]                                                                                             ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_L[7]                                                                                             ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_L[6]                                                                                             ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_L[5]                                                                                             ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_L[4]                                                                                             ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_L[3]                                                                                             ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_L[2]                                                                                             ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_L[1]                                                                                             ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_L[0]                                                                                             ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|cha0_check_flag                                                                                                                    ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|cha1_check_flag                                                                                                                    ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_AVR_REG[0][0]                                                                                                                  ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_AVR_REG[0][1]                                                                                                                  ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|cha0_max[15]                                                                                                                       ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|cha0_max[14]                                                                                                                       ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|cha0_max[13]                                                                                                                       ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|cha0_max[12]                                                                                                                       ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|cha0_max[11]                                                                                                                       ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|cha0_max[10]                                                                                                                       ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|cha0_max[9]                                                                                                                        ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|cha0_max[8]                                                                                                                        ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|cha0_max[7]                                                                                                                        ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|cha0_max[6]                                                                                                                        ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|cha0_max[5]                                                                                                                        ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|cha0_max[4]                                                                                                                        ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|cha0_max[3]                                                                                                                        ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|cha0_max[2]                                                                                                                        ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|cha0_max[1]                                                                                                                        ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|cha0_max[0]                                                                                                                        ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|cha0_min[15]                                                                                                                       ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|cha0_min[14]                                                                                                                       ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|cha0_min[13]                                                                                                                       ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|cha0_min[12]                                                                                                                       ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|cha0_min[11]                                                                                                                       ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|cha0_min[10]                                                                                                                       ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|cha0_min[9]                                                                                                                        ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|cha0_min[8]                                                                                                                        ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|cha0_min[7]                                                                                                                        ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|cha0_min[6]                                                                                                                        ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|cha0_min[5]                                                                                                                        ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|cha0_min[4]                                                                                                                        ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|cha0_min[3]                                                                                                                        ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|cha0_min[2]                                                                                                                        ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|cha0_min[1]                                                                                                                        ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|cha0_min[0]                                                                                                                        ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|cha1_max[15]                                                                                                                       ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|cha1_max[14]                                                                                                                       ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|cha1_max[13]                                                                                                                       ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|cha1_max[12]                                                                                                                       ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|cha1_max[11]                                                                                                                       ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|cha1_max[10]                                                                                                                       ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|cha1_max[9]                                                                                                                        ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|cha1_max[8]                                                                                                                        ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|cha1_max[7]                                                                                                                        ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|cha1_max[6]                                                                                                                        ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|cha1_max[5]                                                                                                                        ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|cha1_max[4]                                                                                                                        ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|cha1_max[3]                                                                                                                        ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|cha1_max[2]                                                                                                                        ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|cha1_max[1]                                                                                                                        ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|cha1_max[0]                                                                                                                        ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|cha1_min[15]                                                                                                                       ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|cha1_min[14]                                                                                                                       ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|cha1_min[13]                                                                                                                       ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|cha1_min[12]                                                                                                                       ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|cha1_min[11]                                                                                                                       ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|cha1_min[10]                                                                                                                       ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|cha1_min[9]                                                                                                                        ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|cha1_min[8]                                                                                                                        ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|cha1_min[7]                                                                                                                        ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|cha1_min[6]                                                                                                                        ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|cha1_min[5]                                                                                                                        ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|cha1_min[4]                                                                                                                        ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|cha1_min[3]                                                                                                                        ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|cha1_min[2]                                                                                                                        ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|cha1_min[1]                                                                                                                        ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|cha1_min[0]                                                                                                                        ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHA_STA_REG[0][15]                                                                                                                 ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHA_STA_REG[0][14]                                                                                                                 ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHA_STA_REG[0][13]                                                                                                                 ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHA_STA_REG[0][12]                                                                                                                 ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHA_STA_REG[0][11]                                                                                                                 ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHA_STA_REG[0][10]                                                                                                                 ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHA_STA_REG[0][9]                                                                                                                  ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHA_STA_REG[0][8]                                                                                                                  ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHA_STA_REG[0][7]                                                                                                                  ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHA_STA_REG[0][6]                                                                                                                  ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHA_STA_REG[0][5]                                                                                                                  ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHA_STA_REG[0][4]                                                                                                                  ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHA_STA_REG[0][3]                                                                                                                  ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHA_STA_REG[0][2]                                                                                                                  ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHA_STA_REG[0][1]                                                                                                                  ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHA_STA_REG[0][0]                                                                                                                  ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHA_STA_REG[1][15]                                                                                                                 ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHA_STA_REG[1][14]                                                                                                                 ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHA_STA_REG[1][13]                                                                                                                 ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHA_STA_REG[1][12]                                                                                                                 ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHA_STA_REG[1][11]                                                                                                                 ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHA_STA_REG[1][10]                                                                                                                 ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHA_STA_REG[1][9]                                                                                                                  ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHA_STA_REG[1][8]                                                                                                                  ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHA_STA_REG[1][7]                                                                                                                  ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHA_STA_REG[1][6]                                                                                                                  ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHA_STA_REG[1][5]                                                                                                                  ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHA_STA_REG[1][4]                                                                                                                  ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHA_STA_REG[1][3]                                                                                                                  ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHA_STA_REG[1][2]                                                                                                                  ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHA_STA_REG[1][1]                                                                                                                  ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|CHA_STA_REG[1][0]                                                                                                                  ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_AVR_REG[0][2]                                                                                                                  ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_AVR_REG[0][3]                                                                                                                  ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_AVR_REG[0][4]                                                                                                                  ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_AVR_REG[0][5]                                                                                                                  ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_AVR_REG[0][6]                                                                                                                  ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_AVR_REG[0][7]                                                                                                                  ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_AVR_REG[0][8]                                                                                                                  ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_AVR_REG[0][9]                                                                                                                  ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_AVR_REG[0][10]                                                                                                                 ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_AVR_REG[0][11]                                                                                                                 ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_AVR_REG[0][12]                                                                                                                 ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_AVR_REG[0][13]                                                                                                                 ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_AVR_REG[0][14]                                                                                                                 ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_AVR_REG[0][15]                                                                                                                 ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_AVR_REG[1][0]                                                                                                                  ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_AVR_REG[1][1]                                                                                                                  ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_AVR_REG[1][2]                                                                                                                  ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_AVR_REG[1][3]                                                                                                                  ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_AVR_REG[1][4]                                                                                                                  ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_AVR_REG[1][5]                                                                                                                  ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_AVR_REG[1][6]                                                                                                                  ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_AVR_REG[1][7]                                                                                                                  ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_AVR_REG[1][8]                                                                                                                  ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_AVR_REG[1][9]                                                                                                                  ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_AVR_REG[1][10]                                                                                                                 ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_AVR_REG[1][11]                                                                                                                 ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_AVR_REG[1][12]                                                                                                                 ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_AVR_REG[1][13]                                                                                                                 ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_AVR_REG[1][14]                                                                                                                 ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_AVR_REG[1][15]                                                                                                                 ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_MAX_REG[0][0]                                                                                                                  ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_MAX_REG[0][1]                                                                                                                  ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_MAX_REG[0][2]                                                                                                                  ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_MAX_REG[0][3]                                                                                                                  ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_MAX_REG[0][4]                                                                                                                  ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_MAX_REG[0][5]                                                                                                                  ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_MAX_REG[0][6]                                                                                                                  ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_MAX_REG[0][7]                                                                                                                  ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_MAX_REG[0][8]                                                                                                                  ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_MAX_REG[0][9]                                                                                                                  ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_MAX_REG[0][10]                                                                                                                 ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_MAX_REG[0][11]                                                                                                                 ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_MAX_REG[0][12]                                                                                                                 ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_MAX_REG[0][13]                                                                                                                 ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_MAX_REG[0][14]                                                                                                                 ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_MAX_REG[0][15]                                                                                                                 ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_MAX_REG[1][0]                                                                                                                  ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_MAX_REG[1][1]                                                                                                                  ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_MAX_REG[1][2]                                                                                                                  ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_MAX_REG[1][3]                                                                                                                  ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_MAX_REG[1][4]                                                                                                                  ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_MAX_REG[1][5]                                                                                                                  ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_MAX_REG[1][6]                                                                                                                  ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_MAX_REG[1][7]                                                                                                                  ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_MAX_REG[1][8]                                                                                                                  ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_MAX_REG[1][9]                                                                                                                  ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_MAX_REG[1][10]                                                                                                                 ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_MAX_REG[1][11]                                                                                                                 ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_MAX_REG[1][12]                                                                                                                 ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_MAX_REG[1][13]                                                                                                                 ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_MAX_REG[1][14]                                                                                                                 ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DAT_MAX_REG[1][15]                                                                                                                 ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod|ad9238_cha0_ad_dat[0]                                        ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod|ad9238_cha1_ad_dat[0]                                        ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod|ad9238_cha1_ad_dat[1]                                        ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod|ad9238_cha1_ad_dat[2]                                        ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod|ad9238_cha1_ad_dat[3]                                        ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod|ad9238_cha1_ad_dat[4]                                        ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod|ad9238_cha1_ad_dat[5]                                        ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod|ad9238_cha1_ad_dat[6]                                        ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod|ad9238_cha1_ad_dat[7]                                        ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod|ad9238_cha1_ad_dat[8]                                        ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod|ad9238_cha1_ad_dat[9]                                        ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod|ad9238_cha1_ad_dat[10]                                       ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod|ad9238_cha1_ad_dat[11]                                       ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod|ad9238_cha0_ad_dat[1]                                        ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod|ad9238_cha0_ad_dat[2]                                        ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod|ad9238_cha0_ad_dat[3]                                        ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod|ad9238_cha0_ad_dat[4]                                        ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod|ad9238_cha0_ad_dat[5]                                        ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod|ad9238_cha0_ad_dat[6]                                        ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod|ad9238_cha0_ad_dat[7]                                        ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod|ad9238_cha0_ad_dat[8]                                        ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod|ad9238_cha0_ad_dat[9]                                        ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod|ad9238_cha0_ad_dat[10]                                       ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod|ad9238_cha0_ad_dat[11]                                       ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod|DETECT_H2L_SIG:detect_ad9238_clk_h2l|H2L_F1                  ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod|DETECT_H2L_SIG:detect_ad9238_clk_h2l|H2L_F2                  ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DETECT_H2L_SIG:detect_spi_cs_h2l|H2L_F1                                                                                            ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DETECT_H2L_SIG:detect_spi_cs_h2l|H2L_F2                                                                                            ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DETECT_H2L_SIG:detect_spi_sclk_h2l|H2L_F1                                                                                          ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|DETECT_H2L_SIG:detect_spi_sclk_h2l|H2L_F2                                                                                          ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|SAVE_AD9238_CHAx_DAT_TO_FIFO:save_ad9238_cha1_dat_to_fifo|write_ad923x_dat_to_fifo_cs.IDLE                                         ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|SAVE_AD9238_CHAx_DAT_TO_FIFO:save_ad9238_cha1_dat_to_fifo|write_ad923x_dat_to_fifo_cs.START                                        ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|SAVE_AD9238_CHAx_DAT_TO_FIFO:save_ad9238_cha1_dat_to_fifo|write_ad923x_dat_to_fifo_cs.WRITE_SUCCESS                                ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|SAVE_AD9238_CHAx_DAT_TO_FIFO:save_ad9238_cha0_dat_to_fifo|write_ad923x_dat_to_fifo_cs.IDLE                                         ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|SAVE_AD9238_CHAx_DAT_TO_FIFO:save_ad9238_cha0_dat_to_fifo|write_ad923x_dat_to_fifo_cs.START                                        ; yes                                                              ; yes                                        ;
; spi_slave_for_stm32:inst4|SAVE_AD9238_CHAx_DAT_TO_FIFO:save_ad9238_cha0_dat_to_fifo|write_ad923x_dat_to_fifo_cs.WRITE_SUCCESS                                ; yes                                                              ; yes                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                                                  ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------------+
; Latch Name                                                                ; Latch Enable Signal                                                             ; Free of Timing Hazards ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------------+
; write_ad9231_cfg_by_fpga_spi:inst1|AD9231_spi:ad_spi1|master_spi:spi_m|ss ; write_ad9231_cfg_by_fpga_spi:inst1|AD9231_spi:ad_spi1|master_spi:spi_m|cur.idle ; yes                    ;
; spi_slave_for_stm32:inst4|stm32_read_cha1_one_new_dat_flag                ; spi_slave_for_stm32:inst4|Decoder5                                              ; yes                    ;
; Number of user-specified and inferred latches = 2                         ;                                                                                 ;                        ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Duplicated to Honor Maximum Fanout Requirements                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------+
; Register Name                                                                                                                                                ; Maximum Fanout Requirement ; Number of Duplicate Registers Created ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------+
; spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg ; 500                        ; 4                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+
; Register name                                                                                                                                           ; Reason for Removal                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+
; write_ad9231_cfg_by_fpga_spi:inst1|AD9231_spi:ad_spi1|master_spi:spi_m|treg[23]                                                                         ; Lost fanout                                                                         ;
; write_ad9231_cfg_by_fpga_spi:inst1|AD9231_spi:ad_spi1|adc_spi_sdata[2..4,6,7,16..22]                                                                    ; Merged with write_ad9231_cfg_by_fpga_spi:inst1|AD9231_spi:ad_spi1|adc_spi_sdata[23] ;
; write_ad9231_cfg_by_fpga_spi:inst1|AD9231_spi:ad_spi1|adc_spi_sdata[9,11,13,14]                                                                         ; Merged with write_ad9231_cfg_by_fpga_spi:inst1|AD9231_spi:ad_spi1|adc_spi_sdata[15] ;
; write_ad9231_cfg_by_fpga_spi:inst1|AD9231_spi:ad_spi1|adc_spi_sdata[0]                                                                                  ; Merged with write_ad9231_cfg_by_fpga_spi:inst1|AD9231_spi:ad_spi1|adc_spi_sdata[8]  ;
; write_ad9231_cfg_by_fpga_spi:inst1|AD9231_spi:ad_spi1|adc_spi_sdata[10]                                                                                 ; Stuck at VCC due to stuck port data_in                                              ;
; spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|sink_state.end1 ; Stuck at GND due to stuck port data_in                                              ;
; Total Number of Removed Registers = 19                                                                                                                  ;                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 7327  ;
; Number of registers using Synchronous Clear  ; 77    ;
; Number of registers using Synchronous Load   ; 66    ;
; Number of registers using Asynchronous Clear ; 3341  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 4032  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                   ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; spi_slave_for_stm32:inst4|CHANGE_RATE_THR[1][11]                                                                                                                    ; 2       ;
; spi_slave_for_stm32:inst4|CHANGE_RATE_THR[1][10]                                                                                                                    ; 2       ;
; spi_slave_for_stm32:inst4|CHANGE_RATE_THR[1][9]                                                                                                                     ; 2       ;
; spi_slave_for_stm32:inst4|CHANGE_RATE_THR[1][8]                                                                                                                     ; 2       ;
; spi_slave_for_stm32:inst4|CHANGE_RATE_THR[1][7]                                                                                                                     ; 2       ;
; spi_slave_for_stm32:inst4|CHANGE_RATE_THR[1][6]                                                                                                                     ; 2       ;
; spi_slave_for_stm32:inst4|CHANGE_RATE_THR[1][5]                                                                                                                     ; 2       ;
; spi_slave_for_stm32:inst4|CHANGE_RATE_THR[1][4]                                                                                                                     ; 2       ;
; spi_slave_for_stm32:inst4|CHANGE_RATE_THR[1][3]                                                                                                                     ; 2       ;
; spi_slave_for_stm32:inst4|CHANGE_RATE_THR[1][2]                                                                                                                     ; 2       ;
; spi_slave_for_stm32:inst4|CHANGE_RATE_THR[1][1]                                                                                                                     ; 2       ;
; spi_slave_for_stm32:inst4|CHANGE_RATE_THR[1][0]                                                                                                                     ; 2       ;
; spi_slave_for_stm32:inst4|CHANGE_RATE_THR[0][11]                                                                                                                    ; 2       ;
; spi_slave_for_stm32:inst4|CHANGE_RATE_THR[0][10]                                                                                                                    ; 2       ;
; spi_slave_for_stm32:inst4|CHANGE_RATE_THR[0][9]                                                                                                                     ; 2       ;
; spi_slave_for_stm32:inst4|CHANGE_RATE_THR[0][8]                                                                                                                     ; 2       ;
; spi_slave_for_stm32:inst4|CHANGE_RATE_THR[0][7]                                                                                                                     ; 2       ;
; spi_slave_for_stm32:inst4|CHANGE_RATE_THR[0][6]                                                                                                                     ; 2       ;
; spi_slave_for_stm32:inst4|CHANGE_RATE_THR[0][5]                                                                                                                     ; 2       ;
; spi_slave_for_stm32:inst4|CHANGE_RATE_THR[0][4]                                                                                                                     ; 2       ;
; spi_slave_for_stm32:inst4|CHANGE_RATE_THR[0][3]                                                                                                                     ; 2       ;
; spi_slave_for_stm32:inst4|CHANGE_RATE_THR[0][2]                                                                                                                     ; 2       ;
; spi_slave_for_stm32:inst4|CHANGE_RATE_THR[0][1]                                                                                                                     ; 2       ;
; spi_slave_for_stm32:inst4|CHANGE_RATE_THR[0][0]                                                                                                                     ; 2       ;
; spi_slave_for_stm32:inst4|DAT_THR_REG[1][10]                                                                                                                        ; 3       ;
; spi_slave_for_stm32:inst4|DAT_THR_REG[1][9]                                                                                                                         ; 3       ;
; spi_slave_for_stm32:inst4|DAT_THR_REG[1][8]                                                                                                                         ; 3       ;
; spi_slave_for_stm32:inst4|DAT_THR_REG[1][7]                                                                                                                         ; 3       ;
; spi_slave_for_stm32:inst4|DAT_THR_REG[1][6]                                                                                                                         ; 3       ;
; spi_slave_for_stm32:inst4|DAT_THR_REG[1][5]                                                                                                                         ; 3       ;
; spi_slave_for_stm32:inst4|DAT_THR_REG[1][4]                                                                                                                         ; 3       ;
; spi_slave_for_stm32:inst4|DAT_THR_REG[1][3]                                                                                                                         ; 3       ;
; spi_slave_for_stm32:inst4|DAT_THR_REG[1][2]                                                                                                                         ; 3       ;
; spi_slave_for_stm32:inst4|DAT_THR_REG[1][1]                                                                                                                         ; 3       ;
; spi_slave_for_stm32:inst4|DAT_THR_REG[1][0]                                                                                                                         ; 4       ;
; spi_slave_for_stm32:inst4|DAT_THR_REG[0][10]                                                                                                                        ; 3       ;
; spi_slave_for_stm32:inst4|DAT_THR_REG[0][9]                                                                                                                         ; 3       ;
; spi_slave_for_stm32:inst4|DAT_THR_REG[0][8]                                                                                                                         ; 3       ;
; spi_slave_for_stm32:inst4|DAT_THR_REG[0][7]                                                                                                                         ; 3       ;
; spi_slave_for_stm32:inst4|DAT_THR_REG[0][6]                                                                                                                         ; 3       ;
; spi_slave_for_stm32:inst4|DAT_THR_REG[0][5]                                                                                                                         ; 3       ;
; spi_slave_for_stm32:inst4|DAT_THR_REG[0][4]                                                                                                                         ; 3       ;
; spi_slave_for_stm32:inst4|DAT_THR_REG[0][3]                                                                                                                         ; 3       ;
; spi_slave_for_stm32:inst4|DAT_THR_REG[0][2]                                                                                                                         ; 3       ;
; spi_slave_for_stm32:inst4|DAT_THR_REG[0][1]                                                                                                                         ; 3       ;
; spi_slave_for_stm32:inst4|DAT_THR_REG[0][0]                                                                                                                         ; 4       ;
; spi_slave_for_stm32:inst4|cmd_from_stm32[0]                                                                                                                         ; 6       ;
; spi_slave_for_stm32:inst4|one_second_clk_cnt[26]                                                                                                                    ; 3       ;
; spi_slave_for_stm32:inst4|one_second_clk_cnt[24]                                                                                                                    ; 3       ;
; spi_slave_for_stm32:inst4|one_second_clk_cnt[23]                                                                                                                    ; 3       ;
; spi_slave_for_stm32:inst4|one_second_clk_cnt[22]                                                                                                                    ; 3       ;
; spi_slave_for_stm32:inst4|one_second_clk_cnt[21]                                                                                                                    ; 3       ;
; spi_slave_for_stm32:inst4|one_second_clk_cnt[20]                                                                                                                    ; 3       ;
; spi_slave_for_stm32:inst4|one_second_clk_cnt[18]                                                                                                                    ; 3       ;
; spi_slave_for_stm32:inst4|one_second_clk_cnt[16]                                                                                                                    ; 3       ;
; spi_slave_for_stm32:inst4|one_second_clk_cnt[15]                                                                                                                    ; 3       ;
; spi_slave_for_stm32:inst4|one_second_clk_cnt[14]                                                                                                                    ; 3       ;
; spi_slave_for_stm32:inst4|one_second_clk_cnt[13]                                                                                                                    ; 3       ;
; spi_slave_for_stm32:inst4|one_second_clk_cnt[8]                                                                                                                     ; 3       ;
; spi_slave_for_stm32:inst4|cha0_min[11]                                                                                                                              ; 2       ;
; spi_slave_for_stm32:inst4|cha0_min[10]                                                                                                                              ; 2       ;
; spi_slave_for_stm32:inst4|cha0_min[9]                                                                                                                               ; 2       ;
; spi_slave_for_stm32:inst4|cha0_min[8]                                                                                                                               ; 2       ;
; spi_slave_for_stm32:inst4|cha0_min[7]                                                                                                                               ; 2       ;
; spi_slave_for_stm32:inst4|cha0_min[6]                                                                                                                               ; 2       ;
; spi_slave_for_stm32:inst4|cha0_min[5]                                                                                                                               ; 2       ;
; spi_slave_for_stm32:inst4|cha0_min[4]                                                                                                                               ; 2       ;
; spi_slave_for_stm32:inst4|cha0_min[3]                                                                                                                               ; 2       ;
; spi_slave_for_stm32:inst4|cha0_min[2]                                                                                                                               ; 2       ;
; spi_slave_for_stm32:inst4|cha0_min[1]                                                                                                                               ; 3       ;
; spi_slave_for_stm32:inst4|cha0_min[0]                                                                                                                               ; 2       ;
; spi_slave_for_stm32:inst4|cha1_min[11]                                                                                                                              ; 2       ;
; spi_slave_for_stm32:inst4|cha1_min[10]                                                                                                                              ; 2       ;
; spi_slave_for_stm32:inst4|cha1_min[9]                                                                                                                               ; 2       ;
; spi_slave_for_stm32:inst4|cha1_min[8]                                                                                                                               ; 2       ;
; spi_slave_for_stm32:inst4|cha1_min[7]                                                                                                                               ; 2       ;
; spi_slave_for_stm32:inst4|cha1_min[6]                                                                                                                               ; 2       ;
; spi_slave_for_stm32:inst4|cha1_min[5]                                                                                                                               ; 2       ;
; spi_slave_for_stm32:inst4|cha1_min[4]                                                                                                                               ; 2       ;
; spi_slave_for_stm32:inst4|cha1_min[3]                                                                                                                               ; 2       ;
; spi_slave_for_stm32:inst4|cha1_min[2]                                                                                                                               ; 2       ;
; spi_slave_for_stm32:inst4|cha1_min[1]                                                                                                                               ; 3       ;
; spi_slave_for_stm32:inst4|cha1_min[0]                                                                                                                               ; 2       ;
; spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg        ; 340     ;
; spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|sink_stall_reg   ; 4       ;
; spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|source_stall_reg ; 4       ;
; write_ad9231_cfg_by_fpga_spi:inst1|AD9231_spi:ad_spi1|master_spi:spi_m|rdout                                                                                        ; 1       ;
; write_ad9231_cfg_by_fpga_spi:inst1|AD9231_spi:ad_spi1|master_spi:spi_m|sck                                                                                          ; 32      ;
; write_ad9231_cfg_by_fpga_spi:inst1|AD9231_spi:ad_spi1|adc_spi_sdata[23]                                                                                             ; 13      ;
; write_ad9231_cfg_by_fpga_spi:inst1|AD9231_spi:ad_spi1|master_spi:spi_m|treg[15]                                                                                     ; 1       ;
; write_ad9231_cfg_by_fpga_spi:inst1|AD9231_spi:ad_spi1|master_spi:spi_m|treg[14]                                                                                     ; 1       ;
; write_ad9231_cfg_by_fpga_spi:inst1|AD9231_spi:ad_spi1|adc_spi_sdata[15]                                                                                             ; 5       ;
; write_ad9231_cfg_by_fpga_spi:inst1|AD9231_spi:ad_spi1|master_spi:spi_m|treg[13]                                                                                     ; 1       ;
; write_ad9231_cfg_by_fpga_spi:inst1|AD9231_spi:ad_spi1|master_spi:spi_m|treg[12]                                                                                     ; 1       ;
; write_ad9231_cfg_by_fpga_spi:inst1|AD9231_spi:ad_spi1|master_spi:spi_m|treg[11]                                                                                     ; 1       ;
; write_ad9231_cfg_by_fpga_spi:inst1|AD9231_spi:ad_spi1|adc_spi_sdata[12]                                                                                             ; 1       ;
; write_ad9231_cfg_by_fpga_spi:inst1|AD9231_spi:ad_spi1|master_spi:spi_m|treg[10]                                                                                     ; 1       ;
; write_ad9231_cfg_by_fpga_spi:inst1|AD9231_spi:ad_spi1|master_spi:spi_m|treg[9]                                                                                      ; 1       ;
; write_ad9231_cfg_by_fpga_spi:inst1|AD9231_spi:ad_spi1|master_spi:spi_m|treg[8]                                                                                      ; 1       ;
; write_ad9231_cfg_by_fpga_spi:inst1|AD9231_spi:ad_spi1|master_spi:spi_m|treg[7]                                                                                      ; 1       ;
; Total number of inverted registers = 130*                                                                                                                           ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |123456789|spi_slave_for_stm32:inst4|CHA_STA_REG[1][1]                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |123456789|spi_slave_for_stm32:inst4|CHA_STA_REG[0][1]                                                                                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |123456789|spi_slave_for_stm32:inst4|CHA_RUN_REG[4]                                                                                                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|par_ctrl:Uctrl|cnt[3]            ;
; 3:1                ; 444 bits  ; 888 LEs       ; 444 LEs              ; 444 LEs                ; Yes        ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|tdl_da_lc:Utdldalc7n|data_out[5] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |123456789|write_ad9231_cfg_by_fpga_spi:inst1|AD9231_spi:ad_spi1|cnt[27]                                                                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |123456789|spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|par_ctrl:Uctrl|rdy_int           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |123456789|spi_slave_for_stm32:inst4|spi_clk_cnt[26]                                                                                                           ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |123456789|spi_slave_for_stm32:inst4|cha0_max[3]                                                                                                               ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |123456789|spi_slave_for_stm32:inst4|cha1_max[0]                                                                                                               ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |123456789|spi_slave_for_stm32:inst4|SAVE_AD9238_CHAx_DAT_TO_FIFO:save_ad9238_cha1_dat_to_fifo|success_write_dat_count[2]                                      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |123456789|spi_slave_for_stm32:inst4|SAVE_AD9238_CHAx_DAT_TO_FIFO:save_ad9238_cha0_dat_to_fifo|success_write_dat_count[14]                                     ;
; 266:1              ; 4 bits    ; 708 LEs       ; 52 LEs               ; 656 LEs                ; Yes        ; |123456789|spi_slave_for_stm32:inst4|dat_write_to_stm32[14]                                                                                                    ;
; 281:1              ; 11 bits   ; 2057 LEs      ; 154 LEs              ; 1903 LEs               ; Yes        ; |123456789|spi_slave_for_stm32:inst4|dat_write_to_stm32[9]                                                                                                     ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |123456789|spi_slave_for_stm32:inst4|cha0_min[0]                                                                                                               ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |123456789|spi_slave_for_stm32:inst4|cha1_min[1]                                                                                                               ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |123456789|write_ad9231_cfg_by_fpga_spi:inst1|AD9231_spi:ad_spi1|adc_spi_sdata[12]                                                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |123456789|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |123456789|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                     ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |123456789|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                               ;
; 6:1                ; 9 bits    ; 36 LEs        ; 9 LEs                ; 27 LEs                 ; Yes        ; |123456789|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                           ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |123456789|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                    ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |123456789|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Source assignments for spi_slave_for_stm32:inst4                                   ;
+---------------------------+-------+------+-----------------------------------------+
; Assignment                ; Value ; From ; To                                      ;
+---------------------------+-------+------+-----------------------------------------+
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; -                                       ;
; PRESERVE_REGISTER         ; on    ; -    ; cha1_thr_reg[0]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha1_thr_reg[0]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; CHANGE_RATE_THR[1][15]                  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHANGE_RATE_THR[1][15]                  ;
; PRESERVE_REGISTER         ; on    ; -    ; CHANGE_RATE_THR[1][15]                  ;
; PRESERVE_REGISTER         ; on    ; -    ; CHANGE_RATE_THR[1][14]                  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHANGE_RATE_THR[1][14]                  ;
; PRESERVE_REGISTER         ; on    ; -    ; CHANGE_RATE_THR[1][14]                  ;
; PRESERVE_REGISTER         ; on    ; -    ; CHANGE_RATE_THR[1][13]                  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHANGE_RATE_THR[1][13]                  ;
; PRESERVE_REGISTER         ; on    ; -    ; CHANGE_RATE_THR[1][13]                  ;
; PRESERVE_REGISTER         ; on    ; -    ; CHANGE_RATE_THR[1][12]                  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHANGE_RATE_THR[1][12]                  ;
; PRESERVE_REGISTER         ; on    ; -    ; CHANGE_RATE_THR[1][12]                  ;
; PRESERVE_REGISTER         ; on    ; -    ; CHANGE_RATE_THR[1][11]                  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHANGE_RATE_THR[1][11]                  ;
; PRESERVE_REGISTER         ; on    ; -    ; CHANGE_RATE_THR[1][11]                  ;
; PRESERVE_REGISTER         ; on    ; -    ; CHANGE_RATE_THR[1][10]                  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHANGE_RATE_THR[1][10]                  ;
; PRESERVE_REGISTER         ; on    ; -    ; CHANGE_RATE_THR[1][10]                  ;
; PRESERVE_REGISTER         ; on    ; -    ; CHANGE_RATE_THR[1][9]                   ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHANGE_RATE_THR[1][9]                   ;
; PRESERVE_REGISTER         ; on    ; -    ; CHANGE_RATE_THR[1][9]                   ;
; PRESERVE_REGISTER         ; on    ; -    ; CHANGE_RATE_THR[1][8]                   ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHANGE_RATE_THR[1][8]                   ;
; PRESERVE_REGISTER         ; on    ; -    ; CHANGE_RATE_THR[1][8]                   ;
; PRESERVE_REGISTER         ; on    ; -    ; CHANGE_RATE_THR[1][7]                   ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHANGE_RATE_THR[1][7]                   ;
; PRESERVE_REGISTER         ; on    ; -    ; CHANGE_RATE_THR[1][7]                   ;
; PRESERVE_REGISTER         ; on    ; -    ; CHANGE_RATE_THR[1][6]                   ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHANGE_RATE_THR[1][6]                   ;
; PRESERVE_REGISTER         ; on    ; -    ; CHANGE_RATE_THR[1][6]                   ;
; PRESERVE_REGISTER         ; on    ; -    ; CHANGE_RATE_THR[1][5]                   ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHANGE_RATE_THR[1][5]                   ;
; PRESERVE_REGISTER         ; on    ; -    ; CHANGE_RATE_THR[1][5]                   ;
; PRESERVE_REGISTER         ; on    ; -    ; CHANGE_RATE_THR[1][4]                   ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHANGE_RATE_THR[1][4]                   ;
; PRESERVE_REGISTER         ; on    ; -    ; CHANGE_RATE_THR[1][4]                   ;
; PRESERVE_REGISTER         ; on    ; -    ; CHANGE_RATE_THR[1][3]                   ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHANGE_RATE_THR[1][3]                   ;
; PRESERVE_REGISTER         ; on    ; -    ; CHANGE_RATE_THR[1][3]                   ;
; PRESERVE_REGISTER         ; on    ; -    ; CHANGE_RATE_THR[1][2]                   ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHANGE_RATE_THR[1][2]                   ;
; PRESERVE_REGISTER         ; on    ; -    ; CHANGE_RATE_THR[1][2]                   ;
; PRESERVE_REGISTER         ; on    ; -    ; CHANGE_RATE_THR[1][1]                   ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHANGE_RATE_THR[1][1]                   ;
; PRESERVE_REGISTER         ; on    ; -    ; CHANGE_RATE_THR[1][1]                   ;
; PRESERVE_REGISTER         ; on    ; -    ; CHANGE_RATE_THR[1][0]                   ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHANGE_RATE_THR[1][0]                   ;
; PRESERVE_REGISTER         ; on    ; -    ; CHANGE_RATE_THR[1][0]                   ;
; PRESERVE_REGISTER         ; on    ; -    ; CHANGE_RATE_THR[0][15]                  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHANGE_RATE_THR[0][15]                  ;
; PRESERVE_REGISTER         ; on    ; -    ; CHANGE_RATE_THR[0][15]                  ;
; PRESERVE_REGISTER         ; on    ; -    ; CHANGE_RATE_THR[0][14]                  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHANGE_RATE_THR[0][14]                  ;
; PRESERVE_REGISTER         ; on    ; -    ; CHANGE_RATE_THR[0][14]                  ;
; PRESERVE_REGISTER         ; on    ; -    ; CHANGE_RATE_THR[0][13]                  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHANGE_RATE_THR[0][13]                  ;
; PRESERVE_REGISTER         ; on    ; -    ; CHANGE_RATE_THR[0][13]                  ;
; PRESERVE_REGISTER         ; on    ; -    ; CHANGE_RATE_THR[0][12]                  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHANGE_RATE_THR[0][12]                  ;
; PRESERVE_REGISTER         ; on    ; -    ; CHANGE_RATE_THR[0][12]                  ;
; PRESERVE_REGISTER         ; on    ; -    ; CHANGE_RATE_THR[0][11]                  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHANGE_RATE_THR[0][11]                  ;
; PRESERVE_REGISTER         ; on    ; -    ; CHANGE_RATE_THR[0][11]                  ;
; PRESERVE_REGISTER         ; on    ; -    ; CHANGE_RATE_THR[0][10]                  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHANGE_RATE_THR[0][10]                  ;
; PRESERVE_REGISTER         ; on    ; -    ; CHANGE_RATE_THR[0][10]                  ;
; PRESERVE_REGISTER         ; on    ; -    ; CHANGE_RATE_THR[0][9]                   ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHANGE_RATE_THR[0][9]                   ;
; PRESERVE_REGISTER         ; on    ; -    ; CHANGE_RATE_THR[0][9]                   ;
; PRESERVE_REGISTER         ; on    ; -    ; CHANGE_RATE_THR[0][8]                   ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHANGE_RATE_THR[0][8]                   ;
; PRESERVE_REGISTER         ; on    ; -    ; CHANGE_RATE_THR[0][8]                   ;
; PRESERVE_REGISTER         ; on    ; -    ; CHANGE_RATE_THR[0][7]                   ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHANGE_RATE_THR[0][7]                   ;
; PRESERVE_REGISTER         ; on    ; -    ; CHANGE_RATE_THR[0][7]                   ;
; PRESERVE_REGISTER         ; on    ; -    ; CHANGE_RATE_THR[0][6]                   ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHANGE_RATE_THR[0][6]                   ;
; PRESERVE_REGISTER         ; on    ; -    ; CHANGE_RATE_THR[0][6]                   ;
; PRESERVE_REGISTER         ; on    ; -    ; CHANGE_RATE_THR[0][5]                   ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHANGE_RATE_THR[0][5]                   ;
; PRESERVE_REGISTER         ; on    ; -    ; CHANGE_RATE_THR[0][5]                   ;
; PRESERVE_REGISTER         ; on    ; -    ; CHANGE_RATE_THR[0][4]                   ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHANGE_RATE_THR[0][4]                   ;
; PRESERVE_REGISTER         ; on    ; -    ; CHANGE_RATE_THR[0][4]                   ;
; PRESERVE_REGISTER         ; on    ; -    ; CHANGE_RATE_THR[0][3]                   ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHANGE_RATE_THR[0][3]                   ;
; PRESERVE_REGISTER         ; on    ; -    ; CHANGE_RATE_THR[0][3]                   ;
; PRESERVE_REGISTER         ; on    ; -    ; CHANGE_RATE_THR[0][2]                   ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHANGE_RATE_THR[0][2]                   ;
; PRESERVE_REGISTER         ; on    ; -    ; CHANGE_RATE_THR[0][2]                   ;
; PRESERVE_REGISTER         ; on    ; -    ; CHANGE_RATE_THR[0][1]                   ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHANGE_RATE_THR[0][1]                   ;
; PRESERVE_REGISTER         ; on    ; -    ; CHANGE_RATE_THR[0][1]                   ;
; PRESERVE_REGISTER         ; on    ; -    ; CHANGE_RATE_THR[0][0]                   ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHANGE_RATE_THR[0][0]                   ;
; PRESERVE_REGISTER         ; on    ; -    ; CHANGE_RATE_THR[0][0]                   ;
; PRESERVE_REGISTER         ; on    ; -    ; dat_write_to_stm32[15]                  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; dat_write_to_stm32[15]                  ;
; PRESERVE_REGISTER         ; on    ; -    ; dat_write_to_stm32[15]                  ;
; PRESERVE_REGISTER         ; on    ; -    ; dat_write_to_stm32[14]                  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; dat_write_to_stm32[14]                  ;
; PRESERVE_REGISTER         ; on    ; -    ; dat_write_to_stm32[14]                  ;
; PRESERVE_REGISTER         ; on    ; -    ; dat_write_to_stm32[13]                  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; dat_write_to_stm32[13]                  ;
; PRESERVE_REGISTER         ; on    ; -    ; dat_write_to_stm32[13]                  ;
; PRESERVE_REGISTER         ; on    ; -    ; dat_write_to_stm32[12]                  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; dat_write_to_stm32[12]                  ;
; PRESERVE_REGISTER         ; on    ; -    ; dat_write_to_stm32[12]                  ;
; PRESERVE_REGISTER         ; on    ; -    ; dat_write_to_stm32[11]                  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; dat_write_to_stm32[11]                  ;
; PRESERVE_REGISTER         ; on    ; -    ; dat_write_to_stm32[11]                  ;
; PRESERVE_REGISTER         ; on    ; -    ; dat_write_to_stm32[10]                  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; dat_write_to_stm32[10]                  ;
; PRESERVE_REGISTER         ; on    ; -    ; dat_write_to_stm32[10]                  ;
; PRESERVE_REGISTER         ; on    ; -    ; dat_write_to_stm32[9]                   ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; dat_write_to_stm32[9]                   ;
; PRESERVE_REGISTER         ; on    ; -    ; dat_write_to_stm32[9]                   ;
; PRESERVE_REGISTER         ; on    ; -    ; dat_write_to_stm32[8]                   ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; dat_write_to_stm32[8]                   ;
; PRESERVE_REGISTER         ; on    ; -    ; dat_write_to_stm32[8]                   ;
; PRESERVE_REGISTER         ; on    ; -    ; dat_write_to_stm32[7]                   ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; dat_write_to_stm32[7]                   ;
; PRESERVE_REGISTER         ; on    ; -    ; dat_write_to_stm32[7]                   ;
; PRESERVE_REGISTER         ; on    ; -    ; dat_write_to_stm32[6]                   ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; dat_write_to_stm32[6]                   ;
; PRESERVE_REGISTER         ; on    ; -    ; dat_write_to_stm32[6]                   ;
; PRESERVE_REGISTER         ; on    ; -    ; dat_write_to_stm32[5]                   ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; dat_write_to_stm32[5]                   ;
; PRESERVE_REGISTER         ; on    ; -    ; dat_write_to_stm32[5]                   ;
; PRESERVE_REGISTER         ; on    ; -    ; dat_write_to_stm32[4]                   ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; dat_write_to_stm32[4]                   ;
; PRESERVE_REGISTER         ; on    ; -    ; dat_write_to_stm32[4]                   ;
; PRESERVE_REGISTER         ; on    ; -    ; dat_write_to_stm32[3]                   ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; dat_write_to_stm32[3]                   ;
; PRESERVE_REGISTER         ; on    ; -    ; dat_write_to_stm32[3]                   ;
; PRESERVE_REGISTER         ; on    ; -    ; dat_write_to_stm32[2]                   ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; dat_write_to_stm32[2]                   ;
; PRESERVE_REGISTER         ; on    ; -    ; dat_write_to_stm32[2]                   ;
; PRESERVE_REGISTER         ; on    ; -    ; dat_write_to_stm32[1]                   ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; dat_write_to_stm32[1]                   ;
; PRESERVE_REGISTER         ; on    ; -    ; dat_write_to_stm32[1]                   ;
; PRESERVE_REGISTER         ; on    ; -    ; dat_write_to_stm32[0]                   ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; dat_write_to_stm32[0]                   ;
; PRESERVE_REGISTER         ; on    ; -    ; dat_write_to_stm32[0]                   ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_THR_REG[1][15]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_THR_REG[1][15]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_THR_REG[1][15]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_THR_REG[1][14]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_THR_REG[1][14]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_THR_REG[1][14]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_THR_REG[1][13]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_THR_REG[1][13]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_THR_REG[1][13]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_THR_REG[1][12]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_THR_REG[1][12]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_THR_REG[1][12]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_THR_REG[1][11]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_THR_REG[1][11]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_THR_REG[1][11]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_THR_REG[1][10]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_THR_REG[1][10]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_THR_REG[1][10]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_THR_REG[1][9]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_THR_REG[1][9]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_THR_REG[1][9]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_THR_REG[1][8]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_THR_REG[1][8]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_THR_REG[1][8]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_THR_REG[1][7]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_THR_REG[1][7]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_THR_REG[1][7]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_THR_REG[1][6]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_THR_REG[1][6]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_THR_REG[1][6]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_THR_REG[1][5]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_THR_REG[1][5]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_THR_REG[1][5]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_THR_REG[1][4]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_THR_REG[1][4]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_THR_REG[1][4]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_THR_REG[1][3]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_THR_REG[1][3]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_THR_REG[1][3]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_THR_REG[1][2]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_THR_REG[1][2]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_THR_REG[1][2]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_THR_REG[1][1]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_THR_REG[1][1]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_THR_REG[1][1]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_THR_REG[1][0]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_THR_REG[1][0]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_THR_REG[1][0]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_THR_REG[0][15]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_THR_REG[0][15]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_THR_REG[0][15]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_THR_REG[0][14]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_THR_REG[0][14]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_THR_REG[0][14]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_THR_REG[0][13]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_THR_REG[0][13]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_THR_REG[0][13]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_THR_REG[0][12]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_THR_REG[0][12]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_THR_REG[0][12]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_THR_REG[0][11]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_THR_REG[0][11]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_THR_REG[0][11]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_THR_REG[0][10]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_THR_REG[0][10]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_THR_REG[0][10]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_THR_REG[0][9]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_THR_REG[0][9]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_THR_REG[0][9]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_THR_REG[0][8]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_THR_REG[0][8]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_THR_REG[0][8]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_THR_REG[0][7]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_THR_REG[0][7]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_THR_REG[0][7]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_THR_REG[0][6]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_THR_REG[0][6]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_THR_REG[0][6]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_THR_REG[0][5]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_THR_REG[0][5]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_THR_REG[0][5]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_THR_REG[0][4]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_THR_REG[0][4]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_THR_REG[0][4]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_THR_REG[0][3]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_THR_REG[0][3]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_THR_REG[0][3]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_THR_REG[0][2]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_THR_REG[0][2]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_THR_REG[0][2]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_THR_REG[0][1]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_THR_REG[0][1]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_THR_REG[0][1]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_THR_REG[0][0]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_THR_REG[0][0]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_THR_REG[0][0]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_PHA_DATNUM_REG[1][15]               ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ONE_PHA_DATNUM_REG[1][15]               ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_PHA_DATNUM_REG[1][15]               ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_PHA_DATNUM_REG[1][14]               ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ONE_PHA_DATNUM_REG[1][14]               ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_PHA_DATNUM_REG[1][14]               ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_PHA_DATNUM_REG[1][13]               ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ONE_PHA_DATNUM_REG[1][13]               ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_PHA_DATNUM_REG[1][13]               ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_PHA_DATNUM_REG[1][12]               ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ONE_PHA_DATNUM_REG[1][12]               ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_PHA_DATNUM_REG[1][12]               ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_PHA_DATNUM_REG[1][11]               ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ONE_PHA_DATNUM_REG[1][11]               ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_PHA_DATNUM_REG[1][11]               ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_PHA_DATNUM_REG[1][10]               ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ONE_PHA_DATNUM_REG[1][10]               ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_PHA_DATNUM_REG[1][10]               ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_PHA_DATNUM_REG[1][9]                ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ONE_PHA_DATNUM_REG[1][9]                ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_PHA_DATNUM_REG[1][9]                ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_PHA_DATNUM_REG[1][8]                ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ONE_PHA_DATNUM_REG[1][8]                ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_PHA_DATNUM_REG[1][8]                ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_PHA_DATNUM_REG[1][7]                ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ONE_PHA_DATNUM_REG[1][7]                ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_PHA_DATNUM_REG[1][7]                ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_PHA_DATNUM_REG[1][6]                ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ONE_PHA_DATNUM_REG[1][6]                ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_PHA_DATNUM_REG[1][6]                ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_PHA_DATNUM_REG[1][5]                ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ONE_PHA_DATNUM_REG[1][5]                ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_PHA_DATNUM_REG[1][5]                ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_PHA_DATNUM_REG[1][4]                ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ONE_PHA_DATNUM_REG[1][4]                ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_PHA_DATNUM_REG[1][4]                ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_PHA_DATNUM_REG[1][3]                ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ONE_PHA_DATNUM_REG[1][3]                ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_PHA_DATNUM_REG[1][3]                ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_PHA_DATNUM_REG[1][2]                ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ONE_PHA_DATNUM_REG[1][2]                ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_PHA_DATNUM_REG[1][2]                ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_PHA_DATNUM_REG[1][1]                ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ONE_PHA_DATNUM_REG[1][1]                ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_PHA_DATNUM_REG[1][1]                ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_PHA_DATNUM_REG[1][0]                ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ONE_PHA_DATNUM_REG[1][0]                ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_PHA_DATNUM_REG[1][0]                ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_PHA_DATNUM_REG[0][15]               ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ONE_PHA_DATNUM_REG[0][15]               ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_PHA_DATNUM_REG[0][15]               ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_PHA_DATNUM_REG[0][14]               ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ONE_PHA_DATNUM_REG[0][14]               ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_PHA_DATNUM_REG[0][14]               ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_PHA_DATNUM_REG[0][13]               ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ONE_PHA_DATNUM_REG[0][13]               ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_PHA_DATNUM_REG[0][13]               ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_PHA_DATNUM_REG[0][12]               ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ONE_PHA_DATNUM_REG[0][12]               ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_PHA_DATNUM_REG[0][12]               ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_PHA_DATNUM_REG[0][11]               ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ONE_PHA_DATNUM_REG[0][11]               ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_PHA_DATNUM_REG[0][11]               ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_PHA_DATNUM_REG[0][10]               ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ONE_PHA_DATNUM_REG[0][10]               ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_PHA_DATNUM_REG[0][10]               ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_PHA_DATNUM_REG[0][9]                ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ONE_PHA_DATNUM_REG[0][9]                ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_PHA_DATNUM_REG[0][9]                ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_PHA_DATNUM_REG[0][8]                ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ONE_PHA_DATNUM_REG[0][8]                ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_PHA_DATNUM_REG[0][8]                ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_PHA_DATNUM_REG[0][7]                ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ONE_PHA_DATNUM_REG[0][7]                ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_PHA_DATNUM_REG[0][7]                ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_PHA_DATNUM_REG[0][6]                ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ONE_PHA_DATNUM_REG[0][6]                ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_PHA_DATNUM_REG[0][6]                ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_PHA_DATNUM_REG[0][5]                ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ONE_PHA_DATNUM_REG[0][5]                ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_PHA_DATNUM_REG[0][5]                ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_PHA_DATNUM_REG[0][4]                ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ONE_PHA_DATNUM_REG[0][4]                ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_PHA_DATNUM_REG[0][4]                ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_PHA_DATNUM_REG[0][3]                ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ONE_PHA_DATNUM_REG[0][3]                ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_PHA_DATNUM_REG[0][3]                ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_PHA_DATNUM_REG[0][2]                ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ONE_PHA_DATNUM_REG[0][2]                ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_PHA_DATNUM_REG[0][2]                ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_PHA_DATNUM_REG[0][1]                ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ONE_PHA_DATNUM_REG[0][1]                ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_PHA_DATNUM_REG[0][1]                ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_PHA_DATNUM_REG[0][0]                ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ONE_PHA_DATNUM_REG[0][0]                ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_PHA_DATNUM_REG[0][0]                ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CTR_REG[1][15]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; SAM_CTR_REG[1][15]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CTR_REG[1][15]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CTR_REG[1][14]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; SAM_CTR_REG[1][14]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CTR_REG[1][14]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CTR_REG[1][13]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; SAM_CTR_REG[1][13]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CTR_REG[1][13]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CTR_REG[1][12]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; SAM_CTR_REG[1][12]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CTR_REG[1][12]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CTR_REG[1][11]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; SAM_CTR_REG[1][11]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CTR_REG[1][11]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CTR_REG[1][10]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; SAM_CTR_REG[1][10]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CTR_REG[1][10]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CTR_REG[1][9]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; SAM_CTR_REG[1][9]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CTR_REG[1][9]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CTR_REG[1][8]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; SAM_CTR_REG[1][8]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CTR_REG[1][8]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CTR_REG[1][7]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; SAM_CTR_REG[1][7]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CTR_REG[1][7]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CTR_REG[1][6]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; SAM_CTR_REG[1][6]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CTR_REG[1][6]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CTR_REG[1][5]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; SAM_CTR_REG[1][5]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CTR_REG[1][5]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CTR_REG[1][4]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; SAM_CTR_REG[1][4]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CTR_REG[1][4]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CTR_REG[1][3]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; SAM_CTR_REG[1][3]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CTR_REG[1][3]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CTR_REG[1][2]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; SAM_CTR_REG[1][2]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CTR_REG[1][2]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CTR_REG[1][1]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; SAM_CTR_REG[1][1]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CTR_REG[1][1]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CTR_REG[1][0]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; SAM_CTR_REG[1][0]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CTR_REG[1][0]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CTR_REG[0][15]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; SAM_CTR_REG[0][15]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CTR_REG[0][15]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CTR_REG[0][14]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; SAM_CTR_REG[0][14]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CTR_REG[0][14]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CTR_REG[0][13]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; SAM_CTR_REG[0][13]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CTR_REG[0][13]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CTR_REG[0][12]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; SAM_CTR_REG[0][12]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CTR_REG[0][12]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CTR_REG[0][11]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; SAM_CTR_REG[0][11]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CTR_REG[0][11]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CTR_REG[0][10]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; SAM_CTR_REG[0][10]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CTR_REG[0][10]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CTR_REG[0][9]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; SAM_CTR_REG[0][9]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CTR_REG[0][9]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CTR_REG[0][8]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; SAM_CTR_REG[0][8]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CTR_REG[0][8]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CTR_REG[0][7]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; SAM_CTR_REG[0][7]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CTR_REG[0][7]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CTR_REG[0][6]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; SAM_CTR_REG[0][6]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CTR_REG[0][6]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CTR_REG[0][5]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; SAM_CTR_REG[0][5]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CTR_REG[0][5]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CTR_REG[0][4]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; SAM_CTR_REG[0][4]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CTR_REG[0][4]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CTR_REG[0][3]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; SAM_CTR_REG[0][3]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CTR_REG[0][3]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CTR_REG[0][2]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; SAM_CTR_REG[0][2]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CTR_REG[0][2]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CTR_REG[0][1]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; SAM_CTR_REG[0][1]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CTR_REG[0][1]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CTR_REG[0][0]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; SAM_CTR_REG[0][0]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CTR_REG[0][0]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CYC_REG[1][15]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; SAM_CYC_REG[1][15]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CYC_REG[1][15]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CYC_REG[1][14]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; SAM_CYC_REG[1][14]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CYC_REG[1][14]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CYC_REG[1][13]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; SAM_CYC_REG[1][13]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CYC_REG[1][13]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CYC_REG[1][12]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; SAM_CYC_REG[1][12]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CYC_REG[1][12]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CYC_REG[1][11]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; SAM_CYC_REG[1][11]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CYC_REG[1][11]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CYC_REG[1][10]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; SAM_CYC_REG[1][10]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CYC_REG[1][10]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CYC_REG[1][9]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; SAM_CYC_REG[1][9]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CYC_REG[1][9]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CYC_REG[1][8]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; SAM_CYC_REG[1][8]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CYC_REG[1][8]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CYC_REG[1][7]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; SAM_CYC_REG[1][7]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CYC_REG[1][7]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CYC_REG[1][6]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; SAM_CYC_REG[1][6]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CYC_REG[1][6]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CYC_REG[1][5]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; SAM_CYC_REG[1][5]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CYC_REG[1][5]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CYC_REG[1][4]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; SAM_CYC_REG[1][4]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CYC_REG[1][4]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CYC_REG[1][3]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; SAM_CYC_REG[1][3]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CYC_REG[1][3]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CYC_REG[1][2]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; SAM_CYC_REG[1][2]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CYC_REG[1][2]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CYC_REG[1][1]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; SAM_CYC_REG[1][1]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CYC_REG[1][1]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CYC_REG[1][0]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; SAM_CYC_REG[1][0]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CYC_REG[1][0]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CYC_REG[0][15]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; SAM_CYC_REG[0][15]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CYC_REG[0][15]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CYC_REG[0][14]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; SAM_CYC_REG[0][14]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CYC_REG[0][14]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CYC_REG[0][13]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; SAM_CYC_REG[0][13]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CYC_REG[0][13]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CYC_REG[0][12]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; SAM_CYC_REG[0][12]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CYC_REG[0][12]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CYC_REG[0][11]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; SAM_CYC_REG[0][11]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CYC_REG[0][11]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CYC_REG[0][10]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; SAM_CYC_REG[0][10]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CYC_REG[0][10]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CYC_REG[0][9]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; SAM_CYC_REG[0][9]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CYC_REG[0][9]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CYC_REG[0][8]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; SAM_CYC_REG[0][8]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CYC_REG[0][8]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CYC_REG[0][7]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; SAM_CYC_REG[0][7]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CYC_REG[0][7]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CYC_REG[0][6]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; SAM_CYC_REG[0][6]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CYC_REG[0][6]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CYC_REG[0][5]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; SAM_CYC_REG[0][5]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CYC_REG[0][5]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CYC_REG[0][4]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; SAM_CYC_REG[0][4]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CYC_REG[0][4]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CYC_REG[0][3]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; SAM_CYC_REG[0][3]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CYC_REG[0][3]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CYC_REG[0][2]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; SAM_CYC_REG[0][2]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CYC_REG[0][2]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CYC_REG[0][1]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; SAM_CYC_REG[0][1]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CYC_REG[0][1]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CYC_REG[0][0]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; SAM_CYC_REG[0][0]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; SAM_CYC_REG[0][0]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA_RUN_REG[15]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHA_RUN_REG[15]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA_RUN_REG[15]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA_RUN_REG[14]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHA_RUN_REG[14]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA_RUN_REG[14]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA_RUN_REG[13]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHA_RUN_REG[13]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA_RUN_REG[13]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA_RUN_REG[12]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHA_RUN_REG[12]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA_RUN_REG[12]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA_RUN_REG[11]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHA_RUN_REG[11]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA_RUN_REG[11]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA_RUN_REG[10]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHA_RUN_REG[10]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA_RUN_REG[10]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA_RUN_REG[9]                          ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHA_RUN_REG[9]                          ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA_RUN_REG[9]                          ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA_RUN_REG[8]                          ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHA_RUN_REG[8]                          ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA_RUN_REG[8]                          ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA_RUN_REG[7]                          ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHA_RUN_REG[7]                          ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA_RUN_REG[7]                          ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA_RUN_REG[6]                          ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHA_RUN_REG[6]                          ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA_RUN_REG[6]                          ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA_RUN_REG[5]                          ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHA_RUN_REG[5]                          ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA_RUN_REG[5]                          ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA_RUN_REG[4]                          ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHA_RUN_REG[4]                          ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA_RUN_REG[4]                          ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA_RUN_REG[3]                          ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHA_RUN_REG[3]                          ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA_RUN_REG[3]                          ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA_RUN_REG[2]                          ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHA_RUN_REG[2]                          ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA_RUN_REG[2]                          ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA_RUN_REG[1]                          ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHA_RUN_REG[1]                          ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA_RUN_REG[1]                          ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA_RUN_REG[0]                          ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHA_RUN_REG[0]                          ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA_RUN_REG[0]                          ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_H[0][15]                        ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_LEN_H[0][15]                        ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_H[0][15]                        ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_H[0][14]                        ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_LEN_H[0][14]                        ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_H[0][14]                        ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_H[0][13]                        ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_LEN_H[0][13]                        ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_H[0][13]                        ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_H[0][12]                        ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_LEN_H[0][12]                        ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_H[0][12]                        ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_H[0][11]                        ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_LEN_H[0][11]                        ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_H[0][11]                        ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_H[0][10]                        ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_LEN_H[0][10]                        ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_H[0][10]                        ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_H[0][9]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_LEN_H[0][9]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_H[0][9]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_H[0][8]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_LEN_H[0][8]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_H[0][8]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_H[0][7]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_LEN_H[0][7]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_H[0][7]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_H[0][6]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_LEN_H[0][6]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_H[0][6]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_H[0][5]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_LEN_H[0][5]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_H[0][5]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_H[0][4]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_LEN_H[0][4]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_H[0][4]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_H[0][3]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_LEN_H[0][3]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_H[0][3]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_H[0][2]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_LEN_H[0][2]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_H[0][2]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_H[0][1]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_LEN_H[0][1]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_H[0][1]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_H[0][0]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_LEN_H[0][0]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_H[0][0]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_L[0][15]                        ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_LEN_L[0][15]                        ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_L[0][15]                        ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_L[0][14]                        ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_LEN_L[0][14]                        ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_L[0][14]                        ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_L[0][13]                        ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_LEN_L[0][13]                        ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_L[0][13]                        ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_L[0][12]                        ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_LEN_L[0][12]                        ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_L[0][12]                        ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_L[0][11]                        ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_LEN_L[0][11]                        ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_L[0][11]                        ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_L[0][10]                        ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_LEN_L[0][10]                        ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_L[0][10]                        ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_L[0][9]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_LEN_L[0][9]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_L[0][9]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_L[0][8]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_LEN_L[0][8]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_L[0][8]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_L[0][7]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_LEN_L[0][7]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_L[0][7]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_L[0][6]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_LEN_L[0][6]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_L[0][6]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_L[0][5]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_LEN_L[0][5]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_L[0][5]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_L[0][4]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_LEN_L[0][4]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_L[0][4]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_L[0][3]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_LEN_L[0][3]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_L[0][3]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_L[0][2]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_LEN_L[0][2]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_L[0][2]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_L[0][1]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_LEN_L[0][1]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_L[0][1]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_L[0][0]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_LEN_L[0][0]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_L[0][0]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_H[1][15]                        ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_LEN_H[1][15]                        ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_H[1][15]                        ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_H[1][14]                        ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_LEN_H[1][14]                        ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_H[1][14]                        ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_H[1][13]                        ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_LEN_H[1][13]                        ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_H[1][13]                        ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_H[1][12]                        ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_LEN_H[1][12]                        ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_H[1][12]                        ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_H[1][11]                        ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_LEN_H[1][11]                        ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_H[1][11]                        ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_H[1][10]                        ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_LEN_H[1][10]                        ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_H[1][10]                        ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_H[1][9]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_LEN_H[1][9]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_H[1][9]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_H[1][8]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_LEN_H[1][8]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_H[1][8]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_H[1][7]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_LEN_H[1][7]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_H[1][7]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_H[1][6]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_LEN_H[1][6]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_H[1][6]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_H[1][5]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_LEN_H[1][5]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_H[1][5]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_H[1][4]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_LEN_H[1][4]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_H[1][4]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_H[1][3]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_LEN_H[1][3]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_H[1][3]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_H[1][2]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_LEN_H[1][2]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_H[1][2]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_H[1][1]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_LEN_H[1][1]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_H[1][1]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_H[1][0]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_LEN_H[1][0]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_H[1][0]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_L[1][15]                        ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_LEN_L[1][15]                        ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_L[1][15]                        ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_L[1][14]                        ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_LEN_L[1][14]                        ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_L[1][14]                        ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_L[1][13]                        ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_LEN_L[1][13]                        ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_L[1][13]                        ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_L[1][12]                        ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_LEN_L[1][12]                        ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_L[1][12]                        ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_L[1][11]                        ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_LEN_L[1][11]                        ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_L[1][11]                        ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_L[1][10]                        ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_LEN_L[1][10]                        ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_L[1][10]                        ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_L[1][9]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_LEN_L[1][9]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_L[1][9]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_L[1][8]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_LEN_L[1][8]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_L[1][8]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_L[1][7]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_LEN_L[1][7]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_L[1][7]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_L[1][6]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_LEN_L[1][6]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_L[1][6]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_L[1][5]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_LEN_L[1][5]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_L[1][5]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_L[1][4]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_LEN_L[1][4]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_L[1][4]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_L[1][3]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_LEN_L[1][3]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_L[1][3]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_L[1][2]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_LEN_L[1][2]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_L[1][2]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_L[1][1]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_LEN_L[1][1]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_L[1][1]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_L[1][0]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_LEN_L[1][0]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_LEN_L[1][0]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; dat_receive_from_stm32[31]              ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; dat_receive_from_stm32[31]              ;
; PRESERVE_REGISTER         ; on    ; -    ; dat_receive_from_stm32[31]              ;
; PRESERVE_REGISTER         ; on    ; -    ; dat_receive_from_stm32[30]              ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; dat_receive_from_stm32[30]              ;
; PRESERVE_REGISTER         ; on    ; -    ; dat_receive_from_stm32[30]              ;
; PRESERVE_REGISTER         ; on    ; -    ; dat_receive_from_stm32[29]              ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; dat_receive_from_stm32[29]              ;
; PRESERVE_REGISTER         ; on    ; -    ; dat_receive_from_stm32[29]              ;
; PRESERVE_REGISTER         ; on    ; -    ; dat_receive_from_stm32[28]              ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; dat_receive_from_stm32[28]              ;
; PRESERVE_REGISTER         ; on    ; -    ; dat_receive_from_stm32[28]              ;
; PRESERVE_REGISTER         ; on    ; -    ; dat_receive_from_stm32[27]              ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; dat_receive_from_stm32[27]              ;
; PRESERVE_REGISTER         ; on    ; -    ; dat_receive_from_stm32[27]              ;
; PRESERVE_REGISTER         ; on    ; -    ; dat_receive_from_stm32[26]              ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; dat_receive_from_stm32[26]              ;
; PRESERVE_REGISTER         ; on    ; -    ; dat_receive_from_stm32[26]              ;
; PRESERVE_REGISTER         ; on    ; -    ; dat_receive_from_stm32[25]              ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; dat_receive_from_stm32[25]              ;
; PRESERVE_REGISTER         ; on    ; -    ; dat_receive_from_stm32[25]              ;
; PRESERVE_REGISTER         ; on    ; -    ; dat_receive_from_stm32[24]              ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; dat_receive_from_stm32[24]              ;
; PRESERVE_REGISTER         ; on    ; -    ; dat_receive_from_stm32[24]              ;
; PRESERVE_REGISTER         ; on    ; -    ; dat_receive_from_stm32[23]              ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; dat_receive_from_stm32[23]              ;
; PRESERVE_REGISTER         ; on    ; -    ; dat_receive_from_stm32[23]              ;
; PRESERVE_REGISTER         ; on    ; -    ; dat_receive_from_stm32[22]              ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; dat_receive_from_stm32[22]              ;
; PRESERVE_REGISTER         ; on    ; -    ; dat_receive_from_stm32[22]              ;
; PRESERVE_REGISTER         ; on    ; -    ; dat_receive_from_stm32[21]              ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; dat_receive_from_stm32[21]              ;
; PRESERVE_REGISTER         ; on    ; -    ; dat_receive_from_stm32[21]              ;
; PRESERVE_REGISTER         ; on    ; -    ; dat_receive_from_stm32[20]              ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; dat_receive_from_stm32[20]              ;
; PRESERVE_REGISTER         ; on    ; -    ; dat_receive_from_stm32[20]              ;
; PRESERVE_REGISTER         ; on    ; -    ; dat_receive_from_stm32[19]              ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; dat_receive_from_stm32[19]              ;
; PRESERVE_REGISTER         ; on    ; -    ; dat_receive_from_stm32[19]              ;
; PRESERVE_REGISTER         ; on    ; -    ; dat_receive_from_stm32[18]              ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; dat_receive_from_stm32[18]              ;
; PRESERVE_REGISTER         ; on    ; -    ; dat_receive_from_stm32[18]              ;
; PRESERVE_REGISTER         ; on    ; -    ; dat_receive_from_stm32[17]              ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; dat_receive_from_stm32[17]              ;
; PRESERVE_REGISTER         ; on    ; -    ; dat_receive_from_stm32[17]              ;
; PRESERVE_REGISTER         ; on    ; -    ; dat_receive_from_stm32[16]              ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; dat_receive_from_stm32[16]              ;
; PRESERVE_REGISTER         ; on    ; -    ; dat_receive_from_stm32[16]              ;
; PRESERVE_REGISTER         ; on    ; -    ; dat_receive_from_stm32[15]              ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; dat_receive_from_stm32[15]              ;
; PRESERVE_REGISTER         ; on    ; -    ; dat_receive_from_stm32[15]              ;
; PRESERVE_REGISTER         ; on    ; -    ; dat_receive_from_stm32[14]              ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; dat_receive_from_stm32[14]              ;
; PRESERVE_REGISTER         ; on    ; -    ; dat_receive_from_stm32[14]              ;
; PRESERVE_REGISTER         ; on    ; -    ; dat_receive_from_stm32[13]              ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; dat_receive_from_stm32[13]              ;
; PRESERVE_REGISTER         ; on    ; -    ; dat_receive_from_stm32[13]              ;
; PRESERVE_REGISTER         ; on    ; -    ; dat_receive_from_stm32[12]              ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; dat_receive_from_stm32[12]              ;
; PRESERVE_REGISTER         ; on    ; -    ; dat_receive_from_stm32[12]              ;
; PRESERVE_REGISTER         ; on    ; -    ; dat_receive_from_stm32[11]              ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; dat_receive_from_stm32[11]              ;
; PRESERVE_REGISTER         ; on    ; -    ; dat_receive_from_stm32[11]              ;
; PRESERVE_REGISTER         ; on    ; -    ; dat_receive_from_stm32[10]              ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; dat_receive_from_stm32[10]              ;
; PRESERVE_REGISTER         ; on    ; -    ; dat_receive_from_stm32[10]              ;
; PRESERVE_REGISTER         ; on    ; -    ; dat_receive_from_stm32[9]               ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; dat_receive_from_stm32[9]               ;
; PRESERVE_REGISTER         ; on    ; -    ; dat_receive_from_stm32[9]               ;
; PRESERVE_REGISTER         ; on    ; -    ; dat_receive_from_stm32[8]               ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; dat_receive_from_stm32[8]               ;
; PRESERVE_REGISTER         ; on    ; -    ; dat_receive_from_stm32[8]               ;
; PRESERVE_REGISTER         ; on    ; -    ; dat_receive_from_stm32[7]               ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; dat_receive_from_stm32[7]               ;
; PRESERVE_REGISTER         ; on    ; -    ; dat_receive_from_stm32[7]               ;
; PRESERVE_REGISTER         ; on    ; -    ; dat_receive_from_stm32[6]               ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; dat_receive_from_stm32[6]               ;
; PRESERVE_REGISTER         ; on    ; -    ; dat_receive_from_stm32[6]               ;
; PRESERVE_REGISTER         ; on    ; -    ; dat_receive_from_stm32[5]               ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; dat_receive_from_stm32[5]               ;
; PRESERVE_REGISTER         ; on    ; -    ; dat_receive_from_stm32[5]               ;
; PRESERVE_REGISTER         ; on    ; -    ; dat_receive_from_stm32[4]               ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; dat_receive_from_stm32[4]               ;
; PRESERVE_REGISTER         ; on    ; -    ; dat_receive_from_stm32[4]               ;
; PRESERVE_REGISTER         ; on    ; -    ; dat_receive_from_stm32[3]               ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; dat_receive_from_stm32[3]               ;
; PRESERVE_REGISTER         ; on    ; -    ; dat_receive_from_stm32[3]               ;
; PRESERVE_REGISTER         ; on    ; -    ; dat_receive_from_stm32[2]               ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; dat_receive_from_stm32[2]               ;
; PRESERVE_REGISTER         ; on    ; -    ; dat_receive_from_stm32[2]               ;
; PRESERVE_REGISTER         ; on    ; -    ; dat_receive_from_stm32[1]               ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; dat_receive_from_stm32[1]               ;
; PRESERVE_REGISTER         ; on    ; -    ; dat_receive_from_stm32[1]               ;
; PRESERVE_REGISTER         ; on    ; -    ; dat_receive_from_stm32[0]               ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; dat_receive_from_stm32[0]               ;
; PRESERVE_REGISTER         ; on    ; -    ; dat_receive_from_stm32[0]               ;
; PRESERVE_REGISTER         ; on    ; -    ; spi_clk_cnt[31]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; spi_clk_cnt[31]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; spi_clk_cnt[30]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; spi_clk_cnt[30]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; spi_clk_cnt[29]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; spi_clk_cnt[29]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; spi_clk_cnt[28]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; spi_clk_cnt[28]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; spi_clk_cnt[27]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; spi_clk_cnt[27]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; spi_clk_cnt[26]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; spi_clk_cnt[26]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; spi_clk_cnt[25]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; spi_clk_cnt[25]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; spi_clk_cnt[24]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; spi_clk_cnt[24]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; spi_clk_cnt[23]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; spi_clk_cnt[23]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; spi_clk_cnt[22]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; spi_clk_cnt[22]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; spi_clk_cnt[21]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; spi_clk_cnt[21]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; spi_clk_cnt[20]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; spi_clk_cnt[20]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; spi_clk_cnt[19]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; spi_clk_cnt[19]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; spi_clk_cnt[18]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; spi_clk_cnt[18]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; spi_clk_cnt[17]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; spi_clk_cnt[17]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; spi_clk_cnt[16]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; spi_clk_cnt[16]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; spi_clk_cnt[15]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; spi_clk_cnt[15]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; spi_clk_cnt[14]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; spi_clk_cnt[14]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; spi_clk_cnt[13]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; spi_clk_cnt[13]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; spi_clk_cnt[12]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; spi_clk_cnt[12]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; spi_clk_cnt[11]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; spi_clk_cnt[11]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; spi_clk_cnt[10]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; spi_clk_cnt[10]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; spi_clk_cnt[9]                          ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; spi_clk_cnt[9]                          ;
; PRESERVE_REGISTER         ; on    ; -    ; spi_clk_cnt[8]                          ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; spi_clk_cnt[8]                          ;
; PRESERVE_REGISTER         ; on    ; -    ; spi_clk_cnt[7]                          ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; spi_clk_cnt[7]                          ;
; PRESERVE_REGISTER         ; on    ; -    ; spi_clk_cnt[6]                          ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; spi_clk_cnt[6]                          ;
; PRESERVE_REGISTER         ; on    ; -    ; spi_clk_cnt[5]                          ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; spi_clk_cnt[5]                          ;
; PRESERVE_REGISTER         ; on    ; -    ; spi_clk_cnt[4]                          ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; spi_clk_cnt[4]                          ;
; PRESERVE_REGISTER         ; on    ; -    ; spi_clk_cnt[3]                          ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; spi_clk_cnt[3]                          ;
; PRESERVE_REGISTER         ; on    ; -    ; spi_clk_cnt[2]                          ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; spi_clk_cnt[2]                          ;
; PRESERVE_REGISTER         ; on    ; -    ; spi_clk_cnt[1]                          ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; spi_clk_cnt[1]                          ;
; PRESERVE_REGISTER         ; on    ; -    ; spi_clk_cnt[0]                          ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; spi_clk_cnt[0]                          ;
; PRESERVE_REGISTER         ; on    ; -    ; cmd_from_stm32[3]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cmd_from_stm32[3]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; cmd_from_stm32[3]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; cmd_from_stm32[2]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cmd_from_stm32[2]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; cmd_from_stm32[2]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; cmd_from_stm32[1]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cmd_from_stm32[1]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; cmd_from_stm32[1]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; cmd_from_stm32[0]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cmd_from_stm32[0]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; cmd_from_stm32[0]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; cha_from_stm32[3]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha_from_stm32[3]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; cha_from_stm32[3]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; cha_from_stm32[2]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha_from_stm32[2]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; cha_from_stm32[2]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; cha_from_stm32[1]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha_from_stm32[1]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; cha_from_stm32[1]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; cha_from_stm32[0]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha_from_stm32[0]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; cha_from_stm32[0]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; reg_addr_receive_from_stm32[7]          ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; reg_addr_receive_from_stm32[7]          ;
; PRESERVE_REGISTER         ; on    ; -    ; reg_addr_receive_from_stm32[7]          ;
; PRESERVE_REGISTER         ; on    ; -    ; reg_addr_receive_from_stm32[6]          ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; reg_addr_receive_from_stm32[6]          ;
; PRESERVE_REGISTER         ; on    ; -    ; reg_addr_receive_from_stm32[6]          ;
; PRESERVE_REGISTER         ; on    ; -    ; reg_addr_receive_from_stm32[5]          ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; reg_addr_receive_from_stm32[5]          ;
; PRESERVE_REGISTER         ; on    ; -    ; reg_addr_receive_from_stm32[5]          ;
; PRESERVE_REGISTER         ; on    ; -    ; reg_addr_receive_from_stm32[4]          ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; reg_addr_receive_from_stm32[4]          ;
; PRESERVE_REGISTER         ; on    ; -    ; reg_addr_receive_from_stm32[4]          ;
; PRESERVE_REGISTER         ; on    ; -    ; reg_addr_receive_from_stm32[3]          ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; reg_addr_receive_from_stm32[3]          ;
; PRESERVE_REGISTER         ; on    ; -    ; reg_addr_receive_from_stm32[3]          ;
; PRESERVE_REGISTER         ; on    ; -    ; reg_addr_receive_from_stm32[2]          ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; reg_addr_receive_from_stm32[2]          ;
; PRESERVE_REGISTER         ; on    ; -    ; reg_addr_receive_from_stm32[2]          ;
; PRESERVE_REGISTER         ; on    ; -    ; reg_addr_receive_from_stm32[1]          ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; reg_addr_receive_from_stm32[1]          ;
; PRESERVE_REGISTER         ; on    ; -    ; reg_addr_receive_from_stm32[1]          ;
; PRESERVE_REGISTER         ; on    ; -    ; reg_addr_receive_from_stm32[0]          ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; reg_addr_receive_from_stm32[0]          ;
; PRESERVE_REGISTER         ; on    ; -    ; reg_addr_receive_from_stm32[0]          ;
; PRESERVE_REGISTER         ; on    ; -    ; stm32_read_one_new_dat_flag             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; stm32_read_one_new_dat_flag             ;
; PRESERVE_REGISTER         ; on    ; -    ; stm32_read_one_new_dat_flag             ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_SECOND_CNT_H[15]                    ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ONE_SECOND_CNT_H[15]                    ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_SECOND_CNT_H[15]                    ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_SECOND_CNT_H[14]                    ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ONE_SECOND_CNT_H[14]                    ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_SECOND_CNT_H[14]                    ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_SECOND_CNT_H[13]                    ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ONE_SECOND_CNT_H[13]                    ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_SECOND_CNT_H[13]                    ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_SECOND_CNT_H[12]                    ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ONE_SECOND_CNT_H[12]                    ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_SECOND_CNT_H[12]                    ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_SECOND_CNT_H[11]                    ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ONE_SECOND_CNT_H[11]                    ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_SECOND_CNT_H[11]                    ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_SECOND_CNT_H[10]                    ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ONE_SECOND_CNT_H[10]                    ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_SECOND_CNT_H[10]                    ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_SECOND_CNT_H[9]                     ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ONE_SECOND_CNT_H[9]                     ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_SECOND_CNT_H[9]                     ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_SECOND_CNT_H[8]                     ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ONE_SECOND_CNT_H[8]                     ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_SECOND_CNT_H[8]                     ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_SECOND_CNT_H[7]                     ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ONE_SECOND_CNT_H[7]                     ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_SECOND_CNT_H[7]                     ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_SECOND_CNT_H[6]                     ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ONE_SECOND_CNT_H[6]                     ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_SECOND_CNT_H[6]                     ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_SECOND_CNT_H[5]                     ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ONE_SECOND_CNT_H[5]                     ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_SECOND_CNT_H[5]                     ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_SECOND_CNT_H[4]                     ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ONE_SECOND_CNT_H[4]                     ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_SECOND_CNT_H[4]                     ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_SECOND_CNT_H[3]                     ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ONE_SECOND_CNT_H[3]                     ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_SECOND_CNT_H[3]                     ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_SECOND_CNT_H[2]                     ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ONE_SECOND_CNT_H[2]                     ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_SECOND_CNT_H[2]                     ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_SECOND_CNT_H[1]                     ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ONE_SECOND_CNT_H[1]                     ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_SECOND_CNT_H[1]                     ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_SECOND_CNT_H[0]                     ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ONE_SECOND_CNT_H[0]                     ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_SECOND_CNT_H[0]                     ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_SECOND_CNT_L[15]                    ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ONE_SECOND_CNT_L[15]                    ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_SECOND_CNT_L[15]                    ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_SECOND_CNT_L[14]                    ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ONE_SECOND_CNT_L[14]                    ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_SECOND_CNT_L[14]                    ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_SECOND_CNT_L[13]                    ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ONE_SECOND_CNT_L[13]                    ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_SECOND_CNT_L[13]                    ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_SECOND_CNT_L[12]                    ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ONE_SECOND_CNT_L[12]                    ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_SECOND_CNT_L[12]                    ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_SECOND_CNT_L[11]                    ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ONE_SECOND_CNT_L[11]                    ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_SECOND_CNT_L[11]                    ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_SECOND_CNT_L[10]                    ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ONE_SECOND_CNT_L[10]                    ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_SECOND_CNT_L[10]                    ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_SECOND_CNT_L[9]                     ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ONE_SECOND_CNT_L[9]                     ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_SECOND_CNT_L[9]                     ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_SECOND_CNT_L[8]                     ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ONE_SECOND_CNT_L[8]                     ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_SECOND_CNT_L[8]                     ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_SECOND_CNT_L[7]                     ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ONE_SECOND_CNT_L[7]                     ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_SECOND_CNT_L[7]                     ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_SECOND_CNT_L[6]                     ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ONE_SECOND_CNT_L[6]                     ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_SECOND_CNT_L[6]                     ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_SECOND_CNT_L[5]                     ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ONE_SECOND_CNT_L[5]                     ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_SECOND_CNT_L[5]                     ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_SECOND_CNT_L[4]                     ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ONE_SECOND_CNT_L[4]                     ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_SECOND_CNT_L[4]                     ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_SECOND_CNT_L[3]                     ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ONE_SECOND_CNT_L[3]                     ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_SECOND_CNT_L[3]                     ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_SECOND_CNT_L[2]                     ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ONE_SECOND_CNT_L[2]                     ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_SECOND_CNT_L[2]                     ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_SECOND_CNT_L[1]                     ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ONE_SECOND_CNT_L[1]                     ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_SECOND_CNT_L[1]                     ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_SECOND_CNT_L[0]                     ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ONE_SECOND_CNT_L[0]                     ;
; PRESERVE_REGISTER         ; on    ; -    ; ONE_SECOND_CNT_L[0]                     ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_H[15] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_H[15] ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_H[15] ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_H[14] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_H[14] ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_H[14] ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_H[13] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_H[13] ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_H[13] ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_H[12] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_H[12] ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_H[12] ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_H[11] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_H[11] ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_H[11] ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_H[10] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_H[10] ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_H[10] ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_H[9]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_H[9]  ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_H[9]  ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_H[8]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_H[8]  ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_H[8]  ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_H[7]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_H[7]  ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_H[7]  ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_H[6]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_H[6]  ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_H[6]  ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_H[5]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_H[5]  ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_H[5]  ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_H[4]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_H[4]  ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_H[4]  ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_H[3]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_H[3]  ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_H[3]  ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_H[2]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_H[2]  ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_H[2]  ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_H[1]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_H[1]  ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_H[1]  ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_H[0]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_H[0]  ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_H[0]  ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_L[15] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_L[15] ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_L[15] ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_L[14] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_L[14] ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_L[14] ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_L[13] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_L[13] ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_L[13] ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_L[12] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_L[12] ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_L[12] ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_L[11] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_L[11] ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_L[11] ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_L[10] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_L[10] ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_L[10] ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_L[9]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_L[9]  ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_L[9]  ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_L[8]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_L[8]  ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_L[8]  ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_L[7]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_L[7]  ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_L[7]  ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_L[6]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_L[6]  ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_L[6]  ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_L[5]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_L[5]  ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_L[5]  ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_L[4]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_L[4]  ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_L[4]  ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_L[3]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_L[3]  ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_L[3]  ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_L[2]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_L[2]  ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_L[2]  ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_L[1]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_L[1]  ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_L[1]  ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_L[0]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_L[0]  ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA0_CLK_CNT_FROM_ONE_SECOND_PLUS_L[0]  ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_H[15] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_H[15] ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_H[15] ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_H[14] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_H[14] ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_H[14] ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_H[13] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_H[13] ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_H[13] ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_H[12] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_H[12] ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_H[12] ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_H[11] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_H[11] ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_H[11] ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_H[10] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_H[10] ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_H[10] ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_H[9]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_H[9]  ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_H[9]  ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_H[8]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_H[8]  ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_H[8]  ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_H[7]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_H[7]  ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_H[7]  ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_H[6]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_H[6]  ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_H[6]  ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_H[5]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_H[5]  ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_H[5]  ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_H[4]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_H[4]  ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_H[4]  ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_H[3]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_H[3]  ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_H[3]  ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_H[2]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_H[2]  ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_H[2]  ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_H[1]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_H[1]  ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_H[1]  ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_H[0]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_H[0]  ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_H[0]  ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_L[15] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_L[15] ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_L[15] ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_L[14] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_L[14] ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_L[14] ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_L[13] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_L[13] ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_L[13] ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_L[12] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_L[12] ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_L[12] ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_L[11] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_L[11] ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_L[11] ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_L[10] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_L[10] ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_L[10] ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_L[9]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_L[9]  ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_L[9]  ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_L[8]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_L[8]  ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_L[8]  ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_L[7]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_L[7]  ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_L[7]  ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_L[6]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_L[6]  ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_L[6]  ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_L[5]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_L[5]  ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_L[5]  ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_L[4]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_L[4]  ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_L[4]  ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_L[3]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_L[3]  ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_L[3]  ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_L[2]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_L[2]  ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_L[2]  ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_L[1]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_L[1]  ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_L[1]  ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_L[0]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_L[0]  ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA1_CLK_CNT_FROM_ONE_SECOND_PLUS_L[0]  ;
; PRESERVE_REGISTER         ; on    ; -    ; cha1_low_pass_10m_filter_out_reg[11]    ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha1_low_pass_10m_filter_out_reg[11]    ;
; PRESERVE_REGISTER         ; on    ; -    ; cha1_low_pass_10m_filter_out_reg[10]    ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha1_low_pass_10m_filter_out_reg[10]    ;
; PRESERVE_REGISTER         ; on    ; -    ; cha1_low_pass_10m_filter_out_reg[9]     ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha1_low_pass_10m_filter_out_reg[9]     ;
; PRESERVE_REGISTER         ; on    ; -    ; cha1_low_pass_10m_filter_out_reg[8]     ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha1_low_pass_10m_filter_out_reg[8]     ;
; PRESERVE_REGISTER         ; on    ; -    ; cha1_low_pass_10m_filter_out_reg[7]     ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha1_low_pass_10m_filter_out_reg[7]     ;
; PRESERVE_REGISTER         ; on    ; -    ; cha1_low_pass_10m_filter_out_reg[6]     ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha1_low_pass_10m_filter_out_reg[6]     ;
; PRESERVE_REGISTER         ; on    ; -    ; cha1_low_pass_10m_filter_out_reg[5]     ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha1_low_pass_10m_filter_out_reg[5]     ;
; PRESERVE_REGISTER         ; on    ; -    ; cha1_low_pass_10m_filter_out_reg[4]     ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha1_low_pass_10m_filter_out_reg[4]     ;
; PRESERVE_REGISTER         ; on    ; -    ; cha1_low_pass_10m_filter_out_reg[3]     ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha1_low_pass_10m_filter_out_reg[3]     ;
; PRESERVE_REGISTER         ; on    ; -    ; cha1_low_pass_10m_filter_out_reg[2]     ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha1_low_pass_10m_filter_out_reg[2]     ;
; PRESERVE_REGISTER         ; on    ; -    ; cha1_low_pass_10m_filter_out_reg[1]     ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha1_low_pass_10m_filter_out_reg[1]     ;
; PRESERVE_REGISTER         ; on    ; -    ; cha1_low_pass_10m_filter_out_reg[0]     ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha1_low_pass_10m_filter_out_reg[0]     ;
; PRESERVE_REGISTER         ; on    ; -    ; cha0_check_flag                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha0_check_flag                         ;
; PRESERVE_REGISTER         ; on    ; -    ; cha1_check_flag                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha1_check_flag                         ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_AVR_REG[0][0]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_AVR_REG[0][0]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_AVR_REG[0][0]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_AVR_REG[0][1]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_AVR_REG[0][1]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_AVR_REG[0][1]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; cha0_max[15]                            ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha0_max[15]                            ;
; PRESERVE_REGISTER         ; on    ; -    ; cha0_max[15]                            ;
; PRESERVE_REGISTER         ; on    ; -    ; cha0_max[14]                            ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha0_max[14]                            ;
; PRESERVE_REGISTER         ; on    ; -    ; cha0_max[14]                            ;
; PRESERVE_REGISTER         ; on    ; -    ; cha0_max[13]                            ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha0_max[13]                            ;
; PRESERVE_REGISTER         ; on    ; -    ; cha0_max[13]                            ;
; PRESERVE_REGISTER         ; on    ; -    ; cha0_max[12]                            ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha0_max[12]                            ;
; PRESERVE_REGISTER         ; on    ; -    ; cha0_max[12]                            ;
; PRESERVE_REGISTER         ; on    ; -    ; cha0_max[11]                            ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha0_max[11]                            ;
; PRESERVE_REGISTER         ; on    ; -    ; cha0_max[11]                            ;
; PRESERVE_REGISTER         ; on    ; -    ; cha0_max[10]                            ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha0_max[10]                            ;
; PRESERVE_REGISTER         ; on    ; -    ; cha0_max[10]                            ;
; PRESERVE_REGISTER         ; on    ; -    ; cha0_max[9]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha0_max[9]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; cha0_max[9]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; cha0_max[8]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha0_max[8]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; cha0_max[8]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; cha0_max[7]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha0_max[7]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; cha0_max[7]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; cha0_max[6]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha0_max[6]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; cha0_max[6]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; cha0_max[5]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha0_max[5]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; cha0_max[5]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; cha0_max[4]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha0_max[4]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; cha0_max[4]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; cha0_max[3]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha0_max[3]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; cha0_max[3]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; cha0_max[2]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha0_max[2]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; cha0_max[2]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; cha0_max[1]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha0_max[1]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; cha0_max[1]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; cha0_max[0]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha0_max[0]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; cha0_max[0]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; cha0_min[15]                            ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha0_min[15]                            ;
; PRESERVE_REGISTER         ; on    ; -    ; cha0_min[15]                            ;
; PRESERVE_REGISTER         ; on    ; -    ; cha0_min[14]                            ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha0_min[14]                            ;
; PRESERVE_REGISTER         ; on    ; -    ; cha0_min[14]                            ;
; PRESERVE_REGISTER         ; on    ; -    ; cha0_min[13]                            ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha0_min[13]                            ;
; PRESERVE_REGISTER         ; on    ; -    ; cha0_min[13]                            ;
; PRESERVE_REGISTER         ; on    ; -    ; cha0_min[12]                            ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha0_min[12]                            ;
; PRESERVE_REGISTER         ; on    ; -    ; cha0_min[12]                            ;
; PRESERVE_REGISTER         ; on    ; -    ; cha0_min[11]                            ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha0_min[11]                            ;
; PRESERVE_REGISTER         ; on    ; -    ; cha0_min[11]                            ;
; PRESERVE_REGISTER         ; on    ; -    ; cha0_min[10]                            ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha0_min[10]                            ;
; PRESERVE_REGISTER         ; on    ; -    ; cha0_min[10]                            ;
; PRESERVE_REGISTER         ; on    ; -    ; cha0_min[9]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha0_min[9]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; cha0_min[9]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; cha0_min[8]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha0_min[8]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; cha0_min[8]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; cha0_min[7]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha0_min[7]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; cha0_min[7]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; cha0_min[6]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha0_min[6]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; cha0_min[6]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; cha0_min[5]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha0_min[5]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; cha0_min[5]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; cha0_min[4]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha0_min[4]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; cha0_min[4]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; cha0_min[3]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha0_min[3]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; cha0_min[3]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; cha0_min[2]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha0_min[2]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; cha0_min[2]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; cha0_min[1]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha0_min[1]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; cha0_min[1]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; cha0_min[0]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha0_min[0]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; cha0_min[0]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; cha1_max[15]                            ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha1_max[15]                            ;
; PRESERVE_REGISTER         ; on    ; -    ; cha1_max[15]                            ;
; PRESERVE_REGISTER         ; on    ; -    ; cha1_max[14]                            ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha1_max[14]                            ;
; PRESERVE_REGISTER         ; on    ; -    ; cha1_max[14]                            ;
; PRESERVE_REGISTER         ; on    ; -    ; cha1_max[13]                            ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha1_max[13]                            ;
; PRESERVE_REGISTER         ; on    ; -    ; cha1_max[13]                            ;
; PRESERVE_REGISTER         ; on    ; -    ; cha1_max[12]                            ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha1_max[12]                            ;
; PRESERVE_REGISTER         ; on    ; -    ; cha1_max[12]                            ;
; PRESERVE_REGISTER         ; on    ; -    ; cha1_max[11]                            ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha1_max[11]                            ;
; PRESERVE_REGISTER         ; on    ; -    ; cha1_max[11]                            ;
; PRESERVE_REGISTER         ; on    ; -    ; cha1_max[10]                            ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha1_max[10]                            ;
; PRESERVE_REGISTER         ; on    ; -    ; cha1_max[10]                            ;
; PRESERVE_REGISTER         ; on    ; -    ; cha1_max[9]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha1_max[9]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; cha1_max[9]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; cha1_max[8]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha1_max[8]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; cha1_max[8]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; cha1_max[7]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha1_max[7]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; cha1_max[7]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; cha1_max[6]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha1_max[6]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; cha1_max[6]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; cha1_max[5]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha1_max[5]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; cha1_max[5]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; cha1_max[4]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha1_max[4]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; cha1_max[4]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; cha1_max[3]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha1_max[3]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; cha1_max[3]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; cha1_max[2]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha1_max[2]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; cha1_max[2]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; cha1_max[1]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha1_max[1]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; cha1_max[1]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; cha1_max[0]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha1_max[0]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; cha1_max[0]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; cha1_min[15]                            ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha1_min[15]                            ;
; PRESERVE_REGISTER         ; on    ; -    ; cha1_min[15]                            ;
; PRESERVE_REGISTER         ; on    ; -    ; cha1_min[14]                            ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha1_min[14]                            ;
; PRESERVE_REGISTER         ; on    ; -    ; cha1_min[14]                            ;
; PRESERVE_REGISTER         ; on    ; -    ; cha1_min[13]                            ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha1_min[13]                            ;
; PRESERVE_REGISTER         ; on    ; -    ; cha1_min[13]                            ;
; PRESERVE_REGISTER         ; on    ; -    ; cha1_min[12]                            ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha1_min[12]                            ;
; PRESERVE_REGISTER         ; on    ; -    ; cha1_min[12]                            ;
; PRESERVE_REGISTER         ; on    ; -    ; cha1_min[11]                            ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha1_min[11]                            ;
; PRESERVE_REGISTER         ; on    ; -    ; cha1_min[11]                            ;
; PRESERVE_REGISTER         ; on    ; -    ; cha1_min[10]                            ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha1_min[10]                            ;
; PRESERVE_REGISTER         ; on    ; -    ; cha1_min[10]                            ;
; PRESERVE_REGISTER         ; on    ; -    ; cha1_min[9]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha1_min[9]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; cha1_min[9]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; cha1_min[8]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha1_min[8]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; cha1_min[8]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; cha1_min[7]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha1_min[7]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; cha1_min[7]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; cha1_min[6]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha1_min[6]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; cha1_min[6]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; cha1_min[5]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha1_min[5]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; cha1_min[5]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; cha1_min[4]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha1_min[4]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; cha1_min[4]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; cha1_min[3]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha1_min[3]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; cha1_min[3]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; cha1_min[2]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha1_min[2]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; cha1_min[2]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; cha1_min[1]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha1_min[1]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; cha1_min[1]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; cha1_min[0]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha1_min[0]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; cha1_min[0]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA_STA_REG[0][15]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHA_STA_REG[0][15]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA_STA_REG[0][15]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA_STA_REG[0][14]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHA_STA_REG[0][14]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA_STA_REG[0][14]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA_STA_REG[0][13]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHA_STA_REG[0][13]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA_STA_REG[0][13]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA_STA_REG[0][12]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHA_STA_REG[0][12]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA_STA_REG[0][12]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA_STA_REG[0][11]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHA_STA_REG[0][11]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA_STA_REG[0][11]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA_STA_REG[0][10]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHA_STA_REG[0][10]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA_STA_REG[0][10]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA_STA_REG[0][9]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHA_STA_REG[0][9]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA_STA_REG[0][9]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA_STA_REG[0][8]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHA_STA_REG[0][8]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA_STA_REG[0][8]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA_STA_REG[0][7]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHA_STA_REG[0][7]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA_STA_REG[0][7]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA_STA_REG[0][6]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHA_STA_REG[0][6]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA_STA_REG[0][6]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA_STA_REG[0][5]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHA_STA_REG[0][5]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA_STA_REG[0][5]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA_STA_REG[0][4]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHA_STA_REG[0][4]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA_STA_REG[0][4]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA_STA_REG[0][3]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHA_STA_REG[0][3]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA_STA_REG[0][3]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA_STA_REG[0][2]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHA_STA_REG[0][2]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA_STA_REG[0][2]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA_STA_REG[0][1]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHA_STA_REG[0][1]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA_STA_REG[0][1]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA_STA_REG[0][0]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHA_STA_REG[0][0]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA_STA_REG[0][0]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA_STA_REG[1][15]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHA_STA_REG[1][15]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA_STA_REG[1][15]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA_STA_REG[1][14]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHA_STA_REG[1][14]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA_STA_REG[1][14]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA_STA_REG[1][13]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHA_STA_REG[1][13]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA_STA_REG[1][13]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA_STA_REG[1][12]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHA_STA_REG[1][12]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA_STA_REG[1][12]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA_STA_REG[1][11]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHA_STA_REG[1][11]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA_STA_REG[1][11]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA_STA_REG[1][10]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHA_STA_REG[1][10]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA_STA_REG[1][10]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA_STA_REG[1][9]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHA_STA_REG[1][9]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA_STA_REG[1][9]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA_STA_REG[1][8]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHA_STA_REG[1][8]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA_STA_REG[1][8]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA_STA_REG[1][7]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHA_STA_REG[1][7]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA_STA_REG[1][7]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA_STA_REG[1][6]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHA_STA_REG[1][6]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA_STA_REG[1][6]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA_STA_REG[1][5]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHA_STA_REG[1][5]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA_STA_REG[1][5]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA_STA_REG[1][4]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHA_STA_REG[1][4]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA_STA_REG[1][4]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA_STA_REG[1][3]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHA_STA_REG[1][3]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA_STA_REG[1][3]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA_STA_REG[1][2]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHA_STA_REG[1][2]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA_STA_REG[1][2]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA_STA_REG[1][1]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHA_STA_REG[1][1]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA_STA_REG[1][1]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; cha2_debug_reg[0]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha2_debug_reg[0]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; cha1_debug_reg[0]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha1_debug_reg[0]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; cha1_debug_reg[1]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha1_debug_reg[1]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; cha1_debug_reg[2]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha1_debug_reg[2]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; cha1_debug_reg[3]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha1_debug_reg[3]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; cha1_debug_reg[4]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha1_debug_reg[4]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; cha1_debug_reg[5]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha1_debug_reg[5]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; cha1_debug_reg[6]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha1_debug_reg[6]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; cha1_debug_reg[7]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha1_debug_reg[7]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; cha2_debug_reg[1]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha2_debug_reg[1]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; cha2_debug_reg[2]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha2_debug_reg[2]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; cha2_debug_reg[3]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha2_debug_reg[3]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; cha2_debug_reg[4]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha2_debug_reg[4]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; cha2_debug_reg[5]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha2_debug_reg[5]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; cha2_debug_reg[6]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha2_debug_reg[6]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; cha2_debug_reg[7]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha2_debug_reg[7]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA_STA_REG[1][0]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; CHA_STA_REG[1][0]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; CHA_STA_REG[1][0]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_AVR_REG[0][2]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_AVR_REG[0][2]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_AVR_REG[0][2]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_AVR_REG[0][3]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_AVR_REG[0][3]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_AVR_REG[0][3]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_AVR_REG[0][4]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_AVR_REG[0][4]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_AVR_REG[0][4]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_AVR_REG[0][5]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_AVR_REG[0][5]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_AVR_REG[0][5]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_AVR_REG[0][6]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_AVR_REG[0][6]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_AVR_REG[0][6]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_AVR_REG[0][7]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_AVR_REG[0][7]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_AVR_REG[0][7]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_AVR_REG[0][8]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_AVR_REG[0][8]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_AVR_REG[0][8]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_AVR_REG[0][9]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_AVR_REG[0][9]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_AVR_REG[0][9]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_AVR_REG[0][10]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_AVR_REG[0][10]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_AVR_REG[0][10]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_AVR_REG[0][11]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_AVR_REG[0][11]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_AVR_REG[0][11]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_AVR_REG[0][12]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_AVR_REG[0][12]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_AVR_REG[0][12]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_AVR_REG[0][13]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_AVR_REG[0][13]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_AVR_REG[0][13]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_AVR_REG[0][14]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_AVR_REG[0][14]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_AVR_REG[0][14]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_AVR_REG[0][15]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_AVR_REG[0][15]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_AVR_REG[0][15]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_AVR_REG[1][0]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_AVR_REG[1][0]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_AVR_REG[1][0]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_AVR_REG[1][1]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_AVR_REG[1][1]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_AVR_REG[1][1]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_AVR_REG[1][2]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_AVR_REG[1][2]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_AVR_REG[1][2]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_AVR_REG[1][3]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_AVR_REG[1][3]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_AVR_REG[1][3]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_AVR_REG[1][4]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_AVR_REG[1][4]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_AVR_REG[1][4]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_AVR_REG[1][5]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_AVR_REG[1][5]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_AVR_REG[1][5]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_AVR_REG[1][6]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_AVR_REG[1][6]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_AVR_REG[1][6]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_AVR_REG[1][7]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_AVR_REG[1][7]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_AVR_REG[1][7]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_AVR_REG[1][8]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_AVR_REG[1][8]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_AVR_REG[1][8]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_AVR_REG[1][9]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_AVR_REG[1][9]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_AVR_REG[1][9]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_AVR_REG[1][10]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_AVR_REG[1][10]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_AVR_REG[1][10]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_AVR_REG[1][11]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_AVR_REG[1][11]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_AVR_REG[1][11]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_AVR_REG[1][12]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_AVR_REG[1][12]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_AVR_REG[1][12]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_AVR_REG[1][13]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_AVR_REG[1][13]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_AVR_REG[1][13]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_AVR_REG[1][14]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_AVR_REG[1][14]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_AVR_REG[1][14]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_AVR_REG[1][15]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_AVR_REG[1][15]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_AVR_REG[1][15]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_MAX_REG[0][0]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_MAX_REG[0][0]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_MAX_REG[0][0]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_MAX_REG[0][1]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_MAX_REG[0][1]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_MAX_REG[0][1]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_MAX_REG[0][2]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_MAX_REG[0][2]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_MAX_REG[0][2]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_MAX_REG[0][3]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_MAX_REG[0][3]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_MAX_REG[0][3]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_MAX_REG[0][4]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_MAX_REG[0][4]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_MAX_REG[0][4]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_MAX_REG[0][5]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_MAX_REG[0][5]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_MAX_REG[0][5]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_MAX_REG[0][6]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_MAX_REG[0][6]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_MAX_REG[0][6]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_MAX_REG[0][7]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_MAX_REG[0][7]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_MAX_REG[0][7]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_MAX_REG[0][8]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_MAX_REG[0][8]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_MAX_REG[0][8]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_MAX_REG[0][9]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_MAX_REG[0][9]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_MAX_REG[0][9]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_MAX_REG[0][10]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_MAX_REG[0][10]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_MAX_REG[0][10]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_MAX_REG[0][11]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_MAX_REG[0][11]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_MAX_REG[0][11]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_MAX_REG[0][12]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_MAX_REG[0][12]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_MAX_REG[0][12]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_MAX_REG[0][13]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_MAX_REG[0][13]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_MAX_REG[0][13]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_MAX_REG[0][14]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_MAX_REG[0][14]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_MAX_REG[0][14]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_MAX_REG[0][15]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_MAX_REG[0][15]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_MAX_REG[0][15]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_MAX_REG[1][0]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_MAX_REG[1][0]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_MAX_REG[1][0]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_MAX_REG[1][1]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_MAX_REG[1][1]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_MAX_REG[1][1]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_MAX_REG[1][2]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_MAX_REG[1][2]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_MAX_REG[1][2]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_MAX_REG[1][3]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_MAX_REG[1][3]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_MAX_REG[1][3]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_MAX_REG[1][4]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_MAX_REG[1][4]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_MAX_REG[1][4]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_MAX_REG[1][5]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_MAX_REG[1][5]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_MAX_REG[1][5]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_MAX_REG[1][6]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_MAX_REG[1][6]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_MAX_REG[1][6]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_MAX_REG[1][7]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_MAX_REG[1][7]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_MAX_REG[1][7]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_MAX_REG[1][8]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_MAX_REG[1][8]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_MAX_REG[1][8]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_MAX_REG[1][9]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_MAX_REG[1][9]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_MAX_REG[1][9]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_MAX_REG[1][10]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_MAX_REG[1][10]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_MAX_REG[1][10]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_MAX_REG[1][11]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_MAX_REG[1][11]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_MAX_REG[1][11]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_MAX_REG[1][12]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_MAX_REG[1][12]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_MAX_REG[1][12]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_MAX_REG[1][13]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_MAX_REG[1][13]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_MAX_REG[1][13]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_MAX_REG[1][14]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_MAX_REG[1][14]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_MAX_REG[1][14]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_MAX_REG[1][15]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; DAT_MAX_REG[1][15]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; DAT_MAX_REG[1][15]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; cha1_thr_reg[1]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha1_thr_reg[1]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; cha1_thr_reg[2]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha1_thr_reg[2]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; cha1_thr_reg[3]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha1_thr_reg[3]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; cha1_thr_reg[4]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha1_thr_reg[4]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; cha1_thr_reg[5]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha1_thr_reg[5]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; cha1_thr_reg[6]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha1_thr_reg[6]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; cha1_thr_reg[7]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha1_thr_reg[7]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; cha1_thr_reg[8]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha1_thr_reg[8]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; cha1_thr_reg[9]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha1_thr_reg[9]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; cha1_thr_reg[10]                        ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha1_thr_reg[10]                        ;
; PRESERVE_REGISTER         ; on    ; -    ; cha1_thr_reg[11]                        ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha1_thr_reg[11]                        ;
; PRESERVE_REGISTER         ; on    ; -    ; cha1_thr_reg[12]                        ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha1_thr_reg[12]                        ;
; PRESERVE_REGISTER         ; on    ; -    ; cha1_thr_reg[13]                        ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha1_thr_reg[13]                        ;
; PRESERVE_REGISTER         ; on    ; -    ; cha1_thr_reg[14]                        ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha1_thr_reg[14]                        ;
; PRESERVE_REGISTER         ; on    ; -    ; cha1_thr_reg[15]                        ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha1_thr_reg[15]                        ;
; PRESERVE_REGISTER         ; on    ; -    ; cha0_thr_reg[0]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha0_thr_reg[0]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; cha0_thr_reg[1]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha0_thr_reg[1]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; cha0_thr_reg[2]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha0_thr_reg[2]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; cha0_thr_reg[3]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha0_thr_reg[3]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; cha0_thr_reg[4]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha0_thr_reg[4]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; cha0_thr_reg[5]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha0_thr_reg[5]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; cha0_thr_reg[6]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha0_thr_reg[6]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; cha0_thr_reg[7]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha0_thr_reg[7]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; cha0_thr_reg[8]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha0_thr_reg[8]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; cha0_thr_reg[9]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha0_thr_reg[9]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; cha0_thr_reg[10]                        ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha0_thr_reg[10]                        ;
; PRESERVE_REGISTER         ; on    ; -    ; cha0_thr_reg[11]                        ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha0_thr_reg[11]                        ;
; PRESERVE_REGISTER         ; on    ; -    ; cha0_thr_reg[12]                        ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha0_thr_reg[12]                        ;
; PRESERVE_REGISTER         ; on    ; -    ; cha0_thr_reg[13]                        ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha0_thr_reg[13]                        ;
; PRESERVE_REGISTER         ; on    ; -    ; cha0_thr_reg[14]                        ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha0_thr_reg[14]                        ;
; PRESERVE_REGISTER         ; on    ; -    ; cha0_thr_reg[15]                        ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cha0_thr_reg[15]                        ;
+---------------------------+-------+------+-----------------------------------------+


+-------------------------------------------------------------------------------------+
; Source assignments for spi_slave_for_stm32:inst4|DETECT_H2L_SIG:detect_spi_sclk_h2l ;
+---------------------------+-------+------+------------------------------------------+
; Assignment                ; Value ; From ; To                                       ;
+---------------------------+-------+------+------------------------------------------+
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; -                                        ;
; PRESERVE_REGISTER         ; on    ; -    ; H2L_F1                                   ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; H2L_F1                                   ;
; PRESERVE_REGISTER         ; on    ; -    ; H2L_F2                                   ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; H2L_F2                                   ;
+---------------------------+-------+------+------------------------------------------+


+-----------------------------------------------------------------------------------+
; Source assignments for spi_slave_for_stm32:inst4|DETECT_H2L_SIG:detect_spi_cs_h2l ;
+---------------------------+-------+------+----------------------------------------+
; Assignment                ; Value ; From ; To                                     ;
+---------------------------+-------+------+----------------------------------------+
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; -                                      ;
; PRESERVE_REGISTER         ; on    ; -    ; H2L_F1                                 ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; H2L_F1                                 ;
; PRESERVE_REGISTER         ; on    ; -    ; H2L_F2                                 ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; H2L_F2                                 ;
+---------------------------+-------+------+----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod ;
+---------------------------+-------+------+-----------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                          ;
+---------------------------+-------+------+-----------------------------------------------------------------------------+
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; -                                                                           ;
; PRESERVE_REGISTER         ; on    ; -    ; ad9238_clk_h2l_d1cyc                                                        ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ad9238_clk_h2l_d1cyc                                                        ;
; PRESERVE_REGISTER         ; on    ; -    ; ad9238_cha0_ad_dat[0]                                                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ad9238_cha0_ad_dat[0]                                                       ;
; PRESERVE_REGISTER         ; on    ; -    ; ad9238_cha1_ad_dat[0]                                                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ad9238_cha1_ad_dat[0]                                                       ;
; PRESERVE_REGISTER         ; on    ; -    ; ad9238_cha1_ad_dat[1]                                                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ad9238_cha1_ad_dat[1]                                                       ;
; PRESERVE_REGISTER         ; on    ; -    ; ad9238_cha1_ad_dat[2]                                                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ad9238_cha1_ad_dat[2]                                                       ;
; PRESERVE_REGISTER         ; on    ; -    ; ad9238_cha1_ad_dat[3]                                                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ad9238_cha1_ad_dat[3]                                                       ;
; PRESERVE_REGISTER         ; on    ; -    ; ad9238_cha1_ad_dat[4]                                                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ad9238_cha1_ad_dat[4]                                                       ;
; PRESERVE_REGISTER         ; on    ; -    ; ad9238_cha1_ad_dat[5]                                                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ad9238_cha1_ad_dat[5]                                                       ;
; PRESERVE_REGISTER         ; on    ; -    ; ad9238_cha1_ad_dat[6]                                                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ad9238_cha1_ad_dat[6]                                                       ;
; PRESERVE_REGISTER         ; on    ; -    ; ad9238_cha1_ad_dat[7]                                                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ad9238_cha1_ad_dat[7]                                                       ;
; PRESERVE_REGISTER         ; on    ; -    ; ad9238_cha1_ad_dat[8]                                                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ad9238_cha1_ad_dat[8]                                                       ;
; PRESERVE_REGISTER         ; on    ; -    ; ad9238_cha1_ad_dat[9]                                                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ad9238_cha1_ad_dat[9]                                                       ;
; PRESERVE_REGISTER         ; on    ; -    ; ad9238_cha1_ad_dat[10]                                                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ad9238_cha1_ad_dat[10]                                                      ;
; PRESERVE_REGISTER         ; on    ; -    ; ad9238_cha1_ad_dat[11]                                                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ad9238_cha1_ad_dat[11]                                                      ;
; PRESERVE_REGISTER         ; on    ; -    ; ad9238_cha0_ad_dat[1]                                                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ad9238_cha0_ad_dat[1]                                                       ;
; PRESERVE_REGISTER         ; on    ; -    ; ad9238_cha0_ad_dat[2]                                                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ad9238_cha0_ad_dat[2]                                                       ;
; PRESERVE_REGISTER         ; on    ; -    ; ad9238_cha0_ad_dat[3]                                                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ad9238_cha0_ad_dat[3]                                                       ;
; PRESERVE_REGISTER         ; on    ; -    ; ad9238_cha0_ad_dat[4]                                                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ad9238_cha0_ad_dat[4]                                                       ;
; PRESERVE_REGISTER         ; on    ; -    ; ad9238_cha0_ad_dat[5]                                                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ad9238_cha0_ad_dat[5]                                                       ;
; PRESERVE_REGISTER         ; on    ; -    ; ad9238_cha0_ad_dat[6]                                                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ad9238_cha0_ad_dat[6]                                                       ;
; PRESERVE_REGISTER         ; on    ; -    ; ad9238_cha0_ad_dat[7]                                                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ad9238_cha0_ad_dat[7]                                                       ;
; PRESERVE_REGISTER         ; on    ; -    ; ad9238_cha0_ad_dat[8]                                                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ad9238_cha0_ad_dat[8]                                                       ;
; PRESERVE_REGISTER         ; on    ; -    ; ad9238_cha0_ad_dat[9]                                                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ad9238_cha0_ad_dat[9]                                                       ;
; PRESERVE_REGISTER         ; on    ; -    ; ad9238_cha0_ad_dat[10]                                                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ad9238_cha0_ad_dat[10]                                                      ;
; PRESERVE_REGISTER         ; on    ; -    ; ad9238_cha0_ad_dat[11]                                                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ad9238_cha0_ad_dat[11]                                                      ;
; PRESERVE_REGISTER         ; on    ; -    ; ad9238_clk_l2h_d1cyc                                                        ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ad9238_clk_l2h_d1cyc                                                        ;
; PRESERVE_REGISTER         ; on    ; -    ; ad_chip_a_clk_d1cyc                                                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ad_chip_a_clk_d1cyc                                                         ;
+---------------------------+-------+------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod|DETECT_H2L_SIG:detect_ad9238_clk_h2l ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                               ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; -                                                                                                                ;
; PRESERVE_REGISTER         ; on    ; -    ; H2L_F1                                                                                                           ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; H2L_F1                                                                                                           ;
; PRESERVE_REGISTER         ; on    ; -    ; H2L_F2                                                                                                           ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; H2L_F2                                                                                                           ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst ;
+-----------------+-------+------+----------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                               ;
+-----------------+-------+------+----------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15400 ; -    ; -                                                                                ;
; MESSAGE_DISABLE ; 14130 ; -    ; -                                                                                ;
; MESSAGE_DISABLE ; 12020 ; -    ; -                                                                                ;
; MESSAGE_DISABLE ; 12030 ; -    ; -                                                                                ;
; MESSAGE_DISABLE ; 12010 ; -    ; -                                                                                ;
; MESSAGE_DISABLE ; 12110 ; -    ; -                                                                                ;
; MESSAGE_DISABLE ; 14320 ; -    ; -                                                                                ;
; MESSAGE_DISABLE ; 13410 ; -    ; -                                                                                ;
; MESSAGE_DISABLE ; 10036 ; -    ; -                                                                                ;
+-----------------+-------+------+----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                       ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15400 ; -    ; -                                                                                                        ;
; MESSAGE_DISABLE ; 14130 ; -    ; -                                                                                                        ;
; MESSAGE_DISABLE ; 10036 ; -    ; -                                                                                                        ;
; MESSAGE_DISABLE ; 12020 ; -    ; -                                                                                                        ;
; MESSAGE_DISABLE ; 12030 ; -    ; -                                                                                                        ;
; MESSAGE_DISABLE ; 12010 ; -    ; -                                                                                                        ;
; MESSAGE_DISABLE ; 12110 ; -    ; -                                                                                                        ;
; MESSAGE_DISABLE ; 14320 ; -    ; -                                                                                                        ;
; MESSAGE_DISABLE ; 13410 ; -    ; -                                                                                                        ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for spi_slave_for_stm32:inst4|sc_fifo_12w_4096d:spi_read_cha0_dat_fifo|scfifo:scfifo_component|scfifo_rn31:auto_generated|a_dpfifo_2u31:dpfifo|altsyncram_58e1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for spi_slave_for_stm32:inst4|SAVE_AD9238_CHAx_DAT_TO_FIFO:save_ad9238_cha0_dat_to_fifo ;
+---------------------------+-------+------+-----------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                              ;
+---------------------------+-------+------+-----------------------------------------------------------------+
; PRESERVE_REGISTER         ; on    ; -    ; write_ad923x_dat_to_fifo_cs.IDLE                                ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; write_ad923x_dat_to_fifo_cs.IDLE                                ;
; PRESERVE_REGISTER         ; on    ; -    ; write_ad923x_dat_to_fifo_cs.START                               ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; write_ad923x_dat_to_fifo_cs.START                               ;
; PRESERVE_REGISTER         ; on    ; -    ; write_ad923x_dat_to_fifo_cs.WRITE_SUCCESS                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; write_ad923x_dat_to_fifo_cs.WRITE_SUCCESS                       ;
+---------------------------+-------+------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for spi_slave_for_stm32:inst4|sc_fifo_12w_4096d:spi_read_cha1_dat_fifo|scfifo:scfifo_component|scfifo_rn31:auto_generated|a_dpfifo_2u31:dpfifo|altsyncram_58e1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for spi_slave_for_stm32:inst4|SAVE_AD9238_CHAx_DAT_TO_FIFO:save_ad9238_cha1_dat_to_fifo ;
+---------------------------+-------+------+-----------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                              ;
+---------------------------+-------+------+-----------------------------------------------------------------+
; PRESERVE_REGISTER         ; on    ; -    ; write_ad923x_dat_to_fifo_cs.IDLE                                ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; write_ad923x_dat_to_fifo_cs.IDLE                                ;
; PRESERVE_REGISTER         ; on    ; -    ; write_ad923x_dat_to_fifo_cs.START                               ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; write_ad923x_dat_to_fifo_cs.START                               ;
; PRESERVE_REGISTER         ; on    ; -    ; write_ad923x_dat_to_fifo_cs.WRITE_SUCCESS                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; write_ad923x_dat_to_fifo_cs.WRITE_SUCCESS                       ;
+---------------------------+-------+------+-----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: write_ad9231_cfg_by_fpga_spi:inst1|AD9231_spi:ad_spi1 ;
+----------------+--------------------------+--------------------------------------------------------+
; Parameter Name ; Value                    ; Type                                                   ;
+----------------+--------------------------+--------------------------------------------------------+
; w_reg_05       ; 000000000000010100000011 ; Unsigned Binary                                        ;
; w_reg_14       ; 000000000001010000100000 ; Unsigned Binary                                        ;
; w_reg_ff       ; 000000001111111100000001 ; Unsigned Binary                                        ;
; SPI_IDLE       ; 000                      ; Unsigned Binary                                        ;
; SPI_W_05       ; 001                      ; Unsigned Binary                                        ;
; SPI_W_14       ; 010                      ; Unsigned Binary                                        ;
; SPI_W_FF       ; 011                      ; Unsigned Binary                                        ;
+----------------+--------------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: write_ad9231_cfg_by_fpga_spi:inst1|AD9231_spi:ad_spi1|master_spi:spi_m ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; idle           ; 00    ; Unsigned Binary                                                                            ;
; send           ; 10    ; Unsigned Binary                                                                            ;
; finish         ; 11    ; Unsigned Binary                                                                            ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:inst|altpll:altpll_component ;
+-------------------------------+-----------------------+-----------------------+
; Parameter Name                ; Value                 ; Type                  ;
+-------------------------------+-----------------------+-----------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped               ;
; PLL_TYPE                      ; AUTO                  ; Untyped               ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped               ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped               ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped               ;
; SCAN_CHAIN                    ; LONG                  ; Untyped               ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped               ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer        ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped               ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped               ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped               ;
; LOCK_HIGH                     ; 1                     ; Untyped               ;
; LOCK_LOW                      ; 1                     ; Untyped               ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped               ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped               ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped               ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped               ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped               ;
; SKIP_VCO                      ; OFF                   ; Untyped               ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped               ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped               ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped               ;
; BANDWIDTH                     ; 0                     ; Untyped               ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped               ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped               ;
; DOWN_SPREAD                   ; 0                     ; Untyped               ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped               ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped               ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped               ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped               ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped               ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped               ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped               ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped               ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped               ;
; CLK2_MULTIPLY_BY              ; 2                     ; Signed Integer        ;
; CLK1_MULTIPLY_BY              ; 2                     ; Signed Integer        ;
; CLK0_MULTIPLY_BY              ; 2                     ; Signed Integer        ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped               ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped               ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped               ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped               ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped               ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped               ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped               ;
; CLK2_DIVIDE_BY                ; 5                     ; Signed Integer        ;
; CLK1_DIVIDE_BY                ; 1                     ; Signed Integer        ;
; CLK0_DIVIDE_BY                ; 1                     ; Signed Integer        ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK1_PHASE_SHIFT              ; -2083                 ; Untyped               ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped               ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped               ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped               ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped               ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped               ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped               ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK2_DUTY_CYCLE               ; 50                    ; Signed Integer        ;
; CLK1_DUTY_CYCLE               ; 50                    ; Signed Integer        ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer        ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped               ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped               ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped               ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped               ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped               ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped               ;
; DPA_DIVIDER                   ; 0                     ; Untyped               ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped               ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped               ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped               ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped               ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped               ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped               ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped               ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped               ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped               ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped               ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped               ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped               ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped               ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped               ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped               ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped               ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped               ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped               ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped               ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped               ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped               ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped               ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped               ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped               ;
; VCO_MIN                       ; 0                     ; Untyped               ;
; VCO_MAX                       ; 0                     ; Untyped               ;
; VCO_CENTER                    ; 0                     ; Untyped               ;
; PFD_MIN                       ; 0                     ; Untyped               ;
; PFD_MAX                       ; 0                     ; Untyped               ;
; M_INITIAL                     ; 0                     ; Untyped               ;
; M                             ; 0                     ; Untyped               ;
; N                             ; 1                     ; Untyped               ;
; M2                            ; 1                     ; Untyped               ;
; N2                            ; 1                     ; Untyped               ;
; SS                            ; 1                     ; Untyped               ;
; C0_HIGH                       ; 0                     ; Untyped               ;
; C1_HIGH                       ; 0                     ; Untyped               ;
; C2_HIGH                       ; 0                     ; Untyped               ;
; C3_HIGH                       ; 0                     ; Untyped               ;
; C4_HIGH                       ; 0                     ; Untyped               ;
; C5_HIGH                       ; 0                     ; Untyped               ;
; C6_HIGH                       ; 0                     ; Untyped               ;
; C7_HIGH                       ; 0                     ; Untyped               ;
; C8_HIGH                       ; 0                     ; Untyped               ;
; C9_HIGH                       ; 0                     ; Untyped               ;
; C0_LOW                        ; 0                     ; Untyped               ;
; C1_LOW                        ; 0                     ; Untyped               ;
; C2_LOW                        ; 0                     ; Untyped               ;
; C3_LOW                        ; 0                     ; Untyped               ;
; C4_LOW                        ; 0                     ; Untyped               ;
; C5_LOW                        ; 0                     ; Untyped               ;
; C6_LOW                        ; 0                     ; Untyped               ;
; C7_LOW                        ; 0                     ; Untyped               ;
; C8_LOW                        ; 0                     ; Untyped               ;
; C9_LOW                        ; 0                     ; Untyped               ;
; C0_INITIAL                    ; 0                     ; Untyped               ;
; C1_INITIAL                    ; 0                     ; Untyped               ;
; C2_INITIAL                    ; 0                     ; Untyped               ;
; C3_INITIAL                    ; 0                     ; Untyped               ;
; C4_INITIAL                    ; 0                     ; Untyped               ;
; C5_INITIAL                    ; 0                     ; Untyped               ;
; C6_INITIAL                    ; 0                     ; Untyped               ;
; C7_INITIAL                    ; 0                     ; Untyped               ;
; C8_INITIAL                    ; 0                     ; Untyped               ;
; C9_INITIAL                    ; 0                     ; Untyped               ;
; C0_MODE                       ; BYPASS                ; Untyped               ;
; C1_MODE                       ; BYPASS                ; Untyped               ;
; C2_MODE                       ; BYPASS                ; Untyped               ;
; C3_MODE                       ; BYPASS                ; Untyped               ;
; C4_MODE                       ; BYPASS                ; Untyped               ;
; C5_MODE                       ; BYPASS                ; Untyped               ;
; C6_MODE                       ; BYPASS                ; Untyped               ;
; C7_MODE                       ; BYPASS                ; Untyped               ;
; C8_MODE                       ; BYPASS                ; Untyped               ;
; C9_MODE                       ; BYPASS                ; Untyped               ;
; C0_PH                         ; 0                     ; Untyped               ;
; C1_PH                         ; 0                     ; Untyped               ;
; C2_PH                         ; 0                     ; Untyped               ;
; C3_PH                         ; 0                     ; Untyped               ;
; C4_PH                         ; 0                     ; Untyped               ;
; C5_PH                         ; 0                     ; Untyped               ;
; C6_PH                         ; 0                     ; Untyped               ;
; C7_PH                         ; 0                     ; Untyped               ;
; C8_PH                         ; 0                     ; Untyped               ;
; C9_PH                         ; 0                     ; Untyped               ;
; L0_HIGH                       ; 1                     ; Untyped               ;
; L1_HIGH                       ; 1                     ; Untyped               ;
; G0_HIGH                       ; 1                     ; Untyped               ;
; G1_HIGH                       ; 1                     ; Untyped               ;
; G2_HIGH                       ; 1                     ; Untyped               ;
; G3_HIGH                       ; 1                     ; Untyped               ;
; E0_HIGH                       ; 1                     ; Untyped               ;
; E1_HIGH                       ; 1                     ; Untyped               ;
; E2_HIGH                       ; 1                     ; Untyped               ;
; E3_HIGH                       ; 1                     ; Untyped               ;
; L0_LOW                        ; 1                     ; Untyped               ;
; L1_LOW                        ; 1                     ; Untyped               ;
; G0_LOW                        ; 1                     ; Untyped               ;
; G1_LOW                        ; 1                     ; Untyped               ;
; G2_LOW                        ; 1                     ; Untyped               ;
; G3_LOW                        ; 1                     ; Untyped               ;
; E0_LOW                        ; 1                     ; Untyped               ;
; E1_LOW                        ; 1                     ; Untyped               ;
; E2_LOW                        ; 1                     ; Untyped               ;
; E3_LOW                        ; 1                     ; Untyped               ;
; L0_INITIAL                    ; 1                     ; Untyped               ;
; L1_INITIAL                    ; 1                     ; Untyped               ;
; G0_INITIAL                    ; 1                     ; Untyped               ;
; G1_INITIAL                    ; 1                     ; Untyped               ;
; G2_INITIAL                    ; 1                     ; Untyped               ;
; G3_INITIAL                    ; 1                     ; Untyped               ;
; E0_INITIAL                    ; 1                     ; Untyped               ;
; E1_INITIAL                    ; 1                     ; Untyped               ;
; E2_INITIAL                    ; 1                     ; Untyped               ;
; E3_INITIAL                    ; 1                     ; Untyped               ;
; L0_MODE                       ; BYPASS                ; Untyped               ;
; L1_MODE                       ; BYPASS                ; Untyped               ;
; G0_MODE                       ; BYPASS                ; Untyped               ;
; G1_MODE                       ; BYPASS                ; Untyped               ;
; G2_MODE                       ; BYPASS                ; Untyped               ;
; G3_MODE                       ; BYPASS                ; Untyped               ;
; E0_MODE                       ; BYPASS                ; Untyped               ;
; E1_MODE                       ; BYPASS                ; Untyped               ;
; E2_MODE                       ; BYPASS                ; Untyped               ;
; E3_MODE                       ; BYPASS                ; Untyped               ;
; L0_PH                         ; 0                     ; Untyped               ;
; L1_PH                         ; 0                     ; Untyped               ;
; G0_PH                         ; 0                     ; Untyped               ;
; G1_PH                         ; 0                     ; Untyped               ;
; G2_PH                         ; 0                     ; Untyped               ;
; G3_PH                         ; 0                     ; Untyped               ;
; E0_PH                         ; 0                     ; Untyped               ;
; E1_PH                         ; 0                     ; Untyped               ;
; E2_PH                         ; 0                     ; Untyped               ;
; E3_PH                         ; 0                     ; Untyped               ;
; M_PH                          ; 0                     ; Untyped               ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped               ;
; CLK0_COUNTER                  ; G0                    ; Untyped               ;
; CLK1_COUNTER                  ; G0                    ; Untyped               ;
; CLK2_COUNTER                  ; G0                    ; Untyped               ;
; CLK3_COUNTER                  ; G0                    ; Untyped               ;
; CLK4_COUNTER                  ; G0                    ; Untyped               ;
; CLK5_COUNTER                  ; G0                    ; Untyped               ;
; CLK6_COUNTER                  ; E0                    ; Untyped               ;
; CLK7_COUNTER                  ; E1                    ; Untyped               ;
; CLK8_COUNTER                  ; E2                    ; Untyped               ;
; CLK9_COUNTER                  ; E3                    ; Untyped               ;
; L0_TIME_DELAY                 ; 0                     ; Untyped               ;
; L1_TIME_DELAY                 ; 0                     ; Untyped               ;
; G0_TIME_DELAY                 ; 0                     ; Untyped               ;
; G1_TIME_DELAY                 ; 0                     ; Untyped               ;
; G2_TIME_DELAY                 ; 0                     ; Untyped               ;
; G3_TIME_DELAY                 ; 0                     ; Untyped               ;
; E0_TIME_DELAY                 ; 0                     ; Untyped               ;
; E1_TIME_DELAY                 ; 0                     ; Untyped               ;
; E2_TIME_DELAY                 ; 0                     ; Untyped               ;
; E3_TIME_DELAY                 ; 0                     ; Untyped               ;
; M_TIME_DELAY                  ; 0                     ; Untyped               ;
; N_TIME_DELAY                  ; 0                     ; Untyped               ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped               ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped               ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped               ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped               ;
; ENABLE0_COUNTER               ; L0                    ; Untyped               ;
; ENABLE1_COUNTER               ; L0                    ; Untyped               ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped               ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped               ;
; LOOP_FILTER_C                 ; 5                     ; Untyped               ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped               ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped               ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped               ;
; VCO_POST_SCALE                ; 0                     ; Untyped               ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped               ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped               ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped               ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped               ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped               ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped               ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped               ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped               ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK0                     ; PORT_USED             ; Untyped               ;
; PORT_CLK1                     ; PORT_USED             ; Untyped               ;
; PORT_CLK2                     ; PORT_USED             ; Untyped               ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped               ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped               ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped               ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped               ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped               ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped               ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped               ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped               ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_LOCKED                   ; PORT_USED             ; Untyped               ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped               ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped               ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped               ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped               ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped               ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped               ;
; M_TEST_SOURCE                 ; 5                     ; Untyped               ;
; C0_TEST_SOURCE                ; 5                     ; Untyped               ;
; C1_TEST_SOURCE                ; 5                     ; Untyped               ;
; C2_TEST_SOURCE                ; 5                     ; Untyped               ;
; C3_TEST_SOURCE                ; 5                     ; Untyped               ;
; C4_TEST_SOURCE                ; 5                     ; Untyped               ;
; C5_TEST_SOURCE                ; 5                     ; Untyped               ;
; C6_TEST_SOURCE                ; 5                     ; Untyped               ;
; C7_TEST_SOURCE                ; 5                     ; Untyped               ;
; C8_TEST_SOURCE                ; 5                     ; Untyped               ;
; C9_TEST_SOURCE                ; 5                     ; Untyped               ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped               ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped               ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped               ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped               ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped               ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped               ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped               ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped               ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE        ;
+-------------------------------+-----------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spi_slave_for_stm32:inst4 ;
+----------------+--------+----------------------------------------------+
; Parameter Name ; Value  ; Type                                         ;
+----------------+--------+----------------------------------------------+
; AD_BIT_WIDTH   ; 12     ; Signed Integer                               ;
; CHANNEL_NUM    ; 2      ; Signed Integer                               ;
; READ_DAT       ; 0110   ; Unsigned Binary                              ;
; READ_REG       ; 0101   ; Unsigned Binary                              ;
; WRITE_REG      ; 0001   ; Unsigned Binary                              ;
; IDLE           ; 000001 ; Unsigned Binary                              ;
; RW_BIT_DAT     ; 000010 ; Unsigned Binary                              ;
; RW_SUCCESS     ; 000100 ; Unsigned Binary                              ;
; ZLPY           ; -14    ; Signed Integer                               ;
; AD9238_CHA0    ; 0000   ; Unsigned Binary                              ;
; AD9238_CHA1    ; 0001   ; Unsigned Binary                              ;
+----------------+--------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spi_slave_for_stm32:inst4|CREAT_20MHZ_AD9238_CLK:creat_20m_ad9238_clk ;
+---------------------------+----------+-----------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                        ;
+---------------------------+----------+-----------------------------------------------------------------------------+
; AD9238_ONE_SAMPLE_DAT_NUM ; 20000000 ; Signed Integer                                                              ;
+---------------------------+----------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 12    ; Signed Integer                                                                                                                         ;
; COEF_WIDTH     ; 12    ; Signed Integer                                                                                                                         ;
; ACCUM_WIDTH    ; 25    ; Signed Integer                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spi_slave_for_stm32:inst4|sc_fifo_12w_4096d:spi_read_cha0_dat_fifo|scfifo:scfifo_component ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                           ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                     ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                   ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                   ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                 ;
; lpm_width               ; 12           ; Signed Integer                                                                                 ;
; LPM_NUMWORDS            ; 4096         ; Signed Integer                                                                                 ;
; LPM_WIDTHU              ; 12           ; Signed Integer                                                                                 ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                        ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                        ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                        ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                        ;
; ADD_RAM_OUTPUT_REGISTER ; ON           ; Untyped                                                                                        ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                        ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                        ;
; USE_EAB                 ; ON           ; Untyped                                                                                        ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                        ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                        ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                        ;
; CBXI_PARAMETER          ; scfifo_rn31  ; Untyped                                                                                        ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spi_slave_for_stm32:inst4|SAVE_AD9238_CHAx_DAT_TO_FIFO:save_ad9238_cha0_dat_to_fifo ;
+--------------------------+--------+----------------------------------------------------------------------------------------------+
; Parameter Name           ; Value  ; Type                                                                                         ;
+--------------------------+--------+----------------------------------------------------------------------------------------------+
; WRITE_BREAKOUT_V_DAT_CNT ; 4096   ; Signed Integer                                                                               ;
; ZLPY                     ; 0      ; Signed Integer                                                                               ;
; IDLE                     ; 000001 ; Unsigned Binary                                                                              ;
; START                    ; 000010 ; Unsigned Binary                                                                              ;
; PREPARE_DAT_AND_ADDR     ; 000100 ; Unsigned Binary                                                                              ;
; WRITE_EN                 ; 001000 ; Unsigned Binary                                                                              ;
; WAIT_WRITE_SUCCESS       ; 010000 ; Unsigned Binary                                                                              ;
; WRITE_SUCCESS            ; 100000 ; Unsigned Binary                                                                              ;
+--------------------------+--------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spi_slave_for_stm32:inst4|sc_fifo_12w_4096d:spi_read_cha1_dat_fifo|scfifo:scfifo_component ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                           ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                     ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                   ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                   ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                 ;
; lpm_width               ; 12           ; Signed Integer                                                                                 ;
; LPM_NUMWORDS            ; 4096         ; Signed Integer                                                                                 ;
; LPM_WIDTHU              ; 12           ; Signed Integer                                                                                 ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                        ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                        ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                        ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                        ;
; ADD_RAM_OUTPUT_REGISTER ; ON           ; Untyped                                                                                        ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                        ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                        ;
; USE_EAB                 ; ON           ; Untyped                                                                                        ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                        ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                        ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                        ;
; CBXI_PARAMETER          ; scfifo_rn31  ; Untyped                                                                                        ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spi_slave_for_stm32:inst4|SAVE_AD9238_CHAx_DAT_TO_FIFO:save_ad9238_cha1_dat_to_fifo ;
+--------------------------+--------+----------------------------------------------------------------------------------------------+
; Parameter Name           ; Value  ; Type                                                                                         ;
+--------------------------+--------+----------------------------------------------------------------------------------------------+
; WRITE_BREAKOUT_V_DAT_CNT ; 4096   ; Signed Integer                                                                               ;
; ZLPY                     ; 0      ; Signed Integer                                                                               ;
; IDLE                     ; 000001 ; Unsigned Binary                                                                              ;
; START                    ; 000010 ; Unsigned Binary                                                                              ;
; PREPARE_DAT_AND_ADDR     ; 000100 ; Unsigned Binary                                                                              ;
; WRITE_EN                 ; 001000 ; Unsigned Binary                                                                              ;
; WAIT_WRITE_SUCCESS       ; 010000 ; Unsigned Binary                                                                              ;
; WRITE_SUCCESS            ; 100000 ; Unsigned Binary                                                                              ;
+--------------------------+--------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                       ; Type           ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                               ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                           ; Signed Integer ;
; sld_data_bits                                   ; 70                                                                                                                                                                                                                                          ; Untyped        ;
; sld_trigger_bits                                ; 70                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                          ; Signed Integer ;
; sld_node_crc_hiword                             ; 5313                                                                                                                                                                                                                                        ; Untyped        ;
; sld_node_crc_loword                             ; 48763                                                                                                                                                                                                                                       ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                                                                                                                                           ; Signed Integer ;
; sld_sample_depth                                ; 2048                                                                                                                                                                                                                                        ; Untyped        ;
; sld_segment_size                                ; 2048                                                                                                                                                                                                                                        ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                        ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                          ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                           ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                           ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                           ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                    ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                           ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                        ; String         ;
; sld_inversion_mask_length                       ; 235                                                                                                                                                                                                                                         ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                   ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                           ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                           ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                         ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                         ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                           ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                       ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                           ; Signed Integer ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                     ;
+-------------------------------+----------------------------------+
; Name                          ; Value                            ;
+-------------------------------+----------------------------------+
; Number of entity instances    ; 1                                ;
; Entity Instance               ; pll:inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                           ;
;     -- PLL_TYPE               ; AUTO                             ;
;     -- PRIMARY_CLOCK          ; INCLK0                           ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                            ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                ;
;     -- VCO_MULTIPLY_BY        ; 0                                ;
;     -- VCO_DIVIDE_BY          ; 0                                ;
+-------------------------------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                            ;
+----------------------------+--------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                      ;
+----------------------------+--------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                          ;
; Entity Instance            ; spi_slave_for_stm32:inst4|sc_fifo_12w_4096d:spi_read_cha0_dat_fifo|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                                               ;
;     -- lpm_width           ; 12                                                                                         ;
;     -- LPM_NUMWORDS        ; 4096                                                                                       ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                        ;
;     -- USE_EAB             ; ON                                                                                         ;
; Entity Instance            ; spi_slave_for_stm32:inst4|sc_fifo_12w_4096d:spi_read_cha1_dat_fifo|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                                               ;
;     -- lpm_width           ; 12                                                                                         ;
;     -- LPM_NUMWORDS        ; 4096                                                                                       ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                        ;
;     -- USE_EAB             ; ON                                                                                         ;
+----------------------------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spi_slave_for_stm32:inst4|sc_fifo_12w_4096d:spi_read_cha1_dat_fifo"                                                                                                      ;
+-------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                                 ;
+-------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; q     ; Output ; Warning  ; Output or bidir port (12 bits) is smaller than the port expression (16 bits) it drives.  The 4 most-significant bit(s) in the port expression will be connected to GND. ;
; usedw ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
; empty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                ;
; full  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                ;
+-------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spi_slave_for_stm32:inst4|SAVE_AD9238_CHAx_DAT_TO_FIFO:save_ad9238_cha0_dat_to_fifo|DETECT_L2H_SIG:save_dat_to_fifo_one_second_clk_l2h" ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                       ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; detect_sig_l2h ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                           ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spi_slave_for_stm32:inst4|sc_fifo_12w_4096d:spi_read_cha0_dat_fifo"                                                                                                      ;
+-------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                                 ;
+-------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; q     ; Output ; Warning  ; Output or bidir port (12 bits) is smaller than the port expression (16 bits) it drives.  The 4 most-significant bit(s) in the port expression will be connected to GND. ;
; usedw ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
; empty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                ;
; full  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                ;
+-------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m"                                                                                                                                                   ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                                                             ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ast_sink_data           ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (12 bits) it drives.  The 20 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; ast_sink_valid          ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; ast_source_ready        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; ast_sink_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; ast_source_data[23..22] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
; ast_source_data[10..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
; ast_sink_ready          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                            ;
; ast_source_valid        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                            ;
; ast_source_error        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                            ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spi_slave_for_stm32:inst4|CREAT_20MHZ_AD9238_CLK:creat_20m_ad9238_clk|div5:div_100m_clk" ;
+------------+-------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                             ;
+------------+-------+----------+-------------------------------------------------------------------------------------+
; div_enable ; Input ; Info     ; Stuck at VCC                                                                        ;
+------------+-------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spi_slave_for_stm32:inst4|CREAT_20MHZ_AD9238_CLK:creat_20m_ad9238_clk"                                      ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                         ; Type   ; Severity ; Details                                                                             ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; ad9238_start_one_sample_flag ; Input  ; Info     ; Stuck at VCC                                                                        ;
; ad9238_one_sample_over       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "write_ad9231_cfg_by_fpga_spi:inst1|AD9231_spi:ad_spi1|master_spi:spi_m"                                                                         ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                      ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; mlb     ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; cdiv[1] ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; cdiv[0] ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; done    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; din     ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rdata   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "write_ad9231_cfg_by_fpga_spi:inst1|AD9231_spi:ad_spi1"                                                    ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; rdata ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 70                  ; 70               ; 2048         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:10     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------+---------------+-----------+----------------+-------------------+------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                    ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                                                                                                      ; Details ;
+-------------------------------------------------------------------------------------------------------------------------+---------------+-----------+----------------+-------------------+------------------------------------------------------------------------------------------------------------------------+---------+
; ADG1_ORA                                                                                                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADG1_ORA                                                                                                               ; N/A     ;
; ADG1_ORA                                                                                                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADG1_ORA                                                                                                               ; N/A     ;
; FPGA_INT1                                                                                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; inst5                                                                                                                  ; N/A     ;
; FPGA_INT1                                                                                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; inst5                                                                                                                  ; N/A     ;
; QSPI_CLK_SPI1_SCK                                                                                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; QSPI_CLK_SPI1_SCK                                                                                                      ; N/A     ;
; QSPI_CLK_SPI1_SCK                                                                                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; QSPI_CLK_SPI1_SCK                                                                                                      ; N/A     ;
; QSPI_D1_CS                                                                                                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; QSPI_D1_CS                                                                                                             ; N/A     ;
; QSPI_D1_CS                                                                                                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; QSPI_D1_CS                                                                                                             ; N/A     ;
; QSPI_D2_MOSI                                                                                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; QSPI_D2_MOSI                                                                                                           ; N/A     ;
; QSPI_D2_MOSI                                                                                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; QSPI_D2_MOSI                                                                                                           ; N/A     ;
; QSPI_D3_MISO                                                                                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|spi_miso_to_stm32                                                                            ; N/A     ;
; QSPI_D3_MISO                                                                                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|spi_miso_to_stm32                                                                            ; N/A     ;
; pll:inst|c2                                                                                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pll:inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2]                                            ; N/A     ;
; spi_slave_for_stm32:inst4|CHA_STA_REG[0][0]                                                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|CHA_STA_REG[0][0]                                                                            ; N/A     ;
; spi_slave_for_stm32:inst4|CHA_STA_REG[0][0]                                                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|CHA_STA_REG[0][0]                                                                            ; N/A     ;
; spi_slave_for_stm32:inst4|CHA_STA_REG[0][10]                                                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|CHA_STA_REG[0][10]                                                                           ; N/A     ;
; spi_slave_for_stm32:inst4|CHA_STA_REG[0][10]                                                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|CHA_STA_REG[0][10]                                                                           ; N/A     ;
; spi_slave_for_stm32:inst4|CHA_STA_REG[0][11]                                                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|CHA_STA_REG[0][11]                                                                           ; N/A     ;
; spi_slave_for_stm32:inst4|CHA_STA_REG[0][11]                                                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|CHA_STA_REG[0][11]                                                                           ; N/A     ;
; spi_slave_for_stm32:inst4|CHA_STA_REG[0][12]                                                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|CHA_STA_REG[0][12]                                                                           ; N/A     ;
; spi_slave_for_stm32:inst4|CHA_STA_REG[0][12]                                                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|CHA_STA_REG[0][12]                                                                           ; N/A     ;
; spi_slave_for_stm32:inst4|CHA_STA_REG[0][13]                                                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|CHA_STA_REG[0][13]                                                                           ; N/A     ;
; spi_slave_for_stm32:inst4|CHA_STA_REG[0][13]                                                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|CHA_STA_REG[0][13]                                                                           ; N/A     ;
; spi_slave_for_stm32:inst4|CHA_STA_REG[0][14]                                                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|CHA_STA_REG[0][14]                                                                           ; N/A     ;
; spi_slave_for_stm32:inst4|CHA_STA_REG[0][14]                                                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|CHA_STA_REG[0][14]                                                                           ; N/A     ;
; spi_slave_for_stm32:inst4|CHA_STA_REG[0][15]                                                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|CHA_STA_REG[0][15]                                                                           ; N/A     ;
; spi_slave_for_stm32:inst4|CHA_STA_REG[0][15]                                                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|CHA_STA_REG[0][15]                                                                           ; N/A     ;
; spi_slave_for_stm32:inst4|CHA_STA_REG[0][1]                                                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|CHA_STA_REG[0][1]                                                                            ; N/A     ;
; spi_slave_for_stm32:inst4|CHA_STA_REG[0][1]                                                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|CHA_STA_REG[0][1]                                                                            ; N/A     ;
; spi_slave_for_stm32:inst4|CHA_STA_REG[0][2]                                                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|CHA_STA_REG[0][2]                                                                            ; N/A     ;
; spi_slave_for_stm32:inst4|CHA_STA_REG[0][2]                                                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|CHA_STA_REG[0][2]                                                                            ; N/A     ;
; spi_slave_for_stm32:inst4|CHA_STA_REG[0][3]                                                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|CHA_STA_REG[0][3]                                                                            ; N/A     ;
; spi_slave_for_stm32:inst4|CHA_STA_REG[0][3]                                                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|CHA_STA_REG[0][3]                                                                            ; N/A     ;
; spi_slave_for_stm32:inst4|CHA_STA_REG[0][4]                                                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|CHA_STA_REG[0][4]                                                                            ; N/A     ;
; spi_slave_for_stm32:inst4|CHA_STA_REG[0][4]                                                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|CHA_STA_REG[0][4]                                                                            ; N/A     ;
; spi_slave_for_stm32:inst4|CHA_STA_REG[0][5]                                                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|CHA_STA_REG[0][5]                                                                            ; N/A     ;
; spi_slave_for_stm32:inst4|CHA_STA_REG[0][5]                                                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|CHA_STA_REG[0][5]                                                                            ; N/A     ;
; spi_slave_for_stm32:inst4|CHA_STA_REG[0][6]                                                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|CHA_STA_REG[0][6]                                                                            ; N/A     ;
; spi_slave_for_stm32:inst4|CHA_STA_REG[0][6]                                                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|CHA_STA_REG[0][6]                                                                            ; N/A     ;
; spi_slave_for_stm32:inst4|CHA_STA_REG[0][7]                                                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|CHA_STA_REG[0][7]                                                                            ; N/A     ;
; spi_slave_for_stm32:inst4|CHA_STA_REG[0][7]                                                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|CHA_STA_REG[0][7]                                                                            ; N/A     ;
; spi_slave_for_stm32:inst4|CHA_STA_REG[0][8]                                                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|CHA_STA_REG[0][8]                                                                            ; N/A     ;
; spi_slave_for_stm32:inst4|CHA_STA_REG[0][8]                                                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|CHA_STA_REG[0][8]                                                                            ; N/A     ;
; spi_slave_for_stm32:inst4|CHA_STA_REG[0][9]                                                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|CHA_STA_REG[0][9]                                                                            ; N/A     ;
; spi_slave_for_stm32:inst4|CHA_STA_REG[0][9]                                                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|CHA_STA_REG[0][9]                                                                            ; N/A     ;
; spi_slave_for_stm32:inst4|CHA_STA_REG[1][0]                                                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|CHA_STA_REG[1][0]                                                                            ; N/A     ;
; spi_slave_for_stm32:inst4|CHA_STA_REG[1][0]                                                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|CHA_STA_REG[1][0]                                                                            ; N/A     ;
; spi_slave_for_stm32:inst4|CHA_STA_REG[1][10]                                                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|CHA_STA_REG[1][10]                                                                           ; N/A     ;
; spi_slave_for_stm32:inst4|CHA_STA_REG[1][10]                                                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|CHA_STA_REG[1][10]                                                                           ; N/A     ;
; spi_slave_for_stm32:inst4|CHA_STA_REG[1][11]                                                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|CHA_STA_REG[1][11]                                                                           ; N/A     ;
; spi_slave_for_stm32:inst4|CHA_STA_REG[1][11]                                                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|CHA_STA_REG[1][11]                                                                           ; N/A     ;
; spi_slave_for_stm32:inst4|CHA_STA_REG[1][12]                                                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|CHA_STA_REG[1][12]                                                                           ; N/A     ;
; spi_slave_for_stm32:inst4|CHA_STA_REG[1][12]                                                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|CHA_STA_REG[1][12]                                                                           ; N/A     ;
; spi_slave_for_stm32:inst4|CHA_STA_REG[1][13]                                                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|CHA_STA_REG[1][13]                                                                           ; N/A     ;
; spi_slave_for_stm32:inst4|CHA_STA_REG[1][13]                                                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|CHA_STA_REG[1][13]                                                                           ; N/A     ;
; spi_slave_for_stm32:inst4|CHA_STA_REG[1][14]                                                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|CHA_STA_REG[1][14]                                                                           ; N/A     ;
; spi_slave_for_stm32:inst4|CHA_STA_REG[1][14]                                                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|CHA_STA_REG[1][14]                                                                           ; N/A     ;
; spi_slave_for_stm32:inst4|CHA_STA_REG[1][15]                                                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|CHA_STA_REG[1][15]                                                                           ; N/A     ;
; spi_slave_for_stm32:inst4|CHA_STA_REG[1][15]                                                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|CHA_STA_REG[1][15]                                                                           ; N/A     ;
; spi_slave_for_stm32:inst4|CHA_STA_REG[1][1]                                                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|CHA_STA_REG[1][1]                                                                            ; N/A     ;
; spi_slave_for_stm32:inst4|CHA_STA_REG[1][1]                                                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|CHA_STA_REG[1][1]                                                                            ; N/A     ;
; spi_slave_for_stm32:inst4|CHA_STA_REG[1][2]                                                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|CHA_STA_REG[1][2]                                                                            ; N/A     ;
; spi_slave_for_stm32:inst4|CHA_STA_REG[1][2]                                                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|CHA_STA_REG[1][2]                                                                            ; N/A     ;
; spi_slave_for_stm32:inst4|CHA_STA_REG[1][3]                                                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|CHA_STA_REG[1][3]                                                                            ; N/A     ;
; spi_slave_for_stm32:inst4|CHA_STA_REG[1][3]                                                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|CHA_STA_REG[1][3]                                                                            ; N/A     ;
; spi_slave_for_stm32:inst4|CHA_STA_REG[1][4]                                                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|CHA_STA_REG[1][4]                                                                            ; N/A     ;
; spi_slave_for_stm32:inst4|CHA_STA_REG[1][4]                                                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|CHA_STA_REG[1][4]                                                                            ; N/A     ;
; spi_slave_for_stm32:inst4|CHA_STA_REG[1][5]                                                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|CHA_STA_REG[1][5]                                                                            ; N/A     ;
; spi_slave_for_stm32:inst4|CHA_STA_REG[1][5]                                                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|CHA_STA_REG[1][5]                                                                            ; N/A     ;
; spi_slave_for_stm32:inst4|CHA_STA_REG[1][6]                                                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|CHA_STA_REG[1][6]                                                                            ; N/A     ;
; spi_slave_for_stm32:inst4|CHA_STA_REG[1][6]                                                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|CHA_STA_REG[1][6]                                                                            ; N/A     ;
; spi_slave_for_stm32:inst4|CHA_STA_REG[1][7]                                                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|CHA_STA_REG[1][7]                                                                            ; N/A     ;
; spi_slave_for_stm32:inst4|CHA_STA_REG[1][7]                                                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|CHA_STA_REG[1][7]                                                                            ; N/A     ;
; spi_slave_for_stm32:inst4|CHA_STA_REG[1][8]                                                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|CHA_STA_REG[1][8]                                                                            ; N/A     ;
; spi_slave_for_stm32:inst4|CHA_STA_REG[1][8]                                                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|CHA_STA_REG[1][8]                                                                            ; N/A     ;
; spi_slave_for_stm32:inst4|CHA_STA_REG[1][9]                                                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|CHA_STA_REG[1][9]                                                                            ; N/A     ;
; spi_slave_for_stm32:inst4|CHA_STA_REG[1][9]                                                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|CHA_STA_REG[1][9]                                                                            ; N/A     ;
; spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod|AD9238_CHA0_DAT_OUT[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod|ad9238_cha0_ad_dat[0]  ; N/A     ;
; spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod|AD9238_CHA0_DAT_OUT[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod|ad9238_cha0_ad_dat[0]  ; N/A     ;
; spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod|AD9238_CHA0_DAT_OUT[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod|ad9238_cha0_ad_dat[10] ; N/A     ;
; spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod|AD9238_CHA0_DAT_OUT[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod|ad9238_cha0_ad_dat[10] ; N/A     ;
; spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod|AD9238_CHA0_DAT_OUT[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod|ad9238_cha0_ad_dat[11] ; N/A     ;
; spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod|AD9238_CHA0_DAT_OUT[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod|ad9238_cha0_ad_dat[11] ; N/A     ;
; spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod|AD9238_CHA0_DAT_OUT[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod|ad9238_cha0_ad_dat[1]  ; N/A     ;
; spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod|AD9238_CHA0_DAT_OUT[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod|ad9238_cha0_ad_dat[1]  ; N/A     ;
; spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod|AD9238_CHA0_DAT_OUT[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod|ad9238_cha0_ad_dat[2]  ; N/A     ;
; spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod|AD9238_CHA0_DAT_OUT[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod|ad9238_cha0_ad_dat[2]  ; N/A     ;
; spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod|AD9238_CHA0_DAT_OUT[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod|ad9238_cha0_ad_dat[3]  ; N/A     ;
; spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod|AD9238_CHA0_DAT_OUT[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod|ad9238_cha0_ad_dat[3]  ; N/A     ;
; spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod|AD9238_CHA0_DAT_OUT[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod|ad9238_cha0_ad_dat[4]  ; N/A     ;
; spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod|AD9238_CHA0_DAT_OUT[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod|ad9238_cha0_ad_dat[4]  ; N/A     ;
; spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod|AD9238_CHA0_DAT_OUT[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod|ad9238_cha0_ad_dat[5]  ; N/A     ;
; spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod|AD9238_CHA0_DAT_OUT[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod|ad9238_cha0_ad_dat[5]  ; N/A     ;
; spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod|AD9238_CHA0_DAT_OUT[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod|ad9238_cha0_ad_dat[6]  ; N/A     ;
; spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod|AD9238_CHA0_DAT_OUT[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod|ad9238_cha0_ad_dat[6]  ; N/A     ;
; spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod|AD9238_CHA0_DAT_OUT[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod|ad9238_cha0_ad_dat[7]  ; N/A     ;
; spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod|AD9238_CHA0_DAT_OUT[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod|ad9238_cha0_ad_dat[7]  ; N/A     ;
; spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod|AD9238_CHA0_DAT_OUT[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod|ad9238_cha0_ad_dat[8]  ; N/A     ;
; spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod|AD9238_CHA0_DAT_OUT[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod|ad9238_cha0_ad_dat[8]  ; N/A     ;
; spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod|AD9238_CHA0_DAT_OUT[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod|ad9238_cha0_ad_dat[9]  ; N/A     ;
; spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod|AD9238_CHA0_DAT_OUT[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod|ad9238_cha0_ad_dat[9]  ; N/A     ;
; spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod|AD9238_CHA1_DAT_OUT[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod|ad9238_cha1_ad_dat[0]  ; N/A     ;
; spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod|AD9238_CHA1_DAT_OUT[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod|ad9238_cha1_ad_dat[0]  ; N/A     ;
; spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod|AD9238_CHA1_DAT_OUT[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod|ad9238_cha1_ad_dat[10] ; N/A     ;
; spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod|AD9238_CHA1_DAT_OUT[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod|ad9238_cha1_ad_dat[10] ; N/A     ;
; spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod|AD9238_CHA1_DAT_OUT[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod|ad9238_cha1_ad_dat[11] ; N/A     ;
; spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod|AD9238_CHA1_DAT_OUT[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod|ad9238_cha1_ad_dat[11] ; N/A     ;
; spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod|AD9238_CHA1_DAT_OUT[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod|ad9238_cha1_ad_dat[1]  ; N/A     ;
; spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod|AD9238_CHA1_DAT_OUT[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod|ad9238_cha1_ad_dat[1]  ; N/A     ;
; spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod|AD9238_CHA1_DAT_OUT[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod|ad9238_cha1_ad_dat[2]  ; N/A     ;
; spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod|AD9238_CHA1_DAT_OUT[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod|ad9238_cha1_ad_dat[2]  ; N/A     ;
; spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod|AD9238_CHA1_DAT_OUT[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod|ad9238_cha1_ad_dat[3]  ; N/A     ;
; spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod|AD9238_CHA1_DAT_OUT[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod|ad9238_cha1_ad_dat[3]  ; N/A     ;
; spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod|AD9238_CHA1_DAT_OUT[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod|ad9238_cha1_ad_dat[4]  ; N/A     ;
; spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod|AD9238_CHA1_DAT_OUT[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod|ad9238_cha1_ad_dat[4]  ; N/A     ;
; spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod|AD9238_CHA1_DAT_OUT[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod|ad9238_cha1_ad_dat[5]  ; N/A     ;
; spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod|AD9238_CHA1_DAT_OUT[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod|ad9238_cha1_ad_dat[5]  ; N/A     ;
; spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod|AD9238_CHA1_DAT_OUT[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod|ad9238_cha1_ad_dat[6]  ; N/A     ;
; spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod|AD9238_CHA1_DAT_OUT[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod|ad9238_cha1_ad_dat[6]  ; N/A     ;
; spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod|AD9238_CHA1_DAT_OUT[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod|ad9238_cha1_ad_dat[7]  ; N/A     ;
; spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod|AD9238_CHA1_DAT_OUT[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod|ad9238_cha1_ad_dat[7]  ; N/A     ;
; spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod|AD9238_CHA1_DAT_OUT[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod|ad9238_cha1_ad_dat[8]  ; N/A     ;
; spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod|AD9238_CHA1_DAT_OUT[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod|ad9238_cha1_ad_dat[8]  ; N/A     ;
; spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod|AD9238_CHA1_DAT_OUT[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod|ad9238_cha1_ad_dat[9]  ; N/A     ;
; spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod|AD9238_CHA1_DAT_OUT[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod|ad9238_cha1_ad_dat[9]  ; N/A     ;
; spi_slave_for_stm32:inst4|SAVE_AD9238_CHAx_DAT_TO_FIFO:save_ad9238_cha0_dat_to_fifo|save_ad923x_dat_to_fifo_flag        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|SAVE_AD9238_CHAx_DAT_TO_FIFO:save_ad9238_cha0_dat_to_fifo|save_ad923x_dat_to_fifo_flag       ; N/A     ;
; spi_slave_for_stm32:inst4|SAVE_AD9238_CHAx_DAT_TO_FIFO:save_ad9238_cha0_dat_to_fifo|save_ad923x_dat_to_fifo_flag        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|SAVE_AD9238_CHAx_DAT_TO_FIFO:save_ad9238_cha0_dat_to_fifo|save_ad923x_dat_to_fifo_flag       ; N/A     ;
; spi_slave_for_stm32:inst4|SAVE_AD9238_CHAx_DAT_TO_FIFO:save_ad9238_cha0_dat_to_fifo|save_dat_start_time_flag            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|SAVE_AD9238_CHAx_DAT_TO_FIFO:save_ad9238_cha0_dat_to_fifo|save_dat_start_time_flag           ; N/A     ;
; spi_slave_for_stm32:inst4|SAVE_AD9238_CHAx_DAT_TO_FIFO:save_ad9238_cha0_dat_to_fifo|save_dat_start_time_flag            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|SAVE_AD9238_CHAx_DAT_TO_FIFO:save_ad9238_cha0_dat_to_fifo|save_dat_start_time_flag           ; N/A     ;
; spi_slave_for_stm32:inst4|SAVE_AD9238_CHAx_DAT_TO_FIFO:save_ad9238_cha0_dat_to_fifo|save_dat_to_fifo_flag               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|SAVE_AD9238_CHAx_DAT_TO_FIFO:save_ad9238_cha0_dat_to_fifo|save_dat_to_fifo_flag              ; N/A     ;
; spi_slave_for_stm32:inst4|SAVE_AD9238_CHAx_DAT_TO_FIFO:save_ad9238_cha0_dat_to_fifo|save_dat_to_fifo_flag               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|SAVE_AD9238_CHAx_DAT_TO_FIFO:save_ad9238_cha0_dat_to_fifo|save_dat_to_fifo_flag              ; N/A     ;
; spi_slave_for_stm32:inst4|SAVE_AD9238_CHAx_DAT_TO_FIFO:save_ad9238_cha1_dat_to_fifo|save_ad923x_dat_to_fifo_flag        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|SAVE_AD9238_CHAx_DAT_TO_FIFO:save_ad9238_cha1_dat_to_fifo|save_ad923x_dat_to_fifo_flag       ; N/A     ;
; spi_slave_for_stm32:inst4|SAVE_AD9238_CHAx_DAT_TO_FIFO:save_ad9238_cha1_dat_to_fifo|save_ad923x_dat_to_fifo_flag        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|SAVE_AD9238_CHAx_DAT_TO_FIFO:save_ad9238_cha1_dat_to_fifo|save_ad923x_dat_to_fifo_flag       ; N/A     ;
; spi_slave_for_stm32:inst4|SAVE_AD9238_CHAx_DAT_TO_FIFO:save_ad9238_cha1_dat_to_fifo|save_dat_start_time_flag            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|SAVE_AD9238_CHAx_DAT_TO_FIFO:save_ad9238_cha1_dat_to_fifo|save_dat_start_time_flag           ; N/A     ;
; spi_slave_for_stm32:inst4|SAVE_AD9238_CHAx_DAT_TO_FIFO:save_ad9238_cha1_dat_to_fifo|save_dat_start_time_flag            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|SAVE_AD9238_CHAx_DAT_TO_FIFO:save_ad9238_cha1_dat_to_fifo|save_dat_start_time_flag           ; N/A     ;
; spi_slave_for_stm32:inst4|SAVE_AD9238_CHAx_DAT_TO_FIFO:save_ad9238_cha1_dat_to_fifo|save_dat_to_fifo_flag               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|SAVE_AD9238_CHAx_DAT_TO_FIFO:save_ad9238_cha1_dat_to_fifo|save_dat_to_fifo_flag              ; N/A     ;
; spi_slave_for_stm32:inst4|SAVE_AD9238_CHAx_DAT_TO_FIFO:save_ad9238_cha1_dat_to_fifo|save_dat_to_fifo_flag               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|SAVE_AD9238_CHAx_DAT_TO_FIFO:save_ad9238_cha1_dat_to_fifo|save_dat_to_fifo_flag              ; N/A     ;
; spi_slave_for_stm32:inst4|cha0_check_flag                                                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|cha0_check_flag                                                                              ; N/A     ;
; spi_slave_for_stm32:inst4|cha0_check_flag                                                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|cha0_check_flag                                                                              ; N/A     ;
; spi_slave_for_stm32:inst4|cha1_check_flag                                                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|cha1_check_flag                                                                              ; N/A     ;
; spi_slave_for_stm32:inst4|cha1_check_flag                                                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave_for_stm32:inst4|cha1_check_flag                                                                              ; N/A     ;
+-------------------------------------------------------------------------------------------------------------------------+---------------+-----------+----------------+-------------------+------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Tue May 21 21:44:02 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off QJDW -c 123456789
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 2 design units, including 2 entities, in source file ad9231_spi_cfg.v
    Info (12023): Found entity 1: master_spi
    Info (12023): Found entity 2: AD9231_spi
Info (12021): Found 2 design units, including 2 entities, in source file write_ad9231_cfg_by_spi.v
    Info (12023): Found entity 1: CREAT_1HZ_CLK
    Info (12023): Found entity 2: write_ad9231_cfg_by_fpga_spi
Info (12021): Found 3 design units, including 3 entities, in source file l2h2l.v
    Info (12023): Found entity 1: DETECT_L2H_SIG2
    Info (12023): Found entity 2: DETECT_L2H_SIG
    Info (12023): Found entity 3: DETECT_H2L_SIG
Info (12021): Found 6 design units, including 6 entities, in source file ad9238.v
    Info (12023): Found entity 1: DEAL_FPGA_TO_MCU_INTERRUPT
    Info (12023): Found entity 2: div5
    Info (12023): Found entity 3: div100000
    Info (12023): Found entity 4: CREAT_20MHZ_AD9238_CLK
    Info (12023): Found entity 5: READ_AD9231_DAT_FOR_BREAKOUT_V_MOD
    Info (12023): Found entity 6: SAVE_AD9238_CHAx_DAT_TO_FIFO
Info (12021): Found 3 design units, including 3 entities, in source file stm32_spi.v
    Info (12023): Found entity 1: CREAT_1S_CLK_FROM_50HZ
    Info (12023): Found entity 2: READ_CHA_DAT_FROM_SDRAM
    Info (12023): Found entity 3: spi_slave_for_stm32
Info (12021): Found 2 design units, including 2 entities, in source file ad9231_read_ad_dat.v
    Info (12023): Found entity 1: CREAT_AD9231_AD_CLK
    Info (12023): Found entity 2: read_ad_dat_from_ad9231
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: pll
Info (12021): Found 1 design units, including 1 entities, in source file 123456789.bdf
    Info (12023): Found entity 1: 123456789
Info (12021): Found 1 design units, including 1 entities, in source file sc_fifo_16w_8d.v
    Info (12023): Found entity 1: sc_fifo_16w_8d
Info (12021): Found 1 design units, including 1 entities, in source file write_sdram_fifo_48w_32d.v
    Info (12023): Found entity 1: write_sdram_fifo_48w_32d
Info (12021): Found 1 design units, including 1 entities, in source file sc_fifo_12w_4096d.v
    Info (12023): Found entity 1: sc_fifo_12w_4096d
Info (12021): Found 1 design units, including 0 entities, in source file fir_compiler-library/auk_dspip_lib_pkg_fir_131.vhd
    Info (12022): Found design unit 1: auk_dspip_lib_pkg_fir_131
Info (12021): Found 2 design units, including 0 entities, in source file fir_compiler-library/auk_dspip_math_pkg_fir_131.vhd
    Info (12022): Found design unit 1: auk_dspip_math_pkg_fir_131
    Info (12022): Found design unit 2: auk_dspip_math_pkg_fir_131-body
Info (12021): Found 1 design units, including 1 entities, in source file low_pass_2m_st.v
    Info (12023): Found entity 1: low_pass_2m_st
Info (12021): Found 2 design units, including 1 entities, in source file low_pass_2m_ast.vhd
    Info (12022): Found design unit 1: low_pass_2m_ast-struct
    Info (12023): Found entity 1: low_pass_2m_ast
Info (12021): Found 1 design units, including 1 entities, in source file low_pass_2m.v
    Info (12023): Found entity 1: low_pass_2m
Info (12021): Found 1 design units, including 1 entities, in source file low_pass_10m_st.v
    Info (12023): Found entity 1: low_pass_10m_st
Info (12021): Found 2 design units, including 1 entities, in source file low_pass_10m_ast.vhd
    Info (12022): Found design unit 1: low_pass_10m_ast-struct
    Info (12023): Found entity 1: low_pass_10m_ast
Info (12021): Found 1 design units, including 1 entities, in source file low_pass_10m.v
    Info (12023): Found entity 1: low_pass_10m
Warning (10236): Verilog HDL Implicit Net warning at ad9231_spi_cfg.v(94): created implicit net for "rStart"
Warning (10236): Verilog HDL Implicit Net warning at write_ad9231_cfg_by_spi.v(36): created implicit net for "one_second_clk_next"
Warning (10236): Verilog HDL Implicit Net warning at stm32_spi.v(842): created implicit net for "ad9238_one_sample_over"
Warning (10236): Verilog HDL Implicit Net warning at stm32_spi.v(844): created implicit net for "ad9238_chip_b_clk"
Info (12127): Elaborating entity "123456789" for the top level hierarchy
Info (12128): Elaborating entity "write_ad9231_cfg_by_fpga_spi" for hierarchy "write_ad9231_cfg_by_fpga_spi:inst1"
Warning (10230): Verilog HDL assignment warning at write_ad9231_cfg_by_spi.v(91): truncated value with size 32 to match size of target (2)
Info (12128): Elaborating entity "AD9231_spi" for hierarchy "write_ad9231_cfg_by_fpga_spi:inst1|AD9231_spi:ad_spi1"
Warning (10036): Verilog HDL or VHDL warning at ad9231_spi_cfg.v(159): object "adc_spi_sta" assigned a value but never read
Warning (10034): Output port "rdata" at ad9231_spi_cfg.v(155) has no driver
Info (12128): Elaborating entity "master_spi" for hierarchy "write_ad9231_cfg_by_fpga_spi:inst1|AD9231_spi:ad_spi1|master_spi:spi_m"
Warning (10240): Verilog HDL Always Construct warning at ad9231_spi_cfg.v(32): inferring latch(es) for variable "mid", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ad9231_spi_cfg.v(32): inferring latch(es) for variable "done", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ad9231_spi_cfg.v(32): inferring latch(es) for variable "ss", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ad9231_spi_cfg.v(32): inferring latch(es) for variable "rdata", which holds its previous value in one or more paths through the always construct
Warning (10230): Verilog HDL assignment warning at ad9231_spi_cfg.v(84): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at ad9231_spi_cfg.v(110): truncated value with size 32 to match size of target (6)
Info (10041): Inferred latch for "rdata[0]" at ad9231_spi_cfg.v(32)
Info (10041): Inferred latch for "rdata[1]" at ad9231_spi_cfg.v(32)
Info (10041): Inferred latch for "rdata[2]" at ad9231_spi_cfg.v(32)
Info (10041): Inferred latch for "rdata[3]" at ad9231_spi_cfg.v(32)
Info (10041): Inferred latch for "rdata[4]" at ad9231_spi_cfg.v(32)
Info (10041): Inferred latch for "rdata[5]" at ad9231_spi_cfg.v(32)
Info (10041): Inferred latch for "rdata[6]" at ad9231_spi_cfg.v(32)
Info (10041): Inferred latch for "rdata[7]" at ad9231_spi_cfg.v(32)
Info (10041): Inferred latch for "ss" at ad9231_spi_cfg.v(32)
Info (10041): Inferred latch for "done" at ad9231_spi_cfg.v(32)
Info (10041): Inferred latch for "mid[0]" at ad9231_spi_cfg.v(32)
Info (10041): Inferred latch for "mid[1]" at ad9231_spi_cfg.v(32)
Info (10041): Inferred latch for "mid[2]" at ad9231_spi_cfg.v(32)
Info (10041): Inferred latch for "mid[3]" at ad9231_spi_cfg.v(32)
Info (10041): Inferred latch for "mid[4]" at ad9231_spi_cfg.v(32)
Info (12128): Elaborating entity "DETECT_L2H_SIG" for hierarchy "write_ad9231_cfg_by_fpga_spi:inst1|AD9231_spi:ad_spi1|DETECT_L2H_SIG:ad9231_spi_detect_one_second_clk_l2h"
Info (12128): Elaborating entity "pll" for hierarchy "pll:inst"
Info (12128): Elaborating entity "altpll" for hierarchy "pll:inst|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "pll:inst|altpll:altpll_component"
Info (12133): Instantiated megafunction "pll:inst|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "-2083"
    Info (12134): Parameter "clk2_divide_by" = "5"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "2"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:inst|altpll:altpll_component|pll_altpll:auto_generated"
Info (12128): Elaborating entity "CREAT_1HZ_CLK" for hierarchy "CREAT_1HZ_CLK:inst3"
Info (12128): Elaborating entity "spi_slave_for_stm32" for hierarchy "spi_slave_for_stm32:inst4"
Warning (10036): Verilog HDL or VHDL warning at stm32_spi.v(844): object "ad9238_chip_b_clk" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at stm32_spi.v(232): object "fifo_idle" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at stm32_spi.v(265): object "SAM_CYC_REG" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at stm32_spi.v(266): object "SAM_CTR_REG" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at stm32_spi.v(267): object "ONE_PHA_DATNUM_REG" assigned a value but never read
Warning (10858): Verilog HDL warning at stm32_spi.v(284): object cha2_dat_read_from_fifo used but never assigned
Warning (10036): Verilog HDL or VHDL warning at stm32_spi.v(285): object "stm32_read_cha2_one_new_dat_flag" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at stm32_spi.v(378): object "cha0_thr_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at stm32_spi.v(379): object "cha1_thr_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at stm32_spi.v(398): object "FPGA_WR_TEST_REG" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at stm32_spi.v(529): object "new_spi_data_avalible" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at stm32_spi.v(658): object "read_first_dat_from_sdram_for_stm32" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at stm32_spi.v(860): object "cha0_dat_debug" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at stm32_spi.v(861): object "cha1_dat_debug" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at stm32_spi.v(863): object "cha0_check_flag" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at stm32_spi.v(864): object "cha1_check_flag" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at stm32_spi.v(865): object "cha1_low_pass_10m_filter_out_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at stm32_spi.v(1020): object "cha0_fifo_ilde" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at stm32_spi.v(1022): object "cha1_fifo_ilde" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at stm32_spi.v(1191): object "cha2_debug_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at stm32_spi.v(1196): object "cha1_debug_reg" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at stm32_spi.v(451): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at stm32_spi.v(681): truncated value with size 32 to match size of target (16)
Warning (10240): Verilog HDL Always Construct warning at stm32_spi.v(674): inferring latch(es) for variable "test_code", which holds its previous value in one or more paths through the always construct
Warning (10230): Verilog HDL assignment warning at stm32_spi.v(911): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at stm32_spi.v(912): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at stm32_spi.v(920): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at stm32_spi.v(921): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at stm32_spi.v(923): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at stm32_spi.v(924): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at stm32_spi.v(1021): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at stm32_spi.v(1023): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at stm32_spi.v(1110): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at stm32_spi.v(1177): truncated value with size 32 to match size of target (16)
Warning (10240): Verilog HDL Always Construct warning at stm32_spi.v(1162): inferring latch(es) for variable "stm32_read_cha1_one_new_dat_flag", which holds its previous value in one or more paths through the always construct
Warning (10230): Verilog HDL assignment warning at stm32_spi.v(1193): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at stm32_spi.v(1198): truncated value with size 32 to match size of target (8)
Warning (10030): Net "CHA_DAT_ITR" at stm32_spi.v(261) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "cha2_dat_read_from_fifo" at stm32_spi.v(284) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "cha2_max" at stm32_spi.v(307) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "cha3_max" at stm32_spi.v(308) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "cha2_min" at stm32_spi.v(312) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "cha3_min" at stm32_spi.v(313) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "cha2_thr_reg" at stm32_spi.v(380) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "chax_data_read_from_sdram" at stm32_spi.v(820) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "cha2_low_pass_2m_filter_out" at stm32_spi.v(1201) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "cha2_low_pass_2m_filter_reg" at stm32_spi.v(1202) has no driver or initial value, using a default initial value '0'
Warning (10034): Output port "sdram_buf0_wdat" at stm32_spi.v(203) has no driver
Warning (10034): Output port "sdram_buf0_waddr" at stm32_spi.v(204) has no driver
Warning (10034): Output port "sdram_buf1_wdat" at stm32_spi.v(207) has no driver
Warning (10034): Output port "sdram_buf1_waddr" at stm32_spi.v(208) has no driver
Warning (10034): Output port "sdram_buf_raddr" at stm32_spi.v(213) has no driver
Warning (10034): Output port "sdram_buf_rd" at stm32_spi.v(214) has no driver
Info (10041): Inferred latch for "stm32_read_cha2_one_new_dat_flag" at stm32_spi.v(1162)
Info (10041): Inferred latch for "stm32_read_cha1_one_new_dat_flag" at stm32_spi.v(1162)
Info (10041): Inferred latch for "test_code[0]" at stm32_spi.v(674)
Info (12128): Elaborating entity "DETECT_L2H_SIG2" for hierarchy "spi_slave_for_stm32:inst4|DETECT_L2H_SIG2:detect_spi_sclk_l2h"
Info (12128): Elaborating entity "DETECT_H2L_SIG" for hierarchy "spi_slave_for_stm32:inst4|DETECT_H2L_SIG:detect_spi_sclk_h2l"
Info (12128): Elaborating entity "CREAT_20MHZ_AD9238_CLK" for hierarchy "spi_slave_for_stm32:inst4|CREAT_20MHZ_AD9238_CLK:creat_20m_ad9238_clk"
Warning (10858): Verilog HDL warning at ad9238.v(171): object count1 used but never assigned
Warning (10036): Verilog HDL or VHDL warning at ad9238.v(178): object "ad_sample_flag" assigned a value but never read
Info (12128): Elaborating entity "div5" for hierarchy "spi_slave_for_stm32:inst4|CREAT_20MHZ_AD9238_CLK:creat_20m_ad9238_clk|div5:div_100m_clk"
Info (12128): Elaborating entity "READ_AD9231_DAT_FOR_BREAKOUT_V_MOD" for hierarchy "spi_slave_for_stm32:inst4|READ_AD9231_DAT_FOR_BREAKOUT_V_MOD:read_ad9238_dat_for_breakout_v_mod"
Warning (10036): Verilog HDL or VHDL warning at ad9238.v(309): object "ad_chip_a_clk_d1cyc" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ad9238.v(318): object "ad9238_clk_l2h_d1cyc" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ad9238.v(319): object "ad9238_clk_h2l_d1cyc" assigned a value but never read
Warning (10030): Net "AD9238_CHA0_DAT_OUT_next" at ad9238.v(312) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "AD9238_CHA1_DAT_OUT_next" at ad9238.v(313) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "low_pass_10m" for hierarchy "spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m"
Info (12128): Elaborating entity "low_pass_10m_ast" for hierarchy "spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst"
Info (12021): Found 2 design units, including 1 entities, in source file fir_compiler-library/auk_dspip_avalon_streaming_sink_fir_131.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_sink_fir_131-rtl
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_sink_fir_131
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_sink_fir_131" for hierarchy "spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink"
Info (12128): Elaborating entity "scfifo" for hierarchy "spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo"
Info (12130): Elaborated megafunction instantiation "spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo"
Info (12133): Instantiated megafunction "spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo" with the following parameter:
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "allow_rwcycle_when_full" = "OFF"
    Info (12134): Parameter "almost_empty_value" = "1"
    Info (12134): Parameter "almost_full_value" = "5"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "7"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_width" = "14"
    Info (12134): Parameter "lpm_widthu" = "3"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=Auto"
    Info (12134): Parameter "lpm_type" = "scfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_chh1.tdf
    Info (12023): Found entity 1: scfifo_chh1
Info (12128): Elaborating entity "scfifo_chh1" for hierarchy "spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_chh1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_5s81.tdf
    Info (12023): Found entity 1: a_dpfifo_5s81
Info (12128): Elaborating entity "a_dpfifo_5s81" for hierarchy "spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_chh1:auto_generated|a_dpfifo_5s81:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_osf1.tdf
    Info (12023): Found entity 1: altsyncram_osf1
Info (12128): Elaborating entity "altsyncram_osf1" for hierarchy "spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_chh1:auto_generated|a_dpfifo_5s81:dpfifo|altsyncram_osf1:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_gs8.tdf
    Info (12023): Found entity 1: cmpr_gs8
Info (12128): Elaborating entity "cmpr_gs8" for hierarchy "spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_chh1:auto_generated|a_dpfifo_5s81:dpfifo|cmpr_gs8:almost_full_comparer"
Info (12128): Elaborating entity "cmpr_gs8" for hierarchy "spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_chh1:auto_generated|a_dpfifo_5s81:dpfifo|cmpr_gs8:two_comparison"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_tnb.tdf
    Info (12023): Found entity 1: cntr_tnb
Info (12128): Elaborating entity "cntr_tnb" for hierarchy "spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_chh1:auto_generated|a_dpfifo_5s81:dpfifo|cntr_tnb:rd_ptr_msb"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ao7.tdf
    Info (12023): Found entity 1: cntr_ao7
Info (12128): Elaborating entity "cntr_ao7" for hierarchy "spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_chh1:auto_generated|a_dpfifo_5s81:dpfifo|cntr_ao7:usedw_counter"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_unb.tdf
    Info (12023): Found entity 1: cntr_unb
Info (12128): Elaborating entity "cntr_unb" for hierarchy "spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_chh1:auto_generated|a_dpfifo_5s81:dpfifo|cntr_unb:wr_ptr"
Info (12021): Found 2 design units, including 1 entities, in source file fir_compiler-library/auk_dspip_avalon_streaming_source_fir_131.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_source_fir_131-rtl
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_source_fir_131
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_source_fir_131" for hierarchy "spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source"
Info (12021): Found 2 design units, including 1 entities, in source file fir_compiler-library/auk_dspip_avalon_streaming_controller_fir_131.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_controller_fir_131-struct
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_controller_fir_131
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_controller_fir_131" for hierarchy "spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl"
Info (12128): Elaborating entity "low_pass_10m_st" for hierarchy "spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore"
Info (12021): Found 1 design units, including 1 entities, in source file fir_compiler-library/tdl_da_lc.v
    Info (12023): Found entity 1: tdl_da_lc
Info (12128): Elaborating entity "tdl_da_lc" for hierarchy "spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|tdl_da_lc:Utdldalc0n"
Info (12021): Found 1 design units, including 1 entities, in source file fir_compiler-library/sadd_cen.v
    Info (12023): Found entity 1: sadd_cen
Info (12128): Elaborating entity "sadd_cen" for hierarchy "spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_cen:U_0_sym_add"
Info (12021): Found 1 design units, including 1 entities, in source file fir_compiler-library/rom_lut_r_cen.v
    Info (12023): Found entity 1: rom_lut_r_cen
Info (12128): Elaborating entity "rom_lut_r_cen" for hierarchy "spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|rom_lut_r_cen:Ur0_n_0_pp"
Info (12128): Elaborating entity "rom_lut_r_cen" for hierarchy "spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|rom_lut_r_cen:Ur0_n_12_pp"
Info (12128): Elaborating entity "rom_lut_r_cen" for hierarchy "spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|rom_lut_r_cen:Ur1_n_0_pp"
Info (12128): Elaborating entity "rom_lut_r_cen" for hierarchy "spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|rom_lut_r_cen:Ur1_n_12_pp"
Info (12128): Elaborating entity "rom_lut_r_cen" for hierarchy "spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|rom_lut_r_cen:Ur2_n_0_pp"
Info (12128): Elaborating entity "rom_lut_r_cen" for hierarchy "spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|rom_lut_r_cen:Ur2_n_12_pp"
Info (12128): Elaborating entity "rom_lut_r_cen" for hierarchy "spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|rom_lut_r_cen:Ur3_n_0_pp"
Info (12128): Elaborating entity "rom_lut_r_cen" for hierarchy "spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|rom_lut_r_cen:Ur3_n_12_pp"
Info (12021): Found 1 design units, including 1 entities, in source file fir_compiler-library/sadd_lpm_cen.v
    Info (12023): Found entity 1: sadd_lpm_cen
Info (12128): Elaborating entity "sadd_lpm_cen" for hierarchy "spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n"
Info (12128): Elaborating entity "sadd_lpm_cen" for hierarchy "spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n"
Info (12128): Elaborating entity "sadd_lpm_cen" for hierarchy "spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n"
Info (12128): Elaborating entity "sadd_lpm_cen" for hierarchy "spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n"
Info (12128): Elaborating entity "sadd_lpm_cen" for hierarchy "spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n"
Info (12128): Elaborating entity "sadd_lpm_cen" for hierarchy "spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|sadd_lpm_cen:Uadd_cen_l_1_n_0_n"
Info (12021): Found 1 design units, including 1 entities, in source file fir_compiler-library/mac_tl.v
    Info (12023): Found entity 1: mac_tl
Info (12128): Elaborating entity "mac_tl" for hierarchy "spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|mac_tl:Umtl"
Info (12021): Found 1 design units, including 1 entities, in source file fir_compiler-library/par_ctrl.v
    Info (12023): Found entity 1: par_ctrl
Info (12128): Elaborating entity "par_ctrl" for hierarchy "spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|low_pass_10m_st:fircore|par_ctrl:Uctrl"
Info (12128): Elaborating entity "sc_fifo_12w_4096d" for hierarchy "spi_slave_for_stm32:inst4|sc_fifo_12w_4096d:spi_read_cha0_dat_fifo"
Info (12128): Elaborating entity "scfifo" for hierarchy "spi_slave_for_stm32:inst4|sc_fifo_12w_4096d:spi_read_cha0_dat_fifo|scfifo:scfifo_component"
Info (12130): Elaborated megafunction instantiation "spi_slave_for_stm32:inst4|sc_fifo_12w_4096d:spi_read_cha0_dat_fifo|scfifo:scfifo_component"
Info (12133): Instantiated megafunction "spi_slave_for_stm32:inst4|sc_fifo_12w_4096d:spi_read_cha0_dat_fifo|scfifo:scfifo_component" with the following parameter:
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "4096"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "12"
    Info (12134): Parameter "lpm_widthu" = "12"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_rn31.tdf
    Info (12023): Found entity 1: scfifo_rn31
Info (12128): Elaborating entity "scfifo_rn31" for hierarchy "spi_slave_for_stm32:inst4|sc_fifo_12w_4096d:spi_read_cha0_dat_fifo|scfifo:scfifo_component|scfifo_rn31:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_2u31.tdf
    Info (12023): Found entity 1: a_dpfifo_2u31
Info (12128): Elaborating entity "a_dpfifo_2u31" for hierarchy "spi_slave_for_stm32:inst4|sc_fifo_12w_4096d:spi_read_cha0_dat_fifo|scfifo:scfifo_component|scfifo_rn31:auto_generated|a_dpfifo_2u31:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_58e1.tdf
    Info (12023): Found entity 1: altsyncram_58e1
Info (12128): Elaborating entity "altsyncram_58e1" for hierarchy "spi_slave_for_stm32:inst4|sc_fifo_12w_4096d:spi_read_cha0_dat_fifo|scfifo:scfifo_component|scfifo_rn31:auto_generated|a_dpfifo_2u31:dpfifo|altsyncram_58e1:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_0u8.tdf
    Info (12023): Found entity 1: cmpr_0u8
Info (12128): Elaborating entity "cmpr_0u8" for hierarchy "spi_slave_for_stm32:inst4|sc_fifo_12w_4096d:spi_read_cha0_dat_fifo|scfifo:scfifo_component|scfifo_rn31:auto_generated|a_dpfifo_2u31:dpfifo|cmpr_0u8:almost_full_comparer"
Info (12128): Elaborating entity "cmpr_0u8" for hierarchy "spi_slave_for_stm32:inst4|sc_fifo_12w_4096d:spi_read_cha0_dat_fifo|scfifo:scfifo_component|scfifo_rn31:auto_generated|a_dpfifo_2u31:dpfifo|cmpr_0u8:two_comparison"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_bbb.tdf
    Info (12023): Found entity 1: cntr_bbb
Info (12128): Elaborating entity "cntr_bbb" for hierarchy "spi_slave_for_stm32:inst4|sc_fifo_12w_4096d:spi_read_cha0_dat_fifo|scfifo:scfifo_component|scfifo_rn31:auto_generated|a_dpfifo_2u31:dpfifo|cntr_bbb:rd_ptr_msb"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ob7.tdf
    Info (12023): Found entity 1: cntr_ob7
Info (12128): Elaborating entity "cntr_ob7" for hierarchy "spi_slave_for_stm32:inst4|sc_fifo_12w_4096d:spi_read_cha0_dat_fifo|scfifo:scfifo_component|scfifo_rn31:auto_generated|a_dpfifo_2u31:dpfifo|cntr_ob7:usedw_counter"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_cbb.tdf
    Info (12023): Found entity 1: cntr_cbb
Info (12128): Elaborating entity "cntr_cbb" for hierarchy "spi_slave_for_stm32:inst4|sc_fifo_12w_4096d:spi_read_cha0_dat_fifo|scfifo:scfifo_component|scfifo_rn31:auto_generated|a_dpfifo_2u31:dpfifo|cntr_cbb:wr_ptr"
Info (12128): Elaborating entity "SAVE_AD9238_CHAx_DAT_TO_FIFO" for hierarchy "spi_slave_for_stm32:inst4|SAVE_AD9238_CHAx_DAT_TO_FIFO:save_ad9238_cha0_dat_to_fifo"
Warning (10858): Verilog HDL warning at ad9238.v(456): object check_dat_num used but never assigned
Warning (10230): Verilog HDL assignment warning at ad9238.v(494): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ad9238.v(525): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at ad9238.v(623): truncated value with size 32 to match size of target (8)
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_k224.tdf
    Info (12023): Found entity 1: altsyncram_k224
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf
    Info (12023): Found entity 1: mux_rsc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_shi.tdf
    Info (12023): Found entity 1: cntr_shi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf
    Info (12023): Found entity 1: cmpr_tgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_g9j.tdf
    Info (12023): Found entity 1: cntr_g9j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_pgi.tdf
    Info (12023): Found entity 1: cntr_pgi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Warning (12241): 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch spi_slave_for_stm32:inst4|stm32_read_cha1_one_new_dat_flag has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal spi_slave_for_stm32:inst4|cha_from_stm32[3]
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ADH_PDWN" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (18062): Inserted logic cells for Maximum Fan-Out assignment
    Info (18058): Inserted 4 logic cells for Maximum Fan-Out assignment on "spi_slave_for_stm32:inst4|low_pass_10m:low_pass_10m|low_pass_10m_ast:low_pass_10m_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/output_files/123456789.map.smsg
Info (35024): Succesfully connected in-system debug instance "auto_signaltap_0" to all 141 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 8650 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 21 input pins
    Info (21059): Implemented 9 output pins
    Info (21061): Implemented 8512 logic cells
    Info (21064): Implemented 106 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 84 warnings
    Info: Peak virtual memory: 640 megabytes
    Info: Processing ended: Tue May 21 21:44:29 2019
    Info: Elapsed time: 00:00:27
    Info: Total CPU time (on all processors): 00:00:26


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in F:/FPGA_SRC/QJDW/QJDW_EP4CE10_NEW/output_files/123456789.map.smsg.


