INFO: [VRFC 10-2263] Analyzing Verilog file "D:/New folder/Alarm_clock/Alarm_clock.srcs/sources_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Aclock
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/New folder/Alarm_clock/Alarm_clock.srcs/sim_1/new/clock_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench
