<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Gowin Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\hra\Documents\github\wave_table_sound\gowin\wave_table_sound\impl\gwsynthesis\wave_table_sound.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\hra\Documents\github\wave_table_sound\gowin\wave_table_sound\src\wave_table_sound.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Users\hra\Documents\github\wave_table_sound\gowin\wave_table_sound\src\wave_table_sound.sdc</td>
</tr>
<tr>
<td class="label">GOWIN version</td>
<td>V1.9.2.01Beta</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1N-UV2LQ100C6/I5</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat Nov 06 07:21:45 2021
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2019 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>6278</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>2283</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>44.000</td>
<td>22.727
<td>0.000</td>
<td>22.000</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Fmax</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>47.635(MHz)</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>23.007</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11165/Q</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[7]_ins11182/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>20.393</td>
</tr>
<tr>
<td>2</td>
<td>23.093</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11165/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/ff_frequency_count_a[10]_ins11739/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>20.307</td>
</tr>
<tr>
<td>3</td>
<td>23.131</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11165/Q</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[6]_ins11183/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>20.269</td>
</tr>
<tr>
<td>4</td>
<td>23.178</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11165/Q</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[4]_ins11185/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>20.222</td>
</tr>
<tr>
<td>5</td>
<td>23.313</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11165/Q</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[9]_ins11180/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>20.087</td>
</tr>
<tr>
<td>6</td>
<td>23.370</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11165/Q</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[8]_ins11181/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>20.030</td>
</tr>
<tr>
<td>7</td>
<td>23.435</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11165/Q</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[5]_ins11184/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>19.965</td>
</tr>
<tr>
<td>8</td>
<td>23.464</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins11163/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[6]_ins11854/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>19.936</td>
</tr>
<tr>
<td>9</td>
<td>23.464</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins11163/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[7]_ins11853/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>19.936</td>
</tr>
<tr>
<td>10</td>
<td>23.578</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11165/Q</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[11]_ins11178/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>19.822</td>
</tr>
<tr>
<td>11</td>
<td>23.640</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11165/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/ff_frequency_count_d[10]_ins11775/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>19.760</td>
</tr>
<tr>
<td>12</td>
<td>23.855</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11165/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/ff_frequency_count_c[8]_ins11765/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>19.545</td>
</tr>
<tr>
<td>13</td>
<td>23.855</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11165/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/ff_frequency_count_b[8]_ins11753/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>19.545</td>
</tr>
<tr>
<td>14</td>
<td>23.926</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11165/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/ff_frequency_count_b[2]_ins11759/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>19.474</td>
</tr>
<tr>
<td>15</td>
<td>23.932</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11165/Q</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[3]_ins11186/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>19.468</td>
</tr>
<tr>
<td>16</td>
<td>24.032</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11165/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/ff_frequency_count_a[11]_ins11738/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>19.368</td>
</tr>
<tr>
<td>17</td>
<td>24.034</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins11163/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[5]_ins11855/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>19.366</td>
</tr>
<tr>
<td>18</td>
<td>24.071</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11165/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/ff_frequency_count_a[8]_ins11741/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>19.329</td>
</tr>
<tr>
<td>19</td>
<td>24.095</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11165/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/ff_frequency_count_d[11]_ins11774/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>19.305</td>
</tr>
<tr>
<td>20</td>
<td>24.108</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11165/Q</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[10]_ins11179/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>19.292</td>
</tr>
<tr>
<td>21</td>
<td>24.264</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11165/Q</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[1]_ins11188/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>19.136</td>
</tr>
<tr>
<td>22</td>
<td>24.320</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11165/Q</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[2]_ins11187/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>19.080</td>
</tr>
<tr>
<td>23</td>
<td>24.416</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11165/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/ff_frequency_count_a[2]_ins11747/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>18.984</td>
</tr>
<tr>
<td>24</td>
<td>24.464</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11165/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/ff_frequency_count_b[10]_ins11751/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>18.936</td>
</tr>
<tr>
<td>25</td>
<td>24.507</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins11163/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[4]_ins11856/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>18.893</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.442</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_d[1]_ins11161/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_ram10/ram_array_ins13035/DI1</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.602</td>
</tr>
<tr>
<td>2</td>
<td>0.565</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[12]_ins11594/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[13]_ins11593/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>3</td>
<td>0.568</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[14]_ins11592/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[15]_ins11591/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.568</td>
</tr>
<tr>
<td>4</td>
<td>0.570</td>
<td>u_wts_core/u_wts_register/sram_d[0]_ins11954/Q</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_d[0]_ins11162/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>5</td>
<td>0.570</td>
<td>u_wts_core/u_wts_register/sram_d[7]_ins11947/Q</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_d[7]_ins11155/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>6</td>
<td>0.571</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[0]_ins11606/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[1]_ins11605/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>7</td>
<td>0.571</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[7]_ins11599/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[8]_ins11598/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>8</td>
<td>0.571</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[7]_ins11576/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[8]_ins11575/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>9</td>
<td>0.571</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[16]_ins11544/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[17]_ins11562/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>10</td>
<td>0.571</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[0]_ins11560/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[1]_ins11559/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>11</td>
<td>0.571</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[12]_ins11548/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[13]_ins11547/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>12</td>
<td>0.571</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[2]_ins11604/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[3]_ins11603/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>13</td>
<td>0.571</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[14]_ins11546/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[15]_ins11545/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>14</td>
<td>0.571</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[11]_ins11549/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[12]_ins11548/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>15</td>
<td>0.571</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[5]_ins11532/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[6]_ins11531/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>16</td>
<td>0.576</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[6]_ins11600/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[7]_ins11599/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.576</td>
</tr>
<tr>
<td>17</td>
<td>0.576</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[0]_ins11583/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[1]_ins11582/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.576</td>
</tr>
<tr>
<td>18</td>
<td>0.576</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[15]_ins11568/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[16]_ins11567/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.576</td>
</tr>
<tr>
<td>19</td>
<td>0.675</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_d[3]_ins11159/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_ram10/ram_array_ins13035/DI3</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.835</td>
</tr>
<tr>
<td>20</td>
<td>0.675</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_d[0]_ins11162/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_ram10/ram_array_ins13035/DI0</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.835</td>
</tr>
<tr>
<td>21</td>
<td>0.708</td>
<td>u_wts_core/u_wts_register/ff_rddata[0]_ins12142/Q</td>
<td>u_wts_core/u_wts_register/ff_rddata[0]_ins12142/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>22</td>
<td>0.708</td>
<td>u_wts_core/u_wts_register/ff_rddata[3]_ins12139/Q</td>
<td>u_wts_core/u_wts_register/ff_rddata[3]_ins12139/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>23</td>
<td>0.708</td>
<td>u_wts_core/u_wts_register/ff_rddata[2]_ins12140/Q</td>
<td>u_wts_core/u_wts_register/ff_rddata[2]_ins12140/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>24</td>
<td>0.709</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_counter[1]_ins11542/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_counter[1]_ins11542/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>25</td>
<td>0.709</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11165/Q</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11165/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>20.087</td>
<td>21.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>ff_nwr1_ins11137</td>
</tr>
<tr>
<td>2</td>
<td>20.087</td>
<td>21.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>ff_nwr2_ins11139</td>
</tr>
<tr>
<td>3</td>
<td>20.087</td>
<td>21.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_id[0]_ins11144</td>
</tr>
<tr>
<td>4</td>
<td>20.087</td>
<td>21.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_a[2]_ins11152</td>
</tr>
<tr>
<td>5</td>
<td>20.087</td>
<td>21.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[9]_ins11168</td>
</tr>
<tr>
<td>6</td>
<td>20.087</td>
<td>21.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_out[0]_ins11200</td>
</tr>
<tr>
<td>7</td>
<td>20.087</td>
<td>21.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_b[0]_ins11425</td>
</tr>
<tr>
<td>8</td>
<td>20.087</td>
<td>21.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/ff_wave_address_b[1]_ins11715</td>
</tr>
<tr>
<td>9</td>
<td>20.087</td>
<td>21.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_wts_core/u_wts_register/reg_bank3[1]_ins11933</td>
</tr>
<tr>
<td>10</td>
<td>20.087</td>
<td>21.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_wts_core/u_wts_register/reg_bank3[2]_ins11932</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.007</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.286</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11165</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[7]_ins11182</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>734</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C27[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11165/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>167</td>
<td>R7C27[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11165/Q</td>
</tr>
<tr>
<td>7.118</td>
<td>3.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/n4_ins14666/I0</td>
</tr>
<tr>
<td>7.744</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R5C7[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/n4_ins14666/F</td>
</tr>
<tr>
<td>10.060</td>
<td>2.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C21[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins15032/I3</td>
</tr>
<tr>
<td>11.092</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C21[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins15032/F</td>
</tr>
<tr>
<td>12.562</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C15[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins14901/I3</td>
</tr>
<tr>
<td>13.594</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R7C15[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins14901/F</td>
</tr>
<tr>
<td>15.388</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins14613/I0</td>
</tr>
<tr>
<td>16.420</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins14613/F</td>
</tr>
<tr>
<td>17.556</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C9[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n315_ins13069/I1</td>
</tr>
<tr>
<td>18.106</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C9[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n315_ins13069/COUT</td>
</tr>
<tr>
<td>18.106</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C9[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n314_ins13070/CIN</td>
</tr>
<tr>
<td>18.163</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C9[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n314_ins13070/COUT</td>
</tr>
<tr>
<td>18.163</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C9[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n313_ins13071/CIN</td>
</tr>
<tr>
<td>18.726</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C9[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n313_ins13071/SUM</td>
</tr>
<tr>
<td>19.546</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C9[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n313_ins13083/I0</td>
</tr>
<tr>
<td>20.591</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C9[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n313_ins13083/COUT</td>
</tr>
<tr>
<td>20.591</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C9[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n312_ins13084/CIN</td>
</tr>
<tr>
<td>20.648</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C9[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n312_ins13084/COUT</td>
</tr>
<tr>
<td>20.648</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C10[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n311_ins13085/CIN</td>
</tr>
<tr>
<td>20.705</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n311_ins13085/COUT</td>
</tr>
<tr>
<td>20.705</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C10[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n310_ins13086/CIN</td>
</tr>
<tr>
<td>20.762</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n310_ins13086/COUT</td>
</tr>
<tr>
<td>20.762</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C10[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n309_ins13087/CIN</td>
</tr>
<tr>
<td>20.819</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n309_ins13087/COUT</td>
</tr>
<tr>
<td>20.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C10[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n308_ins13088/CIN</td>
</tr>
<tr>
<td>21.382</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n308_ins13088/SUM</td>
</tr>
<tr>
<td>22.187</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n332_ins15223/I3</td>
</tr>
<tr>
<td>23.286</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n332_ins15223/F</td>
</tr>
<tr>
<td>23.286</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_right_integ[7]_ins11182/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>734</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[7]_ins11182/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[7]_ins11182</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C11[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[7]_ins11182</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.827, 38.381%; route: 12.108, 59.372%; tC2Q: 0.458, 2.248%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.093</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.200</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11165</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/ff_frequency_count_a[10]_ins11739</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>734</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C27[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11165/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>167</td>
<td>R7C27[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11165/Q</td>
</tr>
<tr>
<td>8.621</td>
<td>5.270</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_wave_frequency_counter_selector/n1_ins14329/I2</td>
</tr>
<tr>
<td>9.653</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_wave_frequency_counter_selector/n1_ins14329/F</td>
</tr>
<tr>
<td>9.653</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_wave_frequency_counter_selector/n3_ins14171/I0</td>
</tr>
<tr>
<td>9.802</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C19[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_wave_frequency_counter_selector/n3_ins14171/O</td>
</tr>
<tr>
<td>11.940</td>
<td>2.138</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C21[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_tone_generator/frequency_count_out[8]_ins15058/I1</td>
</tr>
<tr>
<td>12.972</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C21[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_tone_generator/frequency_count_out[8]_ins15058/F</td>
</tr>
<tr>
<td>14.431</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_tone_generator/frequency_count_out[8]_ins14942/I3</td>
</tr>
<tr>
<td>15.056</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R6C21[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_tone_generator/frequency_count_out[8]_ins14942/F</td>
</tr>
<tr>
<td>15.477</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C21[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_tone_generator/frequency_count_out[8]_ins14706/I0</td>
</tr>
<tr>
<td>16.509</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R7C21[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_tone_generator/frequency_count_out[8]_ins14706/F</td>
</tr>
<tr>
<td>17.381</td>
<td>0.872</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_tone_generator/frequency_count_out[10]_ins15144/I2</td>
</tr>
<tr>
<td>18.413</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C21[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_tone_generator/frequency_count_out[10]_ins15144/F</td>
</tr>
<tr>
<td>18.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_tone_generator/frequency_count_out[10]_ins15146/I0</td>
</tr>
<tr>
<td>18.562</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C21[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_tone_generator/frequency_count_out[10]_ins15146/O</td>
</tr>
<tr>
<td>19.707</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C21[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_tone_generator/frequency_count_out[10]_ins15358/I1</td>
</tr>
<tr>
<td>20.529</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C21[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_tone_generator/frequency_count_out[10]_ins15358/F</td>
</tr>
<tr>
<td>23.200</td>
<td>2.671</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C17[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/ff_frequency_count_a[10]_ins11739/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>734</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/ff_frequency_count_a[10]_ins11739/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/ff_frequency_count_a[10]_ins11739</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C17[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/ff_frequency_count_a[10]_ins11739</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.873, 28.921%; route: 13.976, 68.822%; tC2Q: 0.458, 2.257%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.131</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.162</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11165</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[6]_ins11183</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>734</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C27[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11165/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>167</td>
<td>R7C27[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11165/Q</td>
</tr>
<tr>
<td>7.118</td>
<td>3.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/n4_ins14666/I0</td>
</tr>
<tr>
<td>7.744</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R5C7[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/n4_ins14666/F</td>
</tr>
<tr>
<td>10.060</td>
<td>2.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C21[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins15032/I3</td>
</tr>
<tr>
<td>11.092</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C21[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins15032/F</td>
</tr>
<tr>
<td>12.562</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C15[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins14901/I3</td>
</tr>
<tr>
<td>13.594</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R7C15[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins14901/F</td>
</tr>
<tr>
<td>15.388</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins14613/I0</td>
</tr>
<tr>
<td>16.420</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins14613/F</td>
</tr>
<tr>
<td>17.556</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C9[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n315_ins13069/I1</td>
</tr>
<tr>
<td>18.106</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C9[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n315_ins13069/COUT</td>
</tr>
<tr>
<td>18.106</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C9[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n314_ins13070/CIN</td>
</tr>
<tr>
<td>18.163</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C9[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n314_ins13070/COUT</td>
</tr>
<tr>
<td>18.163</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C9[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n313_ins13071/CIN</td>
</tr>
<tr>
<td>18.726</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C9[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n313_ins13071/SUM</td>
</tr>
<tr>
<td>19.546</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C9[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n313_ins13083/I0</td>
</tr>
<tr>
<td>20.591</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C9[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n313_ins13083/COUT</td>
</tr>
<tr>
<td>20.591</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C9[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n312_ins13084/CIN</td>
</tr>
<tr>
<td>20.648</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C9[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n312_ins13084/COUT</td>
</tr>
<tr>
<td>20.648</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C10[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n311_ins13085/CIN</td>
</tr>
<tr>
<td>20.705</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n311_ins13085/COUT</td>
</tr>
<tr>
<td>20.705</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C10[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n310_ins13086/CIN</td>
</tr>
<tr>
<td>20.762</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n310_ins13086/COUT</td>
</tr>
<tr>
<td>20.762</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C10[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n309_ins13087/CIN</td>
</tr>
<tr>
<td>21.325</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n309_ins13087/SUM</td>
</tr>
<tr>
<td>22.130</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n333_ins15224/I3</td>
</tr>
<tr>
<td>23.162</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C11[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n333_ins15224/F</td>
</tr>
<tr>
<td>23.162</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[2][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_right_integ[6]_ins11183/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>734</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[6]_ins11183/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[6]_ins11183</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C11[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[6]_ins11183</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.703, 38.004%; route: 12.108, 59.735%; tC2Q: 0.458, 2.261%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.178</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.115</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11165</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[4]_ins11185</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>734</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C27[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11165/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>167</td>
<td>R7C27[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11165/Q</td>
</tr>
<tr>
<td>7.118</td>
<td>3.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/n4_ins14666/I0</td>
</tr>
<tr>
<td>7.744</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R5C7[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/n4_ins14666/F</td>
</tr>
<tr>
<td>10.060</td>
<td>2.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C21[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins15032/I3</td>
</tr>
<tr>
<td>11.092</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C21[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins15032/F</td>
</tr>
<tr>
<td>12.562</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C15[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins14901/I3</td>
</tr>
<tr>
<td>13.594</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R7C15[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins14901/F</td>
</tr>
<tr>
<td>15.388</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins14613/I0</td>
</tr>
<tr>
<td>16.420</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins14613/F</td>
</tr>
<tr>
<td>17.556</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C9[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n315_ins13069/I1</td>
</tr>
<tr>
<td>18.106</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C9[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n315_ins13069/COUT</td>
</tr>
<tr>
<td>18.106</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C9[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n314_ins13070/CIN</td>
</tr>
<tr>
<td>18.163</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C9[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n314_ins13070/COUT</td>
</tr>
<tr>
<td>18.163</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C9[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n313_ins13071/CIN</td>
</tr>
<tr>
<td>18.726</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C9[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n313_ins13071/SUM</td>
</tr>
<tr>
<td>19.546</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C9[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n313_ins13083/I0</td>
</tr>
<tr>
<td>20.591</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C9[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n313_ins13083/COUT</td>
</tr>
<tr>
<td>20.591</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C9[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n312_ins13084/CIN</td>
</tr>
<tr>
<td>20.648</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C9[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n312_ins13084/COUT</td>
</tr>
<tr>
<td>20.648</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C10[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n311_ins13085/CIN</td>
</tr>
<tr>
<td>21.211</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n311_ins13085/SUM</td>
</tr>
<tr>
<td>22.016</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C8[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n335_ins15226/I3</td>
</tr>
<tr>
<td>23.115</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C8[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n335_ins15226/F</td>
</tr>
<tr>
<td>23.115</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C8[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_right_integ[4]_ins11185/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>734</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[4]_ins11185/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[4]_ins11185</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C8[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[4]_ins11185</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.656, 37.860%; route: 12.108, 59.874%; tC2Q: 0.458, 2.267%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.313</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.979</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11165</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[9]_ins11180</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>734</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C27[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11165/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>167</td>
<td>R7C27[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11165/Q</td>
</tr>
<tr>
<td>7.118</td>
<td>3.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/n4_ins14666/I0</td>
</tr>
<tr>
<td>7.744</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R5C7[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/n4_ins14666/F</td>
</tr>
<tr>
<td>10.060</td>
<td>2.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C21[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins15032/I3</td>
</tr>
<tr>
<td>11.092</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C21[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins15032/F</td>
</tr>
<tr>
<td>12.562</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C15[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins14901/I3</td>
</tr>
<tr>
<td>13.594</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R7C15[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins14901/F</td>
</tr>
<tr>
<td>15.388</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins14613/I0</td>
</tr>
<tr>
<td>16.420</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins14613/F</td>
</tr>
<tr>
<td>17.556</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C9[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n315_ins13069/I1</td>
</tr>
<tr>
<td>18.106</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C9[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n315_ins13069/COUT</td>
</tr>
<tr>
<td>18.106</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C9[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n314_ins13070/CIN</td>
</tr>
<tr>
<td>18.163</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C9[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n314_ins13070/COUT</td>
</tr>
<tr>
<td>18.163</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C9[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n313_ins13071/CIN</td>
</tr>
<tr>
<td>18.726</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C9[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n313_ins13071/SUM</td>
</tr>
<tr>
<td>19.546</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C9[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n313_ins13083/I0</td>
</tr>
<tr>
<td>20.591</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C9[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n313_ins13083/COUT</td>
</tr>
<tr>
<td>20.591</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C9[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n312_ins13084/CIN</td>
</tr>
<tr>
<td>20.648</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C9[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n312_ins13084/COUT</td>
</tr>
<tr>
<td>20.648</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C10[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n311_ins13085/CIN</td>
</tr>
<tr>
<td>20.705</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n311_ins13085/COUT</td>
</tr>
<tr>
<td>20.705</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C10[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n310_ins13086/CIN</td>
</tr>
<tr>
<td>20.762</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n310_ins13086/COUT</td>
</tr>
<tr>
<td>20.762</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C10[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n309_ins13087/CIN</td>
</tr>
<tr>
<td>20.819</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n309_ins13087/COUT</td>
</tr>
<tr>
<td>20.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C10[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n308_ins13088/CIN</td>
</tr>
<tr>
<td>20.876</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n308_ins13088/COUT</td>
</tr>
<tr>
<td>20.876</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C10[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n307_ins13089/CIN</td>
</tr>
<tr>
<td>20.933</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n307_ins13089/COUT</td>
</tr>
<tr>
<td>20.933</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C10[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n306_ins13090/CIN</td>
</tr>
<tr>
<td>21.461</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C10[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n306_ins13090/SUM</td>
</tr>
<tr>
<td>21.880</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C10[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n330_ins15221/I3</td>
</tr>
<tr>
<td>22.979</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C10[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n330_ins15221/F</td>
</tr>
<tr>
<td>22.979</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C10[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_right_integ[9]_ins11180/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>734</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C10[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[9]_ins11180/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[9]_ins11180</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C10[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[9]_ins11180</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.906, 39.360%; route: 11.722, 58.358%; tC2Q: 0.458, 2.282%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.370</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.922</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11165</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[8]_ins11181</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>734</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C27[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11165/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>167</td>
<td>R7C27[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11165/Q</td>
</tr>
<tr>
<td>7.118</td>
<td>3.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/n4_ins14666/I0</td>
</tr>
<tr>
<td>7.744</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R5C7[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/n4_ins14666/F</td>
</tr>
<tr>
<td>10.060</td>
<td>2.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C21[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins15032/I3</td>
</tr>
<tr>
<td>11.092</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C21[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins15032/F</td>
</tr>
<tr>
<td>12.562</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C15[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins14901/I3</td>
</tr>
<tr>
<td>13.594</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R7C15[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins14901/F</td>
</tr>
<tr>
<td>15.388</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins14613/I0</td>
</tr>
<tr>
<td>16.420</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins14613/F</td>
</tr>
<tr>
<td>17.556</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C9[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n315_ins13069/I1</td>
</tr>
<tr>
<td>18.106</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C9[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n315_ins13069/COUT</td>
</tr>
<tr>
<td>18.106</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C9[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n314_ins13070/CIN</td>
</tr>
<tr>
<td>18.163</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C9[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n314_ins13070/COUT</td>
</tr>
<tr>
<td>18.163</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C9[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n313_ins13071/CIN</td>
</tr>
<tr>
<td>18.726</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C9[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n313_ins13071/SUM</td>
</tr>
<tr>
<td>19.546</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C9[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n313_ins13083/I0</td>
</tr>
<tr>
<td>20.591</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C9[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n313_ins13083/COUT</td>
</tr>
<tr>
<td>20.591</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C9[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n312_ins13084/CIN</td>
</tr>
<tr>
<td>20.648</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C9[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n312_ins13084/COUT</td>
</tr>
<tr>
<td>20.648</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C10[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n311_ins13085/CIN</td>
</tr>
<tr>
<td>20.705</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n311_ins13085/COUT</td>
</tr>
<tr>
<td>20.705</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C10[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n310_ins13086/CIN</td>
</tr>
<tr>
<td>20.762</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n310_ins13086/COUT</td>
</tr>
<tr>
<td>20.762</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C10[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n309_ins13087/CIN</td>
</tr>
<tr>
<td>20.819</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n309_ins13087/COUT</td>
</tr>
<tr>
<td>20.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C10[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n308_ins13088/CIN</td>
</tr>
<tr>
<td>20.876</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n308_ins13088/COUT</td>
</tr>
<tr>
<td>20.876</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C10[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n307_ins13089/CIN</td>
</tr>
<tr>
<td>21.404</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C10[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n307_ins13089/SUM</td>
</tr>
<tr>
<td>21.823</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n331_ins15222/I3</td>
</tr>
<tr>
<td>22.922</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C11[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n331_ins15222/F</td>
</tr>
<tr>
<td>22.922</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[2][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_right_integ[8]_ins11181/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>734</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[8]_ins11181/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[8]_ins11181</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C11[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[8]_ins11181</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.849, 39.187%; route: 11.722, 58.525%; tC2Q: 0.458, 2.288%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.435</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.857</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11165</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[5]_ins11184</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>734</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C27[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11165/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>167</td>
<td>R7C27[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11165/Q</td>
</tr>
<tr>
<td>7.118</td>
<td>3.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/n4_ins14666/I0</td>
</tr>
<tr>
<td>7.744</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R5C7[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/n4_ins14666/F</td>
</tr>
<tr>
<td>10.060</td>
<td>2.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C21[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins15032/I3</td>
</tr>
<tr>
<td>11.092</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C21[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins15032/F</td>
</tr>
<tr>
<td>12.562</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C15[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins14901/I3</td>
</tr>
<tr>
<td>13.594</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R7C15[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins14901/F</td>
</tr>
<tr>
<td>15.388</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins14613/I0</td>
</tr>
<tr>
<td>16.420</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins14613/F</td>
</tr>
<tr>
<td>17.556</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C9[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n315_ins13069/I1</td>
</tr>
<tr>
<td>18.106</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C9[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n315_ins13069/COUT</td>
</tr>
<tr>
<td>18.106</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C9[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n314_ins13070/CIN</td>
</tr>
<tr>
<td>18.163</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C9[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n314_ins13070/COUT</td>
</tr>
<tr>
<td>18.163</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C9[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n313_ins13071/CIN</td>
</tr>
<tr>
<td>18.726</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C9[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n313_ins13071/SUM</td>
</tr>
<tr>
<td>19.546</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C9[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n313_ins13083/I0</td>
</tr>
<tr>
<td>20.591</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C9[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n313_ins13083/COUT</td>
</tr>
<tr>
<td>20.591</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C9[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n312_ins13084/CIN</td>
</tr>
<tr>
<td>20.648</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C9[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n312_ins13084/COUT</td>
</tr>
<tr>
<td>20.648</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C10[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n311_ins13085/CIN</td>
</tr>
<tr>
<td>20.705</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n311_ins13085/COUT</td>
</tr>
<tr>
<td>20.705</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C10[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n310_ins13086/CIN</td>
</tr>
<tr>
<td>21.268</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n310_ins13086/SUM</td>
</tr>
<tr>
<td>21.758</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C8[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n334_ins15225/I3</td>
</tr>
<tr>
<td>22.857</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C8[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n334_ins15225/F</td>
</tr>
<tr>
<td>22.857</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C8[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_right_integ[5]_ins11184/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>734</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[5]_ins11184/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[5]_ins11184</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C8[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[5]_ins11184</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.713, 38.633%; route: 11.793, 59.071%; tC2Q: 0.458, 2.296%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.464</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.829</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins11163</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[6]_ins11854</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>734</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins11163/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>157</td>
<td>R7C9[2][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[2]_ins11163/Q</td>
</tr>
<tr>
<td>7.657</td>
<td>4.306</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n289_ins14241/I0</td>
</tr>
<tr>
<td>8.756</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>85</td>
<td>R4C16[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n289_ins14241/F</td>
</tr>
<tr>
<td>11.929</td>
<td>3.173</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_volume_selector0/o_ins14729/I0</td>
</tr>
<tr>
<td>12.555</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_volume_selector0/o_ins14729/F</td>
</tr>
<tr>
<td>12.560</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_volume_selector0/o_ins14354/I3</td>
</tr>
<tr>
<td>13.659</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_volume_selector0/o_ins14354/F</td>
</tr>
<tr>
<td>15.113</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>27</td>
<td>DSP_R11[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins12781/A_2</td>
</tr>
<tr>
<td>15.668</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R11[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins12781/DOUT3</td>
</tr>
<tr>
<td>16.972</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C11[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[2]_ins14958/I3</td>
</tr>
<tr>
<td>18.071</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R10C11[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[2]_ins14958/F</td>
</tr>
<tr>
<td>18.886</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[2]_ins14744/I0</td>
</tr>
<tr>
<td>19.918</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C12[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[2]_ins14744/F</td>
</tr>
<tr>
<td>19.929</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[5]_ins14743/I3</td>
</tr>
<tr>
<td>20.731</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R8C12[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[5]_ins14743/F</td>
</tr>
<tr>
<td>21.160</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[7]_ins14742/I3</td>
</tr>
<tr>
<td>21.786</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R7C12[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[7]_ins14742/F</td>
</tr>
<tr>
<td>21.797</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[6]_ins14362/I1</td>
</tr>
<tr>
<td>22.829</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C12[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[6]_ins14362/F</td>
</tr>
<tr>
<td>22.829</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[6]_ins11854/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>734</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[6]_ins11854/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[6]_ins11854</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C12[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[6]_ins11854</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.970, 39.977%; route: 11.508, 57.724%; tC2Q: 0.458, 2.299%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.464</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.829</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins11163</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[7]_ins11853</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>734</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins11163/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>157</td>
<td>R7C9[2][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[2]_ins11163/Q</td>
</tr>
<tr>
<td>7.657</td>
<td>4.306</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n289_ins14241/I0</td>
</tr>
<tr>
<td>8.756</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>85</td>
<td>R4C16[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n289_ins14241/F</td>
</tr>
<tr>
<td>11.929</td>
<td>3.173</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_volume_selector0/o_ins14729/I0</td>
</tr>
<tr>
<td>12.555</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_volume_selector0/o_ins14729/F</td>
</tr>
<tr>
<td>12.560</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_volume_selector0/o_ins14354/I3</td>
</tr>
<tr>
<td>13.659</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_volume_selector0/o_ins14354/F</td>
</tr>
<tr>
<td>15.113</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>27</td>
<td>DSP_R11[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins12781/A_2</td>
</tr>
<tr>
<td>15.668</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R11[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins12781/DOUT3</td>
</tr>
<tr>
<td>16.972</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C11[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[2]_ins14958/I3</td>
</tr>
<tr>
<td>18.071</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R10C11[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[2]_ins14958/F</td>
</tr>
<tr>
<td>18.886</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[2]_ins14744/I0</td>
</tr>
<tr>
<td>19.918</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C12[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[2]_ins14744/F</td>
</tr>
<tr>
<td>19.929</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[5]_ins14743/I3</td>
</tr>
<tr>
<td>20.731</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R8C12[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[5]_ins14743/F</td>
</tr>
<tr>
<td>21.160</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[7]_ins14742/I3</td>
</tr>
<tr>
<td>21.786</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R7C12[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[7]_ins14742/F</td>
</tr>
<tr>
<td>21.797</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[7]_ins14361/I0</td>
</tr>
<tr>
<td>22.829</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C12[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[7]_ins14361/F</td>
</tr>
<tr>
<td>22.829</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[2][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[7]_ins11853/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>734</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[7]_ins11853/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[7]_ins11853</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C12[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[7]_ins11853</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.970, 39.977%; route: 11.508, 57.724%; tC2Q: 0.458, 2.299%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.578</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.715</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11165</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[11]_ins11178</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>734</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C27[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11165/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>167</td>
<td>R7C27[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11165/Q</td>
</tr>
<tr>
<td>7.118</td>
<td>3.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/n4_ins14666/I0</td>
</tr>
<tr>
<td>7.744</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R5C7[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/n4_ins14666/F</td>
</tr>
<tr>
<td>10.060</td>
<td>2.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C21[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins15032/I3</td>
</tr>
<tr>
<td>11.092</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C21[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins15032/F</td>
</tr>
<tr>
<td>12.562</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C15[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins14901/I3</td>
</tr>
<tr>
<td>13.594</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R7C15[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins14901/F</td>
</tr>
<tr>
<td>15.388</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins14613/I0</td>
</tr>
<tr>
<td>16.420</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins14613/F</td>
</tr>
<tr>
<td>17.556</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C9[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n315_ins13069/I1</td>
</tr>
<tr>
<td>18.106</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C9[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n315_ins13069/COUT</td>
</tr>
<tr>
<td>18.106</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C9[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n314_ins13070/CIN</td>
</tr>
<tr>
<td>18.163</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C9[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n314_ins13070/COUT</td>
</tr>
<tr>
<td>18.163</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C9[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n313_ins13071/CIN</td>
</tr>
<tr>
<td>18.726</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C9[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n313_ins13071/SUM</td>
</tr>
<tr>
<td>19.546</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C9[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n313_ins13083/I0</td>
</tr>
<tr>
<td>20.591</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C9[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n313_ins13083/COUT</td>
</tr>
<tr>
<td>20.591</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C9[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n312_ins13084/CIN</td>
</tr>
<tr>
<td>20.648</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C9[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n312_ins13084/COUT</td>
</tr>
<tr>
<td>20.648</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C10[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n311_ins13085/CIN</td>
</tr>
<tr>
<td>20.705</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n311_ins13085/COUT</td>
</tr>
<tr>
<td>20.705</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C10[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n310_ins13086/CIN</td>
</tr>
<tr>
<td>20.762</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n310_ins13086/COUT</td>
</tr>
<tr>
<td>20.762</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C10[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n309_ins13087/CIN</td>
</tr>
<tr>
<td>20.819</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n309_ins13087/COUT</td>
</tr>
<tr>
<td>20.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C10[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n308_ins13088/CIN</td>
</tr>
<tr>
<td>20.876</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n308_ins13088/COUT</td>
</tr>
<tr>
<td>20.876</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C10[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n307_ins13089/CIN</td>
</tr>
<tr>
<td>20.933</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n307_ins13089/COUT</td>
</tr>
<tr>
<td>20.933</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C10[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n306_ins13090/CIN</td>
</tr>
<tr>
<td>20.990</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n306_ins13090/COUT</td>
</tr>
<tr>
<td>20.990</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n305_ins13091/CIN</td>
</tr>
<tr>
<td>21.047</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n305_ins13091/COUT</td>
</tr>
<tr>
<td>21.047</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n304_ins13092/CIN</td>
</tr>
<tr>
<td>21.610</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n304_ins13092/SUM</td>
</tr>
<tr>
<td>21.616</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n328_ins15219/I3</td>
</tr>
<tr>
<td>22.715</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n328_ins15219/F</td>
</tr>
<tr>
<td>22.715</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[2][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_right_integ[11]_ins11178/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>734</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[11]_ins11178/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[11]_ins11178</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C11[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[11]_ins11178</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.055, 40.636%; route: 11.309, 57.051%; tC2Q: 0.458, 2.312%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.640</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.652</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11165</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/ff_frequency_count_d[10]_ins11775</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>734</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C27[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11165/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>167</td>
<td>R7C27[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11165/Q</td>
</tr>
<tr>
<td>8.621</td>
<td>5.270</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_wave_frequency_counter_selector/n1_ins14329/I2</td>
</tr>
<tr>
<td>9.653</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_wave_frequency_counter_selector/n1_ins14329/F</td>
</tr>
<tr>
<td>9.653</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_wave_frequency_counter_selector/n3_ins14171/I0</td>
</tr>
<tr>
<td>9.802</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C19[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_wave_frequency_counter_selector/n3_ins14171/O</td>
</tr>
<tr>
<td>11.940</td>
<td>2.138</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C21[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_tone_generator/frequency_count_out[8]_ins15058/I1</td>
</tr>
<tr>
<td>12.972</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C21[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_tone_generator/frequency_count_out[8]_ins15058/F</td>
</tr>
<tr>
<td>14.431</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_tone_generator/frequency_count_out[8]_ins14942/I3</td>
</tr>
<tr>
<td>15.056</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R6C21[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_tone_generator/frequency_count_out[8]_ins14942/F</td>
</tr>
<tr>
<td>15.477</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C21[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_tone_generator/frequency_count_out[8]_ins14706/I0</td>
</tr>
<tr>
<td>16.509</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R7C21[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_tone_generator/frequency_count_out[8]_ins14706/F</td>
</tr>
<tr>
<td>17.381</td>
<td>0.872</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_tone_generator/frequency_count_out[10]_ins15144/I2</td>
</tr>
<tr>
<td>18.413</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C21[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_tone_generator/frequency_count_out[10]_ins15144/F</td>
</tr>
<tr>
<td>18.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_tone_generator/frequency_count_out[10]_ins15146/I0</td>
</tr>
<tr>
<td>18.562</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C21[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_tone_generator/frequency_count_out[10]_ins15146/O</td>
</tr>
<tr>
<td>19.707</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C21[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_tone_generator/frequency_count_out[10]_ins15358/I1</td>
</tr>
<tr>
<td>20.529</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C21[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_tone_generator/frequency_count_out[10]_ins15358/F</td>
</tr>
<tr>
<td>22.652</td>
<td>2.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C18[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/ff_frequency_count_d[10]_ins11775/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>734</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/ff_frequency_count_d[10]_ins11775/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/ff_frequency_count_d[10]_ins11775</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C18[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/ff_frequency_count_d[10]_ins11775</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.873, 29.722%; route: 13.428, 67.958%; tC2Q: 0.458, 2.320%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.855</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11165</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/ff_frequency_count_c[8]_ins11765</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>734</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C27[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11165/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>167</td>
<td>R7C27[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11165/Q</td>
</tr>
<tr>
<td>8.621</td>
<td>5.270</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_wave_frequency_counter_selector/n1_ins14329/I2</td>
</tr>
<tr>
<td>9.653</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_wave_frequency_counter_selector/n1_ins14329/F</td>
</tr>
<tr>
<td>9.653</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_wave_frequency_counter_selector/n3_ins14171/I0</td>
</tr>
<tr>
<td>9.802</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C19[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_wave_frequency_counter_selector/n3_ins14171/O</td>
</tr>
<tr>
<td>11.940</td>
<td>2.138</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C21[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_tone_generator/frequency_count_out[8]_ins15058/I1</td>
</tr>
<tr>
<td>12.972</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C21[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_tone_generator/frequency_count_out[8]_ins15058/F</td>
</tr>
<tr>
<td>14.431</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_tone_generator/frequency_count_out[8]_ins14942/I3</td>
</tr>
<tr>
<td>15.057</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R6C21[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_tone_generator/frequency_count_out[8]_ins14942/F</td>
</tr>
<tr>
<td>15.557</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C21[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_tone_generator/wave_address_out[0]_ins14880/I0</td>
</tr>
<tr>
<td>16.183</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R8C21[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_tone_generator/wave_address_out[0]_ins14880/F</td>
</tr>
<tr>
<td>17.349</td>
<td>1.167</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C21[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_tone_generator/frequency_count_out[10]_ins14702/I1</td>
</tr>
<tr>
<td>18.171</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R4C21[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_tone_generator/frequency_count_out[10]_ins14702/F</td>
</tr>
<tr>
<td>19.483</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C19[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_tone_generator/frequency_count_out[8]_ins14344/I3</td>
</tr>
<tr>
<td>20.582</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R7C19[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_tone_generator/frequency_count_out[8]_ins14344/F</td>
</tr>
<tr>
<td>22.438</td>
<td>1.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[2][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/ff_frequency_count_c[8]_ins11765/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>734</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C18[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/ff_frequency_count_c[8]_ins11765/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/ff_frequency_count_c[8]_ins11765</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C18[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/ff_frequency_count_c[8]_ins11765</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.386, 27.557%; route: 13.701, 70.098%; tC2Q: 0.458, 2.345%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.855</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11165</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/ff_frequency_count_b[8]_ins11753</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>734</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C27[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11165/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>167</td>
<td>R7C27[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11165/Q</td>
</tr>
<tr>
<td>8.621</td>
<td>5.270</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_wave_frequency_counter_selector/n1_ins14329/I2</td>
</tr>
<tr>
<td>9.653</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_wave_frequency_counter_selector/n1_ins14329/F</td>
</tr>
<tr>
<td>9.653</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_wave_frequency_counter_selector/n3_ins14171/I0</td>
</tr>
<tr>
<td>9.802</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C19[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_wave_frequency_counter_selector/n3_ins14171/O</td>
</tr>
<tr>
<td>11.940</td>
<td>2.138</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C21[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_tone_generator/frequency_count_out[8]_ins15058/I1</td>
</tr>
<tr>
<td>12.972</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C21[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_tone_generator/frequency_count_out[8]_ins15058/F</td>
</tr>
<tr>
<td>14.431</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_tone_generator/frequency_count_out[8]_ins14942/I3</td>
</tr>
<tr>
<td>15.057</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R6C21[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_tone_generator/frequency_count_out[8]_ins14942/F</td>
</tr>
<tr>
<td>15.557</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C21[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_tone_generator/wave_address_out[0]_ins14880/I0</td>
</tr>
<tr>
<td>16.183</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R8C21[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_tone_generator/wave_address_out[0]_ins14880/F</td>
</tr>
<tr>
<td>17.349</td>
<td>1.167</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C21[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_tone_generator/frequency_count_out[10]_ins14702/I1</td>
</tr>
<tr>
<td>18.171</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R4C21[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_tone_generator/frequency_count_out[10]_ins14702/F</td>
</tr>
<tr>
<td>19.483</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C19[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_tone_generator/frequency_count_out[8]_ins14344/I3</td>
</tr>
<tr>
<td>20.582</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R7C19[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_tone_generator/frequency_count_out[8]_ins14344/F</td>
</tr>
<tr>
<td>22.438</td>
<td>1.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/ff_frequency_count_b[8]_ins11753/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>734</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C18[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/ff_frequency_count_b[8]_ins11753/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/ff_frequency_count_b[8]_ins11753</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C18[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/ff_frequency_count_b[8]_ins11753</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.386, 27.557%; route: 13.701, 70.098%; tC2Q: 0.458, 2.345%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.926</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.366</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11165</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/ff_frequency_count_b[2]_ins11759</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>734</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C27[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11165/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>167</td>
<td>R7C27[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11165/Q</td>
</tr>
<tr>
<td>8.621</td>
<td>5.270</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_wave_frequency_counter_selector/n1_ins14329/I2</td>
</tr>
<tr>
<td>9.653</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_wave_frequency_counter_selector/n1_ins14329/F</td>
</tr>
<tr>
<td>9.653</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_wave_frequency_counter_selector/n3_ins14171/I0</td>
</tr>
<tr>
<td>9.802</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C19[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_wave_frequency_counter_selector/n3_ins14171/O</td>
</tr>
<tr>
<td>11.940</td>
<td>2.138</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C21[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_tone_generator/frequency_count_out[8]_ins15058/I1</td>
</tr>
<tr>
<td>12.972</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C21[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_tone_generator/frequency_count_out[8]_ins15058/F</td>
</tr>
<tr>
<td>14.431</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_tone_generator/frequency_count_out[8]_ins14942/I3</td>
</tr>
<tr>
<td>15.057</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R6C21[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_tone_generator/frequency_count_out[8]_ins14942/F</td>
</tr>
<tr>
<td>15.557</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C21[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_tone_generator/wave_address_out[0]_ins14880/I0</td>
</tr>
<tr>
<td>16.183</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R8C21[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_tone_generator/wave_address_out[0]_ins14880/F</td>
</tr>
<tr>
<td>17.349</td>
<td>1.167</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C21[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_tone_generator/frequency_count_out[10]_ins14702/I1</td>
</tr>
<tr>
<td>18.171</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R4C21[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_tone_generator/frequency_count_out[10]_ins14702/F</td>
</tr>
<tr>
<td>18.998</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_tone_generator/frequency_count_out[2]_ins14350/I3</td>
</tr>
<tr>
<td>20.030</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R5C20[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_tone_generator/frequency_count_out[2]_ins14350/F</td>
</tr>
<tr>
<td>22.366</td>
<td>2.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C17[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/ff_frequency_count_b[2]_ins11759/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>734</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C17[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/ff_frequency_count_b[2]_ins11759/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/ff_frequency_count_b[2]_ins11759</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C17[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/ff_frequency_count_b[2]_ins11759</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.319, 27.314%; route: 13.696, 70.332%; tC2Q: 0.458, 2.354%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.932</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.360</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11165</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[3]_ins11186</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>734</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C27[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11165/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>167</td>
<td>R7C27[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11165/Q</td>
</tr>
<tr>
<td>7.118</td>
<td>3.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/n4_ins14666/I0</td>
</tr>
<tr>
<td>7.744</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R5C7[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/n4_ins14666/F</td>
</tr>
<tr>
<td>10.060</td>
<td>2.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C21[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins15032/I3</td>
</tr>
<tr>
<td>11.092</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C21[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins15032/F</td>
</tr>
<tr>
<td>12.562</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C15[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins14901/I3</td>
</tr>
<tr>
<td>13.594</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R7C15[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins14901/F</td>
</tr>
<tr>
<td>15.388</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins14613/I0</td>
</tr>
<tr>
<td>16.420</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins14613/F</td>
</tr>
<tr>
<td>17.556</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C9[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n315_ins13069/I1</td>
</tr>
<tr>
<td>18.106</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C9[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n315_ins13069/COUT</td>
</tr>
<tr>
<td>18.106</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C9[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n314_ins13070/CIN</td>
</tr>
<tr>
<td>18.163</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C9[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n314_ins13070/COUT</td>
</tr>
<tr>
<td>18.163</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C9[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n313_ins13071/CIN</td>
</tr>
<tr>
<td>18.726</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C9[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n313_ins13071/SUM</td>
</tr>
<tr>
<td>19.546</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C9[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n313_ins13083/I0</td>
</tr>
<tr>
<td>20.591</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C9[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n313_ins13083/COUT</td>
</tr>
<tr>
<td>20.591</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C9[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n312_ins13084/CIN</td>
</tr>
<tr>
<td>21.119</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C9[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n312_ins13084/SUM</td>
</tr>
<tr>
<td>21.538</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C9[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n336_ins15227/I3</td>
</tr>
<tr>
<td>22.360</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C9[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n336_ins15227/F</td>
</tr>
<tr>
<td>22.360</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C9[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_right_integ[3]_ins11186/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>734</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C9[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[3]_ins11186/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[3]_ins11186</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C9[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[3]_ins11186</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.287, 37.432%; route: 11.722, 60.214%; tC2Q: 0.458, 2.354%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.032</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.261</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11165</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/ff_frequency_count_a[11]_ins11738</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>734</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C27[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11165/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>167</td>
<td>R7C27[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11165/Q</td>
</tr>
<tr>
<td>8.621</td>
<td>5.270</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_wave_frequency_counter_selector/n1_ins14329/I2</td>
</tr>
<tr>
<td>9.653</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_wave_frequency_counter_selector/n1_ins14329/F</td>
</tr>
<tr>
<td>9.653</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_wave_frequency_counter_selector/n3_ins14171/I0</td>
</tr>
<tr>
<td>9.802</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C19[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_wave_frequency_counter_selector/n3_ins14171/O</td>
</tr>
<tr>
<td>11.940</td>
<td>2.138</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C21[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_tone_generator/frequency_count_out[8]_ins15058/I1</td>
</tr>
<tr>
<td>12.972</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C21[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_tone_generator/frequency_count_out[8]_ins15058/F</td>
</tr>
<tr>
<td>14.431</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_tone_generator/frequency_count_out[8]_ins14942/I3</td>
</tr>
<tr>
<td>15.056</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R6C21[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_tone_generator/frequency_count_out[8]_ins14942/F</td>
</tr>
<tr>
<td>15.477</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C21[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_tone_generator/frequency_count_out[8]_ins14706/I0</td>
</tr>
<tr>
<td>16.509</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R7C21[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_tone_generator/frequency_count_out[8]_ins14706/F</td>
</tr>
<tr>
<td>17.381</td>
<td>0.872</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_tone_generator/frequency_count_out[11]_ins15141/I1</td>
</tr>
<tr>
<td>18.413</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_tone_generator/frequency_count_out[11]_ins15141/F</td>
</tr>
<tr>
<td>18.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_tone_generator/frequency_count_out[11]_ins15143/I0</td>
</tr>
<tr>
<td>18.562</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_tone_generator/frequency_count_out[11]_ins15143/O</td>
</tr>
<tr>
<td>19.376</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C20[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_tone_generator/frequency_count_out[11]_ins14341/I2</td>
</tr>
<tr>
<td>20.408</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C20[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_tone_generator/frequency_count_out[11]_ins14341/F</td>
</tr>
<tr>
<td>22.261</td>
<td>1.853</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C19[2][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/ff_frequency_count_a[11]_ins11738/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>734</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C19[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/ff_frequency_count_a[11]_ins11738/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/ff_frequency_count_a[11]_ins11738</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C19[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/ff_frequency_count_a[11]_ins11738</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.083, 31.408%; route: 12.826, 66.226%; tC2Q: 0.458, 2.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.034</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.259</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins11163</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[5]_ins11855</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>734</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins11163/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>157</td>
<td>R7C9[2][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[2]_ins11163/Q</td>
</tr>
<tr>
<td>7.657</td>
<td>4.306</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n289_ins14241/I0</td>
</tr>
<tr>
<td>8.756</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>85</td>
<td>R4C16[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n289_ins14241/F</td>
</tr>
<tr>
<td>11.929</td>
<td>3.173</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_volume_selector0/o_ins14729/I0</td>
</tr>
<tr>
<td>12.555</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_volume_selector0/o_ins14729/F</td>
</tr>
<tr>
<td>12.560</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_volume_selector0/o_ins14354/I3</td>
</tr>
<tr>
<td>13.659</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_volume_selector0/o_ins14354/F</td>
</tr>
<tr>
<td>15.113</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>27</td>
<td>DSP_R11[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins12781/A_2</td>
</tr>
<tr>
<td>15.668</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R11[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins12781/DOUT3</td>
</tr>
<tr>
<td>16.972</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C11[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[2]_ins14958/I3</td>
</tr>
<tr>
<td>18.071</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R10C11[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[2]_ins14958/F</td>
</tr>
<tr>
<td>18.886</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[2]_ins14744/I0</td>
</tr>
<tr>
<td>19.918</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C12[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[2]_ins14744/F</td>
</tr>
<tr>
<td>19.929</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[5]_ins14743/I3</td>
</tr>
<tr>
<td>20.731</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R8C12[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[5]_ins14743/F</td>
</tr>
<tr>
<td>21.160</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[5]_ins14363/I2</td>
</tr>
<tr>
<td>22.259</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C12[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[5]_ins14363/F</td>
</tr>
<tr>
<td>22.259</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[5]_ins11855/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>734</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[5]_ins11855/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[5]_ins11855</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C12[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[5]_ins11855</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.411, 38.267%; route: 11.497, 59.366%; tC2Q: 0.458, 2.367%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.071</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11165</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/ff_frequency_count_a[8]_ins11741</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>734</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C27[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11165/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>167</td>
<td>R7C27[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11165/Q</td>
</tr>
<tr>
<td>8.621</td>
<td>5.270</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_wave_frequency_counter_selector/n1_ins14329/I2</td>
</tr>
<tr>
<td>9.653</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_wave_frequency_counter_selector/n1_ins14329/F</td>
</tr>
<tr>
<td>9.653</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_wave_frequency_counter_selector/n3_ins14171/I0</td>
</tr>
<tr>
<td>9.802</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C19[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_wave_frequency_counter_selector/n3_ins14171/O</td>
</tr>
<tr>
<td>11.940</td>
<td>2.138</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C21[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_tone_generator/frequency_count_out[8]_ins15058/I1</td>
</tr>
<tr>
<td>12.972</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C21[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_tone_generator/frequency_count_out[8]_ins15058/F</td>
</tr>
<tr>
<td>14.431</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_tone_generator/frequency_count_out[8]_ins14942/I3</td>
</tr>
<tr>
<td>15.057</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R6C21[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_tone_generator/frequency_count_out[8]_ins14942/F</td>
</tr>
<tr>
<td>15.557</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C21[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_tone_generator/wave_address_out[0]_ins14880/I0</td>
</tr>
<tr>
<td>16.183</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R8C21[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_tone_generator/wave_address_out[0]_ins14880/F</td>
</tr>
<tr>
<td>17.349</td>
<td>1.167</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C21[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_tone_generator/frequency_count_out[10]_ins14702/I1</td>
</tr>
<tr>
<td>18.171</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R4C21[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_tone_generator/frequency_count_out[10]_ins14702/F</td>
</tr>
<tr>
<td>19.483</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C19[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_tone_generator/frequency_count_out[8]_ins14344/I3</td>
</tr>
<tr>
<td>20.582</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R7C19[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_tone_generator/frequency_count_out[8]_ins14344/F</td>
</tr>
<tr>
<td>22.221</td>
<td>1.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C18[2][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/ff_frequency_count_a[8]_ins11741/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>734</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C18[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/ff_frequency_count_a[8]_ins11741/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/ff_frequency_count_a[8]_ins11741</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C18[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/ff_frequency_count_a[8]_ins11741</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.386, 27.866%; route: 13.484, 69.763%; tC2Q: 0.458, 2.371%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.095</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.198</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11165</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/ff_frequency_count_d[11]_ins11774</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>734</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C27[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11165/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>167</td>
<td>R7C27[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11165/Q</td>
</tr>
<tr>
<td>8.621</td>
<td>5.270</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_wave_frequency_counter_selector/n1_ins14329/I2</td>
</tr>
<tr>
<td>9.653</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_wave_frequency_counter_selector/n1_ins14329/F</td>
</tr>
<tr>
<td>9.653</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_wave_frequency_counter_selector/n3_ins14171/I0</td>
</tr>
<tr>
<td>9.802</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C19[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_wave_frequency_counter_selector/n3_ins14171/O</td>
</tr>
<tr>
<td>11.940</td>
<td>2.138</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C21[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_tone_generator/frequency_count_out[8]_ins15058/I1</td>
</tr>
<tr>
<td>12.972</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C21[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_tone_generator/frequency_count_out[8]_ins15058/F</td>
</tr>
<tr>
<td>14.431</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_tone_generator/frequency_count_out[8]_ins14942/I3</td>
</tr>
<tr>
<td>15.056</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R6C21[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_tone_generator/frequency_count_out[8]_ins14942/F</td>
</tr>
<tr>
<td>15.477</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C21[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_tone_generator/frequency_count_out[8]_ins14706/I0</td>
</tr>
<tr>
<td>16.509</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R7C21[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_tone_generator/frequency_count_out[8]_ins14706/F</td>
</tr>
<tr>
<td>17.381</td>
<td>0.872</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_tone_generator/frequency_count_out[11]_ins15141/I1</td>
</tr>
<tr>
<td>18.413</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_tone_generator/frequency_count_out[11]_ins15141/F</td>
</tr>
<tr>
<td>18.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_tone_generator/frequency_count_out[11]_ins15143/I0</td>
</tr>
<tr>
<td>18.562</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_tone_generator/frequency_count_out[11]_ins15143/O</td>
</tr>
<tr>
<td>19.376</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C20[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_tone_generator/frequency_count_out[11]_ins14341/I2</td>
</tr>
<tr>
<td>20.408</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C20[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_tone_generator/frequency_count_out[11]_ins14341/F</td>
</tr>
<tr>
<td>22.198</td>
<td>1.790</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C18[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/ff_frequency_count_d[11]_ins11774/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>734</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/ff_frequency_count_d[11]_ins11774/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/ff_frequency_count_d[11]_ins11774</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C18[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/ff_frequency_count_d[11]_ins11774</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.083, 31.510%; route: 12.763, 66.116%; tC2Q: 0.458, 2.374%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.108</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.185</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11165</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[10]_ins11179</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>734</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C27[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11165/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>167</td>
<td>R7C27[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11165/Q</td>
</tr>
<tr>
<td>7.118</td>
<td>3.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/n4_ins14666/I0</td>
</tr>
<tr>
<td>7.744</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R5C7[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/n4_ins14666/F</td>
</tr>
<tr>
<td>10.060</td>
<td>2.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C21[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins15032/I3</td>
</tr>
<tr>
<td>11.092</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C21[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins15032/F</td>
</tr>
<tr>
<td>12.562</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C15[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins14901/I3</td>
</tr>
<tr>
<td>13.594</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R7C15[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins14901/F</td>
</tr>
<tr>
<td>15.388</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins14613/I0</td>
</tr>
<tr>
<td>16.420</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins14613/F</td>
</tr>
<tr>
<td>17.556</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C9[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n315_ins13069/I1</td>
</tr>
<tr>
<td>18.106</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C9[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n315_ins13069/COUT</td>
</tr>
<tr>
<td>18.106</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C9[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n314_ins13070/CIN</td>
</tr>
<tr>
<td>18.163</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C9[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n314_ins13070/COUT</td>
</tr>
<tr>
<td>18.163</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C9[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n313_ins13071/CIN</td>
</tr>
<tr>
<td>18.726</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C9[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n313_ins13071/SUM</td>
</tr>
<tr>
<td>19.546</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C9[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n313_ins13083/I0</td>
</tr>
<tr>
<td>20.591</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C9[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n313_ins13083/COUT</td>
</tr>
<tr>
<td>20.591</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C9[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n312_ins13084/CIN</td>
</tr>
<tr>
<td>20.648</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C9[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n312_ins13084/COUT</td>
</tr>
<tr>
<td>20.648</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C10[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n311_ins13085/CIN</td>
</tr>
<tr>
<td>20.705</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n311_ins13085/COUT</td>
</tr>
<tr>
<td>20.705</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C10[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n310_ins13086/CIN</td>
</tr>
<tr>
<td>20.762</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n310_ins13086/COUT</td>
</tr>
<tr>
<td>20.762</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C10[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n309_ins13087/CIN</td>
</tr>
<tr>
<td>20.819</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n309_ins13087/COUT</td>
</tr>
<tr>
<td>20.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C10[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n308_ins13088/CIN</td>
</tr>
<tr>
<td>20.876</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n308_ins13088/COUT</td>
</tr>
<tr>
<td>20.876</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C10[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n307_ins13089/CIN</td>
</tr>
<tr>
<td>20.933</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n307_ins13089/COUT</td>
</tr>
<tr>
<td>20.933</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C10[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n306_ins13090/CIN</td>
</tr>
<tr>
<td>20.990</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n306_ins13090/COUT</td>
</tr>
<tr>
<td>20.990</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n305_ins13091/CIN</td>
</tr>
<tr>
<td>21.553</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n305_ins13091/SUM</td>
</tr>
<tr>
<td>21.559</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n329_ins15220/I3</td>
</tr>
<tr>
<td>22.185</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n329_ins15220/F</td>
</tr>
<tr>
<td>22.185</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_right_integ[10]_ins11179/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>734</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[10]_ins11179/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[10]_ins11179</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C11[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[10]_ins11179</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.525, 39.006%; route: 11.309, 58.619%; tC2Q: 0.458, 2.376%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.264</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.029</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11165</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[1]_ins11188</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>734</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C27[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11165/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>167</td>
<td>R7C27[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11165/Q</td>
</tr>
<tr>
<td>7.118</td>
<td>3.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/n4_ins14666/I0</td>
</tr>
<tr>
<td>7.744</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R5C7[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/n4_ins14666/F</td>
</tr>
<tr>
<td>10.060</td>
<td>2.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C21[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins15032/I3</td>
</tr>
<tr>
<td>11.092</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C21[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins15032/F</td>
</tr>
<tr>
<td>12.562</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C15[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins14901/I3</td>
</tr>
<tr>
<td>13.594</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R7C15[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins14901/F</td>
</tr>
<tr>
<td>15.388</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins14613/I0</td>
</tr>
<tr>
<td>16.420</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins14613/F</td>
</tr>
<tr>
<td>17.556</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C9[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n315_ins13069/I1</td>
</tr>
<tr>
<td>18.117</td>
<td>0.562</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C9[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n315_ins13069/SUM</td>
</tr>
<tr>
<td>18.938</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C9[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n315_ins13081/I0</td>
</tr>
<tr>
<td>19.983</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C9[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n315_ins13081/COUT</td>
</tr>
<tr>
<td>19.983</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C9[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n314_ins13082/CIN</td>
</tr>
<tr>
<td>20.511</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C9[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n314_ins13082/SUM</td>
</tr>
<tr>
<td>20.930</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C9[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n338_ins15229/I3</td>
</tr>
<tr>
<td>22.029</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C9[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n338_ins15229/F</td>
</tr>
<tr>
<td>22.029</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C9[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_right_integ[1]_ins11188/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>734</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C9[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[1]_ins11188/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[1]_ins11188</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C9[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[1]_ins11188</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.956, 36.348%; route: 11.722, 61.257%; tC2Q: 0.458, 2.395%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.320</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.973</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11165</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[2]_ins11187</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>734</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C27[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11165/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>167</td>
<td>R7C27[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11165/Q</td>
</tr>
<tr>
<td>7.118</td>
<td>3.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/n4_ins14666/I0</td>
</tr>
<tr>
<td>7.744</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R5C7[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/n4_ins14666/F</td>
</tr>
<tr>
<td>10.060</td>
<td>2.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C21[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins15032/I3</td>
</tr>
<tr>
<td>11.092</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C21[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins15032/F</td>
</tr>
<tr>
<td>12.562</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C15[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins14901/I3</td>
</tr>
<tr>
<td>13.594</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R7C15[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins14901/F</td>
</tr>
<tr>
<td>15.388</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins14613/I0</td>
</tr>
<tr>
<td>16.420</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins14613/F</td>
</tr>
<tr>
<td>17.556</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C9[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n315_ins13069/I1</td>
</tr>
<tr>
<td>18.106</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C9[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n315_ins13069/COUT</td>
</tr>
<tr>
<td>18.106</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C9[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n314_ins13070/CIN</td>
</tr>
<tr>
<td>18.634</td>
<td>0.528</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C9[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n314_ins13070/SUM</td>
</tr>
<tr>
<td>19.052</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C9[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n314_ins13082/I0</td>
</tr>
<tr>
<td>20.097</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C9[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n314_ins13082/COUT</td>
</tr>
<tr>
<td>20.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C9[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n313_ins13083/CIN</td>
</tr>
<tr>
<td>20.660</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C9[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n313_ins13083/SUM</td>
</tr>
<tr>
<td>21.151</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C9[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n337_ins15228/I3</td>
</tr>
<tr>
<td>21.973</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C9[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n337_ins15228/F</td>
</tr>
<tr>
<td>21.973</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C9[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_right_integ[2]_ins11187/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>734</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C9[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[2]_ins11187/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[2]_ins11187</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C9[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[2]_ins11187</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.230, 37.894%; route: 11.391, 59.704%; tC2Q: 0.458, 2.402%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.416</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.877</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11165</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/ff_frequency_count_a[2]_ins11747</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>734</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C27[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11165/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>167</td>
<td>R7C27[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11165/Q</td>
</tr>
<tr>
<td>8.621</td>
<td>5.270</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_wave_frequency_counter_selector/n1_ins14329/I2</td>
</tr>
<tr>
<td>9.653</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_wave_frequency_counter_selector/n1_ins14329/F</td>
</tr>
<tr>
<td>9.653</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_wave_frequency_counter_selector/n3_ins14171/I0</td>
</tr>
<tr>
<td>9.802</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C19[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_wave_frequency_counter_selector/n3_ins14171/O</td>
</tr>
<tr>
<td>11.940</td>
<td>2.138</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C21[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_tone_generator/frequency_count_out[8]_ins15058/I1</td>
</tr>
<tr>
<td>12.972</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C21[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_tone_generator/frequency_count_out[8]_ins15058/F</td>
</tr>
<tr>
<td>14.431</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_tone_generator/frequency_count_out[8]_ins14942/I3</td>
</tr>
<tr>
<td>15.057</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R6C21[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_tone_generator/frequency_count_out[8]_ins14942/F</td>
</tr>
<tr>
<td>15.557</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C21[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_tone_generator/wave_address_out[0]_ins14880/I0</td>
</tr>
<tr>
<td>16.183</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R8C21[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_tone_generator/wave_address_out[0]_ins14880/F</td>
</tr>
<tr>
<td>17.349</td>
<td>1.167</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C21[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_tone_generator/frequency_count_out[10]_ins14702/I1</td>
</tr>
<tr>
<td>18.171</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R4C21[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_tone_generator/frequency_count_out[10]_ins14702/F</td>
</tr>
<tr>
<td>18.998</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_tone_generator/frequency_count_out[2]_ins14350/I3</td>
</tr>
<tr>
<td>20.030</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R5C20[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_tone_generator/frequency_count_out[2]_ins14350/F</td>
</tr>
<tr>
<td>21.877</td>
<td>1.847</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C19[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/ff_frequency_count_a[2]_ins11747/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>734</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C19[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/ff_frequency_count_a[2]_ins11747/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/ff_frequency_count_a[2]_ins11747</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C19[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/ff_frequency_count_a[2]_ins11747</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.319, 28.018%; route: 13.207, 69.568%; tC2Q: 0.458, 2.414%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.464</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.828</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11165</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/ff_frequency_count_b[10]_ins11751</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>734</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C27[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11165/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>167</td>
<td>R7C27[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11165/Q</td>
</tr>
<tr>
<td>8.621</td>
<td>5.270</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_wave_frequency_counter_selector/n1_ins14329/I2</td>
</tr>
<tr>
<td>9.653</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_wave_frequency_counter_selector/n1_ins14329/F</td>
</tr>
<tr>
<td>9.653</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_wave_frequency_counter_selector/n3_ins14171/I0</td>
</tr>
<tr>
<td>9.802</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C19[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_wave_frequency_counter_selector/n3_ins14171/O</td>
</tr>
<tr>
<td>11.940</td>
<td>2.138</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C21[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_tone_generator/frequency_count_out[8]_ins15058/I1</td>
</tr>
<tr>
<td>12.972</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C21[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_tone_generator/frequency_count_out[8]_ins15058/F</td>
</tr>
<tr>
<td>14.431</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_tone_generator/frequency_count_out[8]_ins14942/I3</td>
</tr>
<tr>
<td>15.056</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R6C21[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_tone_generator/frequency_count_out[8]_ins14942/F</td>
</tr>
<tr>
<td>15.477</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C21[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_tone_generator/frequency_count_out[8]_ins14706/I0</td>
</tr>
<tr>
<td>16.509</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R7C21[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_tone_generator/frequency_count_out[8]_ins14706/F</td>
</tr>
<tr>
<td>17.381</td>
<td>0.872</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_tone_generator/frequency_count_out[10]_ins15144/I2</td>
</tr>
<tr>
<td>18.413</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C21[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_tone_generator/frequency_count_out[10]_ins15144/F</td>
</tr>
<tr>
<td>18.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_tone_generator/frequency_count_out[10]_ins15146/I0</td>
</tr>
<tr>
<td>18.562</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C21[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_tone_generator/frequency_count_out[10]_ins15146/O</td>
</tr>
<tr>
<td>19.707</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C21[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_tone_generator/frequency_count_out[10]_ins15358/I1</td>
</tr>
<tr>
<td>20.529</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C21[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_tone_generator/frequency_count_out[10]_ins15358/F</td>
</tr>
<tr>
<td>21.828</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C20[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/ff_frequency_count_b[10]_ins11751/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>734</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C20[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/ff_frequency_count_b[10]_ins11751/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/ff_frequency_count_b[10]_ins11751</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C20[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/ff_frequency_count_b[10]_ins11751</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.873, 31.016%; route: 12.604, 66.564%; tC2Q: 0.458, 2.420%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.507</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.786</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins11163</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[4]_ins11856</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>734</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins11163/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>157</td>
<td>R7C9[2][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[2]_ins11163/Q</td>
</tr>
<tr>
<td>7.657</td>
<td>4.306</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n289_ins14241/I0</td>
</tr>
<tr>
<td>8.756</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>85</td>
<td>R4C16[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n289_ins14241/F</td>
</tr>
<tr>
<td>11.929</td>
<td>3.173</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_volume_selector0/o_ins14729/I0</td>
</tr>
<tr>
<td>12.555</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_volume_selector0/o_ins14729/F</td>
</tr>
<tr>
<td>12.560</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_volume_selector0/o_ins14354/I3</td>
</tr>
<tr>
<td>13.659</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_volume_selector0/o_ins14354/F</td>
</tr>
<tr>
<td>15.113</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>27</td>
<td>DSP_R11[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins12781/A_2</td>
</tr>
<tr>
<td>15.668</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R11[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins12781/DOUT3</td>
</tr>
<tr>
<td>16.972</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C11[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[2]_ins14958/I3</td>
</tr>
<tr>
<td>18.071</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R10C11[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[2]_ins14958/F</td>
</tr>
<tr>
<td>18.886</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[2]_ins14744/I0</td>
</tr>
<tr>
<td>19.918</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C12[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[2]_ins14744/F</td>
</tr>
<tr>
<td>19.929</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[5]_ins14743/I3</td>
</tr>
<tr>
<td>20.731</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R8C12[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[5]_ins14743/F</td>
</tr>
<tr>
<td>21.160</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[4]_ins14364/I1</td>
</tr>
<tr>
<td>21.786</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C12[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[4]_ins14364/F</td>
</tr>
<tr>
<td>21.786</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[2][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[4]_ins11856/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>734</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[4]_ins11856/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[4]_ins11856</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C12[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[4]_ins11856</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.938, 36.722%; route: 11.497, 60.852%; tC2Q: 0.458, 2.426%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.442</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.882</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.440</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_d[1]_ins11161</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_ram10/ram_array_ins13035</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>734</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_d[1]_ins11161/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R4C5[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_sram_d[1]_ins11161/Q</td>
</tr>
<tr>
<td>2.882</td>
<td>0.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R2[1]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ram10/ram_array_ins13035/DI1</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>734</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R2[1]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ram10/ram_array_ins13035/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_ram10/ram_array_ins13035</td>
</tr>
<tr>
<td>2.440</td>
<td>0.160</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R2[1]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ram10/ram_array_ins13035</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.269, 44.630%; tC2Q: 0.333, 55.370%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.565</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.845</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[12]_ins11594</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[13]_ins11593</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>734</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[12]_ins11594/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R9C24[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[12]_ins11594/Q</td>
</tr>
<tr>
<td>2.845</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[13]_ins11593/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>734</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[13]_ins11593/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[13]_ins11593</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C24[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[13]_ins11593</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.568</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.848</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[14]_ins11592</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[15]_ins11591</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>734</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[14]_ins11592/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R9C24[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[14]_ins11592/Q</td>
</tr>
<tr>
<td>2.848</td>
<td>0.234</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[15]_ins11591/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>734</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C25[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[15]_ins11591/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[15]_ins11591</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C25[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[15]_ins11591</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.234, 41.295%; tC2Q: 0.333, 58.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.850</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_register/sram_d[0]_ins11954</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_d[0]_ins11162</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>734</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[2][B]</td>
<td>u_wts_core/u_wts_register/sram_d[0]_ins11954/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R4C5[2][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_register/sram_d[0]_ins11954/Q</td>
</tr>
<tr>
<td>2.850</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_sram_d[0]_ins11162/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>734</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_d[0]_ins11162/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_d[0]_ins11162</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C5[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_d[0]_ins11162</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.850</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_register/sram_d[7]_ins11947</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_d[7]_ins11155</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>734</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[1][A]</td>
<td>u_wts_core/u_wts_register/sram_d[7]_ins11947/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R5C4[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_register/sram_d[7]_ins11947/Q</td>
</tr>
<tr>
<td>2.850</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_sram_d[7]_ins11155/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>734</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_d[7]_ins11155/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_d[7]_ins11155</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C4[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_d[7]_ins11155</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[0]_ins11606</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[1]_ins11605</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>734</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C24[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[0]_ins11606/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R8C24[2][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[0]_ins11606/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C24[2][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[1]_ins11605/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>734</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C24[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[1]_ins11605/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[1]_ins11605</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C24[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[1]_ins11605</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[7]_ins11599</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[8]_ins11598</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>734</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[7]_ins11599/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R8C25[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[7]_ins11599/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[8]_ins11598/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>734</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[8]_ins11598/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[8]_ins11598</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C25[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[8]_ins11598</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[7]_ins11576</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[8]_ins11575</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>734</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[7]_ins11576/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C23[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[7]_ins11576/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[8]_ins11575/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>734</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[8]_ins11575/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[8]_ins11575</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C23[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[8]_ins11575</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[16]_ins11544</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[17]_ins11562</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>734</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C24[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[16]_ins11544/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R5C24[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[16]_ins11544/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C24[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[17]_ins11562/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>734</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C24[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[17]_ins11562/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[17]_ins11562</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C24[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[17]_ins11562</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[0]_ins11560</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[1]_ins11559</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>734</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C22[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[0]_ins11560/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R5C22[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[0]_ins11560/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C22[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[1]_ins11559/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>734</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C22[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[1]_ins11559/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[1]_ins11559</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C22[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[1]_ins11559</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[12]_ins11548</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[13]_ins11547</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>734</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C23[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[12]_ins11548/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R6C23[2][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[12]_ins11548/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C23[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[13]_ins11547/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>734</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C23[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[13]_ins11547/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[13]_ins11547</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C23[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[13]_ins11547</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[2]_ins11604</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[3]_ins11603</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>734</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C24[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[2]_ins11604/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C24[2][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[2]_ins11604/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C24[2][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[3]_ins11603/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>734</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C24[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[3]_ins11603/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[3]_ins11603</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C24[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[3]_ins11603</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[14]_ins11546</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[15]_ins11545</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>734</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C23[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[14]_ins11546/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R5C23[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[14]_ins11546/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C23[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[15]_ins11545/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>734</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C23[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[15]_ins11545/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[15]_ins11545</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C23[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[15]_ins11545</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[11]_ins11549</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[12]_ins11548</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>734</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C23[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[11]_ins11549/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R6C23[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[11]_ins11549/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C23[2][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[12]_ins11548/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>734</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C23[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[12]_ins11548/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[12]_ins11548</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C23[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[12]_ins11548</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[5]_ins11532</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[6]_ins11531</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>734</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C23[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[5]_ins11532/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R5C23[2][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[5]_ins11532/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C23[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[6]_ins11531/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>734</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C23[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[6]_ins11531/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[6]_ins11531</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C23[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[6]_ins11531</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.856</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[6]_ins11600</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[7]_ins11599</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>734</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[6]_ins11600/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R8C25[2][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[6]_ins11600/Q</td>
</tr>
<tr>
<td>2.856</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[7]_ins11599/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>734</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[7]_ins11599/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[7]_ins11599</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C25[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[7]_ins11599</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 42.123%; tC2Q: 0.333, 57.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.856</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[0]_ins11583</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[1]_ins11582</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>734</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C23[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[0]_ins11583/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R8C23[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[0]_ins11583/Q</td>
</tr>
<tr>
<td>2.856</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C23[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[1]_ins11582/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>734</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C23[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[1]_ins11582/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[1]_ins11582</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C23[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[1]_ins11582</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 42.123%; tC2Q: 0.333, 57.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.856</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[15]_ins11568</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[16]_ins11567</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>734</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C22[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[15]_ins11568/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R8C22[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[15]_ins11568/Q</td>
</tr>
<tr>
<td>2.856</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C22[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[16]_ins11567/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>734</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C22[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[16]_ins11567/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[16]_ins11567</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C22[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[16]_ins11567</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 42.123%; tC2Q: 0.333, 57.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.675</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.115</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.440</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_d[3]_ins11159</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_ram10/ram_array_ins13035</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>734</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_d[3]_ins11159/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R4C5[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_sram_d[3]_ins11159/Q</td>
</tr>
<tr>
<td>3.115</td>
<td>0.501</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R2[1]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ram10/ram_array_ins13035/DI3</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>734</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R2[1]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ram10/ram_array_ins13035/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_ram10/ram_array_ins13035</td>
</tr>
<tr>
<td>2.440</td>
<td>0.160</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R2[1]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ram10/ram_array_ins13035</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.501, 60.063%; tC2Q: 0.333, 39.937%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.675</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.115</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.440</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_d[0]_ins11162</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_ram10/ram_array_ins13035</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>734</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_d[0]_ins11162/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R4C5[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_sram_d[0]_ins11162/Q</td>
</tr>
<tr>
<td>3.115</td>
<td>0.501</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R2[1]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ram10/ram_array_ins13035/DI0</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>734</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R2[1]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ram10/ram_array_ins13035/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_ram10/ram_array_ins13035</td>
</tr>
<tr>
<td>2.440</td>
<td>0.160</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R2[1]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ram10/ram_array_ins13035</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.501, 60.063%; tC2Q: 0.333, 39.937%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_register/ff_rddata[0]_ins12142</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_register/ff_rddata[0]_ins12142</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>734</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C27[0][A]</td>
<td>u_wts_core/u_wts_register/ff_rddata[0]_ins12142/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C27[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_register/ff_rddata[0]_ins12142/Q</td>
</tr>
<tr>
<td>2.616</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C27[0][A]</td>
<td>u_wts_core/u_wts_register/n5709_ins14472/I0</td>
</tr>
<tr>
<td>2.988</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C27[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_register/n5709_ins14472/F</td>
</tr>
<tr>
<td>2.988</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_register/ff_rddata[0]_ins12142/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>734</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C27[0][A]</td>
<td>u_wts_core/u_wts_register/ff_rddata[0]_ins12142/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_register/ff_rddata[0]_ins12142</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C27[0][A]</td>
<td>u_wts_core/u_wts_register/ff_rddata[0]_ins12142</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_register/ff_rddata[3]_ins12139</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_register/ff_rddata[3]_ins12139</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>734</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[0][A]</td>
<td>u_wts_core/u_wts_register/ff_rddata[3]_ins12139/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C26[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_register/ff_rddata[3]_ins12139/Q</td>
</tr>
<tr>
<td>2.616</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[0][A]</td>
<td>u_wts_core/u_wts_register/n5706_ins14469/I0</td>
</tr>
<tr>
<td>2.988</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C26[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_register/n5706_ins14469/F</td>
</tr>
<tr>
<td>2.988</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C26[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_register/ff_rddata[3]_ins12139/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>734</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[0][A]</td>
<td>u_wts_core/u_wts_register/ff_rddata[3]_ins12139/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_register/ff_rddata[3]_ins12139</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C26[0][A]</td>
<td>u_wts_core/u_wts_register/ff_rddata[3]_ins12139</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_register/ff_rddata[2]_ins12140</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_register/ff_rddata[2]_ins12140</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>734</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C27[1][A]</td>
<td>u_wts_core/u_wts_register/ff_rddata[2]_ins12140/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C27[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_register/ff_rddata[2]_ins12140/Q</td>
</tr>
<tr>
<td>2.616</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C27[1][A]</td>
<td>u_wts_core/u_wts_register/n5707_ins14470/I0</td>
</tr>
<tr>
<td>2.988</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C27[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_register/n5707_ins14470/F</td>
</tr>
<tr>
<td>2.988</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_register/ff_rddata[2]_ins12140/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>734</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C27[1][A]</td>
<td>u_wts_core/u_wts_register/ff_rddata[2]_ins12140/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_register/ff_rddata[2]_ins12140</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C27[1][A]</td>
<td>u_wts_core/u_wts_register/ff_rddata[2]_ins12140</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.989</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_counter[1]_ins11542</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_counter[1]_ins11542</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>734</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C23[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_counter[1]_ins11542/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R4C23[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_counter[1]_ins11542/Q</td>
</tr>
<tr>
<td>2.617</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C23[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/w_count_next[0]_1_ins14514/I2</td>
</tr>
<tr>
<td>2.989</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C23[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/w_count_next[0]_1_ins14514/F</td>
</tr>
<tr>
<td>2.989</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C23[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_counter[1]_ins11542/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>734</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C23[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_counter[1]_ins11542/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_counter[1]_ins11542</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C23[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_counter[1]_ins11542</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.989</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11165</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11165</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>734</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C27[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11165/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>167</td>
<td>R7C27[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11165/Q</td>
</tr>
<tr>
<td>2.617</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C27[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n114_ins15375/I0</td>
</tr>
<tr>
<td>2.989</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C27[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n114_ins15375/F</td>
</tr>
<tr>
<td>2.989</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C27[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11165/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>734</td>
<td>IOL11[A]</td>
<td>clk_ibuf9873/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C27[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11165/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11165</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C27[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11165</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>20.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>21.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_nwr1_ins11137</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf9873/I</td>
</tr>
<tr>
<td>22.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf9873/O</td>
</tr>
<tr>
<td>24.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>ff_nwr1_ins11137/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf9873/I</td>
</tr>
<tr>
<td>44.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf9873/O</td>
</tr>
<tr>
<td>46.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>ff_nwr1_ins11137/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>20.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>21.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_nwr2_ins11139</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf9873/I</td>
</tr>
<tr>
<td>22.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf9873/O</td>
</tr>
<tr>
<td>24.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>ff_nwr2_ins11139/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf9873/I</td>
</tr>
<tr>
<td>44.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf9873/O</td>
</tr>
<tr>
<td>46.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>ff_nwr2_ins11139/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>20.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>21.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_id[0]_ins11144</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf9873/I</td>
</tr>
<tr>
<td>22.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf9873/O</td>
</tr>
<tr>
<td>24.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_id[0]_ins11144/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf9873/I</td>
</tr>
<tr>
<td>44.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf9873/O</td>
</tr>
<tr>
<td>46.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_id[0]_ins11144/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>20.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>21.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_a[2]_ins11152</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf9873/I</td>
</tr>
<tr>
<td>22.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf9873/O</td>
</tr>
<tr>
<td>24.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_a[2]_ins11152/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf9873/I</td>
</tr>
<tr>
<td>44.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf9873/O</td>
</tr>
<tr>
<td>46.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_a[2]_ins11152/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>20.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>21.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[9]_ins11168</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf9873/I</td>
</tr>
<tr>
<td>22.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf9873/O</td>
</tr>
<tr>
<td>24.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[9]_ins11168/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf9873/I</td>
</tr>
<tr>
<td>44.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf9873/O</td>
</tr>
<tr>
<td>46.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[9]_ins11168/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>20.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>21.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_out[0]_ins11200</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf9873/I</td>
</tr>
<tr>
<td>22.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf9873/O</td>
</tr>
<tr>
<td>24.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_out[0]_ins11200/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf9873/I</td>
</tr>
<tr>
<td>44.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf9873/O</td>
</tr>
<tr>
<td>46.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_out[0]_ins11200/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>20.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>21.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_b[0]_ins11425</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf9873/I</td>
</tr>
<tr>
<td>22.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf9873/O</td>
</tr>
<tr>
<td>24.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_b[0]_ins11425/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf9873/I</td>
</tr>
<tr>
<td>44.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf9873/O</td>
</tr>
<tr>
<td>46.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_b[0]_ins11425/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>20.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>21.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/ff_wave_address_b[1]_ins11715</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf9873/I</td>
</tr>
<tr>
<td>22.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf9873/O</td>
</tr>
<tr>
<td>24.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/ff_wave_address_b[1]_ins11715/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf9873/I</td>
</tr>
<tr>
<td>44.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf9873/O</td>
</tr>
<tr>
<td>46.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/ff_wave_address_b[1]_ins11715/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>20.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>21.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_wts_core/u_wts_register/reg_bank3[1]_ins11933</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf9873/I</td>
</tr>
<tr>
<td>22.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf9873/O</td>
</tr>
<tr>
<td>24.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>u_wts_core/u_wts_register/reg_bank3[1]_ins11933/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf9873/I</td>
</tr>
<tr>
<td>44.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf9873/O</td>
</tr>
<tr>
<td>46.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>u_wts_core/u_wts_register/reg_bank3[1]_ins11933/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>20.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>21.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_wts_core/u_wts_register/reg_bank3[2]_ins11932</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf9873/I</td>
</tr>
<tr>
<td>22.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf9873/O</td>
</tr>
<tr>
<td>24.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>u_wts_core/u_wts_register/reg_bank3[2]_ins11932/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf9873/I</td>
</tr>
<tr>
<td>44.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf9873/O</td>
</tr>
<tr>
<td>46.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>u_wts_core/u_wts_register/reg_bank3[2]_ins11932/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>734</td>
<td>clk_3</td>
<td>23.007</td>
<td>1.958</td>
</tr>
<tr>
<td>167</td>
<td>ff_active[0]</td>
<td>23.007</td>
<td>5.270</td>
</tr>
<tr>
<td>157</td>
<td>ff_active[2]</td>
<td>23.464</td>
<td>6.908</td>
</tr>
<tr>
<td>138</td>
<td>ff_active[1]</td>
<td>24.145</td>
<td>3.267</td>
</tr>
<tr>
<td>85</td>
<td>n289</td>
<td>23.464</td>
<td>3.872</td>
</tr>
<tr>
<td>76</td>
<td>n4_7</td>
<td>31.317</td>
<td>3.877</td>
</tr>
<tr>
<td>61</td>
<td>o_609</td>
<td>26.890</td>
<td>4.156</td>
</tr>
<tr>
<td>60</td>
<td>o</td>
<td>25.276</td>
<td>4.142</td>
</tr>
<tr>
<td>55</td>
<td>o_607</td>
<td>24.934</td>
<td>4.119</td>
</tr>
<tr>
<td>27</td>
<td>n4</td>
<td>23.007</td>
<td>2.484</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R14C20</td>
<td>0.736</td>
</tr>
<tr>
<td>R13C20</td>
<td>0.694</td>
</tr>
<tr>
<td>R13C19</td>
<td>0.653</td>
</tr>
<tr>
<td>R14C21</td>
<td>0.653</td>
</tr>
<tr>
<td>R13C23</td>
<td>0.639</td>
</tr>
<tr>
<td>R14C19</td>
<td>0.639</td>
</tr>
<tr>
<td>R13C30</td>
<td>0.625</td>
</tr>
<tr>
<td>R15C21</td>
<td>0.611</td>
</tr>
<tr>
<td>R15C19</td>
<td>0.597</td>
</tr>
<tr>
<td>R16C4</td>
<td>0.597</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk -period 44 -waveform {0 22} [get_ports {clk}] -add</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
