

        *** GPGPU-Sim Simulator Version 3.2.2  [build 17315] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
2274def22c61ad1e836c0c06100c42f7  /home/nagarwal/ff-apps/CoMD/CoMDCUDA
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=timestep_kernels.cu
self exe links to: /home/nagarwal/ff-apps/CoMD/CoMDCUDA
Running md5sum using "md5sum /home/nagarwal/ff-apps/CoMD/CoMDCUDA "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/nagarwal/ff-apps/CoMD/CoMDCUDA > _cuobjdump_complete_output_0nPSYS"
Parsing file _cuobjdump_complete_output_0nPSYS
######### cuobjdump parser ########
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: compute_force_kernels.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: timestep_kernels.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z16AdvancePositions5sim_t : hostFun 0x0x409540, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z15AdvanceVelocity5sim_t'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z15AdvanceVelocity5sim_t'...
GPGPU-Sim PTX: Finding dominators for '_Z15AdvanceVelocity5sim_t'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15AdvanceVelocity5sim_t'...
GPGPU-Sim PTX: Finding postdominators for '_Z15AdvanceVelocity5sim_t'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15AdvanceVelocity5sim_t'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15AdvanceVelocity5sim_t'...
GPGPU-Sim PTX: reconvergence points for _Z15AdvanceVelocity5sim_t...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x020 (_1.ptx:34) @%p1 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x210 (_1.ptx:128) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x068 (_1.ptx:48) @%p2 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f0 (_1.ptx:120) add.s32 %r42, %r11, %r42;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0a0 (_1.ptx:59) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f0 (_1.ptx:120) add.s32 %r42, %r11, %r42;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x0d0 (_1.ptx:68) @%p4 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f0 (_1.ptx:120) add.s32 %r42, %r11, %r42;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x100 (_1.ptx:77) @%p5 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f0 (_1.ptx:120) add.s32 %r42, %r11, %r42;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x208 (_1.ptx:124) @%p6 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x210 (_1.ptx:128) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z15AdvanceVelocity5sim_t
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15AdvanceVelocity5sim_t'.
GPGPU-Sim PTX: instruction assembly for function '_Z16AdvancePositions5sim_t'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z16AdvancePositions5sim_t'...
GPGPU-Sim PTX: Finding dominators for '_Z16AdvancePositions5sim_t'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z16AdvancePositions5sim_t'...
GPGPU-Sim PTX: Finding postdominators for '_Z16AdvancePositions5sim_t'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z16AdvancePositions5sim_t'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z16AdvancePositions5sim_t'...
GPGPU-Sim PTX: reconvergence points for _Z16AdvancePositions5sim_t...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x238 (_1.ptx:149) @%p1 bra BB1_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x438 (_1.ptx:245) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2a0 (_1.ptx:169) @%p2 bra BB1_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x418 (_1.ptx:237) add.s32 %r42, %r11, %r42;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x2d8 (_1.ptx:180) @%p3 bra BB1_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x418 (_1.ptx:237) add.s32 %r42, %r11, %r42;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x308 (_1.ptx:189) @%p4 bra BB1_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x418 (_1.ptx:237) add.s32 %r42, %r11, %r42;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x338 (_1.ptx:198) @%p5 bra BB1_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x418 (_1.ptx:237) add.s32 %r42, %r11, %r42;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x430 (_1.ptx:241) @%p6 bra BB1_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x438 (_1.ptx:245) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z16AdvancePositions5sim_t
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z16AdvancePositions5sim_t'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_2.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_LbT8aw"
Running: cat _ptx_LbT8aw | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_CbQIn9
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_CbQIn9 --output-file  /dev/null 2> _ptx_LbT8awinfo"
GPGPU-Sim PTX: Kernel '_Z15AdvanceVelocity5sim_t' : regs=25, lmem=0, smem=0, cmem=608
GPGPU-Sim PTX: Kernel '_Z16AdvancePositions5sim_t' : regs=23, lmem=0, smem=0, cmem=624
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_LbT8aw _ptx2_CbQIn9 _ptx_LbT8awinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z15AdvanceVelocity5sim_t : hostFun 0x0x4095a0, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=compute_force_kernels.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z21EAM_Force_cta_box_aggILi3EEv5sim_t : hostFun 0x0x408b70, fat_cubin_handle = 2
GPGPU-Sim PTX: allocating shared region for "smem" from 0x0 to 0x0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z28_Z_intrinsic_pseudo_syncwarpv'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z28_Z_intrinsic_pseudo_syncwarpv'...
GPGPU-Sim PTX: Finding dominators for '_Z28_Z_intrinsic_pseudo_syncwarpv'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z28_Z_intrinsic_pseudo_syncwarpv'...
GPGPU-Sim PTX: Finding postdominators for '_Z28_Z_intrinsic_pseudo_syncwarpv'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z28_Z_intrinsic_pseudo_syncwarpv'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z28_Z_intrinsic_pseudo_syncwarpv'...
GPGPU-Sim PTX: reconvergence points for _Z28_Z_intrinsic_pseudo_syncwarpv...
GPGPU-Sim PTX: ... end of reconvergence points for _Z28_Z_intrinsic_pseudo_syncwarpv
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z28_Z_intrinsic_pseudo_syncwarpv'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "_Z10fast_rsqrtd_param_0" from 0x8 to 0x10
GPGPU-Sim PTX: instruction assembly for function '_Z10fast_rsqrtd'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z10fast_rsqrtd'...
GPGPU-Sim PTX: Finding dominators for '_Z10fast_rsqrtd'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z10fast_rsqrtd'...
GPGPU-Sim PTX: Finding postdominators for '_Z10fast_rsqrtd'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z10fast_rsqrtd'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z10fast_rsqrtd'...
GPGPU-Sim PTX: reconvergence points for _Z10fast_rsqrtd...
GPGPU-Sim PTX: ... end of reconvergence points for _Z10fast_rsqrtd
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z10fast_rsqrtd'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "_Z10fast_rsqrtf_param_0" from 0x4 to 0x8
GPGPU-Sim PTX: instruction assembly for function '_Z10fast_rsqrtf'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z10fast_rsqrtf'...
GPGPU-Sim PTX: Finding dominators for '_Z10fast_rsqrtf'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z10fast_rsqrtf'...
GPGPU-Sim PTX: Finding postdominators for '_Z10fast_rsqrtf'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z10fast_rsqrtf'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z10fast_rsqrtf'...
GPGPU-Sim PTX: reconvergence points for _Z10fast_rsqrtf...
GPGPU-Sim PTX: ... end of reconvergence points for _Z10fast_rsqrtf
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z10fast_rsqrtf'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3bfijjjj_param_0" from 0x4 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3bfijjjj_param_1" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3bfijjjj_param_2" from 0xc to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3bfijjjj_param_3" from 0x10 to 0x14
GPGPU-Sim PTX: instruction assembly for function '_Z3bfijjjj'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3bfijjjj'...
GPGPU-Sim PTX: Finding dominators for '_Z3bfijjjj'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3bfijjjj'...
GPGPU-Sim PTX: Finding postdominators for '_Z3bfijjjj'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3bfijjjj'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3bfijjjj'...
GPGPU-Sim PTX: reconvergence points for _Z3bfijjjj...
GPGPU-Sim PTX: ... end of reconvergence points for _Z3bfijjjj
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3bfijjjj'.
GPGPU-Sim PTX: allocating stack frame region for .param "_Z7ljForcedPd_param_0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "_Z7ljForcedPd_param_1" from 0x8 to 0x10
GPGPU-Sim PTX: instruction assembly for function '_Z7ljForcedPd'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7ljForcedPd'...
GPGPU-Sim PTX: Finding dominators for '_Z7ljForcedPd'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7ljForcedPd'...
GPGPU-Sim PTX: Finding postdominators for '_Z7ljForcedPd'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7ljForcedPd'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7ljForcedPd'...
GPGPU-Sim PTX: reconvergence points for _Z7ljForcedPd...
GPGPU-Sim PTX: ... end of reconvergence points for _Z7ljForcedPd
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7ljForcedPd'.
GPGPU-Sim PTX: allocating stack frame region for .param "_Z19eamInterpolateDerivdPKdiPdS1__param_0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "_Z19eamInterpolateDerivdPKdiPdS1__param_1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z19eamInterpolateDerivdPKdiPdS1__param_2" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "_Z19eamInterpolateDerivdPKdiPdS1__param_3" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "_Z19eamInterpolateDerivdPKdiPdS1__param_4" from 0x1c to 0x24
GPGPU-Sim PTX: instruction assembly for function '_Z19eamInterpolateDerivdPKdiPdS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z19eamInterpolateDerivdPKdiPdS1_'...
GPGPU-Sim PTX: Finding dominators for '_Z19eamInterpolateDerivdPKdiPdS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z19eamInterpolateDerivdPKdiPdS1_'...
GPGPU-Sim PTX: Finding postdominators for '_Z19eamInterpolateDerivdPKdiPdS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z19eamInterpolateDerivdPKdiPdS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z19eamInterpolateDerivdPKdiPdS1_'...
GPGPU-Sim PTX: reconvergence points for _Z19eamInterpolateDerivdPKdiPdS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x570 (_2.ptx:152) @%p1 bra BB5_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5a8 (_2.ptx:165) mov.f64 %fd6, %fd29;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x598 (_2.ptx:159) bra.uni BB5_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5a8 (_2.ptx:165) mov.f64 %fd6, %fd29;
GPGPU-Sim PTX: ... end of reconvergence points for _Z19eamInterpolateDerivdPKdiPdS1_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z19eamInterpolateDerivdPKdiPdS1_'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "_Z6chebev16potentialarray_td_param_0" from 0x8 to 0x30
GPGPU-Sim PTX: allocating stack frame region for .param "_Z6chebev16potentialarray_td_param_1" from 0x30 to 0x38
GPGPU-Sim PTX: instruction assembly for function '_Z6chebev16potentialarray_td'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6chebev16potentialarray_td'...
GPGPU-Sim PTX: Finding dominators for '_Z6chebev16potentialarray_td'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6chebev16potentialarray_td'...
GPGPU-Sim PTX: Finding postdominators for '_Z6chebev16potentialarray_td'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6chebev16potentialarray_td'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6chebev16potentialarray_td'...
GPGPU-Sim PTX: reconvergence points for _Z6chebev16potentialarray_td...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x720 (_2.ptx:246) @%p1 bra BB6_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7d0 (_2.ptx:280) neg.f64 %fd22, %fd30;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x738 (_2.ptx:250) bra.uni BB6_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7d0 (_2.ptx:280) neg.f64 %fd22, %fd30;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x7b8 (_2.ptx:273) @%p2 bra BB6_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7c0 (_2.ptx:275) mov.f64 %fd30, %fd4;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6chebev16potentialarray_td
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6chebev16potentialarray_td'.
GPGPU-Sim PTX: allocating stack frame region for .param "_Z10cta_reduceRdPVd_param_0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "_Z10cta_reduceRdPVd_param_1" from 0x8 to 0x10
GPGPU-Sim PTX: instruction assembly for function '_Z10cta_reduceRdPVd'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z10cta_reduceRdPVd'...
GPGPU-Sim PTX: Finding dominators for '_Z10cta_reduceRdPVd'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z10cta_reduceRdPVd'...
GPGPU-Sim PTX: Finding postdominators for '_Z10cta_reduceRdPVd'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z10cta_reduceRdPVd'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z10cta_reduceRdPVd'...
GPGPU-Sim PTX: reconvergence points for _Z10cta_reduceRdPVd...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x850 (_2.ptx:314) @%p1 bra BB7_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x878 (_2.ptx:324) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x890 (_2.ptx:329) @%p2 bra BB7_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8b8 (_2.ptx:339) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x8d0 (_2.ptx:344) @%p3 bra BB7_6;
GPGPU-Sim PTX:    immediate post dominator      @ 
GPGPU-Sim PTX: ... end of reconvergence points for _Z10cta_reduceRdPVd
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z10cta_reduceRdPVd'.
GPGPU-Sim PTX: allocating stack frame region for .param "_Z16warp_reduce_shflRd_param_0" from 0x0 to 0x8
GPGPU-Sim PTX: instruction assembly for function '_Z16warp_reduce_shflRd'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z16warp_reduce_shflRd'...
GPGPU-Sim PTX: Finding dominators for '_Z16warp_reduce_shflRd'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z16warp_reduce_shflRd'...
GPGPU-Sim PTX: Finding postdominators for '_Z16warp_reduce_shflRd'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z16warp_reduce_shflRd'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z16warp_reduce_shflRd'...
GPGPU-Sim PTX: reconvergence points for _Z16warp_reduce_shflRd...
GPGPU-Sim PTX: ... end of reconvergence points for _Z16warp_reduce_shflRd
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z16warp_reduce_shflRd'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "_Z8sqrt_optIdET_S0__param_0" from 0x8 to 0x10
GPGPU-Sim PTX: instruction assembly for function '_Z8sqrt_optIdET_S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z8sqrt_optIdET_S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z8sqrt_optIdET_S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z8sqrt_optIdET_S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z8sqrt_optIdET_S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z8sqrt_optIdET_S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z8sqrt_optIdET_S0_'...
GPGPU-Sim PTX: reconvergence points for _Z8sqrt_optIdET_S0_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z8sqrt_optIdET_S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z8sqrt_optIdET_S0_'.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: instruction assembly for function '_Z20LJ_Force_thread_atom5sim_t'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z20LJ_Force_thread_atom5sim_t'...
GPGPU-Sim PTX: Finding dominators for '_Z20LJ_Force_thread_atom5sim_t'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z20LJ_Force_thread_atom5sim_t'...
GPGPU-Sim PTX: Finding postdominators for '_Z20LJ_Force_thread_atom5sim_t'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z20LJ_Force_thread_atom5sim_t'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z20LJ_Force_thread_atom5sim_t'...
GPGPU-Sim PTX: reconvergence points for _Z20LJ_Force_thread_atom5sim_t...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xbb0 (_2.ptx:525) @%p1 bra BB10_2;
GPGPU-Sim PTX:    immediate post dominator      @ 
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xcb8 (_2.ptx:574) @%p2 bra BB10_3;
GPGPU-Sim PTX:    immediate post dominator      @ 
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xcf0 (_2.ptx:588) @%p3 bra BB10_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1120 (_2.ptx:809) ld.param.u64 %rl97, [_Z20LJ_Force_thread_atom5sim_t_param_0+72];
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xd18 (_2.ptx:594) bra.uni BB10_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1120 (_2.ptx:809) ld.param.u64 %rl97, [_Z20LJ_Force_thread_atom5sim_t_param_0+72];
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xeb8 (_2.ptx:669) @%p4 bra BB10_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xef0 (_2.ptx:687) setp.lt.f64 %p6, %fd104, %fd18;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0xec8 (_2.ptx:673) @%p5 bra BB10_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xef0 (_2.ptx:687) setp.lt.f64 %p6, %fd104, %fd18;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xed0 (_2.ptx:674) bra.uni BB10_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xef0 (_2.ptx:687) setp.lt.f64 %p6, %fd104, %fd18;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0xee0 (_2.ptx:679) bra.uni BB10_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xef0 (_2.ptx:687) setp.lt.f64 %p6, %fd104, %fd18;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0xef8 (_2.ptx:688) @%p6 bra BB10_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf30 (_2.ptx:706) setp.lt.f64 %p8, %fd105, %fd20;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0xf08 (_2.ptx:692) @%p7 bra BB10_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf30 (_2.ptx:706) setp.lt.f64 %p8, %fd105, %fd20;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0xf10 (_2.ptx:693) bra.uni BB10_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf30 (_2.ptx:706) setp.lt.f64 %p8, %fd105, %fd20;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0xf20 (_2.ptx:698) bra.uni BB10_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf30 (_2.ptx:706) setp.lt.f64 %p8, %fd105, %fd20;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0xf38 (_2.ptx:707) @%p8 bra BB10_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf70 (_2.ptx:725) shl.b64 %rl64, %rl36, 2;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0xf48 (_2.ptx:711) @%p9 bra BB10_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf70 (_2.ptx:725) shl.b64 %rl64, %rl36, 2;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0xf50 (_2.ptx:712) bra.uni BB10_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf70 (_2.ptx:725) shl.b64 %rl64, %rl36, 2;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0xf60 (_2.ptx:717) bra.uni BB10_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf70 (_2.ptx:725) shl.b64 %rl64, %rl36, 2;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0xf98 (_2.ptx:731) @%p10 bra BB10_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1100 (_2.ptx:801) add.s64 %rl98, %rl98, 1;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0xfa0 (_2.ptx:732) bra.uni BB10_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1100 (_2.ptx:801) add.s64 %rl98, %rl98, 1;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x1068 (_2.ptx:766) @%p13 bra BB10_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10e0 (_2.ptx:793) add.s64 %rl99, %rl99, 8;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x1070 (_2.ptx:767) bra.uni BB10_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10e0 (_2.ptx:793) add.s64 %rl99, %rl99, 8;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x10f8 (_2.ptx:798) @%p14 bra BB10_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1100 (_2.ptx:801) add.s64 %rl98, %rl98, 1;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x1118 (_2.ptx:806) @%p15 bra BB10_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1120 (_2.ptx:809) ld.param.u64 %rl97, [_Z20LJ_Force_thread_atom5sim_t_param_0+72];
GPGPU-Sim PTX: ... end of reconvergence points for _Z20LJ_Force_thread_atom5sim_t
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z20LJ_Force_thread_atom5sim_t'.
GPGPU-Sim PTX: instruction assembly for function '_Z11EAM_Force_25sim_t'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11EAM_Force_25sim_t'...
GPGPU-Sim PTX: Finding dominators for '_Z11EAM_Force_25sim_t'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11EAM_Force_25sim_t'...
GPGPU-Sim PTX: Finding postdominators for '_Z11EAM_Force_25sim_t'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11EAM_Force_25sim_t'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11EAM_Force_25sim_t'...
GPGPU-Sim PTX: reconvergence points for _Z11EAM_Force_25sim_t...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1230 (_2.ptx:866) @%p1 bra BB11_4;
GPGPU-Sim PTX:    immediate post dominator      @ 
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1260 (_2.ptx:876) @%p2 bra BB11_4;
GPGPU-Sim PTX:    immediate post dominator      @ 
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x12a0 (_2.ptx:889) @%p3 bra BB11_4;
GPGPU-Sim PTX:    immediate post dominator      @ 
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x12d0 (_2.ptx:898) @%p4 bra BB11_5;
GPGPU-Sim PTX:    immediate post dominator      @ 
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1350 (_2.ptx:928) @%p5 bra BB11_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1380 (_2.ptx:940) mov.f64 %fd6, %fd30;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1370 (_2.ptx:934) bra.uni BB11_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1380 (_2.ptx:940) mov.f64 %fd6, %fd30;
GPGPU-Sim PTX: ... end of reconvergence points for _Z11EAM_Force_25sim_t
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11EAM_Force_25sim_t'.
GPGPU-Sim PTX: instruction assembly for function '_Z17copy_halos_kernel5sim_t'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17copy_halos_kernel5sim_t'...
GPGPU-Sim PTX: Finding dominators for '_Z17copy_halos_kernel5sim_t'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17copy_halos_kernel5sim_t'...
GPGPU-Sim PTX: Finding postdominators for '_Z17copy_halos_kernel5sim_t'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17copy_halos_kernel5sim_t'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17copy_halos_kernel5sim_t'...
GPGPU-Sim PTX: reconvergence points for _Z17copy_halos_kernel5sim_t...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x14f8 (_2.ptx:1015) @%p1 bra BB12_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1750 (_2.ptx:1125) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1528 (_2.ptx:1025) @%p2 bra BB12_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1750 (_2.ptx:1125) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1568 (_2.ptx:1038) @%p3 bra BB12_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1750 (_2.ptx:1125) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1598 (_2.ptx:1047) @%p4 bra BB12_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1750 (_2.ptx:1125) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17copy_halos_kernel5sim_t
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17copy_halos_kernel5sim_t'.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: instruction assembly for function '_Z21EAM_Force_thread_atomILi1EEv5sim_t'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z21EAM_Force_thread_atomILi1EEv5sim_t'...
GPGPU-Sim PTX: Finding dominators for '_Z21EAM_Force_thread_atomILi1EEv5sim_t'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z21EAM_Force_thread_atomILi1EEv5sim_t'...
GPGPU-Sim PTX: Finding postdominators for '_Z21EAM_Force_thread_atomILi1EEv5sim_t'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z21EAM_Force_thread_atomILi1EEv5sim_t'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z21EAM_Force_thread_atomILi1EEv5sim_t'...
GPGPU-Sim PTX: reconvergence points for _Z21EAM_Force_thread_atomILi1EEv5sim_t...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1788 (_2.ptx:1150) @%p1 bra BB13_2;
GPGPU-Sim PTX:    immediate post dominator      @ 
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1868 (_2.ptx:1192) @%p2 bra BB13_3;
GPGPU-Sim PTX:    immediate post dominator      @ 
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x18a0 (_2.ptx:1206) @%p3 bra BB13_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1da0 (_2.ptx:1445) ld.param.u64 %rl89, [_Z21EAM_Force_thread_atomILi1EEv5sim_t_param_0+96];
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x18d0 (_2.ptx:1213) bra.uni BB13_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1da0 (_2.ptx:1445) ld.param.u64 %rl89, [_Z21EAM_Force_thread_atomILi1EEv5sim_t_param_0+96];
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1a20 (_2.ptx:1272) @%p4 bra BB13_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d80 (_2.ptx:1437) ld.u32 %r63, [%rl27];
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1a28 (_2.ptx:1273) bra.uni BB13_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d80 (_2.ptx:1437) ld.u32 %r63, [%rl27];
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1af0 (_2.ptx:1309) @%p7 bra BB13_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d60 (_2.ptx:1428) ld.u32 %r61, [%rl31];
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1af8 (_2.ptx:1310) bra.uni BB13_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d60 (_2.ptx:1428) ld.u32 %r61, [%rl31];
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x1d78 (_2.ptx:1433) @%p9 bra BB13_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d80 (_2.ptx:1437) ld.u32 %r63, [%rl27];
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x1d98 (_2.ptx:1442) @%p10 bra BB13_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1da0 (_2.ptx:1445) ld.param.u64 %rl89, [_Z21EAM_Force_thread_atomILi1EEv5sim_t_param_0+96];
GPGPU-Sim PTX: ... end of reconvergence points for _Z21EAM_Force_thread_atomILi1EEv5sim_t
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z21EAM_Force_thread_atomILi1EEv5sim_t'.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: instruction assembly for function '_Z31EAM_Force_thread_atom_warp_syncILi1EEv5sim_t'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z31EAM_Force_thread_atom_warp_syncILi1EEv5sim_t'...
GPGPU-Sim PTX: Finding dominators for '_Z31EAM_Force_thread_atom_warp_syncILi1EEv5sim_t'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z31EAM_Force_thread_atom_warp_syncILi1EEv5sim_t'...
GPGPU-Sim PTX: Finding postdominators for '_Z31EAM_Force_thread_atom_warp_syncILi1EEv5sim_t'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z31EAM_Force_thread_atom_warp_syncILi1EEv5sim_t'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z31EAM_Force_thread_atom_warp_syncILi1EEv5sim_t'...
GPGPU-Sim PTX: reconvergence points for _Z31EAM_Force_thread_atom_warp_syncILi1EEv5sim_t...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1e70 (_2.ptx:1496) @%p1 bra BB14_2;
GPGPU-Sim PTX:    immediate post dominator      @ 
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1f50 (_2.ptx:1538) @%p2 bra BB14_3;
GPGPU-Sim PTX:    immediate post dominator      @ 
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1f88 (_2.ptx:1552) @%p3 bra BB14_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2488 (_2.ptx:1791) ld.param.u64 %rl89, [_Z31EAM_Force_thread_atom_warp_syncILi1EEv5sim_t_param_0+96];
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1fb8 (_2.ptx:1559) bra.uni BB14_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2488 (_2.ptx:1791) ld.param.u64 %rl89, [_Z31EAM_Force_thread_atom_warp_syncILi1EEv5sim_t_param_0+96];
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x2108 (_2.ptx:1618) @%p4 bra BB14_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2468 (_2.ptx:1783) ld.u32 %r63, [%rl27];
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2110 (_2.ptx:1619) bra.uni BB14_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2468 (_2.ptx:1783) ld.u32 %r63, [%rl27];
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x21d8 (_2.ptx:1655) @%p7 bra BB14_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2448 (_2.ptx:1774) ld.u32 %r61, [%rl31];
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x21e0 (_2.ptx:1656) bra.uni BB14_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2448 (_2.ptx:1774) ld.u32 %r61, [%rl31];
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2460 (_2.ptx:1779) @%p9 bra BB14_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2468 (_2.ptx:1783) ld.u32 %r63, [%rl27];
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x2480 (_2.ptx:1788) @%p10 bra BB14_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2488 (_2.ptx:1791) ld.param.u64 %rl89, [_Z31EAM_Force_thread_atom_warp_syncILi1EEv5sim_t_param_0+96];
GPGPU-Sim PTX: ... end of reconvergence points for _Z31EAM_Force_thread_atom_warp_syncILi1EEv5sim_t
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z31EAM_Force_thread_atom_warp_syncILi1EEv5sim_t'.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: instruction assembly for function '_Z17EAM_Force_cta_boxILi1EEv5sim_t'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17EAM_Force_cta_boxILi1EEv5sim_t'...
GPGPU-Sim PTX: Finding dominators for '_Z17EAM_Force_cta_boxILi1EEv5sim_t'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17EAM_Force_cta_boxILi1EEv5sim_t'...
GPGPU-Sim PTX: Finding postdominators for '_Z17EAM_Force_cta_boxILi1EEv5sim_t'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17EAM_Force_cta_boxILi1EEv5sim_t'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17EAM_Force_cta_boxILi1EEv5sim_t'...
GPGPU-Sim PTX: reconvergence points for _Z17EAM_Force_cta_boxILi1EEv5sim_t...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2580 (_2.ptx:1851) @%p3 bra BB15_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2658 (_2.ptx:1893) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2680 (_2.ptx:1900) @!%p1 bra BB15_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27a8 (_2.ptx:1956) setp.lt.s32 %p4, %r7, 1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x27b0 (_2.ptx:1957) @%p4 bra BB15_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3270 (_2.ptx:2453) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x2808 (_2.ptx:1976) @%p6 bra BB15_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2990 (_2.ptx:2044) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x29a0 (_2.ptx:2047) @%p7 bra BB15_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3250 (_2.ptx:2444) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x29d0 (_2.ptx:2059) @%p8 bra BB15_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3238 (_2.ptx:2437) add.s32 %r201, %r201, 4;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x2a18 (_2.ptx:2072) @%p9 bra BB15_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d80 (_2.ptx:2236) cvt.u64.u32 %rl97, %r25;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2a30 (_2.ptx:2078) @%p11 bra BB15_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d80 (_2.ptx:2236) cvt.u64.u32 %rl97, %r25;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2af8 (_2.ptx:2110) @%p14 bra BB15_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d68 (_2.ptx:2229) add.s32 %r202, %r202, 32;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x2b00 (_2.ptx:2111) bra.uni BB15_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d68 (_2.ptx:2229) add.s32 %r202, %r202, 32;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x2d78 (_2.ptx:2232) bra.uni BB15_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a10 (_2.ptx:2071) setp.gt.s32 %p9, %r203, 3;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x3128 (_2.ptx:2390) @%p16 bra BB15_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3238 (_2.ptx:2437) add.s32 %r201, %r201, 4;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x3248 (_2.ptx:2440) @%p17 bra BB15_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3250 (_2.ptx:2444) bar.sync 0;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x3268 (_2.ptx:2449) @%p18 bra BB15_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3270 (_2.ptx:2453) bar.sync 0;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x3278 (_2.ptx:2455) @%p1 bra BB15_23;
GPGPU-Sim PTX:    immediate post dominator      @ 
GPGPU-Sim PTX: ... end of reconvergence points for _Z17EAM_Force_cta_boxILi1EEv5sim_t
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17EAM_Force_cta_boxILi1EEv5sim_t'.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: Warning %p1 was declared previous at _2.ptx:2531 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at _2.ptx:2531 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at _2.ptx:2531 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at _2.ptx:2531 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z21EAM_Force_cta_box_aggILi1EEv5sim_t'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z21EAM_Force_cta_box_aggILi1EEv5sim_t'...
GPGPU-Sim PTX: Finding dominators for '_Z21EAM_Force_cta_box_aggILi1EEv5sim_t'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z21EAM_Force_cta_box_aggILi1EEv5sim_t'...
GPGPU-Sim PTX: Finding postdominators for '_Z21EAM_Force_cta_box_aggILi1EEv5sim_t'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z21EAM_Force_cta_box_aggILi1EEv5sim_t'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z21EAM_Force_cta_box_aggILi1EEv5sim_t'...
GPGPU-Sim PTX: reconvergence points for _Z21EAM_Force_cta_box_aggILi1EEv5sim_t...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x34d0 (_2.ptx:2572) @%p6 bra BB16_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35a0 (_2.ptx:2613) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x35c0 (_2.ptx:2619) @!%p1 bra BB16_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36e8 (_2.ptx:2675) setp.lt.s32 %p7, %r7, 1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x36f0 (_2.ptx:2676) @%p7 bra BB16_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4708 (_2.ptx:3448) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x3748 (_2.ptx:2695) @%p9 bra BB16_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38d0 (_2.ptx:2763) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x38e0 (_2.ptx:2766) @%p10 bra BB16_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x46e8 (_2.ptx:3439) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x3970 (_2.ptx:2794) @%p16 bra BB16_25;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x46d0 (_2.ptx:3432) add.s32 %r291, %r291, 4;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x3a90 (_2.ptx:2848) @!%p20 bra BB16_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ac8 (_2.ptx:2862) popc.b32 %r18, %r97;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x3ba0 (_2.ptx:2906) @!%p24 bra BB16_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3be8 (_2.ptx:2922) popc.b32 %r139, %r114;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x3cc8 (_2.ptx:2968) @!%p28 bra BB16_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d10 (_2.ptx:2984) popc.b32 %r158, %r132;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x3df0 (_2.ptx:3030) @!%p32 bra BB16_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e38 (_2.ptx:3046) popc.b32 %r170, %r151;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x3e50 (_2.ptx:3052) @%p33 bra BB16_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4200 (_2.ptx:3228) cvt.u64.u32 %rl147, %r36;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x3e80 (_2.ptx:3059) bra.uni BB16_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4200 (_2.ptx:3228) cvt.u64.u32 %rl147, %r36;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x41f8 (_2.ptx:3224) @%p37 bra BB16_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4200 (_2.ptx:3228) cvt.u64.u32 %rl147, %r36;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x45a0 (_2.ptx:3380) @%p38 bra BB16_25;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x46d0 (_2.ptx:3432) add.s32 %r291, %r291, 4;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x46e0 (_2.ptx:3435) @%p39 bra BB16_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x46e8 (_2.ptx:3439) bar.sync 0;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x4700 (_2.ptx:3444) @%p40 bra BB16_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4708 (_2.ptx:3448) bar.sync 0;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x4710 (_2.ptx:3450) @%p1 bra BB16_29;
GPGPU-Sim PTX:    immediate post dominator      @ 
GPGPU-Sim PTX: ... end of reconvergence points for _Z21EAM_Force_cta_box_aggILi1EEv5sim_t
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z21EAM_Force_cta_box_aggILi1EEv5sim_t'.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: instruction assembly for function '_Z21EAM_Force_thread_atomILi3EEv5sim_t'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z21EAM_Force_thread_atomILi3EEv5sim_t'...
GPGPU-Sim PTX: Finding dominators for '_Z21EAM_Force_thread_atomILi3EEv5sim_t'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z21EAM_Force_thread_atomILi3EEv5sim_t'...
GPGPU-Sim PTX: Finding postdominators for '_Z21EAM_Force_thread_atomILi3EEv5sim_t'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z21EAM_Force_thread_atomILi3EEv5sim_t'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z21EAM_Force_thread_atomILi3EEv5sim_t'...
GPGPU-Sim PTX: reconvergence points for _Z21EAM_Force_thread_atomILi3EEv5sim_t...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x48d8 (_2.ptx:3542) @%p1 bra BB17_2;
GPGPU-Sim PTX:    immediate post dominator      @ 
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x49c0 (_2.ptx:3585) @%p2 bra BB17_3;
GPGPU-Sim PTX:    immediate post dominator      @ 
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x4a48 (_2.ptx:3613) @%p3 bra BB17_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4e48 (_2.ptx:3812) st.f64 [%rl38], %fd97;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x4a50 (_2.ptx:3614) bra.uni BB17_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4e48 (_2.ptx:3812) st.f64 [%rl38], %fd97;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x4b80 (_2.ptx:3670) @%p4 bra BB17_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4e28 (_2.ptx:3803) ld.u32 %r60, [%rl41];
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x4b88 (_2.ptx:3671) bra.uni BB17_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4e28 (_2.ptx:3803) ld.u32 %r60, [%rl41];
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x4c58 (_2.ptx:3708) @%p7 bra BB17_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4e08 (_2.ptx:3794) ld.u32 %r58, [%rl46];
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x4c60 (_2.ptx:3709) bra.uni BB17_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4e08 (_2.ptx:3794) ld.u32 %r58, [%rl46];
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x4e20 (_2.ptx:3799) @%p9 bra BB17_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4e28 (_2.ptx:3803) ld.u32 %r60, [%rl41];
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x4e40 (_2.ptx:3808) @%p10 bra BB17_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4e48 (_2.ptx:3812) st.f64 [%rl38], %fd97;
GPGPU-Sim PTX: ... end of reconvergence points for _Z21EAM_Force_thread_atomILi3EEv5sim_t
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z21EAM_Force_thread_atomILi3EEv5sim_t'.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: instruction assembly for function '_Z31EAM_Force_thread_atom_warp_syncILi3EEv5sim_t'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z31EAM_Force_thread_atom_warp_syncILi3EEv5sim_t'...
GPGPU-Sim PTX: Finding dominators for '_Z31EAM_Force_thread_atom_warp_syncILi3EEv5sim_t'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z31EAM_Force_thread_atom_warp_syncILi3EEv5sim_t'...
GPGPU-Sim PTX: Finding postdominators for '_Z31EAM_Force_thread_atom_warp_syncILi3EEv5sim_t'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z31EAM_Force_thread_atom_warp_syncILi3EEv5sim_t'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z31EAM_Force_thread_atom_warp_syncILi3EEv5sim_t'...
GPGPU-Sim PTX: reconvergence points for _Z31EAM_Force_thread_atom_warp_syncILi3EEv5sim_t...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4ea8 (_2.ptx:3845) @%p1 bra BB18_2;
GPGPU-Sim PTX:    immediate post dominator      @ 
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x4f90 (_2.ptx:3888) @%p2 bra BB18_3;
GPGPU-Sim PTX:    immediate post dominator      @ 
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x5018 (_2.ptx:3916) @%p3 bra BB18_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5418 (_2.ptx:4115) st.f64 [%rl38], %fd97;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x5020 (_2.ptx:3917) bra.uni BB18_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5418 (_2.ptx:4115) st.f64 [%rl38], %fd97;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x5150 (_2.ptx:3973) @%p4 bra BB18_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x53f8 (_2.ptx:4106) ld.u32 %r60, [%rl41];
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x5158 (_2.ptx:3974) bra.uni BB18_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x53f8 (_2.ptx:4106) ld.u32 %r60, [%rl41];
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x5228 (_2.ptx:4011) @%p7 bra BB18_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x53d8 (_2.ptx:4097) ld.u32 %r58, [%rl46];
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x5230 (_2.ptx:4012) bra.uni BB18_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x53d8 (_2.ptx:4097) ld.u32 %r58, [%rl46];
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x53f0 (_2.ptx:4102) @%p9 bra BB18_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x53f8 (_2.ptx:4106) ld.u32 %r60, [%rl41];
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x5410 (_2.ptx:4111) @%p10 bra BB18_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5418 (_2.ptx:4115) st.f64 [%rl38], %fd97;
GPGPU-Sim PTX: ... end of reconvergence points for _Z31EAM_Force_thread_atom_warp_syncILi3EEv5sim_t
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z31EAM_Force_thread_atom_warp_syncILi3EEv5sim_t'.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: instruction assembly for function '_Z17EAM_Force_cta_boxILi3EEv5sim_t'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17EAM_Force_cta_boxILi3EEv5sim_t'...
GPGPU-Sim PTX: Finding dominators for '_Z17EAM_Force_cta_boxILi3EEv5sim_t'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17EAM_Force_cta_boxILi3EEv5sim_t'...
GPGPU-Sim PTX: Finding postdominators for '_Z17EAM_Force_cta_boxILi3EEv5sim_t'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17EAM_Force_cta_boxILi3EEv5sim_t'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17EAM_Force_cta_boxILi3EEv5sim_t'...
GPGPU-Sim PTX: reconvergence points for _Z17EAM_Force_cta_boxILi3EEv5sim_t...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x5490 (_2.ptx:4155) @%p3 bra BB19_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5590 (_2.ptx:4203) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x55b8 (_2.ptx:4210) @!%p1 bra BB19_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x56e0 (_2.ptx:4266) setp.lt.s32 %p4, %r7, 1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x56e8 (_2.ptx:4267) @%p4 bra BB19_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5fd8 (_2.ptx:4687) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x5740 (_2.ptx:4286) @%p6 bra BB19_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x58f0 (_2.ptx:4360) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x5900 (_2.ptx:4363) @%p7 bra BB19_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5fb8 (_2.ptx:4678) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x5930 (_2.ptx:4375) @%p8 bra BB19_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5fa0 (_2.ptx:4671) add.s32 %r184, %r184, 4;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x5968 (_2.ptx:4386) @%p9 bra BB19_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5c30 (_2.ptx:4523) cvt.u64.u32 %rl100, %r25;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x5980 (_2.ptx:4392) @%p11 bra BB19_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5c30 (_2.ptx:4523) cvt.u64.u32 %rl100, %r25;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x5a48 (_2.ptx:4424) @%p14 bra BB19_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5c18 (_2.ptx:4516) add.s32 %r185, %r185, 32;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x5a50 (_2.ptx:4425) bra.uni BB19_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5c18 (_2.ptx:4516) add.s32 %r185, %r185, 32;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x5c28 (_2.ptx:4519) bra.uni BB19_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5960 (_2.ptx:4385) setp.gt.s32 %p9, %r186, 3;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x5ee8 (_2.ptx:4637) @%p16 bra BB19_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5fa0 (_2.ptx:4671) add.s32 %r184, %r184, 4;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x5fb0 (_2.ptx:4674) @%p17 bra BB19_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5fb8 (_2.ptx:4678) bar.sync 0;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x5fd0 (_2.ptx:4683) @%p18 bra BB19_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5fd8 (_2.ptx:4687) bar.sync 0;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x5fe0 (_2.ptx:4689) @%p1 bra BB19_23;
GPGPU-Sim PTX:    immediate post dominator      @ 
GPGPU-Sim PTX: ... end of reconvergence points for _Z17EAM_Force_cta_boxILi3EEv5sim_t
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17EAM_Force_cta_boxILi3EEv5sim_t'.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: Warning %p1 was declared previous at _2.ptx:4746 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at _2.ptx:4746 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at _2.ptx:4746 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at _2.ptx:4746 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z21EAM_Force_cta_box_aggILi3EEv5sim_t'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z21EAM_Force_cta_box_aggILi3EEv5sim_t'...
GPGPU-Sim PTX: Finding dominators for '_Z21EAM_Force_cta_box_aggILi3EEv5sim_t'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z21EAM_Force_cta_box_aggILi3EEv5sim_t'...
GPGPU-Sim PTX: Finding postdominators for '_Z21EAM_Force_cta_box_aggILi3EEv5sim_t'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z21EAM_Force_cta_box_aggILi3EEv5sim_t'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z21EAM_Force_cta_box_aggILi3EEv5sim_t'...
GPGPU-Sim PTX: reconvergence points for _Z21EAM_Force_cta_box_aggILi3EEv5sim_t...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x6188 (_2.ptx:4781) @%p6 bra BB20_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6280 (_2.ptx:4828) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x62a0 (_2.ptx:4834) @!%p1 bra BB20_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x63c8 (_2.ptx:4890) setp.lt.s32 %p7, %r7, 1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x63d0 (_2.ptx:4891) @%p7 bra BB20_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7278 (_2.ptx:5604) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x6428 (_2.ptx:4910) @%p9 bra BB20_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x65d8 (_2.ptx:4984) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x65e8 (_2.ptx:4987) @%p10 bra BB20_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7258 (_2.ptx:5595) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x6678 (_2.ptx:5015) @%p16 bra BB20_25;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7240 (_2.ptx:5588) add.s32 %r280, %r280, 4;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x6798 (_2.ptx:5069) @!%p20 bra BB20_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x67e8 (_2.ptx:5087) popc.b32 %r18, %r101;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x68c0 (_2.ptx:5131) @!%p24 bra BB20_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6920 (_2.ptx:5151) popc.b32 %r147, %r120;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x6a00 (_2.ptx:5197) @!%p28 bra BB20_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6a60 (_2.ptx:5217) popc.b32 %r168, %r140;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x6b40 (_2.ptx:5263) @!%p32 bra BB20_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ba0 (_2.ptx:5283) popc.b32 %r182, %r161;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x6bb8 (_2.ptx:5289) @%p33 bra BB20_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6eb0 (_2.ptx:5436) cvt.u64.u32 %rl149, %r36;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x6bd8 (_2.ptx:5294) bra.uni BB20_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6eb0 (_2.ptx:5436) cvt.u64.u32 %rl149, %r36;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x6ea8 (_2.ptx:5432) @%p37 bra BB20_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6eb0 (_2.ptx:5436) cvt.u64.u32 %rl149, %r36;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x7160 (_2.ptx:5548) @%p38 bra BB20_25;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7240 (_2.ptx:5588) add.s32 %r280, %r280, 4;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x7250 (_2.ptx:5591) @%p39 bra BB20_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7258 (_2.ptx:5595) bar.sync 0;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x7270 (_2.ptx:5600) @%p40 bra BB20_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7278 (_2.ptx:5604) bar.sync 0;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x7280 (_2.ptx:5606) @%p1 bra BB20_29;
GPGPU-Sim PTX:    immediate post dominator      @ 
GPGPU-Sim PTX: ... end of reconvergence points for _Z21EAM_Force_cta_box_aggILi3EEv5sim_t
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z21EAM_Force_cta_box_aggILi3EEv5sim_t'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _2.ptx
Adding _cuobjdump_1.ptx with cubin handle 2
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_6UlUZM"
Running: cat _ptx_6UlUZM | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_lEuICq
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_lEuICq --output-file  /dev/null 2> _ptx_6UlUZMinfo"
GPGPU-Sim PTX: Kernel '_Z21EAM_Force_thread_atomILi1EEv5sim_t' : regs=32, lmem=0, smem=0, cmem=620
GPGPU-Sim PTX: Kernel '_Z21EAM_Force_thread_atomILi3EEv5sim_t' : regs=32, lmem=0, smem=0, cmem=620
GPGPU-Sim PTX: Kernel '_Z17EAM_Force_cta_boxILi1EEv5sim_t' : regs=50, lmem=0, smem=0, cmem=620
GPGPU-Sim PTX: Kernel '_Z17EAM_Force_cta_boxILi3EEv5sim_t' : regs=42, lmem=0, smem=0, cmem=620
GPGPU-Sim PTX: Kernel '_Z11EAM_Force_25sim_t' : regs=21, lmem=0, smem=0, cmem=608
GPGPU-Sim PTX: Kernel '_Z21EAM_Force_cta_box_aggILi1EEv5sim_t' : regs=56, lmem=0, smem=0, cmem=620
GPGPU-Sim PTX: Kernel '_Z21EAM_Force_cta_box_aggILi3EEv5sim_t' : regs=47, lmem=0, smem=0, cmem=620
GPGPU-Sim PTX: Kernel '_Z17copy_halos_kernel5sim_t' : regs=18, lmem=0, smem=0, cmem=608
GPGPU-Sim PTX: Kernel '_Z31EAM_Force_thread_atom_warp_syncILi1EEv5sim_t' : regs=32, lmem=0, smem=0, cmem=620
GPGPU-Sim PTX: Kernel '_Z31EAM_Force_thread_atom_warp_syncILi3EEv5sim_t' : regs=32, lmem=0, smem=0, cmem=620
GPGPU-Sim PTX: Kernel '_Z20LJ_Force_thread_atom5sim_t' : regs=32, lmem=0, smem=0, cmem=652
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_6UlUZM _ptx2_lEuICq _ptx_6UlUZMinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z17EAM_Force_cta_boxILi3EEv5sim_t : hostFun 0x0x408b90, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z31EAM_Force_thread_atom_warp_syncILi3EEv5sim_t : hostFun 0x0x408bb0, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z21EAM_Force_thread_atomILi3EEv5sim_t : hostFun 0x0x408bd0, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z21EAM_Force_cta_box_aggILi1EEv5sim_t : hostFun 0x0x408bf0, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z17EAM_Force_cta_boxILi1EEv5sim_t : hostFun 0x0x408c10, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z31EAM_Force_thread_atom_warp_syncILi1EEv5sim_t : hostFun 0x0x408c30, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z21EAM_Force_thread_atomILi1EEv5sim_t : hostFun 0x0x408c50, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z17copy_halos_kernel5sim_t : hostFun 0x0x408700, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z11EAM_Force_25sim_t : hostFun 0x0x408760, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z20LJ_Force_thread_atom5sim_t : hostFun 0x0x4087c0, fat_cubin_handle = 2
  Precision = double
Command line params:
  Method = thread_atom_warp_sync
  Input file = 
  EAM flag = 1
  Potential dir = pots
  Potential name = ag
  Periodic = 1
  Use GPU = 1
  Number of unit cells = 6 x 6 x 6
  Box factor = 1
  Simulation temperature = 0
  Deformation gradient = 1
EAM potential values:
  cutoff = 5.542000e+00
  mass = 1.079000e+02
  lattice = 4.090000e+00
  phi potentials = 3000
nbx(0): size = 6, bounds = 2.454000e+01, cutoff = 5.542000e+00, box factor = 1.000000e+00, strain = 1.000000e+00
nbx(1): size = 6, bounds = 2.454000e+01, cutoff = 5.542000e+00, box factor = 1.000000e+00, strain = 1.000000e+00
nbx(2): size = 6, bounds = 2.454000e+01, cutoff = 5.542000e+00, box factor = 1.000000e+00, strain = 1.000000e+00
Initial condition set
Phi range = [1.001514e+00 .. 5.542000e+00]
Generating Chebychev coefficients: phi, rho, f
Total atoms = 864
Box factor = (1.107001e+00, 1.107001e+00, 1.107001e+00)
dt = 2.187758e+01
Atom count per box range = [13 .. 14]
EAM potential sizes:
  rho = 24048
  phi = 24048
  F = 18056
Device memory allocated
Data copied to device

GPGPU-Sim PTX: cudaLaunch for 0x0x408c30 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z31EAM_Force_thread_atom_warp_syncILi1EEv5sim_t' to stream 0, gridDim= (7,1,1) blockDim = (128,1,1) 
kernel '_Z31EAM_Force_thread_atom_warp_syncILi1EEv5sim_t' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z31EAM_Force_thread_atom_warp_syncILi1EEv5sim_t'
GPGPU-Sim uArch: CTA/core = 8, limited by: regs cta_limit
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z31EAM_Force_thread_atom_warp_syncILi1EEv5sim_t'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z31EAM_Force_thread_atom_warp_syncILi1EEv5sim_t'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z31EAM_Force_thread_atom_warp_syncILi1EEv5sim_t'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z31EAM_Force_thread_atom_warp_syncILi1EEv5sim_t'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z31EAM_Force_thread_atom_warp_syncILi1EEv5sim_t'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z31EAM_Force_thread_atom_warp_syncILi1EEv5sim_t'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 3584 (ipc= 7.2) sim_rate=3584 (inst/sec) elapsed = 0:0:00:01 / Wed Mar 12 13:35:10 2014
GPGPU-Sim uArch: cycles simulated: 4000  inst.: 54688 (ipc=13.7) sim_rate=27344 (inst/sec) elapsed = 0:0:00:02 / Wed Mar 12 13:35:11 2014
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(4,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(4,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 9000  inst.: 289694 (ipc=32.2) sim_rate=96564 (inst/sec) elapsed = 0:0:00:03 / Wed Mar 12 13:35:12 2014
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(0,0,0) tid=(81,0,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(3,0,0) tid=(45,0,0)
GPGPU-Sim uArch: cycles simulated: 15500  inst.: 439464 (ipc=28.4) sim_rate=109866 (inst/sec) elapsed = 0:0:00:04 / Wed Mar 12 13:35:13 2014
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(6,0,0) tid=(43,0,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(5,0,0) tid=(19,0,0)
GPGPU-Sim uArch: cycles simulated: 21000  inst.: 626676 (ipc=29.8) sim_rate=125335 (inst/sec) elapsed = 0:0:00:05 / Wed Mar 12 13:35:14 2014
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(0,0,0) tid=(27,0,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(4,0,0) tid=(87,0,0)
GPGPU-Sim uArch: cycles simulated: 26000  inst.: 804947 (ipc=31.0) sim_rate=134157 (inst/sec) elapsed = 0:0:00:06 / Wed Mar 12 13:35:15 2014
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(4,0,0) tid=(45,0,0)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(4,0,0) tid=(82,0,0)
GPGPU-Sim uArch: cycles simulated: 31500  inst.: 977998 (ipc=31.0) sim_rate=139714 (inst/sec) elapsed = 0:0:00:07 / Wed Mar 12 13:35:16 2014
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(4,0,0) tid=(30,0,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(6,0,0) tid=(91,0,0)
GPGPU-Sim uArch: cycles simulated: 36500  inst.: 1240468 (ipc=34.0) sim_rate=155058 (inst/sec) elapsed = 0:0:00:08 / Wed Mar 12 13:35:17 2014
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(5,0,0) tid=(113,0,0)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(1,0,0) tid=(48,0,0)
GPGPU-Sim uArch: cycles simulated: 41000  inst.: 1442208 (ipc=35.2) sim_rate=160245 (inst/sec) elapsed = 0:0:00:09 / Wed Mar 12 13:35:18 2014
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(5,0,0) tid=(14,0,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(2,0,0) tid=(89,0,0)
GPGPU-Sim uArch: cycles simulated: 47500  inst.: 1605098 (ipc=33.8) sim_rate=160509 (inst/sec) elapsed = 0:0:00:10 / Wed Mar 12 13:35:19 2014
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(0,0,0) tid=(9,0,0)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(0,0,0) tid=(47,0,0)
GPGPU-Sim uArch: cycles simulated: 53000  inst.: 1755590 (ipc=33.1) sim_rate=159599 (inst/sec) elapsed = 0:0:00:11 / Wed Mar 12 13:35:20 2014
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(0,0,0) tid=(110,0,0)
GPGPU-Sim uArch: cycles simulated: 58500  inst.: 1930965 (ipc=33.0) sim_rate=160913 (inst/sec) elapsed = 0:0:00:12 / Wed Mar 12 13:35:21 2014
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(5,0,0) tid=(14,0,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(1,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 64000  inst.: 2097838 (ipc=32.8) sim_rate=161372 (inst/sec) elapsed = 0:0:00:13 / Wed Mar 12 13:35:22 2014
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(4,0,0) tid=(86,0,0)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(4,0,0) tid=(9,0,0)
GPGPU-Sim uArch: cycles simulated: 70000  inst.: 2252538 (ipc=32.2) sim_rate=160895 (inst/sec) elapsed = 0:0:00:14 / Wed Mar 12 13:35:23 2014
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(6,0,0) tid=(30,0,0)
GPGPU-Sim uArch: cycles simulated: 75500  inst.: 2429764 (ipc=32.2) sim_rate=161984 (inst/sec) elapsed = 0:0:00:15 / Wed Mar 12 13:35:24 2014
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(0,0,0) tid=(39,0,0)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(0,0,0) tid=(26,0,0)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(0,0,0) tid=(25,0,0)
GPGPU-Sim uArch: cycles simulated: 81000  inst.: 2650364 (ipc=32.7) sim_rate=165647 (inst/sec) elapsed = 0:0:00:16 / Wed Mar 12 13:35:25 2014
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(4,0,0) tid=(3,0,0)
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(3,0,0) tid=(17,0,0)
GPGPU-Sim uArch: cycles simulated: 86000  inst.: 2878632 (ipc=33.5) sim_rate=169331 (inst/sec) elapsed = 0:0:00:17 / Wed Mar 12 13:35:26 2014
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(2,0,0) tid=(92,0,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(6,0,0) tid=(70,0,0)
GPGPU-Sim uArch: cycles simulated: 91000  inst.: 3049923 (ipc=33.5) sim_rate=169440 (inst/sec) elapsed = 0:0:00:18 / Wed Mar 12 13:35:27 2014
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(5,0,0) tid=(34,0,0)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(3,0,0) tid=(75,0,0)
GPGPU-Sim uArch: cycles simulated: 96500  inst.: 3224289 (ipc=33.4) sim_rate=169699 (inst/sec) elapsed = 0:0:00:19 / Wed Mar 12 13:35:28 2014
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(0,0,0) tid=(124,0,0)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(1,0,0) tid=(36,0,0)
GPGPU-Sim uArch: cycles simulated: 102000  inst.: 3445995 (ipc=33.8) sim_rate=172299 (inst/sec) elapsed = 0:0:00:20 / Wed Mar 12 13:35:29 2014
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(0,0,0) tid=(66,0,0)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(1,0,0) tid=(110,0,0)
GPGPU-Sim uArch: cycles simulated: 107000  inst.: 3650220 (ipc=34.1) sim_rate=173820 (inst/sec) elapsed = 0:0:00:21 / Wed Mar 12 13:35:30 2014
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(5,0,0) tid=(3,0,0)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(3,0,0) tid=(77,0,0)
GPGPU-Sim uArch: cycles simulated: 112000  inst.: 3883097 (ipc=34.7) sim_rate=176504 (inst/sec) elapsed = 0:0:00:22 / Wed Mar 12 13:35:31 2014
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(1,0,0) tid=(10,0,0)
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(3,0,0) tid=(121,0,0)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(5,0,0) tid=(39,0,0)
GPGPU-Sim uArch: cycles simulated: 116500  inst.: 4098948 (ipc=35.2) sim_rate=178215 (inst/sec) elapsed = 0:0:00:23 / Wed Mar 12 13:35:32 2014
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(0,0,0) tid=(7,0,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(4,0,0) tid=(42,0,0)
GPGPU-Sim uArch: cycles simulated: 122000  inst.: 4278096 (ipc=35.1) sim_rate=178254 (inst/sec) elapsed = 0:0:00:24 / Wed Mar 12 13:35:33 2014
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(5,0,0) tid=(113,0,0)
GPGPU-Sim uArch: cycles simulated: 127500  inst.: 4464619 (ipc=35.0) sim_rate=178584 (inst/sec) elapsed = 0:0:00:25 / Wed Mar 12 13:35:34 2014
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(2,0,0) tid=(30,0,0)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(2,0,0) tid=(54,0,0)
GPGPU-Sim uArch: cycles simulated: 133000  inst.: 4664909 (ipc=35.1) sim_rate=179419 (inst/sec) elapsed = 0:0:00:26 / Wed Mar 12 13:35:35 2014
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(4,0,0) tid=(85,0,0)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(1,0,0) tid=(99,0,0)
GPGPU-Sim uArch: cycles simulated: 138000  inst.: 4857278 (ipc=35.2) sim_rate=179899 (inst/sec) elapsed = 0:0:00:27 / Wed Mar 12 13:35:36 2014
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(1,0,0) tid=(5,0,0)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(1,0,0) tid=(86,0,0)
GPGPU-Sim uArch: cycles simulated: 143500  inst.: 5051504 (ipc=35.2) sim_rate=180410 (inst/sec) elapsed = 0:0:00:28 / Wed Mar 12 13:35:37 2014
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(4,0,0) tid=(80,0,0)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(1,0,0) tid=(113,0,0)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(1,0,0) tid=(19,0,0)
GPGPU-Sim uArch: cycles simulated: 148500  inst.: 5256811 (ipc=35.4) sim_rate=181269 (inst/sec) elapsed = 0:0:00:29 / Wed Mar 12 13:35:38 2014
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(2,0,0) tid=(2,0,0)
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(4,0,0) tid=(100,0,0)
GPGPU-Sim uArch: cycles simulated: 153500  inst.: 5483708 (ipc=35.7) sim_rate=182790 (inst/sec) elapsed = 0:0:00:30 / Wed Mar 12 13:35:39 2014
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(0,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(5,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 159000  inst.: 5727687 (ipc=36.0) sim_rate=184764 (inst/sec) elapsed = 0:0:00:31 / Wed Mar 12 13:35:40 2014
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(2,0,0) tid=(16,0,0)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(5,0,0) tid=(8,0,0)
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(3,0,0) tid=(25,0,0)
GPGPU-Sim uArch: cycles simulated: 163500  inst.: 5956868 (ipc=36.4) sim_rate=186152 (inst/sec) elapsed = 0:0:00:32 / Wed Mar 12 13:35:41 2014
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(0,0,0) tid=(94,0,0)
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(5,0,0) tid=(102,0,0)
GPGPU-Sim uArch: cycles simulated: 168500  inst.: 6215147 (ipc=36.9) sim_rate=188337 (inst/sec) elapsed = 0:0:00:33 / Wed Mar 12 13:35:42 2014
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(6,0,0) tid=(46,0,0)
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(3,0,0) tid=(97,0,0)
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(4,0,0) tid=(78,0,0)
GPGPU-Sim uArch: cycles simulated: 173000  inst.: 6457280 (ipc=37.3) sim_rate=189920 (inst/sec) elapsed = 0:0:00:34 / Wed Mar 12 13:35:43 2014
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(1,0,0) tid=(44,0,0)
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(6,0,0) tid=(29,0,0)
GPGPU-Sim uArch: cycles simulated: 178000  inst.: 6720234 (ipc=37.8) sim_rate=192006 (inst/sec) elapsed = 0:0:00:35 / Wed Mar 12 13:35:44 2014
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(5,0,0) tid=(18,0,0)
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(0,0,0) tid=(23,0,0)
GPGPU-Sim uArch: cycles simulated: 182500  inst.: 6935296 (ipc=38.0) sim_rate=192647 (inst/sec) elapsed = 0:0:00:36 / Wed Mar 12 13:35:45 2014
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(4,0,0) tid=(59,0,0)
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(1,0,0) tid=(71,0,0)
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(4,0,0) tid=(32,0,0)
GPGPU-Sim uArch: cycles simulated: 188000  inst.: 7172231 (ipc=38.2) sim_rate=193844 (inst/sec) elapsed = 0:0:00:37 / Wed Mar 12 13:35:46 2014
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(1,0,0) tid=(106,0,0)
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(0,0,0) tid=(85,0,0)
GPGPU-Sim uArch: cycles simulated: 193000  inst.: 7397194 (ipc=38.3) sim_rate=194663 (inst/sec) elapsed = 0:0:00:38 / Wed Mar 12 13:35:47 2014
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(4,0,0) tid=(108,0,0)
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(5,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 198000  inst.: 7597409 (ipc=38.4) sim_rate=194805 (inst/sec) elapsed = 0:0:00:39 / Wed Mar 12 13:35:48 2014
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(1,0,0) tid=(38,0,0)
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(3,0,0) tid=(70,0,0)
GPGPU-Sim uArch: cycles simulated: 203000  inst.: 7818403 (ipc=38.5) sim_rate=195460 (inst/sec) elapsed = 0:0:00:40 / Wed Mar 12 13:35:49 2014
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(4,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(6,0,0) tid=(93,0,0)
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(4,0,0) tid=(58,0,0)
GPGPU-Sim uArch: cycles simulated: 208500  inst.: 8032727 (ipc=38.5) sim_rate=195920 (inst/sec) elapsed = 0:0:00:41 / Wed Mar 12 13:35:50 2014
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(2,0,0) tid=(117,0,0)
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(5,0,0) tid=(32,0,0)
GPGPU-Sim uArch: cycles simulated: 214000  inst.: 8259947 (ipc=38.6) sim_rate=196665 (inst/sec) elapsed = 0:0:00:42 / Wed Mar 12 13:35:51 2014
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(0,0,0) tid=(118,0,0)
ycles simulated: 206000  inst.: 7939287 (ipc=38.5) sim_rate=176428 (inst/sec) elapsed = 0:0:00:45 / Wed Mar 12 13:35:25 2014
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(4,0,0) tid=(58,0,0)
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(2,0,0) tid=(117,0,0)
GPGPU-Sim uArch: cycles simulated: 210500  inst.: 8121104 (ipc=38.6) sim_rate=176545 (inst/sec) elapsed = 0:0:00:46 / Wed Mar 12 13:35:26 2014
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(5,0,0) tid=(32,0,0)
GPGPU-Sim uArch: cycles simulated: 215000  inst.: 8298393 (ipc=38.6) sim_rate=176561 (inst/sec) elapsed = 0:0:00:47 / Wed Mar 12 13:35:27 2014
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(0,0,0) tid=(118,0,0)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(0,0,0) tid=(49,0,0)
GPGPU-Sim uArch: cycles simulated: 220000  inst.: 8498565 (ipc=38.6) sim_rate=177053 (inst/sec) elapsed = 0:0:00:48 / Wed Mar 12 13:35:28 2014
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(3,0,0) tid=(5,0,0)
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(5,0,0) tid=(29,0,0)
GPGPU-Sim uArch: cycles simulated: 224500  inst.: 8701049 (ipc=38.8) sim_rate=177572 (inst/sec) elapsed = 0:0:00:49 / Wed Mar 12 13:35:29 2014
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(0,0,0) tid=(10,0,0)
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(6,0,0) tid=(14,0,0)
GPGPU-Sim uArch: cycles simulated: 229000  inst.: 8897166 (ipc=38.9) sim_rate=177943 (inst/sec) elapsed = 0:0:00:50 / Wed Mar 12 13:35:30 2014
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(4,0,0) tid=(47,0,0)
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(4,0,0) tid=(3,0,0)
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(6,0,0) tid=(61,0,0)
GPGPU-Sim uArch: cycles simulated: 233500  inst.: 9095692 (ipc=39.0) sim_rate=178346 (inst/sec) elapsed = 0:0:00:51 / Wed Mar 12 13:35:31 2014
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(1,0,0) tid=(51,0,0)
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(0,0,0) tid=(115,0,0)
GPGPU-Sim uArch: cycles simulated: 237500  inst.: 9295419 (ipc=39.1) sim_rate=178758 (inst/sec) elapsed = 0:0:00:52 / Wed Mar 12 13:35:32 2014
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(5,0,0) tid=(119,0,0)
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(2,0,0) tid=(54,0,0)
GPGPU-Sim uArch: cycles simulated: 242000  inst.: 9482723 (ipc=39.2) sim_rate=178919 (inst/sec) elapsed = 0:0:00:53 / Wed Mar 12 13:35:33 2014
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(2,0,0) tid=(9,0,0)
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(1,0,0) tid=(28,0,0)
GPGPU-Sim uArch: cycles simulated: 247000  inst.: 9683105 (ipc=39.2) sim_rate=179316 (inst/sec) elapsed = 0:0:00:54 / Wed Mar 12 13:35:34 2014
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(3,0,0) tid=(52,0,0)
GPGPU-Sim uArch: cycles simulated: 251500  inst.: 9862834 (ipc=39.2) sim_rate=179324 (inst/sec) elapsed = 0:0:00:55 / Wed Mar 12 13:35:35 2014
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(4,0,0) tid=(105,0,0)
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(4,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 256500  inst.: 10042740 (ipc=39.2) sim_rate=179334 (inst/sec) elapsed = 0:0:00:56 / Wed Mar 12 13:35:36 2014
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(5,0,0) tid=(15,0,0)
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(1,0,0) tid=(64,0,0)
GPGPU-Sim uArch: cycles simulated: 261000  inst.: 10233938 (ipc=39.2) sim_rate=179542 (inst/sec) elapsed = 0:0:00:57 / Wed Mar 12 13:35:37 2014
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(1,0,0) tid=(50,0,0)
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(2,0,0) tid=(62,0,0)
GPGPU-Sim uArch: cycles simulated: 265500  inst.: 10387381 (ipc=39.1) sim_rate=179092 (inst/sec) elapsed = 0:0:00:58 / Wed Mar 12 13:35:38 2014
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(4,0,0) tid=(60,0,0)
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(3,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 270500  inst.: 10551952 (ipc=39.0) sim_rate=178846 (inst/sec) elapsed = 0:0:00:59 / Wed Mar 12 13:35:39 2014
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(3,0,0) tid=(50,0,0)
GPGPU-Sim uArch: cycles simulated: 275500  inst.: 10724813 (ipc=38.9) sim_rate=178746 (inst/sec) elapsed = 0:0:01:00 / Wed Mar 12 13:35:40 2014
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(2,0,0) tid=(104,0,0)
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(0,0,0) tid=(26,0,0)
GPGPU-Sim uArch: cycles simulated: 280500  inst.: 10886962 (ipc=38.8) sim_rate=178474 (inst/sec) elapsed = 0:0:01:01 / Wed Mar 12 13:35:41 2014
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(5,0,0) tid=(16,0,0)
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(2,0,0) tid=(52,0,0)
GPGPU-Sim uArch: cycles simulated: 285000  inst.: 11046906 (ipc=38.8) sim_rate=178175 (inst/sec) elapsed = 0:0:01:02 / Wed Mar 12 13:35:42 2014
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(4,0,0) tid=(9,0,0)
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(4,0,0) tid=(108,0,0)
GPGPU-Sim uArch: cycles simulated: 290000  inst.: 11248631 (ipc=38.8) sim_rate=178549 (inst/sec) elapsed = 0:0:01:03 / Wed Mar 12 13:35:43 2014
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(0,0,0) tid=(35,0,0)
GPGPU-Sim uArch: cycles simulated: 294500  inst.: 11426611 (ipc=38.8) sim_rate=178540 (inst/sec) elapsed = 0:0:01:04 / Wed Mar 12 13:35:44 2014
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(5,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(5,0,0) tid=(106,0,0)
GPGPU-Sim uArch: cycles simulated: 299000  inst.: 11574866 (ipc=38.7) sim_rate=178074 (inst/sec) elapsed = 0:0:01:05 / Wed Mar 12 13:35:45 2014
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(1,0,0) tid=(10,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (302171,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z31EAM_Force_thread_atom_warp_syncILi1EEv5sim_t').
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(0,0,0) tid=(57,0,0)
GPGPU-Sim uArch: cycles simulated: 303000  inst.: 11750094 (ipc=38.8) sim_rate=178031 (inst/sec) elapsed = 0:0:01:06 / Wed Mar 12 13:35:46 2014
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(3,0,0) tid=(101,0,0)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(3,0,0) tid=(125,0,0)
GPGPU-Sim uArch: cycles simulated: 308000  inst.: 11922008 (ipc=38.7) sim_rate=177940 (inst/sec) elapsed = 0:0:01:07 / Wed Mar 12 13:35:47 2014
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(5,0,0) tid=(36,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (312962,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z31EAM_Force_thread_atom_warp_syncILi1EEv5sim_t').
GPGPU-Sim uArch: cycles simulated: 313000  inst.: 12090135 (ipc=38.6) sim_rate=177796 (inst/sec) elapsed = 0:0:01:08 / Wed Mar 12 13:35:48 2014
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(4,0,0) tid=(126,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (316357,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z31EAM_Force_thread_atom_warp_syncILi1EEv5sim_t').
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(1,0,0) tid=(122,0,0)
GPGPU-Sim uArch: cycles simulated: 319000  inst.: 12223743 (ipc=38.3) sim_rate=177155 (inst/sec) elapsed = 0:0:01:09 / Wed Mar 12 13:35:49 2014
GPGPU-Sim uArch: Shader 3 finished CTA #0 (320635,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z31EAM_Force_thread_atom_warp_syncILi1EEv5sim_t').
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(1,0,0) tid=(73,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (325239,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z31EAM_Force_thread_atom_warp_syncILi1EEv5sim_t').
GPGPU-Sim uArch: cycles simulated: 327000  inst.: 12380318 (ipc=37.9) sim_rate=176861 (inst/sec) elapsed = 0:0:01:10 / Wed Mar 12 13:35:50 2014
GPGPU-Sim uArch: Shader 2 finished CTA #0 (327469,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z31EAM_Force_thread_atom_warp_syncILi1EEv5sim_t').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (327697,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z31EAM_Force_thread_atom_warp_syncILi1EEv5sim_t').
GPGPU-Sim uArch: GPU detected kernel '_Z31EAM_Force_thread_atom_warp_syncILi1EEv5sim_t' finished on shader 4.


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 10 sec (70 sec)
gpgpu_simulation_rate = 176932 (inst/sec)
gpgpu_simulation_rate = 4681 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x408760 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z11EAM_Force_25sim_t' to stream 0, gridDim= (216,1,1) blockDim = (14,1,1) 
kernel '_Z11EAM_Force_25sim_t' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z11EAM_Force_25sim_t'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,327698)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z11EAM_Force_25sim_t'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,327698)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z11EAM_Force_25sim_t'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,327698)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z11EAM_Force_25sim_t'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,327698)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z11EAM_Force_25sim_t'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,327698)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z11EAM_Force_25sim_t'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,327698)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z11EAM_Force_25sim_t'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,327698)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z11EAM_Force_25sim_t'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,327698)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z11EAM_Force_25sim_t'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,327698)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z11EAM_Force_25sim_t'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,327698)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z11EAM_Force_25sim_t'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,327698)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z11EAM_Force_25sim_t'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,327698)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z11EAM_Force_25sim_t'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,327698)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z11EAM_Force_25sim_t'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,327698)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z11EAM_Force_25sim_t'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,327698)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,327698)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,327698)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,327698)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,327698)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,327698)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,327698)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,327698)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,327698)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,327698)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,327698)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,327698)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,327698)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,327698)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,327698)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,327698)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,327698)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,327698)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,327698)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,327698)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,327698)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,327698)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,327698)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,327698)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,327698)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,327698)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,327698)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,327698)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,327698)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,327698)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,327698)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,327698)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,327698)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,327698)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,327698)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,327698)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,327698)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,327698)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,327698)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,327698)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,327698)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,327698)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,327698)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,327698)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,327698)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,327698)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,327698)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,327698)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,327698)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,327698)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,327698)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,327698)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,327698)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,327698)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,327698)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,327698)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,327698)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,327698)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,327698)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,327698)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,327698)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,327698)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,327698)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,327698)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,327698)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,327698)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,327698)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,327698)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,327698)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,327698)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,327698)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,327698)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,327698)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,327698)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,327698)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,327698)
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(7,327698)
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(7,327698)
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(7,327698)
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(7,327698)
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(7,327698)
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(7,327698)
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(7,327698)
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(7,327698)
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(7,327698)
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(7,327698)
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(7,327698)
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(7,327698)
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(7,327698)
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(7,327698)
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(7,327698)
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(8,327698)
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(8,327698)
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(8,327698)
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(8,327698)
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(8,327698)
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(8,327698)
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(8,327698)
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(8,327698)
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(8,327698)
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(8,327698)
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(8,327698)
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(8,327698)
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(8,327698)
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(8,327698)
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(8,327698)
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(83,0,0) tid=(11,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (927,327698), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(928,327698)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (929,327698), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(930,327698)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (931,327698), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(932,327698)
GPGPU-Sim uArch: Shader 1 finished CTA #7 (934,327698), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(935,327698)
GPGPU-Sim uArch: Shader 6 finished CTA #7 (940,327698), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(941,327698)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (941,327698), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(942,327698)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (943,327698), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(944,327698)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (945,327698), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(946,327698)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (946,327698), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(947,327698)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (947,327698), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(948,327698)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (949,327698), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(950,327698)
GPGPU-Sim uArch: Shader 3 finished CTA #6 (951,327698), 7 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (951,327698), 7 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (951,327698), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(952,327698)
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(952,327698)
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(952,327698)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (952,327698), 7 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (952,327698), 6 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (952,327698), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(953,327698)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(953,327698)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(954,327698)
GPGPU-Sim uArch: Shader 4 finished CTA #6 (956,327698), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(957,327698)
GPGPU-Sim uArch: Shader 7 finished CTA #7 (958,327698), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(959,327698)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (960,327698), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(961,327698)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (961,327698), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(962,327698)
GPGPU-Sim uArch: Shader 6 finished CTA #6 (965,327698), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(966,327698)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (974,327698), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(975,327698)
GPGPU-Sim uArch: Shader 7 finished CTA #6 (980,327698), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(981,327698)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (986,327698), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(987,327698)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (999,327698), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(1000,327698)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1013,327698), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1014,327698)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (1022,327698), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(1023,327698)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1023,327698), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1024,327698)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1025,327698), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1026,327698)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (1051,327698), 7 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1051,327698), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1052,327698)
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(1052,327698)
GPGPU-Sim uArch: Shader 6 finished CTA #7 (1053,327698), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(1054,327698)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1065,327698), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1066,327698)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1087,327698), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1088,327698)
GPGPU-Sim uArch: Shader 7 finished CTA #6 (1090,327698), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(1091,327698)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1093,327698), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1094,327698)
GPGPU-Sim uArch: Shader 4 finished CTA #6 (1105,327698), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(1106,327698)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1125,327698), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1126,327698)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1133,327698), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1134,327698)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1145,327698), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1146,327698)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1147,327698), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1147,327698), 6 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1148,327698)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1149,327698)
GPGPU-Sim uArch: Shader 9 finished CTA #7 (1150,327698), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(1151,327698)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1165,327698), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1166,327698)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1167,327698), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1167,327698), 6 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1168,327698)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1169,327698)
GPGPU-Sim uArch: Shader 10 finished CTA #7 (1170,327698), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(1171,327698)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1179,327698), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1179,327698), 6 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1180,327698)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1181,327698)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1182,327698), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1183,327698)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (1187,327698), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(1188,327698)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1190,327698), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1190,327698), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1191,327698)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1191,327698)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1191,327698), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1192,327698)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1194,327698), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #6 (1194,327698), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(1195,327698)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1195,327698)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1196,327698), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1197,327698)
GPGPU-Sim uArch: Shader 7 finished CTA #6 (1198,327698), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(1199,327698)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1199,327698), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1200,327698)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1201,327698), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1201,327698), 6 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1202,327698)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1203,327698)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1208,327698), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1209,327698)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1217,327698), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1217,327698), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1218,327698)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1218,327698)
GPGPU-Sim uArch: Shader 8 finished CTA #7 (1220,327698), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(1221,327698)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1222,327698), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1223,327698)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1227,327698), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1228,327698)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1230,327698), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1231,327698)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1232,327698), 7 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #7 (1232,327698), 6 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1233,327698)
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(1234,327698)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1244,327698), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1245,327698)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1246,327698), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1247,327698)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1250,327698), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(1251,327698)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1256,327698), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1257,327698)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1258,327698), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1259,327698)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1262,327698), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1263,327698)
GPGPU-Sim uArch: Shader 14 finished CTA #6 (1270,327698), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(1271,327698)
GPGPU-Sim uArch: Shader 6 finished CTA #6 (1273,327698), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(1274,327698)
GPGPU-Sim uArch: Shader 7 finished CTA #7 (1277,327698), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(1278,327698)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1279,327698), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1280,327698)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (1281,327698), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(1282,327698)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1287,327698), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1288,327698)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1407,327698), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1408,327698)
GPGPU-Sim uArch: Shader 3 finished CTA #6 (1419,327698), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(1420,327698)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1431,327698), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1432,327698)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (1448,327698), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(1449,327698)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1463,327698), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1464,327698)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (1483,327698), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(1484,327698)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1496,327698), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1497,327698)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (1497,327698), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(1498,327698)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1503,327698), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1504,327698)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1507,327698), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1508,327698)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1508,327698), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1509,327698)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1513,327698), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1514,327698)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1514,327698), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1515,327698)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1516,327698), 7 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1517,327698), 6 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #7 (1518,327698), 7 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1521,327698), 7 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1521,327698), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #6 (1524,327698), 7 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #6 (1528,327698), 6 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #7 (1530,327698), 6 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1531,327698), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1540,327698), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #7 (1541,327698), 6 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1549,327698), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #6 (1556,327698), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1570,327698), 7 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #7 (1573,327698), 7 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1586,327698), 7 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #6 (1588,327698), 7 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1618,327698), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1677,327698), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1690,327698), 6 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1692,327698), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1697,327698), 6 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1707,327698), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1710,327698), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #6 (1711,327698), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #6 (1714,327698), 6 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1717,327698), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #6 (1718,327698), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1720,327698), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #7 (1728,327698), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1748,327698), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1756,327698), 6 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1804,327698), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1841,327698), 7 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #6 (1845,327698), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1849,327698), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1851,327698), 6 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1857,327698), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1859,327698), 6 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1860,327698), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1861,327698), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #7 (1865,327698), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1872,327698), 6 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #6 (1874,327698), 6 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1884,327698), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #6 (1885,327698), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1885,327698), 6 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1891,327698), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1893,327698), 6 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1895,327698), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1899,327698), 6 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #6 (1901,327698), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1904,327698), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1919,327698), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1933,327698), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1936,327698), 2 CTAs running
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(50,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 330198  inst.: 12495039 (ipc=43.9) sim_rate=175986 (inst/sec) elapsed = 0:0:01:11 / Wed Mar 12 13:35:51 2014
GPGPU-Sim uArch: Shader 10 finished CTA #6 (3641,327698), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (3647,327698), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3647,327698), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z11EAM_Force_25sim_t').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (3653,327698), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3653,327698), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #7 (3659,327698), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (3659,327698), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z11EAM_Force_25sim_t').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (3661,327698), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (3665,327698), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z11EAM_Force_25sim_t').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3667,327698), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #6 (3667,327698), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3673,327698), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (3673,327698), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (3679,327698), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (3679,327698), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z11EAM_Force_25sim_t').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3679,327698), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z11EAM_Force_25sim_t').
GPGPU-Sim uArch: Shader 2 finished CTA #5 (3684,327698), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (3685,327698), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (3690,327698), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (3690,327698), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #7 (3691,327698), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (3696,327698), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #7 (3696,327698), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (3697,327698), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (3697,327698), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (3698,327698), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (3703,327698), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3703,327698), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #7 (3704,327698), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #7 (3705,327698), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3709,327698), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z11EAM_Force_25sim_t').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (3709,327698), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (3709,327698), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (3710,327698), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (3711,327698), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (3714,327698), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3715,327698), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (3715,327698), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z11EAM_Force_25sim_t').
GPGPU-Sim uArch: Shader 8 finished CTA #6 (3715,327698), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z11EAM_Force_25sim_t').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (3717,327698), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (3720,327698), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (3721,327698), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (3721,327698), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (3723,327698), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #6 (3724,327698), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #7 (3726,327698), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #7 (3727,327698), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (3727,327698), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (3729,327698), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z11EAM_Force_25sim_t').
GPGPU-Sim uArch: Shader 11 finished CTA #7 (3730,327698), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3733,327698), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z11EAM_Force_25sim_t').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (3733,327698), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z11EAM_Force_25sim_t').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (3735,327698), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z11EAM_Force_25sim_t').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3736,327698), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (3736,327698), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (3739,327698), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z11EAM_Force_25sim_t').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (3742,327698), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #7 (3742,327698), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (3749,327698), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (3752,327698), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (3755,327698), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (3761,327698), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z11EAM_Force_25sim_t').
GPGPU-Sim uArch: Shader 14 finished CTA #5 (3761,327698), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (3767,327698), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z11EAM_Force_25sim_t').
GPGPU-Sim uArch: GPU detected kernel '_Z11EAM_Force_25sim_t' finished on shader 14.


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 11 sec (71 sec)
gpgpu_simulation_rate = 176291 (inst/sec)
gpgpu_simulation_rate = 4668 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x408700 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17copy_halos_kernel5sim_t' to stream 0, gridDim= (216,1,1) blockDim = (14,1,1) 
kernel '_Z17copy_halos_kernel5sim_t' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z17copy_halos_kernel5sim_t'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,331466)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z17copy_halos_kernel5sim_t'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,331466)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z17copy_halos_kernel5sim_t'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,331466)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z17copy_halos_kernel5sim_t'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,331466)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z17copy_halos_kernel5sim_t'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,331466)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z17copy_halos_kernel5sim_t'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,331466)
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z17copy_halos_kernel5sim_t'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,331466)
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z17copy_halos_kernel5sim_t'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,331466)
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z17copy_halos_kernel5sim_t'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,331466)
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z17copy_halos_kernel5sim_t'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,331466)
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z17copy_halos_kernel5sim_t'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,331466)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z17copy_halos_kernel5sim_t'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,331466)
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z17copy_halos_kernel5sim_t'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,331466)
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z17copy_halos_kernel5sim_t'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,331466)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z17copy_halos_kernel5sim_t'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,331466)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,331466)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,331466)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,331466)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,331466)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,331466)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,331466)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,331466)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,331466)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,331466)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,331466)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,331466)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,331466)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,331466)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,331466)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,331466)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,331466)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,331466)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,331466)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,331466)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,331466)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,331466)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,331466)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,331466)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,331466)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,331466)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,331466)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,331466)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,331466)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,331466)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,331466)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,331466)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,331466)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,331466)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,331466)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,331466)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,331466)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,331466)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,331466)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,331466)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,331466)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,331466)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,331466)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,331466)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,331466)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,331466)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,331466)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,331466)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,331466)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,331466)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,331466)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,331466)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,331466)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,331466)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,331466)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,331466)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,331466)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,331466)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,331466)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,331466)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,331466)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,331466)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,331466)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,331466)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,331466)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,331466)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,331466)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,331466)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,331466)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,331466)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,331466)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,331466)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,331466)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,331466)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,331466)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,331466)
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(7,331466)
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(7,331466)
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(7,331466)
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(7,331466)
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(7,331466)
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(7,331466)
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(7,331466)
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(7,331466)
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(7,331466)
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(7,331466)
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(7,331466)
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(7,331466)
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(7,331466)
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(7,331466)
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(7,331466)
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(8,331466)
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(8,331466)
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(8,331466)
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(8,331466)
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(8,331466)
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(8,331466)
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(8,331466)
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(8,331466)
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(8,331466)
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(8,331466)
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(8,331466)
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(8,331466)
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(8,331466)
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(8,331466)
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(8,331466)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1000,331466), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1001,331466)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1002,331466), 7 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1002,331466), 6 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1003,331466)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1004,331466)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1004,331466), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1005,331466)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1005,331466), 7 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #7 (1005,331466), 6 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1006,331466)
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(1007,331466)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1009,331466), 7 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1009,331466), 6 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1010,331466)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1011,331466)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1012,331466), 7 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1012,331466), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1013,331466)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1013,331466)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1014,331466), 7 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #7 (1014,331466), 6 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1015,331466)
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(1016,331466)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1021,331466), 7 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1021,331466), 6 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1022,331466)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1023,331466)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1024,331466), 7 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1024,331466), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1025,331466)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1025,331466)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1026,331466), 7 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #7 (1026,331466), 6 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1027,331466)
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(1028,331466)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1030,331466), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1031,331466)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1032,331466), 7 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #6 (1032,331466), 6 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1033,331466)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1033,331466), 6 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1034,331466)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1034,331466), 6 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(1035,331466)
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(1036,331466)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1036,331466), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1037,331466)
GPGPU-Sim uArch: Shader 6 finished CTA #6 (1038,331466), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(1039,331466)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1043,331466), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1044,331466)
GPGPU-Sim uArch: Shader 7 finished CTA #6 (1045,331466), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(1046,331466)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1048,331466), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1049,331466)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1050,331466), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #7 (1050,331466), 6 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1051,331466)
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(1052,331466)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1052,331466), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1052,331466), 6 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1053,331466)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(1054,331466)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1054,331466), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1055,331466)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1056,331466), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1056,331466), 6 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1057,331466)
GPGPU-Sim uArch: Shader 8 finished CTA #6 (1057,331466), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(1058,331466)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1058,331466)
GPGPU-Sim uArch: Shader 9 finished CTA #7 (1059,331466), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(1060,331466)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1060,331466), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1061,331466)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1062,331466), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1062,331466), 6 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1063,331466)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1064,331466)
GPGPU-Sim uArch: Shader 10 finished CTA #7 (1065,331466), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(1066,331466)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1066,331466), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1067,331466)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1068,331466), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1068,331466), 6 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1069,331466)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1070,331466)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1071,331466), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1071,331466), 6 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #7 (1071,331466), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1072,331466)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1072,331466), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1073,331466)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1073,331466)
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(1074,331466)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1074,331466), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1075,331466)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1078,331466), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1079,331466)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1080,331466), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1081,331466)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1084,331466), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1085,331466)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1086,331466), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1086,331466), 6 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1087,331466)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1088,331466)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1089,331466), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #7 (1089,331466), 6 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(1090,331466)
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(1091,331466)
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(149,0,0) tid=(4,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1445,331466), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1446,331466)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1450,331466), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1451,331466)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1461,331466), 7 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1461,331466), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1462,331466)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1462,331466)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1470,331466), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1471,331466)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1480,331466), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1481,331466)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1487,331466), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1488,331466)
GPGPU-Sim uArch: cycles simulated: 332966  inst.: 12602714 (ipc=57.4) sim_rate=175037 (inst/sec) elapsed = 0:0:01:12 / Wed Mar 12 13:35:52 2014
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1601,331466), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1602,331466)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (2104,331466), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(2105,331466)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2106,331466), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2107,331466)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2214,331466), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2215,331466)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (2215,331466), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(2216,331466)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2265,331466), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2266,331466)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2436,331466), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(2437,331466)
GPGPU-Sim uArch: Shader 6 finished CTA #6 (2438,331466), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(2439,331466)
GPGPU-Sim uArch: Shader 4 finished CTA #6 (2440,331466), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(2441,331466)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2452,331466), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2453,331466)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2457,331466), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(2458,331466)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2477,331466), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2478,331466)
GPGPU-Sim uArch: Shader 3 finished CTA #6 (2485,331466), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(2486,331466)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2489,331466), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(2490,331466)
GPGPU-Sim uArch: Shader 6 finished CTA #7 (2493,331466), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(2494,331466)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (2495,331466), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(2496,331466)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (2503,331466), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(2504,331466)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2510,331466), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(2511,331466)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (2512,331466), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(2513,331466)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2526,331466), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2527,331466)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (2527,331466), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(2528,331466)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (2529,331466), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(2530,331466)
GPGPU-Sim uArch: Shader 3 finished CTA #7 (2532,331466), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(2533,331466)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (2541,331466), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(2542,331466)
GPGPU-Sim uArch: Shader 1 finished CTA #7 (2545,331466), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(2546,331466)
GPGPU-Sim uArch: Shader 7 finished CTA #7 (2555,331466), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(2556,331466)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2559,331466), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(2560,331466)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (2561,331466), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(2562,331466)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (2567,331466), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(2568,331466)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (2568,331466), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(2569,331466)
GPGPU-Sim uArch: Shader 2 finished CTA #7 (2573,331466), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(2574,331466)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (2574,331466), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(2575,331466)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (2578,331466), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(2579,331466)
GPGPU-Sim uArch: Shader 4 finished CTA #7 (2591,331466), 7 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2591,331466), 7 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2594,331466), 7 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (2596,331466), 6 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2609,331466), 7 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (2611,331466), 7 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #6 (2614,331466), 6 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (2615,331466), 7 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (2620,331466), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2625,331466), 7 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2633,331466), 6 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2634,331466), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2638,331466), 7 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (2639,331466), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2640,331466), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #7 (2642,331466), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2644,331466), 6 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2646,331466), 6 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (2651,331466), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (2657,331466), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (2659,331466), 7 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #6 (2665,331466), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2665,331466), 6 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (2665,331466), 6 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #7 (2672,331466), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (2681,331466), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #7 (2687,331466), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (2687,331466), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (2688,331466), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #6 (2693,331466), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (2694,331466), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #7 (2699,331466), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2704,331466), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (2710,331466), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (2710,331466), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2714,331466), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #6 (2716,331466), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (2722,331466), 6 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (2722,331466), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #6 (2722,331466), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2725,331466), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #6 (2728,331466), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2731,331466), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2734,331466), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2736,331466), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #6 (2736,331466), 6 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2737,331466), 6 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (2742,331466), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #7 (2743,331466), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2745,331466), 6 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2748,331466), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (2749,331466), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2751,331466), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2751,331466), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #6 (2757,331466), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2758,331466), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 3 '_Z17copy_halos_kernel5sim_t').
GPGPU-Sim uArch: Shader 10 finished CTA #6 (2760,331466), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #7 (2763,331466), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (2766,331466), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (2769,331466), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (2772,331466), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2778,331466), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2778,331466), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #7 (2784,331466), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2784,331466), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (2790,331466), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2803,331466), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 3 '_Z17copy_halos_kernel5sim_t').
GPGPU-Sim uArch: Shader 7 finished CTA #6 (2806,331466), 6 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2812,331466), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2852,331466), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (2869,331466), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #7 (2893,331466), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 3 '_Z17copy_halos_kernel5sim_t').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2913,331466), 6 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (2918,331466), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 3 '_Z17copy_halos_kernel5sim_t').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2942,331466), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (2950,331466), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2970,331466), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (2979,331466), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #7 (2983,331466), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 3 '_Z17copy_halos_kernel5sim_t').
GPGPU-Sim uArch: Shader 8 finished CTA #5 (2985,331466), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 3 '_Z17copy_halos_kernel5sim_t').
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(203,0,0) tid=(4,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (3032,331466), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 3 '_Z17copy_halos_kernel5sim_t').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (3037,331466), 7 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3058,331466), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3216,331466), 6 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (3226,331466), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (3345,331466), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 3 '_Z17copy_halos_kernel5sim_t').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (3364,331466), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (3372,331466), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (3400,331466), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (3499,331466), 6 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (3503,331466), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (3606,331466), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (3674,331466), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (3828,331466), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #6 (3830,331466), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #6 (3836,331466), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3846,331466), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (3865,331466), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #7 (3887,331466), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (3926,331466), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #7 (3932,331466), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (3946,331466), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (3953,331466), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (3959,331466), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (3961,331466), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (3989,331466), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (4112,331466), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (4117,331466), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 3 '_Z17copy_halos_kernel5sim_t').
GPGPU-Sim uArch: Shader 1 finished CTA #6 (4128,331466), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #7 (4129,331466), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #7 (4134,331466), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #6 (4147,331466), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (4156,331466), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 3 '_Z17copy_halos_kernel5sim_t').
GPGPU-Sim uArch: Shader 2 finished CTA #7 (4168,331466), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 3 '_Z17copy_halos_kernel5sim_t').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (4190,331466), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (4205,331466), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 3 '_Z17copy_halos_kernel5sim_t').
GPGPU-Sim uArch: Shader 3 finished CTA #6 (4217,331466), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 3 '_Z17copy_halos_kernel5sim_t').
GPGPU-Sim uArch: Shader 6 finished CTA #5 (4241,331466), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (4247,331466), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 3 '_Z17copy_halos_kernel5sim_t').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (4249,331466), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 3 '_Z17copy_halos_kernel5sim_t').
GPGPU-Sim uArch: GPU detected kernel '_Z17copy_halos_kernel5sim_t' finished on shader 6.


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 12 sec (72 sec)
gpgpu_simulation_rate = 176403 (inst/sec)
gpgpu_simulation_rate = 4662 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x408bb0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z31EAM_Force_thread_atom_warp_syncILi3EEv5sim_t' to stream 0, gridDim= (7,1,1) blockDim = (128,1,1) 
kernel '_Z31EAM_Force_thread_atom_warp_syncILi3EEv5sim_t' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z31EAM_Force_thread_atom_warp_syncILi3EEv5sim_t'
GPGPU-Sim uArch: CTA/core = 8, limited by: regs cta_limit
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,335716)
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z31EAM_Force_thread_atom_warp_syncILi3EEv5sim_t'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,335716)
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z31EAM_Force_thread_atom_warp_syncILi3EEv5sim_t'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,335716)
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z31EAM_Force_thread_atom_warp_syncILi3EEv5sim_t'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,335716)
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z31EAM_Force_thread_atom_warp_syncILi3EEv5sim_t'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,335716)
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z31EAM_Force_thread_atom_warp_syncILi3EEv5sim_t'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,335716)
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z31EAM_Force_thread_atom_warp_syncILi3EEv5sim_t'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,335716)
GPGPU-Sim uArch: cycles simulated: 336216  inst.: 12704624 (ipc= 7.2) sim_rate=174035 (inst/sec) elapsed = 0:0:01:13 / Wed Mar 12 13:35:53 2014
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(4,0,0) tid=(55,0,0)
GPGPU-Sim uArch: cycles simulated: 341216  inst.: 12861776 (ipc=29.2) sim_rate=173807 (inst/sec) elapsed = 0:0:01:14 / Wed Mar 12 13:35:54 2014
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(1,0,0) tid=(23,0,0)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(4,0,0) tid=(23,0,0)
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(3,0,0) tid=(14,0,0)
GPGPU-Sim uArch: cycles simulated: 345216  inst.: 13082742 (ipc=40.2) sim_rate=174436 (inst/sec) elapsed = 0:0:01:15 / Wed Mar 12 13:35:55 2014
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(6,0,0) tid=(75,0,0)
GPGPU-Sim uArch: cycles simulated: 349716  inst.: 13227150 (ipc=37.6) sim_rate=174041 (inst/sec) elapsed = 0:0:01:16 / Wed Mar 12 13:35:56 2014
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(0,0,0) tid=(76,0,0)
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(0,0,0) tid=(22,0,0)
GPGPU-Sim uArch: cycles simulated: 354216  inst.: 13390575 (ipc=37.3) sim_rate=173903 (inst/sec) elapsed = 0:0:01:17 / Wed Mar 12 13:35:57 2014
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(0,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 358716  inst.: 13540458 (ipc=36.5) sim_rate=173595 (inst/sec) elapsed = 0:0:01:18 / Wed Mar 12 13:35:58 2014
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(0,0,0) tid=(65,0,0)
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(0,0,0) tid=(84,0,0)
GPGPU-Sim uArch: cycles simulated: 363216  inst.: 13703814 (ipc=36.5) sim_rate=173466 (inst/sec) elapsed = 0:0:01:19 / Wed Mar 12 13:35:59 2014
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(0,0,0) tid=(120,0,0)
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(3,0,0) tid=(18,0,0)
GPGPU-Sim uArch: cycles simulated: 367216  inst.: 13939774 (ipc=39.3) sim_rate=174247 (inst/sec) elapsed = 0:0:01:20 / Wed Mar 12 13:36:00 2014
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(6,0,0) tid=(86,0,0)
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(0,0,0) tid=(72,0,0)
GPGPU-Sim uArch: cycles simulated: 370716  inst.: 14132911 (ipc=40.9) sim_rate=174480 (inst/sec) elapsed = 0:0:01:21 / Wed Mar 12 13:36:01 2014
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(4,0,0) tid=(9,0,0)
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(6,0,0) tid=(61,0,0)
GPGPU-Sim uArch: cycles simulated: 375716  inst.: 14269639 (ipc=39.2) sim_rate=174019 (inst/sec) elapsed = 0:0:01:22 / Wed Mar 12 13:36:02 2014
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(1,0,0) tid=(108,0,0)
GPGPU-Sim uArch: cycles simulated: 380716  inst.: 14408521 (ipc=37.9) sim_rate=173596 (inst/sec) elapsed = 0:0:01:23 / Wed Mar 12 13:36:03 2014
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(4,0,0) tid=(64,0,0)
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(2,0,0) tid=(43,0,0)
GPGPU-Sim uArch: cycles simulated: 385716  inst.: 14555964 (ipc=37.1) sim_rate=173285 (inst/sec) elapsed = 0:0:01:24 / Wed Mar 12 13:36:04 2014
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(3,0,0) tid=(120,0,0)
GPGPU-Sim uArch: cycles simulated: 390716  inst.: 14709460 (ipc=36.5) sim_rate=173052 (inst/sec) elapsed = 0:0:01:25 / Wed Mar 12 13:36:05 2014
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(0,0,0) tid=(15,0,0)
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(4,0,0) tid=(97,0,0)
GPGPU-Sim uArch: cycles simulated: 395716  inst.: 14850730 (ipc=35.8) sim_rate=172682 (inst/sec) elapsed = 0:0:01:26 / Wed Mar 12 13:36:06 2014
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(1,0,0) tid=(122,0,0)
GPGPU-Sim uArch: cycles simulated: 400216  inst.: 14976870 (ipc=35.3) sim_rate=172147 (inst/sec) elapsed = 0:0:01:27 / Wed Mar 12 13:36:07 2014
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(3,0,0) tid=(68,0,0)
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(5,0,0) tid=(40,0,0)
GPGPU-Sim uArch: cycles simulated: 404716  inst.: 15145643 (ipc=35.4) sim_rate=172109 (inst/sec) elapsed = 0:0:01:28 / Wed Mar 12 13:36:08 2014
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(6,0,0) tid=(93,0,0)
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(4,0,0) tid=(13,0,0)
GPGPU-Sim uArch: cycles simulated: 409216  inst.: 15368224 (ipc=36.3) sim_rate=172676 (inst/sec) elapsed = 0:0:01:29 / Wed Mar 12 13:36:09 2014
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(0,0,0) tid=(82,0,0)
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(6,0,0) tid=(83,0,0)
GPGPU-Sim uArch: cycles simulated: 412716  inst.: 15536675 (ipc=36.8) sim_rate=172629 (inst/sec) elapsed = 0:0:01:30 / Wed Mar 12 13:36:10 2014
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(6,0,0) tid=(41,0,0)
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(0,0,0) tid=(110,0,0)
GPGPU-Sim uArch: cycles simulated: 417216  inst.: 15704432 (ipc=36.9) sim_rate=172576 (inst/sec) elapsed = 0:0:01:31 / Wed Mar 12 13:36:11 2014
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(0,0,0) tid=(110,0,0)
GPGPU-Sim uArch: cycles simulated: 422216  inst.: 15879799 (ipc=36.7) sim_rate=172606 (inst/sec) elapsed = 0:0:01:32 / Wed Mar 12 13:36:12 2014
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(0,0,0) tid=(67,0,0)
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(0,0,0) tid=(125,0,0)
GPGPU-Sim uArch: cycles simulated: 426216  inst.: 16044861 (ipc=36.9) sim_rate=172525 (inst/sec) elapsed = 0:0:01:33 / Wed Mar 12 13:36:13 2014
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(4,0,0) tid=(68,0,0)
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(6,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 430716  inst.: 16230976 (ipc=37.2) sim_rate=172669 (inst/sec) elapsed = 0:0:01:34 / Wed Mar 12 13:36:14 2014
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(4,0,0) tid=(87,0,0)
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(6,0,0) tid=(87,0,0)
GPGPU-Sim uArch: cycles simulated: 434716  inst.: 16435553 (ipc=37.7) sim_rate=173005 (inst/sec) elapsed = 0:0:01:35 / Wed Mar 12 13:36:15 2014
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(4,0,0) tid=(73,0,0)
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(0,0,0) tid=(8,0,0)
GPGPU-Sim uArch: cycles simulated: 438216  inst.: 16638265 (ipc=38.4) sim_rate=173315 (inst/sec) elapsed = 0:0:01:36 / Wed Mar 12 13:36:16 2014
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(3,0,0) tid=(69,0,0)
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(1,0,0) tid=(59,0,0)
GPGPU-Sim uArch: cycles simulated: 442716  inst.: 16812257 (ipc=38.4) sim_rate=173322 (inst/sec) elapsed = 0:0:01:37 / Wed Mar 12 13:36:17 2014
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(0,0,0) tid=(110,0,0)
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(3,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 447216  inst.: 16965637 (ipc=38.2) sim_rate=173118 (inst/sec) elapsed = 0:0:01:38 / Wed Mar 12 13:36:18 2014
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(3,0,0) tid=(123,0,0)
GPGPU-Sim uArch: cycles simulated: 451716  inst.: 17127474 (ipc=38.2) sim_rate=173004 (inst/sec) elapsed = 0:0:01:39 / Wed Mar 12 13:36:19 2014
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(0,0,0) tid=(108,0,0)
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(4,0,0) tid=(18,0,0)
GPGPU-Sim uArch: cycles simulated: 456216  inst.: 17297325 (ipc=38.1) sim_rate=172973 (inst/sec) elapsed = 0:0:01:40 / Wed Mar 12 13:36:20 2014
GPGPU-Sim PTX: 17800000 instructions simulated : ctaid=(6,0,0) tid=(40,0,0)
GPGPU-Sim PTX: 17900000 instructions simulated : ctaid=(3,0,0) tid=(48,0,0)
GPGPU-Sim uArch: cycles simulated: 460716  inst.: 17463436 (ipc=38.1) sim_rate=172905 (inst/sec) elapsed = 0:0:01:41 / Wed Mar 12 13:36:21 2014
GPGPU-Sim PTX: 18000000 instructions simulated : ctaid=(5,0,0) tid=(112,0,0)
GPGPU-Sim uArch: cycles simulated: 465216  inst.: 17628003 (ipc=38.0) sim_rate=172823 (inst/sec) elapsed = 0:0:01:42 / Wed Mar 12 13:36:22 2014
GPGPU-Sim PTX: 18100000 instructions simulated : ctaid=(1,0,0) tid=(126,0,0)
GPGPU-Sim PTX: 18200000 instructions simulated : ctaid=(1,0,0) tid=(9,0,0)
GPGPU-Sim uArch: cycles simulated: 469716  inst.: 17828717 (ipc=38.3) sim_rate=173094 (inst/sec) elapsed = 0:0:01:43 / Wed Mar 12 13:36:23 2014
GPGPU-Sim PTX: 18300000 instructions simulated : ctaid=(5,0,0) tid=(39,0,0)
GPGPU-Sim PTX: 18400000 instructions simulated : ctaid=(5,0,0) tid=(37,0,0)
GPGPU-Sim uArch: cycles simulated: 473716  inst.: 18013213 (ipc=38.5) sim_rate=173203 (inst/sec) elapsed = 0:0:01:44 / Wed Mar 12 13:36:24 2014
GPGPU-Sim PTX: 18500000 instructions simulated : ctaid=(3,0,0) tid=(99,0,0)
GPGPU-Sim PTX: 18600000 instructions simulated : ctaid=(6,0,0) tid=(21,0,0)
GPGPU-Sim uArch: cycles simulated: 478216  inst.: 18186942 (ipc=38.5) sim_rate=173208 (inst/sec) elapsed = 0:0:01:45 / Wed Mar 12 13:36:25 2014
GPGPU-Sim PTX: 18700000 instructions simulated : ctaid=(5,0,0) tid=(99,0,0)
GPGPU-Sim PTX: 18800000 instructions simulated : ctaid=(4,0,0) tid=(58,0,0)
GPGPU-Sim uArch: cycles simulated: 482716  inst.: 18383957 (ipc=38.7) sim_rate=173433 (inst/sec) elapsed = 0:0:01:46 / Wed Mar 12 13:36:26 2014
GPGPU-Sim PTX: 18900000 instructions simulated : ctaid=(2,0,0) tid=(15,0,0)
GPGPU-Sim PTX: 19000000 instructions simulated : ctaid=(4,0,0) tid=(46,0,0)
GPGPU-Sim uArch: cycles simulated: 486716  inst.: 18562530 (ipc=38.8) sim_rate=173481 (inst/sec) elapsed = 0:0:01:47 / Wed Mar 12 13:36:27 2014
GPGPU-Sim PTX: 19100000 instructions simulated : ctaid=(2,0,0) tid=(111,0,0)
GPGPU-Sim PTX: 19200000 instructions simulated : ctaid=(0,0,0) tid=(89,0,0)
GPGPU-Sim uArch: cycles simulated: 490716  inst.: 18761366 (ipc=39.1) sim_rate=173716 (inst/sec) elapsed = 0:0:01:48 / Wed Mar 12 13:36:28 2014
GPGPU-Sim PTX: 19300000 instructions simulated : ctaid=(3,0,0) tid=(23,0,0)
GPGPU-Sim PTX: 19400000 instructions simulated : ctaid=(5,0,0) tid=(91,0,0)
GPGPU-Sim uArch: cycles simulated: 495216  inst.: 18971492 (ipc=39.3) sim_rate=174050 (inst/sec) elapsed = 0:0:01:49 / Wed Mar 12 13:36:29 2014
GPGPU-Sim PTX: 19500000 instructions simulated : ctaid=(1,0,0) tid=(112,0,0)
GPGPU-Sim PTX: 19600000 instructions simulated : ctaid=(5,0,0) tid=(56,0,0)
GPGPU-Sim uArch: cycles simulated: 499216  inst.: 19160378 (ipc=39.5) sim_rate=174185 (inst/sec) elapsed = 0:0:01:50 / Wed Mar 12 13:36:30 2014
GPGPU-Sim PTX: 19700000 instructions simulated : ctaid=(5,0,0) tid=(35,0,0)
GPGPU-Sim PTX: 19800000 instructions simulated : ctaid=(3,0,0) tid=(71,0,0)
GPGPU-Sim uArch: cycles simulated: 503716  inst.: 19338352 (ipc=39.5) sim_rate=174219 (inst/sec) elapsed = 0:0:01:51 / Wed Mar 12 13:36:31 2014
GPGPU-Sim PTX: 19900000 instructions simulated : ctaid=(4,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 508216  inst.: 19516306 (ipc=39.5) sim_rate=174252 (inst/sec) elapsed = 0:0:01:52 / Wed Mar 12 13:36:32 2014
GPGPU-Sim PTX: 20000000 instructions simulated : ctaid=(3,0,0) tid=(33,0,0)
GPGPU-Sim PTX: 20100000 instructions simulated : ctaid=(3,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 512216  inst.: 19695223 (ipc=39.6) sim_rate=174294 (inst/sec) elapsed = 0:0:01:53 / Wed Mar 12 13:36:33 2014
GPGPU-Sim PTX: 20200000 instructions simulated : ctaid=(6,0,0) tid=(47,0,0)
GPGPU-Sim PTX: 20300000 instructions simulated : ctaid=(3,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 516716  inst.: 19904207 (ipc=39.8) sim_rate=174598 (inst/sec) elapsed = 0:0:01:54 / Wed Mar 12 13:36:34 2014
GPGPU-Sim PTX: 20400000 instructions simulated : ctaid=(2,0,0) tid=(41,0,0)
GPGPU-Sim PTX: 20500000 instructions simulated : ctaid=(3,0,0) tid=(73,0,0)
GPGPU-Sim uArch: cycles simulated: 520716  inst.: 20068522 (ipc=39.8) sim_rate=174508 (inst/sec) elapsed = 0:0:01:55 / Wed Mar 12 13:36:35 2014
GPGPU-Sim PTX: 20600000 instructions simulated : ctaid=(0,0,0) tid=(45,0,0)
GPGPU-Sim PTX: 20700000 instructions simulated : ctaid=(3,0,0) tid=(108,0,0)
GPGPU-Sim uArch: cycles simulated: 525216  inst.: 20247319 (ipc=39.8) sim_rate=174545 (inst/sec) elapsed = 0:0:01:56 / Wed Mar 12 13:36:36 2014
GPGPU-Sim PTX: 20800000 instructions simulated : ctaid=(3,0,0) tid=(116,0,0)
GPGPU-Sim PTX: 20900000 instructions simulated : ctaid=(2,0,0) tid=(34,0,0)
GPGPU-Sim uArch: cycles simulated: 529216  inst.: 20413840 (ipc=39.9) sim_rate=174477 (inst/sec) elapsed = 0:0:01:57 / Wed Mar 12 13:36:37 2014
GPGPU-Sim PTX: 21000000 instructions simulated : ctaid=(6,0,0) tid=(68,0,0)
GPGPU-Sim PTX: 21100000 instructions simulated : ctaid=(4,0,0) tid=(124,0,0)
GPGPU-Sim uArch: cycles simulated: 533716  inst.: 20595643 (ipc=39.9) sim_rate=174539 (inst/sec) elapsed = 0:0:01:58 / Wed Mar 12 13:36:38 2014
GPGPU-Sim PTX: 21200000 instructions simulated : ctaid=(0,0,0) tid=(65,0,0)
GPGPU-Sim uArch: cycles simulated: 538216  inst.: 20780185 (ipc=39.9) sim_rate=174623 (inst/sec) elapsed = 0:0:01:59 / Wed Mar 12 13:36:39 2014
GPGPU-Sim PTX: 21300000 instructions simulated : ctaid=(0,0,0) tid=(91,0,0)
GPGPU-Sim PTX: 21400000 instructions simulated : ctaid=(4,0,0) tid=(71,0,0)
GPGPU-Sim uArch: cycles simulated: 542216  inst.: 20971060 (ipc=40.0) sim_rate=174758 (inst/sec) elapsed = 0:0:02:00 / Wed Mar 12 13:36:40 2014
GPGPU-Sim PTX: 21500000 instructions simulated : ctaid=(2,0,0) tid=(106,0,0)
GPGPU-Sim PTX: 21600000 instructions simulated : ctaid=(2,0,0) tid=(61,0,0)
GPGPU-Sim PTX: 21700000 instructions simulated : ctaid=(2,0,0) tid=(59,0,0)
GPGPU-Sim uArch: cycles simulated: 546216  inst.: 21190481 (ipc=40.3) sim_rate=175127 (inst/sec) elapsed = 0:0:02:01 / Wed Mar 12 13:36:41 2014
GPGPU-Sim PTX: 21800000 instructions simulated : ctaid=(1,0,0) tid=(120,0,0)
GPGPU-Sim PTX: 21900000 instructions simulated : ctaid=(2,0,0) tid=(123,0,0)
GPGPU-Sim uArch: cycles simulated: 549716  inst.: 21379198 (ipc=40.6) sim_rate=175239 (inst/sec) elapsed = 0:0:02:02 / Wed Mar 12 13:36:42 2014
GPGPU-Sim PTX: 22000000 instructions simulated : ctaid=(1,0,0) tid=(34,0,0)
GPGPU-Sim PTX: 22100000 instructions simulated : ctaid=(5,0,0) tid=(101,0,0)
GPGPU-Sim uArch: cycles simulated: 554216  inst.: 21568370 (ipc=40.6) sim_rate=175352 (inst/sec) elapsed = 0:0:02:03 / Wed Mar 12 13:36:43 2014
GPGPU-Sim PTX: 22200000 instructions simulated : ctaid=(6,0,0) tid=(61,0,0)
GPGPU-Sim uArch: cycles simulated: 558716  inst.: 21749183 (ipc=40.6) sim_rate=175396 (inst/sec) elapsed = 0:0:02:04 / Wed Mar 12 13:36:44 2014
GPGPU-Sim PTX: 22300000 instructions simulated : ctaid=(0,0,0) tid=(114,0,0)
GPGPU-Sim PTX: 22400000 instructions simulated : ctaid=(0,0,0) tid=(72,0,0)
GPGPU-Sim uArch: cycles simulated: 562716  inst.: 21918787 (ipc=40.6) sim_rate=175350 (inst/sec) elapsed = 0:0:02:05 / Wed Mar 12 13:36:45 2014
GPGPU-Sim PTX: 22500000 instructions simulated : ctaid=(5,0,0) tid=(111,0,0)
GPGPU-Sim PTX: 22600000 instructions simulated : ctaid=(2,0,0) tid=(107,0,0)
GPGPU-Sim uArch: cycles simulated: 567216  inst.: 22123558 (ipc=40.7) sim_rate=175583 (inst/sec) elapsed = 0:0:02:06 / Wed Mar 12 13:36:46 2014
GPGPU-Sim PTX: 22700000 instructions simulated : ctaid=(1,0,0) tid=(47,0,0)
GPGPU-Sim PTX: 22800000 instructions simulated : ctaid=(3,0,0) tid=(72,0,0)
GPGPU-Sim uArch: cycles simulated: 571216  inst.: 22291767 (ipc=40.7) sim_rate=175525 (inst/sec) elapsed = 0:0:02:07 / Wed Mar 12 13:36:47 2014
GPGPU-Sim PTX: 22900000 instructions simulated : ctaid=(6,0,0) tid=(62,0,0)
GPGPU-Sim PTX: 23000000 instructions simulated : ctaid=(6,0,0) tid=(17,0,0)
GPGPU-Sim uArch: cycles simulated: 575716  inst.: 22474403 (ipc=40.7) sim_rate=175581 (inst/sec) elapsed = 0:0:02:08 / Wed Mar 12 13:36:48 2014
GPGPU-Sim PTX: 23100000 instructions simulated : ctaid=(0,0,0) tid=(81,0,0)
GPGPU-Sim uArch: cycles simulated: 580216  inst.: 22625032 (ipc=40.6) sim_rate=175387 (inst/sec) elapsed = 0:0:02:09 / Wed Mar 12 13:36:49 2014
GPGPU-Sim PTX: 23200000 instructions simulated : ctaid=(0,0,0) tid=(43,0,0)
GPGPU-Sim PTX: 23300000 instructions simulated : ctaid=(2,0,0) tid=(69,0,0)
GPGPU-Sim uArch: cycles simulated: 584716  inst.: 22779069 (ipc=40.5) sim_rate=175223 (inst/sec) elapsed = 0:0:02:10 / Wed Mar 12 13:36:50 2014
GPGPU-Sim PTX: 23400000 instructions simulated : ctaid=(1,0,0) tid=(81,0,0)
GPGPU-Sim PTX: 23500000 instructions simulated : ctaid=(0,0,0) tid=(53,0,0)
GPGPU-Sim uArch: cycles simulated: 589716  inst.: 22942740 (ipc=40.3) sim_rate=175135 (inst/sec) elapsed = 0:0:02:11 / Wed Mar 12 13:36:51 2014
GPGPU-Sim PTX: 23600000 instructions simulated : ctaid=(4,0,0) tid=(80,0,0)
GPGPU-Sim uArch: cycles simulated: 594216  inst.: 23086116 (ipc=40.2) sim_rate=174894 (inst/sec) elapsed = 0:0:02:12 / Wed Mar 12 13:36:52 2014
GPGPU-Sim PTX: 23700000 instructions simulated : ctaid=(6,0,0) tid=(90,0,0)
GPGPU-Sim PTX: 23800000 instructions simulated : ctaid=(5,0,0) tid=(69,0,0)
GPGPU-Sim uArch: cycles simulated: 598716  inst.: 23241873 (ipc=40.1) sim_rate=174750 (inst/sec) elapsed = 0:0:02:13 / Wed Mar 12 13:36:53 2014
GPGPU-Sim PTX: 23900000 instructions simulated : ctaid=(4,0,0) tid=(74,0,0)
GPGPU-Sim PTX: 24000000 instructions simulated : ctaid=(0,0,0) tid=(73,0,0)
GPGPU-Sim uArch: cycles simulated: 603216  inst.: 23430822 (ipc=40.1) sim_rate=174856 (inst/sec) elapsed = 0:0:02:14 / Wed Mar 12 13:36:54 2014
GPGPU-Sim uArch: Shader 14 finished CTA #0 (268646,335716), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 4 '_Z31EAM_Force_thread_atom_warp_syncILi3EEv5sim_t').
GPGPU-Sim PTX: 24100000 instructions simulated : ctaid=(1,0,0) tid=(72,0,0)
GPGPU-Sim PTX: 24200000 instructions simulated : ctaid=(2,0,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 607716  inst.: 23614158 (ipc=40.1) sim_rate=174919 (inst/sec) elapsed = 0:0:02:15 / Wed Mar 12 13:36:55 2014
GPGPU-Sim PTX: 24300000 instructions simulated : ctaid=(2,0,0) tid=(64,0,0)
GPGPU-Sim PTX: 24400000 instructions simulated : ctaid=(4,0,0) tid=(73,0,0)
GPGPU-Sim uArch: cycles simulated: 612216  inst.: 23809833 (ipc=40.2) sim_rate=175072 (inst/sec) elapsed = 0:0:02:16 / Wed Mar 12 13:36:56 2014
GPGPU-Sim PTX: 24500000 instructions simulated : ctaid=(5,0,0) tid=(36,0,0)
GPGPU-Sim uArch: cycles simulated: 616716  inst.: 23982382 (ipc=40.1) sim_rate=175053 (inst/sec) elapsed = 0:0:02:17 / Wed Mar 12 13:36:57 2014
GPGPU-Sim PTX: 24600000 instructions simulated : ctaid=(3,0,0) tid=(9,0,0)
GPGPU-Sim PTX: 24700000 instructions simulated : ctaid=(1,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 621716  inst.: 24162733 (ipc=40.1) sim_rate=175092 (inst/sec) elapsed = 0:0:02:18 / Wed Mar 12 13:36:58 2014
GPGPU-Sim PTX: 24800000 instructions simulated : ctaid=(5,0,0) tid=(77,0,0)
GPGPU-Sim PTX: 24900000 instructions simulated : ctaid=(1,0,0) tid=(65,0,0)
GPGPU-Sim uArch: cycles simulated: 626716  inst.: 24321616 (ipc=39.9) sim_rate=174975 (inst/sec) elapsed = 0:0:02:19 / Wed Mar 12 13:36:59 2014
GPGPU-Sim uArch: Shader 12 finished CTA #0 (292485,335716), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 4 '_Z31EAM_Force_thread_atom_warp_syncILi3EEv5sim_t').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (293045,335716), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 4 '_Z31EAM_Force_thread_atom_warp_syncILi3EEv5sim_t').
GPGPU-Sim PTX: 25000000 instructions simulated : ctaid=(3,0,0) tid=(5,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (294524,335716), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 4 '_Z31EAM_Force_thread_atom_warp_syncILi3EEv5sim_t').
GPGPU-Sim uArch: cycles simulated: 633216  inst.: 24464253 (ipc=39.5) sim_rate=174744 (inst/sec) elapsed = 0:0:02:20 / Wed Mar 12 13:37:00 2014
GPGPU-Sim PTX: 25100000 instructions simulated : ctaid=(3,0,0) tid=(34,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (299581,335716), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 4 '_Z31EAM_Force_thread_atom_warp_syncILi3EEv5sim_t').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (301196,335716), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 4 '_Z31EAM_Force_thread_atom_warp_syncILi3EEv5sim_t').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (301711,335716), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 4 '_Z31EAM_Force_thread_atom_warp_syncILi3EEv5sim_t').
GPGPU-Sim uArch: GPU detected kernel '_Z31EAM_Force_thread_atom_warp_syncILi3EEv5sim_t' finished on shader 13.


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 20 sec (140 sec)
gpgpu_simulation_rate = 175173 (inst/sec)
gpgpu_simulation_rate = 4553 (cycle/sec)
Energy = -90.49613925725159901958
Computed in = 2.980000e-07 (inf us/atom for 864 atoms)
kernel_name = _Z31EAM_Force_thread_atom_warp_syncILi1EEv5sim_t _Z11EAM_Force_25sim_t _Z17copy_halos_kernel5sim_t _Z31EAM_Force_thread_atom_warp_syncILi3EEv5sim_t 
kernel_launch_uid = 1 2 3 4 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =          nan
gpu_tot_sim_cycle = 637428
gpu_tot_sim_insn = 24524304
gpu_tot_ipc =      38.4738
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1388
gpu_stall_icnt2sh    = 7279
gpu_total_sim_rate=175173

========= Core cache stats =========
L1I_cache:
All memory instruction fetch accesses = 91
All memory instruction fetch accesses = 255
All memory instruction fetch accesses = 255
All memory instruction fetch accesses = 255
All memory instruction fetch accesses = 255
All memory instruction fetch accesses = 255
All memory instruction fetch accesses = 255
All memory instruction fetch accesses = 256
All memory instruction fetch accesses = 227
All memory instruction fetch accesses = 227
All memory instruction fetch accesses = 227
All memory instruction fetch accesses = 227
All memory instruction fetch accesses = 227
All memory instruction fetch accesses = 227
All memory instruction fetch accesses = 227
	L1I_total_cache_accesses = 711936
	L1I_total_cache_misses = 1738
	L1I_total_cache_miss_rate = 0.0024
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 114, Miss = 77, Miss_rate = 0.675, Pending_hits = 22, Reservation_fails = 0
	L1D_cache_core[1]: Access = 27152, Miss = 1080, Miss_rate = 0.040, Pending_hits = 125, Reservation_fails = 510
	L1D_cache_core[2]: Access = 28078, Miss = 1070, Miss_rate = 0.038, Pending_hits = 319, Reservation_fails = 571
	L1D_cache_core[3]: Access = 28447, Miss = 1145, Miss_rate = 0.040, Pending_hits = 162, Reservation_fails = 585
	L1D_cache_core[4]: Access = 27932, Miss = 1119, Miss_rate = 0.040, Pending_hits = 296, Reservation_fails = 52
	L1D_cache_core[5]: Access = 27237, Miss = 1148, Miss_rate = 0.042, Pending_hits = 116, Reservation_fails = 560
	L1D_cache_core[6]: Access = 27942, Miss = 1254, Miss_rate = 0.045, Pending_hits = 197, Reservation_fails = 0
	L1D_cache_core[7]: Access = 20922, Miss = 762, Miss_rate = 0.036, Pending_hits = 112, Reservation_fails = 0
	L1D_cache_core[8]: Access = 25990, Miss = 1501, Miss_rate = 0.058, Pending_hits = 140, Reservation_fails = 553
	L1D_cache_core[9]: Access = 26791, Miss = 1505, Miss_rate = 0.056, Pending_hits = 290, Reservation_fails = 50
	L1D_cache_core[10]: Access = 27326, Miss = 1560, Miss_rate = 0.057, Pending_hits = 166, Reservation_fails = 91
	L1D_cache_core[11]: Access = 26699, Miss = 1568, Miss_rate = 0.059, Pending_hits = 300, Reservation_fails = 563
	L1D_cache_core[12]: Access = 26072, Miss = 1550, Miss_rate = 0.059, Pending_hits = 134, Reservation_fails = 94
	L1D_cache_core[13]: Access = 26745, Miss = 1750, Miss_rate = 0.065, Pending_hits = 160, Reservation_fails = 66
	L1D_cache_core[14]: Access = 20082, Miss = 983, Miss_rate = 0.049, Pending_hits = 143, Reservation_fails = 682
	L1D_total_cache_accesses = 367529
	L1D_total_cache_misses = 18072
	L1D_total_cache_miss_rate = 0.0492
	L1D_total_cache_pending_hits = 2682
	L1D_total_cache_reservation_fails = 4377
	L1D_cache_data_port_util = 0.079
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 138940
	L1C_total_cache_misses = 574
	L1C_total_cache_miss_rate = 0.0041
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0
All interconnect accessed = 93 
All instruction hits = 91 
All CTD hits = 16 
All interconnect accessed = 554 
All instruction hits = 255 
All CTD hits = 1146 
All interconnect accessed = 590 
All instruction hits = 255 
All CTD hits = 1426 
All interconnect accessed = 587 
All instruction hits = 255 
All CTD hits = 1272 
All interconnect accessed = 591 
All instruction hits = 255 
All CTD hits = 1502 
All interconnect accessed = 556 
All instruction hits = 255 
All CTD hits = 1199 
All interconnect accessed = 648 
All instruction hits = 255 
All CTD hits = 1384 
All interconnect accessed = 475 
All instruction hits = 256 
All CTD hits = 988 
All interconnect accessed = 661 
All instruction hits = 227 
All CTD hits = 1357 
All interconnect accessed = 691 
All instruction hits = 227 
All CTD hits = 1703 
All interconnect accessed = 655 
All instruction hits = 227 
All CTD hits = 1476 
All interconnect accessed = 749 
All instruction hits = 227 
All CTD hits = 1779 
All interconnect accessed = 633 
All instruction hits = 227 
All CTD hits = 1406 
All interconnect accessed = 775 
All instruction hits = 227 
All CTD hits = 1606 
All interconnect accessed = 508 
All instruction hits = 227 
All CTD hits = 1160 
Total lane addresses map size: 4255 
0 0 0 0 30753 0 456 30753  61962
64 0 0 64 2349 648 216 7379  10592
128 0 0 128 1512 216 216 1512  3456
192 0 0 192 54 0 0 54  108
256 0 0 0 10140 888 1152 5084  17264
320 0 0 64 30363 0 0 15195  45558
2147483648 5 1365 2560 45 0 7 45  97
2147483680 5 1365 2592 44 0 0 44  88
2147483712 5 1365 2624 44 0 0 44  88
2147483744 5 1365 2656 11 0 0 11  22
2147483776 5 1365 2688 69 0 3 69  141
2147483808 5 1365 2720 68 0 0 68  136
2147483840 5 1365 2752 68 0 0 68  136
2147483872 5 1365 2784 34 0 0 34  68
2147483904 5 1365 2560 70 0 3 70  143
2147483936 5 1365 2592 68 0 0 68  136
2147483968 5 1365 2624 68 0 0 68  136
2147484000 5 1365 2656 17 0 0 17  34
2147484032 5 1365 2688 49 0 7 49  105
2147484064 5 1365 2720 48 0 0 48  96
2147484096 5 1365 2752 48 0 0 48  96
2147484128 5 1365 2784 24 0 0 24  48
2147484160 5 1365 2560 24 0 1 24  49
2147484192 5 1365 2592 24 0 0 24  48
2147484224 5 1365 2624 24 0 0 24  48
2147484256 5 1365 2656 12 0 0 12  24
2147484288 5 1365 2688 24 0 1 24  49
2147484320 5 1365 2720 24 0 0 24  48
2147484352 5 1365 2752 24 0 0 24  48
2147484384 5 1365 2784 6 0 0 6  12
2147484416 5 1365 2560 65 0 3 65  133
2147484448 5 1365 2592 64 0 0 64  128
2147484480 5 1365 2624 65 0 0 65  130
2147484512 5 1365 2656 32 0 0 32  64
2147484544 5 1365 2688 101 0 1 101  203
2147484576 5 1365 2720 100 0 0 100  200
2147484608 5 1365 2752 100 0 0 100  200
2147484640 5 1365 2784 25 0 0 25  50
2147484672 4 1365 2816 105 0 1 105  211
2147484704 4 1365 2848 104 0 0 104  208
2147484736 4 1365 2880 104 0 0 104  208
2147484768 4 1365 2912 52 0 0 52  104
2147484800 4 1365 2944 74 0 3 74  151
2147484832 4 1365 2976 72 0 0 72  144
2147484864 4 1365 3008 72 0 0 72  144
2147484896 4 1365 3040 18 0 0 18  36
2147484928 4 1365 2816 32 0 1 32  65
2147484960 4 1365 2848 32 0 0 32  64
2147484992 4 1365 2880 32 0 0 32  64
2147485024 4 1365 2912 8 0 0 8  16
2147485056 4 1365 2944 36 0 1 36  73
2147485088 4 1365 2976 36 0 0 36  72
2147485120 4 1365 3008 36 0 0 36  72
2147485152 4 1365 3040 18 0 0 18  36
2147485184 4 1365 2816 65 0 3 65  133
2147485216 4 1365 2848 64 0 0 64  128
2147485248 4 1365 2880 64 0 0 64  128
2147485280 4 1365 2912 16 0 0 16  32
2147485312 4 1365 2944 102 0 1 102  205
2147485344 4 1365 2976 100 0 0 100  200
2147485376 4 1365 3008 100 0 0 100  200
2147485408 4 1365 3040 50 0 0 50  100
2147485440 4 1365 2816 105 0 1 105  211
2147485472 4 1365 2848 104 0 0 104  208
2147485504 4 1365 2880 104 0 0 104  208
2147485536 4 1365 2912 26 0 0 26  52
2147485568 4 1365 2944 73 0 3 73  149
2147485600 4 1365 2976 72 0 0 72  144
2147485632 4 1365 3008 72 0 0 72  144
2147485664 4 1365 3040 37 0 0 37  74
2147485696 4 1365 2816 32 0 1 32  65
2147485728 4 1365 2848 32 0 0 32  64
2147485760 4 1365 2880 32 0 0 32  64
2147485792 4 1365 2912 16 0 0 16  32
2147485824 4 1365 2944 36 0 1 36  73
2147485856 4 1365 2976 36 0 0 36  72
2147485888 4 1365 3008 36 0 0 36  72
2147485920 4 1365 3040 9 0 0 9  18
2147485952 4 1365 2816 41 0 7 41  89
2147485984 4 1365 2848 40 0 0 40  80
2147486016 4 1365 2880 40 0 0 40  80
2147486048 4 1365 2912 20 0 0 20  40
2147486080 4 1365 2944 69 0 3 69  141
2147486112 4 1365 2976 68 0 0 68  136
2147486144 4 1365 3008 68 0 0 68  136
2147486176 4 1365 3040 17 0 0 17  34
2147486208 5 1365 2816 70 0 3 70  143
2147486240 5 1365 2848 68 0 0 68  136
2147486272 5 1365 2880 68 0 0 68  136
2147486304 5 1365 2912 34 0 0 34  68
2147486336 5 1365 2944 49 0 7 49  105
2147486368 5 1365 2976 48 0 0 48  96
2147486400 5 1365 3008 48 0 0 48  96
2147486432 5 1365 3040 12 0 0 12  24
2147486464 5 1365 2816 20 0 1 20  41
2147486496 5 1365 2848 20 0 0 20  40
2147486528 5 1365 2880 20 0 0 20  40
2147486560 5 1365 2912 5 0 0 5  10
2147486592 5 1365 2944 20 0 1 20  41
2147486624 5 1365 2976 20 0 0 20  40
2147486656 5 1365 3008 20 0 0 20  40
2147486688 5 1365 3040 10 0 0 10  20
2147486720 5 1365 2816 20 0 1 20  41
2147486752 5 1365 2848 20 0 0 20  40
2147486784 5 1365 2880 20 0 0 20  40
2147486816 5 1365 2912 10 0 0 10  20
2147486848 5 1365 2944 36 0 1 36  73
2147486880 5 1365 2976 36 0 0 36  72
2147486912 5 1365 3008 36 0 0 36  72
2147486944 5 1365 3040 9 0 0 9  18
2147486976 5 1365 2816 32 0 1 32  65
2147487008 5 1365 2848 32 0 0 32  64
2147487040 5 1365 2880 32 0 0 32  64
2147487072 5 1365 2912 16 0 0 16  32
2147487104 5 1365 2944 24 0 1 24  49
2147487136 5 1365 2976 24 0 0 24  48
2147487168 5 1365 3008 24 0 0 24  48
2147487200 5 1365 3040 6 0 0 6  12
2147487232 5 1365 2816 12 0 1 12  25
2147487264 5 1365 2848 12 0 0 12  24
2147487296 5 1365 2880 12 0 0 12  24
2147487328 5 1365 2912 3 0 0 3  6
2147487360 5 1365 2944 8 0 1 8  17
2147487392 5 1365 2976 8 0 0 8  16
2147487424 5 1365 3008 8 0 0 8  16
2147487456 5 1365 3040 4 0 0 4  8
2147487488 5 1365 2816 20 0 1 20  41
2147487520 5 1365 2848 20 0 0 20  40
2147487552 5 1365 2880 20 0 0 20  40
2147487584 5 1365 2912 5 0 0 5  10
2147487616 5 1365 2944 36 0 1 36  73
2147487648 5 1365 2976 36 0 0 36  72
2147487680 5 1365 3008 36 0 0 36  72
2147487712 5 1365 3040 18 0 0 18  36
2147487744 4 1365 3072 32 0 1 32  65
2147487776 4 1365 3104 32 0 0 32  64
2147487808 4 1365 3136 32 0 0 32  64
2147487840 4 1365 3168 8 0 0 8  16
2147487872 4 1365 3200 24 0 1 24  49
2147487904 4 1365 3232 24 0 0 24  48
2147487936 4 1365 3264 24 0 0 24  48
2147487968 4 1365 3296 12 0 0 12  24
2147488000 4 1365 3072 12 0 1 12  25
2147488032 4 1365 3104 12 0 0 12  24
2147488064 4 1365 3136 12 0 0 12  24
2147488096 4 1365 3168 6 0 0 6  12
2147488128 4 1365 3200 8 0 1 8  17
2147488160 4 1365 3232 8 0 0 8  16
2147488192 4 1365 3264 8 0 0 8  16
2147488224 4 1365 3296 2 0 0 2  4
2147488256 4 1365 3072 69 0 3 69  141
2147488288 4 1365 3104 68 0 0 68  136
2147488320 4 1365 3136 69 0 0 69  138
2147488352 4 1365 3168 34 0 0 34  68
2147488384 4 1365 3200 101 0 1 101  203
2147488416 4 1365 3232 100 0 0 100  200
2147488448 4 1365 3264 100 0 0 100  200
2147488480 4 1365 3296 25 0 0 25  50
2147488512 4 1365 3072 105 0 1 105  211
2147488544 4 1365 3104 104 0 0 104  208
2147488576 4 1365 3136 104 0 0 104  208
2147488608 4 1365 3168 53 0 0 53  106
2147488640 4 1365 3200 69 0 3 69  141
2147488672 4 1365 3232 68 0 0 68  136
2147488704 4 1365 3264 68 0 0 68  136
2147488736 4 1365 3296 17 0 0 17  34
2147488768 4 1365 3072 32 0 1 32  65
2147488800 4 1365 3104 32 0 0 32  64
2147488832 4 1365 3136 32 0 0 32  64
2147488864 4 1365 3168 8 0 0 8  16
2147488896 4 1365 3200 36 0 1 36  73
2147488928 4 1365 3232 36 0 0 36  72
2147488960 4 1365 3264 36 0 0 36  72
2147488992 4 1365 3296 18 0 0 18  36
2147489024 4 1365 3072 101 0 1 101  203
2147489056 4 1365 3104 100 0 0 100  200
2147489088 4 1365 3136 100 0 0 100  200
2147489120 4 1365 3168 25 0 0 25  50
2147489152 4 1365 3200 154 0 0 154  308
2147489184 4 1365 3232 152 0 0 152  304
2147489216 4 1365 3264 152 0 0 152  304
2147489248 4 1365 3296 76 0 0 76  152
2147489280 5 1365 3072 157 0 0 157  314
2147489312 5 1365 3104 156 0 0 156  312
2147489344 5 1365 3136 156 0 0 156  312
2147489376 5 1365 3168 39 0 0 39  78
2147489408 5 1365 3200 105 0 1 105  211
2147489440 5 1365 3232 104 0 0 104  208
2147489472 5 1365 3264 105 0 0 105  210
2147489504 5 1365 3296 52 0 0 52  104
2147489536 5 1365 3072 48 0 1 48  97
2147489568 5 1365 3104 48 0 0 48  96
2147489600 5 1365 3136 48 0 0 48  96
2147489632 5 1365 3168 24 0 0 24  48
2147489664 5 1365 3200 52 0 1 52  105
2147489696 5 1365 3232 52 0 0 52  104
2147489728 5 1365 3264 52 0 0 52  104
2147489760 5 1365 3296 13 0 0 13  26
2147489792 5 1365 3072 97 0 1 97  195
2147489824 5 1365 3104 96 0 0 96  192
2147489856 5 1365 3136 96 0 0 96  192
2147489888 5 1365 3168 48 0 0 48  96
2147489920 5 1365 3200 149 0 0 149  298
2147489952 5 1365 3232 148 0 0 148  296
2147489984 5 1365 3264 148 0 0 148  296
2147490016 5 1365 3296 37 0 0 37  74
2147490048 5 1365 3072 154 0 0 154  308
2147490080 5 1365 3104 152 0 0 152  304
2147490112 5 1365 3136 152 0 0 152  304
2147490144 5 1365 3168 76 0 0 76  152
2147490176 5 1365 3200 105 0 1 105  211
2147490208 5 1365 3232 104 0 0 104  208
2147490240 5 1365 3264 104 0 0 104  208
2147490272 5 1365 3296 26 0 0 26  52
2147490304 5 1365 3072 48 0 1 48  97
2147490336 5 1365 3104 48 0 0 48  96
2147490368 5 1365 3136 48 0 0 48  96
2147490400 5 1365 3168 12 0 0 12  24
2147490432 5 1365 3200 52 0 1 52  105
2147490464 5 1365 3232 52 0 0 52  104
2147490496 5 1365 3264 52 0 0 52  104
2147490528 5 1365 3296 26 0 0 26  52
2147490560 5 1365 3072 62 0 3 62  127
2147490592 5 1365 3104 60 0 0 60  120
2147490624 5 1365 3136 60 0 0 60  120
2147490656 5 1365 3168 15 0 0 15  30
2147490688 5 1365 3200 101 0 1 101  203
2147490720 5 1365 3232 100 0 0 100  200
2147490752 5 1365 3264 100 0 0 100  200
2147490784 5 1365 3296 50 0 0 50  100
2147490816 4 1365 3328 101 0 1 101  203
2147490848 4 1365 3360 100 0 0 100  200
2147490880 4 1365 3392 101 0 0 101  202
2147490912 4 1365 3424 25 0 0 25  50
2147490944 4 1365 3456 73 0 3 73  149
2147490976 4 1365 3488 72 0 0 72  144
2147491008 4 1365 3520 72 0 0 72  144
2147491040 4 1365 3552 36 0 0 36  72
2147491072 4 1365 3328 32 0 1 32  65
2147491104 4 1365 3360 32 0 0 32  64
2147491136 4 1365 3392 32 0 0 32  64
2147491168 4 1365 3424 16 0 0 16  32
2147491200 4 1365 3456 32 0 1 32  65
2147491232 4 1365 3488 32 0 0 32  64
2147491264 4 1365 3520 32 0 0 32  64
2147491296 4 1365 3552 8 0 0 8  16
2147491328 4 1365 3328 32 0 1 32  65
2147491360 4 1365 3360 32 0 0 32  64
2147491392 4 1365 3392 32 0 0 32  64
2147491424 4 1365 3424 8 0 0 8  16
2147491456 4 1365 3456 52 0 1 52  105
2147491488 4 1365 3488 52 0 0 52  104
2147491520 4 1365 3520 52 0 0 52  104
2147491552 4 1365 3552 26 0 0 26  52
2147491584 4 1365 3328 52 0 1 52  105
2147491616 4 1365 3360 52 0 0 52  104
2147491648 4 1365 3392 52 0 0 52  104
2147491680 4 1365 3424 13 0 0 13  26
2147491712 4 1365 3456 36 0 1 36  73
2147491744 4 1365 3488 36 0 0 36  72
2147491776 4 1365 3520 36 0 0 36  72
2147491808 4 1365 3552 18 0 0 18  36
2147491840 4 1365 3328 16 0 1 16  33
2147491872 4 1365 3360 16 0 0 16  32
2147491904 4 1365 3392 16 0 0 16  32
2147491936 4 1365 3424 8 0 0 8  16
2147491968 4 1365 3456 16 0 1 16  33
2147492000 4 1365 3488 16 0 0 16  32
2147492032 4 1365 3520 16 0 0 16  32
2147492064 4 1365 3552 4 0 0 4  8
2147492096 4 1365 3328 28 0 1 28  57
2147492128 4 1365 3360 28 0 0 28  56
2147492160 4 1365 3392 28 0 0 28  56
2147492192 4 1365 3424 14 0 0 14  28
2147492224 4 1365 3456 48 0 1 48  97
2147492256 4 1365 3488 48 0 0 48  96
2147492288 4 1365 3520 48 0 0 48  96
2147492320 4 1365 3552 12 0 0 12  24
2147492352 5 1365 3328 48 0 1 48  97
2147492384 5 1365 3360 48 0 0 48  96
2147492416 5 1365 3392 48 0 0 48  96
2147492448 5 1365 3424 24 0 0 24  48
2147492480 5 1365 3456 36 0 1 36  73
2147492512 5 1365 3488 36 0 0 36  72
2147492544 5 1365 3520 36 0 0 36  72
2147492576 5 1365 3552 9 0 0 9  18
2147492608 5 1365 3328 16 0 1 16  33
2147492640 5 1365 3360 16 0 0 16  32
2147492672 5 1365 3392 16 0 0 16  32
2147492704 5 1365 3424 4 0 0 4  8
2147492736 5 1365 3456 16 0 1 16  33
2147492768 5 1365 3488 16 0 0 16  32
2147492800 5 1365 3520 16 0 0 16  32
2147492832 5 1365 3552 8 0 0 8  16
2147492864 5 1365 3328 73 0 3 73  149
2147492896 5 1365 3360 72 0 0 72  144
2147492928 5 1365 3392 72 0 0 72  144
2147492960 5 1365 3424 18 0 0 18  36
2147492992 5 1365 3456 106 0 1 106  213
2147493024 5 1365 3488 104 0 0 104  208
2147493056 5 1365 3520 104 0 0 104  208
2147493088 5 1365 3552 52 0 0 52  104
2147493120 5 1365 3328 105 0 1 105  211
2147493152 5 1365 3360 104 0 0 104  208
2147493184 5 1365 3392 104 0 0 104  208
2147493216 5 1365 3424 26 0 0 26  52
2147493248 5 1365 3456 65 0 3 65  133
2147493280 5 1365 3488 64 0 0 64  128
2147493312 5 1365 3520 65 0 0 65  130
2147493344 5 1365 3552 32 0 0 32  64
2147493376 5 1365 3328 32 0 1 32  65
2147493408 5 1365 3360 32 0 0 32  64
2147493440 5 1365 3392 32 0 0 32  64
2147493472 5 1365 3424 16 0 0 16  32
2147493504 5 1365 3456 32 0 1 32  65
2147493536 5 1365 3488 32 0 0 32  64
2147493568 5 1365 3520 32 0 0 32  64
2147493600 5 1365 3552 8 0 0 8  16
2147493632 5 1365 3328 105 0 1 105  211
2147493664 5 1365 3360 104 0 0 104  208
2147493696 5 1365 3392 104 0 0 104  208
2147493728 5 1365 3424 52 0 0 52  104
2147493760 5 1365 3456 157 0 0 157  314
2147493792 5 1365 3488 156 0 0 156  312
2147493824 5 1365 3520 156 0 0 156  312
2147493856 5 1365 3552 40 0 0 40  80
2147493888 4 1365 3584 153 0 0 153  306
2147493920 4 1365 3616 152 0 0 152  304
2147493952 4 1365 3648 152 0 0 152  304
2147493984 4 1365 3680 76 0 0 76  152
2147494016 4 1365 3712 101 0 1 101  203
2147494048 4 1365 3744 100 0 0 100  200
2147494080 4 1365 3776 100 0 0 100  200
2147494112 4 1365 3808 25 0 0 25  50
2147494144 4 1365 3584 52 0 1 52  105
2147494176 4 1365 3616 52 0 0 52  104
2147494208 4 1365 3648 52 0 0 52  104
2147494240 4 1365 3680 13 0 0 13  26
2147494272 4 1365 3712 48 0 1 48  97
2147494304 4 1365 3744 48 0 0 48  96
2147494336 4 1365 3776 48 0 0 48  96
2147494368 4 1365 3808 24 0 0 24  48
2147494400 4 1365 3584 102 0 1 102  205
2147494432 4 1365 3616 100 0 0 100  200
2147494464 4 1365 3648 100 0 0 100  200
2147494496 4 1365 3680 25 0 0 25  50
2147494528 4 1365 3712 153 0 0 153  306
2147494560 4 1365 3744 152 0 0 152  304
2147494592 4 1365 3776 152 0 0 152  304
2147494624 4 1365 3808 76 0 0 76  152
2147494656 4 1365 3584 149 0 0 149  298
2147494688 4 1365 3616 148 0 0 148  296
2147494720 4 1365 3648 149 0 0 149  298
2147494752 4 1365 3680 37 0 0 37  74
2147494784 4 1365 3712 101 0 1 101  203
2147494816 4 1365 3744 100 0 0 100  200
2147494848 4 1365 3776 100 0 0 100  200
2147494880 4 1365 3808 50 0 0 50  100
2147494912 4 1365 3584 52 0 1 52  105
2147494944 4 1365 3616 52 0 0 52  104
2147494976 4 1365 3648 52 0 0 52  104
2147495008 4 1365 3680 26 0 0 26  52
2147495040 4 1365 3712 48 0 1 48  97
2147495072 4 1365 3744 48 0 0 48  96
2147495104 4 1365 3776 48 0 0 48  96
2147495136 4 1365 3808 12 0 0 12  24
2147495168 4 1365 3584 65 0 3 65  133
2147495200 4 1365 3616 64 0 0 64  128
2147495232 4 1365 3648 64 0 0 64  128
2147495264 4 1365 3680 32 0 0 32  64
2147495296 4 1365 3712 101 0 1 101  203
2147495328 4 1365 3744 100 0 0 100  200
2147495360 4 1365 3776 100 0 0 100  200
2147495392 4 1365 3808 25 0 0 25  50
2147495424 5 1365 3584 97 0 1 97  195
2147495456 5 1365 3616 96 0 0 96  192
2147495488 5 1365 3648 96 0 0 96  192
2147495520 5 1365 3680 48 0 0 48  96
2147495552 5 1365 3712 70 0 3 70  143
2147495584 5 1365 3744 68 0 0 68  136
2147495616 5 1365 3776 68 0 0 68  136
2147495648 5 1365 3808 17 0 0 17  34
2147495680 5 1365 3584 36 0 1 36  73
2147495712 5 1365 3616 36 0 0 36  72
2147495744 5 1365 3648 36 0 0 36  72
2147495776 5 1365 3680 9 0 0 9  18
2147495808 5 1365 3712 32 0 1 32  65
2147495840 5 1365 3744 32 0 0 32  64
2147495872 5 1365 3776 32 0 0 32  64
2147495904 5 1365 3808 16 0 0 16  32
2147495936 5 1365 3584 36 0 1 36  73
2147495968 5 1365 3616 36 0 0 36  72
2147496000 5 1365 3648 36 0 0 36  72
2147496032 5 1365 3680 18 0 0 18  36
2147496064 5 1365 3712 52 0 1 52  105
2147496096 5 1365 3744 52 0 0 52  104
2147496128 5 1365 3776 52 0 0 52  104
2147496160 5 1365 3808 13 0 0 13  26
2147496192 5 1365 3584 52 0 1 52  105
2147496224 5 1365 3616 52 0 0 52  104
2147496256 5 1365 3648 52 0 0 52  104
2147496288 5 1365 3680 26 0 0 26  52
2147496320 5 1365 3712 32 0 1 32  65
2147496352 5 1365 3744 32 0 0 32  64
2147496384 5 1365 3776 32 0 0 32  64
2147496416 5 1365 3808 8 0 0 8  16
2147496448 5 1365 3584 16 0 1 16  33
2147496480 5 1365 3616 16 0 0 16  32
2147496512 5 1365 3648 16 0 0 16  32
2147496544 5 1365 3680 4 0 0 4  8
2147496576 5 1365 3712 16 0 1 16  33
2147496608 5 1365 3744 16 0 0 16  32
2147496640 5 1365 3776 16 0 0 16  32
2147496672 5 1365 3808 8 0 0 8  16
2147496704 5 1365 3584 32 0 1 32  65
2147496736 5 1365 3616 32 0 0 32  64
2147496768 5 1365 3648 32 0 0 32  64
2147496800 5 1365 3680 8 0 0 8  16
2147496832 5 1365 3712 48 0 1 48  97
2147496864 5 1365 3744 48 0 0 48  96
2147496896 5 1365 3776 48 0 0 48  96
2147496928 5 1365 3808 24 0 0 24  48
2147496960 4 1365 3840 48 0 1 48  97
2147496992 4 1365 3872 48 0 0 48  96
2147497024 4 1365 3904 48 0 0 48  96
2147497056 4 1365 3936 12 0 0 12  24
2147497088 4 1365 3968 32 0 1 32  65
2147497120 4 1365 4000 32 0 0 32  64
2147497152 4 1365 4032 32 0 0 32  64
2147497184 4 1365 4064 16 0 0 16  32
2147497216 4 1365 3840 16 0 1 16  33
2147497248 4 1365 3872 16 0 0 16  32
2147497280 4 1365 3904 16 0 0 16  32
2147497312 4 1365 3936 8 0 0 8  16
2147497344 4 1365 3968 16 0 1 16  33
2147497376 4 1365 4000 16 0 0 16  32
2147497408 4 1365 4032 16 0 0 16  32
2147497440 4 1365 4064 4 0 0 4  8
2147497472 4 1365 3840 49 0 7 49  105
2147497504 4 1365 3872 48 0 0 48  96
2147497536 4 1365 3904 48 0 0 48  96
2147497568 4 1365 3936 24 0 0 24  48
2147497600 4 1365 3968 69 0 3 69  141
2147497632 4 1365 4000 68 0 0 68  136
2147497664 4 1365 4032 69 0 0 69  138
2147497696 4 1365 4064 17 0 0 17  34
2147497728 4 1365 3840 69 0 3 69  141
2147497760 4 1365 3872 68 0 0 68  136
2147497792 4 1365 3904 68 0 0 68  136
2147497824 4 1365 3936 34 0 0 34  68
2147497856 4 1365 3968 41 0 7 41  89
2147497888 4 1365 4000 40 0 0 40  80
2147497920 4 1365 4032 40 0 0 40  80
2147497952 4 1365 4064 10 0 0 10  20
2147497984 4 1365 3840 20 0 1 20  41
2147498016 4 1365 3872 20 0 0 20  40
2147498048 4 1365 3904 20 0 0 20  40
2147498080 4 1365 3936 5 0 0 5  10
2147498112 4 1365 3968 20 0 1 20  41
2147498144 4 1365 4000 20 0 0 20  40
2147498176 4 1365 4032 20 0 0 20  40
2147498208 4 1365 4064 10 0 0 10  20
2147498240 4 1365 3840 74 0 3 74  151
2147498272 4 1365 3872 72 0 0 72  144
2147498304 4 1365 3904 72 0 0 72  144
2147498336 4 1365 3936 18 0 0 18  36
2147498368 4 1365 3968 105 0 1 105  211
2147498400 4 1365 4000 104 0 0 104  208
2147498432 4 1365 4032 104 0 0 104  208
2147498464 4 1365 4064 52 0 0 52  104
2147498496 5 1365 3840 102 0 1 102  205
2147498528 5 1365 3872 100 0 0 100  200
2147498560 5 1365 3904 100 0 0 100  200
2147498592 5 1365 3936 25 0 0 25  50
2147498624 5 1365 3968 65 0 3 65  133
2147498656 5 1365 4000 64 0 0 64  128
2147498688 5 1365 4032 64 0 0 64  128
2147498720 5 1365 4064 32 0 0 32  64
2147498752 5 1365 3840 36 0 1 36  73
2147498784 5 1365 3872 36 0 0 36  72
2147498816 5 1365 3904 36 0 0 36  72
2147498848 5 1365 3936 18 0 0 18  36
2147498880 5 1365 3968 32 0 1 32  65
2147498912 5 1365 4000 32 0 0 32  64
2147498944 5 1365 4032 32 0 0 32  64
2147498976 5 1365 4064 8 0 0 8  16
2147499008 5 1365 3840 69 0 3 69  141
2147499040 5 1365 3872 68 0 0 68  136
2147499072 5 1365 3904 68 0 0 68  136
2147499104 5 1365 3936 35 0 0 35  70
2147499136 5 1365 3968 101 0 1 101  203
2147499168 5 1365 4000 100 0 0 100  200
2147499200 5 1365 4032 100 0 0 100  200
2147499232 5 1365 4064 25 0 0 25  50
2147499264 5 1365 3840 97 0 1 97  195
2147499296 5 1365 3872 96 0 0 96  192
2147499328 5 1365 3904 96 0 0 96  192
2147499360 5 1365 3936 48 0 0 48  96
2147499392 5 1365 3968 66 0 3 66  135
2147499424 5 1365 4000 64 0 0 64  128
2147499456 5 1365 4032 64 0 0 64  128
2147499488 5 1365 4064 16 0 0 16  32
2147499520 5 1365 3840 36 0 1 36  73
2147499552 5 1365 3872 36 0 0 36  72
2147499584 5 1365 3904 36 0 0 36  72
2147499616 5 1365 3936 9 0 0 9  18
2147499648 5 1365 3968 32 0 1 32  65
2147499680 5 1365 4000 32 0 0 32  64
2147499712 5 1365 4032 32 0 0 32  64
2147499744 5 1365 4064 16 0 0 16  32
2147499776 5 1365 3840 45 0 7 45  97
2147499808 5 1365 3872 44 0 0 44  88
2147499840 5 1365 3904 44 0 0 44  88
2147499872 5 1365 3936 11 0 0 11  22
2147499904 5 1365 3968 65 0 3 65  133
2147499936 5 1365 4000 64 0 0 64  128
2147499968 5 1365 4032 65 0 0 65  130
2147500000 5 1365 4064 32 0 0 32  64
2147500032 6 1365 0 65 0 3 65  133
2147500064 6 1365 32 64 0 0 64  128
2147500096 6 1365 64 64 0 0 64  128
2147500128 6 1365 96 16 0 0 16  32
2147500160 6 1365 128 45 0 7 45  97
2147500192 6 1365 160 44 0 0 44  88
2147500224 6 1365 192 44 0 0 44  88
2147500256 6 1365 224 22 0 0 22  44
2147500288 6 1365 0 24 0 1 24  49
2147500320 6 1365 32 24 0 0 24  48
2147500352 6 1365 64 24 0 0 24  48
2147500384 6 1365 96 12 0 0 12  24
2147500416 6 1365 128 24 0 1 24  49
2147500448 6 1365 160 24 0 0 24  48
2147500480 6 1365 192 24 0 0 24  48
2147500512 6 1365 224 6 0 0 6  12
2147500544 6 1365 0 24 0 1 24  49
2147500576 6 1365 32 24 0 0 24  48
2147500608 6 1365 64 24 0 0 24  48
2147500640 6 1365 96 6 0 0 6  12
2147500672 6 1365 128 32 0 1 32  65
2147500704 6 1365 160 32 0 0 32  64
2147500736 6 1365 192 32 0 0 32  64
2147500768 6 1365 224 16 0 0 16  32
2147500800 6 1365 0 36 0 1 36  73
2147500832 6 1365 32 36 0 0 36  72
2147500864 6 1365 64 36 0 0 36  72
2147500896 6 1365 96 9 0 0 9  18
2147500928 6 1365 128 20 0 1 20  41
2147500960 6 1365 160 20 0 0 20  40
2147500992 6 1365 192 20 0 0 20  40
2147501024 6 1365 224 10 0 0 10  20
2147501056 6 1365 0 8 0 1 8  17
2147501088 6 1365 32 8 0 0 8  16
2147501120 6 1365 64 8 0 0 8  16
2147501152 6 1365 96 4 0 0 4  8
2147501184 6 1365 128 12 0 1 12  25
2147501216 6 1365 160 12 0 0 12  24
2147501248 6 1365 192 12 0 0 12  24
2147501280 6 1365 224 3 0 0 3  6
2147501312 6 1365 0 20 0 1 20  41
2147501344 6 1365 32 20 0 0 20  40
2147501376 6 1365 64 20 0 0 20  40
2147501408 6 1365 96 10 0 0 10  20
2147501440 6 1365 128 28 0 1 28  57
2147501472 6 1365 160 28 0 0 28  56
2147501504 6 1365 192 28 0 0 28  56
2147501536 6 1365 224 7 0 0 7  14
2147501568 7 1365 0 32 0 1 32  65
2147501600 7 1365 32 32 0 0 32  64
2147501632 7 1365 64 32 0 0 32  64
2147501664 7 1365 96 16 0 0 16  32
2147501696 7 1365 128 20 0 1 20  41
2147501728 7 1365 160 20 0 0 20  40
2147501760 7 1365 192 20 0 0 20  40
2147501792 7 1365 224 5 0 0 5  10
2147501824 7 1365 0 8 0 1 8  17
2147501856 7 1365 32 8 0 0 8  16
2147501888 7 1365 64 8 0 0 8  16
2147501920 7 1365 96 2 0 0 2  4
2147501952 7 1365 128 12 0 1 12  25
2147501984 7 1365 160 12 0 0 12  24
2147502016 7 1365 192 12 0 0 12  24
2147502048 7 1365 224 6 0 0 6  12
2147502080 7 1365 0 20 0 1 20  41
2147502112 7 1365 32 20 0 0 20  40
2147502144 7 1365 64 20 0 0 20  40
2147502176 7 1365 96 10 0 0 10  20
2147502208 7 1365 128 32 0 1 32  65
2147502240 7 1365 160 32 0 0 32  64
2147502272 7 1365 192 32 0 0 32  64
2147502304 7 1365 224 8 0 0 8  16
2147502336 7 1365 0 32 0 1 32  65
2147502368 7 1365 32 32 0 0 32  64
2147502400 7 1365 64 32 0 0 32  64
2147502432 7 1365 96 16 0 0 16  32
2147502464 7 1365 128 24 0 1 24  49
2147502496 7 1365 160 24 0 0 24  48
2147502528 7 1365 192 24 0 0 24  48
2147502560 7 1365 224 6 0 0 6  12
2147502592 7 1365 0 12 0 1 12  25
2147502624 7 1365 32 12 0 0 12  24
2147502656 7 1365 64 12 0 0 12  24
2147502688 7 1365 96 3 0 0 3  6
2147502720 7 1365 128 12 0 1 12  25
2147502752 7 1365 160 12 0 0 12  24
2147502784 7 1365 192 12 0 0 12  24
2147502816 7 1365 224 6 0 0 6  12
2147502848 7 1365 0 32 0 1 32  65
2147502880 7 1365 32 32 0 0 32  64
2147502912 7 1365 64 32 0 0 32  64
2147502944 7 1365 96 8 0 0 8  16
2147502976 7 1365 128 48 0 1 48  97
2147503008 7 1365 160 48 0 0 48  96
2147503040 7 1365 192 48 0 0 48  96
2147503072 7 1365 224 24 0 0 24  48
2147503104 6 1365 256 52 0 1 52  105
2147503136 6 1365 288 52 0 0 52  104
2147503168 6 1365 320 52 0 0 52  104
2147503200 6 1365 352 13 0 0 13  26
2147503232 6 1365 384 36 0 1 36  73
2147503264 6 1365 416 36 0 0 36  72
2147503296 6 1365 448 36 0 0 36  72
2147503328 6 1365 480 18 0 0 18  36
2147503360 6 1365 256 16 0 1 16  33
2147503392 6 1365 288 16 0 0 16  32
2147503424 6 1365 320 16 0 0 16  32
2147503456 6 1365 352 8 0 0 8  16
2147503488 6 1365 384 20 0 1 20  41
2147503520 6 1365 416 20 0 0 20  40
2147503552 6 1365 448 20 0 0 20  40
2147503584 6 1365 480 5 0 0 5  10
2147503616 6 1365 256 32 0 1 32  65
2147503648 6 1365 288 32 0 0 32  64
2147503680 6 1365 320 32 0 0 32  64
2147503712 6 1365 352 16 0 0 16  32
2147503744 6 1365 384 48 0 1 48  97
2147503776 6 1365 416 48 0 0 48  96
2147503808 6 1365 448 48 0 0 48  96
2147503840 6 1365 480 12 0 0 12  24
2147503872 6 1365 256 52 0 1 52  105
2147503904 6 1365 288 52 0 0 52  104
2147503936 6 1365 320 52 0 0 52  104
2147503968 6 1365 352 26 0 0 26  52
2147504000 6 1365 384 36 0 1 36  73
2147504032 6 1365 416 36 0 0 36  72
2147504064 6 1365 448 36 0 0 36  72
2147504096 6 1365 480 9 0 0 9  18
2147504128 6 1365 256 16 0 1 16  33
2147504160 6 1365 288 16 0 0 16  32
2147504192 6 1365 320 16 0 0 16  32
2147504224 6 1365 352 4 0 0 4  8
2147504256 6 1365 384 20 0 1 20  41
2147504288 6 1365 416 20 0 0 20  40
2147504320 6 1365 448 20 0 0 20  40
2147504352 6 1365 480 10 0 0 10  20
2147504384 6 1365 256 20 0 1 20  41
2147504416 6 1365 288 20 0 0 20  40
2147504448 6 1365 320 20 0 0 20  40
2147504480 6 1365 352 5 0 0 5  10
2147504512 6 1365 384 32 0 1 32  65
2147504544 6 1365 416 32 0 0 32  64
2147504576 6 1365 448 32 0 0 32  64
2147504608 6 1365 480 16 0 0 16  32
2147504640 7 1365 256 36 0 1 36  73
2147504672 7 1365 288 36 0 0 36  72
2147504704 7 1365 320 36 0 0 36  72
2147504736 7 1365 352 9 0 0 9  18
2147504768 7 1365 384 24 0 1 24  49
2147504800 7 1365 416 24 0 0 24  48
2147504832 7 1365 448 24 0 0 24  48
2147504864 7 1365 480 12 0 0 12  24
2147504896 7 1365 256 8 0 1 8  17
2147504928 7 1365 288 8 0 0 8  16
2147504960 7 1365 320 8 0 0 8  16
2147504992 7 1365 352 4 0 0 4  8
2147505024 7 1365 384 12 0 1 12  25
2147505056 7 1365 416 12 0 0 12  24
2147505088 7 1365 448 12 0 0 12  24
2147505120 7 1365 480 3 0 0 3  6
2147505152 7 1365 256 8 0 1 8  17
2147505184 7 1365 288 8 0 0 8  16
2147505216 7 1365 320 8 0 0 8  16
2147505248 7 1365 352 2 0 0 2  4
2147505280 7 1365 384 16 0 1 16  33
2147505312 7 1365 416 16 0 0 16  32
2147505344 7 1365 448 16 0 0 16  32
2147505376 7 1365 480 8 0 0 8  16
2147505408 7 1365 256 16 0 1 16  33
2147505440 7 1365 288 16 0 0 16  32
2147505472 7 1365 320 16 0 0 16  32
2147505504 7 1365 352 4 0 0 4  8
2147505536 7 1365 384 12 0 1 12  25
2147505568 7 1365 416 12 0 0 12  24
2147505600 7 1365 448 12 0 0 12  24
2147505632 7 1365 480 6 0 0 6  12
2147505664 7 1365 256 4 0 1 4  9
2147505696 7 1365 288 4 0 0 4  8
2147505728 7 1365 320 4 0 0 4  8
2147505760 7 1365 352 2 0 0 2  4
2147505792 7 1365 384 4 0 1 4  9
2147505824 7 1365 416 4 0 0 4  8
2147505856 7 1365 448 4 0 0 4  8
2147505888 7 1365 480 1 0 0 1  2
2147505920 7 1365 256 8 0 1 8  17
2147505952 7 1365 288 8 0 0 8  16
2147505984 7 1365 320 8 0 0 8  16
2147506016 7 1365 352 4 0 0 4  8
2147506048 7 1365 384 16 0 1 16  33
2147506080 7 1365 416 16 0 0 16  32
2147506112 7 1365 448 16 0 0 16  32
2147506144 7 1365 480 4 0 0 4  8
2147506176 6 1365 512 16 0 1 16  33
2147506208 6 1365 544 16 0 0 16  32
2147506240 6 1365 576 16 0 0 16  32
2147506272 6 1365 608 8 0 0 8  16
2147506304 6 1365 640 12 0 1 12  25
2147506336 6 1365 672 12 0 0 12  24
2147506368 6 1365 704 12 0 0 12  24
2147506400 6 1365 736 3 0 0 3  6
2147506432 6 1365 512 4 0 1 4  9
2147506464 6 1365 544 4 0 0 4  8
2147506496 6 1365 576 4 0 0 4  8
2147506528 6 1365 608 1 0 0 1  2
2147506560 6 1365 640 4 0 1 4  9
2147506592 6 1365 672 4 0 0 4  8
2147506624 6 1365 704 4 0 0 4  8
2147506656 6 1365 736 2 0 0 2  4
2147506688 6 1365 512 24 0 1 24  49
2147506720 6 1365 544 24 0 0 24  48
2147506752 6 1365 576 24 0 0 24  48
2147506784 6 1365 608 6 0 0 6  12
2147506816 6 1365 640 36 0 1 36  73
2147506848 6 1365 672 36 0 0 36  72
2147506880 6 1365 704 36 0 0 36  72
2147506912 6 1365 736 18 0 0 18  36
2147506944 6 1365 512 32 0 1 32  65
2147506976 6 1365 544 32 0 0 32  64
2147507008 6 1365 576 32 0 0 32  64
2147507040 6 1365 608 8 0 0 8  16
2147507072 6 1365 640 20 0 1 20  41
2147507104 6 1365 672 20 0 0 20  40
2147507136 6 1365 704 20 0 0 20  40
2147507168 6 1365 736 10 0 0 10  20
2147507200 6 1365 512 12 0 1 12  25
2147507232 6 1365 544 12 0 0 12  24
2147507264 6 1365 576 12 0 0 12  24
2147507296 6 1365 608 6 0 0 6  12
2147507328 6 1365 640 8 0 1 8  17
2147507360 6 1365 672 8 0 0 8  16
2147507392 6 1365 704 8 0 0 8  16
2147507424 6 1365 736 2 0 0 2  4
2147507456 6 1365 512 36 0 1 36  73
2147507488 6 1365 544 36 0 0 36  72
2147507520 6 1365 576 36 0 0 36  72
2147507552 6 1365 608 18 0 0 18  36
2147507584 6 1365 640 52 0 1 52  105
2147507616 6 1365 672 52 0 0 52  104
2147507648 6 1365 704 52 0 0 52  104
2147507680 6 1365 736 13 0 0 13  26
2147507712 7 1365 512 48 0 1 48  97
2147507744 7 1365 544 48 0 0 48  96
2147507776 7 1365 576 48 0 0 48  96
2147507808 7 1365 608 24 0 0 24  48
2147507840 7 1365 640 32 0 1 32  65
2147507872 7 1365 672 32 0 0 32  64
2147507904 7 1365 704 32 0 0 32  64
2147507936 7 1365 736 8 0 0 8  16
2147507968 7 1365 512 20 0 1 20  41
2147508000 7 1365 544 20 0 0 20  40
2147508032 7 1365 576 20 0 0 20  40
2147508064 7 1365 608 5 0 0 5  10
2147508096 7 1365 640 16 0 1 16  33
2147508128 7 1365 672 16 0 0 16  32
2147508160 7 1365 704 16 0 0 16  32
2147508192 7 1365 736 8 0 0 8  16
2147508224 7 1365 512 36 0 1 36  73
2147508256 7 1365 544 36 0 0 36  72
2147508288 7 1365 576 36 0 0 36  72
2147508320 7 1365 608 9 0 0 9  18
2147508352 7 1365 640 52 0 1 52  105
2147508384 7 1365 672 52 0 0 52  104
2147508416 7 1365 704 52 0 0 52  104
2147508448 7 1365 736 26 0 0 26  52
2147508480 7 1365 512 48 0 1 48  97
2147508512 7 1365 544 48 0 0 48  96
2147508544 7 1365 576 48 0 0 48  96
2147508576 7 1365 608 12 0 0 12  24
2147508608 7 1365 640 32 0 1 32  65
2147508640 7 1365 672 32 0 0 32  64
2147508672 7 1365 704 32 0 0 32  64
2147508704 7 1365 736 16 0 0 16  32
2147508736 7 1365 512 20 0 1 20  41
2147508768 7 1365 544 20 0 0 20  40
2147508800 7 1365 576 20 0 0 20  40
2147508832 7 1365 608 10 0 0 10  20
2147508864 7 1365 640 16 0 1 16  33
2147508896 7 1365 672 16 0 0 16  32
2147508928 7 1365 704 16 0 0 16  32
2147508960 7 1365 736 4 0 0 4  8
2147508992 7 1365 512 24 0 1 24  49
2147509024 7 1365 544 24 0 0 24  48
2147509056 7 1365 576 24 0 0 24  48
2147509088 7 1365 608 12 0 0 12  24
2147509120 7 1365 640 32 0 1 32  65
2147509152 7 1365 672 32 0 0 32  64
2147509184 7 1365 704 32 0 0 32  64
2147509216 7 1365 736 8 0 0 8  16
2147509248 6 1365 768 32 0 1 32  65
2147509280 6 1365 800 32 0 0 32  64
2147509312 6 1365 832 32 0 0 32  64
2147509344 6 1365 864 16 0 0 16  32
2147509376 6 1365 896 20 0 1 20  41
2147509408 6 1365 928 20 0 0 20  40
2147509440 6 1365 960 20 0 0 20  40
2147509472 6 1365 992 5 0 0 5  10
2147509504 6 1365 768 12 0 1 12  25
2147509536 6 1365 800 12 0 0 12  24
2147509568 6 1365 832 12 0 0 12  24
2147509600 6 1365 864 3 0 0 3  6
2147509632 6 1365 896 12 0 1 12  25
2147509664 6 1365 928 12 0 0 12  24
2147509696 6 1365 960 12 0 0 12  24
2147509728 6 1365 992 6 0 0 6  12
2147509760 6 1365 768 12 0 1 12  25
2147509792 6 1365 800 12 0 0 12  24
2147509824 6 1365 832 12 0 0 12  24
2147509856 6 1365 864 6 0 0 6  12
2147509888 6 1365 896 16 0 1 16  33
2147509920 6 1365 928 16 0 0 16  32
2147509952 6 1365 960 16 0 0 16  32
2147509984 6 1365 992 4 0 0 4  8
2147510016 6 1365 768 16 0 1 16  33
2147510048 6 1365 800 16 0 0 16  32
2147510080 6 1365 832 16 0 0 16  32
2147510112 6 1365 864 8 0 0 8  16
2147510144 6 1365 896 8 0 1 8  17
2147510176 6 1365 928 8 0 0 8  16
2147510208 6 1365 960 8 0 0 8  16
2147510240 6 1365 992 2 0 0 2  4
2147510272 6 1365 768 4 0 1 4  9
2147510304 6 1365 800 4 0 0 4  8
2147510336 6 1365 832 4 0 0 4  8
2147510368 6 1365 864 1 0 0 1  2
2147510400 6 1365 896 4 0 1 4  9
2147510432 6 1365 928 4 0 0 4  8
2147510464 6 1365 960 4 0 0 4  8
2147510496 6 1365 992 2 0 0 2  4
2147510528 6 1365 768 12 0 1 12  25
2147510560 6 1365 800 12 0 0 12  24
2147510592 6 1365 832 12 0 0 12  24
2147510624 6 1365 864 3 0 0 3  6
2147510656 6 1365 896 16 0 1 16  33
2147510688 6 1365 928 16 0 0 16  32
2147510720 6 1365 960 16 0 0 16  32
2147510752 6 1365 992 8 0 0 8  16
2147510784 7 1365 768 16 0 1 16  33
2147510816 7 1365 800 16 0 0 16  32
2147510848 7 1365 832 16 0 0 16  32
2147510880 7 1365 864 4 0 0 4  8
2147510912 7 1365 896 8 0 1 8  17
2147510944 7 1365 928 8 0 0 8  16
2147510976 7 1365 960 8 0 0 8  16
2147511008 7 1365 992 4 0 0 4  8
2147511040 7 1365 768 4 0 1 4  9
2147511072 7 1365 800 4 0 0 4  8
2147511104 7 1365 832 4 0 0 4  8
2147511136 7 1365 864 2 0 0 2  4
2147511168 7 1365 896 4 0 1 4  9
2147511200 7 1365 928 4 0 0 4  8
2147511232 7 1365 960 4 0 0 4  8
2147511264 7 1365 992 1 0 0 1  2
2147511296 7 1365 768 45 0 7 45  97
2147511328 7 1365 800 44 0 0 44  88
2147511360 7 1365 832 44 0 0 44  88
2147511392 7 1365 864 11 0 0 11  22
2147511424 7 1365 896 69 0 3 69  141
2147511456 7 1365 928 68 0 0 68  136
2147511488 7 1365 960 68 0 0 68  136
2147511520 7 1365 992 34 0 0 34  68
2147511552 7 1365 768 70 0 3 70  143
2147511584 7 1365 800 68 0 0 68  136
2147511616 7 1365 832 68 0 0 68  136
2147511648 7 1365 864 17 0 0 17  34
2147511680 7 1365 896 49 0 7 49  105
2147511712 7 1365 928 48 0 0 48  96
2147511744 7 1365 960 48 0 0 48  96
2147511776 7 1365 992 24 0 0 24  48
2147511808 7 1365 768 24 0 1 24  49
2147511840 7 1365 800 24 0 0 24  48
2147511872 7 1365 832 24 0 0 24  48
2147511904 7 1365 864 12 0 0 12  24
2147511936 7 1365 896 24 0 1 24  49
2147511968 7 1365 928 24 0 0 24  48
2147512000 7 1365 960 24 0 0 24  48
2147512032 7 1365 992 6 0 0 6  12
2147512064 7 1365 768 65 0 3 65  133
2147512096 7 1365 800 64 0 0 64  128
2147512128 7 1365 832 65 0 0 65  130
2147512160 7 1365 864 32 0 0 32  64
2147512192 7 1365 896 101 0 1 101  203
2147512224 7 1365 928 100 0 0 100  200
2147512256 7 1365 960 100 0 0 100  200
2147512288 7 1365 992 25 0 0 25  50
2147512320 6 1365 1024 105 0 1 105  211
2147512352 6 1365 1056 104 0 0 104  208
2147512384 6 1365 1088 104 0 0 104  208
2147512416 6 1365 1120 52 0 0 52  104
2147512448 6 1365 1152 74 0 3 74  151
2147512480 6 1365 1184 72 0 0 72  144
2147512512 6 1365 1216 72 0 0 72  144
2147512544 6 1365 1248 18 0 0 18  36
2147512576 6 1365 1024 32 0 1 32  65
2147512608 6 1365 1056 32 0 0 32  64
2147512640 6 1365 1088 32 0 0 32  64
2147512672 6 1365 1120 8 0 0 8  16
2147512704 6 1365 1152 36 0 1 36  73
2147512736 6 1365 1184 36 0 0 36  72
2147512768 6 1365 1216 36 0 0 36  72
2147512800 6 1365 1248 18 0 0 18  36
2147512832 6 1365 1024 65 0 3 65  133
2147512864 6 1365 1056 64 0 0 64  128
2147512896 6 1365 1088 64 0 0 64  128
2147512928 6 1365 1120 16 0 0 16  32
2147512960 6 1365 1152 102 0 1 102  205
2147512992 6 1365 1184 100 0 0 100  200
2147513024 6 1365 1216 100 0 0 100  200
2147513056 6 1365 1248 50 0 0 50  100
2147513088 6 1365 1024 105 0 1 105  211
2147513120 6 1365 1056 104 0 0 104  208
2147513152 6 1365 1088 104 0 0 104  208
2147513184 6 1365 1120 26 0 0 26  52
2147513216 6 1365 1152 73 0 3 73  149
2147513248 6 1365 1184 72 0 0 72  144
2147513280 6 1365 1216 72 0 0 72  144
2147513312 6 1365 1248 37 0 0 37  74
2147513344 6 1365 1024 32 0 1 32  65
2147513376 6 1365 1056 32 0 0 32  64
2147513408 6 1365 1088 32 0 0 32  64
2147513440 6 1365 1120 16 0 0 16  32
2147513472 6 1365 1152 36 0 1 36  73
2147513504 6 1365 1184 36 0 0 36  72
2147513536 6 1365 1216 36 0 0 36  72
2147513568 6 1365 1248 9 0 0 9  18
2147513600 6 1365 1024 41 0 7 41  89
2147513632 6 1365 1056 40 0 0 40  80
2147513664 6 1365 1088 40 0 0 40  80
2147513696 6 1365 1120 20 0 0 20  40
2147513728 6 1365 1152 69 0 3 69  141
2147513760 6 1365 1184 68 0 0 68  136
2147513792 6 1365 1216 68 0 0 68  136
2147513824 6 1365 1248 17 0 0 17  34
2147513856 7 1365 1024 70 0 3 70  143
2147513888 7 1365 1056 68 0 0 68  136
2147513920 7 1365 1088 68 0 0 68  136
2147513952 7 1365 1120 34 0 0 34  68
2147513984 7 1365 1152 49 0 7 49  105
2147514016 7 1365 1184 48 0 0 48  96
2147514048 7 1365 1216 48 0 0 48  96
2147514080 7 1365 1248 12 0 0 12  24
2147514112 7 1365 1024 20 0 1 20  41
2147514144 7 1365 1056 20 0 0 20  40
2147514176 7 1365 1088 20 0 0 20  40
2147514208 7 1365 1120 5 0 0 5  10
2147514240 7 1365 1152 20 0 1 20  41
2147514272 7 1365 1184 20 0 0 20  40
2147514304 7 1365 1216 20 0 0 20  40
2147514336 7 1365 1248 10 0 0 10  20
2147514368 7 1365 1024 20 0 1 20  41
2147514400 7 1365 1056 20 0 0 20  40
2147514432 7 1365 1088 20 0 0 20  40
2147514464 7 1365 1120 10 0 0 10  20
2147514496 7 1365 1152 36 0 1 36  73
2147514528 7 1365 1184 36 0 0 36  72
2147514560 7 1365 1216 36 0 0 36  72
2147514592 7 1365 1248 9 0 0 9  18
2147514624 7 1365 1024 32 0 1 32  65
2147514656 7 1365 1056 32 0 0 32  64
2147514688 7 1365 1088 32 0 0 32  64
2147514720 7 1365 1120 16 0 0 16  32
2147514752 7 1365 1152 24 0 1 24  49
2147514784 7 1365 1184 24 0 0 24  48
2147514816 7 1365 1216 24 0 0 24  48
2147514848 7 1365 1248 6 0 0 6  12
2147514880 7 1365 1024 12 0 1 12  25
2147514912 7 1365 1056 12 0 0 12  24
2147514944 7 1365 1088 12 0 0 12  24
2147514976 7 1365 1120 3 0 0 3  6
2147515008 7 1365 1152 8 0 1 8  17
2147515040 7 1365 1184 8 0 0 8  16
2147515072 7 1365 1216 8 0 0 8  16
2147515104 7 1365 1248 4 0 0 4  8
2147515136 7 1365 1024 20 0 1 20  41
2147515168 7 1365 1056 20 0 0 20  40
2147515200 7 1365 1088 20 0 0 20  40
2147515232 7 1365 1120 5 0 0 5  10
2147515264 7 1365 1152 36 0 1 36  73
2147515296 7 1365 1184 36 0 0 36  72
2147515328 7 1365 1216 36 0 0 36  72
2147515360 7 1365 1248 18 0 0 18  36
2147515392 6 1365 1280 32 0 1 32  65
2147515424 6 1365 1312 32 0 0 32  64
2147515456 6 1365 1344 32 0 0 32  64
2147515488 6 1365 1376 8 0 0 8  16
2147515520 6 1365 1408 24 0 1 24  49
2147515552 6 1365 1440 24 0 0 24  48
2147515584 6 1365 1472 24 0 0 24  48
2147515616 6 1365 1504 12 0 0 12  24
2147515648 6 1365 1280 12 0 1 12  25
2147515680 6 1365 1312 12 0 0 12  24
2147515712 6 1365 1344 12 0 0 12  24
2147515744 6 1365 1376 6 0 0 6  12
2147515776 6 1365 1408 8 0 1 8  17
2147515808 6 1365 1440 8 0 0 8  16
2147515840 6 1365 1472 8 0 0 8  16
2147515872 6 1365 1504 2 0 0 2  4
2147515904 6 1365 1280 69 0 3 69  141
2147515936 6 1365 1312 68 0 0 68  136
2147515968 6 1365 1344 69 0 0 69  138
2147516000 6 1365 1376 34 0 0 34  68
2147516032 6 1365 1408 101 0 1 101  203
2147516064 6 1365 1440 100 0 0 100  200
2147516096 6 1365 1472 100 0 0 100  200
2147516128 6 1365 1504 25 0 0 25  50
2147516160 6 1365 1280 105 0 1 105  211
2147516192 6 1365 1312 104 0 0 104  208
2147516224 6 1365 1344 104 0 0 104  208
2147516256 6 1365 1376 53 0 0 53  106
2147516288 6 1365 1408 69 0 3 69  141
2147516320 6 1365 1440 68 0 0 68  136
2147516352 6 1365 1472 68 0 0 68  136
2147516384 6 1365 1504 17 0 0 17  34
2147516416 6 1365 1280 32 0 1 32  65
2147516448 6 1365 1312 32 0 0 32  64
2147516480 6 1365 1344 32 0 0 32  64
2147516512 6 1365 1376 8 0 0 8  16
2147516544 6 1365 1408 36 0 1 36  73
2147516576 6 1365 1440 36 0 0 36  72
2147516608 6 1365 1472 36 0 0 36  72
2147516640 6 1365 1504 18 0 0 18  36
2147516672 6 1365 1280 101 0 1 101  203
2147516704 6 1365 1312 100 0 0 100  200
2147516736 6 1365 1344 100 0 0 100  200
2147516768 6 1365 1376 25 0 0 25  50
2147516800 6 1365 1408 154 0 0 154  308
2147516832 6 1365 1440 152 0 0 152  304
2147516864 6 1365 1472 152 0 0 152  304
2147516896 6 1365 1504 76 0 0 76  152
2147516928 7 1365 1280 157 0 0 157  314
2147516960 7 1365 1312 156 0 0 156  312
2147516992 7 1365 1344 156 0 0 156  312
2147517024 7 1365 1376 39 0 0 39  78
2147517056 7 1365 1408 105 0 1 105  211
2147517088 7 1365 1440 104 0 0 104  208
2147517120 7 1365 1472 105 0 0 105  210
2147517152 7 1365 1504 52 0 0 52  104
2147517184 7 1365 1280 48 0 1 48  97
2147517216 7 1365 1312 48 0 0 48  96
2147517248 7 1365 1344 48 0 0 48  96
2147517280 7 1365 1376 24 0 0 24  48
2147517312 7 1365 1408 52 0 1 52  105
2147517344 7 1365 1440 52 0 0 52  104
2147517376 7 1365 1472 52 0 0 52  104
2147517408 7 1365 1504 13 0 0 13  26
2147517440 7 1365 1280 97 0 1 97  195
2147517472 7 1365 1312 96 0 0 96  192
2147517504 7 1365 1344 96 0 0 96  192
2147517536 7 1365 1376 48 0 0 48  96
2147517568 7 1365 1408 149 0 0 149  298
2147517600 7 1365 1440 148 0 0 148  296
2147517632 7 1365 1472 148 0 0 148  296
2147517664 7 1365 1504 37 0 0 37  74
2147517696 7 1365 1280 154 0 0 154  308
2147517728 7 1365 1312 152 0 0 152  304
2147517760 7 1365 1344 152 0 0 152  304
2147517792 7 1365 1376 76 0 0 76  152
2147517824 7 1365 1408 105 0 1 105  211
2147517856 7 1365 1440 104 0 0 104  208
2147517888 7 1365 1472 104 0 0 104  208
2147517920 7 1365 1504 26 0 0 26  52
2147517952 7 1365 1280 48 0 1 48  97
2147517984 7 1365 1312 48 0 0 48  96
2147518016 7 1365 1344 48 0 0 48  96
2147518048 7 1365 1376 12 0 0 12  24
2147518080 7 1365 1408 52 0 1 52  105
2147518112 7 1365 1440 52 0 0 52  104
2147518144 7 1365 1472 52 0 0 52  104
2147518176 7 1365 1504 26 0 0 26  52
2147518208 7 1365 1280 62 0 3 62  127
2147518240 7 1365 1312 60 0 0 60  120
2147518272 7 1365 1344 60 0 0 60  120
2147518304 7 1365 1376 15 0 0 15  30
2147518336 7 1365 1408 101 0 1 101  203
2147518368 7 1365 1440 100 0 0 100  200
2147518400 7 1365 1472 100 0 0 100  200
2147518432 7 1365 1504 50 0 0 50  100
2147518464 6 1365 1536 101 0 1 101  203
2147518496 6 1365 1568 100 0 0 100  200
2147518528 6 1365 1600 101 0 0 101  202
2147518560 6 1365 1632 25 0 0 25  50
2147518592 6 1365 1664 73 0 3 73  149
2147518624 6 1365 1696 72 0 0 72  144
2147518656 6 1365 1728 72 0 0 72  144
2147518688 6 1365 1760 36 0 0 36  72
2147518720 6 1365 1536 32 0 1 32  65
2147518752 6 1365 1568 32 0 0 32  64
2147518784 6 1365 1600 32 0 0 32  64
2147518816 6 1365 1632 16 0 0 16  32
2147518848 6 1365 1664 32 0 1 32  65
2147518880 6 1365 1696 32 0 0 32  64
2147518912 6 1365 1728 32 0 0 32  64
2147518944 6 1365 1760 8 0 0 8  16
2147518976 6 1365 1536 32 0 1 32  65
2147519008 6 1365 1568 32 0 0 32  64
2147519040 6 1365 1600 32 0 0 32  64
2147519072 6 1365 1632 8 0 0 8  16
2147519104 6 1365 1664 52 0 1 52  105
2147519136 6 1365 1696 52 0 0 52  104
2147519168 6 1365 1728 52 0 0 52  104
2147519200 6 1365 1760 26 0 0 26  52
2147519232 6 1365 1536 52 0 1 52  105
2147519264 6 1365 1568 52 0 0 52  104
2147519296 6 1365 1600 52 0 0 52  104
2147519328 6 1365 1632 13 0 0 13  26
2147519360 6 1365 1664 36 0 1 36  73
2147519392 6 1365 1696 36 0 0 36  72
2147519424 6 1365 1728 36 0 0 36  72
2147519456 6 1365 1760 18 0 0 18  36
2147519488 6 1365 1536 16 0 1 16  33
2147519520 6 1365 1568 16 0 0 16  32
2147519552 6 1365 1600 16 0 0 16  32
2147519584 6 1365 1632 8 0 0 8  16
2147519616 6 1365 1664 16 0 1 16  33
2147519648 6 1365 1696 16 0 0 16  32
2147519680 6 1365 1728 16 0 0 16  32
2147519712 6 1365 1760 4 0 0 4  8
2147519744 6 1365 1536 28 0 1 28  57
2147519776 6 1365 1568 28 0 0 28  56
2147519808 6 1365 1600 28 0 0 28  56
2147519840 6 1365 1632 14 0 0 14  28
2147519872 6 1365 1664 48 0 1 48  97
2147519904 6 1365 1696 48 0 0 48  96
2147519936 6 1365 1728 48 0 0 48  96
2147519968 6 1365 1760 12 0 0 12  24
2147520000 7 1365 1536 48 0 1 48  97
2147520032 7 1365 1568 48 0 0 48  96
2147520064 7 1365 1600 48 0 0 48  96
2147520096 7 1365 1632 24 0 0 24  48
2147520128 7 1365 1664 36 0 1 36  73
2147520160 7 1365 1696 36 0 0 36  72
2147520192 7 1365 1728 36 0 0 36  72
2147520224 7 1365 1760 9 0 0 9  18
2147520256 7 1365 1536 16 0 1 16  33
2147520288 7 1365 1568 16 0 0 16  32
2147520320 7 1365 1600 16 0 0 16  32
2147520352 7 1365 1632 4 0 0 4  8
2147520384 7 1365 1664 16 0 1 16  33
2147520416 7 1365 1696 16 0 0 16  32
2147520448 7 1365 1728 16 0 0 16  32
2147520480 7 1365 1760 8 0 0 8  16
2147520512 7 1365 1536 73 0 3 73  149
2147520544 7 1365 1568 72 0 0 72  144
2147520576 7 1365 1600 72 0 0 72  144
2147520608 7 1365 1632 18 0 0 18  36
2147520640 7 1365 1664 106 0 1 106  213
2147520672 7 1365 1696 104 0 0 104  208
2147520704 7 1365 1728 104 0 0 104  208
2147520736 7 1365 1760 52 0 0 52  104
2147520768 7 1365 1536 105 0 1 105  211
2147520800 7 1365 1568 104 0 0 104  208
2147520832 7 1365 1600 104 0 0 104  208
2147520864 7 1365 1632 26 0 0 26  52
2147520896 7 1365 1664 65 0 3 65  133
2147520928 7 1365 1696 64 0 0 64  128
2147520960 7 1365 1728 65 0 0 65  130
2147520992 7 1365 1760 32 0 0 32  64
2147521024 7 1365 1536 32 0 1 32  65
2147521056 7 1365 1568 32 0 0 32  64
2147521088 7 1365 1600 32 0 0 32  64
2147521120 7 1365 1632 16 0 0 16  32
2147521152 7 1365 1664 32 0 1 32  65
2147521184 7 1365 1696 32 0 0 32  64
2147521216 7 1365 1728 32 0 0 32  64
2147521248 7 1365 1760 8 0 0 8  16
2147521280 7 1365 1536 105 0 1 105  211
2147521312 7 1365 1568 104 0 0 104  208
2147521344 7 1365 1600 104 0 0 104  208
2147521376 7 1365 1632 52 0 0 52  104
2147521408 7 1365 1664 157 0 0 157  314
2147521440 7 1365 1696 156 0 0 156  312
2147521472 7 1365 1728 156 0 0 156  312
2147521504 7 1365 1760 40 0 0 40  80
2147521536 6 1365 1792 153 0 0 153  306
2147521568 6 1365 1824 152 0 0 152  304
2147521600 6 1365 1856 152 0 0 152  304
2147521632 6 1365 1888 76 0 0 76  152
2147521664 6 1365 1920 101 0 1 101  203
2147521696 6 1365 1952 100 0 0 100  200
2147521728 6 1365 1984 100 0 0 100  200
2147521760 6 1365 2016 25 0 0 25  50
2147521792 6 1365 1792 52 0 1 52  105
2147521824 6 1365 1824 52 0 0 52  104
2147521856 6 1365 1856 52 0 0 52  104
2147521888 6 1365 1888 13 0 0 13  26
2147521920 6 1365 1920 48 0 1 48  97
2147521952 6 1365 1952 48 0 0 48  96
2147521984 6 1365 1984 48 0 0 48  96
2147522016 6 1365 2016 24 0 0 24  48
2147522048 6 1365 1792 102 0 1 102  205
2147522080 6 1365 1824 100 0 0 100  200
2147522112 6 1365 1856 100 0 0 100  200
2147522144 6 1365 1888 25 0 0 25  50
2147522176 6 1365 1920 153 0 0 153  306
2147522208 6 1365 1952 152 0 0 152  304
2147522240 6 1365 1984 152 0 0 152  304
2147522272 6 1365 2016 76 0 0 76  152
2147522304 6 1365 1792 149 0 0 149  298
2147522336 6 1365 1824 148 0 0 148  296
2147522368 6 1365 1856 149 0 0 149  298
2147522400 6 1365 1888 37 0 0 37  74
2147522432 6 1365 1920 101 0 1 101  203
2147522464 6 1365 1952 100 0 0 100  200
2147522496 6 1365 1984 100 0 0 100  200
2147522528 6 1365 2016 50 0 0 50  100
2147522560 6 1365 1792 52 0 1 52  105
2147522592 6 1365 1824 52 0 0 52  104
2147522624 6 1365 1856 52 0 0 52  104
2147522656 6 1365 1888 26 0 0 26  52
2147522688 6 1365 1920 48 0 1 48  97
2147522720 6 1365 1952 48 0 0 48  96
2147522752 6 1365 1984 48 0 0 48  96
2147522784 6 1365 2016 12 0 0 12  24
2147522816 6 1365 1792 65 0 3 65  133
2147522848 6 1365 1824 64 0 0 64  128
2147522880 6 1365 1856 64 0 0 64  128
2147522912 6 1365 1888 32 0 0 32  64
2147522944 6 1365 1920 101 0 1 101  203
2147522976 6 1365 1952 100 0 0 100  200
2147523008 6 1365 1984 100 0 0 100  200
2147523040 6 1365 2016 25 0 0 25  50
2147523072 7 1365 1792 97 0 1 97  195
2147523104 7 1365 1824 96 0 0 96  192
2147523136 7 1365 1856 96 0 0 96  192
2147523168 7 1365 1888 48 0 0 48  96
2147523200 7 1365 1920 70 0 3 70  143
2147523232 7 1365 1952 68 0 0 68  136
2147523264 7 1365 1984 68 0 0 68  136
2147523296 7 1365 2016 17 0 0 17  34
2147523328 7 1365 1792 36 0 1 36  73
2147523360 7 1365 1824 36 0 0 36  72
2147523392 7 1365 1856 36 0 0 36  72
2147523424 7 1365 1888 9 0 0 9  18
2147523456 7 1365 1920 32 0 1 32  65
2147523488 7 1365 1952 32 0 0 32  64
2147523520 7 1365 1984 32 0 0 32  64
2147523552 7 1365 2016 16 0 0 16  32
2147523584 7 1365 1792 36 0 1 36  73
2147523616 7 1365 1824 36 0 0 36  72
2147523648 7 1365 1856 36 0 0 36  72
2147523680 7 1365 1888 18 0 0 18  36
2147523712 7 1365 1920 52 0 1 52  105
2147523744 7 1365 1952 52 0 0 52  104
2147523776 7 1365 1984 52 0 0 52  104
2147523808 7 1365 2016 13 0 0 13  26
2147523840 7 1365 1792 52 0 1 52  105
2147523872 7 1365 1824 52 0 0 52  104
2147523904 7 1365 1856 52 0 0 52  104
2147523936 7 1365 1888 26 0 0 26  52
2147523968 7 1365 1920 32 0 1 32  65
2147524000 7 1365 1952 32 0 0 32  64
2147524032 7 1365 1984 32 0 0 32  64
2147524064 7 1365 2016 8 0 0 8  16
2147524096 7 1365 1792 16 0 1 16  33
2147524128 7 1365 1824 16 0 0 16  32
2147524160 7 1365 1856 16 0 0 16  32
2147524192 7 1365 1888 4 0 0 4  8
2147524224 7 1365 1920 16 0 1 16  33
2147524256 7 1365 1952 16 0 0 16  32
2147524288 7 1365 1984 16 0 0 16  32
2147524320 7 1365 2016 8 0 0 8  16
2147524352 7 1365 1792 32 0 1 32  65
2147524384 7 1365 1824 32 0 0 32  64
2147524416 7 1365 1856 32 0 0 32  64
2147524448 7 1365 1888 8 0 0 8  16
2147524480 7 1365 1920 48 0 1 48  97
2147524512 7 1365 1952 48 0 0 48  96
2147524544 7 1365 1984 48 0 0 48  96
2147524576 7 1365 2016 24 0 0 24  48
2147524608 6 1365 2048 48 0 1 48  97
2147524640 6 1365 2080 48 0 0 48  96
2147524672 6 1365 2112 48 0 0 48  96
2147524704 6 1365 2144 12 0 0 12  24
2147524736 6 1365 2176 32 0 1 32  65
2147524768 6 1365 2208 32 0 0 32  64
2147524800 6 1365 2240 32 0 0 32  64
2147524832 6 1365 2272 16 0 0 16  32
2147524864 6 1365 2048 16 0 1 16  33
2147524896 6 1365 2080 16 0 0 16  32
2147524928 6 1365 2112 16 0 0 16  32
2147524960 6 1365 2144 8 0 0 8  16
2147524992 6 1365 2176 16 0 1 16  33
2147525024 6 1365 2208 16 0 0 16  32
2147525056 6 1365 2240 16 0 0 16  32
2147525088 6 1365 2272 4 0 0 4  8
2147525120 6 1365 2048 49 0 7 49  105
2147525152 6 1365 2080 48 0 0 48  96
2147525184 6 1365 2112 48 0 0 48  96
2147525216 6 1365 2144 24 0 0 24  48
2147525248 6 1365 2176 69 0 3 69  141
2147525280 6 1365 2208 68 0 0 68  136
2147525312 6 1365 2240 69 0 0 69  138
2147525344 6 1365 2272 17 0 0 17  34
2147525376 6 1365 2048 69 0 3 69  141
2147525408 6 1365 2080 68 0 0 68  136
2147525440 6 1365 2112 68 0 0 68  136
2147525472 6 1365 2144 34 0 0 34  68
2147525504 6 1365 2176 41 0 7 41  89
2147525536 6 1365 2208 40 0 0 40  80
2147525568 6 1365 2240 40 0 0 40  80
2147525600 6 1365 2272 10 0 0 10  20
2147525632 6 1365 2048 20 0 1 20  41
2147525664 6 1365 2080 20 0 0 20  40
2147525696 6 1365 2112 20 0 0 20  40
2147525728 6 1365 2144 5 0 0 5  10
2147525760 6 1365 2176 20 0 1 20  41
2147525792 6 1365 2208 20 0 0 20  40
2147525824 6 1365 2240 20 0 0 20  40
2147525856 6 1365 2272 10 0 0 10  20
2147525888 6 1365 2048 74 0 3 74  151
2147525920 6 1365 2080 72 0 0 72  144
2147525952 6 1365 2112 72 0 0 72  144
2147525984 6 1365 2144 18 0 0 18  36
2147526016 6 1365 2176 105 0 1 105  211
2147526048 6 1365 2208 104 0 0 104  208
2147526080 6 1365 2240 104 0 0 104  208
2147526112 6 1365 2272 52 0 0 52  104
2147526144 7 1365 2048 102 0 1 102  205
2147526176 7 1365 2080 100 0 0 100  200
2147526208 7 1365 2112 100 0 0 100  200
2147526240 7 1365 2144 25 0 0 25  50
2147526272 7 1365 2176 65 0 3 65  133
2147526304 7 1365 2208 64 0 0 64  128
2147526336 7 1365 2240 64 0 0 64  128
2147526368 7 1365 2272 32 0 0 32  64
2147526400 7 1365 2048 36 0 1 36  73
2147526432 7 1365 2080 36 0 0 36  72
2147526464 7 1365 2112 36 0 0 36  72
2147526496 7 1365 2144 18 0 0 18  36
2147526528 7 1365 2176 32 0 1 32  65
2147526560 7 1365 2208 32 0 0 32  64
2147526592 7 1365 2240 32 0 0 32  64
2147526624 7 1365 2272 8 0 0 8  16
2147526656 7 1365 2048 69 0 3 69  141
2147526688 7 1365 2080 68 0 0 68  136
2147526720 7 1365 2112 68 0 0 68  136
2147526752 7 1365 2144 35 0 0 35  70
2147526784 7 1365 2176 101 0 1 101  203
2147526816 7 1365 2208 100 0 0 100  200
2147526848 7 1365 2240 100 0 0 100  200
2147526880 7 1365 2272 25 0 0 25  50
2147526912 7 1365 2048 97 0 1 97  195
2147526944 7 1365 2080 96 0 0 96  192
2147526976 7 1365 2112 96 0 0 96  192
2147527008 7 1365 2144 48 0 0 48  96
2147527040 7 1365 2176 66 0 3 66  135
2147527072 7 1365 2208 64 0 0 64  128
2147527104 7 1365 2240 64 0 0 64  128
2147527136 7 1365 2272 16 0 0 16  32
2147527168 7 1365 2048 36 0 1 36  73
2147527200 7 1365 2080 36 0 0 36  72
2147527232 7 1365 2112 36 0 0 36  72
2147527264 7 1365 2144 9 0 0 9  18
2147527296 7 1365 2176 32 0 1 32  65
2147527328 7 1365 2208 32 0 0 32  64
2147527360 7 1365 2240 32 0 0 32  64
2147527392 7 1365 2272 16 0 0 16  32
2147527424 7 1365 2048 45 0 7 45  97
2147527456 7 1365 2080 44 0 0 44  88
2147527488 7 1365 2112 44 0 0 44  88
2147527520 7 1365 2144 11 0 0 11  22
2147527552 7 1365 2176 65 0 3 65  133
2147527584 7 1365 2208 64 0 0 64  128
2147527616 7 1365 2240 65 0 0 65  130
2147527648 7 1365 2272 32 0 0 32  64
2147527680 6 1365 2304 65 0 3 65  133
2147527712 6 1365 2336 64 0 0 64  128
2147527744 6 1365 2368 64 0 0 64  128
2147527776 6 1365 2400 16 0 0 16  32
2147527808 6 1365 2432 45 0 7 45  97
2147527840 6 1365 2464 44 0 0 44  88
2147527872 6 1365 2496 44 0 0 44  88
2147527904 6 1365 2528 22 0 0 22  44
2147527936 6 1365 2304 24 0 1 24  49
2147527968 6 1365 2336 24 0 0 24  48
2147528000 6 1365 2368 24 0 0 24  48
2147528032 6 1365 2400 12 0 0 12  24
2147528064 6 1365 2432 24 0 1 24  49
2147528096 6 1365 2464 24 0 0 24  48
2147528128 6 1365 2496 24 0 0 24  48
2147528160 6 1365 2528 6 0 0 6  12
2147528192 6 1365 2304 24 0 1 24  49
2147528224 6 1365 2336 24 0 0 24  48
2147528256 6 1365 2368 24 0 0 24  48
2147528288 6 1365 2400 6 0 0 6  12
2147528320 6 1365 2432 32 0 1 32  65
2147528352 6 1365 2464 32 0 0 32  64
2147528384 6 1365 2496 32 0 0 32  64
2147528416 6 1365 2528 16 0 0 16  32
2147528448 6 1365 2304 36 0 1 36  73
2147528480 6 1365 2336 36 0 0 36  72
2147528512 6 1365 2368 36 0 0 36  72
2147528544 6 1365 2400 9 0 0 9  18
2147528576 6 1365 2432 20 0 1 20  41
2147528608 6 1365 2464 20 0 0 20  40
2147528640 6 1365 2496 20 0 0 20  40
2147528672 6 1365 2528 10 0 0 10  20
2147528704 6 1365 2304 8 0 1 8  17
2147528736 6 1365 2336 8 0 0 8  16
2147528768 6 1365 2368 8 0 0 8  16
2147528800 6 1365 2400 4 0 0 4  8
2147528832 6 1365 2432 12 0 1 12  25
2147528864 6 1365 2464 12 0 0 12  24
2147528896 6 1365 2496 12 0 0 12  24
2147528928 6 1365 2528 3 0 0 3  6
2147528960 6 1365 2304 20 0 1 20  41
2147528992 6 1365 2336 20 0 0 20  40
2147529024 6 1365 2368 20 0 0 20  40
2147529056 6 1365 2400 10 0 0 10  20
2147529088 6 1365 2432 28 0 1 28  57
2147529120 6 1365 2464 28 0 0 28  56
2147529152 6 1365 2496 28 0 0 28  56
2147529184 6 1365 2528 7 0 0 7  14
2147529216 7 1365 2304 32 0 1 32  65
2147529248 7 1365 2336 32 0 0 32  64
2147529280 7 1365 2368 32 0 0 32  64
2147529312 7 1365 2400 16 0 0 16  32
2147529344 7 1365 2432 20 0 1 20  41
2147529376 7 1365 2464 20 0 0 20  40
2147529408 7 1365 2496 20 0 0 20  40
2147529440 7 1365 2528 5 0 0 5  10
2147529472 7 1365 2304 8 0 1 8  17
2147529504 7 1365 2336 8 0 0 8  16
2147529536 7 1365 2368 8 0 0 8  16
2147529568 7 1365 2400 2 0 0 2  4
2147529600 7 1365 2432 12 0 1 12  25
2147529632 7 1365 2464 12 0 0 12  24
2147529664 7 1365 2496 12 0 0 12  24
2147529696 7 1365 2528 6 0 0 6  12
2147529728 7 1365 2304 20 0 1 20  41
2147529760 7 1365 2336 20 0 0 20  40
2147529792 7 1365 2368 20 0 0 20  40
2147529824 7 1365 2400 10 0 0 10  20
2147529856 7 1365 2432 32 0 1 32  65
2147529888 7 1365 2464 32 0 0 32  64
2147529920 7 1365 2496 32 0 0 32  64
2147529952 7 1365 2528 8 0 0 8  16
2147529984 7 1365 2304 32 0 1 32  65
2147530016 7 1365 2336 32 0 0 32  64
2147530048 7 1365 2368 32 0 0 32  64
2147530080 7 1365 2400 16 0 0 16  32
2147530112 7 1365 2432 24 0 1 24  49
2147530144 7 1365 2464 24 0 0 24  48
2147530176 7 1365 2496 24 0 0 24  48
2147530208 7 1365 2528 6 0 0 6  12
2147530240 7 1365 2304 12 0 1 12  25
2147530272 7 1365 2336 12 0 0 12  24
2147530304 7 1365 2368 12 0 0 12  24
2147530336 7 1365 2400 3 0 0 3  6
2147530368 7 1365 2432 12 0 1 12  25
2147530400 7 1365 2464 12 0 0 12  24
2147530432 7 1365 2496 12 0 0 12  24
2147530464 7 1365 2528 6 0 0 6  12
2147530496 7 1365 2304 32 0 1 32  65
2147530528 7 1365 2336 32 0 0 32  64
2147530560 7 1365 2368 32 0 0 32  64
2147530592 7 1365 2400 8 0 0 8  16
2147530624 7 1365 2432 48 0 1 48  97
2147530656 7 1365 2464 48 0 0 48  96
2147530688 7 1365 2496 48 0 0 48  96
2147530720 7 1365 2528 24 0 0 24  48
2147530752 6 1365 2560 52 0 1 52  105
2147530784 6 1365 2592 52 0 0 52  104
2147530816 6 1365 2624 52 0 0 52  104
2147530848 6 1365 2656 13 0 0 13  26
2147530880 6 1365 2688 36 0 1 36  73
2147530912 6 1365 2720 36 0 0 36  72
2147530944 6 1365 2752 36 0 0 36  72
2147530976 6 1365 2784 18 0 0 18  36
2147531008 6 1365 2560 16 0 1 16  33
2147531040 6 1365 2592 16 0 0 16  32
2147531072 6 1365 2624 16 0 0 16  32
2147531104 6 1365 2656 8 0 0 8  16
2147531136 6 1365 2688 20 0 1 20  41
2147531168 6 1365 2720 20 0 0 20  40
2147531200 6 1365 2752 20 0 0 20  40
2147531232 6 1365 2784 5 0 0 5  10
2147531264 6 1365 2560 32 0 1 32  65
2147531296 6 1365 2592 32 0 0 32  64
2147531328 6 1365 2624 32 0 0 32  64
2147531360 6 1365 2656 16 0 0 16  32
2147531392 6 1365 2688 48 0 1 48  97
2147531424 6 1365 2720 48 0 0 48  96
2147531456 6 1365 2752 48 0 0 48  96
2147531488 6 1365 2784 12 0 0 12  24
2147531520 6 1365 2560 52 0 1 52  105
2147531552 6 1365 2592 52 0 0 52  104
2147531584 6 1365 2624 52 0 0 52  104
2147531616 6 1365 2656 26 0 0 26  52
2147531648 6 1365 2688 36 0 1 36  73
2147531680 6 1365 2720 36 0 0 36  72
2147531712 6 1365 2752 36 0 0 36  72
2147531744 6 1365 2784 9 0 0 9  18
2147531776 6 1365 2560 16 0 1 16  33
2147531808 6 1365 2592 16 0 0 16  32
2147531840 6 1365 2624 16 0 0 16  32
2147531872 6 1365 2656 4 0 0 4  8
2147531904 6 1365 2688 20 0 1 20  41
2147531936 6 1365 2720 20 0 0 20  40
2147531968 6 1365 2752 20 0 0 20  40
2147532000 6 1365 2784 10 0 0 10  20
2147532032 6 1365 2560 20 0 1 20  41
2147532064 6 1365 2592 20 0 0 20  40
2147532096 6 1365 2624 20 0 0 20  40
2147532128 6 1365 2656 5 0 0 5  10
2147532160 6 1365 2688 32 0 1 32  65
2147532192 6 1365 2720 32 0 0 32  64
2147532224 6 1365 2752 32 0 0 32  64
2147532256 6 1365 2784 16 0 0 16  32
2147532288 7 1365 2560 36 0 1 36  73
2147532320 7 1365 2592 36 0 0 36  72
2147532352 7 1365 2624 36 0 0 36  72
2147532384 7 1365 2656 9 0 0 9  18
2147532416 7 1365 2688 24 0 1 24  49
2147532448 7 1365 2720 24 0 0 24  48
2147532480 7 1365 2752 24 0 0 24  48
2147532512 7 1365 2784 12 0 0 12  24
2147532544 7 1365 2560 8 0 1 8  17
2147532576 7 1365 2592 8 0 0 8  16
2147532608 7 1365 2624 8 0 0 8  16
2147532640 7 1365 2656 4 0 0 4  8
2147532672 7 1365 2688 12 0 1 12  25
2147532704 7 1365 2720 12 0 0 12  24
2147532736 7 1365 2752 12 0 0 12  24
2147532768 7 1365 2784 3 0 0 3  6
2147532800 7 1365 2560 8 0 1 8  17
2147532832 7 1365 2592 8 0 0 8  16
2147532864 7 1365 2624 8 0 0 8  16
2147532896 7 1365 2656 2 0 0 2  4
2147532928 7 1365 2688 16 0 1 16  33
2147532960 7 1365 2720 16 0 0 16  32
2147532992 7 1365 2752 16 0 0 16  32
2147533024 7 1365 2784 8 0 0 8  16
2147533056 7 1365 2560 16 0 1 16  33
2147533088 7 1365 2592 16 0 0 16  32
2147533120 7 1365 2624 16 0 0 16  32
2147533152 7 1365 2656 4 0 0 4  8
2147533184 7 1365 2688 12 0 1 12  25
2147533216 7 1365 2720 12 0 0 12  24
2147533248 7 1365 2752 12 0 0 12  24
2147533280 7 1365 2784 6 0 0 6  12
2147533312 7 1365 2560 4 0 1 4  9
2147533344 7 1365 2592 4 0 0 4  8
2147533376 7 1365 2624 4 0 0 4  8
2147533408 7 1365 2656 2 0 0 2  4
2147533440 7 1365 2688 4 0 1 4  9
2147533472 7 1365 2720 4 0 0 4  8
2147533504 7 1365 2752 4 0 0 4  8
2147533536 7 1365 2784 1 0 0 1  2
2147533568 7 1365 2560 8 0 1 8  17
2147533600 7 1365 2592 8 0 0 8  16
2147533632 7 1365 2624 8 0 0 8  16
2147533664 7 1365 2656 4 0 0 4  8
2147533696 7 1365 2688 16 0 1 16  33
2147533728 7 1365 2720 16 0 0 16  32
2147533760 7 1365 2752 16 0 0 16  32
2147533792 7 1365 2784 4 0 0 4  8
2147533824 6 1365 2816 16 0 1 16  33
2147533856 6 1365 2848 16 0 0 16  32
2147533888 6 1365 2880 16 0 0 16  32
2147533920 6 1365 2912 8 0 0 8  16
2147533952 6 1365 2944 12 0 1 12  25
2147533984 6 1365 2976 12 0 0 12  24
2147534016 6 1365 3008 12 0 0 12  24
2147534048 6 1365 3040 3 0 0 3  6
2147534080 6 1365 2816 4 0 1 4  9
2147534112 6 1365 2848 4 0 0 4  8
2147534144 6 1365 2880 4 0 0 4  8
2147534176 6 1365 2912 1 0 0 1  2
2147534208 6 1365 2944 4 0 1 4  9
2147534240 6 1365 2976 4 0 0 4  8
2147534272 6 1365 3008 4 0 0 4  8
2147534304 6 1365 3040 2 0 0 2  4
2147534336 6 1365 2816 24 0 1 24  49
2147534368 6 1365 2848 24 0 0 24  48
2147534400 6 1365 2880 24 0 0 24  48
2147534432 6 1365 2912 6 0 0 6  12
2147534464 6 1365 2944 36 0 1 36  73
2147534496 6 1365 2976 36 0 0 36  72
2147534528 6 1365 3008 36 0 0 36  72
2147534560 6 1365 3040 18 0 0 18  36
2147534592 6 1365 2816 32 0 1 32  65
2147534624 6 1365 2848 32 0 0 32  64
2147534656 6 1365 2880 32 0 0 32  64
2147534688 6 1365 2912 8 0 0 8  16
2147534720 6 1365 2944 20 0 1 20  41
2147534752 6 1365 2976 20 0 0 20  40
2147534784 6 1365 3008 20 0 0 20  40
2147534816 6 1365 3040 10 0 0 10  20
2147534848 6 1365 2816 12 0 1 12  25
2147534880 6 1365 2848 12 0 0 12  24
2147534912 6 1365 2880 12 0 0 12  24
2147534944 6 1365 2912 6 0 0 6  12
2147534976 6 1365 2944 8 0 1 8  17
2147535008 6 1365 2976 8 0 0 8  16
2147535040 6 1365 3008 8 0 0 8  16
2147535072 6 1365 3040 2 0 0 2  4
2147535104 6 1365 2816 36 0 1 36  73
2147535136 6 1365 2848 36 0 0 36  72
2147535168 6 1365 2880 36 0 0 36  72
2147535200 6 1365 2912 18 0 0 18  36
2147535232 6 1365 2944 52 0 1 52  105
2147535264 6 1365 2976 52 0 0 52  104
2147535296 6 1365 3008 52 0 0 52  104
2147535328 6 1365 3040 13 0 0 13  26
2147535360 7 1365 2816 48 0 1 48  97
2147535392 7 1365 2848 48 0 0 48  96
2147535424 7 1365 2880 48 0 0 48  96
2147535456 7 1365 2912 24 0 0 24  48
2147535488 7 1365 2944 32 0 1 32  65
2147535520 7 1365 2976 32 0 0 32  64
2147535552 7 1365 3008 32 0 0 32  64
2147535584 7 1365 3040 8 0 0 8  16
2147535616 7 1365 2816 20 0 1 20  41
2147535648 7 1365 2848 20 0 0 20  40
2147535680 7 1365 2880 20 0 0 20  40
2147535712 7 1365 2912 5 0 0 5  10
2147535744 7 1365 2944 16 0 1 16  33
2147535776 7 1365 2976 16 0 0 16  32
2147535808 7 1365 3008 16 0 0 16  32
2147535840 7 1365 3040 8 0 0 8  16
2147535872 7 1365 2816 36 0 1 36  73
2147535904 7 1365 2848 36 0 0 36  72
2147535936 7 1365 2880 36 0 0 36  72
2147535968 7 1365 2912 9 0 0 9  18
2147536000 7 1365 2944 52 0 1 52  105
2147536032 7 1365 2976 52 0 0 52  104
2147536064 7 1365 3008 52 0 0 52  104
2147536096 7 1365 3040 26 0 0 26  52
2147536128 7 1365 2816 48 0 1 48  97
2147536160 7 1365 2848 48 0 0 48  96
2147536192 7 1365 2880 48 0 0 48  96
2147536224 7 1365 2912 12 0 0 12  24
2147536256 7 1365 2944 32 0 1 32  65
2147536288 7 1365 2976 32 0 0 32  64
2147536320 7 1365 3008 32 0 0 32  64
2147536352 7 1365 3040 16 0 0 16  32
2147536384 7 1365 2816 20 0 1 20  41
2147536416 7 1365 2848 20 0 0 20  40
2147536448 7 1365 2880 20 0 0 20  40
2147536480 7 1365 2912 10 0 0 10  20
2147536512 7 1365 2944 16 0 1 16  33
2147536544 7 1365 2976 16 0 0 16  32
2147536576 7 1365 3008 16 0 0 16  32
2147536608 7 1365 3040 4 0 0 4  8
2147536640 7 1365 2816 24 0 1 24  49
2147536672 7 1365 2848 24 0 0 24  48
2147536704 7 1365 2880 24 0 0 24  48
2147536736 7 1365 2912 12 0 0 12  24
2147536768 7 1365 2944 32 0 1 32  65
2147536800 7 1365 2976 32 0 0 32  64
2147536832 7 1365 3008 32 0 0 32  64
2147536864 7 1365 3040 8 0 0 8  16
2147536896 6 1365 3072 32 0 1 32  65
2147536928 6 1365 3104 32 0 0 32  64
2147536960 6 1365 3136 32 0 0 32  64
2147536992 6 1365 3168 16 0 0 16  32
2147537024 6 1365 3200 20 0 1 20  41
2147537056 6 1365 3232 20 0 0 20  40
2147537088 6 1365 3264 20 0 0 20  40
2147537120 6 1365 3296 5 0 0 5  10
2147537152 6 1365 3072 12 0 1 12  25
2147537184 6 1365 3104 12 0 0 12  24
2147537216 6 1365 3136 12 0 0 12  24
2147537248 6 1365 3168 3 0 0 3  6
2147537280 6 1365 3200 12 0 1 12  25
2147537312 6 1365 3232 12 0 0 12  24
2147537344 6 1365 3264 12 0 0 12  24
2147537376 6 1365 3296 6 0 0 6  12
2147537408 6 1365 3072 12 0 1 12  25
2147537440 6 1365 3104 12 0 0 12  24
2147537472 6 1365 3136 12 0 0 12  24
2147537504 6 1365 3168 6 0 0 6  12
2147537536 6 1365 3200 16 0 1 16  33
2147537568 6 1365 3232 16 0 0 16  32
2147537600 6 1365 3264 16 0 0 16  32
2147537632 6 1365 3296 4 0 0 4  8
2147537664 6 1365 3072 16 0 1 16  33
2147537696 6 1365 3104 16 0 0 16  32
2147537728 6 1365 3136 16 0 0 16  32
2147537760 6 1365 3168 8 0 0 8  16
2147537792 6 1365 3200 8 0 1 8  17
2147537824 6 1365 3232 8 0 0 8  16
2147537856 6 1365 3264 8 0 0 8  16
2147537888 6 1365 3296 2 0 0 2  4
2147537920 6 1365 3072 4 0 1 4  9
2147537952 6 1365 3104 4 0 0 4  8
2147537984 6 1365 3136 4 0 0 4  8
2147538016 6 1365 3168 1 0 0 1  2
2147538048 6 1365 3200 4 0 1 4  9
2147538080 6 1365 3232 4 0 0 4  8
2147538112 6 1365 3264 4 0 0 4  8
2147538144 6 1365 3296 2 0 0 2  4
2147538176 6 1365 3072 12 0 1 12  25
2147538208 6 1365 3104 12 0 0 12  24
2147538240 6 1365 3136 12 0 0 12  24
2147538272 6 1365 3168 3 0 0 3  6
2147538304 6 1365 3200 16 0 1 16  33
2147538336 6 1365 3232 16 0 0 16  32
2147538368 6 1365 3264 16 0 0 16  32
2147538400 6 1365 3296 8 0 0 8  16
2147538432 7 1365 3072 16 0 1 16  33
2147538464 7 1365 3104 16 0 0 16  32
2147538496 7 1365 3136 16 0 0 16  32
2147538528 7 1365 3168 4 0 0 4  8
2147538560 7 1365 3200 8 0 1 8  17
2147538592 7 1365 3232 8 0 0 8  16
2147538624 7 1365 3264 8 0 0 8  16
2147538656 7 1365 3296 4 0 0 4  8
2147538688 7 1365 3072 4 0 1 4  9
2147538720 7 1365 3104 4 0 0 4  8
2147538752 7 1365 3136 4 0 0 4  8
2147538784 7 1365 3168 2 0 0 2  4
2147538816 7 1365 3200 4 0 1 4  9
2147538848 7 1365 3232 4 0 0 4  8
2147538880 7 1365 3264 4 0 0 4  8
2147538912 7 1365 3296 1 0 0 1  2
2147538944 7 1365 3072 45 0 7 45  97
2147538976 7 1365 3104 44 0 0 44  88
2147539008 7 1365 3136 44 0 0 44  88
2147539040 7 1365 3168 11 0 0 11  22
2147539072 7 1365 3200 69 0 3 69  141
2147539104 7 1365 3232 68 0 0 68  136
2147539136 7 1365 3264 68 0 0 68  136
2147539168 7 1365 3296 34 0 0 34  68
2147539200 7 1365 3072 70 0 3 70  143
2147539232 7 1365 3104 68 0 0 68  136
2147539264 7 1365 3136 68 0 0 68  136
2147539296 7 1365 3168 17 0 0 17  34
2147539328 7 1365 3200 49 0 7 49  105
2147539360 7 1365 3232 48 0 0 48  96
2147539392 7 1365 3264 48 0 0 48  96
2147539424 7 1365 3296 24 0 0 24  48
2147539456 7 1365 3072 24 0 1 24  49
2147539488 7 1365 3104 24 0 0 24  48
2147539520 7 1365 3136 24 0 0 24  48
2147539552 7 1365 3168 12 0 0 12  24
2147539584 7 1365 3200 24 0 1 24  49
2147539616 7 1365 3232 24 0 0 24  48
2147539648 7 1365 3264 24 0 0 24  48
2147539680 7 1365 3296 6 0 0 6  12
2147539712 7 1365 3072 65 0 3 65  133
2147539744 7 1365 3104 64 0 0 64  128
2147539776 7 1365 3136 65 0 0 65  130
2147539808 7 1365 3168 32 0 0 32  64
2147539840 7 1365 3200 101 0 1 101  203
2147539872 7 1365 3232 100 0 0 100  200
2147539904 7 1365 3264 100 0 0 100  200
2147539936 7 1365 3296 25 0 0 25  50
2147539968 6 1365 3328 105 0 1 105  211
2147540000 6 1365 3360 104 0 0 104  208
2147540032 6 1365 3392 104 0 0 104  208
2147540064 6 1365 3424 52 0 0 52  104
2147540096 6 1365 3456 74 0 3 74  151
2147540128 6 1365 3488 72 0 0 72  144
2147540160 6 1365 3520 72 0 0 72  144
2147540192 6 1365 3552 18 0 0 18  36
2147540224 6 1365 3328 32 0 1 32  65
2147540256 6 1365 3360 32 0 0 32  64
2147540288 6 1365 3392 32 0 0 32  64
2147540320 6 1365 3424 8 0 0 8  16
2147540352 6 1365 3456 36 0 1 36  73
2147540384 6 1365 3488 36 0 0 36  72
2147540416 6 1365 3520 36 0 0 36  72
2147540448 6 1365 3552 18 0 0 18  36
2147540480 6 1365 3328 65 0 3 65  133
2147540512 6 1365 3360 64 0 0 64  128
2147540544 6 1365 3392 64 0 0 64  128
2147540576 6 1365 3424 16 0 0 16  32
2147540608 6 1365 3456 102 0 1 102  205
2147540640 6 1365 3488 100 0 0 100  200
2147540672 6 1365 3520 100 0 0 100  200
2147540704 6 1365 3552 50 0 0 50  100
2147540736 6 1365 3328 105 0 1 105  211
2147540768 6 1365 3360 104 0 0 104  208
2147540800 6 1365 3392 104 0 0 104  208
2147540832 6 1365 3424 26 0 0 26  52
2147540864 6 1365 3456 73 0 3 73  149
2147540896 6 1365 3488 72 0 0 72  144
2147540928 6 1365 3520 72 0 0 72  144
2147540960 6 1365 3552 37 0 0 37  74
2147540992 6 1365 3328 32 0 1 32  65
2147541024 6 1365 3360 32 0 0 32  64
2147541056 6 1365 3392 32 0 0 32  64
2147541088 6 1365 3424 16 0 0 16  32
2147541120 6 1365 3456 36 0 1 36  73
2147541152 6 1365 3488 36 0 0 36  72
2147541184 6 1365 3520 36 0 0 36  72
2147541216 6 1365 3552 9 0 0 9  18
2147541248 6 1365 3328 41 0 7 41  89
2147541280 6 1365 3360 40 0 0 40  80
2147541312 6 1365 3392 40 0 0 40  80
2147541344 6 1365 3424 20 0 0 20  40
2147541376 6 1365 3456 69 0 3 69  141
2147541408 6 1365 3488 68 0 0 68  136
2147541440 6 1365 3520 68 0 0 68  136
2147541472 6 1365 3552 17 0 0 17  34
2147541504 7 1365 3328 70 0 3 70  143
2147541536 7 1365 3360 68 0 0 68  136
2147541568 7 1365 3392 68 0 0 68  136
2147541600 7 1365 3424 34 0 0 34  68
2147541632 7 1365 3456 49 0 7 49  105
2147541664 7 1365 3488 48 0 0 48  96
2147541696 7 1365 3520 48 0 0 48  96
2147541728 7 1365 3552 12 0 0 12  24
2147541760 7 1365 3328 20 0 1 20  41
2147541792 7 1365 3360 20 0 0 20  40
2147541824 7 1365 3392 20 0 0 20  40
2147541856 7 1365 3424 5 0 0 5  10
2147541888 7 1365 3456 20 0 1 20  41
2147541920 7 1365 3488 20 0 0 20  40
2147541952 7 1365 3520 20 0 0 20  40
2147541984 7 1365 3552 10 0 0 10  20
2147542016 7 1365 3328 20 0 1 20  41
2147542048 7 1365 3360 20 0 0 20  40
2147542080 7 1365 3392 20 0 0 20  40
2147542112 7 1365 3424 10 0 0 10  20
2147542144 7 1365 3456 36 0 1 36  73
2147542176 7 1365 3488 36 0 0 36  72
2147542208 7 1365 3520 36 0 0 36  72
2147542240 7 1365 3552 9 0 0 9  18
2147542272 7 1365 3328 32 0 1 32  65
2147542304 7 1365 3360 32 0 0 32  64
2147542336 7 1365 3392 32 0 0 32  64
2147542368 7 1365 3424 16 0 0 16  32
2147542400 7 1365 3456 24 0 1 24  49
2147542432 7 1365 3488 24 0 0 24  48
2147542464 7 1365 3520 24 0 0 24  48
2147542496 7 1365 3552 6 0 0 6  12
2147542528 7 1365 3328 12 0 1 12  25
2147542560 7 1365 3360 12 0 0 12  24
2147542592 7 1365 3392 12 0 0 12  24
2147542624 7 1365 3424 3 0 0 3  6
2147542656 7 1365 3456 8 0 1 8  17
2147542688 7 1365 3488 8 0 0 8  16
2147542720 7 1365 3520 8 0 0 8  16
2147542752 7 1365 3552 4 0 0 4  8
2147542784 7 1365 3328 20 0 1 20  41
2147542816 7 1365 3360 20 0 0 20  40
2147542848 7 1365 3392 20 0 0 20  40
2147542880 7 1365 3424 5 0 0 5  10
2147542912 7 1365 3456 36 0 1 36  73
2147542944 7 1365 3488 36 0 0 36  72
2147542976 7 1365 3520 36 0 0 36  72
2147543008 7 1365 3552 18 0 0 18  36
2147543040 6 1365 3584 32 0 1 32  65
2147543072 6 1365 3616 32 0 0 32  64
2147543104 6 1365 3648 32 0 0 32  64
2147543136 6 1365 3680 8 0 0 8  16
2147543168 6 1365 3712 24 0 1 24  49
2147543200 6 1365 3744 24 0 0 24  48
2147543232 6 1365 3776 24 0 0 24  48
2147543264 6 1365 3808 12 0 0 12  24
2147543296 6 1365 3584 12 0 1 12  25
2147543328 6 1365 3616 12 0 0 12  24
2147543360 6 1365 3648 12 0 0 12  24
2147543392 6 1365 3680 6 0 0 6  12
2147543424 6 1365 3712 8 0 1 8  17
2147543456 6 1365 3744 8 0 0 8  16
2147543488 6 1365 3776 8 0 0 8  16
2147543520 6 1365 3808 2 0 0 2  4
2147543552 6 1365 3584 69 0 3 69  141
2147543584 6 1365 3616 68 0 0 68  136
2147543616 6 1365 3648 69 0 0 69  138
2147543648 6 1365 3680 34 0 0 34  68
2147543680 6 1365 3712 101 0 1 101  203
2147543712 6 1365 3744 100 0 0 100  200
2147543744 6 1365 3776 100 0 0 100  200
2147543776 6 1365 3808 25 0 0 25  50
2147543808 6 1365 3584 105 0 1 105  211
2147543840 6 1365 3616 104 0 0 104  208
2147543872 6 1365 3648 104 0 0 104  208
2147543904 6 1365 3680 53 0 0 53  106
2147543936 6 1365 3712 69 0 3 69  141
2147543968 6 1365 3744 68 0 0 68  136
2147544000 6 1365 3776 68 0 0 68  136
2147544032 6 1365 3808 17 0 0 17  34
2147544064 6 1365 3584 32 0 1 32  65
2147544096 6 1365 3616 32 0 0 32  64
2147544128 6 1365 3648 32 0 0 32  64
2147544160 6 1365 3680 8 0 0 8  16
2147544192 6 1365 3712 36 0 1 36  73
2147544224 6 1365 3744 36 0 0 36  72
2147544256 6 1365 3776 36 0 0 36  72
2147544288 6 1365 3808 18 0 0 18  36
2147544320 6 1365 3584 101 0 1 101  203
2147544352 6 1365 3616 100 0 0 100  200
2147544384 6 1365 3648 100 0 0 100  200
2147544416 6 1365 3680 25 0 0 25  50
2147544448 6 1365 3712 154 0 0 154  308
2147544480 6 1365 3744 152 0 0 152  304
2147544512 6 1365 3776 152 0 0 152  304
2147544544 6 1365 3808 76 0 0 76  152
2147544576 7 1365 3584 223 0 0 157  380
2147544608 7 1365 3616 156 0 0 156  312
2147544640 7 1365 3648 156 0 0 156  312
2147544672 7 1365 3680 39 0 0 39  78
2147544704 7 1365 3712 105 0 1 105  211
2147544736 7 1365 3744 104 0 0 104  208
2147544768 7 1365 3776 105 0 0 105  210
2147544800 7 1365 3808 52 0 0 52  104
2147544832 7 1365 3584 48 0 1 48  97
2147544864 7 1365 3616 48 0 0 48  96
2147544896 7 1365 3648 48 0 0 48  96
2147544928 7 1365 3680 24 0 0 24  48
2147544960 7 1365 3712 52 0 1 52  105
2147544992 7 1365 3744 52 0 0 52  104
2147545024 7 1365 3776 52 0 0 52  104
2147545056 7 1365 3808 13 0 0 13  26
2147545088 7 1365 3584 97 0 1 97  195
2147545120 7 1365 3616 96 0 0 96  192
2147545152 7 1365 3648 96 0 0 96  192
2147545184 7 1365 3680 48 0 0 48  96
2147545216 7 1365 3712 149 0 0 149  298
2147545248 7 1365 3744 148 0 0 148  296
2147545280 7 1365 3776 148 0 0 148  296
2147545312 7 1365 3808 37 0 0 37  74
2147545344 7 1365 3584 154 0 0 154  308
2147545376 7 1365 3616 152 0 0 152  304
2147545408 7 1365 3648 152 0 0 152  304
2147545440 7 1365 3680 76 0 0 76  152
2147545472 7 1365 3712 105 0 1 105  211
2147545504 7 1365 3744 104 0 0 104  208
2147545536 7 1365 3776 104 0 0 104  208
2147545568 7 1365 3808 26 0 0 26  52
2147545600 7 1365 3584 48 0 1 48  97
2147545632 7 1365 3616 48 0 0 48  96
2147545664 7 1365 3648 48 0 0 48  96
2147545696 7 1365 3680 12 0 0 12  24
2147545728 7 1365 3712 52 0 1 52  105
2147545760 7 1365 3744 52 0 0 52  104
2147545792 7 1365 3776 52 0 0 52  104
2147545824 7 1365 3808 26 0 0 26  52
2147545856 7 1365 3584 62 0 3 62  127
2147545888 7 1365 3616 60 0 0 60  120
2147545920 7 1365 3648 60 0 0 60  120
2147545952 7 1365 3680 15 0 0 15  30
2147545984 7 1365 3712 101 0 1 101  203
2147546016 7 1365 3744 100 0 0 100  200
2147546048 7 1365 3776 100 0 0 100  200
2147546080 7 1365 3808 50 0 0 50  100
2147546112 6 1365 3840 101 0 1 101  203
2147546144 6 1365 3872 100 0 0 100  200
2147546176 6 1365 3904 101 0 0 101  202
2147546208 6 1365 3936 25 0 0 25  50
2147546240 6 1365 3968 73 0 3 73  149
2147546272 6 1365 4000 72 0 0 72  144
2147546304 6 1365 4032 72 0 0 72  144
2147546336 6 1365 4064 36 0 0 36  72
2147546368 6 1365 3840 32 0 1 32  65
2147546400 6 1365 3872 32 0 0 32  64
2147546432 6 1365 3904 32 0 0 32  64
2147546464 6 1365 3936 16 0 0 16  32
2147546496 6 1365 3968 32 0 1 32  65
2147546528 6 1365 4000 32 0 0 32  64
2147546560 6 1365 4032 32 0 0 32  64
2147546592 6 1365 4064 8 0 0 8  16
2147546624 6 1365 3840 32 0 1 32  65
2147546656 6 1365 3872 32 0 0 32  64
2147546688 6 1365 3904 32 0 0 32  64
2147546720 6 1365 3936 8 0 0 8  16
2147546752 6 1365 3968 52 0 1 52  105
2147546784 6 1365 4000 52 0 0 52  104
2147546816 6 1365 4032 52 0 0 52  104
2147546848 6 1365 4064 26 0 0 26  52
2147546880 6 1365 3840 52 0 1 52  105
2147546912 6 1365 3872 52 0 0 52  104
2147546944 6 1365 3904 52 0 0 52  104
2147546976 6 1365 3936 13 0 0 13  26
2147547008 6 1365 3968 36 0 1 36  73
2147547040 6 1365 4000 36 0 0 36  72
2147547072 6 1365 4032 36 0 0 36  72
2147547104 6 1365 4064 18 0 0 18  36
2147547136 6 1365 3840 16 0 1 16  33
2147547168 6 1365 3872 16 0 0 16  32
2147547200 6 1365 3904 16 0 0 16  32
2147547232 6 1365 3936 8 0 0 8  16
2147547264 6 1365 3968 16 0 1 16  33
2147547296 6 1365 4000 16 0 0 16  32
2147547328 6 1365 4032 16 0 0 16  32
2147547360 6 1365 4064 4 0 0 4  8
2147547392 6 1365 3840 28 0 1 28  57
2147547424 6 1365 3872 28 0 0 28  56
2147547456 6 1365 3904 28 0 0 28  56
2147547488 6 1365 3936 14 0 0 14  28
2147547520 6 1365 3968 48 0 1 48  97
2147547552 6 1365 4000 48 0 0 48  96
2147547584 6 1365 4032 48 0 0 48  96
2147547616 6 1365 4064 12 0 0 12  24
2147547648 7 1365 3840 48 0 1 48  97
2147547680 7 1365 3872 48 0 0 48  96
2147547712 7 1365 3904 48 0 0 48  96
2147547744 7 1365 3936 24 0 0 24  48
2147547776 7 1365 3968 36 0 1 36  73
2147547808 7 1365 4000 36 0 0 36  72
2147547840 7 1365 4032 36 0 0 36  72
2147547872 7 1365 4064 9 0 0 9  18
2147547904 7 1365 3840 16 0 1 16  33
2147547936 7 1365 3872 16 0 0 16  32
2147547968 7 1365 3904 16 0 0 16  32
2147548000 7 1365 3936 4 0 0 4  8
2147548032 7 1365 3968 16 0 1 16  33
2147548064 7 1365 4000 16 0 0 16  32
2147548096 7 1365 4032 16 0 0 16  32
2147548128 7 1365 4064 8 0 0 8  16
2147548160 7 1365 3840 73 0 3 73  149
2147548192 7 1365 3872 72 0 0 72  144
2147548224 7 1365 3904 72 0 0 72  144
2147548256 7 1365 3936 18 0 0 18  36
2147548288 7 1365 3968 106 0 1 106  213
2147548320 7 1365 4000 104 0 0 104  208
2147548352 7 1365 4032 104 0 0 104  208
2147548384 7 1365 4064 52 0 0 52  104
2147548416 7 1365 3840 105 0 1 105  211
2147548448 7 1365 3872 104 0 0 104  208
2147548480 7 1365 3904 104 0 0 104  208
2147548512 7 1365 3936 26 0 0 26  52
2147548544 7 1365 3968 65 0 3 65  133
2147548576 7 1365 4000 64 0 0 64  128
2147548608 7 1365 4032 65 0 0 65  130
2147548640 7 1365 4064 32 0 0 32  64
2147548672 7 1365 3840 32 0 1 32  65
2147548704 7 1365 3872 32 0 0 32  64
2147548736 7 1365 3904 32 0 0 32  64
2147548768 7 1365 3936 16 0 0 16  32
2147548800 7 1365 3968 32 0 1 32  65
2147548832 7 1365 4000 32 0 0 32  64
2147548864 7 1365 4032 32 0 0 32  64
2147548896 7 1365 4064 8 0 0 8  16
2147548928 7 1365 3840 105 0 1 105  211
2147548960 7 1365 3872 104 0 0 104  208
2147548992 7 1365 3904 104 0 0 104  208
2147549024 7 1365 3936 52 0 0 52  104
2147549056 7 1365 3968 157 0 0 157  314
2147549088 7 1365 4000 156 0 0 156  312
2147549120 7 1365 4032 156 0 0 156  312
2147549152 7 1365 4064 40 0 0 40  80
2147549184 8 1365 0 153 0 0 153  306
2147549216 8 1365 32 152 0 0 152  304
2147549248 8 1365 64 152 0 0 152  304
2147549280 8 1365 96 76 0 0 76  152
2147549312 8 1365 128 101 0 1 101  203
2147549344 8 1365 160 100 0 0 100  200
2147549376 8 1365 192 100 0 0 100  200
2147549408 8 1365 224 25 0 0 25  50
2147549440 8 1365 0 52 0 1 52  105
2147549472 8 1365 32 52 0 0 52  104
2147549504 8 1365 64 52 0 0 52  104
2147549536 8 1365 96 13 0 0 13  26
2147549568 8 1365 128 48 0 1 48  97
2147549600 8 1365 160 48 0 0 48  96
2147549632 8 1365 192 48 0 0 48  96
2147549664 8 1365 224 24 0 0 24  48
2147549696 8 1365 0 102 0 1 102  205
2147549728 8 1365 32 100 0 0 100  200
2147549760 8 1365 64 100 0 0 100  200
2147549792 8 1365 96 25 0 0 25  50
2147549824 8 1365 128 229 0 0 153  382
2147549856 8 1365 160 152 0 0 152  304
2147549888 8 1365 192 152 0 0 152  304
2147549920 8 1365 224 76 0 0 76  152
2147549952 8 1365 0 149 0 0 149  298
2147549984 8 1365 32 148 0 0 148  296
2147550016 8 1365 64 149 0 0 149  298
2147550048 8 1365 96 37 0 0 37  74
2147550080 8 1365 128 101 0 1 101  203
2147550112 8 1365 160 100 0 0 100  200
2147550144 8 1365 192 100 0 0 100  200
2147550176 8 1365 224 50 0 0 50  100
2147550208 8 1365 0 52 0 1 52  105
2147550240 8 1365 32 52 0 0 52  104
2147550272 8 1365 64 52 0 0 52  104
2147550304 8 1365 96 26 0 0 26  52
2147550336 8 1365 128 48 0 1 48  97
2147550368 8 1365 160 48 0 0 48  96
2147550400 8 1365 192 48 0 0 48  96
2147550432 8 1365 224 12 0 0 12  24
2147550464 8 1365 0 65 0 3 65  133
2147550496 8 1365 32 64 0 0 64  128
2147550528 8 1365 64 64 0 0 64  128
2147550560 8 1365 96 32 0 0 32  64
2147550592 8 1365 128 101 0 1 101  203
2147550624 8 1365 160 100 0 0 100  200
2147550656 8 1365 192 100 0 0 100  200
2147550688 8 1365 224 25 0 0 25  50
2147550720 9 1365 0 97 0 1 97  195
2147550752 9 1365 32 96 0 0 96  192
2147550784 9 1365 64 96 0 0 96  192
2147550816 9 1365 96 48 0 0 48  96
2147550848 9 1365 128 70 0 3 70  143
2147550880 9 1365 160 68 0 0 68  136
2147550912 9 1365 192 68 0 0 68  136
2147550944 9 1365 224 17 0 0 17  34
2147550976 9 1365 0 36 0 1 36  73
2147551008 9 1365 32 36 0 0 36  72
2147551040 9 1365 64 36 0 0 36  72
2147551072 9 1365 96 9 0 0 9  18
2147551104 9 1365 128 32 0 1 32  65
2147551136 9 1365 160 32 0 0 32  64
2147551168 9 1365 192 32 0 0 32  64
2147551200 9 1365 224 16 0 0 16  32
2147551232 9 1365 0 36 0 1 36  73
2147551264 9 1365 32 36 0 0 36  72
2147551296 9 1365 64 36 0 0 36  72
2147551328 9 1365 96 18 0 0 18  36
2147551360 9 1365 128 52 0 1 52  105
2147551392 9 1365 160 52 0 0 52  104
2147551424 9 1365 192 52 0 0 52  104
2147551456 9 1365 224 13 0 0 13  26
2147551488 9 1365 0 52 0 1 52  105
2147551520 9 1365 32 52 0 0 52  104
2147551552 9 1365 64 52 0 0 52  104
2147551584 9 1365 96 26 0 0 26  52
2147551616 9 1365 128 32 0 1 32  65
2147551648 9 1365 160 32 0 0 32  64
2147551680 9 1365 192 32 0 0 32  64
2147551712 9 1365 224 8 0 0 8  16
2147551744 9 1365 0 16 0 1 16  33
2147551776 9 1365 32 16 0 0 16  32
2147551808 9 1365 64 16 0 0 16  32
2147551840 9 1365 96 4 0 0 4  8
2147551872 9 1365 128 16 0 1 16  33
2147551904 9 1365 160 16 0 0 16  32
2147551936 9 1365 192 16 0 0 16  32
2147551968 9 1365 224 8 0 0 8  16
2147552000 9 1365 0 32 0 1 32  65
2147552032 9 1365 32 32 0 0 32  64
2147552064 9 1365 64 32 0 0 32  64
2147552096 9 1365 96 8 0 0 8  16
2147552128 9 1365 128 48 0 1 48  97
2147552160 9 1365 160 48 0 0 48  96
2147552192 9 1365 192 48 0 0 48  96
2147552224 9 1365 224 24 0 0 24  48
2147552256 8 1365 256 48 0 1 48  97
2147552288 8 1365 288 48 0 0 48  96
2147552320 8 1365 320 48 0 0 48  96
2147552352 8 1365 352 12 0 0 12  24
2147552384 8 1365 384 32 0 1 32  65
2147552416 8 1365 416 32 0 0 32  64
2147552448 8 1365 448 32 0 0 32  64
2147552480 8 1365 480 16 0 0 16  32
2147552512 8 1365 256 16 0 1 16  33
2147552544 8 1365 288 16 0 0 16  32
2147552576 8 1365 320 16 0 0 16  32
2147552608 8 1365 352 8 0 0 8  16
2147552640 8 1365 384 16 0 1 16  33
2147552672 8 1365 416 16 0 0 16  32
2147552704 8 1365 448 16 0 0 16  32
2147552736 8 1365 480 4 0 0 4  8
2147552768 8 1365 256 49 0 7 49  105
2147552800 8 1365 288 48 0 0 48  96
2147552832 8 1365 320 48 0 0 48  96
2147552864 8 1365 352 24 0 0 24  48
2147552896 8 1365 384 69 0 3 69  141
2147552928 8 1365 416 68 0 0 68  136
2147552960 8 1365 448 69 0 0 69  138
2147552992 8 1365 480 17 0 0 17  34
2147553024 8 1365 256 69 0 3 69  141
2147553056 8 1365 288 68 0 0 68  136
2147553088 8 1365 320 68 0 0 68  136
2147553120 8 1365 352 34 0 0 34  68
2147553152 8 1365 384 41 0 7 41  89
2147553184 8 1365 416 40 0 0 40  80
2147553216 8 1365 448 40 0 0 40  80
2147553248 8 1365 480 10 0 0 10  20
2147553280 8 1365 256 20 0 1 20  41
2147553312 8 1365 288 20 0 0 20  40
2147553344 8 1365 320 20 0 0 20  40
2147553376 8 1365 352 5 0 0 5  10
2147553408 8 1365 384 20 0 1 20  41
2147553440 8 1365 416 20 0 0 20  40
2147553472 8 1365 448 20 0 0 20  40
2147553504 8 1365 480 10 0 0 10  20
2147553536 8 1365 256 74 0 3 74  151
2147553568 8 1365 288 72 0 0 72  144
2147553600 8 1365 320 72 0 0 72  144
2147553632 8 1365 352 18 0 0 18  36
2147553664 8 1365 384 105 0 1 105  211
2147553696 8 1365 416 104 0 0 104  208
2147553728 8 1365 448 104 0 0 104  208
2147553760 8 1365 480 52 0 0 52  104
2147553792 9 1365 256 102 0 1 102  205
2147553824 9 1365 288 100 0 0 100  200
2147553856 9 1365 320 100 0 0 100  200
2147553888 9 1365 352 25 0 0 25  50
2147553920 9 1365 384 65 0 3 65  133
2147553952 9 1365 416 64 0 0 64  128
2147553984 9 1365 448 64 0 0 64  128
2147554016 9 1365 480 32 0 0 32  64
2147554048 9 1365 256 36 0 1 36  73
2147554080 9 1365 288 36 0 0 36  72
2147554112 9 1365 320 36 0 0 36  72
2147554144 9 1365 352 18 0 0 18  36
2147554176 9 1365 384 32 0 1 32  65
2147554208 9 1365 416 32 0 0 32  64
2147554240 9 1365 448 32 0 0 32  64
2147554272 9 1365 480 8 0 0 8  16
2147554304 9 1365 256 69 0 3 69  141
2147554336 9 1365 288 68 0 0 68  136
2147554368 9 1365 320 68 0 0 68  136
2147554400 9 1365 352 35 0 0 35  70
2147554432 9 1365 384 101 0 1 101  203
2147554464 9 1365 416 100 0 0 100  200
2147554496 9 1365 448 100 0 0 100  200
2147554528 9 1365 480 25 0 0 25  50
2147554560 9 1365 256 97 0 1 97  195
2147554592 9 1365 288 96 0 0 96  192
2147554624 9 1365 320 96 0 0 96  192
2147554656 9 1365 352 48 0 0 48  96
2147554688 9 1365 384 66 0 3 66  135
2147554720 9 1365 416 64 0 0 64  128
2147554752 9 1365 448 64 0 0 64  128
2147554784 9 1365 480 16 0 0 16  32
2147554816 9 1365 256 36 0 1 36  73
2147554848 9 1365 288 36 0 0 36  72
2147554880 9 1365 320 36 0 0 36  72
2147554912 9 1365 352 9 0 0 9  18
2147554944 9 1365 384 32 0 1 32  65
2147554976 9 1365 416 32 0 0 32  64
2147555008 9 1365 448 32 0 0 32  64
2147555040 9 1365 480 16 0 0 16  32
2147555072 9 1365 256 45 0 7 45  97
2147555104 9 1365 288 44 0 0 44  88
2147555136 9 1365 320 44 0 0 44  88
2147555168 9 1365 352 11 0 0 11  22
2147555200 9 1365 384 65 0 3 65  133
2147555232 9 1365 416 64 0 0 64  128
2147555264 9 1365 448 65 0 0 65  130
2147555296 9 1365 480 32 0 0 32  64
2147555328 8 1365 512 65 0 3 65  133
2147555360 8 1365 544 64 0 0 64  128
2147555392 8 1365 576 64 0 0 64  128
2147555424 8 1365 608 16 0 0 16  32
2147555456 8 1365 640 45 0 7 45  97
2147555488 8 1365 672 44 0 0 44  88
2147555520 8 1365 704 44 0 0 44  88
2147555552 8 1365 736 22 0 0 22  44
2147555584 8 1365 512 24 0 1 24  49
2147555616 8 1365 544 24 0 0 24  48
2147555648 8 1365 576 24 0 0 24  48
2147555680 8 1365 608 12 0 0 12  24
2147555712 8 1365 640 24 0 1 24  49
2147555744 8 1365 672 24 0 0 24  48
2147555776 8 1365 704 24 0 0 24  48
2147555808 8 1365 736 6 0 0 6  12
2147555840 8 1365 512 24 0 1 24  49
2147555872 8 1365 544 24 0 0 24  48
2147555904 8 1365 576 24 0 0 24  48
2147555936 8 1365 608 6 0 0 6  12
2147555968 8 1365 640 32 0 1 32  65
2147556000 8 1365 672 32 0 0 32  64
2147556032 8 1365 704 32 0 0 32  64
2147556064 8 1365 736 16 0 0 16  32
2147556096 8 1365 512 36 0 1 36  73
2147556128 8 1365 544 36 0 0 36  72
2147556160 8 1365 576 36 0 0 36  72
2147556192 8 1365 608 9 0 0 9  18
2147556224 8 1365 640 20 0 1 20  41
2147556256 8 1365 672 20 0 0 20  40
2147556288 8 1365 704 20 0 0 20  40
2147556320 8 1365 736 10 0 0 10  20
2147556352 8 1365 512 8 0 1 8  17
2147556384 8 1365 544 8 0 0 8  16
2147556416 8 1365 576 8 0 0 8  16
2147556448 8 1365 608 4 0 0 4  8
2147556480 8 1365 640 12 0 1 12  25
2147556512 8 1365 672 12 0 0 12  24
2147556544 8 1365 704 12 0 0 12  24
2147556576 8 1365 736 3 0 0 3  6
2147556608 8 1365 512 20 0 1 20  41
2147556640 8 1365 544 20 0 0 20  40
2147556672 8 1365 576 20 0 0 20  40
2147556704 8 1365 608 10 0 0 10  20
2147556736 8 1365 640 28 0 1 28  57
2147556768 8 1365 672 28 0 0 28  56
2147556800 8 1365 704 28 0 0 28  56
2147556832 8 1365 736 7 0 0 7  14
2147556864 9 1365 512 32 0 1 32  65
2147556896 9 1365 544 32 0 0 32  64
2147556928 9 1365 576 32 0 0 32  64
2147556960 9 1365 608 16 0 0 16  32
2147556992 9 1365 640 20 0 1 20  41
2147557024 9 1365 672 20 0 0 20  40
2147557056 9 1365 704 20 0 0 20  40
2147557088 9 1365 736 5 0 0 5  10
2147557120 9 1365 512 8 0 1 8  17
2147557152 9 1365 544 8 0 0 8  16
2147557184 9 1365 576 8 0 0 8  16
2147557216 9 1365 608 2 0 0 2  4
2147557248 9 1365 640 12 0 1 12  25
2147557280 9 1365 672 12 0 0 12  24
2147557312 9 1365 704 12 0 0 12  24
2147557344 9 1365 736 6 0 0 6  12
2147557376 9 1365 512 20 0 1 20  41
2147557408 9 1365 544 20 0 0 20  40
2147557440 9 1365 576 20 0 0 20  40
2147557472 9 1365 608 10 0 0 10  20
2147557504 9 1365 640 32 0 1 32  65
2147557536 9 1365 672 32 0 0 32  64
2147557568 9 1365 704 32 0 0 32  64
2147557600 9 1365 736 8 0 0 8  16
2147557632 9 1365 512 32 0 1 32  65
2147557664 9 1365 544 32 0 0 32  64
2147557696 9 1365 576 32 0 0 32  64
2147557728 9 1365 608 16 0 0 16  32
2147557760 9 1365 640 24 0 1 24  49
2147557792 9 1365 672 24 0 0 24  48
2147557824 9 1365 704 24 0 0 24  48
2147557856 9 1365 736 6 0 0 6  12
2147557888 9 1365 512 12 0 1 12  25
2147557920 9 1365 544 12 0 0 12  24
2147557952 9 1365 576 12 0 0 12  24
2147557984 9 1365 608 3 0 0 3  6
2147558016 9 1365 640 12 0 1 12  25
2147558048 9 1365 672 12 0 0 12  24
2147558080 9 1365 704 12 0 0 12  24
2147558112 9 1365 736 6 0 0 6  12
2147558144 9 1365 512 32 0 1 32  65
2147558176 9 1365 544 32 0 0 32  64
2147558208 9 1365 576 32 0 0 32  64
2147558240 9 1365 608 8 0 0 8  16
2147558272 9 1365 640 48 0 1 48  97
2147558304 9 1365 672 48 0 0 48  96
2147558336 9 1365 704 48 0 0 48  96
2147558368 9 1365 736 24 0 0 24  48
2147558400 8 1365 768 52 0 1 52  105
2147558432 8 1365 800 52 0 0 52  104
2147558464 8 1365 832 52 0 0 52  104
2147558496 8 1365 864 13 0 0 13  26
2147558528 8 1365 896 36 0 1 36  73
2147558560 8 1365 928 36 0 0 36  72
2147558592 8 1365 960 36 0 0 36  72
2147558624 8 1365 992 18 0 0 18  36
2147558656 8 1365 768 16 0 1 16  33
2147558688 8 1365 800 16 0 0 16  32
2147558720 8 1365 832 16 0 0 16  32
2147558752 8 1365 864 8 0 0 8  16
2147558784 8 1365 896 20 0 1 20  41
2147558816 8 1365 928 20 0 0 20  40
2147558848 8 1365 960 20 0 0 20  40
2147558880 8 1365 992 5 0 0 5  10
2147558912 8 1365 768 32 0 1 32  65
2147558944 8 1365 800 32 0 0 32  64
2147558976 8 1365 832 32 0 0 32  64
2147559008 8 1365 864 16 0 0 16  32
2147559040 8 1365 896 48 0 1 48  97
2147559072 8 1365 928 48 0 0 48  96
2147559104 8 1365 960 48 0 0 48  96
2147559136 8 1365 992 12 0 0 12  24
2147559168 8 1365 768 52 0 1 52  105
2147559200 8 1365 800 52 0 0 52  104
2147559232 8 1365 832 52 0 0 52  104
2147559264 8 1365 864 26 0 0 26  52
2147559296 8 1365 896 36 0 1 36  73
2147559328 8 1365 928 36 0 0 36  72
2147559360 8 1365 960 36 0 0 36  72
2147559392 8 1365 992 9 0 0 9  18
2147559424 8 1365 768 16 0 1 16  33
2147559456 8 1365 800 16 0 0 16  32
2147559488 8 1365 832 16 0 0 16  32
2147559520 8 1365 864 4 0 0 4  8
2147559552 8 1365 896 20 0 1 20  41
2147559584 8 1365 928 20 0 0 20  40
2147559616 8 1365 960 20 0 0 20  40
2147559648 8 1365 992 10 0 0 10  20
2147559680 8 1365 768 20 0 1 20  41
2147559712 8 1365 800 20 0 0 20  40
2147559744 8 1365 832 20 0 0 20  40
2147559776 8 1365 864 5 0 0 5  10
2147559808 8 1365 896 32 0 1 32  65
2147559840 8 1365 928 32 0 0 32  64
2147559872 8 1365 960 32 0 0 32  64
2147559904 8 1365 992 16 0 0 16  32
2147559936 9 1365 768 36 0 1 36  73
2147559968 9 1365 800 36 0 0 36  72
2147560000 9 1365 832 36 0 0 36  72
2147560032 9 1365 864 9 0 0 9  18
2147560064 9 1365 896 24 0 1 24  49
2147560096 9 1365 928 24 0 0 24  48
2147560128 9 1365 960 24 0 0 24  48
2147560160 9 1365 992 12 0 0 12  24
2147560192 9 1365 768 8 0 1 8  17
2147560224 9 1365 800 8 0 0 8  16
2147560256 9 1365 832 8 0 0 8  16
2147560288 9 1365 864 4 0 0 4  8
2147560320 9 1365 896 12 0 1 12  25
2147560352 9 1365 928 12 0 0 12  24
2147560384 9 1365 960 12 0 0 12  24
2147560416 9 1365 992 3 0 0 3  6
2147560448 9 1365 768 8 0 1 8  17
2147560480 9 1365 800 8 0 0 8  16
2147560512 9 1365 832 8 0 0 8  16
2147560544 9 1365 864 2 0 0 2  4
2147560576 9 1365 896 16 0 1 16  33
2147560608 9 1365 928 16 0 0 16  32
2147560640 9 1365 960 16 0 0 16  32
2147560672 9 1365 992 8 0 0 8  16
2147560704 9 1365 768 16 0 1 16  33
2147560736 9 1365 800 16 0 0 16  32
2147560768 9 1365 832 16 0 0 16  32
2147560800 9 1365 864 4 0 0 4  8
2147560832 9 1365 896 12 0 1 12  25
2147560864 9 1365 928 12 0 0 12  24
2147560896 9 1365 960 12 0 0 12  24
2147560928 9 1365 992 6 0 0 6  12
2147560960 9 1365 768 4 0 1 4  9
2147560992 9 1365 800 4 0 0 4  8
2147561024 9 1365 832 4 0 0 4  8
2147561056 9 1365 864 2 0 0 2  4
2147561088 9 1365 896 4 0 1 4  9
2147561120 9 1365 928 4 0 0 4  8
2147561152 9 1365 960 4 0 0 4  8
2147561184 9 1365 992 1 0 0 1  2
2147561216 9 1365 768 8 0 1 8  17
2147561248 9 1365 800 8 0 0 8  16
2147561280 9 1365 832 8 0 0 8  16
2147561312 9 1365 864 4 0 0 4  8
2147561344 9 1365 896 16 0 1 16  33
2147561376 9 1365 928 16 0 0 16  32
2147561408 9 1365 960 16 0 0 16  32
2147561440 9 1365 992 4 0 0 4  8
2147561472 8 1365 1024 16 0 1 16  33
2147561504 8 1365 1056 16 0 0 16  32
2147561536 8 1365 1088 16 0 0 16  32
2147561568 8 1365 1120 8 0 0 8  16
2147561600 8 1365 1152 12 0 1 12  25
2147561632 8 1365 1184 12 0 0 12  24
2147561664 8 1365 1216 12 0 0 12  24
2147561696 8 1365 1248 3 0 0 3  6
2147561728 8 1365 1024 4 0 1 4  9
2147561760 8 1365 1056 4 0 0 4  8
2147561792 8 1365 1088 4 0 0 4  8
2147561824 8 1365 1120 1 0 0 1  2
2147561856 8 1365 1152 4 0 1 4  9
2147561888 8 1365 1184 4 0 0 4  8
2147561920 8 1365 1216 4 0 0 4  8
2147561952 8 1365 1248 2 0 0 2  4
2147561984 8 1365 1024 24 0 1 24  49
2147562016 8 1365 1056 24 0 0 24  48
2147562048 8 1365 1088 24 0 0 24  48
2147562080 8 1365 1120 6 0 0 6  12
2147562112 8 1365 1152 36 0 1 36  73
2147562144 8 1365 1184 36 0 0 36  72
2147562176 8 1365 1216 36 0 0 36  72
2147562208 8 1365 1248 18 0 0 18  36
2147562240 8 1365 1024 32 0 1 32  65
2147562272 8 1365 1056 32 0 0 32  64
2147562304 8 1365 1088 32 0 0 32  64
2147562336 8 1365 1120 8 0 0 8  16
2147562368 8 1365 1152 20 0 1 20  41
2147562400 8 1365 1184 20 0 0 20  40
2147562432 8 1365 1216 20 0 0 20  40
2147562464 8 1365 1248 10 0 0 10  20
2147562496 8 1365 1024 12 0 1 12  25
2147562528 8 1365 1056 12 0 0 12  24
2147562560 8 1365 1088 12 0 0 12  24
2147562592 8 1365 1120 6 0 0 6  12
2147562624 8 1365 1152 8 0 1 8  17
2147562656 8 1365 1184 8 0 0 8  16
2147562688 8 1365 1216 8 0 0 8  16
2147562720 8 1365 1248 2 0 0 2  4
2147562752 8 1365 1024 36 0 1 36  73
2147562784 8 1365 1056 36 0 0 36  72
2147562816 8 1365 1088 36 0 0 36  72
2147562848 8 1365 1120 18 0 0 18  36
2147562880 8 1365 1152 52 0 1 52  105
2147562912 8 1365 1184 52 0 0 52  104
2147562944 8 1365 1216 52 0 0 52  104
2147562976 8 1365 1248 13 0 0 13  26
2147563008 9 1365 1024 48 0 1 48  97
2147563040 9 1365 1056 48 0 0 48  96
2147563072 9 1365 1088 48 0 0 48  96
2147563104 9 1365 1120 24 0 0 24  48
2147563136 9 1365 1152 32 0 1 32  65
2147563168 9 1365 1184 32 0 0 32  64
2147563200 9 1365 1216 32 0 0 32  64
2147563232 9 1365 1248 8 0 0 8  16
2147563264 9 1365 1024 20 0 1 20  41
2147563296 9 1365 1056 20 0 0 20  40
2147563328 9 1365 1088 20 0 0 20  40
2147563360 9 1365 1120 5 0 0 5  10
2147563392 9 1365 1152 16 0 1 16  33
2147563424 9 1365 1184 16 0 0 16  32
2147563456 9 1365 1216 16 0 0 16  32
2147563488 9 1365 1248 8 0 0 8  16
2147563520 9 1365 1024 36 0 1 36  73
2147563552 9 1365 1056 36 0 0 36  72
2147563584 9 1365 1088 36 0 0 36  72
2147563616 9 1365 1120 9 0 0 9  18
2147563648 9 1365 1152 52 0 1 52  105
2147563680 9 1365 1184 52 0 0 52  104
2147563712 9 1365 1216 52 0 0 52  104
2147563744 9 1365 1248 26 0 0 26  52
2147563776 9 1365 1024 48 0 1 48  97
2147563808 9 1365 1056 48 0 0 48  96
2147563840 9 1365 1088 48 0 0 48  96
2147563872 9 1365 1120 12 0 0 12  24
2147563904 9 1365 1152 32 0 1 32  65
2147563936 9 1365 1184 32 0 0 32  64
2147563968 9 1365 1216 32 0 0 32  64
2147564000 9 1365 1248 16 0 0 16  32
2147564032 9 1365 1024 20 0 1 20  41
2147564064 9 1365 1056 20 0 0 20  40
2147564096 9 1365 1088 20 0 0 20  40
2147564128 9 1365 1120 10 0 0 10  20
2147564160 9 1365 1152 16 0 1 16  33
2147564192 9 1365 1184 16 0 0 16  32
2147564224 9 1365 1216 16 0 0 16  32
2147564256 9 1365 1248 4 0 0 4  8
2147564288 9 1365 1024 24 0 1 24  49
2147564320 9 1365 1056 24 0 0 24  48
2147564352 9 1365 1088 24 0 0 24  48
2147564384 9 1365 1120 12 0 0 12  24
2147564416 9 1365 1152 32 0 1 32  65
2147564448 9 1365 1184 32 0 0 32  64
2147564480 9 1365 1216 32 0 0 32  64
2147564512 9 1365 1248 8 0 0 8  16
2147564544 8 1365 1280 32 0 1 32  65
2147564576 8 1365 1312 32 0 0 32  64
2147564608 8 1365 1344 32 0 0 32  64
2147564640 8 1365 1376 16 0 0 16  32
2147564672 8 1365 1408 20 0 1 20  41
2147564704 8 1365 1440 20 0 0 20  40
2147564736 8 1365 1472 20 0 0 20  40
2147564768 8 1365 1504 5 0 0 5  10
2147564800 8 1365 1280 12 0 1 12  25
2147564832 8 1365 1312 12 0 0 12  24
2147564864 8 1365 1344 12 0 0 12  24
2147564896 8 1365 1376 3 0 0 3  6
2147564928 8 1365 1408 12 0 1 12  25
2147564960 8 1365 1440 12 0 0 12  24
2147564992 8 1365 1472 12 0 0 12  24
2147565024 8 1365 1504 6 0 0 6  12
2147565056 8 1365 1280 12 0 1 12  25
2147565088 8 1365 1312 12 0 0 12  24
2147565120 8 1365 1344 12 0 0 12  24
2147565152 8 1365 1376 6 0 0 6  12
2147565184 8 1365 1408 16 0 1 16  33
2147565216 8 1365 1440 16 0 0 16  32
2147565248 8 1365 1472 16 0 0 16  32
2147565280 8 1365 1504 4 0 0 4  8
2147565312 8 1365 1280 16 0 1 16  33
2147565344 8 1365 1312 16 0 0 16  32
2147565376 8 1365 1344 16 0 0 16  32
2147565408 8 1365 1376 8 0 0 8  16
2147565440 8 1365 1408 8 0 1 8  17
2147565472 8 1365 1440 8 0 0 8  16
2147565504 8 1365 1472 8 0 0 8  16
2147565536 8 1365 1504 2 0 0 2  4
2147565568 8 1365 1280 4 0 1 4  9
2147565600 8 1365 1312 4 0 0 4  8
2147565632 8 1365 1344 4 0 0 4  8
2147565664 8 1365 1376 1 0 0 1  2
2147565696 8 1365 1408 4 0 1 4  9
2147565728 8 1365 1440 4 0 0 4  8
2147565760 8 1365 1472 4 0 0 4  8
2147565792 8 1365 1504 2 0 0 2  4
2147565824 8 1365 1280 12 0 1 12  25
2147565856 8 1365 1312 12 0 0 12  24
2147565888 8 1365 1344 12 0 0 12  24
2147565920 8 1365 1376 3 0 0 3  6
2147565952 8 1365 1408 16 0 1 16  33
2147565984 8 1365 1440 16 0 0 16  32
2147566016 8 1365 1472 16 0 0 16  32
2147566048 8 1365 1504 8 0 0 8  16
2147566080 9 1365 1280 16 0 1 16  33
2147566112 9 1365 1312 16 0 0 16  32
2147566144 9 1365 1344 16 0 0 16  32
2147566176 9 1365 1376 4 0 0 4  8
2147566208 9 1365 1408 8 0 1 8  17
2147566240 9 1365 1440 8 0 0 8  16
2147566272 9 1365 1472 8 0 0 8  16
2147566304 9 1365 1504 4 0 0 4  8
2147566336 9 1365 1280 4 0 1 4  9
2147566368 9 1365 1312 4 0 0 4  8
2147566400 9 1365 1344 4 0 0 4  8
2147566432 9 1365 1376 2 0 0 2  4
2147566464 9 1365 1408 4 0 1 4  9
2147566496 9 1365 1440 4 0 0 4  8
2147566528 9 1365 1472 4 0 0 4  8
2147566560 9 1365 1504 1 0 0 1  2
2147649536 13 1365 0 1 0 0 2  3
2147649664 13 1365 128 1 0 0 2  3
2147649792 13 1365 0 2 0 0 4  6
2147649920 13 1365 128 1 0 0 2  3
2147650304 13 1365 0 1 0 0 2  3
2147650368 13 1365 64 1 0 0 2  3
2147650432 13 1365 128 1 0 0 2  3
2147650560 12 1365 256 1 0 0 2  3
2147650688 12 1365 384 2 0 0 4  6
2147651072 12 1365 256 1 0 0 2  3
2147651200 12 1365 384 2 0 0 4  6
2147651328 12 1365 256 1 0 0 2  3
2147651456 12 1365 384 1 0 0 2  3
2147651552 12 1365 480 1 0 0 2  3
2147651840 12 1365 256 1 0 0 2  3
2147651968 12 1365 384 1 0 0 2  3
2147652096 13 1365 256 2 0 0 4  6
2147652224 13 1365 384 1 0 0 2  3
2147654144 12 1365 512 1 0 0 2  3
2147654208 12 1365 576 1 0 0 2  3
2147654272 12 1365 640 1 0 0 2  3
2147654400 12 1365 512 1 0 0 2  3
2147654496 12 1365 608 1 0 0 2  3
2147654528 12 1365 640 1 0 0 2  3
2147654912 12 1365 512 1 0 0 2  3
2147655040 12 1365 640 2 0 0 4  6
2147655168 13 1365 512 1 0 0 2  3
2147655296 13 1365 640 1 0 0 2  3
2147655360 13 1365 704 1 0 0 2  3
2147655680 13 1365 512 1 0 0 2  3
2147655808 13 1365 640 1 0 0 2  3
2147655936 13 1365 512 2 0 0 4  6
2147656064 13 1365 640 1 0 0 2  3
2147656448 13 1365 512 2 0 0 4  6
2147656576 13 1365 640 1 0 0 2  3
2147656704 12 1365 768 1 0 0 2  3
2147656768 12 1365 832 1 0 0 2  3
2147656832 12 1365 896 1 0 0 2  3
2147658752 13 1365 768 1 0 0 2  3
2147658880 13 1365 896 2 0 0 4  6
2147659008 13 1365 768 1 0 0 2  3
2147659136 13 1365 896 1 0 0 2  3
2147659200 13 1365 960 1 0 0 2  3
2147659520 13 1365 768 1 0 0 2  3
2147659648 13 1365 896 1 0 0 2  3
2147659744 13 1365 992 1 0 0 2  3
2147659776 12 1365 1024 1 0 0 2  3
2147659904 12 1365 1152 1 0 0 2  3
2147660288 12 1365 1024 2 0 0 4  6
2147660416 12 1365 1152 1 0 0 2  3
2147660544 12 1365 1024 1 0 0 2  3
2147660608 12 1365 1088 1 0 0 2  3
2147660672 12 1365 1152 1 0 0 2  3
2147661056 12 1365 1024 1 0 0 2  3
2147661184 12 1365 1152 1 0 0 2  3
2147661312 13 1365 1024 1 0 0 2  3
2147661440 13 1365 1152 2 0 0 4  6
2147663360 12 1365 1280 1 0 0 2  3
2147663488 12 1365 1408 1 0 0 2  3
2147663552 12 1365 1472 1 0 0 2  3
2147663616 12 1365 1280 1 0 0 2  3
2147663744 12 1365 1408 1 0 0 2  3
2147664128 12 1365 1280 2 0 0 4  6
2147664256 12 1365 1408 1 0 0 2  3
2147664384 13 1365 1280 2 0 0 4  6
2147664512 13 1365 1408 1 0 0 2  3
2147664896 13 1365 1280 1 0 0 2  3
2147664992 13 1365 1376 1 0 0 2  3
2147665024 13 1365 1408 1 0 0 2  3
2147665152 13 1365 1280 1 0 0 2  3
2147665280 13 1365 1408 2 0 0 4  6
2147665664 13 1365 1280 1 0 0 2  3
2147665792 13 1365 1408 1 0 0 2  3
2147665856 13 1365 1472 1 0 0 2  3
2147665920 12 1365 1536 1 0 0 2  3
2147666048 12 1365 1664 1 0 0 2  3
2147677184 13 1365 2304 1 0 0 2  3
2147677312 13 1365 2432 1 0 0 2  3
2147677440 13 1365 2304 2 0 0 4  6
2147677568 13 1365 2432 1 0 0 2  3
2147677952 13 1365 2304 1 0 0 2  3
2147678016 13 1365 2368 1 0 0 2  3
2147678080 13 1365 2432 1 0 0 2  3
2147678208 12 1365 2560 1 0 0 2  3
2147678336 12 1365 2688 2 0 0 4  6
2147678720 12 1365 2560 1 0 0 2  3
2147678848 12 1365 2688 2 0 0 4  6
2147678976 12 1365 2560 1 0 0 2  3
2147679104 12 1365 2688 1 0 0 2  3
2147679200 12 1365 2784 1 0 0 2  3
2147679488 12 1365 2560 1 0 0 2  3
2147679616 12 1365 2688 1 0 0 2  3
2147679744 13 1365 2560 2 0 0 4  6
2147679872 13 1365 2688 1 0 0 2  3
2147681792 12 1365 2816 1 0 0 2  3
2147681856 12 1365 2880 1 0 0 2  3
2147681920 12 1365 2944 1 0 0 2  3
2147682048 12 1365 2816 1 0 0 2  3
2147682144 12 1365 2912 1 0 0 2  3
2147682176 12 1365 2944 1 0 0 2  3
2147682560 12 1365 2816 1 0 0 2  3
2147682688 12 1365 2944 2 0 0 4  6
2147682816 13 1365 2816 1 0 0 2  3
2147682944 13 1365 2944 1 0 0 2  3
2147683008 13 1365 3008 1 0 0 2  3
2147683328 13 1365 2816 1 0 0 2  3
2147683456 13 1365 2944 1 0 0 2  3
2147683584 13 1365 2816 2 0 0 4  6
2147683712 13 1365 2944 1 0 0 2  3
2147684096 13 1365 2816 2 0 0 4  6
2147684224 13 1365 2944 1 0 0 2  3
2147684352 12 1365 3072 1 0 0 2  3
2147684416 12 1365 3136 1 0 0 2  3
2147684480 12 1365 3200 1 0 0 2  3
2147686400 13 1365 3072 1 0 0 2  3
2147686528 13 1365 3200 2 0 0 4  6
2147686656 13 1365 3072 1 0 0 2  3
2147686784 13 1365 3200 1 0 0 2  3
2147686848 13 1365 3264 1 0 0 2  3
2147687168 13 1365 3072 1 0 0 2  3
2147687296 13 1365 3200 1 0 0 2  3
2147687392 13 1365 3296 1 0 0 2  3
2147687424 12 1365 3328 1 0 0 2  3
2147687552 12 1365 3456 1 0 0 2  3
2147687936 12 1365 3328 2 0 0 4  6
2147688064 12 1365 3456 1 0 0 2  3
2147688192 12 1365 3328 1 0 0 2  3
2147688256 12 1365 3392 1 0 0 2  3
2147688320 12 1365 3456 1 0 0 2  3
2147688704 12 1365 3328 1 0 0 2  3
2147688832 12 1365 3456 1 0 0 2  3
2147688960 13 1365 3328 1 0 0 2  3
2147689088 13 1365 3456 2 0 0 4  6
2147691008 12 1365 3584 1 0 0 2  3
2147691136 12 1365 3712 1 0 0 2  3
2147691200 12 1365 3776 1 0 0 2  3
2147691264 12 1365 3584 1 0 0 2  3
2147691392 12 1365 3712 1 0 0 2  3
2147691776 12 1365 3584 2 0 0 4  6
2147691904 12 1365 3712 1 0 0 2  3
2147692032 13 1365 3584 2 0 0 4  6
2147692160 13 1365 3712 1 0 0 7  8
2147692544 13 1365 3584 1 0 0 2  3
2147692640 13 1365 3680 1 0 0 2  3
2147692672 13 1365 3712 1 0 0 2  3
2147692800 13 1365 3584 1 0 0 2  3
2147692928 13 1365 3712 2 0 0 4  6
2147693312 13 1365 3584 1 0 0 2  3
2147693440 13 1365 3712 1 0 0 2  3
2147693504 13 1365 3776 1 0 0 2  3
2147693568 12 1365 3840 1 0 0 2  3
2147693696 12 1365 3968 1 0 0 2  3
2147704832 15 1365 512 1 0 0 2  3
2147704960 15 1365 640 1 0 0 2  3
2147705088 15 1365 512 2 0 0 4  6
2147705216 15 1365 640 1 0 0 3  4
2147705600 15 1365 512 1 0 0 2  3
2147705664 15 1365 576 1 0 0 2  3
2147705728 15 1365 640 1 0 0 2  3
2147705856 14 1365 768 1 0 0 2  3
2147705984 14 1365 896 2 0 0 4  6
2147706368 14 1365 768 1 0 0 29  30
2147706496 14 1365 896 2 0 0 9  11
2147706624 14 1365 768 1 0 0 10  11
2147706752 14 1365 896 1 0 0 2  3
2147706848 14 1365 992 1 0 0 2  3
2147707136 14 1365 768 1 0 0 7  8
2147707264 14 1365 896 1 0 0 4  5
2147707392 15 1365 768 2 0 0 12  14
2147707520 15 1365 896 1 0 0 12  13
2147709440 14 1365 1024 1 0 0 6  7
2147709504 14 1365 1088 1 0 0 2  3
2147709568 14 1365 1152 1 0 0 7  8
2147709696 14 1365 1024 1 0 0 5  6
2147709792 14 1365 1120 1 0 0 2  3
2147709824 14 1365 1152 1 0 0 2  3
2147710208 14 1365 1024 1 0 0 2  3
2147710336 14 1365 1152 2 0 0 4  6
2147710464 15 1365 1024 1 0 0 61  62
2147710592 15 1365 1152 1 0 0 2  3
2147710656 15 1365 1216 1 0 0 8  9
2147710976 15 1365 1024 1 0 0 7  8
2147711104 15 1365 1152 1 0 0 7  8
2147711232 15 1365 1024 2 0 0 12  14
2147711360 15 1365 1152 1 0 0 7  8
2147711744 15 1365 1024 2 0 0 6  8
2147711872 15 1365 1152 1 0 0 2  3
2147712000 14 1365 1280 1 0 0 2  3
2147712064 14 1365 1344 1 0 0 2  3
2147712128 14 1365 1408 1 0 0 2  3
2147714048 15 1365 1280 1 0 0 2  3
2147714176 15 1365 1408 2 0 0 4  6
2147714304 15 1365 1280 1 0 0 2  3
2147714432 15 1365 1408 1 0 0 2  3
2147714496 15 1365 1472 6 0 0 2  8
2147714816 15 1365 1280 4 0 0 2  6
2147714944 15 1365 1408 6 0 0 2  8
2147715040 15 1365 1504 1 0 0 7  8
2147715072 14 1365 1536 1 0 0 3  4
2147715200 14 1365 1664 1 0 0 2  3
2147715584 14 1365 1536 2 0 0 4  6
2147715712 14 1365 1664 1 0 0 11  12
2147715840 14 1365 1536 1 0 0 2  3
2147715904 14 1365 1600 1 0 0 2  3
2147715968 14 1365 1664 1 0 0 2  3
2147716352 14 1365 1536 1 0 0 2  3
2147716480 14 1365 1664 1 0 0 56  57
2147716608 15 1365 1536 1 0 0 13  14
2147716736 15 1365 1664 2 0 0 22  24
2147718656 14 1365 1792 1 0 0 8  9
2147718784 14 1365 1920 1 0 0 6  7
2147718848 14 1365 1984 1 0 0 2  3
2147718912 14 1365 1792 1 0 0 6  7
2147719040 14 1365 1920 1 0 0 6  7
2147719424 14 1365 1792 2 0 0 8  10
2147719552 14 1365 1920 1 0 0 8  9
2147719680 15 1365 1792 2 0 0 7  9
2147719808 15 1365 1920 1 0 0 7  8
2147720192 15 1365 1792 1 0 0 23  24
2147720288 15 1365 1888 1 0 0 24  25
2147720320 15 1365 1920 1 0 0 14  15
2147720448 15 1365 1792 1 0 0 67  68
2147720576 15 1365 1920 2 0 0 4  6
2147720960 15 1365 1792 1 0 0 7  8
2147721088 15 1365 1920 1 0 0 5  6
2147721152 15 1365 1984 1 0 0 2  3
2147721216 14 1365 2048 1 0 0 2  3
2147721344 14 1365 2176 1 0 0 2  3
2147760128 1 1366 1024 1 2  3
2147760256 1 1366 1152 1 2  3
2147760384 1 1366 1024 2 2  4
2147760512 1 1366 1152 1 2  3
2147760896 1 1366 1024 1 2  3
2147760960 1 1366 1088 1  1
2147761024 1 1366 1152 1 2  3
2147761152 0 1366 1280 1 2  3
2147761280 0 1366 1408 2 2  4
2147761664 0 1366 1280 1 2  3
2147761792 0 1366 1408 2 2  4
2147761920 0 1366 1280 1 2  3
2147762048 0 1366 1408 1 2  3
2147762144 0 1366 1504 1  1
2147762432 0 1366 1280 1 2  3
2147762560 0 1366 1408 1 2  3
2147762688 1 1366 1280 2 2  4
2147762816 1 1366 1408 1 2  3
2147764736 0 1366 1536 1 2  3
2147764800 0 1366 1600 1  1
2147764864 0 1366 1664 1 2  3
2147764992 0 1366 1536 1 2  3
2147765088 0 1366 1632 1  1
2147765120 0 1366 1664 1 2  3
2147765504 0 1366 1536 1 2  3
2147765632 0 1366 1664 2 2  4
2147765760 1 1366 1536 1 2  3
2147765888 1 1366 1664 1 2  3
2147765952 1 1366 1728 1  1
2147766272 1 1366 1536 1 2  3
2147766400 1 1366 1664 1 2  3
2147766528 1 1366 1536 2 2  4
2147766656 1 1366 1664 1 2  3
2147767040 1 1366 1536 2 2  4
2147767168 1 1366 1664 1 2  3
2147767296 0 1366 1792 1 2  3
2147767360 0 1366 1856 1  1
2147767424 0 1366 1920 1 2  3
2147769344 1 1366 1792 1 2  3
2147769472 1 1366 1920 2 2  4
2147769600 1 1366 1792 1 2  3
2147769728 1 1366 1920 1 2  3
2147769792 1 1366 1984 4  4
2147770112 1 1366 1792 6 2  8
2147770240 1 1366 1920 6 2  8
2147770336 1 1366 2016 1  1
2147770368 0 1366 2048 1 2  3
2147770496 0 1366 2176 1 2  3
2147770880 0 1366 2048 2 2  4
2147771008 0 1366 2176 1 2  3
2147771136 0 1366 2048 1 2  3
2147771200 0 1366 2112 1  1
2147771264 0 1366 2176 1 2  3
2147771648 0 1366 2048 1 2  3
2147771776 0 1366 2176 1 2  3
2147771904 1 1366 2048 1 2  3
2147772032 1 1366 2176 2 2  4
2147773952 0 1366 2304 1 2  3
2147774080 0 1366 2432 1 2  3
2147774144 0 1366 2496 1  1
2147774208 0 1366 2304 1 2  3
2147774336 0 1366 2432 1 2  3
2147774720 0 1366 2304 2 2  4
2147774848 0 1366 2432 1 2  3
2147774976 1 1366 2304 2 2  4
2147775104 1 1366 2432 1 2  3
2147775488 1 1366 2304 1 2  3
2147775584 1 1366 2400 1  1
2147775616 1 1366 2432 1 2  3
2147775744 1 1366 2304 1 2  3
2147775872 1 1366 2432 2 2  4
2147776256 1 1366 2304 1 2  3
2147776384 1 1366 2432 1 2  3
2147776448 1 1366 2496 1  1
2147776512 0 1366 2560 1 2  3
2147776640 0 1366 2688 1 2  3
2147787776 1 1366 3328 128 0 0 128  256
2147787808 1 1366 3360 4 0 0 4  8
2147787840 1 1366 3392 45 0 0 45  90
2147787872 1 1366 3424 81 0 0 81  162
2147787904 1 1366 3456 64 0 0 64  128
2147787936 1 1366 3488 33 0 0 33  66
2147787968 1 1366 3520 14 0 0 14  28
2147788000 1 1366 3552 6 0 0 6  12
2147788032 1 1366 3328 64 0 0 64  128
2147788064 1 1366 3360 73 0 0 73  146
2147788096 1 1366 3392 56 0 0 56  112
2147788128 1 1366 3424 51 0 0 51  102
2147788160 1 1366 3456 162 0 0 162  324
2147788192 1 1366 3488 5 0 0 5  10
2147788224 1 1366 3520 43 0 0 43  86
2147788256 1 1366 3552 22 0 0 22  44
2147788288 1 1366 3328 29 0 0 29  58
2147788320 1 1366 3360 3 0 0 3  6
2147788352 1 1366 3392 125 0 0 125  250
2147788384 1 1366 3424 55 0 0 55  110
2147788416 1 1366 3456 139 0 0 139  278
2147788448 1 1366 3488 44 0 0 44  88
2147788480 1 1366 3520 46 0 0 46  92
2147788512 1 1366 3552 41 0 0 41  82
2147788544 1 1366 3328 32 0 0 32  64
2147788576 1 1366 3360 7 0 0 7  14
2147788608 1 1366 3392 9 0 0 9  18
2147788640 1 1366 3424 82 0 0 82  164
2147788672 1 1366 3456 131 0 0 131  262
2147788704 1 1366 3488 4 0 0 4  8
2147788736 1 1366 3520 82 0 0 82  164
2147788768 1 1366 3552 40 0 0 40  80
2147788800 0 1366 3584 57 0 0 57  114
2147788832 0 1366 3616 10 0 0 10  20
2147788864 0 1366 3648 5 0 0 5  10
2147788896 0 1366 3680 5 0 0 5  10
2147788928 0 1366 3712 23 0 0 23  46
2147788960 0 1366 3744 1 0 0 1  2
2147788992 0 1366 3776 9 0 0 9  18
2147789024 0 1366 3808 13 0 0 13  26
2147789056 0 1366 3584 19 0 0 19  38
2147789088 0 1366 3616 3 0 0 3  6
2147789120 0 1366 3648 6 0 0 6  12
2147789152 0 1366 3680 1 0 0 1  2
2147789184 0 1366 3712 14 0 0 14  28
2147789216 0 1366 3744 6 0 0 6  12
2147789248 0 1366 3776 13 0 0 13  26
2147789280 0 1366 3808 6 0 0 6  12
2147789312 0 1366 3584 27 0 0 27  54
2147789344 0 1366 3616 2 0 0 2  4
2147789376 0 1366 3648 4 0 0 4  8
2147789408 0 1366 3680 6 0 0 6  12
2147789440 0 1366 3712 7 0 0 7  14
2147789472 0 1366 3744 1 0 0 1  2
2147789568 0 1366 3584 128 0 0 128  256
2147789600 0 1366 3616 4 0 0 4  8
2147789632 0 1366 3648 45 0 0 45  90
2147789664 0 1366 3680 81 0 0 81  162
2147789696 0 1366 3712 64 0 0 64  128
2147789728 0 1366 3744 33 0 0 33  66
2147789760 0 1366 3776 14 0 0 14  28
2147789792 0 1366 3808 6 0 0 6  12
2147789824 0 1366 3584 64 0 0 64  128
2147789856 0 1366 3616 73 0 0 73  146
2147789888 0 1366 3648 56 0 0 56  112
2147789920 0 1366 3680 51 0 0 51  102
2147789952 0 1366 3712 162 0 0 162  324
2147789984 0 1366 3744 5 0 0 5  10
2147790016 0 1366 3776 43 0 0 43  86
2147790048 0 1366 3808 22 0 0 22  44
2147790080 0 1366 3584 29 0 0 29  58
2147790112 0 1366 3616 3 0 0 3  6
2147790144 0 1366 3648 125 0 0 125  250
2147790176 0 1366 3680 55 0 0 55  110
2147790208 0 1366 3712 139 0 0 139  278
2147790240 0 1366 3744 44 0 0 44  88
2147790272 0 1366 3776 46 0 0 46  92
2147790304 0 1366 3808 41 0 0 41  82
2147790336 1 1366 3584 32 0 0 32  64
2147790368 1 1366 3616 7 0 0 7  14
2147790400 1 1366 3648 9 0 0 9  18
2147790432 1 1366 3680 82 0 0 82  164
2147790464 1 1366 3712 131 0 0 131  262
2147790496 1 1366 3744 4 0 0 4  8
2147790528 1 1366 3776 82 0 0 82  164
2147790560 1 1366 3808 40 0 0 40  80
2147790592 1 1366 3584 57 0 0 57  114
2147790624 1 1366 3616 10 0 0 10  20
2147790656 1 1366 3648 5 0 0 5  10
2147790688 1 1366 3680 5 0 0 5  10
2147790720 1 1366 3712 23 0 0 23  46
2147790752 1 1366 3744 1 0 0 1  2
2147790784 1 1366 3776 9 0 0 9  18
2147790816 1 1366 3808 13 0 0 13  26
2147790848 1 1366 3584 19 0 0 19  38
2147790880 1 1366 3616 3 0 0 3  6
2147790912 1 1366 3648 6 0 0 6  12
2147790944 1 1366 3680 1 0 0 1  2
2147790976 1 1366 3712 14 0 0 14  28
2147791008 1 1366 3744 6 0 0 6  12
2147791040 1 1366 3776 13 0 0 13  26
2147791072 1 1366 3808 6 0 0 6  12
2147791104 1 1366 3584 27 0 0 27  54
2147791136 1 1366 3616 2 0 0 2  4
2147791168 1 1366 3648 4 0 0 4  8
2147791200 1 1366 3680 6 0 0 6  12
2147791232 1 1366 3712 7 0 0 7  14
2147791264 1 1366 3744 1 0 0 1  2
2147791360 1 1366 3584 128 0 0 128  256
2147791392 1 1366 3616 4 0 0 4  8
2147791424 1 1366 3648 45 0 0 45  90
2147791456 1 1366 3680 81 0 0 81  162
2147791488 1 1366 3712 64 0 0 64  128
2147791520 1 1366 3744 33 0 0 33  66
2147791552 1 1366 3776 14 0 0 14  28
2147791584 1 1366 3808 6 0 0 6  12
2147791616 1 1366 3584 64 0 0 64  128
2147791648 1 1366 3616 73 0 0 73  146
2147791680 1 1366 3648 56 0 0 56  112
2147791712 1 1366 3680 51 0 0 51  102
2147791744 1 1366 3712 162 0 0 162  324
2147791776 1 1366 3744 5 0 0 5  10
2147791808 1 1366 3776 43 0 0 43  86
2147791840 1 1366 3808 22 0 0 22  44
2147791872 0 1366 3840 29 0 0 29  58
2147791904 0 1366 3872 3 0 0 3  6
2147791936 0 1366 3904 125 0 0 125  250
2147791968 0 1366 3936 55 0 0 55  110
2147792000 0 1366 3968 139 0 0 139  278
2147792032 0 1366 4000 44 0 0 44  88
2147792064 0 1366 4032 46 0 0 46  92
2147792096 0 1366 4064 41 0 0 41  82
2147792128 0 1366 3840 32 0 0 32  64
2147792160 0 1366 3872 7 0 0 7  14
2147792192 0 1366 3904 9 0 0 9  18
2147792224 0 1366 3936 82 0 0 82  164
2147792256 0 1366 3968 131 0 0 131  262
2147792288 0 1366 4000 4 0 0 4  8
2147792320 0 1366 4032 82 0 0 82  164
2147792352 0 1366 4064 40 0 0 40  80
2147792384 0 1366 3840 57 0 0 57  114
2147792416 0 1366 3872 10 0 0 10  20
2147792448 0 1366 3904 5 0 0 5  10
2147792480 0 1366 3936 5 0 0 5  10
2147792512 0 1366 3968 23 0 0 23  46
2147792544 0 1366 4000 1 0 0 1  2
2147792576 0 1366 4032 9 0 0 9  18
2147792608 0 1366 4064 13 0 0 13  26
2147792640 0 1366 3840 19 0 0 19  38
2147792672 0 1366 3872 3 0 0 3  6
2147792704 0 1366 3904 6 0 0 6  12
2147792736 0 1366 3936 1 0 0 1  2
2147792768 0 1366 3968 14 0 0 14  28
2147792800 0 1366 4000 6 0 0 6  12
2147792832 0 1366 4032 13 0 0 13  26
2147792864 0 1366 4064 6 0 0 6  12
2147792896 0 1366 3840 27 0 0 27  54
2147792928 0 1366 3872 2 0 0 2  4
2147792960 0 1366 3904 4 0 0 4  8
2147792992 0 1366 3936 6 0 0 6  12
2147793024 0 1366 3968 7 0 0 7  14
2147793056 0 1366 4000 1 0 0 1  2
2147793152 0 1366 3840 8 0 0 8  16
2147793184 0 1366 3872 8 0 0 8  16
2147793216 0 1366 3904 8 0 0 8  16
2147793248 0 1366 3936 3 0 0 3  6
2147793280 0 1366 3968 8 0 0 8  16
2147793312 0 1366 4000 8 0 0 8  16
2147793344 0 1366 4032 10 0 0 10  20
2147793376 0 1366 4064 11 0 0 11  22
2147793408 1 1366 3840 16 0 0 16  32
2147793440 1 1366 3872 16 0 0 16  32
2147793472 1 1366 3904 9 0 0 9  18
2147793504 1 1366 3936 3 0 0 3  6
2147793536 1 1366 3968 8 0 0 8  16
2147793568 1 1366 4000 4 0 0 4  8
2147793792 1 1366 3968 12 0 0 12  24
2147793824 1 1366 4000 16 0 0 16  32
2147793856 1 1366 4032 16 0 0 16  32
2147793888 1 1366 4064 10 0 0 10  20
2147793920 1 1366 3840 8 0 0 8  16
2147793952 1 1366 3872 8 0 0 8  16
2147793984 1 1366 3904 8 0 0 8  16
2147794016 1 1366 3936 3 0 0 3  6
2147794048 1 1366 3968 8 0 0 8  16
2147794080 1 1366 4000 8 0 0 8  16
2147794112 1 1366 4032 13 0 0 13  26
2147794144 1 1366 4064 11 0 0 11  22
2147794176 1 1366 3840 16 0 0 16  32
2147794208 1 1366 3872 12 0 0 12  24
2147794432 1 1366 3840 4 0 0 4  8
2147794464 1 1366 3872 8 0 0 8  16
2147794496 1 1366 3904 8 0 0 8  16
2147794528 1 1366 3936 8 0 0 8  16
2147794560 1 1366 3968 16 0 0 16  32
2147794592 1 1366 4000 16 0 0 16  32
2147794624 1 1366 4032 16 0 0 16  32
2147794656 1 1366 4064 5 0 0 5  10
2147794688 1 1366 3840 8 0 0 8  16
2147794720 1 1366 3872 8 0 0 8  16
2147794752 1 1366 3904 11 0 0 11  22
2147794784 1 1366 3936 11 0 0 11  22
2147794816 1 1366 3968 16 0 0 16  32
2147794848 1 1366 4000 16 0 0 16  32
2147795072 2 1366 128 2 0 0 2  4
2147795104 2 1366 160 8 0 0 8  16
2147795136 2 1366 192 8 0 0 8  16
2147795168 2 1366 224 8 0 0 8  16
2147795200 2 1366 0 8 0 0 8  16
2147795232 2 1366 32 8 0 0 8  16
2147795264 2 1366 64 8 0 0 8  16
2147795296 2 1366 96 7 0 0 7  14
2147795328 2 1366 128 16 0 0 16  32
2147795360 2 1366 160 16 0 0 16  32
2147795392 2 1366 192 15 0 0 15  30
2147795424 2 1366 224 3 0 0 3  6
2147795456 2 1366 0 8 0 0 8  16
2147795488 2 1366 32 8 0 0 8  16
2147795520 2 1366 64 2 0 0 2  4
2147797024 3 1366 32 8 0 0 8  16
2147797056 3 1366 64 16 0 0 16  32
2147797088 3 1366 96 16 0 0 16  32
2147797120 3 1366 128 15 0 0 15  30
2147797152 3 1366 160 8 0 0 8  16
2147797184 3 1366 192 8 0 0 8  16
2147797216 3 1366 224 3 0 0 3  6
2147797248 3 1366 0 14 0 0 14  28
2147797280 3 1366 32 16 0 0 16  32
2147797312 3 1366 64 16 0 0 16  32
2147797344 3 1366 96 8 0 0 8  16
2147797376 3 1366 128 8 0 0 8  16
2147797408 3 1366 160 8 0 0 8  16
2147797440 3 1366 192 8 0 0 8  16
2147797664 3 1366 160 2 0 0 2  4
2147797696 3 1366 192 8 0 0 8  16
2147797728 3 1366 224 8 0 0 8  16
2147797760 3 1366 0 8 0 0 8  16
2147797792 3 1366 32 15 0 0 15  30
2147797824 3 1366 64 16 0 0 16  32
2147797856 3 1366 96 11 0 0 11  22
2147797888 3 1366 128 12 0 0 12  24
2147797920 3 1366 160 8 0 0 8  16
2147797952 3 1366 192 8 0 0 8  16
2147797984 3 1366 224 4 0 0 4  8
2147798016 2 1366 256 16 0 0 16  32
2147798048 2 1366 288 16 0 0 16  32
2147798080 2 1366 320 16 0 0 16  32
2147798112 2 1366 352 4 0 0 4  8
2147798336 2 1366 320 8 0 0 8  16
2147798368 2 1366 352 8 0 0 8  16
2147798400 2 1366 384 8 0 0 8  16
2147798432 2 1366 416 8 0 0 8  16
2147798464 2 1366 448 8 0 0 8  16
2147798496 2 1366 480 3 0 0 3  6
2147798528 2 1366 256 10 0 0 10  20
2147798560 2 1366 288 16 0 0 16  32
2147798592 2 1366 320 16 0 0 16  32
2147798624 2 1366 352 11 0 0 11  22
2147798656 2 1366 384 9 0 0 9  18
2147798688 2 1366 416 8 0 0 8  16
2147798720 2 1366 448 8 0 0 8  16
2147798752 2 1366 480 3 0 0 3  6
2147798976 2 1366 448 12 0 0 12  24
2147799008 2 1366 480 16 0 0 16  32
2147799040 2 1366 256 16 0 0 16  32
2147799072 2 1366 288 13 0 0 13  26
2147799104 2 1366 320 8 0 0 8  16
2147799136 2 1366 352 3 0 0 3  6
2147799168 2 1366 384 8 0 0 8  16
2147799200 2 1366 416 16 0 0 16  32
2147799232 2 1366 448 16 0 0 16  32
2147799264 2 1366 480 11 0 0 11  22
2147799296 2 1366 256 11 0 0 11  22
2147799328 2 1366 288 8 0 0 8  16
2147799360 2 1366 320 8 0 0 8  16
2147799392 2 1366 352 3 0 0 3  6
2147800928 3 1366 352 8 0 0 8  16
2147800960 3 1366 384 8 0 0 8  16
2147800992 3 1366 416 8 0 0 8  16
2147801024 3 1366 448 13 0 0 13  26
2147801056 3 1366 480 11 0 0 11  22
2147801088 2 1366 512 16 0 0 16  32
2147801120 2 1366 544 14 0 0 14  28
2147801152 2 1366 576 8 0 0 8  16
2147801184 2 1366 608 3 0 0 3  6
2147801216 2 1366 640 8 0 0 8  16
2147801248 2 1366 672 15 0 0 15  30
2147801280 2 1366 704 16 0 0 16  32
2147801312 2 1366 736 11 0 0 11  22
2147801344 2 1366 512 8 0 0 8  16
2147801568 2 1366 736 6 0 0 6  12
2147801600 2 1366 512 8 0 0 8  16
2147801632 2 1366 544 8 0 0 8  16
2147801664 2 1366 576 11 0 0 11  22
2147801696 2 1366 608 11 0 0 11  22
2147801728 2 1366 640 16 0 0 16  32
2147801760 2 1366 672 16 0 0 16  32
2147801792 2 1366 704 8 0 0 8  16
2147801824 2 1366 736 3 0 0 3  6
2147801856 2 1366 512 8 0 0 8  16
2147801888 2 1366 544 8 0 0 8  16
2147801920 2 1366 576 8 0 0 8  16
2147801952 2 1366 608 3 0 0 3  6
2147801984 2 1366 640 6 0 0 6  12
2147802208 2 1366 608 8 0 0 8  16
2147802240 2 1366 640 16 0 0 16  32
2147802272 2 1366 672 16 0 0 16  32
2147802304 2 1366 704 15 0 0 15  30
2147802336 2 1366 736 3 0 0 3  6
2147802368 2 1366 512 8 0 0 8  16
2147802400 2 1366 544 8 0 0 8  16
2147802432 2 1366 576 14 0 0 14  28
2147802464 2 1366 608 11 0 0 11  22
2147802496 2 1366 640 16 0 0 16  32
2147802528 2 1366 672 13 0 0 13  26
2147802560 2 1366 704 8 0 0 8  16
2147802592 2 1366 736 3 0 0 3  6
2147802624 3 1366 512 8 0 0 8  16
2147802848 3 1366 736 2 0 0 2  4
2147802880 3 1366 512 8 0 0 8  16
2147802912 3 1366 544 8 0 0 8  16
2147802944 3 1366 576 8 0 0 8  16
2147802976 3 1366 608 8 0 0 8  16
2147803008 3 1366 640 8 0 0 8  16
2147803040 3 1366 672 8 0 0 8  16
2147803072 3 1366 704 8 0 0 8  16
2147803104 3 1366 736 3 0 0 3  6
2147803136 3 1366 512 8 0 0 8  16
2147803168 3 1366 544 9 0 0 9  18
2147803200 3 1366 576 16 0 0 16  32
2147803232 3 1366 608 11 0 0 11  22
2147803264 3 1366 640 16 0 0 16  32
2147803296 3 1366 672 4 0 0 4  8
2147804800 2 1366 896 4 0 0 4  8
2147804832 2 1366 928 8 0 0 8  16
2147804864 2 1366 960 8 0 0 8  16
2147804896 2 1366 992 8 0 0 8  16
2147804928 2 1366 768 16 0 0 16  32
2147804960 2 1366 800 16 0 0 16  32
2147804992 2 1366 832 16 0 0 16  32
2147805024 2 1366 864 5 0 0 5  10
2147805056 2 1366 896 8 0 0 8  16
2147805088 2 1366 928 8 0 0 8  16
2147805120 2 1366 960 8 0 0 8  16
2147805152 2 1366 992 3 0 0 3  6
2147805184 2 1366 768 8 0 0 8  16
2147805216 2 1366 800 8 0 0 8  16
2147805440 2 1366 768 4 0 0 4  8
2147805472 2 1366 800 16 0 0 16  32
2147805504 2 1366 832 16 0 0 16  32
2147805536 2 1366 864 16 0 0 16  32
2147805568 2 1366 896 9 0 0 9  18
2147805600 2 1366 928 8 0 0 8  16
2147805632 2 1366 960 8 0 0 8  16
2147805664 2 1366 992 7 0 0 7  14
2147805696 3 1366 768 16 0 0 16  32
2147805728 3 1366 800 16 0 0 16  32
2147805760 3 1366 832 15 0 0 15  30
2147805792 3 1366 864 3 0 0 3  6
2147805824 3 1366 896 8 0 0 8  16
2147805856 3 1366 928 8 0 0 8  16
2147805888 3 1366 960 2 0 0 2  4
2147806112 3 1366 928 16 0 0 16  32
2147806144 3 1366 960 16 0 0 16  32
2147806176 3 1366 992 16 0 0 16  32
2147806208 3 1366 768 11 0 0 11  22
2147806240 3 1366 800 8 0 0 8  16
2147806272 3 1366 832 8 0 0 8  16
2147806304 3 1366 864 3 0 0 3  6
2147806336 3 1366 896 8 0 0 8  16
2147806368 3 1366 928 8 0 0 8  16
2147806400 3 1366 960 8 0 0 8  16
2147806432 3 1366 992 10 0 0 10  20
2147806464 3 1366 768 16 0 0 16  32
2147806496 3 1366 800 16 0 0 16  32
2147806528 3 1366 832 8 0 0 8  16
2147806752 3 1366 800 6 0 0 6  12
2147806784 3 1366 832 8 0 0 8  16
2147806816 3 1366 864 8 0 0 8  16
2147806848 3 1366 896 11 0 0 11  22
2147806880 3 1366 928 16 0 0 16  32
2147806912 3 1366 960 16 0 0 16  32
2147806944 3 1366 992 11 0 0 11  22
2147806976 3 1366 768 8 0 0 8  16
2147807008 3 1366 800 8 0 0 8  16
2147807040 3 1366 832 8 0 0 8  16
2147807072 3 1366 864 3 0 0 3  6
2147807104 3 1366 896 8 0 0 8  16
2147807136 3 1366 928 8 0 0 8  16
2147807168 3 1366 960 6 0 0 6  12
2147816704 2 1366 1792 112 0 0 112  224
2147816736 2 1366 1824 56 0 0 56  112
2147816768 2 1366 1856 28 0 0 28  56
2147816832 2 1366 1920 112 0 0 112  224
2147816864 2 1366 1952 28 0 0 28  56
2147816896 2 1366 1984 56 0 0 56  112
2147816928 2 1366 2016 28 0 0 28  56
2147816960 2 1366 1792 28 0 0 28  56
2147816992 2 1366 1824 84 0 0 84  168
2147817024 2 1366 1856 56 0 0 56  112
2147817056 2 1366 1888 56 0 0 56  112
2147817088 2 1366 1920 28 0 0 28  56
2147817120 2 1366 1952 28 0 0 28  56
2147817152 2 1366 1984 56 0 0 56  112
2147817184 2 1366 2016 84 0 0 84  168
2147817216 2 1366 1792 28 0 0 28  56
2147817728 2 1366 1792 1034 8 8 1034  2084
2147817760 2 1366 1824 405 8 8 405  826
2147817792 2 1366 1856 318 8 8 318  652
2147817824 2 1366 1888 210 8 8 210  436
2147817856 2 1366 1920 1236 8 8 1236  2488
2147817888 2 1366 1952 390 8 8 390  796
2147817920 2 1366 1984 894 8 8 894  1804
2147817952 2 1366 2016 447 8 8 448  911
2147817984 3 1366 1792 959 8 8 959  1934
2147818016 3 1366 1824 581 8 8 581  1178
2147818048 3 1366 1856 958 8 8 958  1932
2147818080 3 1366 1888 496 8 8 496  1008
2147818112 3 1366 1920 884 8 8 884  1784
2147818144 3 1366 1952 248 8 8 248  512
2147818176 3 1366 1984 481 8 8 481  978
2147818208 3 1366 2016 621 8 8 621  1258
2147818240 3 1366 1792 589 8 8 589  1194
2147818272 3 1366 1824 152 8 8 152  320
2147818304 3 1366 1856 358 8 8 358  732
2147818336 3 1366 1888 327 8 8 327  670
2147818368 3 1366 1920 338 8 8 338  692
2147818400 3 1366 1952 91 8 8 91  198
2147818432 3 1366 1984 240 8 8 240  496
2147818464 3 1366 2016 285 8 8 285  586
2147818496 3 1366 1792 503 8 8 503  1022
2147818528 3 1366 1824 79 8 8 79  174
2147818560 3 1366 1856 46 8 8 46  108
2148566528 0 1368 2816 1 0 0 1  2
2148566656 0 1368 2944 1 0 0 1  2
2148566784 0 1368 2816 1 0 0 1  2
2148566912 0 1368 2944 1 0 0 1  2
2148567040 0 1368 2816 1 0 0 1  2
2148567168 0 1368 2944 1 0 0 1  2
2148567296 0 1368 2816 1 0 0 1  2
2148567424 0 1368 2944 1 0 0 1  2
2148567552 1 1368 2816 1 0 0 1  2
2148567680 1 1368 2944 1 0 0 1  2
2148567808 1 1368 2816 1 0 0 1  2
2148567936 1 1368 2944 1 0 0 1  2
2148568064 1 1368 2816 1 0 0 1  2
2148568192 1 1368 2944 1 0 0 1  2
2148568320 1 1368 2816 1 0 0 1  2
2148568448 1 1368 2944 1 0 0 1  2
2148568576 1 1368 2816 1 0 0 1  2
2148568704 1 1368 2944 1 0 0 1  2
2148568832 1 1368 2816 1 0 0 1  2
2148568960 1 1368 2944 1 0 0 1  2
2148569088 0 1368 3072 1 0 0 1  2
2148569216 0 1368 3200 1 0 0 1  2
2148569344 0 1368 3072 1 0 0 1  2
2148569472 0 1368 3200 1 0 0 1  2
2148569600 0 1368 3072 1 0 0 1  2
2148569728 0 1368 3200 1 0 0 1  2
2148569856 0 1368 3072 1 0 0 1  2
2148580352 1 1368 3840 1 0 0 1  2
2148580480 1 1368 3968 1 0 0 1  2
2148580608 1 1368 3840 1 0 0 1  2
2148580736 1 1368 3968 1 0 0 1  2
2148580864 1 1368 3840 1 0 0 1  2
2148580992 1 1368 3968 1 0 0 1  2
2148581120 1 1368 3840 1 0 0 1  2
2148581248 1 1368 3968 1 0 0 1  2
2148581376 2 1368 0 1 0 0 1  2
2148581504 2 1368 128 1 0 0 1  2
2148581632 2 1368 0 1 0 0 1  2
2148581760 2 1368 128 1 0 0 1  2
2148581888 2 1368 0 1 0 0 1  2
2148582016 2 1368 128 1 0 0 1  2
2148582144 2 1368 0 1 0 0 1  2
2148582272 2 1368 128 1 0 0 1  2
2148582400 2 1368 0 1 0 0 1  2
2148582528 2 1368 128 1 0 0 1  2
2148582656 2 1368 0 1 0 0 1  2
2148582784 2 1368 128 1 0 0 1  2
2148582912 3 1368 0 1 0 0 1  2
2148583040 3 1368 128 1 0 0 1  2
2148583168 3 1368 0 1 0 0 1  2
2148583296 3 1368 128 1 0 0 1  2
2148583424 3 1368 0 1 0 0 1  2
2148583552 3 1368 128 1 0 0 1  2
2148583680 3 1368 0 1 0 0 1  2
2148595200 3 1368 1024 0 1 7 111  119
2148595232 3 1368 1056 0 0 0 28  28
2148595264 3 1368 1088 0 0 0 49  49
2148595296 3 1368 1120 0 0 0 14  14
2148595328 3 1368 1152 0 1 3 122  126
2148595360 3 1368 1184 0 0 0 28  28
2148595392 3 1368 1216 0 0 0 49  49
2148595424 3 1368 1248 0 0 0 28  28
2148595456 3 1368 1024 0 1 3 163  167
2148595488 3 1368 1056 0 0 0 53  53
2148595520 3 1368 1088 0 0 0 64  64
2148595552 3 1368 1120 0 0 0 17  17
2148595584 3 1368 1152 0 1 7 122  130
2148595616 3 1368 1184 0 0 0 23  23
2148595648 3 1368 1216 0 0 0 42  42
2148595680 3 1368 1248 0 0 0 23  23
2148595712 3 1368 1024 0 0 1 2  3
2148595744 3 1368 1056 0 0 0 6  6
2148595776 3 1368 1088 0 0 0 6  6
2148595808 3 1368 1120 0 0 0 4  4
2148595840 3 1368 1152 0 0 1 5  6
2148595872 3 1368 1184 0 0 0 8  8
2148595904 3 1368 1216 0 0 0 6  6
2148595936 3 1368 1248 0 0 0 4  4
2148595968 3 1368 1024 0 1 3 115  119
2148596000 3 1368 1056 0 0 0 40  40
2148596032 3 1368 1088 0 0 0 107  107
2148596064 3 1368 1120 0 0 0 42  42
2148596096 3 1368 1152 0 1 1 124  126
2148596128 3 1368 1184 0 0 0 48  48
2148596160 3 1368 1216 0 0 0 73  73
2148596192 3 1368 1248 0 0 0 19  19
2148596224 3 1368 1024 0 1 1 129  131
2148596256 3 1368 1056 0 0 0 37  37
2148596288 3 1368 1088 0 0 0 61  61
2148596320 3 1368 1120 0 0 0 28  28
2148596352 3 1368 1152 0 1 3 155  159
2148596384 3 1368 1184 0 0 0 43  43
2148596416 3 1368 1216 0 0 0 55  55
2148596448 3 1368 1248 0 0 0 12  12
2148596480 3 1368 1024 0 0 1 8  9
2148596512 3 1368 1056 0 0 0 7  7
2148596544 3 1368 1088 0 0 0 16  16
2148596576 3 1368 1120 0 0 0 5  5
2148596608 3 1368 1152 0 0 1 6  7
2148596640 3 1368 1184 0 0 0 7  7
2148596672 3 1368 1216 0 0 0 8  8
2148596704 3 1368 1248 0 0 0 4  4
2148596736 2 1368 1280 0 1 3 117  121
2148596768 2 1368 1312 0 0 0 38  38
2148596800 2 1368 1344 0 0 0 61  61
2148596832 2 1368 1376 0 0 0 13  13
2148596864 2 1368 1408 0 1 1 145  147
2148596896 2 1368 1440 0 0 0 63  63
2148596928 2 1368 1472 0 0 0 96  96
2148596960 2 1368 1504 0 0 0 33  33
2148596992 2 1368 1280 0 1 1 129  131
2148597024 2 1368 1312 0 0 0 51  51
2148597056 2 1368 1344 0 0 0 72  72
2148597088 2 1368 1376 0 0 0 19  19
2148597120 2 1368 1408 0 1 3 120  124
2148597152 2 1368 1440 0 0 0 33  33
2148597184 2 1368 1472 0 0 0 52  52
2148597216 2 1368 1504 0 0 0 79  79
2148597248 2 1368 1280 0 0 1 4  5
2148597280 2 1368 1312 0 0 0 10  10
2148597312 2 1368 1344 0 0 0 9  9
2148597344 2 1368 1376 0 0 0 4  4
2148597376 2 1368 1408 0 0 1 8  9
2148597408 2 1368 1440 0 0 0 12  12
2148597440 2 1368 1472 0 0 0 11  11
2148597472 2 1368 1504 0 0 0 5  5
2148597504 2 1368 1280 0 1 7 118  126
2148597536 2 1368 1312 0 0 0 23  23
2148597568 2 1368 1344 0 0 0 46  46
2148597600 2 1368 1376 0 0 0 16  16
2148597632 2 1368 1408 0 1 3 120  124
2148597664 2 1368 1440 0 0 0 42  42
2148597696 2 1368 1472 0 0 0 57  57
2148597728 2 1368 1504 0 0 0 10  10
2148597760 2 1368 1280 0 1 3 175  179
2148597792 2 1368 1312 0 0 0 45  45
2148597824 2 1368 1344 0 0 0 59  59
2148597856 2 1368 1376 0 0 0 18  18
2148597888 2 1368 1408 0 1 7 113  121
2148597920 2 1368 1440 0 0 0 38  38
2148597952 2 1368 1472 0 0 0 47  47
2148597984 2 1368 1504 0 0 0 8  8
2148598016 2 1368 1280 0 0 1 5  6
2148598048 2 1368 1312 0 0 0 5  5
2148598080 2 1368 1344 0 0 0 11  11
2148598112 2 1368 1376 0 0 0 2  2
2148598144 2 1368 1408 0 0 1 5  6
2148598176 2 1368 1440 0 0 0 7  7
2148598208 2 1368 1472 0 0 0 8  8
2148598240 2 1368 1504 0 0 0 2  2
2148598272 3 1368 1280 0 0 1 2  3
2148598304 3 1368 1312 0 0 0 5  5
2148598336 3 1368 1344 0 0 0 5  5
2148598368 3 1368 1376 0 0 0 6  6
2148598400 3 1368 1408 0 0 1 7  8
2148598432 3 1368 1440 0 0 0 5  5
2148598464 3 1368 1472 0 0 0 13  13
2148598496 3 1368 1504 0 0 0 6  6
2148598528 3 1368 1280 0 0 1 5  6
2148598560 3 1368 1312 0 0 0 9  9
2148598592 3 1368 1344 0 0 0 8  8
2148598624 3 1368 1376 0 0 0 10  10
2148598656 3 1368 1408 0 0 1 5  6
2148598688 3 1368 1440 0 0 0 6  6
2148598720 3 1368 1472 0 0 0 8  8
2148598752 3 1368 1504 0 0 0 4  4
2148598784 3 1368 1280 0 0 1 2  3
2148598848 3 1368 1344 0 0 0 4  4
2148598880 3 1368 1376 0 0 0 2  2
2148598912 3 1368 1408 0 0 1 1  2
2148598944 3 1368 1440 0 0 0 1  1
2148598976 3 1368 1472 0 0 0 1  1
2148599008 3 1368 1504 0 0 0 2  2
2148599040 3 1368 1280 0 0 1 5  6
2148599072 3 1368 1312 0 0 0 7  7
2148599104 3 1368 1344 0 0 0 11  11
2148599168 3 1368 1408 0 0 1 5  6
2148599200 3 1368 1440 0 0 0 8  8
2148599232 3 1368 1472 0 0 0 11  11
2148599296 3 1368 1280 0 0 1 8  9
2148599328 3 1368 1312 0 0 0 11  11
2148599360 3 1368 1344 0 0 0 14  14
2148599424 3 1368 1408 0 0 1 4  5
2148599456 3 1368 1440 0 0 0 6  6
2148599488 3 1368 1472 0 0 0 8  8
2148599552 3 1368 1280 0 0 1 1  2
2148599584 3 1368 1312 0 0 0 2  2
2148599616 3 1368 1344 0 0 0 3  3
2148599680 3 1368 1408 0 0 1 2  3
2148599712 3 1368 1440 0 0 0 2  2
2148599744 3 1368 1472 0 0 0 4  4
2148599808 2 1368 1536 0 1 3 108  112
2148599840 2 1368 1568 0 0 0 57  57
2148599872 2 1368 1600 0 0 0 116  116
2148599904 2 1368 1632 0 0 0 30  30
2148599936 2 1368 1664 0 1 1 137  139
2148599968 2 1368 1696 0 0 0 49  49
2148600000 2 1368 1728 0 0 0 62  62
2148600032 2 1368 1760 0 0 0 19  19
2148600064 2 1368 1536 0 1 1 132  134
2148600096 2 1368 1568 0 0 0 42  42
2148600128 2 1368 1600 0 0 0 53  53
2148600160 2 1368 1632 0 0 0 66  66
2148600192 2 1368 1664 0 1 3 124  128
2148600224 2 1368 1696 0 0 0 43  43
2148600256 2 1368 1728 0 0 0 48  48
2148600288 2 1368 1760 0 0 0 15  15
2148600320 2 1368 1536 0 0 1 11  12
2148600352 2 1368 1568 0 0 0 6  6
2148600384 2 1368 1600 0 0 0 15  15
2148600416 2 1368 1632 0 0 0 5  5
2148600448 2 1368 1664 0 0 1 9  10
2148600480 2 1368 1696 0 0 0 6  6
2148600512 2 1368 1728 0 0 0 7  7
2148600544 2 1368 1760 0 0 0 5  5
2148600576 2 1368 1536 0 1 1 142  144
2148600608 2 1368 1568 0 0 0 49  49
2148600640 2 1368 1600 0 0 0 62  62
2148600672 2 1368 1632 0 0 0 13  13
2148600704 2 1368 1664 0 1 0 188  189
2148600736 2 1368 1696 0 0 0 69  69
2148600768 2 1368 1728 0 0 0 74  74
2148600800 2 1368 1760 0 0 0 32  32
2148600832 2 1368 1536 0 1 0 153  154
2148600864 2 1368 1568 0 0 0 65  65
2148600896 2 1368 1600 0 0 0 75  75
2148600928 2 1368 1632 0 0 0 18  18
2148600960 2 1368 1664 0 1 1 132  134
2148600992 2 1368 1696 0 0 0 45  45
2148601024 2 1368 1728 0 0 0 108  108
2148601056 2 1368 1760 0 0 0 40  40
2148601088 2 1368 1536 0 0 1 9  10
2148601120 2 1368 1568 0 0 0 15  15
2148601152 2 1368 1600 0 0 0 9  9
2148601184 2 1368 1632 0 0 0 5  5
2148601216 2 1368 1664 0 0 1 15  16
2148601248 2 1368 1696 0 0 0 16  16
2148601280 2 1368 1728 0 0 0 12  12
2148601312 2 1368 1760 0 0 0 5  5
2148601344 3 1368 1536 0 1 1 136  138
2148601376 3 1368 1568 0 0 0 41  41
2148601408 3 1368 1600 0 0 0 55  55
2148601440 3 1368 1632 0 0 0 24  24
2148601472 3 1368 1664 0 1 0 155  156
2148601504 3 1368 1696 0 0 0 61  61
2148601536 3 1368 1728 0 0 0 73  73
2148601568 3 1368 1760 0 0 0 16  16
2148601600 3 1368 1536 0 1 0 183  184
2148601632 3 1368 1568 0 0 0 53  53
2148601664 3 1368 1600 0 0 0 65  65
2148601696 3 1368 1632 0 0 0 25  25
2148601728 3 1368 1664 0 1 1 137  139
2148601760 3 1368 1696 0 0 0 54  54
2148601792 3 1368 1728 0 0 0 57  57
2148601824 3 1368 1760 0 0 0 13  13
2148601856 3 1368 1536 0 0 1 14  15
2148601888 3 1368 1568 0 0 0 7  7
2148601920 3 1368 1600 0 0 0 18  18
2148601952 3 1368 1632 0 0 0 4  4
2148601984 3 1368 1664 0 0 1 14  15
2148602016 3 1368 1696 0 0 0 10  10
2148602048 3 1368 1728 0 0 0 9  9
2148602080 3 1368 1760 0 0 0 5  5
2148602112 3 1368 1536 0 1 3 160  164
2148602144 3 1368 1568 0 0 0 59  59
2148602176 3 1368 1600 0 0 0 70  70
2148602208 3 1368 1632 0 0 0 9  9
2148602240 3 1368 1664 0 1 1 138  140
2148602272 3 1368 1696 0 0 0 37  37
2148602304 3 1368 1728 0 0 0 54  54
2148602336 3 1368 1760 0 0 0 18  18
2148602368 3 1368 1536 0 1 1 136  138
2148602400 3 1368 1568 0 0 0 52  52
2148602432 3 1368 1600 0 0 0 98  98
2148602464 3 1368 1632 0 0 0 25  25
2148602496 3 1368 1664 0 1 3 133  137
2148602528 3 1368 1696 0 0 0 28  28
2148602560 3 1368 1728 0 0 0 49  49
2148602592 3 1368 1760 0 0 0 17  17
2148602624 3 1368 1536 0 0 1 8  9
2148602656 3 1368 1568 0 0 0 11  11
2148602688 3 1368 1600 0 0 0 11  11
2148602720 3 1368 1632 0 0 0 3  3
2148602752 3 1368 1664 0 0 1 10  11
2148602784 3 1368 1696 0 0 0 10  10
2148602816 3 1368 1728 0 0 0 9  9
2148602848 3 1368 1760 0 0 0 2  2
2148602880 2 1368 1792 0 0 1 11  12
2148602912 2 1368 1824 0 0 0 6  6
2148602944 2 1368 1856 0 0 0 15  15
2148602976 2 1368 1888 0 0 0 5  5
2148603008 2 1368 1920 0 0 1 7  8
2148603040 2 1368 1952 0 0 0 10  10
2148603072 2 1368 1984 0 0 0 8  8
2148603104 2 1368 2016 0 0 0 11  11
2148603136 2 1368 1792 0 0 1 15  16
2148603168 2 1368 1824 0 0 0 7  7
2148603200 2 1368 1856 0 0 0 14  14
2148603232 2 1368 1888 0 0 0 6  6
2148603264 2 1368 1920 0 0 1 6  7
2148603296 2 1368 1952 0 0 0 5  5
2148603328 2 1368 1984 0 0 0 6  6
2148603360 2 1368 2016 0 0 0 6  6
2148603392 2 1368 1792 0 0 1  1
2148603424 2 1368 1824 0 0 0 5  5
2148603456 2 1368 1856 0 0 0 2  2
2148603488 2 1368 1888 0 0 0 3  3
2148603520 2 1368 1920 0 0 1 4  5
2148603552 2 1368 1952 0 0 0 3  3
2148603584 2 1368 1984 0 0 0 2  2
2148603616 2 1368 2016 0 0 0 2  2
2148603648 2 1368 1792 0 0 1 11  12
2148603680 2 1368 1824 0 0 0 10  10
2148603712 2 1368 1856 0 0 0 10  10
2148603776 2 1368 1920 0 0 1 14  15
2148603808 2 1368 1952 0 0 0 15  15
2148603840 2 1368 1984 0 0 0 14  14
2148603904 2 1368 1792 0 0 1 12  13
2148603936 2 1368 1824 0 0 0 12  12
2148603968 2 1368 1856 0 0 0 14  14
2148604032 2 1368 1920 0 0 1 10  11
2148604064 2 1368 1952 0 0 0 11  11
2148604096 2 1368 1984 0 0 0 11  11
2148604160 2 1368 1792 0 0 1 4  5
2148604192 2 1368 1824 0 0 0 4  4
2148604224 2 1368 1856 0 0 0 4  4
2148604288 2 1368 1920 0 0 1 2  3
2148604320 2 1368 1952 0 0 0 2  2
2148604352 2 1368 1984 0 0 0 3  3
2148604416 3 1368 1792 0 1 3 128  132
2148604448 3 1368 1824 0 0 0 34  34
2148604480 3 1368 1856 0 0 0 51  51
2148604512 3 1368 1888 0 0 0 13  13
2148604544 3 1368 1920 0 1 1 185  187
2148604576 3 1368 1952 0 0 0 48  48
2148604608 3 1368 1984 0 0 0 55  55
2148604640 3 1368 2016 0 0 0 27  27
2148604672 3 1368 1792 0 1 1 139  141
2148604704 3 1368 1824 0 0 0 48  48
2148604736 3 1368 1856 0 0 0 60  60
2148604768 3 1368 1888 0 0 0 17  17
2148604800 3 1368 1920 0 1 3 115  119
2148604832 3 1368 1952 0 0 0 51  51
2148604864 3 1368 1984 0 0 0 113  113
2148604896 3 1368 2016 0 0 0 28  28
2148604928 3 1368 1792 0 0 1 5  6
2148604960 3 1368 1824 0 0 0 10  10
2148604992 3 1368 1856 0 0 0 6  6
2148605024 3 1368 1888 0 0 0 5  5
2148605056 3 1368 1920 0 0 1 11  12
2148605088 3 1368 1952 0 0 0 13  13
2148605120 3 1368 1984 0 0 0 8  8
2148605152 3 1368 2016 0 0 0 5  5
2148605184 3 1368 1792 0 1 1 133  135
2148605216 3 1368 1824 0 0 0 42  42
2148605248 3 1368 1856 0 0 0 54  54
2148605280 3 1368 1888 0 0 0 25  25
2148605312 3 1368 1920 0 1 0 150  151
2148605344 3 1368 1952 0 0 0 62  62
2148605376 3 1368 1984 0 0 0 76  76
2148605408 3 1368 2016 0 0 0 54  54
2148605440 3 1368 1792 0 1 0 148  149
2148605472 3 1368 1824 0 0 0 51  51
2148605504 3 1368 1856 0 0 0 61  61
2148605536 3 1368 1888 0 0 0 30  30
2148605568 3 1368 1920 0 1 1 139  141
2148605600 3 1368 1952 0 0 0 54  54
2148605632 3 1368 1984 0 0 0 55  55
2148605664 3 1368 2016 0 0 0 13  13
2148605696 3 1368 1792 0 0 1 14  15
2148605728 3 1368 1824 0 0 0 7  7
2148605760 3 1368 1856 0 0 0 18  18
2148605792 3 1368 1888 0 0 0 4  4
2148605824 3 1368 1920 0 0 1 13  14
2148605856 3 1368 1952 0 0 0 9  9
2148605888 3 1368 1984 0 0 0 9  9
2148605920 3 1368 2016 0 0 0 5  5
2148605952 2 1368 2048 0 1 1 185  187
2148605984 2 1368 2080 0 0 0 57  57
2148606016 2 1368 2112 0 0 0 68  68
2148606048 2 1368 2144 0 0 0 13  13
2148606080 2 1368 2176 0 1 0 148  149
2148606112 2 1368 2208 0 0 0 50  50
2148606144 2 1368 2240 0 0 0 66  66
2148606176 2 1368 2272 0 0 0 26  26
2148606208 2 1368 2048 0 1 0 141  142
2148606240 2 1368 2080 0 0 0 70  70
2148606272 2 1368 2112 0 0 0 133  133
2148606304 2 1368 2144 0 0 0 22  22
2148606336 2 1368 2176 0 1 1 142  144
2148606368 2 1368 2208 0 0 0 38  38
2148606400 2 1368 2240 0 0 0 59  59
2148606432 2 1368 2272 0 0 0 25  25
2148606464 2 1368 2048 0 0 1 8  9
2148606496 2 1368 2080 0 0 0 15  15
2148606528 2 1368 2112 0 0 0 11  11
2148606560 2 1368 2144 0 0 0 5  5
2148606592 2 1368 2176 0 0 1 14  15
2148606624 2 1368 2208 0 0 0 14  14
2148606656 2 1368 2240 0 0 0 11  11
2148606688 2 1368 2272 0 0 0 4  4
2148606720 2 1368 2048 0 1 3 133  137
2148606752 2 1368 2080 0 0 0 31  31
2148606784 2 1368 2112 0 0 0 45  45
2148606816 2 1368 2144 0 0 0 14  14
2148606848 2 1368 2176 0 1 1 134  136
2148606880 2 1368 2208 0 0 0 50  50
2148606912 2 1368 2240 0 0 0 55  55
2148606944 2 1368 2272 0 0 0 10  10
2148606976 2 1368 2048 0 1 1 143  145
2148607008 2 1368 2080 0 0 0 44  44
2148607040 2 1368 2112 0 0 0 58  58
2148607072 2 1368 2144 0 0 0 17  17
2148607104 2 1368 2176 0 1 3 171  175
2148607136 2 1368 2208 0 0 0 62  62
2148607168 2 1368 2240 0 0 0 57  57
2148607200 2 1368 2272 0 0 0 9  9
2148607232 2 1368 2048 0 0 1 11  12
2148607264 2 1368 2080 0 0 0 8  8
2148607296 2 1368 2112 0 0 0 11  11
2148607328 2 1368 2144 0 0 0 2  2
2148607360 2 1368 2176 0 0 1 11  12
2148607392 2 1368 2208 0 0 0 8  8
2148607424 2 1368 2240 0 0 0 10  10
2148607456 2 1368 2272 0 0 0 3  3
2148607488 3 1368 2048 0 0 1 5  6
2148607520 3 1368 2080 0 0 0 10  10
2148607552 3 1368 2112 0 0 0 7  7
2148607584 3 1368 2144 0 0 0 7  7
2148607616 3 1368 2176 0 0 1 17  18
2148607648 3 1368 2208 0 0 0 9  9
2148607680 3 1368 2240 0 0 0 15  15
2148607712 3 1368 2272 0 0 0 7  7
2148607744 3 1368 2048 0 0 1 7  8
2148607776 3 1368 2080 0 0 0 11  11
2148607808 3 1368 2112 0 0 0 9  9
2148607840 3 1368 2144 0 0 0 10  10
2148607872 3 1368 2176 0 0 1 11  12
2148607904 3 1368 2208 0 0 0 9  9
2148607936 3 1368 2240 0 0 0 12  12
2148607968 3 1368 2272 0 0 0 5  5
2148608000 3 1368 2048 0 0 1 4  5
2148608064 3 1368 2112 0 0 0 5  5
2148608096 3 1368 2144 0 0 0 2  2
2148608128 3 1368 2176 0 0 1 3  4
2148608160 3 1368 2208 0 0 0 2  2
2148608192 3 1368 2240 0 0 0 2  2
2148608224 3 1368 2272 0 0 0 3  3
2148608256 3 1368 2048 0 0 1 10  11
2148608288 3 1368 2080 0 0 0 10  10
2148608320 3 1368 2112 0 0 0 10  10
2148608384 3 1368 2176 0 0 1 11  12
2148608416 3 1368 2208 0 0 0 9  9
2148608448 3 1368 2240 0 0 0 10  10
2148608512 3 1368 2048 0 0 1 15  16
2148608544 3 1368 2080 0 0 0 14  14
2148608576 3 1368 2112 0 0 0 14  14
2148608640 3 1368 2176 0 0 1 12  13
2148608672 3 1368 2208 0 0 0 10  10
2148608704 3 1368 2240 0 0 0 10  10
2148608768 3 1368 2048 0 0 1 2  3
2148608800 3 1368 2080 0 0 0 2  2
2148608832 3 1368 2112 0 0 0 2  2
2148608896 3 1368 2176 0 0 1 4  5
2148608928 3 1368 2208 0 0 0 4  4
2148608960 3 1368 2240 0 0 0 4  4
2148609024 2 1368 2304 0 1 7 126  134
2148609056 2 1368 2336 0 0 0 30  30
2148609088 2 1368 2368 0 0 0 37  37
2148609120 2 1368 2400 0 0 0 17  17
2148609152 2 1368 2432 0 1 3 134  138
2148609184 2 1368 2464 0 0 0 40  40
2148609216 2 1368 2496 0 0 0 100  100
2148609248 2 1368 2528 0 0 0 16  16
2148609280 2 1368 2304 0 1 3 135  139
2148609312 2 1368 2336 0 0 0 34  34
2148609344 2 1368 2368 0 0 0 42  42
2148609376 2 1368 2400 0 0 0 19  19
2148609408 2 1368 2432 0 1 7 126  134
2148609440 2 1368 2464 0 0 0 31  31
2148609472 2 1368 2496 0 0 0 33  33
2148609504 2 1368 2528 0 0 0 8  8
2148609536 2 1368 2304 0 0 1 10  11
2148609568 2 1368 2336 0 0 0 3  3
2148609600 2 1368 2368 0 0 0 8  8
2148609632 2 1368 2400 0 0 0 2  2
2148609664 2 1368 2432 0 0 1 10  11
2148609696 2 1368 2464 0 0 0 4  4
2148609728 2 1368 2496 0 0 0 4  4
2148609760 2 1368 2528 0 0 0 2  2
2148609792 2 1368 2304 0 1 3 186  190
2148609824 2 1368 2336 0 0 0 41  41
2148609856 2 1368 2368 0 0 0 46  46
2148609888 2 1368 2400 0 0 0 9  9
2148609920 2 1368 2432 0 1 1 150  152
2148609952 2 1368 2464 0 0 0 47  47
2148609984 2 1368 2496 0 0 0 49  49
2148610016 2 1368 2528 0 0 0 17  17
2148610048 2 1368 2304 0 1 1 170  172
2148610080 2 1368 2336 0 0 0 64  64
2148610112 2 1368 2368 0 0 0 86  86
2148610144 2 1368 2400 0 0 0 11  11
2148610176 2 1368 2432 0 1 3 141  145
2148610208 2 1368 2464 0 0 0 31  31
2148610240 2 1368 2496 0 0 0 41  41
2148610272 2 1368 2528 0 0 0 17  17
2148610304 2 1368 2304 0 0 1 8  9
2148610336 2 1368 2336 0 0 0 13  13
2148610368 2 1368 2368 0 0 0 7  7
2148610400 2 1368 2400 0 0 0 3  3
2148610432 2 1368 2432 0 0 1 14  15
2148610464 2 1368 2464 0 0 0 10  10
2148610496 2 1368 2496 0 0 0 5  5
2148610528 2 1368 2528 0 0 0 2  2
2148610560 3 1368 2304 0 1 3 131  135
2148610592 3 1368 2336 0 0 0 41  41
2148610624 3 1368 2368 0 0 0 42  42
2148610656 3 1368 2400 0 0 0 73  73
2148610688 3 1368 2432 0 1 1 150  152
2148610720 3 1368 2464 0 0 0 48  48
2148610752 3 1368 2496 0 0 0 51  51
2148610784 3 1368 2528 0 0 0 12  12
2148610816 3 1368 2304 0 1 1 152  154
2148610848 3 1368 2336 0 0 0 45  45
2148610880 3 1368 2368 0 0 0 47  47
2148610912 3 1368 2400 0 0 0 18  18
2148610944 3 1368 2432 0 1 3 192  196
2148610976 3 1368 2464 0 0 0 47  47
2148611008 3 1368 2496 0 0 0 43  43
2148611040 3 1368 2528 0 0 0 9  9
2148611072 3 1368 2304 0 0 1 15  16
2148611104 3 1368 2336 0 0 0 8  8
2148611136 3 1368 2368 0 0 0 11  11
2148611168 3 1368 2400 0 0 0 3  3
2148611200 3 1368 2432 0 0 1 13  14
2148611232 3 1368 2464 0 0 0 8  8
2148611264 3 1368 2496 0 0 0 7  7
2148611296 3 1368 2528 0 0 0 3  3
2148611328 3 1368 2304 0 1 7 124  132
2148611360 3 1368 2336 0 0 0 35  35
2148611392 3 1368 2368 0 0 0 41  41
2148611424 3 1368 2400 0 0 0 7  7
2148611456 3 1368 2432 0 1 3 126  130
2148611488 3 1368 2464 0 0 0 49  49
2148611520 3 1368 2496 0 0 0 98  98
2148611552 3 1368 2528 0 0 0 28  28
2148611584 3 1368 2304 0 1 3 135  139
2148611616 3 1368 2336 0 0 0 41  41
2148611648 3 1368 2368 0 0 0 41  41
2148611680 3 1368 2400 0 0 0 8  8
2148611712 3 1368 2432 0 1 7 134  142
2148611744 3 1368 2464 0 0 0 22  22
2148611776 3 1368 2496 0 0 0 33  33
2148611808 3 1368 2528 0 0 0 11  11
2148611840 3 1368 2304 0 0 1 7  8
2148611872 3 1368 2336 0 0 0 9  9
2148611904 3 1368 2368 0 0 0 5  5
2148611936 3 1368 2400 0 0 0 1  1
2148611968 3 1368 2432 0 0 1 10  11
2148612000 3 1368 2464 0 0 0 8  8
2148612032 3 1368 2496 0 0 0 4  4
2148612064 3 1368 2528 0 0 0 1  1
2148612096 2 1368 2560 0 0 1 10  11
2148612128 2 1368 2592 0 0 0 3  3
2148612160 2 1368 2624 0 0 0 8  8
2148612192 2 1368 2656 0 0 0 2  2
2148612224 2 1368 2688 0 0 1 6  7
2148612256 2 1368 2720 0 0 0 8  8
2148612288 2 1368 2752 0 0 0 6  6
2148612320 2 1368 2784 0 0 0 6  6
2148612352 2 1368 2560 0 0 1 14  15
2148612384 2 1368 2592 0 0 0 6  6
2148612416 2 1368 2624 0 0 0 8  8
2148612448 2 1368 2656 0 0 0 3  3
2148612480 2 1368 2688 0 0 1 7  8
2148612512 2 1368 2720 0 0 0 6  6
2148612544 2 1368 2752 0 0 0 4  4
2148612576 2 1368 2784 0 0 0 3  3
2148612608 2 1368 2560 0 0 1  1
2148612640 2 1368 2592 0 0 0 3  3
2148612672 2 1368 2624 0 0 0 1  1
2148612704 2 1368 2656 0 0 0 1  1
2148612736 2 1368 2688 0 0 1 4  5
2148612768 2 1368 2720 0 0 0 2  2
2148612800 2 1368 2752 0 0 0 1  1
2148612832 2 1368 2784 0 0 0 1  1
2148612864 2 1368 2560 0 0 1 9  10
2148612896 2 1368 2592 0 0 0 8  8
2148612928 2 1368 2624 0 0 0 5  5
2148612992 2 1368 2688 0 0 1 15  16
2148613024 2 1368 2720 0 0 0 12  12
2148613056 2 1368 2752 0 0 0 10  10
2148613120 2 1368 2560 0 0 1 11  12
2148613152 2 1368 2592 0 0 0 10  10
2148613184 2 1368 2624 0 0 0 6  6
2148613248 2 1368 2688 0 0 1 10  11
2148613280 2 1368 2720 0 0 0 7  7
2148613312 2 1368 2752 0 0 0 5  5
2148613376 2 1368 2560 0 0 1 4  5
2148613408 2 1368 2592 0 0 0 2  2
2148613440 2 1368 2624 0 0 0 2  2
2148613504 2 1368 2688 0 0 1 2  3
2148613536 2 1368 2720 0 0 0 2  2
2148613568 2 1368 2752 0 0 0 1  1
2148613632 3 1368 2560 0 0 1  1
2148613664 3 1368 2592 0 0 0 4  4
2148613696 3 1368 2624 0 0 0 8  8
2148613728 3 1368 2656 0 0 0 6  6
2148613760 3 1368 2688 0 0 1  1
2148613792 3 1368 2720 0 0 0 9  9
2148613824 3 1368 2752 0 0 0 16  16
2148613856 3 1368 2784 0 0 0 6  6
2148613888 3 1368 2560 0 0 1  1
2148613920 3 1368 2592 0 0 0 5  5
2148613952 3 1368 2624 0 0 0 13  13
2148613984 3 1368 2656 0 0 0 11  11
2148614016 3 1368 2688 0 0 1  1
2148614048 3 1368 2720 0 0 0 8  8
2148614080 3 1368 2752 0 0 0 11  11
2148614112 3 1368 2784 0 0 0 5  5
2148614144 3 1368 2560 0 0 1  1
2148614176 3 1368 2592 0 0 0 1  1
2148614208 3 1368 2624 0 0 0 5  5
2148614240 3 1368 2656 0 0 0 2  2
2148614272 3 1368 2688 0 0 1  1
2148614304 3 1368 2720 0 0 0 1  1
2148614336 3 1368 2752 0 0 0 2  2
2148614368 3 1368 2784 0 0 0 3  3
2148614400 3 1368 2560 0 0 1  1
2148614432 3 1368 2592 0 0 0 9  9
2148614464 3 1368 2624 0 0 0 17  17
2148614496 3 1368 2656 0 0 0 4  4
2148614528 3 1368 2688 0 0 1  1
2148614560 3 1368 2720 0 0 0 6  6
2148614592 3 1368 2752 0 0 0 16  16
2148614624 3 1368 2784 0 0 0 8  8
2148614656 3 1368 2560 0 0 1  1
2148614688 3 1368 2592 0 0 0 13  13
2148614720 3 1368 2624 0 0 0 24  24
2148614752 3 1368 2656 0 0 0 6  6
2148614784 3 1368 2688 0 0 1  1
2148614816 3 1368 2720 0 0 0 8  8
2148614848 3 1368 2752 0 0 0 16  16
2148614880 3 1368 2784 0 0 0 8  8
2148614912 3 1368 2560 0 0 1  1
2148614944 3 1368 2592 0 0 0 1  1
2148614976 3 1368 2624 0 0 0 3  3
2148615008 3 1368 2656 0 0 0 2  2
2148615040 3 1368 2688 0 0 1  1
2148615072 3 1368 2720 0 0 0 4  4
2148615104 3 1368 2752 0 0 0 6  6
2148615136 3 1368 2784 0 0 0 2  2
2148615168 2 1368 2816 0 0 1  1
2148615200 2 1368 2848 0 0 0 5  5
2148615232 2 1368 2880 0 0 0 12  12
2148615264 2 1368 2912 0 0 0 6  6
2148615296 2 1368 2944 0 0 1  1
2148615328 2 1368 2976 0 0 0 13  13
2148615360 2 1368 3008 0 0 0 25  25
2148615392 2 1368 3040 0 0 0 7  7
2148615424 2 1368 2816 0 0 1  1
2148615456 2 1368 2848 0 0 0 6  6
2148615488 2 1368 2880 0 0 0 16  16
2148615520 2 1368 2912 0 0 0 11  11
2148615552 2 1368 2944 0 0 1  1
2148615584 2 1368 2976 0 0 0 11  11
2148615616 2 1368 3008 0 0 0 15  15
2148615648 2 1368 3040 0 0 0 4  4
2148615680 2 1368 2816 0 0 1  1
2148615712 2 1368 2848 0 0 0 2  2
2148615744 2 1368 2880 0 0 0 7  7
2148615776 2 1368 2912 0 0 0 2  2
2148615808 2 1368 2944 0 0 1  1
2148615840 2 1368 2976 0 0 0 1  1
2148615872 2 1368 3008 0 0 0 3  3
2148615904 2 1368 3040 0 0 0 2  2
2148615936 2 1368 2816 0 0 1  1
2148615968 2 1368 2848 0 0 0 8  8
2148616000 2 1368 2880 0 0 0 12  12
2148616032 2 1368 2912 0 0 0 2  2
2148616064 2 1368 2944 0 0 1  1
2148616096 2 1368 2976 0 0 0 7  7
2148616128 2 1368 3008 0 0 0 17  17
2148616160 2 1368 3040 0 0 0 5  5
2148616192 2 1368 2816 0 0 1  1
2148616224 2 1368 2848 0 0 0 13  13
2148616256 2 1368 2880 0 0 0 20  20
2148616288 2 1368 2912 0 0 0 4  4
2148616320 2 1368 2944 0 0 1  1
2148616352 2 1368 2976 0 0 0 6  6
2148616384 2 1368 3008 0 0 0 12  12
2148616416 2 1368 3040 0 0 0 4  4
2148616448 2 1368 2816 0 0 1  1
2148616480 2 1368 2848 0 0 0 1  1
2148616512 2 1368 2880 0 0 0 3  3
2148616544 2 1368 2912 0 0 0 1  1
2148616576 2 1368 2944 0 0 1  1
2148616608 2 1368 2976 0 0 0 3  3
2148616640 2 1368 3008 0 0 0 4  4
2148616672 2 1368 3040 0 0 0 1  1
2148616704 3 1368 2816 0 0 1  1
2148616736 3 1368 2848 0 0 0 1  1
2148616768 3 1368 2880 0 0 0 5  5
2148616800 3 1368 2912 0 0 0 2  2
2148616832 3 1368 2944 0 0 1  1
2148616896 3 1368 3008 0 0 0 2  2
2148616928 3 1368 3040 0 0 0 4  4
2148616960 3 1368 2816 0 0 1  1
2148616992 3 1368 2848 0 0 0 2  2
2148617024 3 1368 2880 0 0 0 6  6
2148617056 3 1368 2912 0 0 0 4  4
2148617088 3 1368 2944 0 0 1  1
2148617152 3 1368 3008 0 0 0 2  2
2148617184 3 1368 3040 0 0 0 4  4
2148617216 3 1368 2816 0 0 1  1
2148617312 3 1368 2912 0 0 0 1  1
2148617344 3 1368 2944 0 0 1  1
2148617376 3 1368 2976 0 0 0 1  1
2148617408 3 1368 3008 0 0 0 1  1
2148617440 3 1368 3040 0 0 0 1  1
2148617472 3 1368 2816 0 0 1  1
2148617504 3 1368 2848 0 0 0 1  1
2148617536 3 1368 2880 0 0 0 4  4
2148617600 3 1368 2944 0 0 1  1
2148617632 3 1368 2976 0 0 0 4  4
2148617664 3 1368 3008 0 0 0 7  7
2148617728 3 1368 2816 0 0 1  1
2148617760 3 1368 2848 0 0 0 1  1
2148617792 3 1368 2880 0 0 0 7  7
2148617856 3 1368 2944 0 0 1  1
2148617888 3 1368 2976 0 0 0 3  3
2148617920 3 1368 3008 0 0 0 5  5
2148617984 3 1368 2816 0 0 1  1
2148618016 3 1368 2848 0 0 0 1  1
2148618048 3 1368 2880 0 0 0 2  2
2148618112 3 1368 2944 0 0 1  1
2148618176 3 1368 3008 0 0 0 1  1
2148618240 2 1368 3072 0 0 1 13  14
2148618272 2 1368 3104 0 0 0 6  6
2148618304 2 1368 3136 0 0 0 4  4
2148618368 2 1368 3200 0 0 1 16  17
2148618400 2 1368 3232 0 0 0 14  14
2148618432 2 1368 3264 0 0 0 2  2
2148618496 2 1368 3072 0 0 1 19  20
2148618528 2 1368 3104 0 0 0 9  9
2148618560 2 1368 3136 0 0 0 4  4
2148618624 2 1368 3200 0 0 1 11  12
2148618656 2 1368 3232 0 0 0 6  6
2148618688 2 1368 3264 0 0 0 2  2
2148618752 2 1368 3072 0 0 1 2  3
2148618784 2 1368 3104 0 0 0 3  3
2148618880 2 1368 3200 0 0 1 5  6
2148618912 2 1368 3232 0 0 0 3  3
2148619008 2 1368 3072 0 0 1 13  14
2148619040 2 1368 3104 0 0 0 9  9
2148619072 2 1368 3136 0 0 0 2  2
2148619136 2 1368 3200 0 0 1 26  27
2148619168 2 1368 3232 0 0 0 13  13
2148619200 2 1368 3264 0 0 0 4  4
2148619264 2 1368 3072 0 0 1 22  23
2148619296 2 1368 3104 0 0 0 11  11
2148619328 2 1368 3136 0 0 0 2  2
2148619392 2 1368 3200 0 0 1 18  19
2148619424 2 1368 3232 0 0 0 11  11
2148619456 2 1368 3264 0 0 0 2  2
2148619520 2 1368 3072 0 0 1 7  8
2148619552 2 1368 3104 0 0 0 2  2
2148619584 2 1368 3136 0 0 0 2  2
2148619648 2 1368 3200 0 0 1 5  6
2148619680 2 1368 3232 0 0 0 1  1
2148619776 3 1368 3072 0 0 1 21  22
2148619808 3 1368 3104 0 0 0 11  11
2148619840 3 1368 3136 0 0 0 5  5
2148619904 3 1368 3200 0 0 1 21  22
2148619936 3 1368 3232 0 0 0 12  12
2148619968 3 1368 3264 0 0 0 2  2
2148620032 3 1368 3072 0 0 1 24  25
2148620064 3 1368 3104 0 0 0 13  13
2148620096 3 1368 3136 0 0 0 4  4
2148620160 3 1368 3200 0 0 1 14  15
2148620192 3 1368 3232 0 0 0 7  7
2148620224 3 1368 3264 0 0 0 2  2
2148620288 3 1368 3072 0 0 1 5  6
2148620320 3 1368 3104 0 0 0 5  5
2148620416 3 1368 3200 0 0 1 7  8
2148620448 3 1368 3232 0 0 0 4  4
2148620544 3 1368 3072 0 0 1 13  14
2148620576 3 1368 3104 0 0 0 8  8
2148620608 3 1368 3136 0 0 0 1  1
2148620672 3 1368 3200 0 0 1 21  22
2148620704 3 1368 3232 0 0 0 11  11
2148620736 3 1368 3264 0 0 0 2  2
2148620800 3 1368 3072 0 0 1 16  17
2148620832 3 1368 3104 0 0 0 8  8
2148620864 3 1368 3136 0 0 0 1  1
2148620928 3 1368 3200 0 0 1 12  13
2148620960 3 1368 3232 0 0 0 9  9
2148620992 3 1368 3264 0 0 0 1  1
2148621056 3 1368 3072 0 0 1 5  6
2148621088 3 1368 3104 0 0 0 2  2
2148621120 3 1368 3136 0 0 0 1  1
2148621184 3 1368 3200 0 0 1 4  5
2148621216 3 1368 3232 0 0 0 1  1
2148621312 2 1368 3328 0 0 1 2  3
2148621344 2 1368 3360 0 0 0 3  3
2148621376 2 1368 3392 0 0 0 1  1
2148621440 2 1368 3456 0 0 1 8  9
2148621472 2 1368 3488 0 0 0 2  2
2148621504 2 1368 3520 0 0 0 2  2
2148621568 2 1368 3328 0 0 1 4  5
2148621600 2 1368 3360 0 0 0 2  2
2148621632 2 1368 3392 0 0 0 1  1
2148621696 2 1368 3456 0 0 1 5  6
2148621728 2 1368 3488 0 0 0 2  2
2148621760 2 1368 3520 0 0 0 1  1
2148621824 2 1368 3328 0 0 1 2  3
2148621888 2 1368 3392 0 0 0 1  1
2148621952 2 1368 3456 0 0 1 1  2
2148622080 2 1368 3328 0 0 1 5  6
2148622112 2 1368 3360 0 0 0 3  3
2148622208 2 1368 3456 0 0 1 7  8
2148622240 2 1368 3488 0 0 0 1  1
2148622336 2 1368 3328 0 0 1 7  8
2148622368 2 1368 3360 0 0 0 4  4
2148622464 2 1368 3456 0 0 1 4  5
2148622496 2 1368 3488 0 0 0 1  1
2148622592 2 1368 3328 0 0 1 1  2
2148622720 2 1368 3456 0 0 1 2  3
2148622752 2 1368 3488 0 0 0 1  1
2148622848 3 1368 3328 1 1  2
2148622976 3 1368 3456 1 1  2
2148623104 3 1368 3328 2 1  3
2148623232 3 1368 3456 1 1  2
2148623616 3 1368 3328 1 1  2
2148623680 3 1368 3392 1  1
2148623744 3 1368 3456 1 1  2
2148623872 3 1368 3328 1 1  2
2148624000 3 1368 3456 2 1  3
2148624384 2 1368 3584 1 1  2
2148624512 2 1368 3712 2 1  3
2148624640 2 1368 3584 1 1  2
2148624768 2 1368 3712 1 1  2
2148624864 2 1368 3808 6  6
2148625152 2 1368 3584 5 1  6
2148625280 2 1368 3712 2 1  3
2148625408 2 1368 3584 6 1  7
2148625536 2 1368 3712 1 1  2
2148627456 2 1368 3840 1 1  2
2148627520 2 1368 3904 6  6
2148627584 2 1368 3968 7 1  8
2148627712 2 1368 3840 4 1  5
2148627808 2 1368 3936 1  1
2148627840 2 1368 3968 1 1  2
2148628224 2 1368 3840 1 1  2
2148628352 2 1368 3968 2 1  3
2148628480 2 1368 3840 1 1  2
2148628608 2 1368 3968 1 1  2
2148628672 2 1368 4032 1  1
2148628992 3 1368 3840 1 1  2
2148629120 3 1368 3968 1 1  2
2148629248 3 1368 3840 2 1  3
2148629376 3 1368 3968 1 1  2
2148629760 3 1368 3840 2 1  3
2148629888 3 1368 3968 1 1  2
2148630016 3 1368 3840 1 1  2
2148630080 3 1368 3904 1  1
2148630144 3 1368 3968 1 1  2
2148632064 5 1368 0 1 1  2
2148632192 5 1368 128 7 1  8
2148632320 5 1368 0 6 1  7
2148632448 5 1368 128 2 1  3
2148632512 5 1368 192 6  6
2148632832 5 1368 0 6 1  7
2148632960 5 1368 128 6 1  7
2148633056 5 1368 224 1  1
2148633088 5 1368 0 1 1  2
2148633216 5 1368 128 1 1  2
2148633600 4 1368 256 2 1  3
2148633728 4 1368 384 1 1  2
2148633856 4 1368 256 1 1  2
2148633920 4 1368 320 1  1
2148633984 4 1368 384 1 1  2
2148634368 4 1368 256 1 1  2
2148634496 4 1368 384 1 1  2
2148634624 4 1368 256 1 1  2
2148634752 4 1368 384 2 1  3
2148636672 4 1368 512 1 1  2
2148636800 4 1368 640 1 1  2
2148636864 4 1368 704 1  1
2148636928 4 1368 512 1 1  2
2148637056 4 1368 640 1 1  2
2148637440 4 1368 512 2 1  3
2148637568 4 1368 640 1 1  2
2148637696 4 1368 512 2 1  3
2148637824 4 1368 640 1 1  2
2148638208 5 1368 512 1 1  2
2148638304 5 1368 608 1  1
2148638336 5 1368 640 1 1  2
2148638464 5 1368 512 1 1  2
2148638592 5 1368 640 2 1  3
2148638976 5 1368 512 1 1  2
2148639104 5 1368 640 1 1  2
2148639168 5 1368 704 1  1
2148639232 5 1368 512 1 1  2
2148639360 5 1368 640 1 1  2
2148660480 5 1368 2304 6789 0 0 9052  15841
2148666784 5 1368 2976 2145 0 0 2145  4290
2148666816 5 1368 3008 4290 0 0 6435  10725
2148671648 4 1368 3488 5044 0 0 5044  10088
2148671680 4 1368 3520 10088 0 0 15132  25220
2148684544 7 1368 256 9052  9052
2148690848 7 1368 928 2145  2145
2148690880 7 1368 960 6435  6435
2148695712 6 1368 1440 5044  5044
2148695744 6 1368 1472 15132  15132
2148701184 6 1368 1792 0 508  508
2148701216 6 1368 1824 0 1378  1378
2148716640 6 1368 3168 0 2217  2217
2148716672 6 1368 3200 0 64  64
2148716800 6 1368 3072 0 64  64

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 346682
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2682
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16717
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4290
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 138366
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 574
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 93
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1355
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 87
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 710198
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1738
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
165, 142, 165, 214, 142, 168, 143, 154, 
gpgpu_n_tot_thrd_icount = 42419680
gpgpu_n_tot_w_icount = 1325615
gpgpu_n_stall_shd_mem = 208317
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 16717
gpgpu_n_mem_write_global = 1448
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 88
gpgpu_n_load_insn  = 3448528
gpgpu_n_store_insn = 16848
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2674944
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 208317
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8688	W0_Idle:242842	W0_Scoreboard:7207893	W1:127340	W2:84782	W3:49570	W4:49456	W5:47926	W6:48339	W7:23165	W8:34756	W9:25841	W10:19892	W11:16072	W12:13086	W13:25185	W14:28438	W15:7552	W16:13417	W17:13019	W18:15981	W19:11370	W20:6449	W21:4336	W22:5160	W23:7186	W24:9561	W25:5626	W26:3381	W27:2632	W28:8459	W29:10204	W30:4002	W31:1984	W32:601448
traffic_breakdown_coretomem[CONST_ACC_R] = 704 {8:88,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 133736 {8:16717,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 180288 {40:88,72:128,136:1232,}
traffic_breakdown_coretomem[INST_ACC_R] = 3008 {8:376,}
traffic_breakdown_memtocore[CONST_ACC_R] = 6336 {72:88,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2273512 {136:16717,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 11584 {8:1448,}
traffic_breakdown_memtocore[INST_ACC_R] = 51136 {136:376,}
maxmrqlatency = 172 
maxdqlatency = 0 
maxmflatency = 590 
averagemflatency = 161 
max_icnt2mem_latency = 73 
max_icnt2sh_latency = 637427 
mrq_lat_table:963 	187 	82 	188 	200 	201 	109 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	16619 	1623 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	17153 	1099 	355 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	10543 	5671 	570 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1181 	267 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1130 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        20         4         6        10        10        32         0         0         0         0         0         0         0         0         0 
dram[1]:         4         3         8         5         9        10        32         7         0         0         0         0         0         0         0         0 
dram[2]:         4        20         8         7         0         0        20         0         0         0         0         0         0         0         0         0 
dram[3]:         3        20         6         3        10        10         0         0         0         0         0         0         0         0         0         0 
dram[4]:         2         6         5         3         6        12         0         0         0         0         0         0         0         0         0         0 
dram[5]:        20        17         7         6         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:    295888      2290    301158    310360    310784    292245      2354      2485      2384      2522         0         0    302054    314538    302085    314572 
dram[1]:    287180      1448    307352    305157    295619    286221      5356     30607      5990     15825         0         0         0         0         0         0 
dram[2]:      3320      1916      1757      1960      2322      2328      7219      2376      2510      2396         0         0    304688    294494    304729    294532 
dram[3]:      3009     21766    307413    303955    298613    189127      2479      2371      2504      2391         0         0    300732    291204    300772    291241 
dram[4]:      2899      4537    312602    301166    298904    296815      5444      5346      6013      6056         0         0         0         0         0         0 
dram[5]:      2281    132416      1771      3746      2326      2340      2478      2369      2501      2388         0         0    300726    291191    300766    291229 
average row accesses per activate:
dram[0]:  4.500000  7.000000 17.000000 17.333334  9.000000  9.000000 17.500000 32.000000 12.000000 12.000000       nan       nan 32.000000 32.000000 16.000000 16.000000 
dram[1]:  2.666667  2.200000 18.333334 17.000000  4.500000  9.500000 16.500000  6.800000 12.000000 12.000000       nan       nan       nan       nan       nan       nan 
dram[2]: 12.500000  5.333333 15.333333 15.000000 10.000000 12.000000 11.000000 32.000000 12.000000 10.000000       nan       nan 33.000000 32.000000 17.000000 16.000000 
dram[3]: 12.000000  6.400000 17.333334 16.000000  9.000000  5.500000 32.000000 32.000000 12.000000 10.000000       nan       nan 34.000000 34.000000 17.000000 16.000000 
dram[4]:  3.000000  5.333333 17.333334 23.500000  4.750000 10.000000 32.000000 32.000000 12.000000 10.000000       nan       nan       nan       nan       nan       nan 
dram[5]:  7.666667  6.200000 15.000000 21.000000 10.000000 12.000000 32.000000 32.000000 12.000000 10.000000       nan       nan 32.000000 32.000000 16.000000 16.000000 
average row locality = 1963/154 = 12.746754
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        19        20        28        30        14        14        35        32        12        12         0         0        16        16         8         8 
dram[1]:         8        11        32        29        14        14        33        34        12        12         0         0         0         0         0         0 
dram[2]:        16        24        28        27        10        12        33        32        12        10         0         0        16        16         8         8 
dram[3]:        15        23        30        26        14        18        32        32        12        10         0         0        16        16         8         8 
dram[4]:         6        16        29        25        15        16        32        32        12        10         0         0         0         0         0         0 
dram[5]:        15        23        27        24        10        12        32        32        12        10         0         0        16        16         8         8 
total reads: 1413
min_bank_accesses = 0!
chip skew: 264/193 = 1.37
number of total write accesses:
dram[0]:         8         8        23        22         4         4         0         0         0         0         0         0        16        16         8         8 
dram[1]:         0         0        23        22         4         5         0         0         0         0         0         0         0         0         0         0 
dram[2]:         9         8        18        18         0         0         0         0         0         0         0         0        17        16         9         8 
dram[3]:         9         9        22        22         4         4         0         0         0         0         0         0        18        18         9         8 
dram[4]:         0         0        23        22         4         4         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8        18        18         0         0         0         0         0         0         0         0        16        16         8         8 
total reads: 550
min_bank_accesses = 0!
chip skew: 123/53 = 2.32
average mf latency per bank:
dram[0]:       1515       720       960      1177      2255      2531      3062      3091      2661      2773    none      none         365       446       413       502
dram[1]:       3835       991      1053      1083      1325      1177      1732      1720      1472      1540    none      none      none      none      none      none  
dram[2]:        881       976      1098       775      4462      3882      3339      3262      2743      2353    none      none         390       404       417       434
dram[3]:       1171      1136       951      1076      2667      3623      3166      3411      2792      2449    none      none         430       384       494       430
dram[4]:       3625      2387       942       864      1522      1163      1403      1479      1458      1253    none      none      none      none      none      none  
dram[5]:       1446      1206      1110       629      5246      4106      3345      3418      2926      2285    none      none         371       451       413       501
maximum mf latency per bank:
dram[0]:        306       311       383       379       369       322       384       410       337       333         0         0       335       378       335       341
dram[1]:        292       304       364       344       314       318       282       277       274       268         0         0         0         0         0         0
dram[2]:        305       384       590       524       333       367       372       420       375       397         0         0       323       338       314       354
dram[3]:        294       302       363       406       306       350       383       415       383       375         0         0       417       320       411       291
dram[4]:        287       313       338       349       293       292       272       279       286       279         0         0         0         0         0         0
dram[5]:        320       311       559       508       313       396       342       405       317       335         0         0       336       371       332       367

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=841402 n_nop=840607 n_act=30 n_pre=16 n_req=381 n_rd=528 n_write=221 bw_util=0.00178
n_activity=4811 dram_eff=0.3114
bk0: 38a 840948i bk1: 40a 840977i bk2: 56a 840703i bk3: 60a 840597i bk4: 28a 841234i bk5: 28a 841187i bk6: 70a 841136i bk7: 64a 841164i bk8: 24a 841321i bk9: 24a 841320i bk10: 0a 841400i bk11: 0a 841401i bk12: 32a 840933i bk13: 32a 840851i bk14: 16a 841100i bk15: 16a 841073i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00817802
Cache line map size: 264 
Addr Accesses
0 0 0 0 1  1
1 0 0 192 1  1
16777224 4 1365 2816 1  1
16777225 4 1365 2944 1  1
16777236 5 1365 2816 1  1
16777237 5 1365 2944 1  1
16777248 4 1365 3072 1  1
16777249 4 1365 3200 1  1
16777260 5 1365 3072 1  1
16777261 5 1365 3200 1  1
16777272 4 1365 3392 1  1
16777273 4 1365 3456 1  1
16777284 5 1365 3328 1  1
16777285 5 1365 3456 1  1
16777296 4 1365 3584 1  1
16777297 4 1365 3712 1  1
16777308 5 1365 3584 1  1
16777309 5 1365 3712 1  1
16777320 4 1365 3840 1  1
16777321 4 1365 3968 1  1
16777332 5 1365 3840 1  1
16777333 5 1365 3968 1  1
16777344 6 1365 0 1  1
16777345 6 1365 128 1  1
16777356 7 1365 0 1  1
16777357 7 1365 128 1  1
16777368 6 1365 256 1  1
16777369 6 1365 384 1  1
16777380 7 1365 256 1  1
16777381 7 1365 384 1  1
16777392 6 1365 512 1  1
16777393 6 1365 640 1  1
16777404 7 1365 512 1  1
16777405 7 1365 640 1  1
16777416 6 1365 768 1  1
16777417 6 1365 896 1  1
16777428 7 1365 768 1  1
16777429 7 1365 896 1  1
16777440 6 1365 1024 1  1
16777441 6 1365 1152 1  1
16777452 7 1365 1024 1  1
16777453 7 1365 1152 1  1
16777464 6 1365 1280 1  1
16777465 6 1365 1408 1  1
16777476 7 1365 1280 1  1
16777477 7 1365 1472 1  1
16777488 6 1365 1536 1  1
16777489 6 1365 1664 1  1
16777500 7 1365 1536 1  1
16777501 7 1365 1664 1  1
16777512 6 1365 1792 1  1
16777513 6 1365 1920 1  1
16777524 7 1365 1792 1  1
16777525 7 1365 1920 1  1
16777536 6 1365 2048 1  1
16777537 6 1365 2176 1  1
16777548 7 1365 2048 1  1
16777549 7 1365 2176 1  1
16777560 6 1365 2304 1  1
16777561 6 1365 2432 1  1
16777572 7 1365 2304 1  1
16777573 7 1365 2432 1  1
16777584 6 1365 2560 1  1
16777585 6 1365 2688 1  1
16777596 7 1365 2560 1  1
16777597 7 1365 2688 1  1
16777608 6 1365 2816 1  1
16777609 6 1365 2944 1  1
16777620 7 1365 2816 1  1
16777621 7 1365 2944 1  1
16777632 6 1365 3072 1  1
16777633 6 1365 3200 1  1
16777644 7 1365 3072 1  1
16777645 7 1365 3200 1  1
16777656 6 1365 3328 1  1
16777657 6 1365 3456 1  1
16777668 7 1365 3328 1  1
16777669 7 1365 3456 1  1
16777680 6 1365 3584 1  1
16777681 6 1365 3712 1  1
16777692 7 1365 3584 1  1
16777693 7 1365 3776 1  1
16777704 6 1365 3840 1  1
16777705 6 1365 3968 1  1
16777716 7 1365 3840 1  1
16777717 7 1365 3968 1  1
16777728 8 1365 0 1  1
16777729 8 1365 128 1  1
16777740 9 1365 0 1  1
16777741 9 1365 128 1  1
16777752 8 1365 256 1  1
16777753 8 1365 384 1  1
16777764 9 1365 256 1  1
16777765 9 1365 384 1  1
16777776 8 1365 512 1  1
16777777 8 1365 640 1  1
16777788 9 1365 512 1  1
16777789 9 1365 640 1  1
16777800 8 1365 768 1  1
16777801 8 1365 896 1  1
16777812 9 1365 768 1  1
16777813 9 1365 896 1  1
16777824 8 1365 1024 1  1
16777825 8 1365 1152 1  1
16777836 9 1365 1024 1  1
16777837 9 1365 1152 1  1
16777848 8 1365 1280 1  1
16777849 8 1365 1408 1  1
16777860 9 1365 1280 1  1
16777861 9 1365 1408 1  1
16778520 12 1365 256 2  2
16778521 12 1365 384 2  2
16778532 13 1365 256 2  2
16778533 13 1365 384 2  2
16778556 13 1365 512 2  2
16778557 13 1365 640 2  2
16778568 12 1365 768 2  2
16778569 12 1365 896 2  2
16778592 12 1365 1024 2  2
16778593 12 1365 1152 2  2
16778604 13 1365 1024 2  2
16778605 13 1365 1152 2  2
16778628 13 1365 1280 2  2
16778629 13 1365 1408 2  2
16778640 12 1365 1536 2  2
16778641 12 1365 1664 2  2
16778736 12 1365 2560 2  2
16778737 12 1365 2688 2  2
16778748 13 1365 2560 2  2
16778749 13 1365 2688 2  2
16778772 13 1365 2816 2  2
16778773 13 1365 2944 2  2
16778784 12 1365 3072 2  2
16778785 12 1365 3200 2  2
16778808 12 1365 3328 2  2
16778809 12 1365 3456 2  2
16778820 13 1365 3328 2  2
16778821 13 1365 3456 2  2
16778844 13 1365 3584 2  2
16778845 13 1365 3712 2  2
16778856 12 1365 3840 2  2
16778857 12 1365 3968 2  2
16778952 14 1365 768 2  2
16778953 14 1365 896 2  2
16778964 15 1365 768 2  2
16778965 15 1365 896 2  2
16778988 15 1365 1024 2  2
16778989 15 1365 1152 2  2
16779000 14 1365 1280 2  2
16779001 14 1365 1408 2  2
16779024 14 1365 1536 2  2
16779025 14 1365 1664 2  2
16779036 15 1365 1536 2  2
16779037 15 1365 1664 2  2
16779060 15 1365 1792 2  2
16779061 15 1365 1920 2  2
16779072 14 1365 2048 2  2
16779073 14 1365 2176 2  2
16779384 0 1366 1280 2  2
16779385 0 1366 1408 2  2
16779396 1 1366 1280 2  2
16779397 1 1366 1408 2  2
16779420 1 1366 1536 2  2
16779421 1 1366 1664 2  2
16779432 0 1366 1792 2  2
16779433 0 1366 1920 2  2
16779456 0 1366 2048 2  2
16779457 0 1366 2176 2  2
16779468 1 1366 2048 2  2
16779469 1 1366 2176 2  2
16779492 1 1366 2304 2  2
16779493 1 1366 2432 2  2
16779504 0 1366 2560 2  2
16779505 0 1366 2688 2  2
16779600 0 1366 3584 1  1
16779601 0 1366 3776 1  1
16779612 1 1366 3584 1  1
16779613 1 1366 3712 1  1
16779624 0 1366 3904 1  1
16779625 0 1366 4064 1  1
16779636 1 1366 3904 1  1
16779637 1 1366 3968 1  1
16779649 2 1366 128 1  1
16779672 2 1366 256 1  1
16779696 2 1366 544 1  1
16779697 2 1366 672 1  1
16779708 3 1366 512 1  1
16779709 3 1366 736 1  1
16779732 3 1366 832 1  1
16779733 3 1366 896 1  1
16779828 3 1366 1792 1  1
16779829 3 1366 2016 1  1
16785684 1 1368 2816 1  1
16785685 1 1368 2944 1  1
16785696 0 1368 3072 1  1
16785697 0 1368 3200 1  1
16785792 2 1368 0 1  1
16785793 2 1368 128 1  1
16785804 3 1368 0 1  1
16785805 3 1368 128 1  1
16785900 3 1368 1024 0 2  2
16785901 3 1368 1152 0 2  2
16785912 2 1368 1280 0 2  2
16785913 2 1368 1408 0 2  2
16785924 3 1368 1280 0 0 2  2
16785925 3 1368 1408 0 0 2  2
16785936 2 1368 1536 0 2  2
16785937 2 1368 1664 0 2  2
16785948 3 1368 1536 0 2  2
16785949 3 1368 1664 0 2  2
16785960 2 1368 1792 0 0 2  2
16785961 2 1368 1920 0 0 2  2
16785972 3 1368 1792 0 2  2
16785973 3 1368 1920 0 2  2
16785984 2 1368 2048 0 2  2
16785985 2 1368 2176 0 2  2
16785996 3 1368 2048 0 0 2  2
16785997 3 1368 2176 0 0 2  2
16786008 2 1368 2304 0 2  2
16786009 2 1368 2432 0 2  2
16786020 3 1368 2304 0 2  2
16786021 3 1368 2432 0 2  2
16786032 2 1368 2560 0 0 2  2
16786033 2 1368 2688 0 0 2  2
16786044 3 1368 2560 0 0 2  2
16786045 3 1368 2688 0 0 2  2
16786056 2 1368 2816 0 0 2  2
16786057 2 1368 2944 0 0 2  2
16786068 3 1368 2816 0 0 2  2
16786069 3 1368 2944 0 0 2  2
16786080 2 1368 3072 0 0 2  2
16786081 2 1368 3200 0 0 2  2
16786092 3 1368 3072 0 0 2  2
16786093 3 1368 3200 0 0 2  2
16786104 2 1368 3328 0 0 2  2
16786105 2 1368 3456 0 0 2  2
16786116 3 1368 3328 2  2
16786117 3 1368 3456 2  2
16786128 2 1368 3584 2  2
16786129 2 1368 3712 2  2
16786152 2 1368 3904 3  3
16786153 2 1368 3968 2  2
16786164 3 1368 3840 2  2
16786165 3 1368 3968 2  2
16786188 5 1368 0 2  2
16786189 5 1368 128 2  2
16786200 4 1368 256 2  2
16786201 4 1368 384 2  2
16786224 4 1368 512 2  2
16786225 4 1368 704 2  2
16786236 5 1368 608 2  2
16786237 5 1368 640 2  2
16786728 6 1368 1792 0 1  1
16786848 6 1368 3168 0 1  1
16786849 6 1368 3200 0 1  1
31457316 1 2048 264 0 1  1
31457317 1 2048 472 0 1  1
31457340 1 2048 576 1  1
31457341 1 2048 640 1  1
31457352 0 2048 840 1  1
31457353 0 2048 904 1  1
31457436 1 2048 1640 0 0 0 1  1
31457437 1 2048 1672 0 0 0 1  1
31457448 0 2048 1800 0 0 0 1  1
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=841402 n_nop=840852 n_act=30 n_pre=20 n_req=253 n_rd=398 n_write=102 bw_util=0.001188
n_activity=4176 dram_eff=0.2395
bk0: 16a 841292i bk1: 22a 841252i bk2: 64a 840689i bk3: 58a 840653i bk4: 28a 841192i bk5: 28a 841245i bk6: 66a 841228i bk7: 68a 841151i bk8: 24a 841330i bk9: 24a 841332i bk10: 0a 841395i bk11: 0a 841400i bk12: 0a 841400i bk13: 0a 841405i bk14: 0a 841406i bk15: 0a 841411i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00300451
Cache line map size: 199 
Addr Accesses
2 0 0 0 1  1
16777226 4 1365 2816 1  1
16777227 4 1365 2944 1  1
16777238 5 1365 2816 1  1
16777239 5 1365 2944 1  1
16777250 4 1365 3072 1  1
16777251 4 1365 3200 1  1
16777262 5 1365 3072 1  1
16777263 5 1365 3200 1  1
16777274 4 1365 3328 1  1
16777275 4 1365 3456 1  1
16777286 5 1365 3328 1  1
16777287 5 1365 3456 1  1
16777298 4 1365 3584 1  1
16777299 4 1365 3712 1  1
16777310 5 1365 3584 1  1
16777311 5 1365 3712 1  1
16777322 4 1365 3840 1  1
16777323 4 1365 3968 1  1
16777334 5 1365 3840 1  1
16777335 5 1365 3968 1  1
16777346 6 1365 0 1  1
16777347 6 1365 128 1  1
16777358 7 1365 0 1  1
16777359 7 1365 128 1  1
16777370 6 1365 256 1  1
16777371 6 1365 384 1  1
16777382 7 1365 256 1  1
16777383 7 1365 384 1  1
16777394 6 1365 512 1  1
16777395 6 1365 640 1  1
16777406 7 1365 512 1  1
16777407 7 1365 640 1  1
16777418 6 1365 768 1  1
16777419 6 1365 896 1  1
16777430 7 1365 768 1  1
16777431 7 1365 896 1  1
16777442 6 1365 1024 1  1
16777443 6 1365 1152 1  1
16777454 7 1365 1024 1  1
16777455 7 1365 1152 1  1
16777466 6 1365 1280 1  1
16777467 6 1365 1408 1  1
16777478 7 1365 1280 1  1
16777479 7 1365 1408 1  1
16777490 6 1365 1536 1  1
16777491 6 1365 1664 1  1
16777502 7 1365 1536 1  1
16777503 7 1365 1664 1  1
16777514 6 1365 1792 1  1
16777515 6 1365 1920 1  1
16777526 7 1365 1792 1  1
16777527 7 1365 1920 1  1
16777538 6 1365 2048 1  1
16777539 6 1365 2176 1  1
16777550 7 1365 2048 1  1
16777551 7 1365 2176 1  1
16777562 6 1365 2304 1  1
16777563 6 1365 2432 1  1
16777574 7 1365 2304 1  1
16777575 7 1365 2432 1  1
16777586 6 1365 2560 1  1
16777587 6 1365 2688 1  1
16777598 7 1365 2560 1  1
16777599 7 1365 2688 1  1
16777610 6 1365 2816 1  1
16777611 6 1365 2944 1  1
16777622 7 1365 2816 1  1
16777623 7 1365 2944 1  1
16777634 6 1365 3072 1  1
16777635 6 1365 3200 1  1
16777646 7 1365 3072 1  1
16777647 7 1365 3200 1  1
16777658 6 1365 3328 1  1
16777659 6 1365 3456 1  1
16777670 7 1365 3328 1  1
16777671 7 1365 3456 1  1
16777682 6 1365 3584 1  1
16777683 6 1365 3712 1  1
16777694 7 1365 3584 1  1
16777695 7 1365 3712 1  1
16777706 6 1365 3840 1  1
16777707 6 1365 3968 1  1
16777718 7 1365 3840 1  1
16777719 7 1365 3968 1  1
16777730 8 1365 0 1  1
16777731 8 1365 128 1  1
16777742 9 1365 0 1  1
16777743 9 1365 128 1  1
16777754 8 1365 256 1  1
16777755 8 1365 384 1  1
16777766 9 1365 256 1  1
16777767 9 1365 384 1  1
16777778 8 1365 512 1  1
16777779 8 1365 640 1  1
16777790 9 1365 512 1  1
16777791 9 1365 640 1  1
16777802 8 1365 768 1  1
16777803 8 1365 896 1  1
16777814 9 1365 768 1  1
16777815 9 1365 896 1  1
16777826 8 1365 1024 1  1
16777827 8 1365 1152 1  1
16777838 9 1365 1024 1  1
16777839 9 1365 1152 1  1
16777850 8 1365 1280 1  1
16777851 8 1365 1408 1  1
16777862 9 1365 1280 1  1
16777863 9 1365 1408 1  1
16779602 0 1366 3584 1  1
16779603 0 1366 3712 1  1
16779614 1 1366 3584 1  1
16779615 1 1366 3808 1  1
16779626 0 1366 3840 1  1
16779627 0 1366 3968 1  1
16779639 1 1366 3968 1  1
16779650 2 1366 0 1  1
16779651 2 1366 192 1  1
16779674 2 1366 320 1  1
16779675 2 1366 416 1  1
16779698 2 1366 512 1  1
16779699 2 1366 736 1  1
16779710 3 1366 608 1  1
16779711 3 1366 704 1  1
16779735 3 1366 928 1  1
16779818 2 1366 1824 1  1
16779819 2 1366 1920 1  1
16779830 3 1366 1792 1  1
16779831 3 1366 1920 1  1
16785686 1 1368 2816 1  1
16785687 1 1368 2944 1  1
16785698 0 1368 3072 1  1
16785699 0 1368 3200 1  1
16785794 2 1368 0 1  1
16785795 2 1368 128 1  1
16785806 3 1368 0 1  1
16785807 3 1368 128 1  1
16785902 3 1368 1024 0 2  2
16785903 3 1368 1152 0 2  2
16785914 2 1368 1280 0 2  2
16785915 2 1368 1408 0 2  2
16785926 3 1368 1280 0 0 2  2
16785927 3 1368 1408 0 0 2  2
16785938 2 1368 1536 0 2  2
16785939 2 1368 1664 0 2  2
16785950 3 1368 1536 0 2  2
16785951 3 1368 1664 0 2  2
16785962 2 1368 1792 0 0 2  2
16785963 2 1368 1920 0 0 2  2
16785974 3 1368 1792 0 2  2
16785975 3 1368 1920 0 2  2
16785986 2 1368 2048 0 2  2
16785987 2 1368 2176 0 2  2
16785998 3 1368 2048 0 0 2  2
16785999 3 1368 2176 0 0 2  2
16786010 2 1368 2304 0 2  2
16786011 2 1368 2432 0 2  2
16786022 3 1368 2304 0 2  2
16786023 3 1368 2432 0 2  2
16786034 2 1368 2560 0 0 2  2
16786035 2 1368 2688 0 0 2  2
16786046 3 1368 2560 0 0 2  2
16786047 3 1368 2688 0 0 2  2
16786058 2 1368 2816 0 0 2  2
16786059 2 1368 2944 0 0 2  2
16786070 3 1368 2816 0 0 2  2
16786071 3 1368 2944 0 0 2  2
16786082 2 1368 3072 0 0 2  2
16786083 2 1368 3200 0 0 2  2
16786094 3 1368 3072 0 0 2  2
16786095 3 1368 3200 0 0 2  2
16786106 2 1368 3328 0 0 2  2
16786107 2 1368 3456 0 0 2  2
16786118 3 1368 3328 2  2
16786119 3 1368 3456 2  2
16786130 2 1368 3584 2  2
16786131 2 1368 3712 3  3
16786154 2 1368 3936 2  2
16786155 2 1368 3968 2  2
16786166 3 1368 3840 2  2
16786167 3 1368 3968 2  2
16786190 5 1368 0 2  2
16786191 5 1368 128 3  3
16786202 4 1368 320 2  2
16786203 4 1368 384 2  2
16786226 4 1368 512 2  2
16786227 4 1368 640 2  2
16786238 5 1368 512 2  2
16786239 5 1368 640 2  2
16786598 7 1368 256 1  1
16786647 7 1368 960 1  1
16786850 6 1368 3072 0 1  1
31457318 1 2048 256 0 1  1
31457319 1 2048 384 0 1  1
31457342 1 2048 600 1  1
31457343 1 2048 640 1  1
31457354 0 2048 776 1  1
31457438 1 2048 1544 0 0 0 1  1
31457439 1 2048 1688 0 0 0 1  1
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=841402 n_nop=840673 n_act=26 n_pre=12 n_req=355 n_rd=504 n_write=187 bw_util=0.001642
n_activity=4040 dram_eff=0.3421
bk0: 32a 841124i bk1: 48a 840942i bk2: 56a 840648i bk3: 54a 840588i bk4: 20a 841325i bk5: 24a 841279i bk6: 66a 841159i bk7: 64a 841099i bk8: 24a 841328i bk9: 20a 841335i bk10: 0a 841399i bk11: 0a 841401i bk12: 32a 840941i bk13: 32a 840905i bk14: 16a 841112i bk15: 16a 841088i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0145222
Cache line map size: 252 
Addr Accesses
16777216 5 1365 2560 1  1
16777217 5 1365 2688 1  1
16777228 4 1365 2816 1  1
16777229 4 1365 2944 1  1
16777240 5 1365 2816 1  1
16777241 5 1365 2944 1  1
16777252 4 1365 3072 1  1
16777253 4 1365 3200 1  1
16777264 5 1365 3072 1  1
16777265 5 1365 3200 1  1
16777276 4 1365 3328 1  1
16777277 4 1365 3456 1  1
16777288 5 1365 3328 1  1
16777289 5 1365 3456 1  1
16777300 4 1365 3584 1  1
16777301 4 1365 3712 1  1
16777312 5 1365 3584 1  1
16777313 5 1365 3712 1  1
16777324 4 1365 3840 1  1
16777325 4 1365 4032 1  1
16777336 5 1365 3840 1  1
16777337 5 1365 3968 1  1
16777348 6 1365 0 1  1
16777349 6 1365 128 1  1
16777360 7 1365 0 1  1
16777361 7 1365 128 1  1
16777372 6 1365 256 1  1
16777373 6 1365 384 1  1
16777384 7 1365 256 1  1
16777385 7 1365 384 1  1
16777396 6 1365 512 1  1
16777397 6 1365 640 1  1
16777408 7 1365 512 1  1
16777409 7 1365 640 1  1
16777420 6 1365 768 1  1
16777421 6 1365 896 1  1
16777432 7 1365 768 1  1
16777433 7 1365 896 1  1
16777444 6 1365 1024 1  1
16777445 6 1365 1152 1  1
16777456 7 1365 1024 1  1
16777457 7 1365 1152 1  1
16777468 6 1365 1280 1  1
16777469 6 1365 1408 1  1
16777480 7 1365 1280 1  1
16777481 7 1365 1408 1  1
16777492 6 1365 1536 1  1
16777493 6 1365 1664 1  1
16777504 7 1365 1536 1  1
16777505 7 1365 1664 1  1
16777516 6 1365 1792 1  1
16777517 6 1365 1920 1  1
16777528 7 1365 1792 1  1
16777529 7 1365 1920 1  1
16777540 6 1365 2048 1  1
16777541 6 1365 2176 1  1
16777552 7 1365 2144 1  1
16777553 7 1365 2176 1  1
16777564 6 1365 2304 1  1
16777565 6 1365 2432 1  1
16777576 7 1365 2304 1  1
16777577 7 1365 2432 1  1
16777588 6 1365 2560 1  1
16777589 6 1365 2688 1  1
16777600 7 1365 2560 1  1
16777601 7 1365 2688 1  1
16777612 6 1365 2816 1  1
16777613 6 1365 2944 1  1
16777624 7 1365 2816 1  1
16777625 7 1365 2944 1  1
16777636 6 1365 3072 1  1
16777637 6 1365 3200 1  1
16777648 7 1365 3072 1  1
16777649 7 1365 3200 1  1
16777660 6 1365 3328 1  1
16777661 6 1365 3456 1  1
16777672 7 1365 3328 1  1
16777673 7 1365 3456 1  1
16777684 6 1365 3584 1  1
16777685 6 1365 3712 1  1
16777696 7 1365 3584 1  1
16777697 7 1365 3712 1  1
16777708 6 1365 3840 1  1
16777709 6 1365 3968 1  1
16777720 7 1365 3840 1  1
16777721 7 1365 3968 1  1
16777732 8 1365 0 1  1
16777733 8 1365 128 1  1
16777744 9 1365 0 1  1
16777745 9 1365 128 1  1
16777756 8 1365 256 1  1
16777757 8 1365 384 1  1
16777768 9 1365 352 1  1
16777769 9 1365 384 1  1
16777780 8 1365 512 1  1
16777781 8 1365 640 1  1
16777792 9 1365 512 1  1
16777793 9 1365 640 1  1
16777804 8 1365 768 1  1
16777805 8 1365 896 1  1
16777816 9 1365 768 1  1
16777817 9 1365 896 1  1
16777828 8 1365 1024 1  1
16777829 8 1365 1152 1  1
16777840 9 1365 1024 1  1
16777841 9 1365 1152 1  1
16777852 8 1365 1280 1  1
16777853 8 1365 1408 1  1
16778512 13 1365 0 2  2
16778513 13 1365 128 2  2
16778524 12 1365 256 2  2
16778525 12 1365 384 2  2
16778548 12 1365 576 2  2
16778549 12 1365 640 2  2
16778560 13 1365 512 2  2
16778561 13 1365 640 2  2
16778584 13 1365 768 2  2
16778585 13 1365 896 2  2
16778596 12 1365 1024 2  2
16778597 12 1365 1152 2  2
16778620 12 1365 1280 2  2
16778621 12 1365 1472 2  2
16778632 13 1365 1376 2  2
16778633 13 1365 1408 2  2
16778728 13 1365 2304 2  2
16778729 13 1365 2432 2  2
16778740 12 1365 2560 2  2
16778741 12 1365 2688 2  2
16778764 12 1365 2880 3  3
16778765 12 1365 2944 2  2
16778776 13 1365 2816 2  2
16778777 13 1365 2944 2  2
16778800 13 1365 3072 2  2
16778801 13 1365 3200 2  2
16778812 12 1365 3328 2  2
16778813 12 1365 3456 2  2
16778836 12 1365 3584 2  2
16778837 12 1365 3776 2  2
16778848 13 1365 3680 2  2
16778849 13 1365 3712 2  2
16778944 15 1365 512 2  2
16778945 15 1365 640 2  2
16778956 14 1365 768 2  2
16778957 14 1365 896 2  2
16778980 14 1365 1088 3  3
16778981 14 1365 1152 2  2
16778992 15 1365 1024 2  2
16778993 15 1365 1152 2  2
16779016 15 1365 1280 2  2
16779017 15 1365 1408 2  2
16779028 14 1365 1536 2  2
16779029 14 1365 1664 2  2
16779052 14 1365 1792 2  2
16779053 14 1365 1984 2  2
16779064 15 1365 1888 2  2
16779065 15 1365 1920 2  2
16779376 1 1366 1024 2  2
16779377 1 1366 1152 2  2
16779388 0 1366 1280 2  2
16779389 0 1366 1408 2  2
16779412 0 1366 1600 3  3
16779413 0 1366 1664 2  2
16779424 1 1366 1536 2  2
16779425 1 1366 1664 2  2
16779448 1 1366 1792 2  2
16779449 1 1366 1920 2  2
16779460 0 1366 2048 2  2
16779461 0 1366 2176 2  2
16779484 0 1366 2304 2  2
16779485 0 1366 2496 2  2
16779496 1 1366 2400 2  2
16779497 1 1366 2432 2  2
16779592 1 1366 3328 1  1
16779593 1 1366 3552 1  1
16779604 0 1366 3584 1  1
16779605 0 1366 3712 1  1
16779616 1 1366 3584 1  1
16779617 1 1366 3712 1  1
16779628 0 1366 3840 1  1
16779629 0 1366 4064 1  1
16779640 1 1366 3936 1  1
16779641 1 1366 4032 1  1
16779652 2 1366 0 1  1
16779664 3 1366 32 1  1
16779665 3 1366 128 1  1
16779676 2 1366 256 1  1
16779677 2 1366 384 1  1
16779700 2 1366 576 1  1
16779701 2 1366 704 1  1
16779712 3 1366 544 1  1
16779713 3 1366 640 1  1
16779725 2 1366 992 1  1
16779736 3 1366 768 1  1
16779737 3 1366 992 1  1
16779820 2 1366 1792 1  1
16779821 2 1366 2016 1  1
16779832 3 1366 1792 1  1
16785676 0 1368 2816 1  1
16785677 0 1368 2944 1  1
16785688 1 1368 2816 1  1
16785689 1 1368 2944 1  1
16785700 0 1368 3072 1  1
16785701 0 1368 3200 1  1
16785784 1 1368 3840 1  1
16785785 1 1368 3968 1  1
16785796 2 1368 0 1  1
16785797 2 1368 128 1  1
16785808 3 1368 0 1  1
16785809 3 1368 128 1  1
16785904 3 1368 1024 0 0 2  2
16785905 3 1368 1152 0 0 2  2
16785916 2 1368 1280 0 0 2  2
16785917 2 1368 1408 0 0 2  2
16785928 3 1368 1280 0 0 2  2
16785929 3 1368 1408 0 0 2  2
16785940 2 1368 1536 0 0 2  2
16785941 2 1368 1664 0 0 2  2
16785952 3 1368 1536 0 0 2  2
16785953 3 1368 1664 0 0 2  2
16785964 2 1368 1792 0 0 2  2
16785965 2 1368 1920 0 0 2  2
16785976 3 1368 1792 0 0 2  2
16785977 3 1368 1920 0 0 2  2
16785988 2 1368 2048 0 0 2  2
16785989 2 1368 2176 0 0 2  2
16786000 3 1368 2048 0 0 2  2
16786001 3 1368 2176 0 0 2  2
16786012 2 1368 2304 0 0 2  2
16786013 2 1368 2432 0 0 2  2
16786024 3 1368 2304 0 0 2  2
16786025 3 1368 2432 0 0 2  2
16786036 2 1368 2560 0 0 2  2
16786037 2 1368 2688 0 0 2  2
16786048 3 1368 2560 0 0 2  2
16786049 3 1368 2688 0 0 2  2
16786060 2 1368 2816 0 0 2  2
16786061 2 1368 2944 0 0 2  2
16786072 3 1368 2816 0 0 2  2
16786073 3 1368 2944 0 0 2  2
16786084 2 1368 3072 0 0 2  2
16786085 2 1368 3200 0 0 2  2
16786096 3 1368 3072 0 0 2  2
16786097 3 1368 3200 0 0 2  2
16786108 2 1368 3328 0 0 2  2
16786109 2 1368 3456 0 0 2  2
16786685 6 1368 1472 1  1
31457320 1 2048 256 0 1  1
31457321 1 2048 384 0 1  1
31457344 1 2048 512 1  1
31457345 1 2048 640 1  1
31457440 1 2048 1536 0 0 0 1  1
31457441 1 2048 1672 0 0 0 1  1
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=841402 n_nop=840622 n_act=27 n_pre=13 n_req=383 n_rd=520 n_write=220 bw_util=0.001759
n_activity=4790 dram_eff=0.309
bk0: 30a 841111i bk1: 46a 840988i bk2: 60a 840700i bk3: 52a 840683i bk4: 28a 841224i bk5: 36a 841138i bk6: 64a 841228i bk7: 64a 841113i bk8: 24a 841329i bk9: 20a 841341i bk10: 0a 841399i bk11: 0a 841400i bk12: 32a 840894i bk13: 32a 840948i bk14: 16a 841076i bk15: 16a 841176i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00789872
Cache line map size: 260 
Addr Accesses
16777218 5 1365 2560 1  1
16777219 5 1365 2688 1  1
16777230 4 1365 2816 1  1
16777231 4 1365 3040 1  1
16777242 5 1365 2816 1  1
16777243 5 1365 2944 1  1
16777254 4 1365 3072 1  1
16777255 4 1365 3200 1  1
16777266 5 1365 3072 1  1
16777267 5 1365 3200 1  1
16777278 4 1365 3328 1  1
16777279 4 1365 3456 1  1
16777290 5 1365 3328 1  1
16777291 5 1365 3456 1  1
16777302 4 1365 3584 1  1
16777303 4 1365 3712 1  1
16777314 5 1365 3584 1  1
16777315 5 1365 3712 1  1
16777326 4 1365 3840 1  1
16777327 4 1365 3968 1  1
16777338 5 1365 3840 1  1
16777339 5 1365 3968 1  1
16777350 6 1365 0 1  1
16777351 6 1365 128 1  1
16777362 7 1365 0 1  1
16777363 7 1365 128 1  1
16777374 6 1365 256 1  1
16777375 6 1365 384 1  1
16777386 7 1365 256 1  1
16777387 7 1365 384 1  1
16777398 6 1365 512 1  1
16777399 6 1365 640 1  1
16777410 7 1365 512 1  1
16777411 7 1365 640 1  1
16777422 6 1365 768 1  1
16777423 6 1365 896 1  1
16777434 7 1365 768 1  1
16777435 7 1365 896 1  1
16777446 6 1365 1024 1  1
16777447 6 1365 1152 1  1
16777458 7 1365 1024 1  1
16777459 7 1365 1152 1  1
16777470 6 1365 1280 1  1
16777471 6 1365 1408 1  1
16777482 7 1365 1280 1  1
16777483 7 1365 1408 1  1
16777494 6 1365 1536 1  1
16777495 6 1365 1664 1  1
16777506 7 1365 1536 1  1
16777507 7 1365 1664 1  1
16777518 6 1365 1856 1  1
16777519 6 1365 1920 1  1
16777530 7 1365 1792 1  1
16777531 7 1365 1920 1  1
16777542 6 1365 2048 1  1
16777543 6 1365 2176 1  1
16777554 7 1365 2048 1  1
16777555 7 1365 2176 1  1
16777566 6 1365 2304 1  1
16777567 6 1365 2432 1  1
16777578 7 1365 2304 1  1
16777579 7 1365 2432 1  1
16777590 6 1365 2560 1  1
16777591 6 1365 2688 1  1
16777602 7 1365 2560 1  1
16777603 7 1365 2688 1  1
16777614 6 1365 2816 1  1
16777615 6 1365 2944 1  1
16777626 7 1365 2816 1  1
16777627 7 1365 2944 1  1
16777638 6 1365 3072 1  1
16777639 6 1365 3200 1  1
16777650 7 1365 3072 1  1
16777651 7 1365 3200 1  1
16777662 6 1365 3328 1  1
16777663 6 1365 3456 1  1
16777674 7 1365 3328 1  1
16777675 7 1365 3456 1  1
16777686 6 1365 3584 1  1
16777687 6 1365 3712 1  1
16777698 7 1365 3584 1  1
16777699 7 1365 3712 1  1
16777710 6 1365 3840 1  1
16777711 6 1365 3968 1  1
16777722 7 1365 3840 1  1
16777723 7 1365 3968 1  1
16777734 8 1365 64 1  1
16777735 8 1365 128 1  1
16777746 9 1365 0 1  1
16777747 9 1365 128 1  1
16777758 8 1365 256 1  1
16777759 8 1365 384 1  1
16777770 9 1365 256 1  1
16777771 9 1365 384 1  1
16777782 8 1365 512 1  1
16777783 8 1365 640 1  1
16777794 9 1365 512 1  1
16777795 9 1365 640 1  1
16777806 8 1365 768 1  1
16777807 8 1365 896 1  1
16777818 9 1365 768 1  1
16777819 9 1365 896 1  1
16777830 8 1365 1024 1  1
16777831 8 1365 1152 1  1
16777842 9 1365 1024 1  1
16777843 9 1365 1152 1  1
16777854 8 1365 1280 1  1
16777855 8 1365 1408 1  1
16778514 13 1365 0 2  2
16778515 13 1365 128 2  2
16778526 12 1365 256 2  2
16778527 12 1365 384 3  3
16778550 12 1365 608 2  2
16778551 12 1365 640 2  2
16778562 13 1365 512 2  2
16778563 13 1365 640 2  2
16778586 13 1365 768 2  2
16778587 13 1365 896 3  3
16778598 12 1365 1088 2  2
16778599 12 1365 1152 2  2
16778622 12 1365 1280 2  2
16778623 12 1365 1408 2  2
16778634 13 1365 1280 2  2
16778635 13 1365 1408 2  2
16778730 13 1365 2304 2  2
16778731 13 1365 2432 2  2
16778742 12 1365 2560 2  2
16778743 12 1365 2688 3  3
16778766 12 1365 2912 2  2
16778767 12 1365 2944 2  2
16778778 13 1365 2816 2  2
16778779 13 1365 2944 2  2
16778802 13 1365 3072 2  2
16778803 13 1365 3200 3  3
16778814 12 1365 3392 2  2
16778815 12 1365 3456 2  2
16778838 12 1365 3584 2  2
16778839 12 1365 3712 2  2
16778850 13 1365 3584 2  2
16778851 13 1365 3712 2  2
16778946 15 1365 512 2  2
16778947 15 1365 640 2  2
16778958 14 1365 768 2  2
16778959 14 1365 896 3  3
16778982 14 1365 1120 2  2
16778983 14 1365 1152 2  2
16778994 15 1365 1024 2  2
16778995 15 1365 1152 2  2
16779018 15 1365 1280 2  2
16779019 15 1365 1408 2  2
16779030 14 1365 1600 2  2
16779031 14 1365 1664 2  2
16779054 14 1365 1792 2  2
16779055 14 1365 1920 2  2
16779066 15 1365 1792 2  2
16779067 15 1365 1920 2  2
16779378 1 1366 1024 2  2
16779379 1 1366 1152 2  2
16779390 0 1366 1280 2  2
16779391 0 1366 1408 3  3
16779414 0 1366 1632 2  2
16779415 0 1366 1664 2  2
16779426 1 1366 1536 2  2
16779427 1 1366 1664 2  2
16779450 1 1366 1792 2  2
16779451 1 1366 1920 3  3
16779462 0 1366 2112 2  2
16779463 0 1366 2176 2  2
16779486 0 1366 2304 2  2
16779487 0 1366 2432 2  2
16779498 1 1366 2304 2  2
16779499 1 1366 2432 2  2
16779594 1 1366 3328 1  1
16779595 1 1366 3552 1  1
16779606 0 1366 3680 1  1
16779607 0 1366 3712 1  1
16779618 1 1366 3584 1  1
16779619 1 1366 3712 1  1
16779630 0 1366 3840 1  1
16779631 0 1366 3968 1  1
16779642 1 1366 3840 1  1
16779666 3 1366 0 1  1
16779667 3 1366 128 1  1
16779679 2 1366 448 1  1
16779702 2 1366 544 1  1
16779703 2 1366 640 1  1
16779726 2 1366 864 1  1
16779727 2 1366 960 1  1
16779738 3 1366 768 1  1
16779822 2 1366 1792 1  1
16785678 0 1368 2816 1  1
16785679 0 1368 2944 1  1
16785690 1 1368 2816 1  1
16785691 1 1368 2944 1  1
16785702 0 1368 3072 1  1
16785786 1 1368 3840 1  1
16785787 1 1368 3968 1  1
16785798 2 1368 0 1  1
16785799 2 1368 128 1  1
16785810 3 1368 0 1  1
16785906 3 1368 1024 0 2  2
16785907 3 1368 1152 0 2  2
16785918 2 1368 1280 0 2  2
16785919 2 1368 1408 0 2  2
16785930 3 1368 1280 0 0 2  2
16785931 3 1368 1408 0 0 2  2
16785942 2 1368 1536 0 2  2
16785943 2 1368 1664 0 2  2
16785954 3 1368 1536 0 2  2
16785955 3 1368 1664 0 2  2
16785966 2 1368 1792 0 0 2  2
16785967 2 1368 1920 0 0 2  2
16785978 3 1368 1792 0 2  2
16785979 3 1368 1920 0 2  2
16785990 2 1368 2048 0 2  2
16785991 2 1368 2176 0 2  2
16786002 3 1368 2048 0 0 2  2
16786003 3 1368 2176 0 0 2  2
16786014 2 1368 2304 0 2  2
16786015 2 1368 2432 0 2  2
16786026 3 1368 2304 0 2  2
16786027 3 1368 2432 0 2  2
16786038 2 1368 2560 0 0 2  2
16786039 2 1368 2688 0 0 2  2
16786050 3 1368 2560 0 0 2  2
16786051 3 1368 2688 0 0 2  2
16786062 2 1368 2816 0 0 2  2
16786063 2 1368 2944 0 0 2  2
16786074 3 1368 2816 0 0 2  2
16786075 3 1368 2944 0 0 2  2
16786086 2 1368 3072 0 0 2  2
16786087 2 1368 3200 0 0 2  2
16786098 3 1368 3072 0 0 2  2
16786099 3 1368 3200 0 0 2  2
16786110 2 1368 3328 0 0 2  2
16786111 2 1368 3456 0 0 2  2
16786122 3 1368 3328 2  2
16786123 3 1368 3456 2  2
16786134 2 1368 3584 2  2
16786135 2 1368 3712 2  2
16786158 2 1368 3840 2  2
16786159 2 1368 3968 2  2
16786170 3 1368 3840 2  2
16786171 3 1368 3968 2  2
16786194 5 1368 0 2  2
16786195 5 1368 224 2  2
16786206 4 1368 256 2  2
16786207 4 1368 384 2  2
16786230 4 1368 512 2  2
16786231 4 1368 640 2  2
16786242 5 1368 512 2  2
16786243 5 1368 640 2  2
16786410 5 1368 2304 1  1
16786459 5 1368 3008 1  1
31457322 1 2048 256 0 0 1  1
31457323 1 2048 416 0 0 1  1
31457346 1 2048 512 1  1
31457347 1 2048 648 1  1
31457442 1 2048 1544 0 0 0 1  1
31457443 1 2048 1664 0 0 0 1  1
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=841402 n_nop=840882 n_act=20 n_pre=10 n_req=246 n_rd=386 n_write=104 bw_util=0.001165
n_activity=3523 dram_eff=0.2782
bk0: 12a 841344i bk1: 32a 841264i bk2: 58a 840650i bk3: 50a 840698i bk4: 30a 841177i bk5: 32a 841217i bk6: 64a 841253i bk7: 64a 841250i bk8: 24a 841338i bk9: 20a 841344i bk10: 0a 841401i bk11: 0a 841402i bk12: 0a 841402i bk13: 0a 841402i bk14: 0a 841405i bk15: 0a 841407i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00289636
Cache line map size: 193 
Addr Accesses
16777220 5 1365 2560 1  1
16777221 5 1365 2688 1  1
16777232 4 1365 2816 1  1
16777233 4 1365 2944 1  1
16777244 5 1365 2816 1  1
16777245 5 1365 2944 1  1
16777256 4 1365 3072 1  1
16777257 4 1365 3200 1  1
16777268 5 1365 3072 1  1
16777269 5 1365 3200 1  1
16777280 4 1365 3328 1  1
16777281 4 1365 3456 1  1
16777292 5 1365 3328 1  1
16777293 5 1365 3456 1  1
16777304 4 1365 3584 1  1
16777305 4 1365 3712 1  1
16777316 5 1365 3584 1  1
16777317 5 1365 3712 1  1
16777328 4 1365 3840 1  1
16777329 4 1365 3968 1  1
16777340 5 1365 3840 1  1
16777341 5 1365 3968 1  1
16777352 6 1365 0 1  1
16777353 6 1365 128 1  1
16777364 7 1365 0 1  1
16777365 7 1365 128 1  1
16777376 6 1365 256 1  1
16777377 6 1365 384 1  1
16777388 7 1365 256 1  1
16777389 7 1365 384 1  1
16777400 6 1365 512 1  1
16777401 6 1365 640 1  1
16777412 7 1365 512 1  1
16777413 7 1365 640 1  1
16777424 6 1365 768 1  1
16777425 6 1365 896 1  1
16777436 7 1365 768 1  1
16777437 7 1365 896 1  1
16777448 6 1365 1024 1  1
16777449 6 1365 1152 1  1
16777460 7 1365 1024 1  1
16777461 7 1365 1152 1  1
16777472 6 1365 1280 1  1
16777473 6 1365 1408 1  1
16777484 7 1365 1280 1  1
16777485 7 1365 1408 1  1
16777496 6 1365 1536 1  1
16777497 6 1365 1664 1  1
16777508 7 1365 1536 1  1
16777509 7 1365 1664 1  1
16777520 6 1365 1792 1  1
16777521 6 1365 1920 1  1
16777532 7 1365 1792 1  1
16777533 7 1365 1920 1  1
16777544 6 1365 2048 1  1
16777545 6 1365 2176 1  1
16777556 7 1365 2048 1  1
16777557 7 1365 2176 1  1
16777568 6 1365 2304 1  1
16777569 6 1365 2432 1  1
16777580 7 1365 2304 1  1
16777581 7 1365 2432 1  1
16777592 6 1365 2560 1  1
16777593 6 1365 2688 1  1
16777604 7 1365 2560 1  1
16777605 7 1365 2688 1  1
16777616 6 1365 2816 1  1
16777617 6 1365 2944 1  1
16777628 7 1365 2816 1  1
16777629 7 1365 2944 1  1
16777640 6 1365 3072 1  1
16777641 6 1365 3200 1  1
16777652 7 1365 3072 1  1
16777653 7 1365 3200 1  1
16777664 6 1365 3328 1  1
16777665 6 1365 3456 1  1
16777676 7 1365 3328 1  1
16777677 7 1365 3456 1  1
16777688 6 1365 3584 1  1
16777689 6 1365 3712 1  1
16777700 7 1365 3584 1  1
16777701 7 1365 3712 1  1
16777712 6 1365 3840 1  1
16777713 6 1365 3968 1  1
16777724 7 1365 3840 1  1
16777725 7 1365 3968 1  1
16777736 8 1365 0 1  1
16777737 8 1365 128 1  1
16777748 9 1365 0 1  1
16777749 9 1365 128 1  1
16777760 8 1365 256 1  1
16777761 8 1365 384 1  1
16777772 9 1365 256 1  1
16777773 9 1365 384 1  1
16777784 8 1365 512 1  1
16777785 8 1365 640 1  1
16777796 9 1365 512 1  1
16777797 9 1365 640 1  1
16777808 8 1365 768 1  1
16777809 8 1365 896 1  1
16777820 9 1365 768 1  1
16777821 9 1365 896 1  1
16777832 8 1365 1024 1  1
16777833 8 1365 1152 1  1
16777844 9 1365 1024 1  1
16777845 9 1365 1152 1  1
16777856 8 1365 1280 1  1
16777857 8 1365 1408 1  1
16779596 1 1366 3392 1  1
16779597 1 1366 3488 1  1
16779608 0 1366 3584 1  1
16779609 0 1366 3712 1  1
16779620 1 1366 3680 1  1
16779621 1 1366 3808 1  1
16779632 0 1366 3840 1  1
16779633 0 1366 3968 1  1
16779644 1 1366 3936 1  1
16779645 1 1366 4064 1  1
16779669 3 1366 160 1  1
16779680 2 1366 288 1  1
16779681 2 1366 416 1  1
16779704 2 1366 608 1  1
16779705 2 1366 704 1  1
16779728 2 1366 768 1  1
16779740 3 1366 800 1  1
16779741 3 1366 896 1  1
16785680 0 1368 2816 1  1
16785681 0 1368 2944 1  1
16785692 1 1368 2816 1  1
16785693 1 1368 2944 1  1
16785788 1 1368 3840 1  1
16785789 1 1368 3968 1  1
16785800 2 1368 0 1  1
16785801 2 1368 128 1  1
16785908 3 1368 1024 0 2  2
16785909 3 1368 1152 0 2  2
16785920 2 1368 1280 0 2  2
16785921 2 1368 1408 0 2  2
16785932 3 1368 1280 0 0 2  2
16785933 3 1368 1408 0 0 2  2
16785944 2 1368 1536 0 2  2
16785945 2 1368 1664 0 2  2
16785956 3 1368 1536 0 2  2
16785957 3 1368 1664 0 2  2
16785968 2 1368 1792 0 0 2  2
16785969 2 1368 1920 0 0 2  2
16785980 3 1368 1792 0 2  2
16785981 3 1368 1920 0 2  2
16785992 2 1368 2048 0 2  2
16785993 2 1368 2176 0 2  2
16786004 3 1368 2048 0 0 2  2
16786005 3 1368 2176 0 0 2  2
16786016 2 1368 2304 0 2  2
16786017 2 1368 2432 0 2  2
16786028 3 1368 2304 0 2  2
16786029 3 1368 2432 0 2  2
16786040 2 1368 2560 0 0 2  2
16786041 2 1368 2688 0 0 2  2
16786052 3 1368 2560 0 0 2  2
16786053 3 1368 2688 0 0 2  2
16786064 2 1368 2816 0 0 2  2
16786065 2 1368 2944 0 0 2  2
16786076 3 1368 2816 0 0 2  2
16786077 3 1368 2944 0 0 2  2
16786088 2 1368 3072 0 0 2  2
16786089 2 1368 3200 0 0 2  2
16786100 3 1368 3072 0 0 2  2
16786101 3 1368 3200 0 0 2  2
16786112 2 1368 3328 0 0 2  2
16786113 2 1368 3456 0 0 2  2
16786124 3 1368 3328 2  2
16786125 3 1368 3456 2  2
16786136 2 1368 3584 3  3
16786137 2 1368 3712 2  2
16786160 2 1368 3840 2  2
16786161 2 1368 3968 2  2
16786172 3 1368 3840 2  2
16786173 3 1368 3968 2  2
16786196 5 1368 0 2  2
16786197 5 1368 128 2  2
16786208 4 1368 256 2  2
16786209 4 1368 384 2  2
16786232 4 1368 512 2  2
16786233 4 1368 640 2  2
16786244 5 1368 512 2  2
16786245 5 1368 640 2  2
16786497 4 1368 3520 1  1
31457324 1 2048 256 0 0 1  1
31457325 1 2048 384 0 0 1  1
31457348 1 2048 520 1  1
31457349 1 2048 648 1  1
31457444 1 2048 1536 0 0 0 1  1
31457445 1 2048 1672 0 0 0 1  1
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=841402 n_nop=840692 n_act=23 n_pre=9 n_req=345 n_rd=490 n_write=188 bw_util=0.001612
n_activity=4072 dram_eff=0.333
bk0: 30a 841092i bk1: 46a 841022i bk2: 54a 840645i bk3: 48a 840663i bk4: 20a 841327i bk5: 24a 841289i bk6: 64a 841218i bk7: 64a 841110i bk8: 24a 841326i bk9: 20a 841337i bk10: 0a 841399i bk11: 0a 841402i bk12: 32a 840954i bk13: 32a 841051i bk14: 16a 841100i bk15: 16a 841170i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0120097
Cache line map size: 245 
Addr Accesses
16777222 5 1365 2560 1  1
16777223 5 1365 2688 1  1
16777234 4 1365 2816 1  1
16777235 4 1365 2944 1  1
16777246 5 1365 2816 1  1
16777247 5 1365 2944 1  1
16777258 4 1365 3072 1  1
16777259 4 1365 3200 1  1
16777270 5 1365 3072 1  1
16777271 5 1365 3200 1  1
16777282 4 1365 3328 1  1
16777283 4 1365 3456 1  1
16777294 5 1365 3328 1  1
16777295 5 1365 3552 1  1
16777306 4 1365 3584 1  1
16777307 4 1365 3712 1  1
16777318 5 1365 3584 1  1
16777319 5 1365 3712 1  1
16777330 4 1365 3840 1  1
16777331 4 1365 3968 1  1
16777342 5 1365 3840 1  1
16777343 5 1365 3968 1  1
16777354 6 1365 0 1  1
16777355 6 1365 128 1  1
16777366 7 1365 0 1  1
16777367 7 1365 128 1  1
16777378 6 1365 256 1  1
16777379 6 1365 384 1  1
16777390 7 1365 256 1  1
16777391 7 1365 384 1  1
16777402 6 1365 512 1  1
16777403 6 1365 640 1  1
16777414 7 1365 512 1  1
16777415 7 1365 640 1  1
16777426 6 1365 768 1  1
16777427 6 1365 896 1  1
16777438 7 1365 832 1  1
16777439 7 1365 896 1  1
16777450 6 1365 1024 1  1
16777451 6 1365 1152 1  1
16777462 7 1365 1024 1  1
16777463 7 1365 1152 1  1
16777474 6 1365 1280 1  1
16777475 6 1365 1408 1  1
16777486 7 1365 1280 1  1
16777487 7 1365 1408 1  1
16777498 6 1365 1536 1  1
16777499 6 1365 1664 1  1
16777510 7 1365 1536 1  1
16777511 7 1365 1760 1  1
16777522 6 1365 1792 1  1
16777523 6 1365 1920 1  1
16777534 7 1365 1792 1  1
16777535 7 1365 1920 1  1
16777546 6 1365 2048 1  1
16777547 6 1365 2176 1  1
16777558 7 1365 2048 1  1
16777559 7 1365 2240 1  1
16777570 6 1365 2304 1  1
16777571 6 1365 2432 1  1
16777582 7 1365 2304 1  1
16777583 7 1365 2432 1  1
16777594 6 1365 2560 1  1
16777595 6 1365 2688 1  1
16777606 7 1365 2560 1  1
16777607 7 1365 2688 1  1
16777618 6 1365 2816 1  1
16777619 6 1365 2944 1  1
16777630 7 1365 2816 1  1
16777631 7 1365 2944 1  1
16777642 6 1365 3072 1  1
16777643 6 1365 3200 1  1
16777654 7 1365 3136 1  1
16777655 7 1365 3200 1  1
16777666 6 1365 3328 1  1
16777667 6 1365 3456 1  1
16777678 7 1365 3328 1  1
16777679 7 1365 3456 1  1
16777690 6 1365 3584 1  1
16777691 6 1365 3712 1  1
16777702 7 1365 3584 1  1
16777703 7 1365 3712 1  1
16777714 6 1365 3840 1  1
16777715 6 1365 3968 1  1
16777726 7 1365 3840 1  1
16777727 7 1365 4064 1  1
16777738 8 1365 0 1  1
16777739 8 1365 128 1  1
16777750 9 1365 0 1  1
16777751 9 1365 128 1  1
16777762 8 1365 256 1  1
16777763 8 1365 384 1  1
16777774 9 1365 256 1  1
16777775 9 1365 448 1  1
16777786 8 1365 512 1  1
16777787 8 1365 640 1  1
16777798 9 1365 512 1  1
16777799 9 1365 640 1  1
16777810 8 1365 768 1  1
16777811 8 1365 896 1  1
16777822 9 1365 768 1  1
16777823 9 1365 896 1  1
16777834 8 1365 1024 1  1
16777835 8 1365 1152 1  1
16777846 9 1365 1024 1  1
16777847 9 1365 1152 1  1
16777858 8 1365 1280 1  1
16777859 8 1365 1408 1  1
16778518 13 1365 0 2  2
16778519 13 1365 128 2  2
16778530 12 1365 256 2  2
16778531 12 1365 384 2  2
16778554 12 1365 512 2  2
16778555 12 1365 640 2  2
16778566 13 1365 512 2  2
16778567 13 1365 640 2  2
16778590 13 1365 768 2  2
16778591 13 1365 992 2  2
16778602 12 1365 1024 2  2
16778603 12 1365 1152 2  2
16778626 12 1365 1280 2  2
16778627 12 1365 1408 2  2
16778638 13 1365 1280 2  2
16778639 13 1365 1408 2  2
16778734 13 1365 2304 2  2
16778735 13 1365 2432 2  2
16778746 12 1365 2560 2  2
16778747 12 1365 2688 2  2
16778770 12 1365 2816 2  2
16778771 12 1365 2944 2  2
16778782 13 1365 2816 2  2
16778783 13 1365 2944 2  2
16778806 13 1365 3072 2  2
16778807 13 1365 3296 2  2
16778818 12 1365 3328 2  2
16778819 12 1365 3456 2  2
16778842 12 1365 3584 2  2
16778843 12 1365 3712 2  2
16778854 13 1365 3584 2  2
16778855 13 1365 3712 2  2
16778950 15 1365 512 2  2
16778951 15 1365 640 2  2
16778962 14 1365 768 2  2
16778963 14 1365 896 2  2
16778986 14 1365 1024 2  2
16778987 14 1365 1152 2  2
16778998 15 1365 1024 2  2
16778999 15 1365 1152 2  2
16779022 15 1365 1280 2  2
16779023 15 1365 1504 2  2
16779034 14 1365 1536 2  2
16779035 14 1365 1664 2  2
16779058 14 1365 1792 2  2
16779059 14 1365 1920 2  2
16779070 15 1365 1792 2  2
16779071 15 1365 1920 2  2
16779382 1 1366 1024 2  2
16779383 1 1366 1152 2  2
16779394 0 1366 1280 2  2
16779395 0 1366 1408 2  2
16779418 0 1366 1536 2  2
16779419 0 1366 1664 2  2
16779430 1 1366 1536 2  2
16779431 1 1366 1664 2  2
16779454 1 1366 1792 2  2
16779455 1 1366 2016 2  2
16779466 0 1366 2048 2  2
16779467 0 1366 2176 2  2
16779490 0 1366 2304 2  2
16779491 0 1366 2432 2  2
16779502 1 1366 2304 2  2
16779503 1 1366 2432 2  2
16779598 1 1366 3328 1  1
16779599 1 1366 3456 1  1
16779610 0 1366 3648 1  1
16779611 0 1366 3808 1  1
16779622 1 1366 3584 1  1
16779623 1 1366 3712 1  1
16779634 0 1366 3840 1  1
16779635 0 1366 4032 1  1
16779646 1 1366 3904 1  1
16779647 1 1366 3968 1  1
16779670 3 1366 32 1  1
16779671 3 1366 224 1  1
16779682 2 1366 256 1  1
16779694 3 1366 352 1  1
16779695 3 1366 448 1  1
16779706 2 1366 576 1  1
16779707 2 1366 672 1  1
16779730 2 1366 768 1  1
16779731 2 1366 896 1  1
16779742 3 1366 768 1  1
16779743 3 1366 896 1  1
16779826 2 1366 1824 1  1
16779827 2 1366 1920 1  1
16785682 0 1368 2816 1  1
16785683 0 1368 2944 1  1
16785694 1 1368 2816 1  1
16785695 1 1368 2944 1  1
16785790 1 1368 3840 1  1
16785791 1 1368 3968 1  1
16785802 2 1368 0 1  1
16785803 2 1368 128 1  1
16785910 3 1368 1024 0 0 2  2
16785911 3 1368 1152 0 0 2  2
16785922 2 1368 1280 0 0 2  2
16785923 2 1368 1408 0 0 2  2
16785934 3 1368 1280 0 0 2  2
16785935 3 1368 1408 0 0 2  2
16785946 2 1368 1536 0 0 2  2
16785947 2 1368 1664 0 0 2  2
16785958 3 1368 1536 0 0 2  2
16785959 3 1368 1664 0 0 2  2
16785970 2 1368 1792 0 0 2  2
16785971 2 1368 1920 0 0 2  2
16785982 3 1368 1792 0 0 2  2
16785983 3 1368 1920 0 0 2  2
16785994 2 1368 2048 0 0 2  2
16785995 2 1368 2176 0 0 2  2
16786006 3 1368 2048 0 0 2  2
16786007 3 1368 2176 0 0 2  2
16786018 2 1368 2304 0 0 2  2
16786019 2 1368 2432 0 0 2  2
16786030 3 1368 2304 0 0 2  2
16786031 3 1368 2432 0 0 2  2
16786042 2 1368 2560 0 0 2  2
16786043 2 1368 2688 0 0 2  2
16786054 3 1368 2560 0 0 2  2
16786055 3 1368 2688 0 0 2  2
16786066 2 1368 2816 0 0 2  2
16786067 2 1368 2944 0 0 2  2
16786078 3 1368 2816 0 0 2  2
16786079 3 1368 2944 0 0 2  2
16786090 2 1368 3072 0 0 2  2
16786091 2 1368 3200 0 0 2  2
16786102 3 1368 3072 0 0 2  2
16786103 3 1368 3200 0 0 2  2
16786114 2 1368 3328 0 0 2  2
16786115 2 1368 3456 0 0 2  2
31457315 0 2048 440 0 1  1
31457326 1 2048 336 0 0 1  1
31457350 1 2048 520 1  1
31457351 1 2048 648 1  1
31457446 1 2048 1544 0 0 0 1  1
31457447 1 2048 1752 0 0 0 1  1

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1763, Miss = 132, Miss_rate = 0.075, Pending_hits = 22, Reservation_fails = 413
L2_cache_bank[1]: Access = 1782, Miss = 132, Miss_rate = 0.074, Pending_hits = 24, Reservation_fails = 610
L2_cache_bank[2]: Access = 1189, Miss = 99, Miss_rate = 0.083, Pending_hits = 15, Reservation_fails = 209
L2_cache_bank[3]: Access = 1102, Miss = 100, Miss_rate = 0.091, Pending_hits = 20, Reservation_fails = 351
L2_cache_bank[4]: Access = 1720, Miss = 123, Miss_rate = 0.072, Pending_hits = 14, Reservation_fails = 114
L2_cache_bank[5]: Access = 1609, Miss = 129, Miss_rate = 0.080, Pending_hits = 27, Reservation_fails = 449
L2_cache_bank[6]: Access = 1737, Miss = 127, Miss_rate = 0.073, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[7]: Access = 2087, Miss = 133, Miss_rate = 0.064, Pending_hits = 24, Reservation_fails = 316
L2_cache_bank[8]: Access = 1021, Miss = 94, Miss_rate = 0.092, Pending_hits = 11, Reservation_fails = 109
L2_cache_bank[9]: Access = 1082, Miss = 99, Miss_rate = 0.091, Pending_hits = 26, Reservation_fails = 324
L2_cache_bank[10]: Access = 1868, Miss = 120, Miss_rate = 0.064, Pending_hits = 6, Reservation_fails = 125
L2_cache_bank[11]: Access = 1669, Miss = 125, Miss_rate = 0.075, Pending_hits = 28, Reservation_fails = 481
L2_total_cache_accesses = 18629
L2_total_cache_misses = 1413
L2_total_cache_miss_rate = 0.0758
L2_total_cache_pending_hits = 231
L2_total_cache_reservation_fails = 3501
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 15777
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 106
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 834
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 525
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 76
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 309
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 898
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 14
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 536
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 234
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 102
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 40
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2667
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=87177
icnt_total_pkts_simt_to_mem=23901
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = nan
	minimum = nan
	maximum = nan
Network latency average = nan
	minimum = nan
	maximum = nan
Slowest packet = -1
Flit latency average = nan
	minimum = nan
	maximum = nan
Slowest flit = -1
Fragmentation average = nan
	minimum = nan
	maximum = nan
Injected packet rate average = nan
	minimum = nan (at node 0)
	maximum = nan (at node 0)
Accepted packet rate average = nan
	minimum = nan (at node 0)
	maximum = nan (at node 0)
Injected flit rate average = nan
	minimum = nan (at node 0)
	maximum = nan (at node 0)
Accepted flit rate average= nan
	minimum = nan (at node 0)
	maximum = nan (at node 0)
Injected packet length average = nan
Accepted packet length average = nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = nan (1 samples)
	minimum = nan (1 samples)
	maximum = nan (1 samples)
Network latency average = nan (1 samples)
	minimum = nan (1 samples)
	maximum = nan (1 samples)
Flit latency average = nan (1 samples)
	minimum = nan (1 samples)
	maximum = nan (1 samples)
Fragmentation average = nan (1 samples)
	minimum = nan (1 samples)
	maximum = nan (1 samples)
Injected packet rate average = nan (1 samples)
	minimum = nan (1 samples)
	maximum = nan (1 samples)
Accepted packet rate average = nan (1 samples)
	minimum = nan (1 samples)
	maximum = nan (1 samples)
Injected flit rate average = nan (1 samples)
	minimum = nan (1 samples)
	maximum = nan (1 samples)
Accepted flit rate average = nan (1 samples)
	minimum = nan (1 samples)
	maximum = nan (1 samples)
Injected packet size average = nan (1 samples)
Accepted packet size average = nan (1 samples)
Hops average = nan (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
