Running: /home/anjalee/Programs/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o /home/anjalee/Documents/XilinxProjects/Traffic-Light-Controller-Simulation/TestWalkRegister_isim_beh.exe -prj /home/anjalee/Documents/XilinxProjects/Traffic-Light-Controller-Simulation/TestWalkRegister_beh.prj work.TestWalkRegister work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "/home/anjalee/Documents/XilinxProjects/Traffic-Light-Controller-Simulation/WalkRegister.v" into library work
Analyzing Verilog file "/home/anjalee/Documents/XilinxProjects/Traffic-Light-Controller-Simulation/TestWalkRegister.v" into library work
Analyzing Verilog file "/home/anjalee/Programs/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 94676 KB
Fuse CPU Usage: 1210 ms
Compiling module WalkRegister
Compiling module TestWalkRegister
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable /home/anjalee/Documents/XilinxProjects/Traffic-Light-Controller-Simulation/TestWalkRegister_isim_beh.exe
Fuse Memory Usage: 654852 KB
Fuse CPU Usage: 1230 ms
GCC CPU Usage: 370 ms
