78086386b3d1 ("clk: tegra: Don't allow zero clock rate for PLLs")
