{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 157 04/27/2011 SJ Full Version " "Info: Version 11.0 Build 157 04/27/2011 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 30 21:04:33 2017 " "Info: Processing started: Thu Mar 30 21:04:33 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CU -c CU " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CU -c CU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cu.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file cu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CU-behav " "Info: Found design unit 1: CU-behav" {  } { { "CU.vhd" "" { Text "E:/projects/VHDL/MyCPU1_ISE/MyCPU1/quartus_test/CU/CU.vhd" 49 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CU " "Info: Found entity 1: CU" {  } { { "CU.vhd" "" { Text "E:/projects/VHDL/MyCPU1_ISE/MyCPU1/quartus_test/CU/CU.vhd" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "CU " "Info: Elaborating entity \"CU\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MicroInstructionAddrTable2 CU.vhd(58) " "Warning (10541): VHDL Signal Declaration warning at CU.vhd(58): used implicit default value for signal \"MicroInstructionAddrTable2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CU.vhd" "" { Text "E:/projects/VHDL/MyCPU1_ISE/MyCPU1/quartus_test/CU/CU.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_DEFAULT_INITIAL_VALUE" "ROM_FILE_STATUS CU.vhd(69) " "Warning (10543): VHDL Variable Declaration warning at CU.vhd(69): used default initial value for variable \"ROM_FILE_STATUS\" because variable was never assigned a value or an initial value expression. Use of default initial value may introduce unintended design optimizations." {  } { { "CU.vhd" "" { Text "E:/projects/VHDL/MyCPU1_ISE/MyCPU1/quartus_test/CU/CU.vhd" 69 0 0 } }  } 0 10543 "VHDL Variable Declaration warning at %2!s!: used default initial value for variable \"%1!s!\" because variable was never assigned a value or an initial value expression. Use of default initial value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_DEFAULT_INITIAL_VALUE" "ROM_FILE_STATUS CU.vhd(86) " "Warning (10543): VHDL Variable Declaration warning at CU.vhd(86): used default initial value for variable \"ROM_FILE_STATUS\" because variable was never assigned a value or an initial value expression. Use of default initial value may introduce unintended design optimizations." {  } { { "CU.vhd" "" { Text "E:/projects/VHDL/MyCPU1_ISE/MyCPU1/quartus_test/CU/CU.vhd" 86 0 0 } }  } 0 10543 "VHDL Variable Declaration warning at %2!s!: used default initial value for variable \"%1!s!\" because variable was never assigned a value or an initial value expression. Use of default initial value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_DEFAULT_INITIAL_VALUE" "ROM_FILE_STATUS CU.vhd(103) " "Warning (10543): VHDL Variable Declaration warning at CU.vhd(103): used default initial value for variable \"ROM_FILE_STATUS\" because variable was never assigned a value or an initial value expression. Use of default initial value may introduce unintended design optimizations." {  } { { "CU.vhd" "" { Text "E:/projects/VHDL/MyCPU1_ISE/MyCPU1/quartus_test/CU/CU.vhd" 103 0 0 } }  } 0 10543 "VHDL Variable Declaration warning at %2!s!: used default initial value for variable \"%1!s!\" because variable was never assigned a value or an initial value expression. Use of default initial value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "initiation CU.vhd(120) " "Warning (10492): VHDL Process Statement warning at CU.vhd(120): signal \"initiation\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU.vhd" "" { Text "E:/projects/VHDL/MyCPU1_ISE/MyCPU1/quartus_test/CU/CU.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "instruction_done GND " "Warning (13410): Pin \"instruction_done\" is stuck at GND" {  } { { "CU.vhd" "" { Text "E:/projects/VHDL/MyCPU1_ISE/MyCPU1/quartus_test/CU/CU.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "write_PC GND " "Warning (13410): Pin \"write_PC\" is stuck at GND" {  } { { "CU.vhd" "" { Text "E:/projects/VHDL/MyCPU1_ISE/MyCPU1/quartus_test/CU/CU.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "allow_PC_BUS GND " "Warning (13410): Pin \"allow_PC_BUS\" is stuck at GND" {  } { { "CU.vhd" "" { Text "E:/projects/VHDL/MyCPU1_ISE/MyCPU1/quartus_test/CU/CU.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "write_IR GND " "Warning (13410): Pin \"write_IR\" is stuck at GND" {  } { { "CU.vhd" "" { Text "E:/projects/VHDL/MyCPU1_ISE/MyCPU1/quartus_test/CU/CU.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "write_RF GND " "Warning (13410): Pin \"write_RF\" is stuck at GND" {  } { { "CU.vhd" "" { Text "E:/projects/VHDL/MyCPU1_ISE/MyCPU1/quartus_test/CU/CU.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "oe_RF GND " "Warning (13410): Pin \"oe_RF\" is stuck at GND" {  } { { "CU.vhd" "" { Text "E:/projects/VHDL/MyCPU1_ISE/MyCPU1/quartus_test/CU/CU.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_type_select\[0\] GND " "Warning (13410): Pin \"reg_type_select\[0\]\" is stuck at GND" {  } { { "CU.vhd" "" { Text "E:/projects/VHDL/MyCPU1_ISE/MyCPU1/quartus_test/CU/CU.vhd" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_type_select\[1\] GND " "Warning (13410): Pin \"reg_type_select\[1\]\" is stuck at GND" {  } { { "CU.vhd" "" { Text "E:/projects/VHDL/MyCPU1_ISE/MyCPU1/quartus_test/CU/CU.vhd" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "write_MAR GND " "Warning (13410): Pin \"write_MAR\" is stuck at GND" {  } { { "CU.vhd" "" { Text "E:/projects/VHDL/MyCPU1_ISE/MyCPU1/quartus_test/CU/CU.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "write_MDR GND " "Warning (13410): Pin \"write_MDR\" is stuck at GND" {  } { { "CU.vhd" "" { Text "E:/projects/VHDL/MyCPU1_ISE/MyCPU1/quartus_test/CU/CU.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "MDR_data_select GND " "Warning (13410): Pin \"MDR_data_select\" is stuck at GND" {  } { { "CU.vhd" "" { Text "E:/projects/VHDL/MyCPU1_ISE/MyCPU1/quartus_test/CU/CU.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "allow_MDR_BUS GND " "Warning (13410): Pin \"allow_MDR_BUS\" is stuck at GND" {  } { { "CU.vhd" "" { Text "E:/projects/VHDL/MyCPU1_ISE/MyCPU1/quartus_test/CU/CU.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "write_MEM GND " "Warning (13410): Pin \"write_MEM\" is stuck at GND" {  } { { "CU.vhd" "" { Text "E:/projects/VHDL/MyCPU1_ISE/MyCPU1/quartus_test/CU/CU.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "read_MEM GND " "Warning (13410): Pin \"read_MEM\" is stuck at GND" {  } { { "CU.vhd" "" { Text "E:/projects/VHDL/MyCPU1_ISE/MyCPU1/quartus_test/CU/CU.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "write_LA GND " "Warning (13410): Pin \"write_LA\" is stuck at GND" {  } { { "CU.vhd" "" { Text "E:/projects/VHDL/MyCPU1_ISE/MyCPU1/quartus_test/CU/CU.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "write_LB GND " "Warning (13410): Pin \"write_LB\" is stuck at GND" {  } { { "CU.vhd" "" { Text "E:/projects/VHDL/MyCPU1_ISE/MyCPU1/quartus_test/CU/CU.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "allow_ALU_BUS GND " "Warning (13410): Pin \"allow_ALU_BUS\" is stuck at GND" {  } { { "CU.vhd" "" { Text "E:/projects/VHDL/MyCPU1_ISE/MyCPU1/quartus_test/CU/CU.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_op\[0\] GND " "Warning (13410): Pin \"alu_op\[0\]\" is stuck at GND" {  } { { "CU.vhd" "" { Text "E:/projects/VHDL/MyCPU1_ISE/MyCPU1/quartus_test/CU/CU.vhd" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_op\[1\] GND " "Warning (13410): Pin \"alu_op\[1\]\" is stuck at GND" {  } { { "CU.vhd" "" { Text "E:/projects/VHDL/MyCPU1_ISE/MyCPU1/quartus_test/CU/CU.vhd" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_op\[2\] GND " "Warning (13410): Pin \"alu_op\[2\]\" is stuck at GND" {  } { { "CU.vhd" "" { Text "E:/projects/VHDL/MyCPU1_ISE/MyCPU1/quartus_test/CU/CU.vhd" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_op\[3\] GND " "Warning (13410): Pin \"alu_op\[3\]\" is stuck at GND" {  } { { "CU.vhd" "" { Text "E:/projects/VHDL/MyCPU1_ISE/MyCPU1/quartus_test/CU/CU.vhd" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_op\[4\] GND " "Warning (13410): Pin \"alu_op\[4\]\" is stuck at GND" {  } { { "CU.vhd" "" { Text "E:/projects/VHDL/MyCPU1_ISE/MyCPU1/quartus_test/CU/CU.vhd" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_op\[5\] GND " "Warning (13410): Pin \"alu_op\[5\]\" is stuck at GND" {  } { { "CU.vhd" "" { Text "E:/projects/VHDL/MyCPU1_ISE/MyCPU1/quartus_test/CU/CU.vhd" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_op_select GND " "Warning (13410): Pin \"alu_op_select\" is stuck at GND" {  } { { "CU.vhd" "" { Text "E:/projects/VHDL/MyCPU1_ISE/MyCPU1/quartus_test/CU/CU.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_data_select\[0\] GND " "Warning (13410): Pin \"pc_data_select\[0\]\" is stuck at GND" {  } { { "CU.vhd" "" { Text "E:/projects/VHDL/MyCPU1_ISE/MyCPU1/quartus_test/CU/CU.vhd" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_data_select\[1\] GND " "Warning (13410): Pin \"pc_data_select\[1\]\" is stuck at GND" {  } { { "CU.vhd" "" { Text "E:/projects/VHDL/MyCPU1_ISE/MyCPU1/quartus_test/CU/CU.vhd" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LB_data_select\[0\] GND " "Warning (13410): Pin \"LB_data_select\[0\]\" is stuck at GND" {  } { { "CU.vhd" "" { Text "E:/projects/VHDL/MyCPU1_ISE/MyCPU1/quartus_test/CU/CU.vhd" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LB_data_select\[1\] GND " "Warning (13410): Pin \"LB_data_select\[1\]\" is stuck at GND" {  } { { "CU.vhd" "" { Text "E:/projects/VHDL/MyCPU1_ISE/MyCPU1/quartus_test/CU/CU.vhd" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "allow_Imme_Shamt_to_Bus GND " "Warning (13410): Pin \"allow_Imme_Shamt_to_Bus\" is stuck at GND" {  } { { "CU.vhd" "" { Text "E:/projects/VHDL/MyCPU1_ISE/MyCPU1/quartus_test/CU/CU.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Warning: Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "flag_zero " "Warning (15610): No output dependent on input pin \"flag_zero\"" {  } { { "CU.vhd" "" { Text "E:/projects/VHDL/MyCPU1_ISE/MyCPU1/quartus_test/CU/CU.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opcode\[0\] " "Warning (15610): No output dependent on input pin \"opcode\[0\]\"" {  } { { "CU.vhd" "" { Text "E:/projects/VHDL/MyCPU1_ISE/MyCPU1/quartus_test/CU/CU.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opcode\[1\] " "Warning (15610): No output dependent on input pin \"opcode\[1\]\"" {  } { { "CU.vhd" "" { Text "E:/projects/VHDL/MyCPU1_ISE/MyCPU1/quartus_test/CU/CU.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opcode\[2\] " "Warning (15610): No output dependent on input pin \"opcode\[2\]\"" {  } { { "CU.vhd" "" { Text "E:/projects/VHDL/MyCPU1_ISE/MyCPU1/quartus_test/CU/CU.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opcode\[3\] " "Warning (15610): No output dependent on input pin \"opcode\[3\]\"" {  } { { "CU.vhd" "" { Text "E:/projects/VHDL/MyCPU1_ISE/MyCPU1/quartus_test/CU/CU.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opcode\[4\] " "Warning (15610): No output dependent on input pin \"opcode\[4\]\"" {  } { { "CU.vhd" "" { Text "E:/projects/VHDL/MyCPU1_ISE/MyCPU1/quartus_test/CU/CU.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opcode\[5\] " "Warning (15610): No output dependent on input pin \"opcode\[5\]\"" {  } { { "CU.vhd" "" { Text "E:/projects/VHDL/MyCPU1_ISE/MyCPU1/quartus_test/CU/CU.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_ready " "Warning (15610): No output dependent on input pin \"mem_ready\"" {  } { { "CU.vhd" "" { Text "E:/projects/VHDL/MyCPU1_ISE/MyCPU1/quartus_test/CU/CU.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK " "Warning (15610): No output dependent on input pin \"CLK\"" {  } { { "CU.vhd" "" { Text "E:/projects/VHDL/MyCPU1_ISE/MyCPU1/quartus_test/CU/CU.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "initiation " "Warning (15610): No output dependent on input pin \"initiation\"" {  } { { "CU.vhd" "" { Text "E:/projects/VHDL/MyCPU1_ISE/MyCPU1/quartus_test/CU/CU.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "39 " "Info: Implemented 39 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Info: Implemented 10 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Info: Implemented 29 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 46 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "330 " "Info: Peak virtual memory: 330 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 30 21:04:34 2017 " "Info: Processing ended: Thu Mar 30 21:04:34 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
