library ieee;
use ieee.std_logic_1164.all;

entity Shameem_Azwad_02_28_22_test_two_bit_equal is
end Shameem_Azwad_02_28_22_test_two_bit_equal;

architecture arch_test of Shameem_Azwad_02_28_22_test_two_bit_equal is
component Shameem_Azwad_02_28_22_two_bit_equal
	port ( a, b : in std_logic_vector(1 downto 0);
		aeqb : out std_logic);
end component;
signal p1, p0 : std_logic_vector(1 downto 0);
signal pout : std_logic;
signal error : std_logic := '0';
	begin
	uut: Shameem_Azwad_02_28_22_two_bit_equal port map(a => p0, b=> p1, aeqb => pout);
	process
		begin
		p0 <= "00";
		p1 <= "00";
		wait for 1 ns;
		if (pout = '0') 
			then error <= '1';
		end if;
		wait for 200 ns;
			p0 <= "01";
		p1 <= "00";
		wait for 1 ns;
		if (pout = '1') then
			error <= '1';
		end if;
		wait for 200 ns;
		p0 <= "01";
		p1 <= "11";
		wait for 1 ns;
		if (pout = '1') then
			error <= '1';
		end if;
		wait for 200 ns;
		p0 <= "11";
		p1 <= "00";
		wait for 1 ns;
		if (pout = '1') then
			error <= '1';
		end if;
		wait for 200 ns;
		p0 <= "11";
		p1 <= "11";
		wait for 1 ns;
		if (pout = '0') then
			error <= '1';
		end if;
		wait for 200 ns;
		p0 <= "10";
		p1 <= "11";
		wait for 1 ns;
		if (pout = '1') then
		error <= '1';
		end if;
		wait for 200 ns;
		p0 <= "10";
		p1 <= "10";
		wait for 1 ns;
		if (pout = '0') then
			error <= '1';
		end if;
		wait for 200 ns;
		p0 <= "11";
		p1 <= "01";
		wait for 1 ns;
		if (pout = '1') then
			error <= '1';
		end if;
		wait for 200 ns;
		if (error = '0') then
			report "No errors detected. Simulation successful" severity failure;
		else
			report "Error detected" severity failure;
		end if;
	end process;
end arch_test;