{
  "module_name": "cx18-av-core.h",
  "hash_id": "006f72ef6cb5247782a4f21d7beb0a8f1110a16286398791d01b233553bf6a01",
  "original_prompt": "Ingested from linux-6.6.14/drivers/media/pci/cx18/cx18-av-core.h",
  "human_readable_source": " \n \n\n#ifndef _CX18_AV_CORE_H_\n#define _CX18_AV_CORE_H_\n\n#include <media/v4l2-device.h>\n#include <media/v4l2-ctrls.h>\n\nstruct cx18;\n\nenum cx18_av_video_input {\n\t \n\tCX18_AV_COMPOSITE1 = 1,\n\tCX18_AV_COMPOSITE2,\n\tCX18_AV_COMPOSITE3,\n\tCX18_AV_COMPOSITE4,\n\tCX18_AV_COMPOSITE5,\n\tCX18_AV_COMPOSITE6,\n\tCX18_AV_COMPOSITE7,\n\tCX18_AV_COMPOSITE8,\n\n\t \n\tCX18_AV_SVIDEO_LUMA1 = 0x10,\n\tCX18_AV_SVIDEO_LUMA2 = 0x20,\n\tCX18_AV_SVIDEO_LUMA3 = 0x30,\n\tCX18_AV_SVIDEO_LUMA4 = 0x40,\n\tCX18_AV_SVIDEO_LUMA5 = 0x50,\n\tCX18_AV_SVIDEO_LUMA6 = 0x60,\n\tCX18_AV_SVIDEO_LUMA7 = 0x70,\n\tCX18_AV_SVIDEO_LUMA8 = 0x80,\n\tCX18_AV_SVIDEO_CHROMA4 = 0x400,\n\tCX18_AV_SVIDEO_CHROMA5 = 0x500,\n\tCX18_AV_SVIDEO_CHROMA6 = 0x600,\n\tCX18_AV_SVIDEO_CHROMA7 = 0x700,\n\tCX18_AV_SVIDEO_CHROMA8 = 0x800,\n\n\t \n\tCX18_AV_SVIDEO1 = 0x510,\n\tCX18_AV_SVIDEO2 = 0x620,\n\tCX18_AV_SVIDEO3 = 0x730,\n\tCX18_AV_SVIDEO4 = 0x840,\n\n\t \n\tCX18_AV_COMPONENT_LUMA1 = 0x1000,\n\tCX18_AV_COMPONENT_LUMA2 = 0x2000,\n\tCX18_AV_COMPONENT_LUMA3 = 0x3000,\n\tCX18_AV_COMPONENT_LUMA4 = 0x4000,\n\tCX18_AV_COMPONENT_LUMA5 = 0x5000,\n\tCX18_AV_COMPONENT_LUMA6 = 0x6000,\n\tCX18_AV_COMPONENT_LUMA7 = 0x7000,\n\tCX18_AV_COMPONENT_LUMA8 = 0x8000,\n\tCX18_AV_COMPONENT_R_CHROMA4 = 0x40000,\n\tCX18_AV_COMPONENT_R_CHROMA5 = 0x50000,\n\tCX18_AV_COMPONENT_R_CHROMA6 = 0x60000,\n\tCX18_AV_COMPONENT_B_CHROMA7 = 0x700000,\n\tCX18_AV_COMPONENT_B_CHROMA8 = 0x800000,\n\n\t \n\tCX18_AV_COMPONENT1 = 0x861000,\n};\n\nenum cx18_av_audio_input {\n\t \n\tCX18_AV_AUDIO_SERIAL1,\n\tCX18_AV_AUDIO_SERIAL2,\n\tCX18_AV_AUDIO4 = 4,\n\tCX18_AV_AUDIO5,\n\tCX18_AV_AUDIO6,\n\tCX18_AV_AUDIO7,\n\tCX18_AV_AUDIO8,\n};\n\nstruct cx18_av_state {\n\tstruct v4l2_subdev sd;\n\tstruct v4l2_ctrl_handler hdl;\n\tstruct v4l2_ctrl *volume;\n\tint radio;\n\tv4l2_std_id std;\n\tenum cx18_av_video_input vid_input;\n\tenum cx18_av_audio_input aud_input;\n\tu32 audclk_freq;\n\tint audmode;\n\tu32 rev;\n\tint is_initialized;\n\n\t \n\tint slicer_line_delay;\n\tint slicer_line_offset;\n};\n\n\n \n#define CXADEC_CHIP_TYPE_TIGER     0x837\n#define CXADEC_CHIP_TYPE_MAKO      0x843\n\n#define CXADEC_HOST_REG1           0x000\n#define CXADEC_HOST_REG2           0x001\n\n#define CXADEC_CHIP_CTRL           0x100\n#define CXADEC_AFE_CTRL            0x104\n#define CXADEC_PLL_CTRL1           0x108\n#define CXADEC_VID_PLL_FRAC        0x10C\n#define CXADEC_AUX_PLL_FRAC        0x110\n#define CXADEC_PIN_CTRL1           0x114\n#define CXADEC_PIN_CTRL2           0x118\n#define CXADEC_PIN_CFG1            0x11C\n#define CXADEC_PIN_CFG2            0x120\n\n#define CXADEC_PIN_CFG3            0x124\n#define CXADEC_I2S_MCLK            0x127\n\n#define CXADEC_AUD_LOCK1           0x128\n#define CXADEC_AUD_LOCK2           0x12C\n#define CXADEC_POWER_CTRL          0x130\n#define CXADEC_AFE_DIAG_CTRL1      0x134\n#define CXADEC_AFE_DIAG_CTRL2      0x138\n#define CXADEC_AFE_DIAG_CTRL3      0x13C\n#define CXADEC_PLL_DIAG_CTRL       0x140\n#define CXADEC_TEST_CTRL1          0x144\n#define CXADEC_TEST_CTRL2          0x148\n#define CXADEC_BIST_STAT           0x14C\n#define CXADEC_DLL1_DIAG_CTRL      0x158\n#define CXADEC_DLL2_DIAG_CTRL      0x15C\n\n \n#define CXADEC_IR_CTRL_REG         0x200\n#define CXADEC_IR_TXCLK_REG        0x204\n#define CXADEC_IR_RXCLK_REG        0x208\n#define CXADEC_IR_CDUTY_REG        0x20C\n#define CXADEC_IR_STAT_REG         0x210\n#define CXADEC_IR_IRQEN_REG        0x214\n#define CXADEC_IR_FILTER_REG       0x218\n#define CXADEC_IR_FIFO_REG         0x21C\n\n \n#define CXADEC_MODE_CTRL           0x400\n#define CXADEC_OUT_CTRL1           0x404\n#define CXADEC_OUT_CTRL2           0x408\n#define CXADEC_GEN_STAT            0x40C\n#define CXADEC_INT_STAT_MASK       0x410\n#define CXADEC_LUMA_CTRL           0x414\n\n#define CXADEC_BRIGHTNESS_CTRL_BYTE 0x414\n#define CXADEC_CONTRAST_CTRL_BYTE  0x415\n#define CXADEC_LUMA_CTRL_BYTE_3    0x416\n\n#define CXADEC_HSCALE_CTRL         0x418\n#define CXADEC_VSCALE_CTRL         0x41C\n\n#define CXADEC_CHROMA_CTRL         0x420\n\n#define CXADEC_USAT_CTRL_BYTE      0x420\n#define CXADEC_VSAT_CTRL_BYTE      0x421\n#define CXADEC_HUE_CTRL_BYTE       0x422\n\n#define CXADEC_VBI_LINE_CTRL1      0x424\n#define CXADEC_VBI_LINE_CTRL2      0x428\n#define CXADEC_VBI_LINE_CTRL3      0x42C\n#define CXADEC_VBI_LINE_CTRL4      0x430\n#define CXADEC_VBI_LINE_CTRL5      0x434\n#define CXADEC_VBI_FC_CFG          0x438\n#define CXADEC_VBI_MISC_CFG1       0x43C\n#define CXADEC_VBI_MISC_CFG2       0x440\n#define CXADEC_VBI_PAY1            0x444\n#define CXADEC_VBI_PAY2            0x448\n#define CXADEC_VBI_CUST1_CFG1      0x44C\n#define CXADEC_VBI_CUST1_CFG2      0x450\n#define CXADEC_VBI_CUST1_CFG3      0x454\n#define CXADEC_VBI_CUST2_CFG1      0x458\n#define CXADEC_VBI_CUST2_CFG2      0x45C\n#define CXADEC_VBI_CUST2_CFG3      0x460\n#define CXADEC_VBI_CUST3_CFG1      0x464\n#define CXADEC_VBI_CUST3_CFG2      0x468\n#define CXADEC_VBI_CUST3_CFG3      0x46C\n#define CXADEC_HORIZ_TIM_CTRL      0x470\n#define CXADEC_VERT_TIM_CTRL       0x474\n#define CXADEC_SRC_COMB_CFG        0x478\n#define CXADEC_CHROMA_VBIOFF_CFG   0x47C\n#define CXADEC_FIELD_COUNT         0x480\n#define CXADEC_MISC_TIM_CTRL       0x484\n#define CXADEC_DFE_CTRL1           0x488\n#define CXADEC_DFE_CTRL2           0x48C\n#define CXADEC_DFE_CTRL3           0x490\n#define CXADEC_PLL_CTRL2           0x494\n#define CXADEC_HTL_CTRL            0x498\n#define CXADEC_COMB_CTRL           0x49C\n#define CXADEC_CRUSH_CTRL          0x4A0\n#define CXADEC_SOFT_RST_CTRL       0x4A4\n#define CXADEC_MV_DT_CTRL2         0x4A8\n#define CXADEC_MV_DT_CTRL3         0x4AC\n#define CXADEC_MISC_DIAG_CTRL      0x4B8\n\n#define CXADEC_DL_CTL              0x800\n#define CXADEC_DL_CTL_ADDRESS_LOW  0x800    \n#define CXADEC_DL_CTL_ADDRESS_HIGH 0x801    \n#define CXADEC_DL_CTL_DATA         0x802    \n#define CXADEC_DL_CTL_CONTROL      0x803    \n\n#define CXADEC_STD_DET_STATUS      0x804\n\n#define CXADEC_STD_DET_CTL         0x808\n#define CXADEC_STD_DET_CTL_AUD_CTL   0x808  \n#define CXADEC_STD_DET_CTL_PREF_MODE 0x809  \n\n#define CXADEC_DW8051_INT          0x80C\n#define CXADEC_GENERAL_CTL         0x810\n#define CXADEC_AAGC_CTL            0x814\n#define CXADEC_IF_SRC_CTL          0x818\n#define CXADEC_ANLOG_DEMOD_CTL     0x81C\n#define CXADEC_ROT_FREQ_CTL        0x820\n#define CXADEC_FM1_CTL             0x824\n#define CXADEC_PDF_CTL             0x828\n#define CXADEC_DFT1_CTL1           0x82C\n#define CXADEC_DFT1_CTL2           0x830\n#define CXADEC_DFT_STATUS          0x834\n#define CXADEC_DFT2_CTL1           0x838\n#define CXADEC_DFT2_CTL2           0x83C\n#define CXADEC_DFT2_STATUS         0x840\n#define CXADEC_DFT3_CTL1           0x844\n#define CXADEC_DFT3_CTL2           0x848\n#define CXADEC_DFT3_STATUS         0x84C\n#define CXADEC_DFT4_CTL1           0x850\n#define CXADEC_DFT4_CTL2           0x854\n#define CXADEC_DFT4_STATUS         0x858\n#define CXADEC_AM_MTS_DET          0x85C\n#define CXADEC_ANALOG_MUX_CTL      0x860\n#define CXADEC_DIG_PLL_CTL1        0x864\n#define CXADEC_DIG_PLL_CTL2        0x868\n#define CXADEC_DIG_PLL_CTL3        0x86C\n#define CXADEC_DIG_PLL_CTL4        0x870\n#define CXADEC_DIG_PLL_CTL5        0x874\n#define CXADEC_DEEMPH_GAIN_CTL     0x878\n#define CXADEC_DEEMPH_COEF1        0x87C\n#define CXADEC_DEEMPH_COEF2        0x880\n#define CXADEC_DBX1_CTL1           0x884\n#define CXADEC_DBX1_CTL2           0x888\n#define CXADEC_DBX1_STATUS         0x88C\n#define CXADEC_DBX2_CTL1           0x890\n#define CXADEC_DBX2_CTL2           0x894\n#define CXADEC_DBX2_STATUS         0x898\n#define CXADEC_AM_FM_DIFF          0x89C\n\n \n#define CXADEC_NICAM_STATUS        0x8C8\n#define CXADEC_DEMATRIX_CTL        0x8CC\n\n#define CXADEC_PATH1_CTL1          0x8D0\n#define CXADEC_PATH1_VOL_CTL       0x8D4\n#define CXADEC_PATH1_EQ_CTL        0x8D8\n#define CXADEC_PATH1_SC_CTL        0x8DC\n\n#define CXADEC_PATH2_CTL1          0x8E0\n#define CXADEC_PATH2_VOL_CTL       0x8E4\n#define CXADEC_PATH2_EQ_CTL        0x8E8\n#define CXADEC_PATH2_SC_CTL        0x8EC\n\n#define CXADEC_SRC_CTL             0x8F0\n#define CXADEC_SRC_LF_COEF         0x8F4\n#define CXADEC_SRC1_CTL            0x8F8\n#define CXADEC_SRC2_CTL            0x8FC\n#define CXADEC_SRC3_CTL            0x900\n#define CXADEC_SRC4_CTL            0x904\n#define CXADEC_SRC5_CTL            0x908\n#define CXADEC_SRC6_CTL            0x90C\n\n#define CXADEC_BASEBAND_OUT_SEL    0x910\n#define CXADEC_I2S_IN_CTL          0x914\n#define CXADEC_I2S_OUT_CTL         0x918\n#define CXADEC_AC97_CTL            0x91C\n#define CXADEC_QAM_PDF             0x920\n#define CXADEC_QAM_CONST_DEC       0x924\n#define CXADEC_QAM_ROTATOR_FREQ    0x948\n\n \n#define CXADEC_PREF_MODE_MONO_LANGA        0\n#define CXADEC_PREF_MODE_MONO_LANGB        1\n#define CXADEC_PREF_MODE_MONO_LANGC        2\n#define CXADEC_PREF_MODE_FALLBACK          3\n#define CXADEC_PREF_MODE_STEREO            4\n#define CXADEC_PREF_MODE_DUAL_LANG_AC      5\n#define CXADEC_PREF_MODE_DUAL_LANG_BC      6\n#define CXADEC_PREF_MODE_DUAL_LANG_AB      7\n\n\n#define CXADEC_DETECT_STEREO               1\n#define CXADEC_DETECT_DUAL                 2\n#define CXADEC_DETECT_TRI                  4\n#define CXADEC_DETECT_SAP                  0x10\n#define CXADEC_DETECT_NO_SIGNAL            0xFF\n\n#define CXADEC_SELECT_AUDIO_STANDARD_BG    0xF0   \n#define CXADEC_SELECT_AUDIO_STANDARD_DK1   0xF1   \n#define CXADEC_SELECT_AUDIO_STANDARD_DK2   0xF2\n#define CXADEC_SELECT_AUDIO_STANDARD_DK3   0xF3\n#define CXADEC_SELECT_AUDIO_STANDARD_I     0xF4   \n#define CXADEC_SELECT_AUDIO_STANDARD_L     0xF5   \n#define CXADEC_SELECT_AUDIO_STANDARD_BTSC  0xF6\n#define CXADEC_SELECT_AUDIO_STANDARD_EIAJ  0xF7\n#define CXADEC_SELECT_AUDIO_STANDARD_A2_M  0xF8   \n#define CXADEC_SELECT_AUDIO_STANDARD_FM    0xF9   \n#define CXADEC_SELECT_AUDIO_STANDARD_AUTO  0xFF   \n\nstatic inline struct cx18_av_state *to_cx18_av_state(struct v4l2_subdev *sd)\n{\n\treturn container_of(sd, struct cx18_av_state, sd);\n}\n\nstatic inline struct v4l2_subdev *to_sd(struct v4l2_ctrl *ctrl)\n{\n\treturn &container_of(ctrl->handler, struct cx18_av_state, hdl)->sd;\n}\n\n \n \nint cx18_av_write(struct cx18 *cx, u16 addr, u8 value);\nint cx18_av_write4(struct cx18 *cx, u16 addr, u32 value);\nint cx18_av_write4_noretry(struct cx18 *cx, u16 addr, u32 value);\nint cx18_av_write_expect(struct cx18 *cx, u16 addr, u8 value, u8 eval, u8 mask);\nint cx18_av_write4_expect(struct cx18 *cx, u16 addr, u32 value, u32 eval,\n\t\t\t  u32 mask);\nu8 cx18_av_read(struct cx18 *cx, u16 addr);\nu32 cx18_av_read4(struct cx18 *cx, u16 addr);\nint cx18_av_and_or(struct cx18 *cx, u16 addr, unsigned mask, u8 value);\nint cx18_av_and_or4(struct cx18 *cx, u16 addr, u32 mask, u32 value);\nvoid cx18_av_std_setup(struct cx18 *cx);\n\nint cx18_av_probe(struct cx18 *cx);\n\n \n \nint cx18_av_loadfw(struct cx18 *cx);\n\n \n \nint cx18_av_s_clock_freq(struct v4l2_subdev *sd, u32 freq);\nvoid cx18_av_audio_set_path(struct cx18 *cx);\nextern const struct v4l2_ctrl_ops cx18_av_audio_ctrl_ops;\n\n \n \nint cx18_av_decode_vbi_line(struct v4l2_subdev *sd,\n\t\t\t   struct v4l2_decode_vbi_line *vbi);\nint cx18_av_s_raw_fmt(struct v4l2_subdev *sd, struct v4l2_vbi_format *fmt);\nint cx18_av_g_sliced_fmt(struct v4l2_subdev *sd, struct v4l2_sliced_vbi_format *fmt);\nint cx18_av_s_sliced_fmt(struct v4l2_subdev *sd, struct v4l2_sliced_vbi_format *fmt);\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}