<dec f='llvm/llvm/lib/Target/ARM/ARMBaseRegisterInfo.h' l='205' type='bool llvm::ARMBaseRegisterInfo::shouldCoalesce(llvm::MachineInstr * MI, const llvm::TargetRegisterClass * SrcRC, unsigned int SubReg, const llvm::TargetRegisterClass * DstRC, unsigned int DstSubReg, const llvm::TargetRegisterClass * NewRC, llvm::LiveIntervals &amp; LIS) const'/>
<doc f='llvm/llvm/lib/Target/ARM/ARMBaseRegisterInfo.h' l='204'>/// SrcRC and DstRC will be morphed into NewRC if this returns true</doc>
<def f='llvm/llvm/lib/Target/ARM/ARMBaseRegisterInfo.cpp' l='808' ll='865' type='bool llvm::ARMBaseRegisterInfo::shouldCoalesce(llvm::MachineInstr * MI, const llvm::TargetRegisterClass * SrcRC, unsigned int SubReg, const llvm::TargetRegisterClass * DstRC, unsigned int DstSubReg, const llvm::TargetRegisterClass * NewRC, llvm::LiveIntervals &amp; LIS) const'/>
