Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Apr 11 12:06:41 2019
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file DIV_control_sets_placed.rpt
| Design       : DIV
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    27 |
| Unused register locations in slices containing registers |   148 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |           24 |
|      8 |            1 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              24 |            5 |
| No           | No                    | Yes                    |              52 |           18 |
| No           | Yes                   | No                     |              16 |            8 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------+---------------+---------------------------+------------------+----------------+
|        Clock Signal        | Enable Signal |      Set/Reset Signal     | Slice Load Count | Bel Load Count |
+----------------------------+---------------+---------------------------+------------------+----------------+
|  x_temp_reg[2]_LDC_i_1_n_0 |               | x_temp_reg[2]_LDC_i_2_n_0 |                1 |              2 |
|  x_temp_reg[3]_LDC_i_1_n_0 |               | x_temp_reg[3]_LDC_i_2_n_0 |                1 |              2 |
|  y_temp_reg[4]_LDC_i_1_n_0 |               | y_temp_reg[4]_LDC_i_2_n_0 |                1 |              2 |
|  clk_IBUF_BUFG             |               | x_temp_reg[2]_LDC_i_1_n_0 |                1 |              2 |
|  clk_IBUF_BUFG             |               | x_temp_reg[3]_LDC_i_1_n_0 |                1 |              2 |
|  clk_IBUF_BUFG             |               | x_temp_reg[3]_LDC_i_2_n_0 |                1 |              2 |
|  clk_IBUF_BUFG             |               | x_temp_reg[2]_LDC_i_2_n_0 |                1 |              2 |
|  clk_IBUF_BUFG             |               | y_temp_reg[4]_LDC_i_1_n_0 |                1 |              2 |
|  clk_IBUF_BUFG             |               | y_temp_reg[4]_LDC_i_2_n_0 |                1 |              2 |
|  clk_IBUF_BUFG             |               | x_temp_reg[0]_LDC_i_1_n_0 |                1 |              2 |
|  clk_IBUF_BUFG             |               | x_temp_reg[1]_LDC_i_1_n_0 |                1 |              2 |
|  clk_IBUF_BUFG             |               | x_temp_reg[1]_LDC_i_2_n_0 |                1 |              2 |
|  clk_IBUF_BUFG             |               | x_temp_reg[0]_LDC_i_2_n_0 |                1 |              2 |
|  clk_IBUF_BUFG             |               | y_temp_reg[5]_LDC_i_1_n_0 |                1 |              2 |
|  clk_IBUF_BUFG             |               | y_temp_reg[6]_LDC_i_2_n_0 |                1 |              2 |
|  clk_IBUF_BUFG             |               | y_temp_reg[7]_LDC_i_1_n_0 |                1 |              2 |
|  clk_IBUF_BUFG             |               | y_temp_reg[5]_LDC_i_2_n_0 |                1 |              2 |
|  clk_IBUF_BUFG             |               | y_temp_reg[6]_LDC_i_1_n_0 |                1 |              2 |
|  clk_IBUF_BUFG             |               | y_temp_reg[7]_LDC_i_2_n_0 |                1 |              2 |
|  x_temp_reg[0]_LDC_i_1_n_0 |               | x_temp_reg[0]_LDC_i_2_n_0 |                1 |              2 |
|  x_temp_reg[1]_LDC_i_1_n_0 |               | x_temp_reg[1]_LDC_i_2_n_0 |                1 |              2 |
|  y_temp_reg[5]_LDC_i_1_n_0 |               | y_temp_reg[5]_LDC_i_2_n_0 |                1 |              2 |
|  y_temp_reg[7]_LDC_i_1_n_0 |               | y_temp_reg[7]_LDC_i_2_n_0 |                1 |              2 |
|  y_temp_reg[6]_LDC_i_1_n_0 |               | y_temp_reg[6]_LDC_i_2_n_0 |                1 |              2 |
|  y_next_reg[7]_i_1_n_0     |               |                           |                2 |              8 |
|  x_next_reg[7]_i_2_n_0     |               |                           |                3 |             16 |
|  clk_IBUF_BUFG             |               | rst_IBUF                  |                2 |             20 |
+----------------------------+---------------+---------------------------+------------------+----------------+


