#include "fpga_top.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_3_1_6_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_3_1_6_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_3_1_7_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_3_1_7_q0 = WBRAM_3_1_7_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_3_1_7_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_3_1_7_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_3_1_8_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_3_1_8_q0 = WBRAM_3_1_8_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_3_1_8_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_3_1_8_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_3_2_0_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_3_2_0_q0 = WBRAM_3_2_0_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_3_2_0_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_3_2_0_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_3_2_1_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_3_2_1_q0 = WBRAM_3_2_1_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_3_2_1_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_3_2_1_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_3_2_2_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_3_2_2_q0 = WBRAM_3_2_2_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_3_2_2_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_3_2_2_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_3_2_3_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_3_2_3_q0 = WBRAM_3_2_3_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_3_2_3_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_3_2_3_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_3_2_4_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_3_2_4_q0 = WBRAM_3_2_4_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_3_2_4_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_3_2_4_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_3_2_5_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_3_2_5_q0 = WBRAM_3_2_5_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_3_2_5_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_3_2_5_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_3_2_6_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_3_2_6_q0 = WBRAM_3_2_6_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_3_2_6_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_3_2_6_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_3_2_7_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_3_2_7_q0 = WBRAM_3_2_7_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_3_2_7_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_3_2_7_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_3_2_8_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_3_2_8_q0 = WBRAM_3_2_8_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_3_2_8_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_3_2_8_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_0_0_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_0_0_q0 = WBRAM_4_0_0_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_0_0_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_0_0_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_0_1_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_0_1_q0 = WBRAM_4_0_1_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_0_1_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_0_1_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_0_2_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_0_2_q0 = WBRAM_4_0_2_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_0_2_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_0_2_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_0_3_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_0_3_q0 = WBRAM_4_0_3_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_0_3_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_0_3_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_0_4_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_0_4_q0 = WBRAM_4_0_4_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_0_4_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_0_4_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_0_5_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_0_5_q0 = WBRAM_4_0_5_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_0_5_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_0_5_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_0_6_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_0_6_q0 = WBRAM_4_0_6_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_0_6_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_0_6_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_0_7_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_0_7_q0 = WBRAM_4_0_7_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_0_7_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_0_7_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_0_8_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_0_8_q0 = WBRAM_4_0_8_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_0_8_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_0_8_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_1_0_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_1_0_q0 = WBRAM_4_1_0_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_1_0_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_1_0_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_1_1_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_1_1_q0 = WBRAM_4_1_1_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_1_1_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_1_1_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_1_2_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_1_2_q0 = WBRAM_4_1_2_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_1_2_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_1_2_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_1_3_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_1_3_q0 = WBRAM_4_1_3_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_1_3_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_1_3_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_1_4_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_1_4_q0 = WBRAM_4_1_4_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_1_4_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_1_4_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_1_5_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_1_5_q0 = WBRAM_4_1_5_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_1_5_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_1_5_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_1_6_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_1_6_q0 = WBRAM_4_1_6_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_1_6_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_1_6_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_1_7_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_1_7_q0 = WBRAM_4_1_7_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_1_7_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_1_7_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_1_8_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_1_8_q0 = WBRAM_4_1_8_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_1_8_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_1_8_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_2_0_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_2_0_q0 = WBRAM_4_2_0_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_2_0_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_2_0_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_2_1_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_2_1_q0 = WBRAM_4_2_1_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_2_1_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_2_1_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_2_2_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_2_2_q0 = WBRAM_4_2_2_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_2_2_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_2_2_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_2_3_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_2_3_q0 = WBRAM_4_2_3_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_2_3_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_2_3_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_2_4_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_2_4_q0 = WBRAM_4_2_4_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_2_4_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_2_4_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_2_5_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_2_5_q0 = WBRAM_4_2_5_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_2_5_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_2_5_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_2_6_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_2_6_q0 = WBRAM_4_2_6_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_2_6_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_2_6_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_2_7_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_2_7_q0 = WBRAM_4_2_7_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_2_7_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_2_7_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_2_8_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_2_8_q0 = WBRAM_4_2_8_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_2_8_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_2_8_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_0_0_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_0_0_q0 = WBRAM_5_0_0_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_0_0_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_0_0_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_0_1_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_0_1_q0 = WBRAM_5_0_1_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_0_1_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_0_1_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_0_2_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_0_2_q0 = WBRAM_5_0_2_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_0_2_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_0_2_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_0_3_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_0_3_q0 = WBRAM_5_0_3_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_0_3_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_0_3_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_0_4_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_0_4_q0 = WBRAM_5_0_4_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_0_4_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_0_4_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_0_5_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_0_5_q0 = WBRAM_5_0_5_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_0_5_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_0_5_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_0_6_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_0_6_q0 = WBRAM_5_0_6_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_0_6_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_0_6_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_0_7_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_0_7_q0 = WBRAM_5_0_7_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_0_7_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_0_7_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_0_8_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_0_8_q0 = WBRAM_5_0_8_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_0_8_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_0_8_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_1_0_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_1_0_q0 = WBRAM_5_1_0_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_1_0_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_1_0_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_1_1_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_1_1_q0 = WBRAM_5_1_1_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_1_1_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_1_1_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_1_2_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_1_2_q0 = WBRAM_5_1_2_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_1_2_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_1_2_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_1_3_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_1_3_q0 = WBRAM_5_1_3_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_1_3_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_1_3_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_1_4_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_1_4_q0 = WBRAM_5_1_4_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_1_4_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_1_4_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_1_5_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_1_5_q0 = WBRAM_5_1_5_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_1_5_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_1_5_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_1_6_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_1_6_q0 = WBRAM_5_1_6_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_1_6_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_1_6_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_1_7_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_1_7_q0 = WBRAM_5_1_7_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_1_7_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_1_7_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_1_8_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_1_8_q0 = WBRAM_5_1_8_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_1_8_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_1_8_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_2_0_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_2_0_q0 = WBRAM_5_2_0_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_2_0_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_2_0_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_2_1_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_2_1_q0 = WBRAM_5_2_1_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_2_1_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_2_1_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_2_2_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_2_2_q0 = WBRAM_5_2_2_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_2_2_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_2_2_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_2_3_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_2_3_q0 = WBRAM_5_2_3_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_2_3_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_2_3_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_2_4_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_2_4_q0 = WBRAM_5_2_4_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_2_4_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_2_4_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_2_5_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_2_5_q0 = WBRAM_5_2_5_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_2_5_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_2_5_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_2_6_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_2_6_q0 = WBRAM_5_2_6_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_2_6_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_2_6_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_2_7_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_2_7_q0 = WBRAM_5_2_7_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_2_7_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_2_7_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_2_8_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_2_8_q0 = WBRAM_5_2_8_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_2_8_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_2_8_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_0_0_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_0_0_q0 = WBRAM_6_0_0_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_0_0_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_0_0_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_0_1_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_0_1_q0 = WBRAM_6_0_1_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_0_1_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_0_1_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_0_2_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_0_2_q0 = WBRAM_6_0_2_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_0_2_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_0_2_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_0_3_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_0_3_q0 = WBRAM_6_0_3_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_0_3_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_0_3_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_0_4_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_0_4_q0 = WBRAM_6_0_4_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_0_4_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_0_4_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_0_5_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_0_5_q0 = WBRAM_6_0_5_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_0_5_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_0_5_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_0_6_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_0_6_q0 = WBRAM_6_0_6_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_0_6_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_0_6_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_0_7_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_0_7_q0 = WBRAM_6_0_7_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_0_7_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_0_7_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_0_8_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_0_8_q0 = WBRAM_6_0_8_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_0_8_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_0_8_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_1_0_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_1_0_q0 = WBRAM_6_1_0_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_1_0_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_1_0_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_1_1_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_1_1_q0 = WBRAM_6_1_1_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_1_1_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_1_1_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_1_2_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_1_2_q0 = WBRAM_6_1_2_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_1_2_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_1_2_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_1_3_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_1_3_q0 = WBRAM_6_1_3_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_1_3_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_1_3_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_1_4_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_1_4_q0 = WBRAM_6_1_4_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_1_4_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_1_4_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_1_5_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_1_5_q0 = WBRAM_6_1_5_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_1_5_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_1_5_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_1_6_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_1_6_q0 = WBRAM_6_1_6_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_1_6_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_1_6_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_1_7_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_1_7_q0 = WBRAM_6_1_7_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_1_7_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_1_7_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_1_8_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_1_8_q0 = WBRAM_6_1_8_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_1_8_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_1_8_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_2_0_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_2_0_q0 = WBRAM_6_2_0_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_2_0_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_2_0_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_2_1_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_2_1_q0 = WBRAM_6_2_1_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_2_1_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_2_1_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_2_2_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_2_2_q0 = WBRAM_6_2_2_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_2_2_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_2_2_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_2_3_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_2_3_q0 = WBRAM_6_2_3_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_2_3_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_2_3_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_2_4_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_2_4_q0 = WBRAM_6_2_4_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_2_4_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_2_4_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_2_5_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_2_5_q0 = WBRAM_6_2_5_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_2_5_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_2_5_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_2_6_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_2_6_q0 = WBRAM_6_2_6_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_2_6_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_2_6_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_2_7_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_2_7_q0 = WBRAM_6_2_7_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_2_7_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_2_7_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_2_8_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_2_8_q0 = WBRAM_6_2_8_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_2_8_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_2_8_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_0_0_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_0_0_q0 = WBRAM_7_0_0_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_0_0_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_0_0_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_0_1_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_0_1_q0 = WBRAM_7_0_1_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_0_1_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_0_1_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_0_2_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_0_2_q0 = WBRAM_7_0_2_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_0_2_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_0_2_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_0_3_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_0_3_q0 = WBRAM_7_0_3_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_0_3_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_0_3_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_0_4_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_0_4_q0 = WBRAM_7_0_4_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_0_4_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_0_4_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_0_5_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_0_5_q0 = WBRAM_7_0_5_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_0_5_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_0_5_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_0_6_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_0_6_q0 = WBRAM_7_0_6_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_0_6_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_0_6_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_0_7_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_0_7_q0 = WBRAM_7_0_7_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_0_7_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_0_7_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_0_8_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_0_8_q0 = WBRAM_7_0_8_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_0_8_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_0_8_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_1_0_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_1_0_q0 = WBRAM_7_1_0_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_1_0_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_1_0_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_1_1_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_1_1_q0 = WBRAM_7_1_1_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_1_1_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_1_1_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_1_2_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_1_2_q0 = WBRAM_7_1_2_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_1_2_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_1_2_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_1_3_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_1_3_q0 = WBRAM_7_1_3_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_1_3_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_1_3_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_1_4_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_1_4_q0 = WBRAM_7_1_4_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_1_4_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_1_4_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_1_5_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_1_5_q0 = WBRAM_7_1_5_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_1_5_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_1_5_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_1_6_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_1_6_q0 = WBRAM_7_1_6_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_1_6_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_1_6_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_1_7_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_1_7_q0 = WBRAM_7_1_7_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_1_7_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_1_7_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_1_8_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_1_8_q0 = WBRAM_7_1_8_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_1_8_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_1_8_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_2_0_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_2_0_q0 = WBRAM_7_2_0_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_2_0_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_2_0_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_2_1_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_2_1_q0 = WBRAM_7_2_1_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_2_1_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_2_1_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_2_2_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_2_2_q0 = WBRAM_7_2_2_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_2_2_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_2_2_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_2_3_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_2_3_q0 = WBRAM_7_2_3_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_2_3_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_2_3_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_2_4_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_2_4_q0 = WBRAM_7_2_4_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_2_4_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_2_4_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_2_5_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_2_5_q0 = WBRAM_7_2_5_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_2_5_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_2_5_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_2_6_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_2_6_q0 = WBRAM_7_2_6_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_2_6_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_2_6_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_2_7_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_2_7_q0 = WBRAM_7_2_7_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_2_7_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_2_7_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_2_8_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_2_8_q0 = WBRAM_7_2_8_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_2_8_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_2_8_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_0_0_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_0_0_q0 = WBRAM_8_0_0_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_0_0_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_0_0_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_0_1_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_0_1_q0 = WBRAM_8_0_1_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_0_1_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_0_1_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_0_2_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_0_2_q0 = WBRAM_8_0_2_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_0_2_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_0_2_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_0_3_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_0_3_q0 = WBRAM_8_0_3_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_0_3_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_0_3_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_0_4_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_0_4_q0 = WBRAM_8_0_4_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_0_4_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_0_4_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_0_5_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_0_5_q0 = WBRAM_8_0_5_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_0_5_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_0_5_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_0_6_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_0_6_q0 = WBRAM_8_0_6_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_0_6_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_0_6_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_0_7_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_0_7_q0 = WBRAM_8_0_7_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_0_7_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_0_7_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_0_8_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_0_8_q0 = WBRAM_8_0_8_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_0_8_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_0_8_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_1_0_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_1_0_q0 = WBRAM_8_1_0_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_1_0_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_1_0_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_1_1_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_1_1_q0 = WBRAM_8_1_1_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_1_1_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_1_1_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_1_2_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_1_2_q0 = WBRAM_8_1_2_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_1_2_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_1_2_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_1_3_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_1_3_q0 = WBRAM_8_1_3_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_1_3_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_1_3_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_1_4_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_1_4_q0 = WBRAM_8_1_4_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_1_4_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_1_4_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_1_5_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_1_5_q0 = WBRAM_8_1_5_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_1_5_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_1_5_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_1_6_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_1_6_q0 = WBRAM_8_1_6_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_1_6_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_1_6_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_1_7_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_1_7_q0 = WBRAM_8_1_7_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_1_7_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_1_7_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_1_8_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_1_8_q0 = WBRAM_8_1_8_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_1_8_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_1_8_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_2_0_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_2_0_q0 = WBRAM_8_2_0_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_2_0_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_2_0_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_2_1_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_2_1_q0 = WBRAM_8_2_1_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_2_1_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_2_1_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_2_2_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_2_2_q0 = WBRAM_8_2_2_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_2_2_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_2_2_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_2_3_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_2_3_q0 = WBRAM_8_2_3_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_2_3_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_2_3_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_2_4_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_2_4_q0 = WBRAM_8_2_4_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_2_4_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_2_4_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_2_5_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_2_5_q0 = WBRAM_8_2_5_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_2_5_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_2_5_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_2_6_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_2_6_q0 = WBRAM_8_2_6_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_2_6_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_2_6_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_2_7_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_2_7_q0 = WBRAM_8_2_7_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_2_7_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_2_7_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_2_8_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_2_8_q0 = WBRAM_8_2_8_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_2_8_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_2_8_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_9_0_0_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_9_0_0_q0 = WBRAM_9_0_0_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_9_0_0_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_9_0_0_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_9_0_1_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_9_0_1_q0 = WBRAM_9_0_1_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_9_0_1_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_9_0_1_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_9_0_2_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_9_0_2_q0 = WBRAM_9_0_2_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_9_0_2_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_9_0_2_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_9_0_3_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_9_0_3_q0 = WBRAM_9_0_3_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_9_0_3_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_9_0_3_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_9_0_4_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_9_0_4_q0 = WBRAM_9_0_4_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_9_0_4_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_9_0_4_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_9_0_5_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_9_0_5_q0 = WBRAM_9_0_5_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_9_0_5_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_9_0_5_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_9_0_6_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_9_0_6_q0 = WBRAM_9_0_6_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_9_0_6_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_9_0_6_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_9_0_7_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_9_0_7_q0 = WBRAM_9_0_7_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_9_0_7_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_9_0_7_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_9_0_8_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_9_0_8_q0 = WBRAM_9_0_8_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_9_0_8_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_9_0_8_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_9_1_0_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_9_1_0_q0 = WBRAM_9_1_0_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_9_1_0_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_9_1_0_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_9_1_1_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_9_1_1_q0 = WBRAM_9_1_1_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_9_1_1_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_9_1_1_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_9_1_2_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_9_1_2_q0 = WBRAM_9_1_2_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_9_1_2_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_9_1_2_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_9_1_3_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_9_1_3_q0 = WBRAM_9_1_3_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_9_1_3_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_9_1_3_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_9_1_4_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_9_1_4_q0 = WBRAM_9_1_4_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_9_1_4_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_9_1_4_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_9_1_5_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_9_1_5_q0 = WBRAM_9_1_5_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_9_1_5_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_9_1_5_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_9_1_6_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_9_1_6_q0 = WBRAM_9_1_6_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_9_1_6_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_9_1_6_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_9_1_7_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_9_1_7_q0 = WBRAM_9_1_7_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_9_1_7_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_9_1_7_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_9_1_8_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_9_1_8_q0 = WBRAM_9_1_8_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_9_1_8_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_9_1_8_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_9_2_0_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_9_2_0_q0 = WBRAM_9_2_0_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_9_2_0_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_9_2_0_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_9_2_1_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_9_2_1_q0 = WBRAM_9_2_1_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_9_2_1_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_9_2_1_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_9_2_2_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_9_2_2_q0 = WBRAM_9_2_2_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_9_2_2_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_9_2_2_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_9_2_3_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_9_2_3_q0 = WBRAM_9_2_3_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_9_2_3_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_9_2_3_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_9_2_4_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_9_2_4_q0 = WBRAM_9_2_4_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_9_2_4_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_9_2_4_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_9_2_5_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_9_2_5_q0 = WBRAM_9_2_5_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_9_2_5_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_9_2_5_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_9_2_6_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_9_2_6_q0 = WBRAM_9_2_6_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_9_2_6_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_9_2_6_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_9_2_7_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_9_2_7_q0 = WBRAM_9_2_7_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_9_2_7_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_9_2_7_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_9_2_8_q0() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_9_2_8_q0 = WBRAM_9_2_8_q0.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_9_2_8_q1() {
    grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_9_2_8_q1 = ap_const_lv32_0;
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WeightsCache_ch_out_V() {
    grp_fpga_top_processInputChannel_0_fu_14915_WeightsCache_ch_out_V = WeightsCache_ch_out_V.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_WeightsCache_kernel_V() {
    grp_fpga_top_processInputChannel_0_fu_14915_WeightsCache_kernel_V = WeightsCache_kernel_V.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_ap_start() {
    grp_fpga_top_processInputChannel_0_fu_14915_ap_start = grp_fpga_top_processInputChannel_0_fu_14915_ap_start_ap_start_reg.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_ch_out_V() {
    grp_fpga_top_processInputChannel_0_fu_14915_ch_out_V = layer_channels_out_V_read_reg_19625.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_ci_in_V() {
    grp_fpga_top_processInputChannel_0_fu_14915_ci_in_V = p_0_reg_14880.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_line_width() {
    grp_fpga_top_processInputChannel_0_fu_14915_line_width = line_width.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_x_V() {
    grp_fpga_top_processInputChannel_0_fu_14915_x_V = r_V_16_mid2_reg_24405.read();
}

void fpga_top::thread_grp_fpga_top_processInputChannel_0_fu_14915_y_V() {
    grp_fpga_top_processInputChannel_0_fu_14915_y_V = r_V_17_mid2_reg_24413.read();
}

void fpga_top::thread_grp_fpga_top_reg_float_s_fu_15834_ap_ce() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp1_stg0_fsm_12.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, exitcond7_reg_24337.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp1_it1.read())) || (ap_sig_bdd_7899.read() && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp1_it8.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp2_stg0_fsm_15.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, exitcond6_reg_24357.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp2_it1.read())) || (ap_sig_bdd_7972.read() && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp2_it8.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp3_stg0_fsm_18.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, exitcond5_reg_24463.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp3_it1.read())) || (ap_sig_bdd_8080.read() && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp3_it8.read())))))) {
        grp_fpga_top_reg_float_s_fu_15834_ap_ce = ap_const_logic_1;
    } else {
        grp_fpga_top_reg_float_s_fu_15834_ap_ce = ap_const_logic_0;
    }
}

void fpga_top::thread_grp_fpga_top_reg_float_s_fu_15834_in_r() {
    grp_fpga_top_reg_float_s_fu_15834_in_r = memorybus_RDATA.read();
}

void fpga_top::thread_grp_fu_16273_ce() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read()))))) {
        grp_fu_16273_ce = ap_const_logic_1;
    } else {
        grp_fu_16273_ce = ap_const_logic_0;
    }
}

void fpga_top::thread_grp_fu_16277_ce() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read()))))) {
        grp_fu_16277_ce = ap_const_logic_1;
    } else {
        grp_fu_16277_ce = ap_const_logic_0;
    }
}

void fpga_top::thread_grp_fu_16298_p2() {
    grp_fu_16298_p2 = (!MemoryController_layer_pixel_s.read().is_01() || !ap_const_lv23_1.is_01())? sc_lv<23>(): (sc_biguint<23>(MemoryController_layer_pixel_s.read()) + sc_biguint<23>(ap_const_lv23_1));
}

void fpga_top::thread_grp_fu_16314_p2() {
    grp_fu_16314_p2 = (!curr_img_cache_addr.read().is_01() || !MAX_ADDR_V_reg_19782.read().is_01())? sc_lv<1>(): sc_lv<1>(curr_img_cache_addr.read() == MAX_ADDR_V_reg_19782.read());
}

void fpga_top::thread_grp_fu_16319_p2() {
    grp_fu_16319_p2 = (!curr_img_cache_addr.read().is_01() || !ap_const_lv16_1.is_01())? sc_lv<16>(): (sc_biguint<16>(curr_img_cache_addr.read()) + sc_biguint<16>(ap_const_lv16_1));
}

void fpga_top::thread_grp_fu_16325_p3() {
    grp_fu_16325_p3 = (!grp_fu_16314_p2.read()[0].is_01())? sc_lv<16>(): ((grp_fu_16314_p2.read()[0].to_bool())? ap_const_lv16_0: grp_fu_16319_p2.read());
}

void fpga_top::thread_grp_fu_16550_ce() {
    grp_fu_16550_ce = ap_const_logic_1;
}

void fpga_top::thread_grp_fu_16550_p0() {
    grp_fu_16550_p0 =  (sc_lv<16>) (grp_fu_16550_p00.read());
}

void fpga_top::thread_grp_fu_16550_p00() {
    grp_fu_16550_p00 = esl_zext<21,16>(tmp_2_reg_19667.read());
}

void fpga_top::thread_grp_fu_16550_p1() {
    grp_fu_16550_p1 =  (sc_lv<9>) (grp_fu_16550_p10.read());
}

void fpga_top::thread_grp_fu_16550_p10() {
    grp_fu_16550_p10 = esl_zext<21,9>(layer_height_V_read_reg_19647.read());
}

void fpga_top::thread_grp_fu_16637_ce() {
    grp_fu_16637_ce = ap_const_logic_1;
}

void fpga_top::thread_grp_fu_16637_p0() {
    grp_fu_16637_p0 =  (sc_lv<10>) (tmp_6_reg_19731.read());
}

void fpga_top::thread_grp_fu_16637_p1() {
    grp_fu_16637_p1 =  (sc_lv<10>) (grp_fu_16637_p10.read());
}

void fpga_top::thread_grp_fu_16637_p10() {
    grp_fu_16637_p10 = esl_zext<19,10>(tmp_7_reg_14738.read());
}

void fpga_top::thread_grp_fu_18093_ce() {
    grp_fu_18093_ce = ap_const_logic_1;
}

void fpga_top::thread_grp_fu_18093_p0() {
    grp_fu_18093_p0 =  (sc_lv<9>) (grp_fu_18093_p00.read());
}

void fpga_top::thread_grp_fu_18093_p00() {
    grp_fu_18093_p00 = esl_zext<18,9>(MemoryController_width_out_V.read());
}

void fpga_top::thread_grp_fu_18093_p1() {
    grp_fu_18093_p1 =  (sc_lv<9>) (lhs_V_13_cast_reg_24429.read());
}

void fpga_top::thread_grp_fu_18106_ce() {
    grp_fu_18106_ce = ap_const_logic_1;
}

void fpga_top::thread_grp_fu_18106_p0() {
    grp_fu_18106_p0 =  (sc_lv<10>) (grp_fu_18106_p00.read());
}

void fpga_top::thread_grp_fu_18106_p00() {
    grp_fu_18106_p00 = esl_zext<19,10>(WeightsCache_ch_out_V.read());
}

void fpga_top::thread_grp_fu_18106_p1() {
    grp_fu_18106_p1 =  (sc_lv<10>) (tmp_37_reg_24386.read());
}

void fpga_top::thread_grp_fu_18158_ce() {
    grp_fu_18158_ce = ap_const_logic_1;
}

void fpga_top::thread_grp_fu_18158_p0() {
    grp_fu_18158_p0 =  (sc_lv<18>) (grp_fu_18158_p00.read());
}

void fpga_top::thread_grp_fu_18158_p00() {
    grp_fu_18158_p00 = esl_zext<23,18>(xy_offset_V_reg_24500.read());
}

void fpga_top::thread_grp_fu_18158_p1() {
    grp_fu_18158_p1 =  (sc_lv<10>) (grp_fu_18158_p10.read());
}

void fpga_top::thread_grp_fu_18158_p10() {
    grp_fu_18158_p10 = esl_zext<23,10>(MemoryController_ch_out_V.read());
}

void fpga_top::thread_grp_read_fu_1370_p2() {
    grp_read_fu_1370_p2 =  (sc_lv<1>) (layer_global_pool_0_data_reg.read());
}

void fpga_top::thread_grp_read_fu_1376_p2() {
    grp_read_fu_1376_p2 =  (sc_lv<1>) (layer_is_second_split_layer_0_data_reg.read());
}

void fpga_top::thread_grp_read_fu_1382_p2() {
    grp_read_fu_1382_p2 =  (sc_lv<1>) (layer_is_first_split_layer_0_data_reg.read());
}

void fpga_top::thread_grp_read_fu_1388_p2() {
    grp_read_fu_1388_p2 =  (sc_lv<1>) (layer_relu_0_data_reg.read());
}

void fpga_top::thread_i_fu_19495_p2() {
    i_fu_19495_p2 = (!val_assign_2_reg_14904.read().is_01() || !ap_const_lv32_1.is_01())? sc_lv<32>(): (sc_biguint<32>(val_assign_2_reg_14904.read()) + sc_biguint<32>(ap_const_lv32_1));
}

void fpga_top::thread_i_op_assign_4_fu_16474_p2() {
    i_op_assign_4_fu_16474_p2 = (!layer_stride_V_0_data_reg.read().is_01() || !ap_const_lv2_2.is_01())? sc_lv<1>(): sc_lv<1>(layer_stride_V_0_data_reg.read() == ap_const_lv2_2);
}

void fpga_top::thread_indvar_flatten_next_fu_17876_p2() {
    indvar_flatten_next_fu_17876_p2 = (!indvar_flatten_reg_14836.read().is_01() || !ap_const_lv18_1.is_01())? sc_lv<18>(): (sc_biguint<18>(indvar_flatten_reg_14836.read()) + sc_biguint<18>(ap_const_lv18_1));
}

void fpga_top::thread_input_offset_0_ack_out() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st96_fsm_32.read())) {
        input_offset_0_ack_out = ap_const_logic_1;
    } else {
        input_offset_0_ack_out = ap_const_logic_0;
    }
}

void fpga_top::thread_is_split_layer_fu_18172_p2() {
    is_split_layer_fu_18172_p2 = (MemoryController_is_first_spl.read() | MemoryController_is_second_sp.read());
}

void fpga_top::thread_layer_channels_in_V_0_ack_out() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st96_fsm_32.read())) {
        layer_channels_in_V_0_ack_out = ap_const_logic_1;
    } else {
        layer_channels_in_V_0_ack_out = ap_const_logic_0;
    }
}

void fpga_top::thread_layer_channels_out_V_0_ack_out() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st96_fsm_32.read())) {
        layer_channels_out_V_0_ack_out = ap_const_logic_1;
    } else {
        layer_channels_out_V_0_ack_out = ap_const_logic_0;
    }
}

void fpga_top::thread_layer_global_pool_0_ack_out() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st96_fsm_32.read())) {
        layer_global_pool_0_ack_out = ap_const_logic_1;
    } else {
        layer_global_pool_0_ack_out = ap_const_logic_0;
    }
}

void fpga_top::thread_layer_global_pool_0_data_in() {
    layer_global_pool_0_data_in = layer_global_pool.read();
}

void fpga_top::thread_layer_height_V_0_ack_out() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st96_fsm_32.read())) {
        layer_height_V_0_ack_out = ap_const_logic_1;
    } else {
        layer_height_V_0_ack_out = ap_const_logic_0;
    }
}

void fpga_top::thread_layer_is_first_split_layer_0_ack_out() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st96_fsm_32.read())) {
        layer_is_first_split_layer_0_ack_out = ap_const_logic_1;
    } else {
        layer_is_first_split_layer_0_ack_out = ap_const_logic_0;
    }
}

void fpga_top::thread_layer_is_first_split_layer_0_data_in() {
    layer_is_first_split_layer_0_data_in = layer_is_first_split_layer.read();
}

void fpga_top::thread_layer_is_second_split_layer_0_ack_out() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st96_fsm_32.read())) {
        layer_is_second_split_layer_0_ack_out = ap_const_logic_1;
    } else {
        layer_is_second_split_layer_0_ack_out = ap_const_logic_0;
    }
}

void fpga_top::thread_layer_is_second_split_layer_0_data_in() {
    layer_is_second_split_layer_0_data_in = layer_is_second_split_layer.read();
}

void fpga_top::thread_layer_kernel_V_0_ack_out() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st96_fsm_32.read())) {
        layer_kernel_V_0_ack_out = ap_const_logic_1;
    } else {
        layer_kernel_V_0_ack_out = ap_const_logic_0;
    }
}

void fpga_top::thread_layer_mem_addr_input_V_0_ack_out() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st96_fsm_32.read())) {
        layer_mem_addr_input_V_0_ack_out = ap_const_logic_1;
    } else {
        layer_mem_addr_input_V_0_ack_out = ap_const_logic_0;
    }
}

void fpga_top::thread_layer_mem_addr_output_V_0_ack_out() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st96_fsm_32.read())) {
        layer_mem_addr_output_V_0_ack_out = ap_const_logic_1;
    } else {
        layer_mem_addr_output_V_0_ack_out = ap_const_logic_0;
    }
}

void fpga_top::thread_layer_mem_addr_weights_V_0_ack_out() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st96_fsm_32.read())) {
        layer_mem_addr_weights_V_0_ack_out = ap_const_logic_1;
    } else {
        layer_mem_addr_weights_V_0_ack_out = ap_const_logic_0;
    }
}

void fpga_top::thread_layer_relu_0_ack_out() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st96_fsm_32.read())) {
        layer_relu_0_ack_out = ap_const_logic_1;
    } else {
        layer_relu_0_ack_out = ap_const_logic_0;
    }
}

void fpga_top::thread_layer_relu_0_data_in() {
    layer_relu_0_data_in = layer_relu.read();
}

void fpga_top::thread_layer_stride_V_0_ack_out() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st96_fsm_32.read())) {
        layer_stride_V_0_ack_out = ap_const_logic_1;
    } else {
        layer_stride_V_0_ack_out = ap_const_logic_0;
    }
}

void fpga_top::thread_layer_width_V_0_ack_out() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st96_fsm_32.read())) {
        layer_width_V_0_ack_out = ap_const_logic_1;
    } else {
        layer_width_V_0_ack_out = ap_const_logic_0;
    }
}

void fpga_top::thread_layer_width_V_read_assign_fu_16494_p3() {
    layer_width_V_read_assign_fu_16494_p3 = (!i_op_assign_4_fu_16474_p2.read()[0].is_01())? sc_lv<9>(): ((i_op_assign_4_fu_16474_p2.read()[0].to_bool())? tmp_111_fu_16490_p1.read(): layer_width_V_0_data_reg.read());
}

void fpga_top::thread_lhs_V_10_cast_fu_19544_p1() {
    lhs_V_10_cast_fu_19544_p1 = esl_zext<34,33>(r_V_7_fu_19539_p2.read());
}

void fpga_top::thread_lhs_V_13_cast_fu_17934_p1() {
    lhs_V_13_cast_fu_17934_p1 = esl_zext<18,9>(y_out_V_fu_17927_p3.read());
}

void fpga_top::thread_lhs_V_1_fu_16720_p1() {
    lhs_V_1_fu_16720_p1 = esl_zext<33,32>(MemoryController_dram_weights.read());
}

void fpga_top::thread_lhs_V_2_fu_16694_p1() {
    lhs_V_2_fu_16694_p1 = esl_zext<20,19>(grp_fu_16637_p2.read());
}

void fpga_top::thread_lhs_V_3_fu_17803_p1() {
    lhs_V_3_fu_17803_p1 = esl_zext<33,32>(MemoryController_dram_data_of.read());
}

void fpga_top::thread_lhs_V_4_fu_17747_p1() {
    lhs_V_4_fu_17747_p1 = esl_zext<33,32>(MemoryController_dram_data_of.read());
}

void fpga_top::thread_lhs_V_5_fu_19535_p1() {
    lhs_V_5_fu_19535_p1 = esl_zext<33,32>(MemoryController_dram_data_of.read());
}

void fpga_top::thread_lhs_V_6_fu_18001_p1() {
    lhs_V_6_fu_18001_p1 = esl_zext<33,32>(MemoryController_dram_data_of.read());
}

void fpga_top::thread_lhs_V_8_fu_18206_p1() {
    lhs_V_8_fu_18206_p1 = esl_zext<20,19>(ci_times_ch_out_V_1_reg_24505.read());
}

void fpga_top::thread_lhs_V_9_fu_19360_p1() {
    lhs_V_9_fu_19360_p1 = esl_zext<33,32>(MemoryController_dram_data_of.read());
}

void fpga_top::thread_lhs_V_cast_fu_16586_p1() {
    lhs_V_cast_fu_16586_p1 = esl_zext<11,10>(layer_channels_in_V_read_reg_19635.read());
}

void fpga_top::thread_lhs_V_fu_16598_p1() {
    lhs_V_fu_16598_p1 = esl_zext<14,10>(layer_channels_out_V_read_reg_19625.read());
}

void fpga_top::thread_memorybus_ARADDR() {
    if (esl_seteq<1,1,1>(ap_const_logic_0, ap_reg_ioackin_memorybus_ARREADY.read())) {
        if (ap_sig_bdd_15709.read()) {
            memorybus_ARADDR = memorybus_addr_4_reg_24472.read();
        } else if (ap_sig_bdd_15698.read()) {
            memorybus_ARADDR = memorybus_addr_1_reg_24366.read();
        } else if (ap_sig_bdd_15687.read()) {
            memorybus_ARADDR = memorybus_addr_2_reg_24346.read();
        } else if (ap_sig_bdd_15676.read()) {
            memorybus_ARADDR = memorybus_addr_reg_19806.read();
        } else {
            memorybus_ARADDR =  (sc_lv<32>) ("XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX");
        }
    } else {
        memorybus_ARADDR =  (sc_lv<32>) ("XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX");
    }
}

void fpga_top::thread_memorybus_ARBURST() {
    memorybus_ARBURST = ap_const_lv2_0;
}

void fpga_top::thread_memorybus_ARCACHE() {
    memorybus_ARCACHE = ap_const_lv4_0;
}

void fpga_top::thread_memorybus_ARID() {
    memorybus_ARID = ap_const_lv1_0;
}

void fpga_top::thread_memorybus_ARLEN() {
    memorybus_ARLEN = ap_const_lv32_1;
}

void fpga_top::thread_memorybus_ARLOCK() {
    memorybus_ARLOCK = ap_const_lv2_0;
}

void fpga_top::thread_memorybus_ARPROT() {
    memorybus_ARPROT = ap_const_lv3_0;
}

void fpga_top::thread_memorybus_ARQOS() {
    memorybus_ARQOS = ap_const_lv4_0;
}

void fpga_top::thread_memorybus_ARREGION() {
    memorybus_ARREGION = ap_const_lv4_0;
}

void fpga_top::thread_memorybus_ARSIZE() {
    memorybus_ARSIZE = ap_const_lv3_0;
}

void fpga_top::thread_memorybus_ARUSER() {
    memorybus_ARUSER = ap_const_lv1_0;
}

void fpga_top::thread_memorybus_ARVALID() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_0, ap_reg_ioackin_memorybus_ARREADY.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp1_stg0_fsm_12.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, exitcond7_reg_24337.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp1_it1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_0, ap_reg_ioackin_memorybus_ARREADY.read()) && 
          !(ap_sig_bdd_7899.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp1_it8.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp2_stg0_fsm_15.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, exitcond6_reg_24357.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp2_it1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_0, ap_reg_ioackin_memorybus_ARREADY.read()) && 
          !(ap_sig_bdd_7972.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp2_it8.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp3_stg0_fsm_18.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, exitcond5_reg_24463.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp3_it1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_0, ap_reg_ioackin_memorybus_ARREADY.read()) && 
          !(ap_sig_bdd_8080.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp3_it8.read()))))) {
        memorybus_ARVALID = ap_const_logic_1;
    } else {
        memorybus_ARVALID = ap_const_logic_0;
    }
}

void fpga_top::thread_memorybus_AWADDR() {
    if (esl_seteq<1,1,1>(ap_const_logic_0, ap_reg_ioackin_memorybus_AWREADY.read())) {
        if (ap_sig_bdd_15739.read()) {
            memorybus_AWADDR = memorybus_addr_3_reg_28790.read();
        } else if (ap_sig_bdd_15720.read()) {
            memorybus_AWADDR = memorybus_addr_5_reg_28559.read();
        } else {
            memorybus_AWADDR =  (sc_lv<32>) ("XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX");
        }
    } else {
        memorybus_AWADDR =  (sc_lv<32>) ("XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX");
    }
}

void fpga_top::thread_memorybus_AWBURST() {
    memorybus_AWBURST = ap_const_lv2_0;
}

void fpga_top::thread_memorybus_AWCACHE() {
    memorybus_AWCACHE = ap_const_lv4_0;
}

void fpga_top::thread_memorybus_AWID() {
    memorybus_AWID = ap_const_lv1_0;
}

void fpga_top::thread_memorybus_AWLEN() {
    memorybus_AWLEN = ap_const_lv32_1;
}

void fpga_top::thread_memorybus_AWLOCK() {
    memorybus_AWLOCK = ap_const_lv2_0;
}

void fpga_top::thread_memorybus_AWPROT() {
    memorybus_AWPROT = ap_const_lv3_0;
}

void fpga_top::thread_memorybus_AWQOS() {
    memorybus_AWQOS = ap_const_lv4_0;
}

void fpga_top::thread_memorybus_AWREGION() {
    memorybus_AWREGION = ap_const_lv4_0;
}

void fpga_top::thread_memorybus_AWSIZE() {
    memorybus_AWSIZE = ap_const_lv3_0;
}

void fpga_top::thread_memorybus_AWUSER() {
    memorybus_AWUSER = ap_const_lv1_0;
}

void fpga_top::thread_memorybus_AWVALID() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read()) && 
          !(esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())) && 
          esl_seteq<1,1,1>(ap_const_logic_0, ap_reg_ioackin_memorybus_AWREADY.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp5_stg0_fsm_30.read()) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, tmp_41_reg_28696.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp5_it1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_0, ap_reg_ioackin_memorybus_AWREADY.read()) && 
          !(ap_sig_bdd_10887.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp5_it8.read()))))) {
        memorybus_AWVALID = ap_const_logic_1;
    } else {
        memorybus_AWVALID = ap_const_logic_0;
    }
}

void fpga_top::thread_memorybus_BREADY() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (!esl_seteq<1,1,1>(ap_const_lv1_0, ap_reg_ppstg_tmp_41_reg_28696_pp5_it7.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp5_it8.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  !esl_seteq<1,1,1>(ap_const_lv1_0, tmp_41_reg_28696.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp5_it1.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  !esl_seteq<1,1,1>(ap_const_lv1_0, ap_reg_ppstg_tmp_41_reg_28696_pp5_it2.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp5_it3.read())) || (ap_sig_bdd_10887.read() && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp5_it8.read())))))) {
        memorybus_BREADY = ap_const_logic_1;
    } else {
        memorybus_BREADY = ap_const_logic_0;
    }
}

void fpga_top::thread_memorybus_RREADY() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, ap_reg_ppstg_exitcond9_reg_19802_pp0_it3.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_lv1_0, ap_reg_ppstg_exitcond7_reg_24337_pp1_it7.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp1_it8.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, exitcond7_reg_24337.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp1_it1.read())) || (ap_sig_bdd_7899.read() && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp1_it8.read())))) || 
         (esl_seteq<1,1,1>(ap_const_lv1_0, ap_reg_ppstg_exitcond6_reg_24357_pp2_it7.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp2_it8.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, exitcond6_reg_24357.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp2_it1.read())) || (ap_sig_bdd_7972.read() && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp2_it8.read())))) || 
         (esl_seteq<1,1,1>(ap_const_lv1_0, ap_reg_ppstg_exitcond5_reg_24463_pp3_it7.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp3_it8.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, exitcond5_reg_24463.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp3_it1.read())) || (ap_sig_bdd_8080.read() && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp3_it8.read())))))) {
        memorybus_RREADY = ap_const_logic_1;
    } else {
        memorybus_RREADY = ap_const_logic_0;
    }
}

void fpga_top::thread_memorybus_WDATA() {
    if (esl_seteq<1,1,1>(ap_const_logic_0, ap_reg_ioackin_memorybus_WREADY.read())) {
        if (ap_sig_bdd_15748.read()) {
            memorybus_WDATA = tmp_47_reg_28795.read();
        } else if (ap_sig_bdd_15728.read()) {
            memorybus_WDATA = result_reg_28564.read();
        } else {
            memorybus_WDATA =  (sc_lv<32>) ("XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX");
        }
    } else {
        memorybus_WDATA =  (sc_lv<32>) ("XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX");
    }
}

void fpga_top::thread_memorybus_WID() {
    memorybus_WID = ap_const_lv1_0;
}

void fpga_top::thread_memorybus_WLAST() {
    memorybus_WLAST = ap_const_logic_0;
}

void fpga_top::thread_memorybus_WSTRB() {
    memorybus_WSTRB = ap_const_lv4_F;
}

void fpga_top::thread_memorybus_WUSER() {
    memorybus_WUSER = ap_const_lv1_0;
}

void fpga_top::thread_memorybus_WVALID() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read()) && 
          !(esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())) && 
          esl_seteq<1,1,1>(ap_const_logic_0, ap_reg_ioackin_memorybus_WREADY.read())) || 
         (!esl_seteq<1,1,1>(ap_const_lv1_0, ap_reg_ppstg_tmp_41_reg_28696_pp5_it2.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp5_it3.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_0, ap_reg_ioackin_memorybus_WREADY.read()) && 
          !(ap_sig_bdd_10887.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp5_it8.read()))))) {
        memorybus_WVALID = ap_const_logic_1;
    } else {
        memorybus_WVALID = ap_const_logic_0;
    }
}

void fpga_top::thread_mf_fu_16612_p2() {
    mf_fu_16612_p2 = (!p_shl_cast_fu_16608_p1.read().is_01() || !lhs_V_fu_16598_p1.read().is_01())? sc_lv<14>(): (sc_biguint<14>(p_shl_cast_fu_16608_p1.read()) + sc_biguint<14>(lhs_V_fu_16598_p1.read()));
}

void fpga_top::thread_newIndex1_fu_19515_p1() {
    newIndex1_fu_19515_p1 = esl_zext<64,28>(newIndex_fu_19505_p4.read());
}

void fpga_top::thread_newIndex2_fu_18701_p4() {
    newIndex2_fu_18701_p4 = ap_reg_ppstg_tmp_61_reg_14892_pp4_it1.read().range(9, 4);
}

void fpga_top::thread_newIndex3_fu_18711_p1() {
    newIndex3_fu_18711_p1 = esl_zext<64,6>(newIndex2_fu_18701_p4.read());
}

void fpga_top::thread_newIndex_fu_19505_p4() {
    newIndex_fu_19505_p4 = val_assign_2_reg_14904.read().range(31, 4);
}

void fpga_top::thread_notlhs_fu_19336_p2() {
    notlhs_fu_19336_p2 = (!tmp_74_fu_19322_p4.read().is_01() || !ap_const_lv8_FF.is_01())? sc_lv<1>(): sc_lv<1>(tmp_74_fu_19322_p4.read() != ap_const_lv8_FF);
}

void fpga_top::thread_notrhs_fu_19342_p2() {
    notrhs_fu_19342_p2 = (!tmp_51_fu_19332_p1.read().is_01() || !ap_const_lv23_0.is_01())? sc_lv<1>(): sc_lv<1>(tmp_51_fu_19332_p1.read() == ap_const_lv23_0);
}

void fpga_top::thread_p_0107_0_i_fu_16882_p3() {
    p_0107_0_i_fu_16882_p3 = (!tmp_45_fu_16863_p2.read()[0].is_01())? sc_lv<10>(): ((tmp_45_fu_16863_p2.read()[0].to_bool())? co_V_fu_16868_p2.read(): tmp_18_phi_fu_14775_p4.read());
}

void fpga_top::thread_p_0111_0_i_phi_fu_14763_p4() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it1.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()))) {
        p_0111_0_i_phi_fu_14763_p4 = p_i_reg_19834.read();
    } else {
        p_0111_0_i_phi_fu_14763_p4 = p_0111_0_i_reg_14759.read();
    }
}

void fpga_top::thread_p_069_1_i_phi_fu_14752_p4() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it1.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()))) {
        p_069_1_i_phi_fu_14752_p4 = tmp_21_reg_19812.read();
    } else {
        p_069_1_i_phi_fu_14752_p4 = p_069_1_i_reg_14749.read();
    }
}

void fpga_top::thread_p_i_fu_16874_p3() {
    p_i_fu_16874_p3 = (!tmp_45_fu_16863_p2.read()[0].is_01())? sc_lv<4>(): ((tmp_45_fu_16863_p2.read()[0].to_bool())? ap_const_lv4_0: weight_index_V_fu_16857_p2.read());
}

void fpga_top::thread_p_lshr_f_cast_fu_18111_p4() {
    p_lshr_f_cast_fu_18111_p4 = r_V_16_mid2_reg_24405.read().range(8, 1);
}

void fpga_top::thread_p_shl1_fu_18739_p3() {
    p_shl1_fu_18739_p3 = esl_concat<4,2>(tmp_48_fu_18731_p1.read(), ap_const_lv2_0);
}

void fpga_top::thread_p_shl2_fu_18766_p3() {
    p_shl2_fu_18766_p3 = esl_concat<6,3>(tmp_70_fu_18756_p2.read(), ap_const_lv3_0);
}

void fpga_top::thread_p_shl_cast_fu_16608_p1() {
    p_shl_cast_fu_16608_p1 = esl_zext<14,13>(p_shl_fu_16601_p3.read());
}

void fpga_top::thread_p_shl_fu_16601_p3() {
    p_shl_fu_16601_p3 = esl_concat<10,3>(layer_channels_out_V_read_reg_19625.read(), ap_const_lv3_0);
}

void fpga_top::thread_px_offset_V_1_fu_18183_p3() {
    px_offset_V_1_fu_18183_p3 = (!is_split_layer_fu_18172_p2.read()[0].is_01())? sc_lv<23>(): ((is_split_layer_fu_18172_p2.read()[0].to_bool())? tmp_39_fu_18178_p2.read(): px_offset_V_reg_24529.read());
}

void fpga_top::thread_r_V_12_fu_18069_p2() {
    r_V_12_fu_18069_p2 = (i_op_assign_4_reg_19673.read() & r_V_18_fu_18065_p2.read());
}

void fpga_top::thread_r_V_14_fu_18234_p2() {
    r_V_14_fu_18234_p2 = (!rhs_V_7_fu_18230_p1.read().is_01() || !lhs_V_8_reg_24540.read().is_01())? sc_lv<20>(): (sc_biguint<20>(rhs_V_7_fu_18230_p1.read()) + sc_biguint<20>(lhs_V_8_reg_24540.read()));
}

void fpga_top::thread_r_V_15_fu_19386_p2() {
    r_V_15_fu_19386_p2 = (!lhs_V_9_fu_19360_p1.read().is_01() || !tmp14_cast_fu_19382_p1.read().is_01())? sc_lv<33>(): (sc_biguint<33>(lhs_V_9_fu_19360_p1.read()) + sc_biguint<33>(tmp14_cast_fu_19382_p1.read()));
}

void fpga_top::thread_r_V_16_mid2_fu_17893_p3() {
    r_V_16_mid2_fu_17893_p3 = (!exitcond1_fu_17888_p2.read()[0].is_01())? sc_lv<9>(): ((exitcond1_fu_17888_p2.read()[0].to_bool())? ap_const_lv9_0: r_V_16_reg_14858.read());
}

void fpga_top::thread_r_V_17_mid2_fu_17901_p3() {
    r_V_17_mid2_fu_17901_p3 = (!exitcond1_fu_17888_p2.read()[0].is_01())? sc_lv<9>(): ((exitcond1_fu_17888_p2.read()[0].to_bool())? y_V_fu_17882_p2.read(): r_V_17_reg_14847.read());
}

void fpga_top::thread_r_V_18_fu_18065_p2() {
    r_V_18_fu_18065_p2 = (tmp_31_reg_24434.read() | tmp_28_reg_24419.read());
}

void fpga_top::thread_r_V_1_fu_16652_p3() {
    r_V_1_fu_16652_p3 = (!bias_or_1x1_fu_16647_p2.read()[0].is_01())? sc_lv<14>(): ((bias_or_1x1_fu_16647_p2.read()[0].to_bool())? lhs_V_reg_19736.read(): mf_reg_19741.read());
}

void fpga_top::thread_r_V_2_fu_16746_p2() {
    r_V_2_fu_16746_p2 = (!lhs_V_1_fu_16720_p1.read().is_01() || !tmp12_cast_fu_16742_p1.read().is_01())? sc_lv<33>(): (sc_biguint<33>(lhs_V_1_fu_16720_p1.read()) + sc_biguint<33>(tmp12_cast_fu_16742_p1.read()));
}

void fpga_top::thread_r_V_3_fu_16777_p2() {
    r_V_3_fu_16777_p2 = (!rhs_V_fu_16773_p1.read().is_01() || !lhs_V_2_reg_19792.read().is_01())? sc_lv<20>(): (sc_biguint<20>(rhs_V_fu_16773_p1.read()) + sc_biguint<20>(lhs_V_2_reg_19792.read()));
}

void fpga_top::thread_r_V_4_fu_17811_p2() {
    r_V_4_fu_17811_p2 = (!rhs_V_1_fu_17807_p1.read().is_01() || !lhs_V_3_fu_17803_p1.read().is_01())? sc_lv<33>(): (sc_biguint<33>(rhs_V_1_fu_17807_p1.read()) + sc_biguint<33>(lhs_V_3_fu_17803_p1.read()));
}

void fpga_top::thread_r_V_5_fu_17755_p2() {
    r_V_5_fu_17755_p2 = (!rhs_V_2_fu_17751_p1.read().is_01() || !lhs_V_4_fu_17747_p1.read().is_01())? sc_lv<33>(): (sc_biguint<33>(rhs_V_2_fu_17751_p1.read()) + sc_biguint<33>(lhs_V_4_fu_17747_p1.read()));
}

void fpga_top::thread_r_V_7_fu_19539_p2() {
    r_V_7_fu_19539_p2 = (!rhs_V_3_reg_24458.read().is_01() || !lhs_V_5_fu_19535_p1.read().is_01())? sc_lv<33>(): (sc_biguint<33>(rhs_V_3_reg_24458.read()) + sc_biguint<33>(lhs_V_5_fu_19535_p1.read()));
}

void fpga_top::thread_r_V_8_fu_18009_p2() {
    r_V_8_fu_18009_p2 = (!rhs_V_4_fu_18005_p1.read().is_01() || !lhs_V_6_fu_18001_p1.read().is_01())? sc_lv<33>(): (sc_biguint<33>(rhs_V_4_fu_18005_p1.read()) + sc_biguint<33>(lhs_V_6_fu_18001_p1.read()));
}

void fpga_top::thread_r_V_9_fu_19552_p2() {
    r_V_9_fu_19552_p2 = (!rhs_V_8_cast_fu_19548_p1.read().is_01() || !lhs_V_10_cast_fu_19544_p1.read().is_01())? sc_lv<34>(): (sc_bigint<34>(rhs_V_8_cast_fu_19548_p1.read()) + sc_biguint<34>(lhs_V_10_cast_fu_19544_p1.read()));
}

void fpga_top::thread_r_V_fu_16589_p2() {
    r_V_fu_16589_p2 = (!lhs_V_cast_fu_16586_p1.read().is_01() || !ap_const_lv11_1.is_01())? sc_lv<11>(): (sc_biguint<11>(lhs_V_cast_fu_16586_p1.read()) + sc_biguint<11>(ap_const_lv11_1));
}

void fpga_top::thread_result_fu_19413_p3() {
    result_fu_19413_p3 = (!ap_reg_ppstg_ProcessingElement_relu_load_reg_28549_pp4_it10.read()[0].is_01())? sc_lv<32>(): ((ap_reg_ppstg_ProcessingElement_relu_load_reg_28549_pp4_it10.read()[0].to_bool())? biased_2_fu_19407_p3.read(): ap_reg_ppstg_biased_reg_28541_pp4_it10.read());
}

void fpga_top::thread_rhs_V_11_cast1_fu_19368_p1() {
    rhs_V_11_cast1_fu_19368_p1 = esl_zext<24,23>(MemoryController_pixel_output.read());
}

void fpga_top::thread_rhs_V_15_cast_cast_fu_19372_p1() {
    rhs_V_15_cast_cast_fu_19372_p1 = esl_zext<24,10>(ap_reg_ppstg_tmp_61_reg_14892_pp4_it9.read());
}

void fpga_top::thread_rhs_V_1_cast_cast_fu_16732_p1() {
    rhs_V_1_cast_cast_fu_16732_p1 = esl_zext<24,19>(p_069_1_i_phi_fu_14752_p4.read());
}

void fpga_top::thread_rhs_V_1_fu_17807_p1() {
    rhs_V_1_fu_17807_p1 = esl_zext<33,23>(MemoryController_layer_pixel_s.read());
}

void fpga_top::thread_rhs_V_2_fu_17751_p1() {
    rhs_V_2_fu_17751_p1 = esl_zext<33,23>(MemoryController_layer_pixel_s.read());
}

void fpga_top::thread_rhs_V_3_fu_17986_p1() {
    rhs_V_3_fu_17986_p1 = esl_zext<33,10>(split_offset_V_fu_17978_p3.read());
}

void fpga_top::thread_rhs_V_4_fu_18005_p1() {
    rhs_V_4_fu_18005_p1 = esl_zext<33,23>(MemoryController_layer_pixel_s.read());
}

void fpga_top::thread_rhs_V_7_fu_18230_p1() {
    rhs_V_7_fu_18230_p1 = esl_zext<20,10>(tmp_61_phi_fu_14896_p4.read());
}

void fpga_top::thread_rhs_V_8_cast_fu_19548_p1() {
    rhs_V_8_cast_fu_19548_p1 = esl_sext<34,32>(val_assign_2_reg_14904.read());
}

void fpga_top::thread_rhs_V_cast_fu_16728_p1() {
    rhs_V_cast_fu_16728_p1 = esl_zext<24,23>(MemoryController_layer_weight.read());
}

void fpga_top::thread_rhs_V_fu_16773_p1() {
    rhs_V_fu_16773_p1 = esl_zext<20,10>(tmp_18_phi_fu_14775_p4.read());
}

void fpga_top::thread_rowID_V_1_fu_18277_p3() {
    rowID_V_1_fu_18277_p3 = (!tmp_63_fu_18224_p2.read()[0].is_01())? sc_lv<10>(): ((tmp_63_fu_18224_p2.read()[0].to_bool())? tmp_118_fu_18257_p4.read(): tmp_119_fu_18267_p4.read());
}

void fpga_top::thread_rowID_V_fu_16812_p3() {
    rowID_V_fu_16812_p3 = (!tmp_12_reg_19685.read()[0].is_01())? sc_lv<10>(): ((tmp_12_reg_19685.read()[0].to_bool())? tmp_113_fu_16792_p4.read(): tmp_114_fu_16802_p4.read());
}

void fpga_top::thread_split_offset_V_fu_17978_p3() {
    split_offset_V_fu_17978_p3 = (!MemoryController_is_second_sp_1_fu_1320.read()[0].is_01())? sc_lv<10>(): ((MemoryController_is_second_sp_1_fu_1320.read()[0].to_bool())? MemoryController_ch_out_V_loa_fu_1324.read(): ap_const_lv10_0);
}

void fpga_top::thread_storemerge_i2_fu_18040_p3() {
    storemerge_i2_fu_18040_p3 = (!tmp_135_i2_fu_18035_p2.read()[0].is_01())? sc_lv<16>(): ((tmp_135_i2_fu_18035_p2.read()[0].to_bool())? ap_const_lv16_0: grp_fu_16319_p2.read());
}

void fpga_top::thread_tmp12_cast_fu_16742_p1() {
    tmp12_cast_fu_16742_p1 = esl_zext<33,24>(tmp12_fu_16736_p2.read());
}

void fpga_top::thread_tmp12_fu_16736_p2() {
    tmp12_fu_16736_p2 = (!rhs_V_1_cast_cast_fu_16732_p1.read().is_01() || !rhs_V_cast_fu_16728_p1.read().is_01())? sc_lv<24>(): (sc_biguint<24>(rhs_V_1_cast_cast_fu_16732_p1.read()) + sc_biguint<24>(rhs_V_cast_fu_16728_p1.read()));
}

void fpga_top::thread_tmp13_cast_fu_18783_p1() {
    tmp13_cast_fu_18783_p1 = esl_zext<9,7>(tmp13_fu_18777_p2.read());
}

void fpga_top::thread_tmp13_fu_18777_p2() {
    tmp13_fu_18777_p2 = (!tmp_86_cast_fu_18774_p1.read().is_01() || !tmp_84_cast_fu_18762_p1.read().is_01())? sc_lv<7>(): (sc_biguint<7>(tmp_86_cast_fu_18774_p1.read()) + sc_biguint<7>(tmp_84_cast_fu_18762_p1.read()));
}

void fpga_top::thread_tmp14_cast_fu_19382_p1() {
    tmp14_cast_fu_19382_p1 = esl_zext<33,24>(tmp14_fu_19376_p2.read());
}

void fpga_top::thread_tmp14_fu_19376_p2() {
    tmp14_fu_19376_p2 = (!rhs_V_15_cast_cast_fu_19372_p1.read().is_01() || !rhs_V_11_cast1_fu_19368_p1.read().is_01())? sc_lv<24>(): (sc_biguint<24>(rhs_V_15_cast_cast_fu_19372_p1.read()) + sc_biguint<24>(rhs_V_11_cast1_fu_19368_p1.read()));
}

void fpga_top::thread_tmp_110_cast1_fu_16556_p1() {
    tmp_110_cast1_fu_16556_p1 = esl_zext<34,30>(tmp_16_reg_19661.read());
}

void fpga_top::thread_tmp_110_cast_fu_16559_p1() {
    tmp_110_cast_fu_16559_p1 = esl_zext<33,30>(tmp_16_reg_19661.read());
}

void fpga_top::thread_tmp_111_fu_16490_p1() {
    tmp_111_fu_16490_p1 = esl_zext<9,8>(tmp_134_i_fu_16480_p4.read());
}

void fpga_top::thread_tmp_112_fu_16702_p2() {
    tmp_112_fu_16702_p2 = (!tmp_17_fu_16698_p1.read().is_01() || !r_V_1_reg_19764.read().is_01())? sc_lv<14>(): (sc_biguint<14>(tmp_17_fu_16698_p1.read()) + sc_biguint<14>(r_V_1_reg_19764.read()));
}

void fpga_top::thread_tmp_113_fu_16792_p4() {
    tmp_113_fu_16792_p4 = r_V_3_fu_16777_p2.read().range(13, 4);
}

void fpga_top::thread_tmp_114_fu_16802_p4() {
    tmp_114_fu_16802_p4 = r_V_3_fu_16777_p2.read().range(16, 7);
}

void fpga_top::thread_tmp_115_fu_16819_p4() {
    tmp_115_fu_16819_p4 = r_V_3_fu_16777_p2.read().range(15, 14);
}

void fpga_top::thread_tmp_116_fu_16829_p4() {
    tmp_116_fu_16829_p4 = r_V_3_fu_16777_p2.read().range(18, 17);
}

void fpga_top::thread_tmp_117_fu_16839_p3() {
    tmp_117_fu_16839_p3 = (!tmp_12_reg_19685.read()[0].is_01())? sc_lv<2>(): ((tmp_12_reg_19685.read()[0].to_bool())? tmp_115_fu_16819_p4.read(): tmp_116_fu_16829_p4.read());
}

void fpga_top::thread_tmp_118_fu_18257_p4() {
    tmp_118_fu_18257_p4 = r_V_14_fu_18234_p2.read().range(13, 4);
}

void fpga_top::thread_tmp_119_fu_18267_p4() {
    tmp_119_fu_18267_p4 = r_V_14_fu_18234_p2.read().range(16, 7);
}

void fpga_top::thread_tmp_11_fu_16532_p2() {
    tmp_11_fu_16532_p2 = (!layer_kernel_V_0_data_reg.read().is_01() || !ap_const_lv2_1.is_01())? sc_lv<1>(): sc_lv<1>(layer_kernel_V_0_data_reg.read() == ap_const_lv2_1);
}

void fpga_top::thread_tmp_120_fu_18285_p4() {
    tmp_120_fu_18285_p4 = r_V_14_fu_18234_p2.read().range(15, 14);
}

void fpga_top::thread_tmp_121_fu_18295_p4() {
    tmp_121_fu_18295_p4 = r_V_14_fu_18234_p2.read().range(18, 17);
}

void fpga_top::thread_tmp_122_fu_18305_p3() {
    tmp_122_fu_18305_p3 = (!tmp_63_fu_18224_p2.read()[0].is_01())? sc_lv<2>(): ((tmp_63_fu_18224_p2.read()[0].to_bool())? tmp_120_fu_18285_p4.read(): tmp_121_fu_18295_p4.read());
}

void fpga_top::thread_tmp_12_fu_16538_p2() {
    tmp_12_fu_16538_p2 = (!layer_kernel_V_0_data_reg.read().is_01() || !ap_const_lv2_3.is_01())? sc_lv<1>(): sc_lv<1>(layer_kernel_V_0_data_reg.read() == ap_const_lv2_3);
}

void fpga_top::thread_tmp_131_i_fu_17720_p2() {
    tmp_131_i_fu_17720_p2 = (!tmp_i2_fu_17717_p1.read().is_01() || !layer_mem_addr_input_V_read_reg_19610.read().is_01())? sc_lv<23>(): (sc_biguint<23>(tmp_i2_fu_17717_p1.read()) + sc_biguint<23>(layer_mem_addr_input_V_read_reg_19610.read()));
}

void fpga_top::thread_tmp_132_i_fu_16574_p0() {
    tmp_132_i_fu_16574_p0 =  (sc_lv<10>) (tmp_132_i_fu_16574_p00.read());
}

void fpga_top::thread_tmp_132_i_fu_16574_p00() {
    tmp_132_i_fu_16574_p00 = esl_zext<14,10>(layer_channels_in_V_read_reg_19635.read());
}

void fpga_top::thread_tmp_132_i_fu_16574_p1() {
    tmp_132_i_fu_16574_p1 =  (sc_lv<9>) (tmp_132_i_fu_16574_p10.read());
}

void fpga_top::thread_tmp_132_i_fu_16574_p10() {
    tmp_132_i_fu_16574_p10 = esl_zext<14,9>(layer_width_V_read_reg_19653.read());
}

void fpga_top::thread_tmp_132_i_fu_16574_p2() {
    tmp_132_i_fu_16574_p2 = (!tmp_132_i_fu_16574_p0.read().is_01() || !tmp_132_i_fu_16574_p1.read().is_01())? sc_lv<14>(): sc_biguint<10>(tmp_132_i_fu_16574_p0.read()) * sc_biguint<9>(tmp_132_i_fu_16574_p1.read());
}

void fpga_top::thread_tmp_134_i_fu_16480_p4() {
    tmp_134_i_fu_16480_p4 = layer_width_V_0_data_reg.read().range(8, 1);
}

void fpga_top::thread_tmp_135_i2_fu_18035_p2() {
    tmp_135_i2_fu_18035_p2 = (!curr_img_cache_addr.read().is_01() || !MAX_ADDR_V_1_reg_24453.read().is_01())? sc_lv<1>(): sc_lv<1>(curr_img_cache_addr.read() == MAX_ADDR_V_1_reg_24453.read());
}

void fpga_top::thread_tmp_14_fu_16642_p2() {
    tmp_14_fu_16642_p2 = (!tmp_7_reg_14738.read().is_01() || !layer_channels_in_V_read_reg_19635.read().is_01())? sc_lv<1>(): sc_lv<1>(tmp_7_reg_14738.read() == layer_channels_in_V_read_reg_19635.read());
}

void fpga_top::thread_tmp_15_fu_16658_p1() {
    tmp_15_fu_16658_p1 = esl_zext<19,14>(r_V_1_fu_16652_p3.read());
}

void fpga_top::thread_tmp_17_fu_16698_p1() {
    tmp_17_fu_16698_p1 = p_069_0_i_reg_14726.read().range(14-1, 0);
}

void fpga_top::thread_tmp_18_phi_fu_14775_p4() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it1.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()))) {
        tmp_18_phi_fu_14775_p4 = p_0107_0_i_reg_19839.read();
    } else {
        tmp_18_phi_fu_14775_p4 = tmp_18_reg_14771.read();
    }
}

void fpga_top::thread_tmp_20_fu_16676_p2() {
    tmp_20_fu_16676_p2 = (!ap_const_lv16_2.is_01())? sc_lv<16>(): tmp_2_reg_19667.read() << (unsigned short)ap_const_lv16_2.to_uint();
}

void fpga_top::thread_tmp_21_fu_16767_p2() {
    tmp_21_fu_16767_p2 = (!ap_const_lv19_1.is_01() || !p_069_1_i_phi_fu_14752_p4.read().is_01())? sc_lv<19>(): (sc_biguint<19>(ap_const_lv19_1) + sc_biguint<19>(p_069_1_i_phi_fu_14752_p4.read()));
}

void fpga_top::thread_tmp_22_fu_16707_p1() {
    tmp_22_fu_16707_p1 = p_069_1_i_phi_fu_14752_p4.read().range(14-1, 0);
}

void fpga_top::thread_tmp_23_fu_17731_p2() {
    tmp_23_fu_17731_p2 = (!loads_left_load_3_reg_14782.read().is_01() || !tmp_27_cast_reg_19774.read().is_01())? sc_lv<1>(): (sc_biguint<21>(loads_left_load_3_reg_14782.read()) < sc_biguint<21>(tmp_27_cast_reg_19774.read()));
}

void fpga_top::thread_tmp_25_fu_17712_p2() {
    tmp_25_fu_17712_p2 = (!loads_left.read().is_01() || !tmp_27_cast_reg_19774.read().is_01())? sc_lv<1>(): (sc_biguint<21>(loads_left.read()) < sc_biguint<21>(tmp_27_cast_reg_19774.read()));
}

void fpga_top::thread_tmp_26_fu_16890_p1() {
    tmp_26_fu_16890_p1 = esl_zext<64,10>(ap_reg_ppstg_rowID_V_reg_19817_pp0_it4.read());
}

void fpga_top::thread_tmp_27_cast_fu_16673_p1() {
    tmp_27_cast_fu_16673_p1 = esl_zext<21,10>(layer_channels_in_V_read_reg_19635.read());
}

void fpga_top::thread_tmp_27_fu_16853_p1() {
    tmp_27_fu_16853_p1 = tmp_18_phi_fu_14775_p4.read().range(4-1, 0);
}

void fpga_top::thread_tmp_28_fu_17909_p1() {
    tmp_28_fu_17909_p1 = r_V_17_mid2_fu_17901_p3.read().range(1-1, 0);
}

void fpga_top::thread_tmp_29_fu_17837_p2() {
    tmp_29_fu_17837_p2 = (!loads_left_load_3_reg_14782.read().is_01() || !tmp_27_cast_reg_19774.read().is_01())? sc_lv<21>(): (sc_biguint<21>(loads_left_load_3_reg_14782.read()) - sc_biguint<21>(tmp_27_cast_reg_19774.read()));
}

void fpga_top::thread_tmp_2_fu_16414_p0() {
    tmp_2_fu_16414_p0 =  (sc_lv<10>) (tmp_2_fu_16414_p00.read());
}

void fpga_top::thread_tmp_2_fu_16414_p00() {
    tmp_2_fu_16414_p00 = esl_zext<16,10>(layer_channels_in_V_0_data_reg.read());
}

void fpga_top::thread_tmp_2_fu_16414_p1() {
    tmp_2_fu_16414_p1 =  (sc_lv<9>) (tmp_2_fu_16414_p10.read());
}

void fpga_top::thread_tmp_2_fu_16414_p10() {
    tmp_2_fu_16414_p10 = esl_zext<16,9>(layer_width_V_0_data_reg.read());
}

void fpga_top::thread_tmp_2_fu_16414_p2() {
    tmp_2_fu_16414_p2 = (!tmp_2_fu_16414_p0.read().is_01() || !tmp_2_fu_16414_p1.read().is_01())? sc_lv<16>(): sc_biguint<10>(tmp_2_fu_16414_p0.read()) * sc_biguint<9>(tmp_2_fu_16414_p1.read());
}

void fpga_top::thread_tmp_31_fu_17938_p1() {
    tmp_31_fu_17938_p1 = r_V_16_mid2_fu_17893_p3.read().range(1-1, 0);
}

void fpga_top::thread_tmp_33_fu_17781_p2() {
    tmp_33_fu_17781_p2 = (!reg_16343.read().is_01() || !tmp_27_cast_reg_19774.read().is_01())? sc_lv<21>(): (sc_biguint<21>(reg_16343.read()) - sc_biguint<21>(tmp_27_cast_reg_19774.read()));
}

void fpga_top::thread_tmp_35_fu_17960_p2() {
    tmp_35_fu_17960_p2 = (!ap_const_lv16_2.is_01())? sc_lv<16>(): line_width.read() << (unsigned short)ap_const_lv16_2.to_uint();
}

void fpga_top::thread_tmp_37_fu_17848_p1() {
    tmp_37_fu_17848_p1 = esl_zext<19,10>(layer_channels_in_V_read_reg_19635.read());
}

void fpga_top::thread_tmp_38_fu_19501_p1() {
    tmp_38_fu_19501_p1 = val_assign_2_reg_14904.read().range(4-1, 0);
}

void fpga_top::thread_tmp_39_fu_18178_p2() {
    tmp_39_fu_18178_p2 = (!ap_const_lv23_1.is_01())? sc_lv<23>(): px_offset_V_reg_24529.read() << (unsigned short)ap_const_lv23_1.to_uint();
}

void fpga_top::thread_tmp_40_fu_19485_p1() {
    tmp_40_fu_19485_p1 = esl_zext<32,10>(MemoryController_ch_out_V.read());
}

void fpga_top::thread_tmp_41_cast_fu_16782_p4() {
    tmp_41_cast_fu_16782_p4 = r_V_3_fu_16777_p2.read().range(6, 4);
}

void fpga_top::thread_tmp_41_fu_19489_p2() {
    tmp_41_fu_19489_p2 = (!val_assign_2_reg_14904.read().is_01() || !tmp_40_fu_19485_p1.read().is_01())? sc_lv<1>(): (sc_bigint<32>(val_assign_2_reg_14904.read()) < sc_bigint<32>(tmp_40_fu_19485_p1.read()));
}

void fpga_top::thread_tmp_44_fu_17950_p2() {
    tmp_44_fu_17950_p2 = (!loads_left.read().is_01() || !tmp_75_cast_fu_17946_p1.read().is_01())? sc_lv<1>(): (sc_biguint<21>(loads_left.read()) < sc_biguint<21>(tmp_75_cast_fu_17946_p1.read()));
}

void fpga_top::thread_tmp_45_fu_16863_p2() {
    tmp_45_fu_16863_p2 = (!weight_index_V_fu_16857_p2.read().is_01() || !weights_per_filter_V_reg_19787.read().is_01())? sc_lv<1>(): sc_lv<1>(weight_index_V_fu_16857_p2.read() == weights_per_filter_V_reg_19787.read());
}

void fpga_top::thread_tmp_48_fu_18731_p1() {
    tmp_48_fu_18731_p1 = ap_reg_ppstg_tmp_61_reg_14892_pp4_it2.read().range(4-1, 0);
}

void fpga_top::thread_tmp_49_fu_18054_p2() {
    tmp_49_fu_18054_p2 = (!reg_16343.read().is_01() || !tmp_75_cast_reg_24444.read().is_01())? sc_lv<21>(): (sc_biguint<21>(reg_16343.read()) - sc_biguint<21>(tmp_75_cast_reg_24444.read()));
}

void fpga_top::thread_tmp_51_fu_19332_p1() {
    tmp_51_fu_19332_p1 = biased_to_int_fu_19319_p1.read().range(23-1, 0);
}

void fpga_top::thread_tmp_56_fu_18194_p2() {
    tmp_56_fu_18194_p2 = (!px_offset_V_1_fu_18183_p3.read().is_01() || !MemoryController_layer_output.read().is_01())? sc_lv<23>(): (sc_biguint<23>(px_offset_V_1_fu_18183_p3.read()) + sc_biguint<23>(MemoryController_layer_output.read()));
}

void fpga_top::thread_tmp_58_fu_18140_p2() {
    tmp_58_fu_18140_p2 = (x_out_V_fu_18124_p3.read() | y_out_V_reg_24424.read());
}

void fpga_top::thread_tmp_59_fu_18145_p2() {
    tmp_59_fu_18145_p2 = (!tmp_58_fu_18140_p2.read().is_01() || !ap_const_lv9_0.is_01())? sc_lv<1>(): sc_lv<1>(tmp_58_fu_18140_p2.read() == ap_const_lv9_0);
}

void fpga_top::thread_tmp_61_phi_fu_14896_p4() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond4_reg_24545.read()))) {
        tmp_61_phi_fu_14896_p4 = co_V_1_reg_24549.read();
    } else {
        tmp_61_phi_fu_14896_p4 = tmp_61_reg_14892.read();
    }
}

void fpga_top::thread_tmp_63_fu_18224_p2() {
    tmp_63_fu_18224_p2 = (!WeightsCache_kernel_V.read().is_01() || !ap_const_lv2_3.is_01())? sc_lv<1>(): sc_lv<1>(WeightsCache_kernel_V.read() == ap_const_lv2_3);
}

void fpga_top::thread_tmp_65_fu_18313_p1() {
    tmp_65_fu_18313_p1 = esl_zext<64,10>(rowID_V_1_fu_18277_p3.read());
}

void fpga_top::thread_tmp_66_cast_fu_17913_p4() {
    tmp_66_cast_fu_17913_p4 = r_V_17_mid2_fu_17901_p3.read().range(8, 1);
}

void fpga_top::thread_tmp_67_cast_fu_17923_p1() {
    tmp_67_cast_fu_17923_p1 = esl_zext<9,8>(tmp_66_cast_fu_17913_p4.read());
}

void fpga_top::thread_tmp_67_fu_18735_p1() {
    tmp_67_fu_18735_p1 = esl_zext<6,4>(tmp_48_fu_18731_p1.read());
}

void fpga_top::thread_tmp_68_fu_18747_p2() {
    tmp_68_fu_18747_p2 = (!p_shl1_fu_18739_p3.read().is_01() || !tmp_67_fu_18735_p1.read().is_01())? sc_lv<6>(): (sc_biguint<6>(p_shl1_fu_18739_p3.read()) - sc_biguint<6>(tmp_67_fu_18735_p1.read()));
}

void fpga_top::thread_tmp_69_fu_18753_p1() {
    tmp_69_fu_18753_p1 = esl_zext<6,2>(ap_reg_ppstg_tmp_122_reg_24559_pp4_it2.read());
}

void fpga_top::thread_tmp_6_fu_16595_p1() {
    tmp_6_fu_16595_p1 = esl_zext<19,10>(layer_channels_out_V_read_reg_19625.read());
}

void fpga_top::thread_tmp_70_fu_18756_p2() {
    tmp_70_fu_18756_p2 = (!tmp_69_fu_18753_p1.read().is_01() || !tmp_68_fu_18747_p2.read().is_01())? sc_lv<6>(): (sc_biguint<6>(tmp_69_fu_18753_p1.read()) + sc_biguint<6>(tmp_68_fu_18747_p2.read()));
}

void fpga_top::thread_tmp_72_fu_18787_p2() {
    tmp_72_fu_18787_p2 = (!p_shl2_fu_18766_p3.read().is_01() || !tmp13_cast_fu_18783_p1.read().is_01())? sc_lv<9>(): (sc_biguint<9>(p_shl2_fu_18766_p3.read()) + sc_biguint<9>(tmp13_cast_fu_18783_p1.read()));
}

void fpga_top::thread_tmp_74_fu_19322_p4() {
    tmp_74_fu_19322_p4 = biased_to_int_fu_19319_p1.read().range(30, 23);
}

void fpga_top::thread_tmp_75_cast_fu_17946_p1() {
    tmp_75_cast_fu_17946_p1 = esl_zext<21,10>(ImageCache_ch_in_V.read());
}

void fpga_top::thread_tmp_76_fu_19348_p2() {
    tmp_76_fu_19348_p2 = (notrhs_fu_19342_p2.read() | notlhs_fu_19336_p2.read());
}

void fpga_top::thread_tmp_77_fu_16281_opcode() {
    tmp_77_fu_16281_opcode = ap_const_lv5_4;
}

void fpga_top::thread_tmp_78_fu_19354_p2() {
    tmp_78_fu_19354_p2 = (tmp_76_fu_19348_p2.read() & tmp_77_fu_16281_p2.read());
}

void fpga_top::thread_tmp_84_cast_fu_18762_p1() {
    tmp_84_cast_fu_18762_p1 = esl_zext<7,6>(tmp_70_fu_18756_p2.read());
}

void fpga_top::thread_tmp_86_cast_fu_18774_p1() {
    tmp_86_cast_fu_18774_p1 = esl_zext<7,3>(ap_reg_ppstg_weightID_1_reg_24554_pp4_it2.read());
}

void fpga_top::thread_tmp_8_fu_16622_p2() {
    tmp_8_fu_16622_p2 = (!tmp_cast_fu_16618_p1.read().is_01() || !r_V_reg_19726.read().is_01())? sc_lv<1>(): (sc_biguint<11>(tmp_cast_fu_16618_p1.read()) < sc_biguint<11>(r_V_reg_19726.read()));
}

void fpga_top::thread_tmp_90_cast_cast_fu_18120_p1() {
    tmp_90_cast_cast_fu_18120_p1 = esl_zext<9,8>(p_lshr_f_cast_fu_18111_p4.read());
}

void fpga_top::thread_tmp_99_cast_fu_18130_p1() {
    tmp_99_cast_fu_18130_p1 = esl_zext<18,9>(x_out_V_fu_18124_p3.read());
}

void fpga_top::thread_tmp_cast_fu_16618_p1() {
    tmp_cast_fu_16618_p1 = esl_zext<11,10>(tmp_7_reg_14738.read());
}

void fpga_top::thread_tmp_i1_fu_17776_p1() {
    tmp_i1_fu_17776_p1 = esl_zext<64,16>(curr_img_cache_addr.read());
}

void fpga_top::thread_tmp_i2_54_fu_17832_p1() {
    tmp_i2_54_fu_17832_p1 = esl_zext<64,16>(curr_img_cache_addr.read());
}

void fpga_top::thread_tmp_i2_fu_17717_p1() {
    tmp_i2_fu_17717_p1 = esl_zext<23,14>(tmp_132_i_reg_19721.read());
}

void fpga_top::thread_tmp_i3_fu_18030_p1() {
    tmp_i3_fu_18030_p1 = esl_zext<64,16>(curr_img_cache_addr.read());
}

void fpga_top::thread_weightID_1_fu_18249_p3() {
    weightID_1_fu_18249_p3 = (!tmp_63_fu_18224_p2.read()[0].is_01())? sc_lv<3>(): ((tmp_63_fu_18224_p2.read()[0].to_bool())? ap_const_lv3_0: weightID_V_1_fu_18239_p4.read());
}

void fpga_top::thread_weightID_V_1_fu_18239_p4() {
    weightID_V_1_fu_18239_p4 = r_V_14_fu_18234_p2.read().range(6, 4);
}

void fpga_top::thread_weightID_V_fu_16846_p3() {
    weightID_V_fu_16846_p3 = (!tmp_12_reg_19685.read()[0].is_01())? sc_lv<3>(): ((tmp_12_reg_19685.read()[0].to_bool())? ap_const_lv3_0: tmp_41_cast_fu_16782_p4.read());
}

void fpga_top::thread_weight_index_V_fu_16857_p2() {
    weight_index_V_fu_16857_p2 = (!p_0111_0_i_phi_fu_14763_p4.read().is_01() || !ap_const_lv4_1.is_01())? sc_lv<4>(): (sc_biguint<4>(p_0111_0_i_phi_fu_14763_p4.read()) + sc_biguint<4>(ap_const_lv4_1));
}

void fpga_top::thread_weights_offset_0_ack_out() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st96_fsm_32.read())) {
        weights_offset_0_ack_out = ap_const_logic_1;
    } else {
        weights_offset_0_ack_out = ap_const_logic_0;
    }
}

void fpga_top::thread_weights_per_filter_V_fu_16687_p3() {
    weights_per_filter_V_fu_16687_p3 = (!bias_or_1x1_reg_19759.read()[0].is_01())? sc_lv<4>(): ((bias_or_1x1_reg_19759.read()[0].to_bool())? ap_const_lv4_1: ap_const_lv4_9);
}

void fpga_top::thread_x_V_1_fu_19480_p2() {
    x_V_1_fu_19480_p2 = (!r_V_16_mid2_reg_24405.read().is_01() || !ap_const_lv9_1.is_01())? sc_lv<9>(): (sc_biguint<9>(r_V_16_mid2_reg_24405.read()) + sc_biguint<9>(ap_const_lv9_1));
}

void fpga_top::thread_x_V_fu_17706_p2() {
    x_V_fu_17706_p2 = (!p_02_0_i_reg_14792.read().is_01() || !ap_const_lv9_1.is_01())? sc_lv<9>(): (sc_biguint<9>(p_02_0_i_reg_14792.read()) + sc_biguint<9>(ap_const_lv9_1));
}

void fpga_top::thread_x_out_V_fu_18124_p3() {
    x_out_V_fu_18124_p3 = (!i_op_assign_4_reg_19673.read()[0].is_01())? sc_lv<9>(): ((i_op_assign_4_reg_19673.read()[0].to_bool())? tmp_90_cast_cast_fu_18120_p1.read(): r_V_16_mid2_reg_24405.read());
}

void fpga_top::thread_xy_offset_V_fu_18134_p2() {
    xy_offset_V_fu_18134_p2 = (!tmp_99_cast_fu_18130_p1.read().is_01() || !grp_fu_18093_p2.read().is_01())? sc_lv<18>(): (sc_biguint<18>(tmp_99_cast_fu_18130_p1.read()) + sc_biguint<18>(grp_fu_18093_p2.read()));
}

void fpga_top::thread_y_V_fu_17882_p2() {
    y_V_fu_17882_p2 = (!ap_const_lv9_1.is_01() || !r_V_17_reg_14847.read().is_01())? sc_lv<9>(): (sc_biguint<9>(ap_const_lv9_1) + sc_biguint<9>(r_V_17_reg_14847.read()));
}

void fpga_top::thread_y_out_V_fu_17927_p3() {
    y_out_V_fu_17927_p3 = (!i_op_assign_4_reg_19673.read()[0].is_01())? sc_lv<9>(): ((i_op_assign_4_reg_19673.read()[0].to_bool())? tmp_67_cast_fu_17923_p1.read(): r_V_17_mid2_fu_17901_p3.read());
}

}

