
---------- Begin Simulation Statistics ----------
final_tick                               92805672617500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  35254                       # Simulator instruction rate (inst/s)
host_mem_usage                                 828648                       # Number of bytes of host memory used
host_op_rate                                    57128                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   283.66                       # Real time elapsed on the host
host_tick_rate                               86644404                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000010                       # Number of instructions simulated
sim_ops                                      16204568                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.024577                       # Number of seconds simulated
sim_ticks                                 24577191250                       # Number of ticks simulated
system.cpu.Branches                                 3                       # Number of branches fetched
system.cpu.committedInsts                          10                       # Number of instructions committed
system.cpu.committedOps                            18                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           4                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          13                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               21                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         21                       # Number of busy cycles
system.cpu.num_cc_register_reads                   16                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   8                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    18                       # Number of integer alu accesses
system.cpu.num_int_insts                           18                       # number of integer instructions
system.cpu.num_int_register_reads                  33                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 15                       # number of times the integer registers were written
system.cpu.num_load_insts                           4                       # Number of load instructions
system.cpu.num_mem_refs                             4                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        14     77.78%     77.78% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::MemRead                        4     22.22%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         18                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       338048                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        684324                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      2070539                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       184517                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      4319743                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1595128                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      2070539                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       475411                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         4328003                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS             272                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        29810                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          13278746                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          9647675                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       184528                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            1904056                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events        652968                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     14612140                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       16204550                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     47105879                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.344003                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.216253                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     41480643     88.06%     88.06% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1996317      4.24%     92.30% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      1326698      2.82%     95.11% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       784985      1.67%     96.78% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       591313      1.26%     98.03% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5        80221      0.17%     98.20% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       139357      0.30%     98.50% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        53377      0.11%     98.61% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       652968      1.39%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     47105879                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          16204186                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               3567032                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     11575705     71.43%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3567032     22.01%     93.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1061813      6.55%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     16204550                       # Class of committed instruction
system.switch_cpus.commit.refs                4628845                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              16204550                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       4.915436                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 4.915436                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      42935428                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       32512596                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1659884                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2865625                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         184728                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       1507708                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             4858107                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                 44454                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1559041                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1613                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             4328003                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           2934562                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              45914863                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         23397                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               23588178                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           10                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1662                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          369456                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.088049                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      3052119                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1595400                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.479880                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     49153382                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.770877                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.182612                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         43033073     87.55%     87.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           111310      0.23%     87.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           569554      1.16%     88.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           306144      0.62%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           442273      0.90%     90.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           370458      0.75%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1160175      2.36%     93.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           143206      0.29%     93.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          3017189      6.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     49153382                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_writes               56                       # number of floating regfile writes
system.switch_cpus.idleCycles                     979                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       197254                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          2412232                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.501838                       # Inst execution rate
system.switch_cpus.iew.exec_refs              6840311                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1559041                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        25022098                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       6706945                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         5896                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      2178480                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     30793992                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       5281270                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       266936                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      24667506                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         384291                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       1518476                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         184728                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       2452241                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked       237188                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        54501                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           65                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          260                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      3139888                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      1116667                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          260                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       100942                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        96312                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          28537423                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              23957146                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.633532                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          18079369                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.487386                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               23974460                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         33751340                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        19986611                       # number of integer regfile writes
system.switch_cpus.ipc                       0.203441                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.203441                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        16549      0.07%      0.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      17919561     71.87%     71.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         2665      0.01%     71.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     71.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     71.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     71.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     71.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     71.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     71.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     71.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     71.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     71.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     71.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     71.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     71.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     71.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     71.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     71.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     71.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     71.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     71.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     71.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     71.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     71.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     71.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     71.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     71.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     71.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     71.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     71.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     71.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     71.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     71.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     71.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     71.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     71.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     71.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     71.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     71.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     71.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     71.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     71.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      5363584     21.51%     93.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1632085      6.55%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       24934444                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              287454                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.011528                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           79149     27.53%     27.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     27.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     27.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     27.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     27.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     27.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     27.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     27.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     27.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     27.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     27.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     27.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     27.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     27.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     27.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     27.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     27.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     27.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     27.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     27.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     27.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     27.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     27.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     27.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     27.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     27.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     27.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     27.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     27.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     27.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     27.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     27.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     27.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     27.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     27.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     27.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     27.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     27.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     27.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     27.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     27.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     27.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     27.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     27.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     27.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     27.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          74031     25.75%     53.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        134274     46.71%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       25205349                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     99332859                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     23957146                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     45383598                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           30793992                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          24934444                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     14589354                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        23137                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined     24021156                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     49153382                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.507278                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.221834                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     38402192     78.13%     78.13% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      4617330      9.39%     87.52% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2447560      4.98%     92.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1625262      3.31%     95.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       869459      1.77%     97.58% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       510313      1.04%     98.61% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       361688      0.74%     99.35% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       209945      0.43%     99.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       109633      0.22%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     49153382                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.507268                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             2934844                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   284                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       369745                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       557405                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      6706945                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      2178480                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        12765008                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 49154361                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        33769822                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20622243                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        4767172                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          2111401                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        1583957                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        171543                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      83897030                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       31586485                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     39943950                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           3610521                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        3121652                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         184728                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       9476901                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         19321588                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups     47604127                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           9325467                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             77269601                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            63684578                       # The number of ROB writes
system.switch_cpus.timesIdled                      16                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2091882                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        71007                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4184807                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          71007                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 92805672617500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             267143                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       135026                       # Transaction distribution
system.membus.trans_dist::CleanEvict           203022                       # Transaction distribution
system.membus.trans_dist::ReadExReq             79132                       # Transaction distribution
system.membus.trans_dist::ReadExResp            79132                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        267144                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1030599                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1030599                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1030599                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     30803264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     30803264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                30803264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            346276                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  346276    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              346276                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1308685500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               5.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1832658250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.5                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  24577191250                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 92805672617500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 92805672617500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 92805672617500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2013150                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       299283                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2144627                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            79774                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           79774                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            18                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2013133                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           36                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      6277695                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6277731                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         1152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    144458432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              144459584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          352028                       # Total snoops (count)
system.tol2bus.snoopTraffic                   8641664                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2444953                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.029042                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.167925                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2373946     97.10%     97.10% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  71007      2.90%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2444953                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2256658500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3139354500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            12.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             25500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 92805672617500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data      1746649                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1746649                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      1746649                       # number of overall hits
system.l2.overall_hits::total                 1746649                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  1                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           17                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       346255                       # number of demand (read+write) misses
system.l2.demand_misses::total                 346276                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 1                       # number of overall misses
system.l2.overall_misses::.cpu.data                 3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           17                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       346255                       # number of overall misses
system.l2.overall_misses::total                346276                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      1515000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  28664527000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      28666042000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      1515000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  28664527000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     28666042000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           17                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      2092904                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2092925                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           17                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      2092904                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2092925                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.165442                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.165451                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.165442                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.165451                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 89117.647059                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 82784.442102                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82783.796740                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 89117.647059                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 82784.442102                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82783.796740                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              135026                       # number of writebacks
system.l2.writebacks::total                    135026                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           17                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       346255                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            346272                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           17                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       346255                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           346272                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      1345000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  25201987000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  25203332000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      1345000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  25201987000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  25203332000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.165442                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.165449                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.165442                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.165449                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 79117.647059                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 72784.470982                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72784.781906                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 79117.647059                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 72784.470982                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72784.781906                       # average overall mshr miss latency
system.l2.replacements                         352028                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       164257                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           164257                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       164257                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       164257                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        57027                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         57027                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data          642                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   642                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        79132                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               79132                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   6625027000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    6625027000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        79774                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             79774                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.991952                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.991952                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 83721.212657                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83721.212657                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        79132                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          79132                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   5833707000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   5833707000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.991952                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.991952                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 73721.212657                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73721.212657                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           17                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               18                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      1515000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      1515000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           17                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             18                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 89117.647059                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84166.666667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           17                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           17                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      1345000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      1345000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.944444                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 79117.647059                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79117.647059                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      1746007                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1746007                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            3                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data       267123                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          267126                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  22039500000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  22039500000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data      2013130                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2013133                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.132690                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.132692                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 82506.935007                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82506.008401                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       267123                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       267123                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  19368280000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  19368280000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.132690                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.132690                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 72506.972443                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72506.972443                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 92805672617500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8087.195105                       # Cycle average of tags in use
system.l2.tags.total_refs                     3004013                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    352028                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.533449                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              92781095427000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      65.440228                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.012586                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.134785                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.153712                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  8021.453794                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.007988                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000016                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000019                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.979181                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.987206                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          218                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          689                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3893                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1765                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1627                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   8729834                       # Number of tag accesses
system.l2.tags.data_accesses                  8729834                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 92805672617500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     22160256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           22161600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         1088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          1152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      8641664                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8641664                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       346254                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              346275                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       135026                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             135026                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst              2604                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data              7812                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst        44269                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    901659420                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             901714105                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst         2604                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst        44269                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            46873                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      351613165                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            351613165                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      351613165                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst             2604                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data             7812                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst        44269                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    901659420                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1253327269                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    135024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        17.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    346181.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000154892500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         8262                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         8262                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              808581                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             126981                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      346272                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     135026                       # Number of write requests accepted
system.mem_ctrls.readBursts                    346272                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   135026                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     74                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             16927                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15416                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             14861                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             13773                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             13648                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             13291                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             13082                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             12772                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             27618                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             38833                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            36151                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            31862                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            28579                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            24782                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            23109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            21494                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8550                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8572                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8669                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8486                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              8365                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8087                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8155                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7902                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              7953                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8262                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8457                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8764                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8495                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8838                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8737                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8704                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.41                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.46                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4464371250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1730990000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             10955583750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12895.43                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31645.43                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   278871                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  106053                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.55                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                78.54                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                346272                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               135026                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  250532                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   81172                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   12622                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1870                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   8408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   8552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   8711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        96266                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    319.884985                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   193.718714                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   321.292328                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        32595     33.86%     33.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        23123     24.02%     57.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10231     10.63%     68.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         6801      7.06%     75.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         4775      4.96%     80.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3727      3.87%     84.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3039      3.16%     87.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2552      2.65%     90.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         9423      9.79%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        96266                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         8262                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      41.888889                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     32.071947                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     70.043487                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          8187     99.09%     99.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           73      0.88%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8262                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8262                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.339385                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.319153                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.845702                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6995     84.66%     84.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              135      1.63%     86.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              795      9.62%     95.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              280      3.39%     99.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               50      0.61%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                5      0.06%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8262                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               22156672                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    4736                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8639744                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                22161408                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8641664                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       901.51                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       351.54                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    901.71                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    351.61                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.79                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.04                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.75                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   24577107000                       # Total gap between requests
system.mem_ctrls.avgGap                      51064.22                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         1088                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     22155584                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      8639744                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 44268.687537677841                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 901469324.734167814255                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 351535043.696256339550                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           17                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       346255                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       135026                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst       644250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  10954939500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 597597729000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     37897.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     31638.36                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4425797.47                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    79.99                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            394627800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            209738265                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1659535920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          356056200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1939803840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      10664557500                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        456900960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        15681220485                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        638.039568                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1052869000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    820560000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  22703751500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            292740000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            155591205                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           812317800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          348622920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1939803840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       9634727100                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1324161600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        14507964465                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        590.301972                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3328039750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    820560000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  20428580750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 92781095426250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    24577180500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 92805672617500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           12                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      2934535                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2934547                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           12                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      2934535                       # number of overall hits
system.cpu.icache.overall_hits::total         2934547                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           27                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             28                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           27                       # number of overall misses
system.cpu.icache.overall_misses::total            28                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      2064500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2064500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      2064500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2064500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           13                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      2934562                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2934575                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           13                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      2934562                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2934575                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.076923                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000009                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.076923                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000009                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 76462.962963                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73732.142857                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 76462.962963                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73732.142857                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           10                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           17                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           17                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      1541000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1541000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      1541000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1541000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 90647.058824                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 90647.058824                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 90647.058824                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 90647.058824                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           12                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      2934535                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2934547                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           27                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            28                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      2064500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2064500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           13                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      2934562                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2934575                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.076923                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 76462.962963                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73732.142857                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           17                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      1541000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1541000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 90647.058824                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 90647.058824                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 92805672617500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.004761                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      92781095427000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000265                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.004497                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000009                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000009                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           18                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           18                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.035156                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5869168                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5869168                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 92805672617500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 92805672617500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 92805672617500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 92805672617500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 92805672617500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 92805672617500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 92805672617500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      3502286                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3502287                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3502286                       # number of overall hits
system.cpu.dcache.overall_hits::total         3502287                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      2348557                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2348560                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      2348557                       # number of overall misses
system.cpu.dcache.overall_misses::total       2348560                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  60138783374                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  60138783374                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  60138783374                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  60138783374                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            4                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      5850843                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5850847                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            4                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      5850843                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5850847                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.750000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.401405                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.401405                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.750000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.401405                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.401405                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 25606.695249                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 25606.662540                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 25606.695249                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 25606.662540                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      6332249                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            386680                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    16.375941                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       164257                       # number of writebacks
system.cpu.dcache.writebacks::total            164257                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       255653                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       255653                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       255653                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       255653                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      2092904                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2092904                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      2092904                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2092904                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  51155239874                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  51155239874                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  51155239874                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  51155239874                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.357710                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.357710                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.357710                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.357710                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 24442.229493                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 24442.229493                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 24442.229493                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 24442.229493                       # average overall mshr miss latency
system.cpu.dcache.replacements                2091882                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2520247                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2520248                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            3                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2268783                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2268786                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  53292614500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  53292614500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      4789030                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4789034                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.750000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.473746                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.473746                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 23489.515965                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 23489.484905                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       255652                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       255652                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      2013131                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2013131                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  44388858000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  44388858000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.420363                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.420363                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 22049.661945                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 22049.661945                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       982039                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         982039                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        79774                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        79774                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   6846168874                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   6846168874                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1061813                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1061813                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.075130                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.075130                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 85819.551157                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 85819.551157                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        79773                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        79773                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   6766381874                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   6766381874                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.075129                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.075129                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 84820.451456                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 84820.451456                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 92805672617500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.270923                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             5593939                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2091882                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.674118                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      92781095431500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.270921                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000265                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000265                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          579                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          445                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          13794600                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         13794600                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               92892344976000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  47612                       # Simulator instruction rate (inst/s)
host_mem_usage                                 828784                       # Number of bytes of host memory used
host_op_rate                                    76641                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   840.13                       # Real time elapsed on the host
host_tick_rate                              103165888                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000010                       # Number of instructions simulated
sim_ops                                      64387774                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.086672                       # Number of seconds simulated
sim_ticks                                 86672358500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1688084                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       3376166                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      5083834                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       411889                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted     10847813                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      4026898                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      5083834                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      1056936                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups        10862844                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS             472                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        52506                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          37024472                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         27287289                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       411903                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            5534160                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       2314576                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     33172947                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       48183206                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    168713500                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.285592                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.157290                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    153040504     90.71%     90.71% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      5320136      3.15%     93.86% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      3558888      2.11%     95.97% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      2294970      1.36%     97.33% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1355302      0.80%     98.14% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       261887      0.16%     98.29% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       357526      0.21%     98.50% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       209711      0.12%     98.63% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      2314576      1.37%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    168713500                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          48182480                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              10410174                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     34222063     71.02%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     10410174     21.61%     92.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      3550969      7.37%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     48183206                       # Class of committed instruction
system.switch_cpus.commit.refs               13961143                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              48183206                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       5.778157                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 5.778157                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     157329734                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       85135808                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          4194605                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           7001755                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         412484                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       4405782                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            13443564                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                120134                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             4891762                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  4265                       # TLB misses on write requests
system.switch_cpus.fetch.Branches            10862844                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           7944786                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             164710001                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         50283                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               61528471                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           14                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         3182                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          824968                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.062666                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      8218679                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      4027370                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.354949                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    173344360                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.562622                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.888725                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        157413004     90.81%     90.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           269775      0.16%     90.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          1638615      0.95%     91.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           721394      0.42%     92.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1244791      0.72%     93.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          1138667      0.66%     93.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          2899850      1.67%     95.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           401624      0.23%     95.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          7616640      4.39%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    173344360                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                     357                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       433535                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          6761014                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.394956                       # Inst execution rate
system.switch_cpus.iew.exec_refs             19857126                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            4891762                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        95264936                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      17329316                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        11176                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      6493671                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     81303085                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      14965364                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       573538                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      68463615                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents        1220231                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       6767223                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         412484                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       9635909                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked       824085                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       198269                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          164                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          812                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      6919143                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      2942681                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          812                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       216044                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       217491                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          78822046                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              66301449                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.617982                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          48710572                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.382483                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               66342894                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         97313422                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        54659620                       # number of integer regfile writes
system.switch_cpus.ipc                       0.173066                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.173066                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        30298      0.04%      0.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      48802219     70.69%     70.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         4989      0.01%     70.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     70.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     70.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     70.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     70.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     70.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     70.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     70.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     70.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     70.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     70.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     70.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     70.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     70.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     70.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     70.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     70.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     70.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     70.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     70.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     70.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     70.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     70.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     70.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     70.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     70.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     70.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     70.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     70.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     70.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     70.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     70.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     15112333     21.89%     92.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      5087313      7.37%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       69037152                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              783642                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.011351                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          198676     25.35%     25.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     25.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     25.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     25.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     25.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     25.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     25.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     25.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     25.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     25.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     25.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     25.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     25.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     25.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     25.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     25.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     25.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     25.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     25.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     25.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     25.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     25.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     25.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     25.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     25.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     25.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     25.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     25.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     25.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     25.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     25.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     25.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     25.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     25.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     25.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     25.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     25.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     25.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     25.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     25.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     25.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     25.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     25.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     25.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     25.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     25.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         181978     23.22%     48.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        402988     51.43%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       69790496                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    312260369                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     66301449                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes    114423692                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           81303085                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          69037152                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     33119811                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        58062                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined     52695373                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    173344360                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.398266                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.078922                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    142201377     82.03%     82.03% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     14447875      8.33%     90.37% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      6702586      3.87%     94.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      4579838      2.64%     96.88% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2356122      1.36%     98.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1346067      0.78%     99.01% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       947729      0.55%     99.56% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       498734      0.29%     99.85% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       264032      0.15%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    173344360                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.398265                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             7945272                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   486                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads      1306058                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      1758270                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     17329316                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      6493671                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        35683085                       # number of misc regfile reads
system.switch_cpus.numCycles                173344717                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       126279153                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      60917994                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       14772739                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          5506641                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        4902161                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        402485                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     220888143                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       82981300                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands    104282631                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           9212744                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       13164642                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         412484                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      31933338                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         43364561                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups    126955755                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          27953431                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            247755077                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           167349764                       # The number of ROB writes
system.switch_cpus.timesIdled                      14                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5704999                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       417449                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     11410001                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         417449                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  86672358500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1469865                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       400370                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1287714                       # Transaction distribution
system.membus.trans_dist::ReadExReq            218217                       # Transaction distribution
system.membus.trans_dist::ReadExResp           218217                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1469865                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      5064248                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      5064248                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5064248                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    133660928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    133660928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               133660928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1688082                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1688082    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1688082                       # Request fanout histogram
system.membus.reqLayer2.occupancy          5406981000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               6.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         8923602500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.3                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  86672358500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  86672358500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  86672358500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  86672358500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           5484934                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       834027                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         6620902                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           220066                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          220066                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      5484936                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     17115001                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              17115001                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    392874048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              392874048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1749930                       # Total snoops (count)
system.tol2bus.snoopTraffic                  25623680                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          7454932                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.055996                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.229915                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                7037483     94.40%     94.40% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 417449      5.60%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            7454932                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6138657500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        8557500000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             9.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  86672358500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data      4016919                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4016919                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      4016919                       # number of overall hits
system.l2.overall_hits::total                 4016919                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data      1688083                       # number of demand (read+write) misses
system.l2.demand_misses::total                1688083                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data      1688083                       # number of overall misses
system.l2.overall_misses::total               1688083                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data 138140923500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     138140923500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 138140923500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    138140923500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      5705002                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5705002                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      5705002                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5705002                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.295895                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.295895                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.295895                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.295895                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 81833.016208                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81833.016208                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 81833.016208                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81833.016208                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              400370                       # number of writebacks
system.l2.writebacks::total                    400370                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data      1688083                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1688083                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      1688083                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1688083                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data 121260103500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 121260103500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 121260103500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 121260103500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.295895                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.295895                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.295895                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.295895                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 71833.022132                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71833.022132                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 71833.022132                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71833.022132                       # average overall mshr miss latency
system.l2.replacements                        1749930                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       433657                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           433657                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       433657                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       433657                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       355603                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        355603                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         1849                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1849                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data       218217                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              218217                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data  18305405500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   18305405500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       220066                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            220066                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.991598                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.991598                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 83886.248551                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83886.248551                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       218217                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         218217                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data  16123235500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  16123235500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.991598                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.991598                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 73886.248551                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73886.248551                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      4015070                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           4015070                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      1469866                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1469866                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 119835518000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 119835518000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      5484936                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       5484936                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.267982                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.267982                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 81528.192366                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81528.192366                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      1469866                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1469866                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 105136868000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 105136868000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.267982                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.267982                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 71528.199169                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71528.199169                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  86672358500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         8192                       # Cycle average of tags in use
system.l2.tags.total_refs                    12178163                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1758122                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.926802                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     102.241514                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  8089.758486                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.012481                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.987519                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          284                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1911                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2291                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2397                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1309                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  24569932                       # Number of tag accesses
system.l2.tags.data_accesses                 24569932                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  86672358500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.data    108037312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          108037312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     25623680                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        25623680                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.data      1688083                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1688083                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       400370                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             400370                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.data   1246502505                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1246502505                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      295638430                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            295638430                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      295638430                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1246502505                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1542140935                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    400318.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples   1687663.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000156612000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        24746                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        24746                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3693577                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             376229                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1688082                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     400370                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1688082                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   400370                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    419                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    52                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            109334                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            103412                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            100137                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             95170                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             89757                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             87976                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             81637                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             74994                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            107149                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            133879                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           128977                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           121599                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           115442                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           107108                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           115773                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           115319                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             24961                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             24519                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             24773                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             24843                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             25057                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             25044                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             25058                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             25120                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             25247                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             25406                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            25369                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            25012                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            25125                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            24726                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            24940                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            25126                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.62                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.67                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  20147903000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 8438315000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             51791584250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11938.34                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30688.34                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1395830                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  327999                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.71                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                81.93                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1688082                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               400370                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1009662                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  536328                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  123288                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   18385                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  17073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  23576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  24882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  25078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  25157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  25289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  25394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  25489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  25497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  25668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  25561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  25481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  26119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  25563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  26271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  24817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       364157                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    366.961723                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   213.590185                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   359.308151                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       120430     33.07%     33.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        79180     21.74%     54.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        32200      8.84%     63.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        22165      6.09%     69.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        17754      4.88%     74.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        13632      3.74%     78.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        11519      3.16%     81.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        10716      2.94%     84.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        56561     15.53%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       364157                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        24746                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      68.203548                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     44.175117                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    102.043213                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          18613     75.22%     75.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127         3485     14.08%     89.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191         1053      4.26%     93.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255          497      2.01%     95.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319          272      1.10%     96.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383          223      0.90%     97.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447          161      0.65%     98.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511          126      0.51%     98.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575           77      0.31%     99.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639           56      0.23%     99.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703           46      0.19%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767           46      0.19%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831           27      0.11%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895           25      0.10%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959           19      0.08%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            7      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            2      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            2      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            3      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         24746                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        24746                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.177402                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.166101                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.632941                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            22710     91.77%     91.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              332      1.34%     93.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1182      4.78%     97.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              411      1.66%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               96      0.39%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               13      0.05%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         24746                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              108010432                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   26816                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                25620864                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               108037248                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             25623680                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1246.19                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       295.61                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1246.50                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    295.64                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.05                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.74                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.31                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   86672343000                       # Total gap between requests
system.mem_ctrls.avgGap                      41500.76                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.data    108010432                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     25620864                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.data 1246192371.700603961945                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 295605939.926049172878                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.data      1688082                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       400370                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  51791584250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2129060993000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     30680.73                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5317733.58                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    82.56                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1450483860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            770950455                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          6749056440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1048964220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6841557840.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      36195743850                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2801559360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        55858316025                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.476705                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   6775633000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2894060000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  77002665500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1149618540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            611025360                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          5300857380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1040737500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6841557840.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      35081552880                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       3739825440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        53765174940                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        620.326663                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   9240159750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2894060000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  74538138750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 92781095426250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   111249539000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 92892344976000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           12                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     10879321                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10879333                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           12                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     10879321                       # number of overall hits
system.cpu.icache.overall_hits::total        10879333                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           27                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             28                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           27                       # number of overall misses
system.cpu.icache.overall_misses::total            28                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      2064500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2064500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      2064500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2064500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           13                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     10879348                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10879361                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           13                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     10879348                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10879361                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.076923                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000002                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.076923                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000002                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 76462.962963                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73732.142857                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 76462.962963                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73732.142857                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           10                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           17                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           17                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      1541000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1541000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      1541000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1541000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 90647.058824                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 90647.058824                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 90647.058824                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 90647.058824                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           12                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     10879321                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10879333                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           27                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            28                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      2064500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2064500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           13                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     10879348                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10879361                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.076923                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 76462.962963                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73732.142857                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           17                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      1541000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1541000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 90647.058824                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 90647.058824                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 92892344976000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.021552                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10879351                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                18                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          604408.388889                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      92781095427000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.001198                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.020354                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000002                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000040                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000042                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           18                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           18                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.035156                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          21758740                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         21758740                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 92892344976000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 92892344976000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 92892344976000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 92892344976000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 92892344976000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 92892344976000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 92892344976000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     13792968                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         13792969                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     13792968                       # number of overall hits
system.cpu.dcache.overall_hits::total        13792969                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      8814511                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8814514                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      8814511                       # number of overall misses
system.cpu.dcache.overall_misses::total       8814514                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 290189511616                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 290189511616                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 290189511616                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 290189511616                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            4                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     22607479                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     22607483                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            4                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     22607479                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     22607483                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.750000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.389894                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.389894                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.750000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.389894                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.389894                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 32921.793576                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 32921.782371                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 32921.793576                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 32921.782371                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     32962588                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1676548                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    19.660987                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       597914                       # number of writebacks
system.cpu.dcache.writebacks::total            597914                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      1016605                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1016605                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      1016605                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1016605                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      7797906                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      7797906                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      7797906                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      7797906                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 242285272117                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 242285272117                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 242285272117                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 242285272117                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.344926                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.344926                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.344926                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.344926                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 31070.555623                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 31070.555623                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 31070.555623                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 31070.555623                       # average overall mshr miss latency
system.cpu.dcache.replacements                7796881                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      9480042                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         9480043                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            3                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      8514667                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       8514670                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 264437066500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 264437066500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     17994709                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     17994713                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.750000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.473176                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.473176                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 31056.653948                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 31056.643006                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      1016594                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1016594                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      7498073                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      7498073                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 216832867500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 216832867500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.416682                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.416682                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 28918.479121                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 28918.479121                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      4312926                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4312926                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       299844                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       299844                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  25752445116                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  25752445116                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      4612770                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4612770                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.065003                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.065003                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 85886.144515                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 85886.144515                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           11                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           11                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       299833                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       299833                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  25452404617                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  25452404617                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.065001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.065001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 84888.603379                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 84888.603379                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 92892344976000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             1.226104                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            21590874                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           7797905                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.768804                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      92781095431500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     1.226102                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.001197                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.001197                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          598                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          425                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          53012871                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         53012871                       # Number of data accesses

---------- End Simulation Statistics   ----------
