{{noteTA
|G1=IT
|G2=P
|G3=EL
}}

'''软核微处理器'''（英文：'''Soft microprocessor'''），也称为'''软微处理器'''、'''软核处理器'''或'''软核'''，是可以完全使用[[逻辑综合|逻辑综合]]实现的[[微处理器|微处理器]]核心。软核处理器可以通过含有可编程逻辑器件（如[[特殊應用積體電路|ASIC]]、[[现场可编程逻辑门阵列|FPGA]]、[[複雜可程式化邏輯裝置|CPLD]]）的不同[[半导体|半导体]]器件来實做。<ref>http://www.dailycircuitry.com/2011/10/zet-soft-core-running-windows-30.html{{Webarchive|url=https://web.archive.org/web/20181013095941/http://www.dailycircuitry.com/2011/10/zet-soft-core-running-windows-30.html|date=2018-10-13}}
"Zet soft core running Windows 3.0" by Andrew Felch 2011</ref>

对于大多数系统，如果使用了软核处理器，那它们往往仅使用单个软处理器。但是，仍有一些设计人员将尽可能多的软核平铺到 FPGA 上。<ref>
{{Cite web|title=Archived copy|url=http://www.embedded.com/columns/showArticle.jhtml?articleID=192700615|accessdate=2012-08-18|archiveurl=https://web.archive.org/web/20071008163016/http://www.embedded.com/columns/showArticle.jhtml?articleID=192700615|archivedate=2007-10-08}}</ref>在[[多核心處理器|多核]]系统中，较少使用的资源可以在多个核心间共享。

尽管许多人在 FPGA 中只放置了一个软核处理器，但 FPGA 在资源足够多的情况下可以容纳更多的软核处理器，从而构成[[多核心處理器|多核处理器]]。单个 FPGA 上的软核处理器的数量仅受 FPGA 资源数量的限制。<ref>[http://www.xilinx.com/products/design_resources/proc_central/microblaze_faq.pdf MicroBlaze Soft Processor: Frequently Asked Questions] {{Webarchive|url=https://web.archive.org/web/20111027074459/http://www.xilinx.com/products/design_resources/proc_central/microblaze_faq.pdf|date=2011-10-27}}</ref>有的人在单个 FPGA 上放置了数十或数百个软核处理器。<ref>
István Vassányi.
"Implementing processor arrays on FPGAs". 1998.
</ref><ref>
Zhoukun WANG and Omar HAMMAMI.
"A 24 Processors System on Chip FPGA Design with Network on Chip".
</ref><ref>
John Kent.
"Micro16 Array - A Simple CPU Array"
</ref><ref>
Kit Eaton.
"1,000 Core CPU Achieved: Your Future Desktop Will Be a Supercomputer".
2011.
</ref><ref>"Scientists Squeeze Over 1,000 Cores onto One Chip".
2011.
{{Cite web |url=http://www.ecnmag.com/news/2011/01/research/Over-1000-Cores-on-One-Chip.aspx |title=存档副本 |access-date=2020-07-17 |archive-url=https://web.archive.org/web/20120305082424/http://www.ecnmag.com/news/2011/01/research/Over-1000-Cores-on-One-Chip.aspx |archive-date=2012-03-05 |dead-url=yes }}</ref>这是一种实现[[大规模并行处理机|大规模并行计算]]的方法，并且同样可以应用于内存内计算。

与分立处理器相比，由于 FPGA 的可重新编程的特点，FPGA 中实现的软核处理器及其[[外围设备|外围设备]]不容易过时。<ref>Joe DeLaere.
[https://www.altera.com/content/dam/altera-www/global/en_US/pdfs/literature/wp/wp-01255-top-7-reasons-to-replace-your-microcontroller-with-a-max-10-fpga.pdf "Top 7 Reasons to Replace Your Microcontroller with a MAX 10 FPGA"] {{Wayback|url=https://www.altera.com/content/dam/altera-www/global/en_US/pdfs/literature/wp/wp-01255-top-7-reasons-to-replace-your-microcontroller-with-a-max-10-fpga.pdf |date=20171207060311 }}.</ref><ref>John Swan; Tomek Krzyzak.
[http://www.embedded.com/print/4015159 "Using FPGAs to avoid microprocessor obsolescence"] {{Wayback|url=http://www.embedded.com/print/4015159 |date=20161013004106 }}.
2008</ref><ref>{{Cite web|title=FPGA processor IP needs to be supported|url=https://www.electronicsweekly.com/news/products/fpga-news/fpga-processor-ip-needs-to-be-supported-2010-02/|accessdate=2019-04-03|author=Staff|date=2010-02-03|work=Electronics Weekly|language=en-GB|archive-date=2020-08-07|archive-url=https://web.archive.org/web/20200807070229/https://www.electronicsweekly.com/news/products/fpga-news/fpga-processor-ip-needs-to-be-supported-2010-02/|dead-url=no}}</ref>

== 核心比较 ==

{| class="wikitable" style="font-size: 85%; text-align: center; width: auto;"
|-
! 处理器
! 开发者
! 是否开源
! 总线支持
! 备注
! 项目名称
! 描述语言
|-
| colspan="7" align="center" | ''基于 [[ARM架構|ARM]] 指令集架构''
|-
| {{link-en|Amber|Amber (processor core)|Amber}}
| Conor Santifort
| {{yes|[[GNU宽通用公共许可证|LGPLv2.1]]}}
| {{link-en|Wishbone总线|Wishbone (computer bus)|Wishbone}}
| [[ARM_architecture|ARMv2a]] 三级或五级流水线
| [https://opencores.org/project/amber Opencores 上的项目主页] {{Wayback|url=https://opencores.org/project/amber |date=20180424140426 }}
| Verilog
|-
| {{link-en|Cortex-M1|Cortex-M1}}
| [[安謀控股|ARM]]
| {{no}}
| [https://web.archive.org/web/20160826084951/http://www.arm.com/products/system-ip/interconnect/index.php]
| 70–200 MHz, 32位 RISC
| [http://www.arm.com/products/CPUs/ARM_Cortex-M1.html] {{Wayback|url=http://www.arm.com/products/CPUs/ARM_Cortex-M1.html |date=20070401051142 }}
| Verilog
|-
| colspan="7" align="center" | ''基于 [[Atmel_AVR|AVR]] 指令集架构''
|-
| Navré
| Sébastien Bourdeauducq
| {{yes}}
| Direct SRAM
| 兼容 [[Atmel_AVR|Atmel AVR]] 的8位 RISC
| [http://opencores.org/project,navre Opencores 上的项目主页] {{Wayback|url=http://opencores.org/project,navre |date=20170721082707 }}
| Verilog
|-
| pAVR
| Doru Cuturela
| {{yes}}
|
| 兼容 [[Atmel_AVR|Atmel AVR]] 的8位 RISC
| [http://opencores.org/project,pavr Opencores 上的项目主页] {{Wayback|url=http://opencores.org/project,pavr |date=20171003180409 }}
| VHDL
|-
| colspan="7" align="center" | ''基于 {{link-en|MicroBlaze|MicroBlaze}} 指令集架构''
|-
| [[AEMB|AEMB]]
| Shawn Tan
| {{yes}}
| {{link-en|Wishbone总线|Wishbone (computer bus)|Wishbone}}
| 兼容 MicroBlaze EDK 3.2
| [https://web.archive.org/web/20120308104422/http://www.aeste.my/aemb AEMB]
| Verilog
|-
| {{link-en|MicroBlaze|MicroBlaze}}
| [[Xilinx|Xilinx]]
| {{no}}
| PLB, OPB, FSL, LMB, AXI4
|
| [https://web.archive.org/web/20030430214925/http://www.xilinx.com/microblaze/ Xilinx MicroBlaze]
|
|-
| [[OpenFire_Soft_Processor|OpenFire]]
| Virginia Tech CCM Lab
| {{yes}}
| OPB, FSL
| 与 MicroBlaze 二进制兼容
| [https://web.archive.org/web/20090724052731/http://www.ccm.ece.vt.edu/~scraven/openfire.html]<ref>{{Cite web |url=http://opencores.org/project,openfire_core,overview |title=存档副本 |accessdate=2020-07-17 |archive-date=2017-07-05 |archive-url=https://web.archive.org/web/20170705015205/http://opencores.org/project,openfire_core,overview |dead-url=no }}</ref>
| Verilog
|-
| [[SecretBlaze|SecretBlaze]]
| LIRMM, 蒙彼利埃大学 / CNRS
| {{yes}}
| {{link-en|Wishbone总线|Wishbone (computer bus)|Wishbone}}
| MicroBlaze 指令集架构, VHDL
| [https://web.archive.org/web/20171214081812/http://www.lirmm.fr/ADAC/?page_id=462 SecretBlaze]
| VHDL
|-
| colspan="7" align="center" | ''基于 [[MCS-51|MCS-51]] 指令集架构''
|-
| [https://web.archive.org/web/20190820175829/http://www.microcorelabs.com/ MCL51]
| [[MicroCore_Labs|MicroCore Labs]]
| {{yes}}
| 基于 Ultra-small-footprint 微定序器的 8051 核心
| 312 个 Artix-7 [[查找表|查找表]]. 四核的 8051 版本则有 1227 个
| [https://web.archive.org/web/20190820175829/http://www.microcorelabs.com/ MCL51 Core]
|
|-
| [https://web.archive.org/web/20131008041359/http://wiki.altium.com/display/ADOH/TSK51x+MCU TSK51/52]
| [[Altium|Altium]]
| {{no|[[買斷式授權|免版税]]}}
| {{link-en|Wishbone总线|Wishbone (computer bus)|Wishbone}} / [[英特爾8051|英特爾 8051]]
| 兼容8位 [[英特爾8051|英特爾 8051]] 指令集，更低时钟周期的替代
| [https://web.archive.org/web/20160306202550/http://wiki.altium.com/display/adoh/processor-based+fpga+design Altium Wiki 上的 Embedded Design]
|
|-
| colspan="7" align="center" | ''基于 [[MIPS_architecture|MIPS]] 指令集架构''
|-
| [http://www.cl.cam.ac.uk/research/security/ctsrd/beri/ BERI] {{Wayback|url=http://www.cl.cam.ac.uk/research/security/ctsrd/beri/ |date=20180701125140 }}
| [[剑桥大学|剑桥大学]]
| {{yes|[[BSD许可证|BSD]]}}
| 
| [[MIPS_architecture|MIPS]]
| [http://www.cl.cam.ac.uk/research/security/ctsrd/beri/ 项目主页] {{Wayback|url=http://www.cl.cam.ac.uk/research/security/ctsrd/beri/ |date=20180701125140 }}
| {{link-en|Bluespec|Bluespec}}
|-
| [https://web.archive.org/web/20180826095324/http://www.dossmatik.de/mais-cpu.html Dossmatik]
| [[René_Doss|René Doss]]
| {{yes|CC BY-NC 3.0 授权, 但商业使用需要付授权费}}
| 流水线总线
| MIPS I 指令集，多级流水线
| [https://web.archive.org/web/20180826095324/http://www.dossmatik.de/mais-cpu.html Dossmatik]
| VHDL
|-
| [https://web.archive.org/web/20131020113429/http://wiki.altium.com/display/ADOH/TSK3000A TSK3000A]
| [[Altium|Altium]]
| {{no|[[買斷式授權|免版税]]}}
| {{link-en|Wishbone总线|Wishbone (computer bus)|Wishbone}}
| 32位 [[R3000|R3000]] 风格的 RISC [[修正哈佛架构|修正哈佛架构]] CPU
| [https://web.archive.org/web/20160306202550/http://wiki.altium.com/display/adoh/processor-based+fpga+design Altium Wiki 上的 Embedded Design]
|
|-
| colspan="7" align="center" | ''基于 [[PicoBlaze|PicoBlaze]] 指令集架构''
|-
| [[PacoBlaze|PacoBlaze]]
| Pablo Bleyer
| {{yes}}
| 
| 与 PicoBlaze 处理器兼容
| [http://bleyer.org/pacoblaze PacoBlaze] {{Wayback|url=http://bleyer.org/pacoblaze |date=20110717134934 }}
| Verilog
|-
| {{link-en|PicoBlaze|PicoBlaze}}
| [[Xilinx|Xilinx]]
| {{no}}
|
|
| [https://web.archive.org/web/20030501203653/http://www.xilinx.com/picoblaze/ Xilinx PicoBlaze]
| VHDL, Verilog
|-
| colspan="7" align="center" | ''基于 [[RISC-V|RISC-V]] 指令集架构''
|-
| [https://github.com/f32c/f32c f32c] {{Wayback|url=https://github.com/f32c/f32c |date=20180611004820 }}
| [[萨格勒布大学|萨格勒布大学]]
| {{yes|[[BSD许可证|BSD]]}}
| AXI, SDRAM, SRAM
| 32位, RISC-V / MIPS 指令集架构自己 (可重定向), GCC 工具链
| [https://github.com/f32c/f32c f32c] {{Wayback|url=https://github.com/f32c/f32c |date=20180611004820 }}
| VHDL
|-
| VexRiscv
| SpinalHDL|SpinalHDL
| {{Yes}}
| AXI4 / Avalon
| 32位, RISC-V, 在 Artix 7 上最高 340 MHz. 最高 1.44 DMIPS/MHz.
| [https://github.com/SpinalHDL/VexRiscv GitHub] {{Wayback|url=https://github.com/SpinalHDL/VexRiscv |date=20190417072643 }}
| VHDLVerilog (SpinalHDL)
|-
| colspan="7" align="center" | ''基于 [[SPARC|SPARC]] 指令集架构''
|-
| [[LEON|LEON2(-FT)]]
| [[欧洲空间局|ESA]]
| {{yes}}
| AMBA2
| SPARC V8
| [http://www.esa.int/TEC/Microelectronics/SEMUD70CYTE_0.html ESA] {{Wayback|url=http://www.esa.int/TEC/Microelectronics/SEMUD70CYTE_0.html |date=20130923092312 }}
| VHDL
|-
| [[LEON|LEON3/4]]
| Aeroflex Gaisler
| {{yes}}
| AMBA2
| SPARC V8
| [http://www.gaisler.com/cms/index.php?option=com_content&task=view&id=156&Itemid=104 Aeroflex Gaisler] {{Wayback|url=http://www.gaisler.com/cms/index.php?option=com_content&task=view&id=156&Itemid=104 |date=20120212172823 }}
| VHDL
|-
| [https://web.archive.org/web/20180301133622/http://parallel.princeton.edu/openpiton/specs.html OpenPiton]
| [https://parallel.princeton.edu/ 普林斯顿并行研究组]
| {{Yes}}
|
| [[Manycore_processor|Manycore]] [[SPARC|SPARC V9]] 
| [https://web.archive.org/web/20180301133622/http://parallel.princeton.edu/openpiton/specs.html OpenPiton]
| Verilog
|-
| [[OpenSPARC|OpenSPARC T1]]
| [[昇陽電腦|Sun]]
| {{yes}}
|
| 64位
| [http://www.opensparc.net/opensparc-t1/index.html OpenSPARC.net] {{Wayback|url=http://www.opensparc.net/opensparc-t1/index.html |date=20120722141522 }}
| Verilog
|-
| Tacus/PIPE5
| TemLib
| {{yes}}
| 流水线总线
| SPARC V8
| [https://web.archive.org/web/20190325193409/http://temlib.org/ TEMLIB]
| VHDL
|-
| colspan="7" align="center" | ''基于 [[x86|x86]] 指令集架构''
|-
| CPU86
| HT-Lab
| {{yes}}
| 
| 兼容 8088 CPU
| [https://web.archive.org/web/20180813115637/http://www.ht-lab.com/cpu86.htm cpu86]
| VHDL
|-
| [https://web.archive.org/web/20190820175829/http://www.microcorelabs.com/ MCL86]
| [[MicroCore_Labs|MicroCore Labs]]
| {{yes}}
| 提供了8088的总线接口单元，其他易于创建
| 带有微定序器的精准周期8088/8086，在 Kintex-7 上资源利用率小于2%
| [https://web.archive.org/web/20190820175829/http://www.microcorelabs.com/ MCL86 Core]
|
|-
| [https://web.archive.org/web/20181014204442/https://www.jamieiles.com/80186/ s80x86]
| Jamie Iles
| {{yes|[[GNU通用公共许可证#GPLv3|GPLv3]]}}
| 自定义
| 兼容 80186 内核
| [https://web.archive.org/web/20181014204442/https://www.jamieiles.com/80186/ s80x86]
| SystemVerilog
|-
| {{link-en|Zet|Zet (hardware)|Zet}}
| Zeus Gómez Marmolejo
| {{yes}}
| {{link-en|Wishbone总线|Wishbone (computer bus)|Wishbone}}
| x86 PC 的复制
| [https://archive.today/20130112150552/http://zet.aluzina.org/ Zet]
| Verilog
|-
| [[ao486_(hardware)|ao486]]
| Aleksander Osman
| {{yes|3-Clause [[BSD许可证|BSD]]}}
| Avalon
| 兼容 i486 SX 核心
| [https://github.com/alfikpl/ao486 ao486] {{Wayback|url=https://github.com/alfikpl/ao486 |date=20201221131525 }}
| Verilog
|-
| colspan="7" align="center" | ''其他架构''
|-
| {{link-en|ARC|ARC (processor)|ARC}}
| [[Synopsys#ARC_International|ARC International]], [[Synopsys|Synopsys]]
| {{no}}
| 
| 16/32位指令集架构 RISC
| [https://web.archive.org/web/20161204101029/http://www.synopsys.com/IP/ProcessorIP/ARCProcessors/Pages/default.aspx DesignWare ARC]
| Verilog
|-
| ERIC5
| Entner Electronics
| {{no}}
| 
| 9位 RISC, 非常小型, 与C语言兼容
| [http://www.entner-electronics.com/tl/index.php/eric5.html ERIC5] {{Wayback|url=http://www.entner-electronics.com/tl/index.php/eric5.html |date=20160305131214 }}
| VHDL
|-
| [https://github.com/howerj/forth-cpu H2 CPU] {{Wayback|url=https://github.com/howerj/forth-cpu |date=20210218190832 }}
| Richard James Howe
| {{yes|[[MIT許可證|MIT]]}}
| 自定义
| 16位[[堆疊結構機器|堆疊結構機器]]，为直接执行 [[Forth|Forth]] 语言而设计，较小
| [https://github.com/howerj/forth-cpu H2 CPU] {{Wayback|url=https://github.com/howerj/forth-cpu |date=20210218190832 }}
| VHDL
|-
| [http://www.fpga-cores.com/instant-soc/ Instant SoC] {{Wayback|url=http://www.fpga-cores.com/instant-soc/ |date=20210114202455 }}
| [http://www.fpga-cores.com/ FPGA Cores] {{Wayback|url=http://www.fpga-cores.com/ |date=20210121175105 }}
| {{no}}
| 自定义
| 32位 RISC-V M 拓展，C++定义的 [[单片系统|SoC]]
| [http://www.fpga-cores.com/instant-soc/ Instant SoC] {{Wayback|url=http://www.fpga-cores.com/instant-soc/ |date=20210114202455 }}
| VHDL
|-
| {{link-en|Java优化处理器|Java optimized processor|JOP}}
| Martin Schoeberl
| {{yes}}
| [[SimpCon|SimpCon]] / {{link-en|Wishbone总线|Wishbone (computer bus)|Wishbone}} (拓展)
| 面向堆栈，硬实时支持，能直接执行 [[Java字节码|Java 字节码]]
| [https://web.archive.org/web/20190417225405/http://www.jopdesign.com/ Jop]
| VHDL
|-
| {{link-en|LatticeMico8|LatticeMico8}}
| [[Lattice_Semiconductor|Lattice]]
| {{yes}}
| {{link-en|Wishbone总线|Wishbone (computer bus)|Wishbone}}
|
| [http://www.latticesemi.com/Products/DesignSoftwareAndIP/IntellectualProperty/IPCore/IPCores02/Mico8.aspx LatticeMico8] {{Wayback|url=http://www.latticesemi.com/Products/DesignSoftwareAndIP/IntellectualProperty/IPCore/IPCores02/Mico8.aspx |date=20180808111442 }}
| Verilog
|-
| {{link-en|LatticeMico32|LatticeMico32}}
| [[Lattice_Semiconductor|Lattice]]
| {{yes}}
| {{link-en|Wishbone总线|Wishbone (computer bus)|Wishbone}}
|
| [http://www.latticesemi.com/products/intellectualproperty/ipcores/mico32/index.cfm LatticeMico32] {{Wayback|url=http://www.latticesemi.com/products/intellectualproperty/ipcores/mico32/index.cfm |date=20130520070639 }}
| Verilog
|-
| [https://lxp32.github.io/ LXP32] {{Wayback|url=https://lxp32.github.io/ |date=20200916122054 }}
| Alex Kuznetsov
| {{yes|[[MIT許可證|MIT]]}}
| {{link-en|Wishbone总线|Wishbone (computer bus)|Wishbone}}
| 32位，三级流水线，基于块状 RAM 的[[寄存器堆|寄存器堆]]
| [https://lxp32.github.io/ lxp32] {{Wayback|url=https://lxp32.github.io/ |date=20200916122054 }}
| VHDL
|-
| [https://github.com/MicroCoreLabs/Projects MCL65] {{Wayback|url=https://github.com/MicroCoreLabs/Projects |date=20200917062421 }}
| [[MicroCore_Labs|MicroCore Labs]]
| {{yes}}
| 基于 Ultra-small-footprint 微定序器的 6502 核心
| 252 个 Spartan-7 [[查找表|查找表]]，精确的时钟周期
| [https://github.com/MicroCoreLabs/Projects MCL65 Core] {{Wayback|url=https://github.com/MicroCoreLabs/Projects |date=20200917062421 }}
|
|-
| [https://mrisc32.bitsnbites.eu/ MRISC32-A1] {{Wayback|url=https://mrisc32.bitsnbites.eu/ |date=20210227114920 }}
| Marcus Geelnard
| {{yes}}
| {{link-en|Wishbone总线|Wishbone (computer bus)|Wishbone}}, B4/流水线
| 32位 RISC/Vector CPU，自定义指令集架构
| [https://mrisc32.bitsnbites.eu/ MRISC32] {{Wayback|url=https://mrisc32.bitsnbites.eu/ |date=20210227114920 }}
| VHDL
|-
| [https://github.com/stnolting/neo430 NEO430] {{Wayback|url=https://github.com/stnolting/neo430 |date=20170714141555 }}
| Stephan Nolting
| {{yes}}
| Wishbone (Avalon, AXI4-Lite)
| 兼容 16位 MSP430 指令集架构，非常小型，多[[外部设备|外设]]，高自定性
| [https://github.com/stnolting/neo430 NEO430] {{Wayback|url=https://github.com/stnolting/neo430 |date=20170714141555 }}
| VHDL
|-
| {{link-en|Nios|Nios embedded processor|Nios}}, [[Nios_II|Nios II]]
| [[Altera|Altera]]
| {{no}}
| Avalon
|
| [https://web.archive.org/web/20101225092752/http://www.altera.com/products/ip/processors/nios2/ni2-index.html Altera Nios II]
| Verilog
|-
| {{link-en|OpenRISC|OpenRISC}}
| [[OpenCores|OpenCores]]
| {{yes}}
| {{link-en|Wishbone总线|Wishbone (computer bus)|Wishbone}}
| 32位，在 ASIC、Actel、Altera、Xilinx FPGA 上实现
| [https://openrisc.io/] {{Wayback|url=https://openrisc.io/ |date=20210502002006 }}
| Verilog
|-
| [[SpartanMC|SpartanMC]]
| TU Darmstadt / TU Dresden
| {{Yes}}
| 自定义 ([[AXI|AXI]] 支持正处于开发中)
| 18位 [[ISA|ISA]] (GNU Binutils / GCC 的支持正在开发中)
| [http://www.spartanmc.de SpartanMC] {{Wayback|url=http://www.spartanmc.de/ |date=20190816230824 }}
| Verilog
|-
| SYNPIC12
| Miguel Angel Ajo Pelayo
| {{yes|[[MIT許可證|MIT]]}}
| 
| 兼容 PIC12F，程序用逻辑门合成
| [https://web.archive.org/web/20110811001050/http://projects.nbee.es/display/IPCORES/SYNPIC12+8bit+RISC+CPU+core nbee.es]
| VHDL
|-
| [[xr16|xr16]]
| Jan Gray
| {{no}}
| XSOC 抽象总线
| 在 Circuit Cellar 杂志的116-118期中提供了16位的 RISC CPU 和 [[单片系统|SoC]]
| [https://web.archive.org/web/20180728062925/http://www.fpgacpu.org/xsoc/index.html XSOC/xr16]
| Schematic
|-
| [[YASEP_(architecture)|YASEP]]
| Yann Guidon
| {{yes|[[GNU_Affero通用公共许可证|AGPLv3]]}}
| Direct SRAM
| 16位或32位, RTL 使用 [https://web.archive.org/web/20121207045204/http://yasep.org/VHDL/ VHDL] & [https://web.archive.org/web/20180815002444/http://yasep.org/#!ASM/impASM#examples/keywords.yas 汇编] 使用 [[JavaScript|JavaScript]]
| [https://web.archive.org/web/20180815002444/http://yasep.org/ yasep.org] (需要 [http://www.mozilla.com/ 火狐] {{Wayback|url=http://www.mozilla.com/ |date=20200707094018 }} 浏览器)
| VHDL
|-
| [https://web.archive.org/web/20180822210001/http://zipcpu.com/about/zipcpu.html ZipCPU]
| [https://web.archive.org/web/20180822204802/http://zipcpu.com/about/gisselquist-technology.html Gisselquist Technology]
| {{yes|[[GNU通用公共许可证#GPLv3|GPLv3]]}}
| {{link-en|Wishbone总线|Wishbone (computer bus)|Wishbone}}, B4/流水线
| 32位 CPU，目标是最少的 FPGA 资源利用
| [https://web.archive.org/web/20180822210001/http://zipcpu.com/about/zipcpu.html zipcpu.com]
| Verilog
|-
| {{link-en|ZPU|ZPU_(microprocessor)|ZPU}}
| Zylin AS
| {{yes}}
| {{link-en|Wishbone总线|Wishbone (computer bus)|Wishbone}}
| 基于栈的 CPU，可配置的 16/32位数据路径, 支持 [[eCos|eCos]]
| [https://web.archive.org/web/20180806203446/http://opensource.zylin.com/zpu.htm Zylin CPU]
| VHDL
|}

== 参见 ==

* [[单片系统|片上系统]]（SoC）
** 片上网络（NoC）
* [[可重組計算|可重构计算]]
** [[现场可编程逻辑门阵列|现场可编程逻辑门阵列]]（FPGA）
* [[VHDL|VHDL]]
* [[Verilog|Verilog]]
** [[SystemVerilog|SystemVerilog]]
* [[硬件加速|硬件加速]]

== 参考资料 ==
{{Reflist}}

== 外部链接 ==

* [https://web.archive.org/web/20091026171102/http://1-core.com/library/digital/soft-cpu-cores/ FPGA 的软 CPU 内核]
* [https://web.archive.org/web/20070615082550/http://www.ews.uiuc.edu/~pdabrows/soft_processor_comparison.html 12 种软微处理器的详细比较]
* [http://www.fpgacpu.org FPGA CPU 新闻] {{Wayback|url=http://www.fpgacpu.org/ |date=20180823023058 }}
* [http://f-cpu.org 自由 CPU 网站] {{Wayback|url=http://f-cpu.org/ |date=20190413064016 }}
* Opencores.org 上的[http://opencores.org/projects 微处理器核心] {{Wayback|url=http://opencores.org/projects |date=20180829173751 }}（该页面的“Processor”选项卡中）
* [http://www.niktech.com NikTech] {{Wayback|url=http://www.niktech.com/ |date=20181115205326 }} 32 位 RISC 微处理器 MANIK

{{可编程逻辑设备}}

[[Category:软核微处理器|Category:软核微处理器]]