//=============================================================================================
//                                        Quorb Inc.
//                                -------------------------
//
//              Common Macros used for pin definitions used on all QMX boards
//              -------------------------------------------------------------
//
//                      This code is for use on all QMX series boards
//
//                             Written By:  Ethan James Fredsti
//                             Date:        13 December 2022
//
//=============================================================================================

#ifndef GLOBALMACROS_H
  #define GLOBALMACROS_H


//  __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
//  {
//    __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
//  }
//

  //----------------------------------------------------------------//
  //  These Macros are used to define the pin as the user desires   //
  //  such as an input, output, analog, or alternate function pin.  //
  //----------------------------------------------------------------//

  //----------------------------------
  //          GPIOA pin changes
  //----------------------------------

  //--- Pin 00 settings
  #define PA00_IN  GPIOA_MODER &= 0xFFFFFFFC; GPIOA_MODER |= 0x00000000;
  #define PA00_OUT GPIOA_MODER &= 0xFFFFFFFC; GPIOA_MODER |= 0x00000001;
  #define PA00_ALT GPIOA_MODER &= 0xFFFFFFFC; GPIOA_MODER |= 0x00000002;
  #define PA00_ANA GPIOA_MODER &= 0xFFFFFFFC; GPIOA_MODER |= 0x00000003;

  //--- Pin 01 settings
  #define PA01_IN  GPIOA_MODER &= 0xFFFFFFF3; GPIOA_MODER |= 0x00000000;
  #define PA01_OUT GPIOA_MODER &= 0xFFFFFFF3; GPIOA_MODER |= 0x00000004;
  #define PA01_ALT GPIOA_MODER &= 0xFFFFFFF3; GPIOA_MODER |= 0x00000008;
  #define PA01_ANA GPIOA_MODER &= 0xFFFFFFF3; GPIOA_MODER |= 0x0000000C;

  //--- Pin 02 settings
  #define PA02_IN  GPIOA_MODER &= 0xFFFFFFCF; GPIOA_MODER |= 0x00000000;
  #define PA02_OUT GPIOA_MODER &= 0xFFFFFFCF; GPIOA_MODER |= 0x00000010;
  #define PA02_ALT GPIOA_MODER &= 0xFFFFFFCF; GPIOA_MODER |= 0x00000020;
  #define PA02_ANA GPIOA_MODER &= 0xFFFFFFCF; GPIOA_MODER |= 0x00000030;

  //--- Pin 03 settings
  #define PA03_IN  GPIOA_MODER &= 0xFFFFFF3F; GPIOA_MODER |= 0x00000000;
  #define PA03_OUT GPIOA_MODER &= 0xFFFFFF3F; GPIOA_MODER |= 0x00000040;
  #define PA03_ALT GPIOA_MODER &= 0xFFFFFF3F; GPIOA_MODER |= 0x00000080;
  #define PA03_ANA GPIOA_MODER &= 0xFFFFFF3F; GPIOA_MODER |= 0x000000C0;

  //--- Pin 04 settings
  #define PA04_IN  GPIOA_MODER &= 0xFFFFFCFF; GPIOA_MODER |= 0x00000000;
  #define PA04_OUT GPIOA_MODER &= 0xFFFFFCFF; GPIOA_MODER |= 0x00000100;
  #define PA04_ALT GPIOA_MODER &= 0xFFFFFCFF; GPIOA_MODER |= 0x00000200;
  #define PA04_ANA GPIOA_MODER &= 0xFFFFFCFF; GPIOA_MODER |= 0x00000300;

  //--- Pin 05 settings
  #define PA05_IN  GPIOA_MODER &= 0xFFFFF3FF; GPIOA_MODER |= 0x00000000;
  #define PA05_OUT GPIOA_MODER &= 0xFFFFF3FF; GPIOA_MODER |= 0x00000400;
  #define PA05_ALT GPIOA_MODER &= 0xFFFFF3FF; GPIOA_MODER |= 0x00000800;
  #define PA05_ANA GPIOA_MODER &= 0xFFFFF3FF; GPIOA_MODER |= 0x00000C00;

  //--- Pin 06 settings
  #define PA06_IN  GPIOA_MODER &= 0xFFFFCFFF; GPIOA_MODER |= 0x00000000;
  #define PA06_OUT GPIOA_MODER &= 0xFFFFCFFF; GPIOA_MODER |= 0x00001000;
  #define PA06_ALT GPIOA_MODER &= 0xFFFFCFFF; GPIOA_MODER |= 0x00002000;
  #define PA06_ANA GPIOA_MODER &= 0xFFFFCFFF; GPIOA_MODER |= 0x00003000;

  //--- Pin 07 settings
  #define PA07_IN  GPIOA_MODER &= 0xFFFF3FFF; GPIOA_MODER |= 0x00000000;
  #define PA07_OUT GPIOA_MODER &= 0xFFFF3FFF; GPIOA_MODER |= 0x00004000;
  #define PA07_ALT GPIOA_MODER &= 0xFFFF3FFF; GPIOA_MODER |= 0x00008000;
  #define PA07_ANA GPIOA_MODER &= 0xFFFF3FFF; GPIOA_MODER |= 0x0000C000;

  //--- Pin 08 settings
  #define PA08_IN  GPIOA_MODER &= 0xFFFCFFFF; GPIOA_MODER |= 0x00000000;
  #define PA08_OUT GPIOA_MODER &= 0xFFFCFFFF; GPIOA_MODER |= 0x00010000;
  #define PA08_ALT GPIOA_MODER &= 0xFFFCFFFF; GPIOA_MODER |= 0x00020000;
  #define PA08_ANA GPIOA_MODER &= 0xFFFCFFFF; GPIOA_MODER |= 0x00030000;

  //--- Pin 09 settings
  #define PA09_IN  GPIOA_MODER &= 0xFFF3FFFF; GPIOA_MODER |= 0x00000000;
  #define PA09_OUT GPIOA_MODER &= 0xFFF3FFFF; GPIOA_MODER |= 0x00040000;
  #define PA09_ALT GPIOA_MODER &= 0xFFF3FFFF; GPIOA_MODER |= 0x00080000;
  #define PA09_ANA GPIOA_MODER &= 0xFFF3FFFF; GPIOA_MODER |= 0x000C0000;

  //--- Pin 10 settings
  #define PA10_IN  GPIOA_MODER &= 0xFFCFFFFF; GPIOA_MODER |= 0x00000000;
  #define PA10_OUT GPIOA_MODER &= 0xFFCFFFFF; GPIOA_MODER |= 0x00100000;
  #define PA10_ALT GPIOA_MODER &= 0xFFCFFFFF; GPIOA_MODER |= 0x00200000;
  #define PA10_ANA GPIOA_MODER &= 0xFFCFFFFF; GPIOA_MODER |= 0x00300000;

  //--- Pin 11 settings
  #define PA11_IN  GPIOA_MODER &= 0xFF3FFFFF; GPIOA_MODER |= 0x00000000;
  #define PA11_OUT GPIOA_MODER &= 0xFF3FFFFF; GPIOA_MODER |= 0x00400000;
  #define PA11_ALT GPIOA_MODER &= 0xFF3FFFFF; GPIOA_MODER |= 0x00800000;
  #define PA11_ANA GPIOA_MODER &= 0xFF3FFFFF; GPIOA_MODER |= 0x00C00000;

  //--- Pin 12 settings
  #define PA12_IN  GPIOA_MODER &= 0xFCFFFFFF; GPIOA_MODER |= 0x00000000;
  #define PA12_OUT GPIOA_MODER &= 0xFCFFFFFF; GPIOA_MODER |= 0x01000000;
  #define PA12_ALT GPIOA_MODER &= 0xFCFFFFFF; GPIOA_MODER |= 0x02000000;
  #define PA12_ANA GPIOA_MODER &= 0xFCFFFFFF; GPIOA_MODER |= 0x03000000;

  //--- Pin 13 settings
  #define PA13_IN  GPIOA_MODER &= 0xF3FFFFFF; GPIOA_MODER |= 0x00000000;
  #define PA13_OUT GPIOA_MODER &= 0xF3FFFFFF; GPIOA_MODER |= 0x04000000;
  #define PA13_ALT GPIOA_MODER &= 0xF3FFFFFF; GPIOA_MODER |= 0x08000000;
  #define PA13_ANA GPIOA_MODER &= 0xF3FFFFFF; GPIOA_MODER |= 0x0C000000;

  //--- Pin 14 settings
  #define PA14_IN  GPIOA_MODER &= 0xCFFFFFFF; GPIOA_MODER |= 0x00000000;
  #define PA14_OUT GPIOA_MODER &= 0xCFFFFFFF; GPIOA_MODER |= 0x10000000;
  #define PA14_ALT GPIOA_MODER &= 0xCFFFFFFF; GPIOA_MODER |= 0x20000000;
  #define PA14_ANA GPIOA_MODER &= 0xCFFFFFFF; GPIOA_MODER |= 0x30000000;

  //--- Pin 15 settings
  #define PA15_IN  GPIOA_MODER &= 0x3FFFFFFF; GPIOA_MODER |= 0x00000000;
  #define PA15_OUT GPIOA_MODER &= 0x3FFFFFFF; GPIOA_MODER |= 0x40000000;
  #define PA15_ALT GPIOA_MODER &= 0x3FFFFFFF; GPIOA_MODER |= 0x80000000;
  #define PA15_ANA GPIOA_MODER &= 0x3FFFFFFF; GPIOA_MODER |= 0xC0000000;

  //----------------------------------
  //          GPIOB pin changes
  //----------------------------------

  //--- Pin 00 settings
  #define PB00_IN  GPIOB_MODER &= 0xFFFFFFFC; GPIOB_MODER |= 0x00000000;
  #define PB00_OUT GPIOB_MODER &= 0xFFFFFFFC; GPIOB_MODER |= 0x00000001;
  #define PB00_ALT GPIOB_MODER &= 0xFFFFFFFC; GPIOB_MODER |= 0x00000002;
  #define PB00_ANA GPIOB_MODER &= 0xFFFFFFFC; GPIOB_MODER |= 0x00000003;

  //--- Pin 01 settings
  #define PB01_IN  GPIOB_MODER &= 0xFFFFFFF3; GPIOB_MODER |= 0x00000000;
  #define PB01_OUT GPIOB_MODER &= 0xFFFFFFF3; GPIOB_MODER |= 0x00000004;
  #define PB01_ALT GPIOB_MODER &= 0xFFFFFFF3; GPIOB_MODER |= 0x00000008;
  #define PB01_ANA GPIOB_MODER &= 0xFFFFFFF3; GPIOB_MODER |= 0x0000000C;

  //--- Pin 02 settings
  #define PB02_IN  GPIOB_MODER &= 0xFFFFFFCF; GPIOB_MODER |= 0x00000000;
  #define PB02_OUT GPIOB_MODER &= 0xFFFFFFCF; GPIOB_MODER |= 0x00000010;
  #define PB02_ALT GPIOB_MODER &= 0xFFFFFFCF; GPIOB_MODER |= 0x00000020;
  #define PB02_ANA GPIOB_MODER &= 0xFFFFFFCF; GPIOB_MODER |= 0x00000030;

  //--- Pin 03 settings
  #define PB03_IN  GPIOB_MODER &= 0xFFFFFF3F; GPIOB_MODER |= 0x00000000;
  #define PB03_OUT GPIOB_MODER &= 0xFFFFFF3F; GPIOB_MODER |= 0x00000040;
  #define PB03_ALT GPIOB_MODER &= 0xFFFFFF3F; GPIOB_MODER |= 0x00000080;
  #define PB03_ANA GPIOB_MODER &= 0xFFFFFF3F; GPIOB_MODER |= 0x000000C0;

  //--- Pin 04 settings
  #define PB04_IN  GPIOB_MODER &= 0xFFFFFCFF; GPIOB_MODER |= 0x00000000;
  #define PB04_OUT GPIOB_MODER &= 0xFFFFFCFF; GPIOB_MODER |= 0x00000100;
  #define PB04_ALT GPIOB_MODER &= 0xFFFFFCFF; GPIOB_MODER |= 0x00000200;
  #define PB04_ANA GPIOB_MODER &= 0xFFFFFCFF; GPIOB_MODER |= 0x00000300;

  //--- Pin 05 settings
  #define PB05_IN  GPIOB_MODER &= 0xFFFFF3FF; GPIOB_MODER |= 0x00000000;
  #define PB05_OUT GPIOB_MODER &= 0xFFFFF3FF; GPIOB_MODER |= 0x00000400;
  #define PB05_ALT GPIOB_MODER &= 0xFFFFF3FF; GPIOB_MODER |= 0x00000800;
  #define PB05_ANA GPIOB_MODER &= 0xFFFFF3FF; GPIOB_MODER |= 0x00000C00;

  //--- Pin 06 settings
  #define PB06_IN  GPIOB_MODER &= 0xFFFFCFFF; GPIOB_MODER |= 0x00000000;
  #define PB06_OUT GPIOB_MODER &= 0xFFFFCFFF; GPIOB_MODER |= 0x00001000;
  #define PB06_ALT GPIOB_MODER &= 0xFFFFCFFF; GPIOB_MODER |= 0x00002000;
  #define PB06_ANA GPIOB_MODER &= 0xFFFFCFFF; GPIOB_MODER |= 0x00003000;

  //--- Pin 07 settings
  #define PB07_IN  GPIOB_MODER &= 0xFFFF3FFF; GPIOB_MODER |= 0x00000000;
  #define PB07_OUT GPIOB_MODER &= 0xFFFF3FFF; GPIOB_MODER |= 0x00004000;
  #define PB07_ALT GPIOB_MODER &= 0xFFFF3FFF; GPIOB_MODER |= 0x00008000;
  #define PB07_ANA GPIOB_MODER &= 0xFFFF3FFF; GPIOB_MODER |= 0x0000C000;

  //--- Pin 08 settings
  #define PB08_IN  GPIOB_MODER &= 0xFFFCFFFF; GPIOB_MODER |= 0x00000000;
  #define PB08_OUT GPIOB_MODER &= 0xFFFCFFFF; GPIOB_MODER |= 0x00010000;
  #define PB08_ALT GPIOB_MODER &= 0xFFFCFFFF; GPIOB_MODER |= 0x00020000;
  #define PB08_ANA GPIOB_MODER &= 0xFFFCFFFF; GPIOB_MODER |= 0x00030000;

  //--- Pin 09 settings
  #define PB09_IN  GPIOB_MODER &= 0xFFF3FFFF; GPIOB_MODER |= 0x00000000;
  #define PB09_OUT GPIOB_MODER &= 0xFFF3FFFF; GPIOB_MODER |= 0x00040000;
  #define PB09_ALT GPIOB_MODER &= 0xFFF3FFFF; GPIOB_MODER |= 0x00080000;
  #define PB09_ANA GPIOB_MODER &= 0xFFF3FFFF; GPIOB_MODER |= 0x000C0000;

  //--- Pin 10 settings
  #define PB10_IN  GPIOB_MODER &= 0xFFCFFFFF; GPIOB_MODER |= 0x00000000;
  #define PB10_OUT GPIOB_MODER &= 0xFFCFFFFF; GPIOB_MODER |= 0x00100000;
  #define PB10_ALT GPIOB_MODER &= 0xFFCFFFFF; GPIOB_MODER |= 0x00200000;
  #define PB10_ANA GPIOB_MODER &= 0xFFCFFFFF; GPIOB_MODER |= 0x00300000;

  //--- Pin 11 settings
  #define PB11_IN  GPIOB_MODER &= 0xFF3FFFFF; GPIOB_MODER |= 0x00000000;
  #define PB11_OUT GPIOB_MODER &= 0xFF3FFFFF; GPIOB_MODER |= 0x00400000;
  #define PB11_ALT GPIOB_MODER &= 0xFF3FFFFF; GPIOB_MODER |= 0x00800000;
  #define PB11_ANA GPIOB_MODER &= 0xFF3FFFFF; GPIOB_MODER |= 0x00C00000;

  //--- Pin 12 settings
  #define PB12_IN  GPIOB_MODER &= 0xFCFFFFFF; GPIOB_MODER |= 0x00000000;
  #define PB12_OUT GPIOB_MODER &= 0xFCFFFFFF; GPIOB_MODER |= 0x01000000;
  #define PB12_ALT GPIOB_MODER &= 0xFCFFFFFF; GPIOB_MODER |= 0x02000000;
  #define PB12_ANA GPIOB_MODER &= 0xFCFFFFFF; GPIOB_MODER |= 0x03000000;

  //--- Pin 13 settings
  #define PB13_IN  GPIOB_MODER &= 0xF3FFFFFF; GPIOB_MODER |= 0x00000000;
  #define PB13_OUT GPIOB_MODER &= 0xF3FFFFFF; GPIOB_MODER |= 0x04000000;
  #define PB13_ALT GPIOB_MODER &= 0xF3FFFFFF; GPIOB_MODER |= 0x08000000;
  #define PB13_ANA GPIOB_MODER &= 0xF3FFFFFF; GPIOB_MODER |= 0x0C000000;

  //--- Pin 14 settings
  #define PB14_IN  GPIOB_MODER &= 0xCFFFFFFF; GPIOB_MODER |= 0x00000000;
  #define PB14_OUT GPIOB_MODER &= 0xCFFFFFFF; GPIOB_MODER |= 0x10000000;
  #define PB14_ALT GPIOB_MODER &= 0xCFFFFFFF; GPIOB_MODER |= 0x20000000;
  #define PB14_ANA GPIOB_MODER &= 0xCFFFFFFF; GPIOB_MODER |= 0x30000000;

  //--- Pin 15 settings
  #define PB15_IN  GPIOB_MODER &= 0x3FFFFFFF; GPIOB_MODER |= 0x00000000;
  #define PB15_OUT GPIOB_MODER &= 0x3FFFFFFF; GPIOB_MODER |= 0x40000000;
  #define PB15_ALT GPIOB_MODER &= 0x3FFFFFFF; GPIOB_MODER |= 0x80000000;
  #define PB15_ANA GPIOB_MODER &= 0x3FFFFFFF; GPIOB_MODER |= 0xC0000000;


  //----------------------------------
  //          GPIOC pin changes
  //----------------------------------

  //--- Pin 00 settings
  #define PC00_IN  GPIOC_MODER &= 0xFFFFFFFC; GPIOC_MODER |= 0x00000000;
  #define PC00_OUT GPIOC_MODER &= 0xFFFFFFFC; GPIOC_MODER |= 0x00000001;
  #define PC00_ALT GPIOC_MODER &= 0xFFFFFFFC; GPIOC_MODER |= 0x00000002;
  #define PC00_ANA GPIOC_MODER &= 0xFFFFFFFC; GPIOC_MODER |= 0x00000003;

  //--- Pin 01 settings
  #define PC01_IN  GPIOC_MODER &= 0xFFFFFFF3; GPIOC_MODER |= 0x00000000;
  #define PC01_OUT GPIOC_MODER &= 0xFFFFFFF3; GPIOC_MODER |= 0x00000004;
  #define PC01_ALT GPIOC_MODER &= 0xFFFFFFF3; GPIOC_MODER |= 0x00000008;
  #define PC01_ANA GPIOC_MODER &= 0xFFFFFFF3; GPIOC_MODER |= 0x0000000C;

  //--- Pin 02 settings
  #define PC02_IN  GPIOC_MODER &= 0xFFFFFFCF; GPIOC_MODER |= 0x00000000;
  #define PC02_OUT GPIOC_MODER &= 0xFFFFFFCF; GPIOC_MODER |= 0x00000010;
  #define PC02_ALT GPIOC_MODER &= 0xFFFFFFCF; GPIOC_MODER |= 0x00000020;
  #define PC02_ANA GPIOC_MODER &= 0xFFFFFFCF; GPIOC_MODER |= 0x00000030;

  //--- Pin 03 settings
  #define PC03_IN  GPIOC_MODER &= 0xFFFFFF3F; GPIOC_MODER |= 0x00000000;
  #define PC03_OUT GPIOC_MODER &= 0xFFFFFF3F; GPIOC_MODER |= 0x00000040;
  #define PC03_ALT GPIOC_MODER &= 0xFFFFFF3F; GPIOC_MODER |= 0x00000080;
  #define PC03_ANA GPIOC_MODER &= 0xFFFFFF3F; GPIOC_MODER |= 0x000000C0;

  //--- Pin 04 settings
  #define PC04_IN  GPIOC_MODER &= 0xFFFFFCFF; GPIOC_MODER |= 0x00000000;
  #define PC04_OUT GPIOC_MODER &= 0xFFFFFCFF; GPIOC_MODER |= 0x00000100;
  #define PC04_ALT GPIOC_MODER &= 0xFFFFFCFF; GPIOC_MODER |= 0x00000200;
  #define PC04_ANA GPIOC_MODER &= 0xFFFFFCFF; GPIOC_MODER |= 0x00000300;

  //--- Pin 05 settings
  #define PC05_IN  GPIOC_MODER &= 0xFFFFF3FF; GPIOC_MODER |= 0x00000000;
  #define PC05_OUT GPIOC_MODER &= 0xFFFFF3FF; GPIOC_MODER |= 0x00000400;
  #define PC05_ALT GPIOC_MODER &= 0xFFFFF3FF; GPIOC_MODER |= 0x00000800;
  #define PC05_ANA GPIOC_MODER &= 0xFFFFF3FF; GPIOC_MODER |= 0x00000C00;

  //--- Pin 06 settings
  #define PC06_IN  GPIOC_MODER &= 0xFFFFCFFF; GPIOC_MODER |= 0x00000000;
  #define PC06_OUT GPIOC_MODER &= 0xFFFFCFFF; GPIOC_MODER |= 0x00001000;
  #define PC06_ALT GPIOC_MODER &= 0xFFFFCFFF; GPIOC_MODER |= 0x00002000;
  #define PC06_ANA GPIOC_MODER &= 0xFFFFCFFF; GPIOC_MODER |= 0x00003000;

  //--- Pin 07 settings
  #define PC07_IN  GPIOC_MODER &= 0xFFFF3FFF; GPIOC_MODER |= 0x00000000;
  #define PC07_OUT GPIOC_MODER &= 0xFFFF3FFF; GPIOC_MODER |= 0x00004000;
  #define PC07_ALT GPIOC_MODER &= 0xFFFF3FFF; GPIOC_MODER |= 0x00008000;
  #define PC07_ANA GPIOC_MODER &= 0xFFFF3FFF; GPIOC_MODER |= 0x0000C000;

  //--- Pin 08 settings
  #define PC08_IN  GPIOC_MODER &= 0xFFFCFFFF; GPIOC_MODER |= 0x00000000;
  #define PC08_OUT GPIOC_MODER &= 0xFFFCFFFF; GPIOC_MODER |= 0x00010000;
  #define PC08_ALT GPIOC_MODER &= 0xFFFCFFFF; GPIOC_MODER |= 0x00020000;
  #define PC08_ANA GPIOC_MODER &= 0xFFFCFFFF; GPIOC_MODER |= 0x00030000;

  //--- Pin 09 settings
  #define PC09_IN  GPIOC_MODER &= 0xFFF3FFFF; GPIOC_MODER |= 0x00000000;
  #define PC09_OUT GPIOC_MODER &= 0xFFF3FFFF; GPIOC_MODER |= 0x00040000;
  #define PC09_ALT GPIOC_MODER &= 0xFFF3FFFF; GPIOC_MODER |= 0x00080000;
  #define PC09_ANA GPIOC_MODER &= 0xFFF3FFFF; GPIOC_MODER |= 0x000C0000;

  //--- Pin 10 settings
  #define PC10_IN  GPIOC_MODER &= 0xFFCFFFFF; GPIOC_MODER |= 0x00000000;
  #define PC10_OUT GPIOC_MODER &= 0xFFCFFFFF; GPIOC_MODER |= 0x00100000;
  #define PC10_ALT GPIOC_MODER &= 0xFFCFFFFF; GPIOC_MODER |= 0x00200000;
  #define PC10_ANA GPIOC_MODER &= 0xFFCFFFFF; GPIOC_MODER |= 0x00300000;

  //--- Pin 11 settings
  #define PC11_IN  GPIOC_MODER &= 0xFF3FFFFF; GPIOC_MODER |= 0x00000000;
  #define PC11_OUT GPIOC_MODER &= 0xFF3FFFFF; GPIOC_MODER |= 0x00400000;
  #define PC11_ALT GPIOC_MODER &= 0xFF3FFFFF; GPIOC_MODER |= 0x00800000;
  #define PC11_ANA GPIOC_MODER &= 0xFF3FFFFF; GPIOC_MODER |= 0x00C00000;

  //--- Pin 12 settings
  #define PC12_IN  GPIOC_MODER &= 0xFCFFFFFF; GPIOC_MODER |= 0x00000000;
  #define PC12_OUT GPIOC_MODER &= 0xFCFFFFFF; GPIOC_MODER |= 0x01000000;
  #define PC12_ALT GPIOC_MODER &= 0xFCFFFFFF; GPIOC_MODER |= 0x02000000;
  #define PC12_ANA GPIOC_MODER &= 0xFCFFFFFF; GPIOC_MODER |= 0x03000000;

  //--- Pin 13 settings
  #define PC13_IN  GPIOC_MODER &= 0xF3FFFFFF; GPIOC_MODER |= 0x00000000;
  #define PC13_OUT GPIOC_MODER &= 0xF3FFFFFF; GPIOC_MODER |= 0x04000000;
  #define PC13_ALT GPIOC_MODER &= 0xF3FFFFFF; GPIOC_MODER |= 0x08000000;
  #define PC13_ANA GPIOC_MODER &= 0xF3FFFFFF; GPIOC_MODER |= 0x0C000000;

  //--- Pin 14 settings
  #define PC14_IN  GPIOC_MODER &= 0xCFFFFFFF; GPIOC_MODER |= 0x00000000;
  #define PC14_OUT GPIOC_MODER &= 0xCFFFFFFF; GPIOC_MODER |= 0x10000000;
  #define PC14_ALT GPIOC_MODER &= 0xCFFFFFFF; GPIOC_MODER |= 0x20000000;
  #define PC14_ANA GPIOC_MODER &= 0xCFFFFFFF; GPIOC_MODER |= 0x30000000;

  //--- Pin 15 settings
  #define PC15_IN  GPIOC_MODER &= 0x3FFFFFFF; GPIOC_MODER |= 0x00000000;
  #define PC15_OUT GPIOC_MODER &= 0x3FFFFFFF; GPIOC_MODER |= 0x40000000;
  #define PC15_ALT GPIOC_MODER &= 0x3FFFFFFF; GPIOC_MODER |= 0x80000000;
  #define PC15_ANA GPIOC_MODER &= 0x3FFFFFFF; GPIOC_MODER |= 0xC0000000;

  //----------------------------------
  //          GPIOD pin changes
  //----------------------------------

  //--- Pin 00 settings
  #define PD00_IN  GPIOD_MODER &= 0xFFFFFFFC; GPIOD_MODER |= 0x00000000;
  #define PD00_OUT GPIOD_MODER &= 0xFFFFFFFC; GPIOD_MODER |= 0x00000001;
  #define PD00_ALT GPIOD_MODER &= 0xFFFFFFFC; GPIOD_MODER |= 0x00000002;
  #define PD00_ANA GPIOD_MODER &= 0xFFFFFFFC; GPIOD_MODER |= 0x00000003;

  //--- Pin 01 settings
  #define PD01_IN  GPIOD_MODER &= 0xFFFFFFF3; GPIOD_MODER |= 0x00000000;
  #define PD01_OUT GPIOD_MODER &= 0xFFFFFFF3; GPIOD_MODER |= 0x00000004;
  #define PD01_ALT GPIOD_MODER &= 0xFFFFFFF3; GPIOD_MODER |= 0x00000008;
  #define PD01_ANA GPIOD_MODER &= 0xFFFFFFF3; GPIOD_MODER |= 0x0000000C;

  //--- Pin 02 settings
  #define PD02_IN  GPIOD_MODER &= 0xFFFFFFCF; GPIOD_MODER |= 0x00000000;
  #define PD02_OUT GPIOD_MODER &= 0xFFFFFFCF; GPIOD_MODER |= 0x00000010;
  #define PD02_ALT GPIOD_MODER &= 0xFFFFFFCF; GPIOD_MODER |= 0x00000020;
  #define PD02_ANA GPIOD_MODER &= 0xFFFFFFCF; GPIOD_MODER |= 0x00000030;

  //--- Pin 03 settings
  #define PD03_IN  GPIOD_MODER &= 0xFFFFFF3F; GPIOD_MODER |= 0x00000000;
  #define PD03_OUT GPIOD_MODER &= 0xFFFFFF3F; GPIOD_MODER |= 0x00000040;
  #define PD03_ALT GPIOD_MODER &= 0xFFFFFF3F; GPIOD_MODER |= 0x00000080;
  #define PD03_ANA GPIOD_MODER &= 0xFFFFFF3F; GPIOD_MODER |= 0x000000C0;

  //--- Pin 04 settings
  #define PD04_IN  GPIOD_MODER &= 0xFFFFFCFF; GPIOD_MODER |= 0x00000000;
  #define PD04_OUT GPIOD_MODER &= 0xFFFFFCFF; GPIOD_MODER |= 0x00000100;
  #define PD04_ALT GPIOD_MODER &= 0xFFFFFCFF; GPIOD_MODER |= 0x00000200;
  #define PD04_ANA GPIOD_MODER &= 0xFFFFFCFF; GPIOD_MODER |= 0x00000300;

  //--- Pin 05 settings
  #define PD05_IN  GPIOD_MODER &= 0xFFFFF3FF; GPIOD_MODER |= 0x00000000;
  #define PD05_OUT GPIOD_MODER &= 0xFFFFF3FF; GPIOD_MODER |= 0x00000400;
  #define PD05_ALT GPIOD_MODER &= 0xFFFFF3FF; GPIOD_MODER |= 0x00000800;
  #define PD05_ANA GPIOD_MODER &= 0xFFFFF3FF; GPIOD_MODER |= 0x00000C00;

  //--- Pin 06 settings
  #define PD06_IN  GPIOD_MODER &= 0xFFFFCFFF; GPIOD_MODER |= 0x00000000;
  #define PD06_OUT GPIOD_MODER &= 0xFFFFCFFF; GPIOD_MODER |= 0x00001000;
  #define PD06_ALT GPIOD_MODER &= 0xFFFFCFFF; GPIOD_MODER |= 0x00002000;
  #define PD06_ANA GPIOD_MODER &= 0xFFFFCFFF; GPIOD_MODER |= 0x00003000;

  //--- Pin 07 settings
  #define PD07_IN  GPIOD_MODER &= 0xFFFF3FFF; GPIOD_MODER |= 0x00000000;
  #define PD07_OUT GPIOD_MODER &= 0xFFFF3FFF; GPIOD_MODER |= 0x00004000;
  #define PD07_ALT GPIOD_MODER &= 0xFFFF3FFF; GPIOD_MODER |= 0x00008000;
  #define PD07_ANA GPIOD_MODER &= 0xFFFF3FFF; GPIOD_MODER |= 0x0000C000;

  //--- Pin 08 settings
  #define PD08_IN  GPIOD_MODER &= 0xFFFCFFFF; GPIOD_MODER |= 0x00000000;
  #define PD08_OUT GPIOD_MODER &= 0xFFFCFFFF; GPIOD_MODER |= 0x00010000;
  #define PD08_ALT GPIOD_MODER &= 0xFFFCFFFF; GPIOD_MODER |= 0x00020000;
  #define PD08_ANA GPIOD_MODER &= 0xFFFCFFFF; GPIOD_MODER |= 0x00030000;

  //--- Pin 09 settings
  #define PD09_IN  GPIOD_MODER &= 0xFFF3FFFF; GPIOD_MODER |= 0x00000000;
  #define PD09_OUT GPIOD_MODER &= 0xFFF3FFFF; GPIOD_MODER |= 0x00040000;
  #define PD09_ALT GPIOD_MODER &= 0xFFF3FFFF; GPIOD_MODER |= 0x00080000;
  #define PD09_ANA GPIOD_MODER &= 0xFFF3FFFF; GPIOD_MODER |= 0x000C0000;

  //--- Pin 10 settings
  #define PD10_IN  GPIOD_MODER &= 0xFFCFFFFF; GPIOD_MODER |= 0x00000000;
  #define PD10_OUT GPIOD_MODER &= 0xFFCFFFFF; GPIOD_MODER |= 0x00100000;
  #define PD10_ALT GPIOD_MODER &= 0xFFCFFFFF; GPIOD_MODER |= 0x00200000;
  #define PD10_ANA GPIOD_MODER &= 0xFFCFFFFF; GPIOD_MODER |= 0x00300000;

  //--- Pin 11 settings
  #define PD11_IN  GPIOD_MODER &= 0xFF3FFFFF; GPIOD_MODER |= 0x00000000;
  #define PD11_OUT GPIOD_MODER &= 0xFF3FFFFF; GPIOD_MODER |= 0x00400000;
  #define PD11_ALT GPIOD_MODER &= 0xFF3FFFFF; GPIOD_MODER |= 0x00800000;
  #define PD11_ANA GPIOD_MODER &= 0xFF3FFFFF; GPIOD_MODER |= 0x00C00000;

  //--- Pin 12 settings
  #define PD12_IN  GPIOD_MODER &= 0xFCFFFFFF; GPIOD_MODER |= 0x00000000;
  #define PD12_OUT GPIOD_MODER &= 0xFCFFFFFF; GPIOD_MODER |= 0x01000000;
  #define PD12_ALT GPIOD_MODER &= 0xFCFFFFFF; GPIOD_MODER |= 0x02000000;
  #define PD12_ANA GPIOD_MODER &= 0xFCFFFFFF; GPIOD_MODER |= 0x03000000;

  //--- Pin 13 settings
  #define PD13_IN  GPIOD_MODER &= 0xF3FFFFFF; GPIOD_MODER |= 0x00000000;
  #define PD13_OUT GPIOD_MODER &= 0xF3FFFFFF; GPIOD_MODER |= 0x04000000;
  #define PD13_ALT GPIOD_MODER &= 0xF3FFFFFF; GPIOD_MODER |= 0x08000000;
  #define PD13_ANA GPIOD_MODER &= 0xF3FFFFFF; GPIOD_MODER |= 0x0C000000;

  //--- Pin 14 settings
  #define PD14_IN  GPIOD_MODER &= 0xCFFFFFFF; GPIOD_MODER |= 0x00000000;
  #define PD14_OUT GPIOD_MODER &= 0xCFFFFFFF; GPIOD_MODER |= 0x10000000;
  #define PD14_ALT GPIOD_MODER &= 0xCFFFFFFF; GPIOD_MODER |= 0x20000000;
  #define PD14_ANA GPIOD_MODER &= 0xCFFFFFFF; GPIOD_MODER |= 0x30000000;

  //--- Pin 15 settings
  #define PD15_IN  GPIOD_MODER &= 0x3FFFFFFF; GPIOD_MODER |= 0x00000000;
  #define PD15_OUT GPIOD_MODER &= 0x3FFFFFFF; GPIOD_MODER |= 0x40000000;
  #define PD15_ALT GPIOD_MODER &= 0x3FFFFFFF; GPIOD_MODER |= 0x80000000;
  #define PD15_ANA GPIOD_MODER &= 0x3FFFFFFF; GPIOD_MODER |= 0xC0000000;

  //----------------------------------
  //          GPIOE pin changes
  //----------------------------------

  //--- Pin 00 settings
  #define PE00_IN  GPIOE_MODER &= 0xFFFFFFFC; GPIOE_MODER |= 0x00000000;
  #define PE00_OUT GPIOE_MODER &= 0xFFFFFFFC; GPIOE_MODER |= 0x00000001;
  #define PE00_ALT GPIOE_MODER &= 0xFFFFFFFC; GPIOE_MODER |= 0x00000002;
  #define PE00_ANA GPIOE_MODER &= 0xFFFFFFFC; GPIOE_MODER |= 0x00000003;

  //--- Pin 01 settings
  #define PE01_IN  GPIOE_MODER &= 0xFFFFFFF3; GPIOE_MODER |= 0x00000000;
  #define PE01_OUT GPIOE_MODER &= 0xFFFFFFF3; GPIOE_MODER |= 0x00000004;
  #define PE01_ALT GPIOE_MODER &= 0xFFFFFFF3; GPIOE_MODER |= 0x00000008;
  #define PE01_ANA GPIOE_MODER &= 0xFFFFFFF3; GPIOE_MODER |= 0x0000000C;

  //--- Pin 02 settings
  #define PE02_IN  GPIOE_MODER &= 0xFFFFFFCF; GPIOE_MODER |= 0x00000000;
  #define PE02_OUT GPIOE_MODER &= 0xFFFFFFCF; GPIOE_MODER |= 0x00000010;
  #define PE02_ALT GPIOE_MODER &= 0xFFFFFFCF; GPIOE_MODER |= 0x00000020;
  #define PE02_ANA GPIOE_MODER &= 0xFFFFFFCF; GPIOE_MODER |= 0x00000030;

  //--- Pin 03 settings
  #define PE03_IN  GPIOE_MODER &= 0xFFFFFF3F; GPIOE_MODER |= 0x00000000;
  #define PE03_OUT GPIOE_MODER &= 0xFFFFFF3F; GPIOE_MODER |= 0x00000040;
  #define PE03_ALT GPIOE_MODER &= 0xFFFFFF3F; GPIOE_MODER |= 0x00000080;
  #define PE03_ANA GPIOE_MODER &= 0xFFFFFF3F; GPIOE_MODER |= 0x000000C0;

  //--- Pin 04 settings
  #define PE04_IN  GPIOE_MODER &= 0xFFFFFCFF; GPIOE_MODER |= 0x00000000;
  #define PE04_OUT GPIOE_MODER &= 0xFFFFFCFF; GPIOE_MODER |= 0x00000100;
  #define PE04_ALT GPIOE_MODER &= 0xFFFFFCFF; GPIOE_MODER |= 0x00000200;
  #define PE04_ANA GPIOE_MODER &= 0xFFFFFCFF; GPIOE_MODER |= 0x00000300;

  //--- Pin 05 settings
  #define PE05_IN  GPIOE_MODER &= 0xFFFFF3FF; GPIOE_MODER |= 0x00000000;
  #define PE05_OUT GPIOE_MODER &= 0xFFFFF3FF; GPIOE_MODER |= 0x00000400;
  #define PE05_ALT GPIOE_MODER &= 0xFFFFF3FF; GPIOE_MODER |= 0x00000800;
  #define PE05_ANA GPIOE_MODER &= 0xFFFFF3FF; GPIOE_MODER |= 0x00000C00;

  //--- Pin 06 settings
  #define PE06_IN  GPIOE_MODER &= 0xFFFFCFFF; GPIOE_MODER |= 0x00000000;
  #define PE06_OUT GPIOE_MODER &= 0xFFFFCFFF; GPIOE_MODER |= 0x00001000;
  #define PE06_ALT GPIOE_MODER &= 0xFFFFCFFF; GPIOE_MODER |= 0x00002000;
  #define PE06_ANA GPIOE_MODER &= 0xFFFFCFFF; GPIOE_MODER |= 0x00003000;

  //--- Pin 07 settings
  #define PE07_IN  GPIOE_MODER &= 0xFFFF3FFF; GPIOE_MODER |= 0x00000000;
  #define PE07_OUT GPIOE_MODER &= 0xFFFF3FFF; GPIOE_MODER |= 0x00004000;
  #define PE07_ALT GPIOE_MODER &= 0xFFFF3FFF; GPIOE_MODER |= 0x00008000;
  #define PE07_ANA GPIOE_MODER &= 0xFFFF3FFF; GPIOE_MODER |= 0x0000C000;

  //--- Pin 08 settings
  #define PE08_IN  GPIOE_MODER &= 0xFFFCFFFF; GPIOE_MODER |= 0x00000000;
  #define PE08_OUT GPIOE_MODER &= 0xFFFCFFFF; GPIOE_MODER |= 0x00010000;
  #define PE08_ALT GPIOE_MODER &= 0xFFFCFFFF; GPIOE_MODER |= 0x00020000;
  #define PE08_ANA GPIOE_MODER &= 0xFFFCFFFF; GPIOE_MODER |= 0x00030000;

  //--- Pin 09 settings
  #define PE09_IN  GPIOE_MODER &= 0xFFF3FFFF; GPIOE_MODER |= 0x00000000;
  #define PE09_OUT GPIOE_MODER &= 0xFFF3FFFF; GPIOE_MODER |= 0x00040000;
  #define PE09_ALT GPIOE_MODER &= 0xFFF3FFFF; GPIOE_MODER |= 0x00080000;
  #define PE09_ANA GPIOE_MODER &= 0xFFF3FFFF; GPIOE_MODER |= 0x000C0000;

  //--- Pin 10 settings
  #define PE10_IN  GPIOE_MODER &= 0xFFCFFFFF; GPIOE_MODER |= 0x00000000;
  #define PE10_OUT GPIOE_MODER &= 0xFFCFFFFF; GPIOE_MODER |= 0x00100000;
  #define PE10_ALT GPIOE_MODER &= 0xFFCFFFFF; GPIOE_MODER |= 0x00200000;
  #define PE10_ANA GPIOE_MODER &= 0xFFCFFFFF; GPIOE_MODER |= 0x00300000;

  //--- Pin 11 settings
  #define PE11_IN  GPIOE_MODER &= 0xFF3FFFFF; GPIOE_MODER |= 0x00000000;
  #define PE11_OUT GPIOE_MODER &= 0xFF3FFFFF; GPIOE_MODER |= 0x00400000;
  #define PE11_ALT GPIOE_MODER &= 0xFF3FFFFF; GPIOE_MODER |= 0x00800000;
  #define PE11_ANA GPIOE_MODER &= 0xFF3FFFFF; GPIOE_MODER |= 0x00C00000;

  //--- Pin 12 settings
  #define PE12_IN  GPIOE_MODER &= 0xFCFFFFFF; GPIOE_MODER |= 0x00000000;
  #define PE12_OUT GPIOE_MODER &= 0xFCFFFFFF; GPIOE_MODER |= 0x01000000;
  #define PE12_ALT GPIOE_MODER &= 0xFCFFFFFF; GPIOE_MODER |= 0x02000000;
  #define PE12_ANA GPIOE_MODER &= 0xFCFFFFFF; GPIOE_MODER |= 0x03000000;

  //--- Pin 13 settings
  #define PE13_IN  GPIOE_MODER &= 0xF3FFFFFF; GPIOE_MODER |= 0x00000000;
  #define PE13_OUT GPIOE_MODER &= 0xF3FFFFFF; GPIOE_MODER |= 0x04000000;
  #define PE13_ALT GPIOE_MODER &= 0xF3FFFFFF; GPIOE_MODER |= 0x08000000;
  #define PE13_ANA GPIOE_MODER &= 0xF3FFFFFF; GPIOE_MODER |= 0x0C000000;

  //--- Pin 14 settings
  #define PE14_IN  GPIOE_MODER &= 0xCFFFFFFF; GPIOE_MODER |= 0x00000000;
  #define PE14_OUT GPIOE_MODER &= 0xCFFFFFFF; GPIOE_MODER |= 0x10000000;
  #define PE14_ALT GPIOE_MODER &= 0xCFFFFFFF; GPIOE_MODER |= 0x20000000;
  #define PE14_ANA GPIOE_MODER &= 0xCFFFFFFF; GPIOE_MODER |= 0x30000000;

  //--- Pin 15 settings
  #define PE15_IN  GPIOE_MODER &= 0x3FFFFFFF; GPIOE_MODER |= 0x00000000;
  #define PE15_OUT GPIOE_MODER &= 0x3FFFFFFF; GPIOE_MODER |= 0x40000000;
  #define PE15_ALT GPIOE_MODER &= 0x3FFFFFFF; GPIOE_MODER |= 0x80000000;
  #define PE15_ANA GPIOE_MODER &= 0x3FFFFFFF; GPIOE_MODER |= 0xC0000000;

  //----------------------------------
  //          GPIOF pin changes
  //----------------------------------

  //--- Pin 00 settings
  #define PF00_IN  GPIOF_MODER &= 0xFFFFFFFC; GPIOF_MODER |= 0x00000000;
  #define PF00_OUT GPIOF_MODER &= 0xFFFFFFFC; GPIOF_MODER |= 0x00000001;
  #define PF00_ALT GPIOF_MODER &= 0xFFFFFFFC; GPIOF_MODER |= 0x00000002;
  #define PF00_ANA GPIOF_MODER &= 0xFFFFFFFC; GPIOF_MODER |= 0x00000003;

  //--- Pin 01 settings
  #define PF01_IN  GPIOF_MODER &= 0xFFFFFFF3; GPIOF_MODER |= 0x00000000;
  #define PF01_OUT GPIOF_MODER &= 0xFFFFFFF3; GPIOF_MODER |= 0x00000004;
  #define PF01_ALT GPIOF_MODER &= 0xFFFFFFF3; GPIOF_MODER |= 0x00000008;
  #define PF01_ANA GPIOF_MODER &= 0xFFFFFFF3; GPIOF_MODER |= 0x0000000C;

  //--- Pin 02 settings
  #define PF02_IN  GPIOF_MODER &= 0xFFFFFFCF; GPIOF_MODER |= 0x00000000;
  #define PF02_OUT GPIOF_MODER &= 0xFFFFFFCF; GPIOF_MODER |= 0x00000010;
  #define PF02_ALT GPIOF_MODER &= 0xFFFFFFCF; GPIOF_MODER |= 0x00000020;
  #define PF02_ANA GPIOF_MODER &= 0xFFFFFFCF; GPIOF_MODER |= 0x00000030;

  //--- Pin 03 settings
  #define PF03_IN  GPIOF_MODER &= 0xFFFFFF3F; GPIOF_MODER |= 0x00000000;
  #define PF03_OUT GPIOF_MODER &= 0xFFFFFF3F; GPIOF_MODER |= 0x00000040;
  #define PF03_ALT GPIOF_MODER &= 0xFFFFFF3F; GPIOF_MODER |= 0x00000080;
  #define PF03_ANA GPIOF_MODER &= 0xFFFFFF3F; GPIOF_MODER |= 0x000000C0;

  //--- Pin 04 settings
  #define PF04_IN  GPIOF_MODER &= 0xFFFFFCFF; GPIOF_MODER |= 0x00000000;
  #define PF04_OUT GPIOF_MODER &= 0xFFFFFCFF; GPIOF_MODER |= 0x00000100;
  #define PF04_ALT GPIOF_MODER &= 0xFFFFFCFF; GPIOF_MODER |= 0x00000200;
  #define PF04_ANA GPIOF_MODER &= 0xFFFFFCFF; GPIOF_MODER |= 0x00000300;

  //--- Pin 05 settings
  #define PF05_IN  GPIOF_MODER &= 0xFFFFF3FF; GPIOF_MODER |= 0x00000000;
  #define PF05_OUT GPIOF_MODER &= 0xFFFFF3FF; GPIOF_MODER |= 0x00000400;
  #define PF05_ALT GPIOF_MODER &= 0xFFFFF3FF; GPIOF_MODER |= 0x00000800;
  #define PF05_ANA GPIOF_MODER &= 0xFFFFF3FF; GPIOF_MODER |= 0x00000C00;

  //--- Pin 06 settings
  #define PF06_IN  GPIOF_MODER &= 0xFFFFCFFF; GPIOF_MODER |= 0x00000000;
  #define PF06_OUT GPIOF_MODER &= 0xFFFFCFFF; GPIOF_MODER |= 0x00001000;
  #define PF06_ALT GPIOF_MODER &= 0xFFFFCFFF; GPIOF_MODER |= 0x00002000;
  #define PF06_ANA GPIOF_MODER &= 0xFFFFCFFF; GPIOF_MODER |= 0x00003000;

  //--- Pin 07 settings
  #define PF07_IN  GPIOF_MODER &= 0xFFFF3FFF; GPIOF_MODER |= 0x00000000;
  #define PF07_OUT GPIOF_MODER &= 0xFFFF3FFF; GPIOF_MODER |= 0x00004000;
  #define PF07_ALT GPIOF_MODER &= 0xFFFF3FFF; GPIOF_MODER |= 0x00008000;
  #define PF07_ANA GPIOF_MODER &= 0xFFFF3FFF; GPIOF_MODER |= 0x0000C000;

  //--- Pin 08 settings
  #define PF08_IN  GPIOF_MODER &= 0xFFFCFFFF; GPIOF_MODER |= 0x00000000;
  #define PF08_OUT GPIOF_MODER &= 0xFFFCFFFF; GPIOF_MODER |= 0x00010000;
  #define PF08_ALT GPIOF_MODER &= 0xFFFCFFFF; GPIOF_MODER |= 0x00020000;
  #define PF08_ANA GPIOF_MODER &= 0xFFFCFFFF; GPIOF_MODER |= 0x00030000;

  //--- Pin 09 settings
  #define PF09_IN  GPIOF_MODER &= 0xFFF3FFFF; GPIOF_MODER |= 0x00000000;
  #define PF09_OUT GPIOF_MODER &= 0xFFF3FFFF; GPIOF_MODER |= 0x00040000;
  #define PF09_ALT GPIOF_MODER &= 0xFFF3FFFF; GPIOF_MODER |= 0x00080000;
  #define PF09_ANA GPIOF_MODER &= 0xFFF3FFFF; GPIOF_MODER |= 0x000C0000;

  //--- Pin 10 settings
  #define PF10_IN  GPIOF_MODER &= 0xFFCFFFFF; GPIOF_MODER |= 0x00000000;
  #define PF10_OUT GPIOF_MODER &= 0xFFCFFFFF; GPIOF_MODER |= 0x00100000;
  #define PF10_ALT GPIOF_MODER &= 0xFFCFFFFF; GPIOF_MODER |= 0x00200000;
  #define PF10_ANA GPIOF_MODER &= 0xFFCFFFFF; GPIOF_MODER |= 0x00300000;

  //--- Pin 11 settings
  #define PF11_IN  GPIOF_MODER &= 0xFF3FFFFF; GPIOF_MODER |= 0x00000000;
  #define PF11_OUT GPIOF_MODER &= 0xFF3FFFFF; GPIOF_MODER |= 0x00400000;
  #define PF11_ALT GPIOF_MODER &= 0xFF3FFFFF; GPIOF_MODER |= 0x00800000;
  #define PF11_ANA GPIOF_MODER &= 0xFF3FFFFF; GPIOF_MODER |= 0x00C00000;

  //--- Pin 12 settings
  #define PF12_IN  GPIOF_MODER &= 0xFCFFFFFF; GPIOF_MODER |= 0x00000000;
  #define PF12_OUT GPIOF_MODER &= 0xFCFFFFFF; GPIOF_MODER |= 0x01000000;
  #define PF12_ALT GPIOF_MODER &= 0xFCFFFFFF; GPIOF_MODER |= 0x02000000;
  #define PF12_ANA GPIOF_MODER &= 0xFCFFFFFF; GPIOF_MODER |= 0x03000000;

  //--- Pin 13 settings
  #define PF13_IN  GPIOF_MODER &= 0xF3FFFFFF; GPIOF_MODER |= 0x00000000;
  #define PF13_OUT GPIOF_MODER &= 0xF3FFFFFF; GPIOF_MODER |= 0x04000000;
  #define PF13_ALT GPIOF_MODER &= 0xF3FFFFFF; GPIOF_MODER |= 0x08000000;
  #define PF13_ANA GPIOF_MODER &= 0xF3FFFFFF; GPIOF_MODER |= 0x0C000000;

  //--- Pin 14 settings
  #define PF14_IN  GPIOF_MODER &= 0xCFFFFFFF; GPIOF_MODER |= 0x00000000;
  #define PF14_OUT GPIOF_MODER &= 0xCFFFFFFF; GPIOF_MODER |= 0x10000000;
  #define PF14_ALT GPIOF_MODER &= 0xCFFFFFFF; GPIOF_MODER |= 0x20000000;
  #define PF14_ANA GPIOF_MODER &= 0xCFFFFFFF; GPIOF_MODER |= 0x30000000;

  //--- Pin 15 settings
  #define PF15_IN  GPIOF_MODER &= 0x3FFFFFFF; GPIOF_MODER |= 0x00000000;
  #define PF15_OUT GPIOF_MODER &= 0x3FFFFFFF; GPIOF_MODER |= 0x40000000;
  #define PF15_ALT GPIOF_MODER &= 0x3FFFFFFF; GPIOF_MODER |= 0x80000000;
  #define PF15_ANA GPIOF_MODER &= 0x3FFFFFFF; GPIOF_MODER |= 0xC0000000;

  //-----------------------------------
  //     GPIOA alternate functions
  //-----------------------------------

  //--- PA00 alternate functions
  #define PA00_AF00 GPIOA_AFRL &= 0xFFFFFFF0; GPIOA_AFRL |= 0x00000000;
  #define PA00_AF01 GPIOA_AFRL &= 0xFFFFFFF0; GPIOA_AFRL |= 0x00000001;
  #define PA00_AF02 GPIOA_AFRL &= 0xFFFFFFF0; GPIOA_AFRL |= 0x00000002;
  #define PA00_AF03 GPIOA_AFRL &= 0xFFFFFFF0; GPIOA_AFRL |= 0x00000003;
  #define PA00_AF04 GPIOA_AFRL &= 0xFFFFFFF0; GPIOA_AFRL |= 0x00000004;
  #define PA00_AF05 GPIOA_AFRL &= 0xFFFFFFF0; GPIOA_AFRL |= 0x00000005;
  #define PA00_AF06 GPIOA_AFRL &= 0xFFFFFFF0; GPIOA_AFRL |= 0x00000006;
  #define PA00_AF07 GPIOA_AFRL &= 0xFFFFFFF0; GPIOA_AFRL |= 0x00000007;
  #define PA00_AF08 GPIOA_AFRL &= 0xFFFFFFF0; GPIOA_AFRL |= 0x00000008;
  #define PA00_AF09 GPIOA_AFRL &= 0xFFFFFFF0; GPIOA_AFRL |= 0x00000009;
  #define PA00_AF10 GPIOA_AFRL &= 0xFFFFFFF0; GPIOA_AFRL |= 0x0000000A;
  #define PA00_AF11 GPIOA_AFRL &= 0xFFFFFFF0; GPIOA_AFRL |= 0x0000000B;
  #define PA00_AF12 GPIOA_AFRL &= 0xFFFFFFF0; GPIOA_AFRL |= 0x0000000C;
  #define PA00_AF13 GPIOA_AFRL &= 0xFFFFFFF0; GPIOA_AFRL |= 0x0000000D;
  #define PA00_AF14 GPIOA_AFRL &= 0xFFFFFFF0; GPIOA_AFRL |= 0x0000000E;
  #define PA00_AF15 GPIOA_AFRL &= 0xFFFFFFF0; GPIOA_AFRL |= 0x0000000F;


  //--- PA01 alternate functions
  #define PA01_AF00 GPIOA_AFRL &= 0xFFFFFF0F; GPIOA_AFRL |= 0x00000000;
  #define PA01_AF01 GPIOA_AFRL &= 0xFFFFFF0F; GPIOA_AFRL |= 0x00000010;
  #define PA01_AF02 GPIOA_AFRL &= 0xFFFFFF0F; GPIOA_AFRL |= 0x00000020;
  #define PA01_AF03 GPIOA_AFRL &= 0xFFFFFF0F; GPIOA_AFRL |= 0x00000030;
  #define PA01_AF04 GPIOA_AFRL &= 0xFFFFFF0F; GPIOA_AFRL |= 0x00000040;
  #define PA01_AF05 GPIOA_AFRL &= 0xFFFFFF0F; GPIOA_AFRL |= 0x00000050;
  #define PA01_AF06 GPIOA_AFRL &= 0xFFFFFF0F; GPIOA_AFRL |= 0x00000060;
  #define PA01_AF07 GPIOA_AFRL &= 0xFFFFFF0F; GPIOA_AFRL |= 0x00000070;
  #define PA01_AF08 GPIOA_AFRL &= 0xFFFFFF0F; GPIOA_AFRL |= 0x00000080;
  #define PA01_AF09 GPIOA_AFRL &= 0xFFFFFF0F; GPIOA_AFRL |= 0x00000090;
  #define PA01_AF10 GPIOA_AFRL &= 0xFFFFFF0F; GPIOA_AFRL |= 0x000000A0;
  #define PA01_AF11 GPIOA_AFRL &= 0xFFFFFF0F; GPIOA_AFRL |= 0x000000B0;
  #define PA01_AF12 GPIOA_AFRL &= 0xFFFFFF0F; GPIOA_AFRL |= 0x000000C0;
  #define PA01_AF13 GPIOA_AFRL &= 0xFFFFFF0F; GPIOA_AFRL |= 0x000000D0;
  #define PA01_AF14 GPIOA_AFRL &= 0xFFFFFF0F; GPIOA_AFRL |= 0x000000E0;
  #define PA01_AF15 GPIOA_AFRL &= 0xFFFFFF0F; GPIOA_AFRL |= 0x000000F0;


  //--- PA02 alternate functions
  #define PA02_AF00 GPIOA_AFRL &= 0xFFFFF0FF; GPIOA_AFRL |= 0x00000000;
  #define PA02_AF01 GPIOA_AFRL &= 0xFFFFF0FF; GPIOA_AFRL |= 0x00000100;
  #define PA02_AF02 GPIOA_AFRL &= 0xFFFFF0FF; GPIOA_AFRL |= 0x00000200;
  #define PA02_AF03 GPIOA_AFRL &= 0xFFFFF0FF; GPIOA_AFRL |= 0x00000300;
  #define PA02_AF04 GPIOA_AFRL &= 0xFFFFF0FF; GPIOA_AFRL |= 0x00000400;
  #define PA02_AF05 GPIOA_AFRL &= 0xFFFFF0FF; GPIOA_AFRL |= 0x00000500;
  #define PA02_AF06 GPIOA_AFRL &= 0xFFFFF0FF; GPIOA_AFRL |= 0x00000600;
  #define PA02_AF07 GPIOA_AFRL &= 0xFFFFF0FF; GPIOA_AFRL |= 0x00000700;
  #define PA02_AF08 GPIOA_AFRL &= 0xFFFFF0FF; GPIOA_AFRL |= 0x00000800;
  #define PA02_AF09 GPIOA_AFRL &= 0xFFFFF0FF; GPIOA_AFRL |= 0x00000900;
  #define PA02_AF10 GPIOA_AFRL &= 0xFFFFF0FF; GPIOA_AFRL |= 0x00000A00;
  #define PA02_AF11 GPIOA_AFRL &= 0xFFFFF0FF; GPIOA_AFRL |= 0x00000B00;
  #define PA02_AF12 GPIOA_AFRL &= 0xFFFFF0FF; GPIOA_AFRL |= 0x00000C00;
  #define PA02_AF13 GPIOA_AFRL &= 0xFFFFF0FF; GPIOA_AFRL |= 0x00000D00;
  #define PA02_AF14 GPIOA_AFRL &= 0xFFFFF0FF; GPIOA_AFRL |= 0x00000E00;
  #define PA02_AF15 GPIOA_AFRL &= 0xFFFFF0FF; GPIOA_AFRL |= 0x00000F00;


  //--- PA03 alternate functions
  #define PA03_AF00 GPIOA_AFRL &= 0xFFFF0FFF; GPIOA_AFRL |= 0x00000000;
  #define PA03_AF01 GPIOA_AFRL &= 0xFFFF0FFF; GPIOA_AFRL |= 0x00001000;
  #define PA03_AF02 GPIOA_AFRL &= 0xFFFF0FFF; GPIOA_AFRL |= 0x00002000;
  #define PA03_AF03 GPIOA_AFRL &= 0xFFFF0FFF; GPIOA_AFRL |= 0x00003000;
  #define PA03_AF04 GPIOA_AFRL &= 0xFFFF0FFF; GPIOA_AFRL |= 0x00004000;
  #define PA03_AF05 GPIOA_AFRL &= 0xFFFF0FFF; GPIOA_AFRL |= 0x00005000;
  #define PA03_AF06 GPIOA_AFRL &= 0xFFFF0FFF; GPIOA_AFRL |= 0x00006000;
  #define PA03_AF07 GPIOA_AFRL &= 0xFFFF0FFF; GPIOA_AFRL |= 0x00007000;
  #define PA03_AF08 GPIOA_AFRL &= 0xFFFF0FFF; GPIOA_AFRL |= 0x00008000;
  #define PA03_AF09 GPIOA_AFRL &= 0xFFFF0FFF; GPIOA_AFRL |= 0x00009000;
  #define PA03_AF10 GPIOA_AFRL &= 0xFFFF0FFF; GPIOA_AFRL |= 0x0000A000;
  #define PA03_AF11 GPIOA_AFRL &= 0xFFFF0FFF; GPIOA_AFRL |= 0x0000B000;
  #define PA03_AF12 GPIOA_AFRL &= 0xFFFF0FFF; GPIOA_AFRL |= 0x0000C000;
  #define PA03_AF13 GPIOA_AFRL &= 0xFFFF0FFF; GPIOA_AFRL |= 0x0000D000;
  #define PA03_AF14 GPIOA_AFRL &= 0xFFFF0FFF; GPIOA_AFRL |= 0x0000E000;
  #define PA03_AF15 GPIOA_AFRL &= 0xFFFF0FFF; GPIOA_AFRL |= 0x0000F000;


  //--- PA04 alternate functions
  #define PA04_AF00 GPIOA_AFRL &= 0xFFF0FFFF; GPIOA_AFRL |= 0x00000000;
  #define PA04_AF01 GPIOA_AFRL &= 0xFFF0FFFF; GPIOA_AFRL |= 0x00010000;
  #define PA04_AF02 GPIOA_AFRL &= 0xFFF0FFFF; GPIOA_AFRL |= 0x00020000;
  #define PA04_AF03 GPIOA_AFRL &= 0xFFF0FFFF; GPIOA_AFRL |= 0x00030000;
  #define PA04_AF04 GPIOA_AFRL &= 0xFFF0FFFF; GPIOA_AFRL |= 0x00040000;
  #define PA04_AF05 GPIOA_AFRL &= 0xFFF0FFFF; GPIOA_AFRL |= 0x00050000;
  #define PA04_AF06 GPIOA_AFRL &= 0xFFF0FFFF; GPIOA_AFRL |= 0x00060000;
  #define PA04_AF07 GPIOA_AFRL &= 0xFFF0FFFF; GPIOA_AFRL |= 0x00070000;
  #define PA04_AF08 GPIOA_AFRL &= 0xFFF0FFFF; GPIOA_AFRL |= 0x00080000;
  #define PA04_AF09 GPIOA_AFRL &= 0xFFF0FFFF; GPIOA_AFRL |= 0x00090000;
  #define PA04_AF10 GPIOA_AFRL &= 0xFFF0FFFF; GPIOA_AFRL |= 0x000A0000;
  #define PA04_AF11 GPIOA_AFRL &= 0xFFF0FFFF; GPIOA_AFRL |= 0x000B0000;
  #define PA04_AF12 GPIOA_AFRL &= 0xFFF0FFFF; GPIOA_AFRL |= 0x000C0000;
  #define PA04_AF13 GPIOA_AFRL &= 0xFFF0FFFF; GPIOA_AFRL |= 0x000D0000;
  #define PA04_AF14 GPIOA_AFRL &= 0xFFF0FFFF; GPIOA_AFRL |= 0x000E0000;
  #define PA04_AF15 GPIOA_AFRL &= 0xFFF0FFFF; GPIOA_AFRL |= 0x000F0000;


  //--- PA05 alternate functions
  #define PA05_AF00 GPIOA_AFRL &= 0xFF0FFFFF; GPIOA_AFRL |= 0x00000000;
  #define PA05_AF01 GPIOA_AFRL &= 0xFF0FFFFF; GPIOA_AFRL |= 0x00100000;
  #define PA05_AF02 GPIOA_AFRL &= 0xFF0FFFFF; GPIOA_AFRL |= 0x00200000;
  #define PA05_AF03 GPIOA_AFRL &= 0xFF0FFFFF; GPIOA_AFRL |= 0x00300000;
  #define PA05_AF04 GPIOA_AFRL &= 0xFF0FFFFF; GPIOA_AFRL |= 0x00400000;
  #define PA05_AF05 GPIOA_AFRL &= 0xFF0FFFFF; GPIOA_AFRL |= 0x00500000;
  #define PA05_AF06 GPIOA_AFRL &= 0xFF0FFFFF; GPIOA_AFRL |= 0x00600000;
  #define PA05_AF07 GPIOA_AFRL &= 0xFF0FFFFF; GPIOA_AFRL |= 0x00700000;
  #define PA05_AF08 GPIOA_AFRL &= 0xFF0FFFFF; GPIOA_AFRL |= 0x00800000;
  #define PA05_AF09 GPIOA_AFRL &= 0xFF0FFFFF; GPIOA_AFRL |= 0x00900000;
  #define PA05_AF10 GPIOA_AFRL &= 0xFF0FFFFF; GPIOA_AFRL |= 0x00A00000;
  #define PA05_AF11 GPIOA_AFRL &= 0xFF0FFFFF; GPIOA_AFRL |= 0x00B00000;
  #define PA05_AF12 GPIOA_AFRL &= 0xFF0FFFFF; GPIOA_AFRL |= 0x00C00000;
  #define PA05_AF13 GPIOA_AFRL &= 0xFF0FFFFF; GPIOA_AFRL |= 0x00D00000;
  #define PA05_AF14 GPIOA_AFRL &= 0xFF0FFFFF; GPIOA_AFRL |= 0x00E00000;
  #define PA05_AF15 GPIOA_AFRL &= 0xFF0FFFFF; GPIOA_AFRL |= 0x00F00000;


  //--- PA06 alternate functions
  #define PA06_AF00 GPIOA_AFRL &= 0xF0FFFFFF; GPIOA_AFRL |= 0x00000000;
  #define PA06_AF01 GPIOA_AFRL &= 0xF0FFFFFF; GPIOA_AFRL |= 0x01000000;
  #define PA06_AF02 GPIOA_AFRL &= 0xF0FFFFFF; GPIOA_AFRL |= 0x02000000;
  #define PA06_AF03 GPIOA_AFRL &= 0xF0FFFFFF; GPIOA_AFRL |= 0x03000000;
  #define PA06_AF04 GPIOA_AFRL &= 0xF0FFFFFF; GPIOA_AFRL |= 0x04000000;
  #define PA06_AF05 GPIOA_AFRL &= 0xF0FFFFFF; GPIOA_AFRL |= 0x05000000;
  #define PA06_AF06 GPIOA_AFRL &= 0xF0FFFFFF; GPIOA_AFRL |= 0x06000000;
  #define PA06_AF07 GPIOA_AFRL &= 0xF0FFFFFF; GPIOA_AFRL |= 0x07000000;
  #define PA06_AF08 GPIOA_AFRL &= 0xF0FFFFFF; GPIOA_AFRL |= 0x08000000;
  #define PA06_AF09 GPIOA_AFRL &= 0xF0FFFFFF; GPIOA_AFRL |= 0x09000000;
  #define PA06_AF10 GPIOA_AFRL &= 0xF0FFFFFF; GPIOA_AFRL |= 0x0A000000;
  #define PA06_AF11 GPIOA_AFRL &= 0xF0FFFFFF; GPIOA_AFRL |= 0x0B000000;
  #define PA06_AF12 GPIOA_AFRL &= 0xF0FFFFFF; GPIOA_AFRL |= 0x0C000000;
  #define PA06_AF13 GPIOA_AFRL &= 0xF0FFFFFF; GPIOA_AFRL |= 0x0D000000;
  #define PA06_AF14 GPIOA_AFRL &= 0xF0FFFFFF; GPIOA_AFRL |= 0x0E000000;
  #define PA06_AF15 GPIOA_AFRL &= 0xF0FFFFFF; GPIOA_AFRL |= 0x0F000000;


  //--- PA07 alternate functions
  #define PA07_AF00 GPIOA_AFRL &= 0x0FFFFFFF; GPIOA_AFRL |= 0x00000000;
  #define PA07_AF01 GPIOA_AFRL &= 0x0FFFFFFF; GPIOA_AFRL |= 0x10000000;
  #define PA07_AF02 GPIOA_AFRL &= 0x0FFFFFFF; GPIOA_AFRL |= 0x20000000;
  #define PA07_AF03 GPIOA_AFRL &= 0x0FFFFFFF; GPIOA_AFRL |= 0x30000000;
  #define PA07_AF04 GPIOA_AFRL &= 0x0FFFFFFF; GPIOA_AFRL |= 0x40000000;
  #define PA07_AF05 GPIOA_AFRL &= 0x0FFFFFFF; GPIOA_AFRL |= 0x50000000;
  #define PA07_AF06 GPIOA_AFRL &= 0x0FFFFFFF; GPIOA_AFRL |= 0x60000000;
  #define PA07_AF07 GPIOA_AFRL &= 0x0FFFFFFF; GPIOA_AFRL |= 0x70000000;
  #define PA07_AF08 GPIOA_AFRL &= 0x0FFFFFFF; GPIOA_AFRL |= 0x80000000;
  #define PA07_AF09 GPIOA_AFRL &= 0x0FFFFFFF; GPIOA_AFRL |= 0x90000000;
  #define PA07_AF10 GPIOA_AFRL &= 0x0FFFFFFF; GPIOA_AFRL |= 0xA0000000;
  #define PA07_AF11 GPIOA_AFRL &= 0x0FFFFFFF; GPIOA_AFRL |= 0xB0000000;
  #define PA07_AF12 GPIOA_AFRL &= 0x0FFFFFFF; GPIOA_AFRL |= 0xC0000000;
  #define PA07_AF13 GPIOA_AFRL &= 0x0FFFFFFF; GPIOA_AFRL |= 0xD0000000;
  #define PA07_AF14 GPIOA_AFRL &= 0x0FFFFFFF; GPIOA_AFRL |= 0xE0000000;
  #define PA07_AF15 GPIOA_AFRL &= 0x0FFFFFFF; GPIOA_AFRL |= 0xF0000000;


  //--- PA08 alternate functions
  #define PA08_AF00 GPIOA_AFRH &= 0xFFFFFFF0; GPIOA_AFRH |= 0x00000000;
  #define PA08_AF01 GPIOA_AFRH &= 0xFFFFFFF0; GPIOA_AFRH |= 0x00000001;
  #define PA08_AF02 GPIOA_AFRH &= 0xFFFFFFF0; GPIOA_AFRH |= 0x00000002;
  #define PA08_AF03 GPIOA_AFRH &= 0xFFFFFFF0; GPIOA_AFRH |= 0x00000003;
  #define PA08_AF04 GPIOA_AFRH &= 0xFFFFFFF0; GPIOA_AFRH |= 0x00000004;
  #define PA08_AF05 GPIOA_AFRH &= 0xFFFFFFF0; GPIOA_AFRH |= 0x00000005;
  #define PA08_AF06 GPIOA_AFRH &= 0xFFFFFFF0; GPIOA_AFRH |= 0x00000006;
  #define PA08_AF07 GPIOA_AFRH &= 0xFFFFFFF0; GPIOA_AFRH |= 0x00000007;
  #define PA08_AF08 GPIOA_AFRH &= 0xFFFFFFF0; GPIOA_AFRH |= 0x00000008;
  #define PA08_AF09 GPIOA_AFRH &= 0xFFFFFFF0; GPIOA_AFRH |= 0x00000009;
  #define PA08_AF10 GPIOA_AFRH &= 0xFFFFFFF0; GPIOA_AFRH |= 0x0000000A;
  #define PA08_AF11 GPIOA_AFRH &= 0xFFFFFFF0; GPIOA_AFRH |= 0x0000000B;
  #define PA08_AF12 GPIOA_AFRH &= 0xFFFFFFF0; GPIOA_AFRH |= 0x0000000C;
  #define PA08_AF13 GPIOA_AFRH &= 0xFFFFFFF0; GPIOA_AFRH |= 0x0000000D;
  #define PA08_AF14 GPIOA_AFRH &= 0xFFFFFFF0; GPIOA_AFRH |= 0x0000000E;
  #define PA08_AF15 GPIOA_AFRH &= 0xFFFFFFF0; GPIOA_AFRH |= 0x0000000F;


  //--- PA09 alternate functions
  #define PA09_AF00 GPIOA_AFRH &= 0xFFFFFF0F; GPIOA_AFRH |= 0x00000000;
  #define PA09_AF01 GPIOA_AFRH &= 0xFFFFFF0F; GPIOA_AFRH |= 0x00000010;
  #define PA09_AF02 GPIOA_AFRH &= 0xFFFFFF0F; GPIOA_AFRH |= 0x00000020;
  #define PA09_AF03 GPIOA_AFRH &= 0xFFFFFF0F; GPIOA_AFRH |= 0x00000030;
  #define PA09_AF04 GPIOA_AFRH &= 0xFFFFFF0F; GPIOA_AFRH |= 0x00000040;
  #define PA09_AF05 GPIOA_AFRH &= 0xFFFFFF0F; GPIOA_AFRH |= 0x00000050;
  #define PA09_AF06 GPIOA_AFRH &= 0xFFFFFF0F; GPIOA_AFRH |= 0x00000060;
  #define PA09_AF07 GPIOA_AFRH &= 0xFFFFFF0F; GPIOA_AFRH |= 0x00000070;
  #define PA09_AF08 GPIOA_AFRH &= 0xFFFFFF0F; GPIOA_AFRH |= 0x00000080;
  #define PA09_AF09 GPIOA_AFRH &= 0xFFFFFF0F; GPIOA_AFRH |= 0x00000090;
  #define PA09_AF10 GPIOA_AFRH &= 0xFFFFFF0F; GPIOA_AFRH |= 0x000000A0;
  #define PA09_AF11 GPIOA_AFRH &= 0xFFFFFF0F; GPIOA_AFRH |= 0x000000B0;
  #define PA09_AF12 GPIOA_AFRH &= 0xFFFFFF0F; GPIOA_AFRH |= 0x000000C0;
  #define PA09_AF13 GPIOA_AFRH &= 0xFFFFFF0F; GPIOA_AFRH |= 0x000000D0;
  #define PA09_AF14 GPIOA_AFRH &= 0xFFFFFF0F; GPIOA_AFRH |= 0x000000E0;
  #define PA09_AF15 GPIOA_AFRH &= 0xFFFFFF0F; GPIOA_AFRH |= 0x000000F0;


  //--- PA10 alternate functions
  #define PA10_AF00 GPIOA_AFRH &= 0xFFFFF0FF; GPIOA_AFRH |= 0x00000000;
  #define PA10_AF01 GPIOA_AFRH &= 0xFFFFF0FF; GPIOA_AFRH |= 0x00000100;
  #define PA10_AF02 GPIOA_AFRH &= 0xFFFFF0FF; GPIOA_AFRH |= 0x00000200;
  #define PA10_AF03 GPIOA_AFRH &= 0xFFFFF0FF; GPIOA_AFRH |= 0x00000300;
  #define PA10_AF04 GPIOA_AFRH &= 0xFFFFF0FF; GPIOA_AFRH |= 0x00000400;
  #define PA10_AF05 GPIOA_AFRH &= 0xFFFFF0FF; GPIOA_AFRH |= 0x00000500;
  #define PA10_AF06 GPIOA_AFRH &= 0xFFFFF0FF; GPIOA_AFRH |= 0x00000600;
  #define PA10_AF07 GPIOA_AFRH &= 0xFFFFF0FF; GPIOA_AFRH |= 0x00000700;
  #define PA10_AF08 GPIOA_AFRH &= 0xFFFFF0FF; GPIOA_AFRH |= 0x00000800;
  #define PA10_AF09 GPIOA_AFRH &= 0xFFFFF0FF; GPIOA_AFRH |= 0x00000900;
  #define PA10_AF10 GPIOA_AFRH &= 0xFFFFF0FF; GPIOA_AFRH |= 0x00000A00;
  #define PA10_AF11 GPIOA_AFRH &= 0xFFFFF0FF; GPIOA_AFRH |= 0x00000B00;
  #define PA10_AF12 GPIOA_AFRH &= 0xFFFFF0FF; GPIOA_AFRH |= 0x00000C00;
  #define PA10_AF13 GPIOA_AFRH &= 0xFFFFF0FF; GPIOA_AFRH |= 0x00000D00;
  #define PA10_AF14 GPIOA_AFRH &= 0xFFFFF0FF; GPIOA_AFRH |= 0x00000E00;
  #define PA10_AF15 GPIOA_AFRH &= 0xFFFFF0FF; GPIOA_AFRH |= 0x00000F00;


  //--- PA11 alternate functions
  #define PA11_AF00 GPIOA_AFRH &= 0xFFFF0FFF; GPIOA_AFRH |= 0x00000000;
  #define PA11_AF01 GPIOA_AFRH &= 0xFFFF0FFF; GPIOA_AFRH |= 0x00001000;
  #define PA11_AF02 GPIOA_AFRH &= 0xFFFF0FFF; GPIOA_AFRH |= 0x00002000;
  #define PA11_AF03 GPIOA_AFRH &= 0xFFFF0FFF; GPIOA_AFRH |= 0x00003000;
  #define PA11_AF04 GPIOA_AFRH &= 0xFFFF0FFF; GPIOA_AFRH |= 0x00004000;
  #define PA11_AF05 GPIOA_AFRH &= 0xFFFF0FFF; GPIOA_AFRH |= 0x00005000;
  #define PA11_AF06 GPIOA_AFRH &= 0xFFFF0FFF; GPIOA_AFRH |= 0x00006000;
  #define PA11_AF07 GPIOA_AFRH &= 0xFFFF0FFF; GPIOA_AFRH |= 0x00007000;
  #define PA11_AF08 GPIOA_AFRH &= 0xFFFF0FFF; GPIOA_AFRH |= 0x00008000;
  #define PA11_AF09 GPIOA_AFRH &= 0xFFFF0FFF; GPIOA_AFRH |= 0x00009000;
  #define PA11_AF10 GPIOA_AFRH &= 0xFFFF0FFF; GPIOA_AFRH |= 0x0000A000;
  #define PA11_AF11 GPIOA_AFRH &= 0xFFFF0FFF; GPIOA_AFRH |= 0x0000B000;
  #define PA11_AF12 GPIOA_AFRH &= 0xFFFF0FFF; GPIOA_AFRH |= 0x0000C000;
  #define PA11_AF13 GPIOA_AFRH &= 0xFFFF0FFF; GPIOA_AFRH |= 0x0000D000;
  #define PA11_AF14 GPIOA_AFRH &= 0xFFFF0FFF; GPIOA_AFRH |= 0x0000E000;
  #define PA11_AF15 GPIOA_AFRH &= 0xFFFF0FFF; GPIOA_AFRH |= 0x0000F000;


  //--- PA12 alternate functions
  #define PA12_AF00 GPIOA_AFRH &= 0xFFF0FFFF; GPIOA_AFRH |= 0x00000000;
  #define PA12_AF01 GPIOA_AFRH &= 0xFFF0FFFF; GPIOA_AFRH |= 0x00010000;
  #define PA12_AF02 GPIOA_AFRH &= 0xFFF0FFFF; GPIOA_AFRH |= 0x00020000;
  #define PA12_AF03 GPIOA_AFRH &= 0xFFF0FFFF; GPIOA_AFRH |= 0x00030000;
  #define PA12_AF04 GPIOA_AFRH &= 0xFFF0FFFF; GPIOA_AFRH |= 0x00040000;
  #define PA12_AF05 GPIOA_AFRH &= 0xFFF0FFFF; GPIOA_AFRH |= 0x00050000;
  #define PA12_AF06 GPIOA_AFRH &= 0xFFF0FFFF; GPIOA_AFRH |= 0x00060000;
  #define PA12_AF07 GPIOA_AFRH &= 0xFFF0FFFF; GPIOA_AFRH |= 0x00070000;
  #define PA12_AF08 GPIOA_AFRH &= 0xFFF0FFFF; GPIOA_AFRH |= 0x00080000;
  #define PA12_AF09 GPIOA_AFRH &= 0xFFF0FFFF; GPIOA_AFRH |= 0x00090000;
  #define PA12_AF10 GPIOA_AFRH &= 0xFFF0FFFF; GPIOA_AFRH |= 0x000A0000;
  #define PA12_AF11 GPIOA_AFRH &= 0xFFF0FFFF; GPIOA_AFRH |= 0x000B0000;
  #define PA12_AF12 GPIOA_AFRH &= 0xFFF0FFFF; GPIOA_AFRH |= 0x000C0000;
  #define PA12_AF13 GPIOA_AFRH &= 0xFFF0FFFF; GPIOA_AFRH |= 0x000D0000;
  #define PA12_AF14 GPIOA_AFRH &= 0xFFF0FFFF; GPIOA_AFRH |= 0x000E0000;
  #define PA12_AF15 GPIOA_AFRH &= 0xFFF0FFFF; GPIOA_AFRH |= 0x000F0000;


  //--- PA13 alternate functions
  #define PA13_AF00 GPIOA_AFRH &= 0xFF0FFFFF; GPIOA_AFRH |= 0x00000000;
  #define PA13_AF01 GPIOA_AFRH &= 0xFF0FFFFF; GPIOA_AFRH |= 0x00100000;
  #define PA13_AF02 GPIOA_AFRH &= 0xFF0FFFFF; GPIOA_AFRH |= 0x00200000;
  #define PA13_AF03 GPIOA_AFRH &= 0xFF0FFFFF; GPIOA_AFRH |= 0x00300000;
  #define PA13_AF04 GPIOA_AFRH &= 0xFF0FFFFF; GPIOA_AFRH |= 0x00400000;
  #define PA13_AF05 GPIOA_AFRH &= 0xFF0FFFFF; GPIOA_AFRH |= 0x00500000;
  #define PA13_AF06 GPIOA_AFRH &= 0xFF0FFFFF; GPIOA_AFRH |= 0x00600000;
  #define PA13_AF07 GPIOA_AFRH &= 0xFF0FFFFF; GPIOA_AFRH |= 0x00700000;
  #define PA13_AF08 GPIOA_AFRH &= 0xFF0FFFFF; GPIOA_AFRH |= 0x00800000;
  #define PA13_AF09 GPIOA_AFRH &= 0xFF0FFFFF; GPIOA_AFRH |= 0x00900000;
  #define PA13_AF10 GPIOA_AFRH &= 0xFF0FFFFF; GPIOA_AFRH |= 0x00A00000;
  #define PA13_AF11 GPIOA_AFRH &= 0xFF0FFFFF; GPIOA_AFRH |= 0x00B00000;
  #define PA13_AF12 GPIOA_AFRH &= 0xFF0FFFFF; GPIOA_AFRH |= 0x00C00000;
  #define PA13_AF13 GPIOA_AFRH &= 0xFF0FFFFF; GPIOA_AFRH |= 0x00D00000;
  #define PA13_AF14 GPIOA_AFRH &= 0xFF0FFFFF; GPIOA_AFRH |= 0x00E00000;
  #define PA13_AF15 GPIOA_AFRH &= 0xFF0FFFFF; GPIOA_AFRH |= 0x00F00000;


  //--- PA14 alternate functions
  #define PA14_AF00 GPIOA_AFRH &= 0xF0FFFFFF; GPIOA_AFRH |= 0x00000000;
  #define PA14_AF01 GPIOA_AFRH &= 0xF0FFFFFF; GPIOA_AFRH |= 0x01000000;
  #define PA14_AF02 GPIOA_AFRH &= 0xF0FFFFFF; GPIOA_AFRH |= 0x02000000;
  #define PA14_AF03 GPIOA_AFRH &= 0xF0FFFFFF; GPIOA_AFRH |= 0x03000000;
  #define PA14_AF04 GPIOA_AFRH &= 0xF0FFFFFF; GPIOA_AFRH |= 0x04000000;
  #define PA14_AF05 GPIOA_AFRH &= 0xF0FFFFFF; GPIOA_AFRH |= 0x05000000;
  #define PA14_AF06 GPIOA_AFRH &= 0xF0FFFFFF; GPIOA_AFRH |= 0x06000000;
  #define PA14_AF07 GPIOA_AFRH &= 0xF0FFFFFF; GPIOA_AFRH |= 0x07000000;
  #define PA14_AF08 GPIOA_AFRH &= 0xF0FFFFFF; GPIOA_AFRH |= 0x08000000;
  #define PA14_AF09 GPIOA_AFRH &= 0xF0FFFFFF; GPIOA_AFRH |= 0x09000000;
  #define PA14_AF10 GPIOA_AFRH &= 0xF0FFFFFF; GPIOA_AFRH |= 0x0A000000;
  #define PA14_AF11 GPIOA_AFRH &= 0xF0FFFFFF; GPIOA_AFRH |= 0x0B000000;
  #define PA14_AF12 GPIOA_AFRH &= 0xF0FFFFFF; GPIOA_AFRH |= 0x0C000000;
  #define PA14_AF13 GPIOA_AFRH &= 0xF0FFFFFF; GPIOA_AFRH |= 0x0D000000;
  #define PA14_AF14 GPIOA_AFRH &= 0xF0FFFFFF; GPIOA_AFRH |= 0x0E000000;
  #define PA14_AF15 GPIOA_AFRH &= 0xF0FFFFFF; GPIOA_AFRH |= 0x0F000000;


  //--- PA15 alternate functions
  #define PA15_AF00 GPIOA_AFRH &= 0x0FFFFFFF; GPIOA_AFRH |= 0x00000000;
  #define PA15_AF01 GPIOA_AFRH &= 0x0FFFFFFF; GPIOA_AFRH |= 0x10000000;
  #define PA15_AF02 GPIOA_AFRH &= 0x0FFFFFFF; GPIOA_AFRH |= 0x20000000;
  #define PA15_AF03 GPIOA_AFRH &= 0x0FFFFFFF; GPIOA_AFRH |= 0x30000000;
  #define PA15_AF04 GPIOA_AFRH &= 0x0FFFFFFF; GPIOA_AFRH |= 0x40000000;
  #define PA15_AF05 GPIOA_AFRH &= 0x0FFFFFFF; GPIOA_AFRH |= 0x50000000;
  #define PA15_AF06 GPIOA_AFRH &= 0x0FFFFFFF; GPIOA_AFRH |= 0x60000000;
  #define PA15_AF07 GPIOA_AFRH &= 0x0FFFFFFF; GPIOA_AFRH |= 0x70000000;
  #define PA15_AF08 GPIOA_AFRH &= 0x0FFFFFFF; GPIOA_AFRH |= 0x80000000;
  #define PA15_AF09 GPIOA_AFRH &= 0x0FFFFFFF; GPIOA_AFRH |= 0x90000000;
  #define PA15_AF10 GPIOA_AFRH &= 0x0FFFFFFF; GPIOA_AFRH |= 0xA0000000;
  #define PA15_AF11 GPIOA_AFRH &= 0x0FFFFFFF; GPIOA_AFRH |= 0xB0000000;
  #define PA15_AF12 GPIOA_AFRH &= 0x0FFFFFFF; GPIOA_AFRH |= 0xC0000000;
  #define PA15_AF13 GPIOA_AFRH &= 0x0FFFFFFF; GPIOA_AFRH |= 0xD0000000;
  #define PA15_AF14 GPIOA_AFRH &= 0x0FFFFFFF; GPIOA_AFRH |= 0xE0000000;
  #define PA15_AF15 GPIOA_AFRH &= 0x0FFFFFFF; GPIOA_AFRH |= 0xF0000000;


  //-----------------------------------
  //     GPIOB alternate functions
  //-----------------------------------

  //--- PB00 alternate functions
  #define PB00_AF00 GPIOB_AFRL &= 0xFFFFFFF0; GPIOB_AFRL |= 0x00000000;
  #define PB00_AF01 GPIOB_AFRL &= 0xFFFFFFF0; GPIOB_AFRL |= 0x00000001;
  #define PB00_AF02 GPIOB_AFRL &= 0xFFFFFFF0; GPIOB_AFRL |= 0x00000002;
  #define PB00_AF03 GPIOB_AFRL &= 0xFFFFFFF0; GPIOB_AFRL |= 0x00000003;
  #define PB00_AF04 GPIOB_AFRL &= 0xFFFFFFF0; GPIOB_AFRL |= 0x00000004;
  #define PB00_AF05 GPIOB_AFRL &= 0xFFFFFFF0; GPIOB_AFRL |= 0x00000005;
  #define PB00_AF06 GPIOB_AFRL &= 0xFFFFFFF0; GPIOB_AFRL |= 0x00000006;
  #define PB00_AF07 GPIOB_AFRL &= 0xFFFFFFF0; GPIOB_AFRL |= 0x00000007;
  #define PB00_AF08 GPIOB_AFRL &= 0xFFFFFFF0; GPIOB_AFRL |= 0x00000008;
  #define PB00_AF09 GPIOB_AFRL &= 0xFFFFFFF0; GPIOB_AFRL |= 0x00000009;
  #define PB00_AF10 GPIOB_AFRL &= 0xFFFFFFF0; GPIOB_AFRL |= 0x0000000A;
  #define PB00_AF11 GPIOB_AFRL &= 0xFFFFFFF0; GPIOB_AFRL |= 0x0000000B;
  #define PB00_AF12 GPIOB_AFRL &= 0xFFFFFFF0; GPIOB_AFRL |= 0x0000000C;
  #define PB00_AF13 GPIOB_AFRL &= 0xFFFFFFF0; GPIOB_AFRL |= 0x0000000D;
  #define PB00_AF14 GPIOB_AFRL &= 0xFFFFFFF0; GPIOB_AFRL |= 0x0000000E;
  #define PB00_AF15 GPIOB_AFRL &= 0xFFFFFFF0; GPIOB_AFRL |= 0x0000000F;


  //--- PB01 alternate functions
  #define PB01_AF00 GPIOB_AFRL &= 0xFFFFFF0F; GPIOB_AFRL |= 0x00000000;
  #define PB01_AF01 GPIOB_AFRL &= 0xFFFFFF0F; GPIOB_AFRL |= 0x00000010;
  #define PB01_AF02 GPIOB_AFRL &= 0xFFFFFF0F; GPIOB_AFRL |= 0x00000020;
  #define PB01_AF03 GPIOB_AFRL &= 0xFFFFFF0F; GPIOB_AFRL |= 0x00000030;
  #define PB01_AF04 GPIOB_AFRL &= 0xFFFFFF0F; GPIOB_AFRL |= 0x00000040;
  #define PB01_AF05 GPIOB_AFRL &= 0xFFFFFF0F; GPIOB_AFRL |= 0x00000050;
  #define PB01_AF06 GPIOB_AFRL &= 0xFFFFFF0F; GPIOB_AFRL |= 0x00000060;
  #define PB01_AF07 GPIOB_AFRL &= 0xFFFFFF0F; GPIOB_AFRL |= 0x00000070;
  #define PB01_AF08 GPIOB_AFRL &= 0xFFFFFF0F; GPIOB_AFRL |= 0x00000080;
  #define PB01_AF09 GPIOB_AFRL &= 0xFFFFFF0F; GPIOB_AFRL |= 0x00000090;
  #define PB01_AF10 GPIOB_AFRL &= 0xFFFFFF0F; GPIOB_AFRL |= 0x000000A0;
  #define PB01_AF11 GPIOB_AFRL &= 0xFFFFFF0F; GPIOB_AFRL |= 0x000000B0;
  #define PB01_AF12 GPIOB_AFRL &= 0xFFFFFF0F; GPIOB_AFRL |= 0x000000C0;
  #define PB01_AF13 GPIOB_AFRL &= 0xFFFFFF0F; GPIOB_AFRL |= 0x000000D0;
  #define PB01_AF14 GPIOB_AFRL &= 0xFFFFFF0F; GPIOB_AFRL |= 0x000000E0;
  #define PB01_AF15 GPIOB_AFRL &= 0xFFFFFF0F; GPIOB_AFRL |= 0x000000F0;


  //--- PB02 alternate functions
  #define PB02_AF00 GPIOB_AFRL &= 0xFFFFF0FF; GPIOB_AFRL |= 0x00000000;
  #define PB02_AF01 GPIOB_AFRL &= 0xFFFFF0FF; GPIOB_AFRL |= 0x00000100;
  #define PB02_AF02 GPIOB_AFRL &= 0xFFFFF0FF; GPIOB_AFRL |= 0x00000200;
  #define PB02_AF03 GPIOB_AFRL &= 0xFFFFF0FF; GPIOB_AFRL |= 0x00000300;
  #define PB02_AF04 GPIOB_AFRL &= 0xFFFFF0FF; GPIOB_AFRL |= 0x00000400;
  #define PB02_AF05 GPIOB_AFRL &= 0xFFFFF0FF; GPIOB_AFRL |= 0x00000500;
  #define PB02_AF06 GPIOB_AFRL &= 0xFFFFF0FF; GPIOB_AFRL |= 0x00000600;
  #define PB02_AF07 GPIOB_AFRL &= 0xFFFFF0FF; GPIOB_AFRL |= 0x00000700;
  #define PB02_AF08 GPIOB_AFRL &= 0xFFFFF0FF; GPIOB_AFRL |= 0x00000800;
  #define PB02_AF09 GPIOB_AFRL &= 0xFFFFF0FF; GPIOB_AFRL |= 0x00000900;
  #define PB02_AF10 GPIOB_AFRL &= 0xFFFFF0FF; GPIOB_AFRL |= 0x00000A00;
  #define PB02_AF11 GPIOB_AFRL &= 0xFFFFF0FF; GPIOB_AFRL |= 0x00000B00;
  #define PB02_AF12 GPIOB_AFRL &= 0xFFFFF0FF; GPIOB_AFRL |= 0x00000C00;
  #define PB02_AF13 GPIOB_AFRL &= 0xFFFFF0FF; GPIOB_AFRL |= 0x00000D00;
  #define PB02_AF14 GPIOB_AFRL &= 0xFFFFF0FF; GPIOB_AFRL |= 0x00000E00;
  #define PB02_AF15 GPIOB_AFRL &= 0xFFFFF0FF; GPIOB_AFRL |= 0x00000F00;


  //--- PB03 alternate functions
  #define PB03_AF00 GPIOB_AFRL &= 0xFFFF0FFF; GPIOB_AFRL |= 0x00000000;
  #define PB03_AF01 GPIOB_AFRL &= 0xFFFF0FFF; GPIOB_AFRL |= 0x00001000;
  #define PB03_AF02 GPIOB_AFRL &= 0xFFFF0FFF; GPIOB_AFRL |= 0x00002000;
  #define PB03_AF03 GPIOB_AFRL &= 0xFFFF0FFF; GPIOB_AFRL |= 0x00003000;
  #define PB03_AF04 GPIOB_AFRL &= 0xFFFF0FFF; GPIOB_AFRL |= 0x00004000;
  #define PB03_AF05 GPIOB_AFRL &= 0xFFFF0FFF; GPIOB_AFRL |= 0x00005000;
  #define PB03_AF06 GPIOB_AFRL &= 0xFFFF0FFF; GPIOB_AFRL |= 0x00006000;
  #define PB03_AF07 GPIOB_AFRL &= 0xFFFF0FFF; GPIOB_AFRL |= 0x00007000;
  #define PB03_AF08 GPIOB_AFRL &= 0xFFFF0FFF; GPIOB_AFRL |= 0x00008000;
  #define PB03_AF09 GPIOB_AFRL &= 0xFFFF0FFF; GPIOB_AFRL |= 0x00009000;
  #define PB03_AF10 GPIOB_AFRL &= 0xFFFF0FFF; GPIOB_AFRL |= 0x0000A000;
  #define PB03_AF11 GPIOB_AFRL &= 0xFFFF0FFF; GPIOB_AFRL |= 0x0000B000;
  #define PB03_AF12 GPIOB_AFRL &= 0xFFFF0FFF; GPIOB_AFRL |= 0x0000C000;
  #define PB03_AF13 GPIOB_AFRL &= 0xFFFF0FFF; GPIOB_AFRL |= 0x0000D000;
  #define PB03_AF14 GPIOB_AFRL &= 0xFFFF0FFF; GPIOB_AFRL |= 0x0000E000;
  #define PB03_AF15 GPIOB_AFRL &= 0xFFFF0FFF; GPIOB_AFRL |= 0x0000F000;


  //--- PB04 alternate functions
  #define PB04_AF00 GPIOB_AFRL &= 0xFFF0FFFF; GPIOB_AFRL |= 0x00000000;
  #define PB04_AF01 GPIOB_AFRL &= 0xFFF0FFFF; GPIOB_AFRL |= 0x00010000;
  #define PB04_AF02 GPIOB_AFRL &= 0xFFF0FFFF; GPIOB_AFRL |= 0x00020000;
  #define PB04_AF03 GPIOB_AFRL &= 0xFFF0FFFF; GPIOB_AFRL |= 0x00030000;
  #define PB04_AF04 GPIOB_AFRL &= 0xFFF0FFFF; GPIOB_AFRL |= 0x00040000;
  #define PB04_AF05 GPIOB_AFRL &= 0xFFF0FFFF; GPIOB_AFRL |= 0x00050000;
  #define PB04_AF06 GPIOB_AFRL &= 0xFFF0FFFF; GPIOB_AFRL |= 0x00060000;
  #define PB04_AF07 GPIOB_AFRL &= 0xFFF0FFFF; GPIOB_AFRL |= 0x00070000;
  #define PB04_AF08 GPIOB_AFRL &= 0xFFF0FFFF; GPIOB_AFRL |= 0x00080000;
  #define PB04_AF09 GPIOB_AFRL &= 0xFFF0FFFF; GPIOB_AFRL |= 0x00090000;
  #define PB04_AF10 GPIOB_AFRL &= 0xFFF0FFFF; GPIOB_AFRL |= 0x000A0000;
  #define PB04_AF11 GPIOB_AFRL &= 0xFFF0FFFF; GPIOB_AFRL |= 0x000B0000;
  #define PB04_AF12 GPIOB_AFRL &= 0xFFF0FFFF; GPIOB_AFRL |= 0x000C0000;
  #define PB04_AF13 GPIOB_AFRL &= 0xFFF0FFFF; GPIOB_AFRL |= 0x000D0000;
  #define PB04_AF14 GPIOB_AFRL &= 0xFFF0FFFF; GPIOB_AFRL |= 0x000E0000;
  #define PB04_AF15 GPIOB_AFRL &= 0xFFF0FFFF; GPIOB_AFRL |= 0x000F0000;


  //--- PB05 alternate functions
  #define PB05_AF00 GPIOB_AFRL &= 0xFF0FFFFF; GPIOB_AFRL |= 0x00000000;
  #define PB05_AF01 GPIOB_AFRL &= 0xFF0FFFFF; GPIOB_AFRL |= 0x00100000;
  #define PB05_AF02 GPIOB_AFRL &= 0xFF0FFFFF; GPIOB_AFRL |= 0x00200000;
  #define PB05_AF03 GPIOB_AFRL &= 0xFF0FFFFF; GPIOB_AFRL |= 0x00300000;
  #define PB05_AF04 GPIOB_AFRL &= 0xFF0FFFFF; GPIOB_AFRL |= 0x00400000;
  #define PB05_AF05 GPIOB_AFRL &= 0xFF0FFFFF; GPIOB_AFRL |= 0x00500000;
  #define PB05_AF06 GPIOB_AFRL &= 0xFF0FFFFF; GPIOB_AFRL |= 0x00600000;
  #define PB05_AF07 GPIOB_AFRL &= 0xFF0FFFFF; GPIOB_AFRL |= 0x00700000;
  #define PB05_AF08 GPIOB_AFRL &= 0xFF0FFFFF; GPIOB_AFRL |= 0x00800000;
  #define PB05_AF09 GPIOB_AFRL &= 0xFF0FFFFF; GPIOB_AFRL |= 0x00900000;
  #define PB05_AF10 GPIOB_AFRL &= 0xFF0FFFFF; GPIOB_AFRL |= 0x00A00000;
  #define PB05_AF11 GPIOB_AFRL &= 0xFF0FFFFF; GPIOB_AFRL |= 0x00B00000;
  #define PB05_AF12 GPIOB_AFRL &= 0xFF0FFFFF; GPIOB_AFRL |= 0x00C00000;
  #define PB05_AF13 GPIOB_AFRL &= 0xFF0FFFFF; GPIOB_AFRL |= 0x00D00000;
  #define PB05_AF14 GPIOB_AFRL &= 0xFF0FFFFF; GPIOB_AFRL |= 0x00E00000;
  #define PB05_AF15 GPIOB_AFRL &= 0xFF0FFFFF; GPIOB_AFRL |= 0x00F00000;


  //--- PB06 alternate functions
  #define PB06_AF00 GPIOB_AFRL &= 0xF0FFFFFF; GPIOB_AFRL |= 0x00000000;
  #define PB06_AF01 GPIOB_AFRL &= 0xF0FFFFFF; GPIOB_AFRL |= 0x01000000;
  #define PB06_AF02 GPIOB_AFRL &= 0xF0FFFFFF; GPIOB_AFRL |= 0x02000000;
  #define PB06_AF03 GPIOB_AFRL &= 0xF0FFFFFF; GPIOB_AFRL |= 0x03000000;
  #define PB06_AF04 GPIOB_AFRL &= 0xF0FFFFFF; GPIOB_AFRL |= 0x04000000;
  #define PB06_AF05 GPIOB_AFRL &= 0xF0FFFFFF; GPIOB_AFRL |= 0x05000000;
  #define PB06_AF06 GPIOB_AFRL &= 0xF0FFFFFF; GPIOB_AFRL |= 0x06000000;
  #define PB06_AF07 GPIOB_AFRL &= 0xF0FFFFFF; GPIOB_AFRL |= 0x07000000;
  #define PB06_AF08 GPIOB_AFRL &= 0xF0FFFFFF; GPIOB_AFRL |= 0x08000000;
  #define PB06_AF09 GPIOB_AFRL &= 0xF0FFFFFF; GPIOB_AFRL |= 0x09000000;
  #define PB06_AF10 GPIOB_AFRL &= 0xF0FFFFFF; GPIOB_AFRL |= 0x0A000000;
  #define PB06_AF11 GPIOB_AFRL &= 0xF0FFFFFF; GPIOB_AFRL |= 0x0B000000;
  #define PB06_AF12 GPIOB_AFRL &= 0xF0FFFFFF; GPIOB_AFRL |= 0x0C000000;
  #define PB06_AF13 GPIOB_AFRL &= 0xF0FFFFFF; GPIOB_AFRL |= 0x0D000000;
  #define PB06_AF14 GPIOB_AFRL &= 0xF0FFFFFF; GPIOB_AFRL |= 0x0E000000;
  #define PB06_AF15 GPIOB_AFRL &= 0xF0FFFFFF; GPIOB_AFRL |= 0x0F000000;


  //--- PB07 alternate functions
  #define PB07_AF00 GPIOB_AFRL &= 0x0FFFFFFF; GPIOB_AFRL |= 0x00000000;
  #define PB07_AF01 GPIOB_AFRL &= 0x0FFFFFFF; GPIOB_AFRL |= 0x10000000;
  #define PB07_AF02 GPIOB_AFRL &= 0x0FFFFFFF; GPIOB_AFRL |= 0x20000000;
  #define PB07_AF03 GPIOB_AFRL &= 0x0FFFFFFF; GPIOB_AFRL |= 0x30000000;
  #define PB07_AF04 GPIOB_AFRL &= 0x0FFFFFFF; GPIOB_AFRL |= 0x40000000;
  #define PB07_AF05 GPIOB_AFRL &= 0x0FFFFFFF; GPIOB_AFRL |= 0x50000000;
  #define PB07_AF06 GPIOB_AFRL &= 0x0FFFFFFF; GPIOB_AFRL |= 0x60000000;
  #define PB07_AF07 GPIOB_AFRL &= 0x0FFFFFFF; GPIOB_AFRL |= 0x70000000;
  #define PB07_AF08 GPIOB_AFRL &= 0x0FFFFFFF; GPIOB_AFRL |= 0x80000000;
  #define PB07_AF09 GPIOB_AFRL &= 0x0FFFFFFF; GPIOB_AFRL |= 0x90000000;
  #define PB07_AF10 GPIOB_AFRL &= 0x0FFFFFFF; GPIOB_AFRL |= 0xA0000000;
  #define PB07_AF11 GPIOB_AFRL &= 0x0FFFFFFF; GPIOB_AFRL |= 0xB0000000;
  #define PB07_AF12 GPIOB_AFRL &= 0x0FFFFFFF; GPIOB_AFRL |= 0xC0000000;
  #define PB07_AF13 GPIOB_AFRL &= 0x0FFFFFFF; GPIOB_AFRL |= 0xD0000000;
  #define PB07_AF14 GPIOB_AFRL &= 0x0FFFFFFF; GPIOB_AFRL |= 0xE0000000;
  #define PB07_AF15 GPIOB_AFRL &= 0x0FFFFFFF; GPIOB_AFRL |= 0xF0000000;


  //--- PB08 alternate functions
  #define PB08_AF00 GPIOB_AFRH &= 0xFFFFFFF0; GPIOB_AFRH |= 0x00000000;
  #define PB08_AF01 GPIOB_AFRH &= 0xFFFFFFF0; GPIOB_AFRH |= 0x00000001;
  #define PB08_AF02 GPIOB_AFRH &= 0xFFFFFFF0; GPIOB_AFRH |= 0x00000002;
  #define PB08_AF03 GPIOB_AFRH &= 0xFFFFFFF0; GPIOB_AFRH |= 0x00000003;
  #define PB08_AF04 GPIOB_AFRH &= 0xFFFFFFF0; GPIOB_AFRH |= 0x00000004;
  #define PB08_AF05 GPIOB_AFRH &= 0xFFFFFFF0; GPIOB_AFRH |= 0x00000005;
  #define PB08_AF06 GPIOB_AFRH &= 0xFFFFFFF0; GPIOB_AFRH |= 0x00000006;
  #define PB08_AF07 GPIOB_AFRH &= 0xFFFFFFF0; GPIOB_AFRH |= 0x00000007;
  #define PB08_AF08 GPIOB_AFRH &= 0xFFFFFFF0; GPIOB_AFRH |= 0x00000008;
  #define PB08_AF09 GPIOB_AFRH &= 0xFFFFFFF0; GPIOB_AFRH |= 0x00000009;
  #define PB08_AF10 GPIOB_AFRH &= 0xFFFFFFF0; GPIOB_AFRH |= 0x0000000A;
  #define PB08_AF11 GPIOB_AFRH &= 0xFFFFFFF0; GPIOB_AFRH |= 0x0000000B;
  #define PB08_AF12 GPIOB_AFRH &= 0xFFFFFFF0; GPIOB_AFRH |= 0x0000000C;
  #define PB08_AF13 GPIOB_AFRH &= 0xFFFFFFF0; GPIOB_AFRH |= 0x0000000D;
  #define PB08_AF14 GPIOB_AFRH &= 0xFFFFFFF0; GPIOB_AFRH |= 0x0000000E;
  #define PB08_AF15 GPIOB_AFRH &= 0xFFFFFFF0; GPIOB_AFRH |= 0x0000000F;


  //--- PB09 alternate functions
  #define PB09_AF00 GPIOB_AFRH &= 0xFFFFFF0F; GPIOB_AFRH |= 0x00000000;
  #define PB09_AF01 GPIOB_AFRH &= 0xFFFFFF0F; GPIOB_AFRH |= 0x00000010;
  #define PB09_AF02 GPIOB_AFRH &= 0xFFFFFF0F; GPIOB_AFRH |= 0x00000020;
  #define PB09_AF03 GPIOB_AFRH &= 0xFFFFFF0F; GPIOB_AFRH |= 0x00000030;
  #define PB09_AF04 GPIOB_AFRH &= 0xFFFFFF0F; GPIOB_AFRH |= 0x00000040;
  #define PB09_AF05 GPIOB_AFRH &= 0xFFFFFF0F; GPIOB_AFRH |= 0x00000050;
  #define PB09_AF06 GPIOB_AFRH &= 0xFFFFFF0F; GPIOB_AFRH |= 0x00000060;
  #define PB09_AF07 GPIOB_AFRH &= 0xFFFFFF0F; GPIOB_AFRH |= 0x00000070;
  #define PB09_AF08 GPIOB_AFRH &= 0xFFFFFF0F; GPIOB_AFRH |= 0x00000080;
  #define PB09_AF09 GPIOB_AFRH &= 0xFFFFFF0F; GPIOB_AFRH |= 0x00000090;
  #define PB09_AF10 GPIOB_AFRH &= 0xFFFFFF0F; GPIOB_AFRH |= 0x000000A0;
  #define PB09_AF11 GPIOB_AFRH &= 0xFFFFFF0F; GPIOB_AFRH |= 0x000000B0;
  #define PB09_AF12 GPIOB_AFRH &= 0xFFFFFF0F; GPIOB_AFRH |= 0x000000C0;
  #define PB09_AF13 GPIOB_AFRH &= 0xFFFFFF0F; GPIOB_AFRH |= 0x000000D0;
  #define PB09_AF14 GPIOB_AFRH &= 0xFFFFFF0F; GPIOB_AFRH |= 0x000000E0;
  #define PB09_AF15 GPIOB_AFRH &= 0xFFFFFF0F; GPIOB_AFRH |= 0x000000F0;


  //--- PB10 alternate functions
  #define PB10_AF00 GPIOB_AFRH &= 0xFFFFF0FF; GPIOB_AFRH |= 0x00000000;
  #define PB10_AF01 GPIOB_AFRH &= 0xFFFFF0FF; GPIOB_AFRH |= 0x00000100;
  #define PB10_AF02 GPIOB_AFRH &= 0xFFFFF0FF; GPIOB_AFRH |= 0x00000200;
  #define PB10_AF03 GPIOB_AFRH &= 0xFFFFF0FF; GPIOB_AFRH |= 0x00000300;
  #define PB10_AF04 GPIOB_AFRH &= 0xFFFFF0FF; GPIOB_AFRH |= 0x00000400;
  #define PB10_AF05 GPIOB_AFRH &= 0xFFFFF0FF; GPIOB_AFRH |= 0x00000500;
  #define PB10_AF06 GPIOB_AFRH &= 0xFFFFF0FF; GPIOB_AFRH |= 0x00000600;
  #define PB10_AF07 GPIOB_AFRH &= 0xFFFFF0FF; GPIOB_AFRH |= 0x00000700;
  #define PB10_AF08 GPIOB_AFRH &= 0xFFFFF0FF; GPIOB_AFRH |= 0x00000800;
  #define PB10_AF09 GPIOB_AFRH &= 0xFFFFF0FF; GPIOB_AFRH |= 0x00000900;
  #define PB10_AF10 GPIOB_AFRH &= 0xFFFFF0FF; GPIOB_AFRH |= 0x00000A00;
  #define PB10_AF11 GPIOB_AFRH &= 0xFFFFF0FF; GPIOB_AFRH |= 0x00000B00;
  #define PB10_AF12 GPIOB_AFRH &= 0xFFFFF0FF; GPIOB_AFRH |= 0x00000C00;
  #define PB10_AF13 GPIOB_AFRH &= 0xFFFFF0FF; GPIOB_AFRH |= 0x00000D00;
  #define PB10_AF14 GPIOB_AFRH &= 0xFFFFF0FF; GPIOB_AFRH |= 0x00000E00;
  #define PB10_AF15 GPIOB_AFRH &= 0xFFFFF0FF; GPIOB_AFRH |= 0x00000F00;


  //--- PB11 alternate functions
  #define PB11_AF00 GPIOB_AFRH &= 0xFFFF0FFF; GPIOB_AFRH |= 0x00000000;
  #define PB11_AF01 GPIOB_AFRH &= 0xFFFF0FFF; GPIOB_AFRH |= 0x00001000;
  #define PB11_AF02 GPIOB_AFRH &= 0xFFFF0FFF; GPIOB_AFRH |= 0x00002000;
  #define PB11_AF03 GPIOB_AFRH &= 0xFFFF0FFF; GPIOB_AFRH |= 0x00003000;
  #define PB11_AF04 GPIOB_AFRH &= 0xFFFF0FFF; GPIOB_AFRH |= 0x00004000;
  #define PB11_AF05 GPIOB_AFRH &= 0xFFFF0FFF; GPIOB_AFRH |= 0x00005000;
  #define PB11_AF06 GPIOB_AFRH &= 0xFFFF0FFF; GPIOB_AFRH |= 0x00006000;
  #define PB11_AF07 GPIOB_AFRH &= 0xFFFF0FFF; GPIOB_AFRH |= 0x00007000;
  #define PB11_AF08 GPIOB_AFRH &= 0xFFFF0FFF; GPIOB_AFRH |= 0x00008000;
  #define PB11_AF09 GPIOB_AFRH &= 0xFFFF0FFF; GPIOB_AFRH |= 0x00009000;
  #define PB11_AF10 GPIOB_AFRH &= 0xFFFF0FFF; GPIOB_AFRH |= 0x0000A000;
  #define PB11_AF11 GPIOB_AFRH &= 0xFFFF0FFF; GPIOB_AFRH |= 0x0000B000;
  #define PB11_AF12 GPIOB_AFRH &= 0xFFFF0FFF; GPIOB_AFRH |= 0x0000C000;
  #define PB11_AF13 GPIOB_AFRH &= 0xFFFF0FFF; GPIOB_AFRH |= 0x0000D000;
  #define PB11_AF14 GPIOB_AFRH &= 0xFFFF0FFF; GPIOB_AFRH |= 0x0000E000;
  #define PB11_AF15 GPIOB_AFRH &= 0xFFFF0FFF; GPIOB_AFRH |= 0x0000F000;


  //--- PB12 alternate functions
  #define PB12_AF00 GPIOB_AFRH &= 0xFFF0FFFF; GPIOB_AFRH |= 0x00000000;
  #define PB12_AF01 GPIOB_AFRH &= 0xFFF0FFFF; GPIOB_AFRH |= 0x00010000;
  #define PB12_AF02 GPIOB_AFRH &= 0xFFF0FFFF; GPIOB_AFRH |= 0x00020000;
  #define PB12_AF03 GPIOB_AFRH &= 0xFFF0FFFF; GPIOB_AFRH |= 0x00030000;
  #define PB12_AF04 GPIOB_AFRH &= 0xFFF0FFFF; GPIOB_AFRH |= 0x00040000;
  #define PB12_AF05 GPIOB_AFRH &= 0xFFF0FFFF; GPIOB_AFRH |= 0x00050000;
  #define PB12_AF06 GPIOB_AFRH &= 0xFFF0FFFF; GPIOB_AFRH |= 0x00060000;
  #define PB12_AF07 GPIOB_AFRH &= 0xFFF0FFFF; GPIOB_AFRH |= 0x00070000;
  #define PB12_AF08 GPIOB_AFRH &= 0xFFF0FFFF; GPIOB_AFRH |= 0x00080000;
  #define PB12_AF09 GPIOB_AFRH &= 0xFFF0FFFF; GPIOB_AFRH |= 0x00090000;
  #define PB12_AF10 GPIOB_AFRH &= 0xFFF0FFFF; GPIOB_AFRH |= 0x000A0000;
  #define PB12_AF11 GPIOB_AFRH &= 0xFFF0FFFF; GPIOB_AFRH |= 0x000B0000;
  #define PB12_AF12 GPIOB_AFRH &= 0xFFF0FFFF; GPIOB_AFRH |= 0x000C0000;
  #define PB12_AF13 GPIOB_AFRH &= 0xFFF0FFFF; GPIOB_AFRH |= 0x000D0000;
  #define PB12_AF14 GPIOB_AFRH &= 0xFFF0FFFF; GPIOB_AFRH |= 0x000E0000;
  #define PB12_AF15 GPIOB_AFRH &= 0xFFF0FFFF; GPIOB_AFRH |= 0x000F0000;


  //--- PB13 alternate functions
  #define PB13_AF00 GPIOB_AFRH &= 0xFF0FFFFF; GPIOB_AFRH |= 0x00000000;
  #define PB13_AF01 GPIOB_AFRH &= 0xFF0FFFFF; GPIOB_AFRH |= 0x00100000;
  #define PB13_AF02 GPIOB_AFRH &= 0xFF0FFFFF; GPIOB_AFRH |= 0x00200000;
  #define PB13_AF03 GPIOB_AFRH &= 0xFF0FFFFF; GPIOB_AFRH |= 0x00300000;
  #define PB13_AF04 GPIOB_AFRH &= 0xFF0FFFFF; GPIOB_AFRH |= 0x00400000;
  #define PB13_AF05 GPIOB_AFRH &= 0xFF0FFFFF; GPIOB_AFRH |= 0x00500000;
  #define PB13_AF06 GPIOB_AFRH &= 0xFF0FFFFF; GPIOB_AFRH |= 0x00600000;
  #define PB13_AF07 GPIOB_AFRH &= 0xFF0FFFFF; GPIOB_AFRH |= 0x00700000;
  #define PB13_AF08 GPIOB_AFRH &= 0xFF0FFFFF; GPIOB_AFRH |= 0x00800000;
  #define PB13_AF09 GPIOB_AFRH &= 0xFF0FFFFF; GPIOB_AFRH |= 0x00900000;
  #define PB13_AF10 GPIOB_AFRH &= 0xFF0FFFFF; GPIOB_AFRH |= 0x00A00000;
  #define PB13_AF11 GPIOB_AFRH &= 0xFF0FFFFF; GPIOB_AFRH |= 0x00B00000;
  #define PB13_AF12 GPIOB_AFRH &= 0xFF0FFFFF; GPIOB_AFRH |= 0x00C00000;
  #define PB13_AF13 GPIOB_AFRH &= 0xFF0FFFFF; GPIOB_AFRH |= 0x00D00000;
  #define PB13_AF14 GPIOB_AFRH &= 0xFF0FFFFF; GPIOB_AFRH |= 0x00E00000;
  #define PB13_AF15 GPIOB_AFRH &= 0xFF0FFFFF; GPIOB_AFRH |= 0x00F00000;


  //--- PB14 alternate functions
  #define PB14_AF00 GPIOB_AFRH &= 0xF0FFFFFF; GPIOB_AFRH |= 0x00000000;
  #define PB14_AF01 GPIOB_AFRH &= 0xF0FFFFFF; GPIOB_AFRH |= 0x01000000;
  #define PB14_AF02 GPIOB_AFRH &= 0xF0FFFFFF; GPIOB_AFRH |= 0x02000000;
  #define PB14_AF03 GPIOB_AFRH &= 0xF0FFFFFF; GPIOB_AFRH |= 0x03000000;
  #define PB14_AF04 GPIOB_AFRH &= 0xF0FFFFFF; GPIOB_AFRH |= 0x04000000;
  #define PB14_AF05 GPIOB_AFRH &= 0xF0FFFFFF; GPIOB_AFRH |= 0x05000000;
  #define PB14_AF06 GPIOB_AFRH &= 0xF0FFFFFF; GPIOB_AFRH |= 0x06000000;
  #define PB14_AF07 GPIOB_AFRH &= 0xF0FFFFFF; GPIOB_AFRH |= 0x07000000;
  #define PB14_AF08 GPIOB_AFRH &= 0xF0FFFFFF; GPIOB_AFRH |= 0x08000000;
  #define PB14_AF09 GPIOB_AFRH &= 0xF0FFFFFF; GPIOB_AFRH |= 0x09000000;
  #define PB14_AF10 GPIOB_AFRH &= 0xF0FFFFFF; GPIOB_AFRH |= 0x0A000000;
  #define PB14_AF11 GPIOB_AFRH &= 0xF0FFFFFF; GPIOB_AFRH |= 0x0B000000;
  #define PB14_AF12 GPIOB_AFRH &= 0xF0FFFFFF; GPIOB_AFRH |= 0x0C000000;
  #define PB14_AF13 GPIOB_AFRH &= 0xF0FFFFFF; GPIOB_AFRH |= 0x0D000000;
  #define PB14_AF14 GPIOB_AFRH &= 0xF0FFFFFF; GPIOB_AFRH |= 0x0E000000;
  #define PB14_AF15 GPIOB_AFRH &= 0xF0FFFFFF; GPIOB_AFRH |= 0x0F000000;


  //--- PB15 alternate functions
  #define PB15_AF00 GPIOB_AFRH &= 0x0FFFFFFF; GPIOB_AFRH |= 0x00000000;
  #define PB15_AF01 GPIOB_AFRH &= 0x0FFFFFFF; GPIOB_AFRH |= 0x10000000;
  #define PB15_AF02 GPIOB_AFRH &= 0x0FFFFFFF; GPIOB_AFRH |= 0x20000000;
  #define PB15_AF03 GPIOB_AFRH &= 0x0FFFFFFF; GPIOB_AFRH |= 0x30000000;
  #define PB15_AF04 GPIOB_AFRH &= 0x0FFFFFFF; GPIOB_AFRH |= 0x40000000;
  #define PB15_AF05 GPIOB_AFRH &= 0x0FFFFFFF; GPIOB_AFRH |= 0x50000000;
  #define PB15_AF06 GPIOB_AFRH &= 0x0FFFFFFF; GPIOB_AFRH |= 0x60000000;
  #define PB15_AF07 GPIOB_AFRH &= 0x0FFFFFFF; GPIOB_AFRH |= 0x70000000;
  #define PB15_AF08 GPIOB_AFRH &= 0x0FFFFFFF; GPIOB_AFRH |= 0x80000000;
  #define PB15_AF09 GPIOB_AFRH &= 0x0FFFFFFF; GPIOB_AFRH |= 0x90000000;
  #define PB15_AF10 GPIOB_AFRH &= 0x0FFFFFFF; GPIOB_AFRH |= 0xA0000000;
  #define PB15_AF11 GPIOB_AFRH &= 0x0FFFFFFF; GPIOB_AFRH |= 0xB0000000;
  #define PB15_AF12 GPIOB_AFRH &= 0x0FFFFFFF; GPIOB_AFRH |= 0xC0000000;
  #define PB15_AF13 GPIOB_AFRH &= 0x0FFFFFFF; GPIOB_AFRH |= 0xD0000000;
  #define PB15_AF14 GPIOB_AFRH &= 0x0FFFFFFF; GPIOB_AFRH |= 0xE0000000;
  #define PB15_AF15 GPIOB_AFRH &= 0x0FFFFFFF; GPIOB_AFRH |= 0xF0000000;


  //-----------------------------------
  //     GPIOC alternate functions
  //-----------------------------------

  //--- PC00 alternate functions
  #define PC00_AF00 GPIOC_AFRL &= 0xFFFFFFF0; GPIOC_AFRL |= 0x00000000;
  #define PC00_AF01 GPIOC_AFRL &= 0xFFFFFFF0; GPIOC_AFRL |= 0x00000001;
  #define PC00_AF02 GPIOC_AFRL &= 0xFFFFFFF0; GPIOC_AFRL |= 0x00000002;
  #define PC00_AF03 GPIOC_AFRL &= 0xFFFFFFF0; GPIOC_AFRL |= 0x00000003;
  #define PC00_AF04 GPIOC_AFRL &= 0xFFFFFFF0; GPIOC_AFRL |= 0x00000004;
  #define PC00_AF05 GPIOC_AFRL &= 0xFFFFFFF0; GPIOC_AFRL |= 0x00000005;
  #define PC00_AF06 GPIOC_AFRL &= 0xFFFFFFF0; GPIOC_AFRL |= 0x00000006;
  #define PC00_AF07 GPIOC_AFRL &= 0xFFFFFFF0; GPIOC_AFRL |= 0x00000007;
  #define PC00_AF08 GPIOC_AFRL &= 0xFFFFFFF0; GPIOC_AFRL |= 0x00000008;
  #define PC00_AF09 GPIOC_AFRL &= 0xFFFFFFF0; GPIOC_AFRL |= 0x00000009;
  #define PC00_AF10 GPIOC_AFRL &= 0xFFFFFFF0; GPIOC_AFRL |= 0x0000000A;
  #define PC00_AF11 GPIOC_AFRL &= 0xFFFFFFF0; GPIOC_AFRL |= 0x0000000B;
  #define PC00_AF12 GPIOC_AFRL &= 0xFFFFFFF0; GPIOC_AFRL |= 0x0000000C;
  #define PC00_AF13 GPIOC_AFRL &= 0xFFFFFFF0; GPIOC_AFRL |= 0x0000000D;
  #define PC00_AF14 GPIOC_AFRL &= 0xFFFFFFF0; GPIOC_AFRL |= 0x0000000E;
  #define PC00_AF15 GPIOC_AFRL &= 0xFFFFFFF0; GPIOC_AFRL |= 0x0000000F;


  //--- PC01 alternate functions
  #define PC01_AF00 GPIOC_AFRL &= 0xFFFFFF0F; GPIOC_AFRL |= 0x00000000;
  #define PC01_AF01 GPIOC_AFRL &= 0xFFFFFF0F; GPIOC_AFRL |= 0x00000010;
  #define PC01_AF02 GPIOC_AFRL &= 0xFFFFFF0F; GPIOC_AFRL |= 0x00000020;
  #define PC01_AF03 GPIOC_AFRL &= 0xFFFFFF0F; GPIOC_AFRL |= 0x00000030;
  #define PC01_AF04 GPIOC_AFRL &= 0xFFFFFF0F; GPIOC_AFRL |= 0x00000040;
  #define PC01_AF05 GPIOC_AFRL &= 0xFFFFFF0F; GPIOC_AFRL |= 0x00000050;
  #define PC01_AF06 GPIOC_AFRL &= 0xFFFFFF0F; GPIOC_AFRL |= 0x00000060;
  #define PC01_AF07 GPIOC_AFRL &= 0xFFFFFF0F; GPIOC_AFRL |= 0x00000070;
  #define PC01_AF08 GPIOC_AFRL &= 0xFFFFFF0F; GPIOC_AFRL |= 0x00000080;
  #define PC01_AF09 GPIOC_AFRL &= 0xFFFFFF0F; GPIOC_AFRL |= 0x00000090;
  #define PC01_AF10 GPIOC_AFRL &= 0xFFFFFF0F; GPIOC_AFRL |= 0x000000A0;
  #define PC01_AF11 GPIOC_AFRL &= 0xFFFFFF0F; GPIOC_AFRL |= 0x000000B0;
  #define PC01_AF12 GPIOC_AFRL &= 0xFFFFFF0F; GPIOC_AFRL |= 0x000000C0;
  #define PC01_AF13 GPIOC_AFRL &= 0xFFFFFF0F; GPIOC_AFRL |= 0x000000D0;
  #define PC01_AF14 GPIOC_AFRL &= 0xFFFFFF0F; GPIOC_AFRL |= 0x000000E0;
  #define PC01_AF15 GPIOC_AFRL &= 0xFFFFFF0F; GPIOC_AFRL |= 0x000000F0;


  //--- PC02 alternate functions
  #define PC02_AF00 GPIOC_AFRL &= 0xFFFFF0FF; GPIOC_AFRL |= 0x00000000;
  #define PC02_AF01 GPIOC_AFRL &= 0xFFFFF0FF; GPIOC_AFRL |= 0x00000100;
  #define PC02_AF02 GPIOC_AFRL &= 0xFFFFF0FF; GPIOC_AFRL |= 0x00000200;
  #define PC02_AF03 GPIOC_AFRL &= 0xFFFFF0FF; GPIOC_AFRL |= 0x00000300;
  #define PC02_AF04 GPIOC_AFRL &= 0xFFFFF0FF; GPIOC_AFRL |= 0x00000400;
  #define PC02_AF05 GPIOC_AFRL &= 0xFFFFF0FF; GPIOC_AFRL |= 0x00000500;
  #define PC02_AF06 GPIOC_AFRL &= 0xFFFFF0FF; GPIOC_AFRL |= 0x00000600;
  #define PC02_AF07 GPIOC_AFRL &= 0xFFFFF0FF; GPIOC_AFRL |= 0x00000700;
  #define PC02_AF08 GPIOC_AFRL &= 0xFFFFF0FF; GPIOC_AFRL |= 0x00000800;
  #define PC02_AF09 GPIOC_AFRL &= 0xFFFFF0FF; GPIOC_AFRL |= 0x00000900;
  #define PC02_AF10 GPIOC_AFRL &= 0xFFFFF0FF; GPIOC_AFRL |= 0x00000A00;
  #define PC02_AF11 GPIOC_AFRL &= 0xFFFFF0FF; GPIOC_AFRL |= 0x00000B00;
  #define PC02_AF12 GPIOC_AFRL &= 0xFFFFF0FF; GPIOC_AFRL |= 0x00000C00;
  #define PC02_AF13 GPIOC_AFRL &= 0xFFFFF0FF; GPIOC_AFRL |= 0x00000D00;
  #define PC02_AF14 GPIOC_AFRL &= 0xFFFFF0FF; GPIOC_AFRL |= 0x00000E00;
  #define PC02_AF15 GPIOC_AFRL &= 0xFFFFF0FF; GPIOC_AFRL |= 0x00000F00;


  //--- PC03 alternate functions
  #define PC03_AF00 GPIOC_AFRL &= 0xFFFF0FFF; GPIOC_AFRL |= 0x00000000;
  #define PC03_AF01 GPIOC_AFRL &= 0xFFFF0FFF; GPIOC_AFRL |= 0x00001000;
  #define PC03_AF02 GPIOC_AFRL &= 0xFFFF0FFF; GPIOC_AFRL |= 0x00002000;
  #define PC03_AF03 GPIOC_AFRL &= 0xFFFF0FFF; GPIOC_AFRL |= 0x00003000;
  #define PC03_AF04 GPIOC_AFRL &= 0xFFFF0FFF; GPIOC_AFRL |= 0x00004000;
  #define PC03_AF05 GPIOC_AFRL &= 0xFFFF0FFF; GPIOC_AFRL |= 0x00005000;
  #define PC03_AF06 GPIOC_AFRL &= 0xFFFF0FFF; GPIOC_AFRL |= 0x00006000;
  #define PC03_AF07 GPIOC_AFRL &= 0xFFFF0FFF; GPIOC_AFRL |= 0x00007000;
  #define PC03_AF08 GPIOC_AFRL &= 0xFFFF0FFF; GPIOC_AFRL |= 0x00008000;
  #define PC03_AF09 GPIOC_AFRL &= 0xFFFF0FFF; GPIOC_AFRL |= 0x00009000;
  #define PC03_AF10 GPIOC_AFRL &= 0xFFFF0FFF; GPIOC_AFRL |= 0x0000A000;
  #define PC03_AF11 GPIOC_AFRL &= 0xFFFF0FFF; GPIOC_AFRL |= 0x0000B000;
  #define PC03_AF12 GPIOC_AFRL &= 0xFFFF0FFF; GPIOC_AFRL |= 0x0000C000;
  #define PC03_AF13 GPIOC_AFRL &= 0xFFFF0FFF; GPIOC_AFRL |= 0x0000D000;
  #define PC03_AF14 GPIOC_AFRL &= 0xFFFF0FFF; GPIOC_AFRL |= 0x0000E000;
  #define PC03_AF15 GPIOC_AFRL &= 0xFFFF0FFF; GPIOC_AFRL |= 0x0000F000;


  //--- PC04 alternate functions
  #define PC04_AF00 GPIOC_AFRL &= 0xFFF0FFFF; GPIOC_AFRL |= 0x00000000;
  #define PC04_AF01 GPIOC_AFRL &= 0xFFF0FFFF; GPIOC_AFRL |= 0x00010000;
  #define PC04_AF02 GPIOC_AFRL &= 0xFFF0FFFF; GPIOC_AFRL |= 0x00020000;
  #define PC04_AF03 GPIOC_AFRL &= 0xFFF0FFFF; GPIOC_AFRL |= 0x00030000;
  #define PC04_AF04 GPIOC_AFRL &= 0xFFF0FFFF; GPIOC_AFRL |= 0x00040000;
  #define PC04_AF05 GPIOC_AFRL &= 0xFFF0FFFF; GPIOC_AFRL |= 0x00050000;
  #define PC04_AF06 GPIOC_AFRL &= 0xFFF0FFFF; GPIOC_AFRL |= 0x00060000;
  #define PC04_AF07 GPIOC_AFRL &= 0xFFF0FFFF; GPIOC_AFRL |= 0x00070000;
  #define PC04_AF08 GPIOC_AFRL &= 0xFFF0FFFF; GPIOC_AFRL |= 0x00080000;
  #define PC04_AF09 GPIOC_AFRL &= 0xFFF0FFFF; GPIOC_AFRL |= 0x00090000;
  #define PC04_AF10 GPIOC_AFRL &= 0xFFF0FFFF; GPIOC_AFRL |= 0x000A0000;
  #define PC04_AF11 GPIOC_AFRL &= 0xFFF0FFFF; GPIOC_AFRL |= 0x000B0000;
  #define PC04_AF12 GPIOC_AFRL &= 0xFFF0FFFF; GPIOC_AFRL |= 0x000C0000;
  #define PC04_AF13 GPIOC_AFRL &= 0xFFF0FFFF; GPIOC_AFRL |= 0x000D0000;
  #define PC04_AF14 GPIOC_AFRL &= 0xFFF0FFFF; GPIOC_AFRL |= 0x000E0000;
  #define PC04_AF15 GPIOC_AFRL &= 0xFFF0FFFF; GPIOC_AFRL |= 0x000F0000;


  //--- PC05 alternate functions
  #define PC05_AF00 GPIOC_AFRL &= 0xFF0FFFFF; GPIOC_AFRL |= 0x00000000;
  #define PC05_AF01 GPIOC_AFRL &= 0xFF0FFFFF; GPIOC_AFRL |= 0x00100000;
  #define PC05_AF02 GPIOC_AFRL &= 0xFF0FFFFF; GPIOC_AFRL |= 0x00200000;
  #define PC05_AF03 GPIOC_AFRL &= 0xFF0FFFFF; GPIOC_AFRL |= 0x00300000;
  #define PC05_AF04 GPIOC_AFRL &= 0xFF0FFFFF; GPIOC_AFRL |= 0x00400000;
  #define PC05_AF05 GPIOC_AFRL &= 0xFF0FFFFF; GPIOC_AFRL |= 0x00500000;
  #define PC05_AF06 GPIOC_AFRL &= 0xFF0FFFFF; GPIOC_AFRL |= 0x00600000;
  #define PC05_AF07 GPIOC_AFRL &= 0xFF0FFFFF; GPIOC_AFRL |= 0x00700000;
  #define PC05_AF08 GPIOC_AFRL &= 0xFF0FFFFF; GPIOC_AFRL |= 0x00800000;
  #define PC05_AF09 GPIOC_AFRL &= 0xFF0FFFFF; GPIOC_AFRL |= 0x00900000;
  #define PC05_AF10 GPIOC_AFRL &= 0xFF0FFFFF; GPIOC_AFRL |= 0x00A00000;
  #define PC05_AF11 GPIOC_AFRL &= 0xFF0FFFFF; GPIOC_AFRL |= 0x00B00000;
  #define PC05_AF12 GPIOC_AFRL &= 0xFF0FFFFF; GPIOC_AFRL |= 0x00C00000;
  #define PC05_AF13 GPIOC_AFRL &= 0xFF0FFFFF; GPIOC_AFRL |= 0x00D00000;
  #define PC05_AF14 GPIOC_AFRL &= 0xFF0FFFFF; GPIOC_AFRL |= 0x00E00000;
  #define PC05_AF15 GPIOC_AFRL &= 0xFF0FFFFF; GPIOC_AFRL |= 0x00F00000;


  //--- PC06 alternate functions
  #define PC06_AF00 GPIOC_AFRL &= 0xF0FFFFFF; GPIOC_AFRL |= 0x00000000;
  #define PC06_AF01 GPIOC_AFRL &= 0xF0FFFFFF; GPIOC_AFRL |= 0x01000000;
  #define PC06_AF02 GPIOC_AFRL &= 0xF0FFFFFF; GPIOC_AFRL |= 0x02000000;
  #define PC06_AF03 GPIOC_AFRL &= 0xF0FFFFFF; GPIOC_AFRL |= 0x03000000;
  #define PC06_AF04 GPIOC_AFRL &= 0xF0FFFFFF; GPIOC_AFRL |= 0x04000000;
  #define PC06_AF05 GPIOC_AFRL &= 0xF0FFFFFF; GPIOC_AFRL |= 0x05000000;
  #define PC06_AF06 GPIOC_AFRL &= 0xF0FFFFFF; GPIOC_AFRL |= 0x06000000;
  #define PC06_AF07 GPIOC_AFRL &= 0xF0FFFFFF; GPIOC_AFRL |= 0x07000000;
  #define PC06_AF08 GPIOC_AFRL &= 0xF0FFFFFF; GPIOC_AFRL |= 0x08000000;
  #define PC06_AF09 GPIOC_AFRL &= 0xF0FFFFFF; GPIOC_AFRL |= 0x09000000;
  #define PC06_AF10 GPIOC_AFRL &= 0xF0FFFFFF; GPIOC_AFRL |= 0x0A000000;
  #define PC06_AF11 GPIOC_AFRL &= 0xF0FFFFFF; GPIOC_AFRL |= 0x0B000000;
  #define PC06_AF12 GPIOC_AFRL &= 0xF0FFFFFF; GPIOC_AFRL |= 0x0C000000;
  #define PC06_AF13 GPIOC_AFRL &= 0xF0FFFFFF; GPIOC_AFRL |= 0x0D000000;
  #define PC06_AF14 GPIOC_AFRL &= 0xF0FFFFFF; GPIOC_AFRL |= 0x0E000000;
  #define PC06_AF15 GPIOC_AFRL &= 0xF0FFFFFF; GPIOC_AFRL |= 0x0F000000;


  //--- PC07 alternate functions
  #define PC07_AF00 GPIOC_AFRL &= 0x0FFFFFFF; GPIOC_AFRL |= 0x00000000;
  #define PC07_AF01 GPIOC_AFRL &= 0x0FFFFFFF; GPIOC_AFRL |= 0x10000000;
  #define PC07_AF02 GPIOC_AFRL &= 0x0FFFFFFF; GPIOC_AFRL |= 0x20000000;
  #define PC07_AF03 GPIOC_AFRL &= 0x0FFFFFFF; GPIOC_AFRL |= 0x30000000;
  #define PC07_AF04 GPIOC_AFRL &= 0x0FFFFFFF; GPIOC_AFRL |= 0x40000000;
  #define PC07_AF05 GPIOC_AFRL &= 0x0FFFFFFF; GPIOC_AFRL |= 0x50000000;
  #define PC07_AF06 GPIOC_AFRL &= 0x0FFFFFFF; GPIOC_AFRL |= 0x60000000;
  #define PC07_AF07 GPIOC_AFRL &= 0x0FFFFFFF; GPIOC_AFRL |= 0x70000000;
  #define PC07_AF08 GPIOC_AFRL &= 0x0FFFFFFF; GPIOC_AFRL |= 0x80000000;
  #define PC07_AF09 GPIOC_AFRL &= 0x0FFFFFFF; GPIOC_AFRL |= 0x90000000;
  #define PC07_AF10 GPIOC_AFRL &= 0x0FFFFFFF; GPIOC_AFRL |= 0xA0000000;
  #define PC07_AF11 GPIOC_AFRL &= 0x0FFFFFFF; GPIOC_AFRL |= 0xB0000000;
  #define PC07_AF12 GPIOC_AFRL &= 0x0FFFFFFF; GPIOC_AFRL |= 0xC0000000;
  #define PC07_AF13 GPIOC_AFRL &= 0x0FFFFFFF; GPIOC_AFRL |= 0xD0000000;
  #define PC07_AF14 GPIOC_AFRL &= 0x0FFFFFFF; GPIOC_AFRL |= 0xE0000000;
  #define PC07_AF15 GPIOC_AFRL &= 0x0FFFFFFF; GPIOC_AFRL |= 0xF0000000;


  //--- PC08 alternate functions
  #define PC08_AF00 GPIOC_AFRH &= 0xFFFFFFF0; GPIOC_AFRH |= 0x00000000;
  #define PC08_AF01 GPIOC_AFRH &= 0xFFFFFFF0; GPIOC_AFRH |= 0x00000001;
  #define PC08_AF02 GPIOC_AFRH &= 0xFFFFFFF0; GPIOC_AFRH |= 0x00000002;
  #define PC08_AF03 GPIOC_AFRH &= 0xFFFFFFF0; GPIOC_AFRH |= 0x00000003;
  #define PC08_AF04 GPIOC_AFRH &= 0xFFFFFFF0; GPIOC_AFRH |= 0x00000004;
  #define PC08_AF05 GPIOC_AFRH &= 0xFFFFFFF0; GPIOC_AFRH |= 0x00000005;
  #define PC08_AF06 GPIOC_AFRH &= 0xFFFFFFF0; GPIOC_AFRH |= 0x00000006;
  #define PC08_AF07 GPIOC_AFRH &= 0xFFFFFFF0; GPIOC_AFRH |= 0x00000007;
  #define PC08_AF08 GPIOC_AFRH &= 0xFFFFFFF0; GPIOC_AFRH |= 0x00000008;
  #define PC08_AF09 GPIOC_AFRH &= 0xFFFFFFF0; GPIOC_AFRH |= 0x00000009;
  #define PC08_AF10 GPIOC_AFRH &= 0xFFFFFFF0; GPIOC_AFRH |= 0x0000000A;
  #define PC08_AF11 GPIOC_AFRH &= 0xFFFFFFF0; GPIOC_AFRH |= 0x0000000B;
  #define PC08_AF12 GPIOC_AFRH &= 0xFFFFFFF0; GPIOC_AFRH |= 0x0000000C;
  #define PC08_AF13 GPIOC_AFRH &= 0xFFFFFFF0; GPIOC_AFRH |= 0x0000000D;
  #define PC08_AF14 GPIOC_AFRH &= 0xFFFFFFF0; GPIOC_AFRH |= 0x0000000E;
  #define PC08_AF15 GPIOC_AFRH &= 0xFFFFFFF0; GPIOC_AFRH |= 0x0000000F;


  //--- PC09 alternate functions
  #define PC09_AF00 GPIOC_AFRH &= 0xFFFFFF0F; GPIOC_AFRH |= 0x00000000;
  #define PC09_AF01 GPIOC_AFRH &= 0xFFFFFF0F; GPIOC_AFRH |= 0x00000010;
  #define PC09_AF02 GPIOC_AFRH &= 0xFFFFFF0F; GPIOC_AFRH |= 0x00000020;
  #define PC09_AF03 GPIOC_AFRH &= 0xFFFFFF0F; GPIOC_AFRH |= 0x00000030;
  #define PC09_AF04 GPIOC_AFRH &= 0xFFFFFF0F; GPIOC_AFRH |= 0x00000040;
  #define PC09_AF05 GPIOC_AFRH &= 0xFFFFFF0F; GPIOC_AFRH |= 0x00000050;
  #define PC09_AF06 GPIOC_AFRH &= 0xFFFFFF0F; GPIOC_AFRH |= 0x00000060;
  #define PC09_AF07 GPIOC_AFRH &= 0xFFFFFF0F; GPIOC_AFRH |= 0x00000070;
  #define PC09_AF08 GPIOC_AFRH &= 0xFFFFFF0F; GPIOC_AFRH |= 0x00000080;
  #define PC09_AF09 GPIOC_AFRH &= 0xFFFFFF0F; GPIOC_AFRH |= 0x00000090;
  #define PC09_AF10 GPIOC_AFRH &= 0xFFFFFF0F; GPIOC_AFRH |= 0x000000A0;
  #define PC09_AF11 GPIOC_AFRH &= 0xFFFFFF0F; GPIOC_AFRH |= 0x000000B0;
  #define PC09_AF12 GPIOC_AFRH &= 0xFFFFFF0F; GPIOC_AFRH |= 0x000000C0;
  #define PC09_AF13 GPIOC_AFRH &= 0xFFFFFF0F; GPIOC_AFRH |= 0x000000D0;
  #define PC09_AF14 GPIOC_AFRH &= 0xFFFFFF0F; GPIOC_AFRH |= 0x000000E0;
  #define PC09_AF15 GPIOC_AFRH &= 0xFFFFFF0F; GPIOC_AFRH |= 0x000000F0;


  //--- PC10 alternate functions
  #define PC10_AF00 GPIOC_AFRH &= 0xFFFFF0FF; GPIOC_AFRH |= 0x00000000;
  #define PC10_AF01 GPIOC_AFRH &= 0xFFFFF0FF; GPIOC_AFRH |= 0x00000100;
  #define PC10_AF02 GPIOC_AFRH &= 0xFFFFF0FF; GPIOC_AFRH |= 0x00000200;
  #define PC10_AF03 GPIOC_AFRH &= 0xFFFFF0FF; GPIOC_AFRH |= 0x00000300;
  #define PC10_AF04 GPIOC_AFRH &= 0xFFFFF0FF; GPIOC_AFRH |= 0x00000400;
  #define PC10_AF05 GPIOC_AFRH &= 0xFFFFF0FF; GPIOC_AFRH |= 0x00000500;
  #define PC10_AF06 GPIOC_AFRH &= 0xFFFFF0FF; GPIOC_AFRH |= 0x00000600;
  #define PC10_AF07 GPIOC_AFRH &= 0xFFFFF0FF; GPIOC_AFRH |= 0x00000700;
  #define PC10_AF08 GPIOC_AFRH &= 0xFFFFF0FF; GPIOC_AFRH |= 0x00000800;
  #define PC10_AF09 GPIOC_AFRH &= 0xFFFFF0FF; GPIOC_AFRH |= 0x00000900;
  #define PC10_AF10 GPIOC_AFRH &= 0xFFFFF0FF; GPIOC_AFRH |= 0x00000A00;
  #define PC10_AF11 GPIOC_AFRH &= 0xFFFFF0FF; GPIOC_AFRH |= 0x00000B00;
  #define PC10_AF12 GPIOC_AFRH &= 0xFFFFF0FF; GPIOC_AFRH |= 0x00000C00;
  #define PC10_AF13 GPIOC_AFRH &= 0xFFFFF0FF; GPIOC_AFRH |= 0x00000D00;
  #define PC10_AF14 GPIOC_AFRH &= 0xFFFFF0FF; GPIOC_AFRH |= 0x00000E00;
  #define PC10_AF15 GPIOC_AFRH &= 0xFFFFF0FF; GPIOC_AFRH |= 0x00000F00;


  //--- PC11 alternate functions
  #define PC11_AF00 GPIOC_AFRH &= 0xFFFF0FFF; GPIOC_AFRH |= 0x00000000;
  #define PC11_AF01 GPIOC_AFRH &= 0xFFFF0FFF; GPIOC_AFRH |= 0x00001000;
  #define PC11_AF02 GPIOC_AFRH &= 0xFFFF0FFF; GPIOC_AFRH |= 0x00002000;
  #define PC11_AF03 GPIOC_AFRH &= 0xFFFF0FFF; GPIOC_AFRH |= 0x00003000;
  #define PC11_AF04 GPIOC_AFRH &= 0xFFFF0FFF; GPIOC_AFRH |= 0x00004000;
  #define PC11_AF05 GPIOC_AFRH &= 0xFFFF0FFF; GPIOC_AFRH |= 0x00005000;
  #define PC11_AF06 GPIOC_AFRH &= 0xFFFF0FFF; GPIOC_AFRH |= 0x00006000;
  #define PC11_AF07 GPIOC_AFRH &= 0xFFFF0FFF; GPIOC_AFRH |= 0x00007000;
  #define PC11_AF08 GPIOC_AFRH &= 0xFFFF0FFF; GPIOC_AFRH |= 0x00008000;
  #define PC11_AF09 GPIOC_AFRH &= 0xFFFF0FFF; GPIOC_AFRH |= 0x00009000;
  #define PC11_AF10 GPIOC_AFRH &= 0xFFFF0FFF; GPIOC_AFRH |= 0x0000A000;
  #define PC11_AF11 GPIOC_AFRH &= 0xFFFF0FFF; GPIOC_AFRH |= 0x0000B000;
  #define PC11_AF12 GPIOC_AFRH &= 0xFFFF0FFF; GPIOC_AFRH |= 0x0000C000;
  #define PC11_AF13 GPIOC_AFRH &= 0xFFFF0FFF; GPIOC_AFRH |= 0x0000D000;
  #define PC11_AF14 GPIOC_AFRH &= 0xFFFF0FFF; GPIOC_AFRH |= 0x0000E000;
  #define PC11_AF15 GPIOC_AFRH &= 0xFFFF0FFF; GPIOC_AFRH |= 0x0000F000;


  //--- PC12 alternate functions
  #define PC12_AF00 GPIOC_AFRH &= 0xFFF0FFFF; GPIOC_AFRH |= 0x00000000;
  #define PC12_AF01 GPIOC_AFRH &= 0xFFF0FFFF; GPIOC_AFRH |= 0x00010000;
  #define PC12_AF02 GPIOC_AFRH &= 0xFFF0FFFF; GPIOC_AFRH |= 0x00020000;
  #define PC12_AF03 GPIOC_AFRH &= 0xFFF0FFFF; GPIOC_AFRH |= 0x00030000;
  #define PC12_AF04 GPIOC_AFRH &= 0xFFF0FFFF; GPIOC_AFRH |= 0x00040000;
  #define PC12_AF05 GPIOC_AFRH &= 0xFFF0FFFF; GPIOC_AFRH |= 0x00050000;
  #define PC12_AF06 GPIOC_AFRH &= 0xFFF0FFFF; GPIOC_AFRH |= 0x00060000;
  #define PC12_AF07 GPIOC_AFRH &= 0xFFF0FFFF; GPIOC_AFRH |= 0x00070000;
  #define PC12_AF08 GPIOC_AFRH &= 0xFFF0FFFF; GPIOC_AFRH |= 0x00080000;
  #define PC12_AF09 GPIOC_AFRH &= 0xFFF0FFFF; GPIOC_AFRH |= 0x00090000;
  #define PC12_AF10 GPIOC_AFRH &= 0xFFF0FFFF; GPIOC_AFRH |= 0x000A0000;
  #define PC12_AF11 GPIOC_AFRH &= 0xFFF0FFFF; GPIOC_AFRH |= 0x000B0000;
  #define PC12_AF12 GPIOC_AFRH &= 0xFFF0FFFF; GPIOC_AFRH |= 0x000C0000;
  #define PC12_AF13 GPIOC_AFRH &= 0xFFF0FFFF; GPIOC_AFRH |= 0x000D0000;
  #define PC12_AF14 GPIOC_AFRH &= 0xFFF0FFFF; GPIOC_AFRH |= 0x000E0000;
  #define PC12_AF15 GPIOC_AFRH &= 0xFFF0FFFF; GPIOC_AFRH |= 0x000F0000;


  //--- PC13 alternate functions
  #define PC13_AF00 GPIOC_AFRH &= 0xFF0FFFFF; GPIOC_AFRH |= 0x00000000;
  #define PC13_AF01 GPIOC_AFRH &= 0xFF0FFFFF; GPIOC_AFRH |= 0x00100000;
  #define PC13_AF02 GPIOC_AFRH &= 0xFF0FFFFF; GPIOC_AFRH |= 0x00200000;
  #define PC13_AF03 GPIOC_AFRH &= 0xFF0FFFFF; GPIOC_AFRH |= 0x00300000;
  #define PC13_AF04 GPIOC_AFRH &= 0xFF0FFFFF; GPIOC_AFRH |= 0x00400000;
  #define PC13_AF05 GPIOC_AFRH &= 0xFF0FFFFF; GPIOC_AFRH |= 0x00500000;
  #define PC13_AF06 GPIOC_AFRH &= 0xFF0FFFFF; GPIOC_AFRH |= 0x00600000;
  #define PC13_AF07 GPIOC_AFRH &= 0xFF0FFFFF; GPIOC_AFRH |= 0x00700000;
  #define PC13_AF08 GPIOC_AFRH &= 0xFF0FFFFF; GPIOC_AFRH |= 0x00800000;
  #define PC13_AF09 GPIOC_AFRH &= 0xFF0FFFFF; GPIOC_AFRH |= 0x00900000;
  #define PC13_AF10 GPIOC_AFRH &= 0xFF0FFFFF; GPIOC_AFRH |= 0x00A00000;
  #define PC13_AF11 GPIOC_AFRH &= 0xFF0FFFFF; GPIOC_AFRH |= 0x00B00000;
  #define PC13_AF12 GPIOC_AFRH &= 0xFF0FFFFF; GPIOC_AFRH |= 0x00C00000;
  #define PC13_AF13 GPIOC_AFRH &= 0xFF0FFFFF; GPIOC_AFRH |= 0x00D00000;
  #define PC13_AF14 GPIOC_AFRH &= 0xFF0FFFFF; GPIOC_AFRH |= 0x00E00000;
  #define PC13_AF15 GPIOC_AFRH &= 0xFF0FFFFF; GPIOC_AFRH |= 0x00F00000;


  //--- PC14 alternate functions
  #define PC14_AF00 GPIOC_AFRH &= 0xF0FFFFFF; GPIOC_AFRH |= 0x00000000;
  #define PC14_AF01 GPIOC_AFRH &= 0xF0FFFFFF; GPIOC_AFRH |= 0x01000000;
  #define PC14_AF02 GPIOC_AFRH &= 0xF0FFFFFF; GPIOC_AFRH |= 0x02000000;
  #define PC14_AF03 GPIOC_AFRH &= 0xF0FFFFFF; GPIOC_AFRH |= 0x03000000;
  #define PC14_AF04 GPIOC_AFRH &= 0xF0FFFFFF; GPIOC_AFRH |= 0x04000000;
  #define PC14_AF05 GPIOC_AFRH &= 0xF0FFFFFF; GPIOC_AFRH |= 0x05000000;
  #define PC14_AF06 GPIOC_AFRH &= 0xF0FFFFFF; GPIOC_AFRH |= 0x06000000;
  #define PC14_AF07 GPIOC_AFRH &= 0xF0FFFFFF; GPIOC_AFRH |= 0x07000000;
  #define PC14_AF08 GPIOC_AFRH &= 0xF0FFFFFF; GPIOC_AFRH |= 0x08000000;
  #define PC14_AF09 GPIOC_AFRH &= 0xF0FFFFFF; GPIOC_AFRH |= 0x09000000;
  #define PC14_AF10 GPIOC_AFRH &= 0xF0FFFFFF; GPIOC_AFRH |= 0x0A000000;
  #define PC14_AF11 GPIOC_AFRH &= 0xF0FFFFFF; GPIOC_AFRH |= 0x0B000000;
  #define PC14_AF12 GPIOC_AFRH &= 0xF0FFFFFF; GPIOC_AFRH |= 0x0C000000;
  #define PC14_AF13 GPIOC_AFRH &= 0xF0FFFFFF; GPIOC_AFRH |= 0x0D000000;
  #define PC14_AF14 GPIOC_AFRH &= 0xF0FFFFFF; GPIOC_AFRH |= 0x0E000000;
  #define PC14_AF15 GPIOC_AFRH &= 0xF0FFFFFF; GPIOC_AFRH |= 0x0F000000;


  //--- PC15 alternate functions
  #define PC15_AF00 GPIOC_AFRH &= 0x0FFFFFFF; GPIOC_AFRH |= 0x00000000;
  #define PC15_AF01 GPIOC_AFRH &= 0x0FFFFFFF; GPIOC_AFRH |= 0x10000000;
  #define PC15_AF02 GPIOC_AFRH &= 0x0FFFFFFF; GPIOC_AFRH |= 0x20000000;
  #define PC15_AF03 GPIOC_AFRH &= 0x0FFFFFFF; GPIOC_AFRH |= 0x30000000;
  #define PC15_AF04 GPIOC_AFRH &= 0x0FFFFFFF; GPIOC_AFRH |= 0x40000000;
  #define PC15_AF05 GPIOC_AFRH &= 0x0FFFFFFF; GPIOC_AFRH |= 0x50000000;
  #define PC15_AF06 GPIOC_AFRH &= 0x0FFFFFFF; GPIOC_AFRH |= 0x60000000;
  #define PC15_AF07 GPIOC_AFRH &= 0x0FFFFFFF; GPIOC_AFRH |= 0x70000000;
  #define PC15_AF08 GPIOC_AFRH &= 0x0FFFFFFF; GPIOC_AFRH |= 0x80000000;
  #define PC15_AF09 GPIOC_AFRH &= 0x0FFFFFFF; GPIOC_AFRH |= 0x90000000;
  #define PC15_AF10 GPIOC_AFRH &= 0x0FFFFFFF; GPIOC_AFRH |= 0xA0000000;
  #define PC15_AF11 GPIOC_AFRH &= 0x0FFFFFFF; GPIOC_AFRH |= 0xB0000000;
  #define PC15_AF12 GPIOC_AFRH &= 0x0FFFFFFF; GPIOC_AFRH |= 0xC0000000;
  #define PC15_AF13 GPIOC_AFRH &= 0x0FFFFFFF; GPIOC_AFRH |= 0xD0000000;
  #define PC15_AF14 GPIOC_AFRH &= 0x0FFFFFFF; GPIOC_AFRH |= 0xE0000000;
  #define PC15_AF15 GPIOC_AFRH &= 0x0FFFFFFF; GPIOC_AFRH |= 0xF0000000;

  //-----------------------------------
  //     GPIOD alternate functions
  //-----------------------------------

  //--- PD00 alternate functions
  #define PD00_AF00 GPIOD_AFRL &= 0xFFFFFFF0; GPIOD_AFRL |= 0x00000000;
  #define PD00_AF01 GPIOD_AFRL &= 0xFFFFFFF0; GPIOD_AFRL |= 0x00000001;
  #define PD00_AF02 GPIOD_AFRL &= 0xFFFFFFF0; GPIOD_AFRL |= 0x00000002;
  #define PD00_AF03 GPIOD_AFRL &= 0xFFFFFFF0; GPIOD_AFRL |= 0x00000003;
  #define PD00_AF04 GPIOD_AFRL &= 0xFFFFFFF0; GPIOD_AFRL |= 0x00000004;
  #define PD00_AF05 GPIOD_AFRL &= 0xFFFFFFF0; GPIOD_AFRL |= 0x00000005;
  #define PD00_AF06 GPIOD_AFRL &= 0xFFFFFFF0; GPIOD_AFRL |= 0x00000006;
  #define PD00_AF07 GPIOD_AFRL &= 0xFFFFFFF0; GPIOD_AFRL |= 0x00000007;
  #define PD00_AF08 GPIOD_AFRL &= 0xFFFFFFF0; GPIOD_AFRL |= 0x00000008;
  #define PD00_AF09 GPIOD_AFRL &= 0xFFFFFFF0; GPIOD_AFRL |= 0x00000009;
  #define PD00_AF10 GPIOD_AFRL &= 0xFFFFFFF0; GPIOD_AFRL |= 0x0000000A;
  #define PD00_AF11 GPIOD_AFRL &= 0xFFFFFFF0; GPIOD_AFRL |= 0x0000000B;
  #define PD00_AF12 GPIOD_AFRL &= 0xFFFFFFF0; GPIOD_AFRL |= 0x0000000C;
  #define PD00_AF13 GPIOD_AFRL &= 0xFFFFFFF0; GPIOD_AFRL |= 0x0000000D;
  #define PD00_AF14 GPIOD_AFRL &= 0xFFFFFFF0; GPIOD_AFRL |= 0x0000000E;
  #define PD00_AF15 GPIOD_AFRL &= 0xFFFFFFF0; GPIOD_AFRL |= 0x0000000F;


  //--- PD01 alternate functions
  #define PD01_AF00 GPIOD_AFRL &= 0xFFFFFF0F; GPIOD_AFRL |= 0x00000000;
  #define PD01_AF01 GPIOD_AFRL &= 0xFFFFFF0F; GPIOD_AFRL |= 0x00000010;
  #define PD01_AF02 GPIOD_AFRL &= 0xFFFFFF0F; GPIOD_AFRL |= 0x00000020;
  #define PD01_AF03 GPIOD_AFRL &= 0xFFFFFF0F; GPIOD_AFRL |= 0x00000030;
  #define PD01_AF04 GPIOD_AFRL &= 0xFFFFFF0F; GPIOD_AFRL |= 0x00000040;
  #define PD01_AF05 GPIOD_AFRL &= 0xFFFFFF0F; GPIOD_AFRL |= 0x00000050;
  #define PD01_AF06 GPIOD_AFRL &= 0xFFFFFF0F; GPIOD_AFRL |= 0x00000060;
  #define PD01_AF07 GPIOD_AFRL &= 0xFFFFFF0F; GPIOD_AFRL |= 0x00000070;
  #define PD01_AF08 GPIOD_AFRL &= 0xFFFFFF0F; GPIOD_AFRL |= 0x00000080;
  #define PD01_AF09 GPIOD_AFRL &= 0xFFFFFF0F; GPIOD_AFRL |= 0x00000090;
  #define PD01_AF10 GPIOD_AFRL &= 0xFFFFFF0F; GPIOD_AFRL |= 0x000000A0;
  #define PD01_AF11 GPIOD_AFRL &= 0xFFFFFF0F; GPIOD_AFRL |= 0x000000B0;
  #define PD01_AF12 GPIOD_AFRL &= 0xFFFFFF0F; GPIOD_AFRL |= 0x000000C0;
  #define PD01_AF13 GPIOD_AFRL &= 0xFFFFFF0F; GPIOD_AFRL |= 0x000000D0;
  #define PD01_AF14 GPIOD_AFRL &= 0xFFFFFF0F; GPIOD_AFRL |= 0x000000E0;
  #define PD01_AF15 GPIOD_AFRL &= 0xFFFFFF0F; GPIOD_AFRL |= 0x000000F0;


  //--- PD02 alternate functions
  #define PD02_AF00 GPIOD_AFRL &= 0xFFFFF0FF; GPIOD_AFRL |= 0x00000000;
  #define PD02_AF01 GPIOD_AFRL &= 0xFFFFF0FF; GPIOD_AFRL |= 0x00000100;
  #define PD02_AF02 GPIOD_AFRL &= 0xFFFFF0FF; GPIOD_AFRL |= 0x00000200;
  #define PD02_AF03 GPIOD_AFRL &= 0xFFFFF0FF; GPIOD_AFRL |= 0x00000300;
  #define PD02_AF04 GPIOD_AFRL &= 0xFFFFF0FF; GPIOD_AFRL |= 0x00000400;
  #define PD02_AF05 GPIOD_AFRL &= 0xFFFFF0FF; GPIOD_AFRL |= 0x00000500;
  #define PD02_AF06 GPIOD_AFRL &= 0xFFFFF0FF; GPIOD_AFRL |= 0x00000600;
  #define PD02_AF07 GPIOD_AFRL &= 0xFFFFF0FF; GPIOD_AFRL |= 0x00000700;
  #define PD02_AF08 GPIOD_AFRL &= 0xFFFFF0FF; GPIOD_AFRL |= 0x00000800;
  #define PD02_AF09 GPIOD_AFRL &= 0xFFFFF0FF; GPIOD_AFRL |= 0x00000900;
  #define PD02_AF10 GPIOD_AFRL &= 0xFFFFF0FF; GPIOD_AFRL |= 0x00000A00;
  #define PD02_AF11 GPIOD_AFRL &= 0xFFFFF0FF; GPIOD_AFRL |= 0x00000B00;
  #define PD02_AF12 GPIOD_AFRL &= 0xFFFFF0FF; GPIOD_AFRL |= 0x00000C00;
  #define PD02_AF13 GPIOD_AFRL &= 0xFFFFF0FF; GPIOD_AFRL |= 0x00000D00;
  #define PD02_AF14 GPIOD_AFRL &= 0xFFFFF0FF; GPIOD_AFRL |= 0x00000E00;
  #define PD02_AF15 GPIOD_AFRL &= 0xFFFFF0FF; GPIOD_AFRL |= 0x00000F00;


  //--- PD03 alternate functions
  #define PD03_AF00 GPIOD_AFRL &= 0xFFFF0FFF; GPIOD_AFRL |= 0x00000000;
  #define PD03_AF01 GPIOD_AFRL &= 0xFFFF0FFF; GPIOD_AFRL |= 0x00001000;
  #define PD03_AF02 GPIOD_AFRL &= 0xFFFF0FFF; GPIOD_AFRL |= 0x00002000;
  #define PD03_AF03 GPIOD_AFRL &= 0xFFFF0FFF; GPIOD_AFRL |= 0x00003000;
  #define PD03_AF04 GPIOD_AFRL &= 0xFFFF0FFF; GPIOD_AFRL |= 0x00004000;
  #define PD03_AF05 GPIOD_AFRL &= 0xFFFF0FFF; GPIOD_AFRL |= 0x00005000;
  #define PD03_AF06 GPIOD_AFRL &= 0xFFFF0FFF; GPIOD_AFRL |= 0x00006000;
  #define PD03_AF07 GPIOD_AFRL &= 0xFFFF0FFF; GPIOD_AFRL |= 0x00007000;
  #define PD03_AF08 GPIOD_AFRL &= 0xFFFF0FFF; GPIOD_AFRL |= 0x00008000;
  #define PD03_AF09 GPIOD_AFRL &= 0xFFFF0FFF; GPIOD_AFRL |= 0x00009000;
  #define PD03_AF10 GPIOD_AFRL &= 0xFFFF0FFF; GPIOD_AFRL |= 0x0000A000;
  #define PD03_AF11 GPIOD_AFRL &= 0xFFFF0FFF; GPIOD_AFRL |= 0x0000B000;
  #define PD03_AF12 GPIOD_AFRL &= 0xFFFF0FFF; GPIOD_AFRL |= 0x0000C000;
  #define PD03_AF13 GPIOD_AFRL &= 0xFFFF0FFF; GPIOD_AFRL |= 0x0000D000;
  #define PD03_AF14 GPIOD_AFRL &= 0xFFFF0FFF; GPIOD_AFRL |= 0x0000E000;
  #define PD03_AF15 GPIOD_AFRL &= 0xFFFF0FFF; GPIOD_AFRL |= 0x0000F000;


  //--- PD04 alternate functions
  #define PD04_AF00 GPIOD_AFRL &= 0xFFF0FFFF; GPIOD_AFRL |= 0x00000000;
  #define PD04_AF01 GPIOD_AFRL &= 0xFFF0FFFF; GPIOD_AFRL |= 0x00010000;
  #define PD04_AF02 GPIOD_AFRL &= 0xFFF0FFFF; GPIOD_AFRL |= 0x00020000;
  #define PD04_AF03 GPIOD_AFRL &= 0xFFF0FFFF; GPIOD_AFRL |= 0x00030000;
  #define PD04_AF04 GPIOD_AFRL &= 0xFFF0FFFF; GPIOD_AFRL |= 0x00040000;
  #define PD04_AF05 GPIOD_AFRL &= 0xFFF0FFFF; GPIOD_AFRL |= 0x00050000;
  #define PD04_AF06 GPIOD_AFRL &= 0xFFF0FFFF; GPIOD_AFRL |= 0x00060000;
  #define PD04_AF07 GPIOD_AFRL &= 0xFFF0FFFF; GPIOD_AFRL |= 0x00070000;
  #define PD04_AF08 GPIOD_AFRL &= 0xFFF0FFFF; GPIOD_AFRL |= 0x00080000;
  #define PD04_AF09 GPIOD_AFRL &= 0xFFF0FFFF; GPIOD_AFRL |= 0x00090000;
  #define PD04_AF10 GPIOD_AFRL &= 0xFFF0FFFF; GPIOD_AFRL |= 0x000A0000;
  #define PD04_AF11 GPIOD_AFRL &= 0xFFF0FFFF; GPIOD_AFRL |= 0x000B0000;
  #define PD04_AF12 GPIOD_AFRL &= 0xFFF0FFFF; GPIOD_AFRL |= 0x000C0000;
  #define PD04_AF13 GPIOD_AFRL &= 0xFFF0FFFF; GPIOD_AFRL |= 0x000D0000;
  #define PD04_AF14 GPIOD_AFRL &= 0xFFF0FFFF; GPIOD_AFRL |= 0x000E0000;
  #define PD04_AF15 GPIOD_AFRL &= 0xFFF0FFFF; GPIOD_AFRL |= 0x000F0000;


  //--- PD05 alternate functions
  #define PD05_AF00 GPIOD_AFRL &= 0xFF0FFFFF; GPIOD_AFRL |= 0x00000000;
  #define PD05_AF01 GPIOD_AFRL &= 0xFF0FFFFF; GPIOD_AFRL |= 0x00100000;
  #define PD05_AF02 GPIOD_AFRL &= 0xFF0FFFFF; GPIOD_AFRL |= 0x00200000;
  #define PD05_AF03 GPIOD_AFRL &= 0xFF0FFFFF; GPIOD_AFRL |= 0x00300000;
  #define PD05_AF04 GPIOD_AFRL &= 0xFF0FFFFF; GPIOD_AFRL |= 0x00400000;
  #define PD05_AF05 GPIOD_AFRL &= 0xFF0FFFFF; GPIOD_AFRL |= 0x00500000;
  #define PD05_AF06 GPIOD_AFRL &= 0xFF0FFFFF; GPIOD_AFRL |= 0x00600000;
  #define PD05_AF07 GPIOD_AFRL &= 0xFF0FFFFF; GPIOD_AFRL |= 0x00700000;
  #define PD05_AF08 GPIOD_AFRL &= 0xFF0FFFFF; GPIOD_AFRL |= 0x00800000;
  #define PD05_AF09 GPIOD_AFRL &= 0xFF0FFFFF; GPIOD_AFRL |= 0x00900000;
  #define PD05_AF10 GPIOD_AFRL &= 0xFF0FFFFF; GPIOD_AFRL |= 0x00A00000;
  #define PD05_AF11 GPIOD_AFRL &= 0xFF0FFFFF; GPIOD_AFRL |= 0x00B00000;
  #define PD05_AF12 GPIOD_AFRL &= 0xFF0FFFFF; GPIOD_AFRL |= 0x00C00000;
  #define PD05_AF13 GPIOD_AFRL &= 0xFF0FFFFF; GPIOD_AFRL |= 0x00D00000;
  #define PD05_AF14 GPIOD_AFRL &= 0xFF0FFFFF; GPIOD_AFRL |= 0x00E00000;
  #define PD05_AF15 GPIOD_AFRL &= 0xFF0FFFFF; GPIOD_AFRL |= 0x00F00000;


  //--- PD06 alternate functions
  #define PD06_AF00 GPIOD_AFRL &= 0xF0FFFFFF; GPIOD_AFRL |= 0x00000000;
  #define PD06_AF01 GPIOD_AFRL &= 0xF0FFFFFF; GPIOD_AFRL |= 0x01000000;
  #define PD06_AF02 GPIOD_AFRL &= 0xF0FFFFFF; GPIOD_AFRL |= 0x02000000;
  #define PD06_AF03 GPIOD_AFRL &= 0xF0FFFFFF; GPIOD_AFRL |= 0x03000000;
  #define PD06_AF04 GPIOD_AFRL &= 0xF0FFFFFF; GPIOD_AFRL |= 0x04000000;
  #define PD06_AF05 GPIOD_AFRL &= 0xF0FFFFFF; GPIOD_AFRL |= 0x05000000;
  #define PD06_AF06 GPIOD_AFRL &= 0xF0FFFFFF; GPIOD_AFRL |= 0x06000000;
  #define PD06_AF07 GPIOD_AFRL &= 0xF0FFFFFF; GPIOD_AFRL |= 0x07000000;
  #define PD06_AF08 GPIOD_AFRL &= 0xF0FFFFFF; GPIOD_AFRL |= 0x08000000;
  #define PD06_AF09 GPIOD_AFRL &= 0xF0FFFFFF; GPIOD_AFRL |= 0x09000000;
  #define PD06_AF10 GPIOD_AFRL &= 0xF0FFFFFF; GPIOD_AFRL |= 0x0A000000;
  #define PD06_AF11 GPIOD_AFRL &= 0xF0FFFFFF; GPIOD_AFRL |= 0x0B000000;
  #define PD06_AF12 GPIOD_AFRL &= 0xF0FFFFFF; GPIOD_AFRL |= 0x0C000000;
  #define PD06_AF13 GPIOD_AFRL &= 0xF0FFFFFF; GPIOD_AFRL |= 0x0D000000;
  #define PD06_AF14 GPIOD_AFRL &= 0xF0FFFFFF; GPIOD_AFRL |= 0x0E000000;
  #define PD06_AF15 GPIOD_AFRL &= 0xF0FFFFFF; GPIOD_AFRL |= 0x0F000000;


  //--- PD07 alternate functions
  #define PD07_AF00 GPIOD_AFRL &= 0x0FFFFFFF; GPIOD_AFRL |= 0x00000000;
  #define PD07_AF01 GPIOD_AFRL &= 0x0FFFFFFF; GPIOD_AFRL |= 0x10000000;
  #define PD07_AF02 GPIOD_AFRL &= 0x0FFFFFFF; GPIOD_AFRL |= 0x20000000;
  #define PD07_AF03 GPIOD_AFRL &= 0x0FFFFFFF; GPIOD_AFRL |= 0x30000000;
  #define PD07_AF04 GPIOD_AFRL &= 0x0FFFFFFF; GPIOD_AFRL |= 0x40000000;
  #define PD07_AF05 GPIOD_AFRL &= 0x0FFFFFFF; GPIOD_AFRL |= 0x50000000;
  #define PD07_AF06 GPIOD_AFRL &= 0x0FFFFFFF; GPIOD_AFRL |= 0x60000000;
  #define PD07_AF07 GPIOD_AFRL &= 0x0FFFFFFF; GPIOD_AFRL |= 0x70000000;
  #define PD07_AF08 GPIOD_AFRL &= 0x0FFFFFFF; GPIOD_AFRL |= 0x80000000;
  #define PD07_AF09 GPIOD_AFRL &= 0x0FFFFFFF; GPIOD_AFRL |= 0x90000000;
  #define PD07_AF10 GPIOD_AFRL &= 0x0FFFFFFF; GPIOD_AFRL |= 0xA0000000;
  #define PD07_AF11 GPIOD_AFRL &= 0x0FFFFFFF; GPIOD_AFRL |= 0xB0000000;
  #define PD07_AF12 GPIOD_AFRL &= 0x0FFFFFFF; GPIOD_AFRL |= 0xC0000000;
  #define PD07_AF13 GPIOD_AFRL &= 0x0FFFFFFF; GPIOD_AFRL |= 0xD0000000;
  #define PD07_AF14 GPIOD_AFRL &= 0x0FFFFFFF; GPIOD_AFRL |= 0xE0000000;
  #define PD07_AF15 GPIOD_AFRL &= 0x0FFFFFFF; GPIOD_AFRL |= 0xF0000000;


  //--- PD08 alternate functions
  #define PD08_AF00 GPIOD_AFRH &= 0xFFFFFFF0; GPIOD_AFRH |= 0x00000000;
  #define PD08_AF01 GPIOD_AFRH &= 0xFFFFFFF0; GPIOD_AFRH |= 0x00000001;
  #define PD08_AF02 GPIOD_AFRH &= 0xFFFFFFF0; GPIOD_AFRH |= 0x00000002;
  #define PD08_AF03 GPIOD_AFRH &= 0xFFFFFFF0; GPIOD_AFRH |= 0x00000003;
  #define PD08_AF04 GPIOD_AFRH &= 0xFFFFFFF0; GPIOD_AFRH |= 0x00000004;
  #define PD08_AF05 GPIOD_AFRH &= 0xFFFFFFF0; GPIOD_AFRH |= 0x00000005;
  #define PD08_AF06 GPIOD_AFRH &= 0xFFFFFFF0; GPIOD_AFRH |= 0x00000006;
  #define PD08_AF07 GPIOD_AFRH &= 0xFFFFFFF0; GPIOD_AFRH |= 0x00000007;
  #define PD08_AF08 GPIOD_AFRH &= 0xFFFFFFF0; GPIOD_AFRH |= 0x00000008;
  #define PD08_AF09 GPIOD_AFRH &= 0xFFFFFFF0; GPIOD_AFRH |= 0x00000009;
  #define PD08_AF10 GPIOD_AFRH &= 0xFFFFFFF0; GPIOD_AFRH |= 0x0000000A;
  #define PD08_AF11 GPIOD_AFRH &= 0xFFFFFFF0; GPIOD_AFRH |= 0x0000000B;
  #define PD08_AF12 GPIOD_AFRH &= 0xFFFFFFF0; GPIOD_AFRH |= 0x0000000C;
  #define PD08_AF13 GPIOD_AFRH &= 0xFFFFFFF0; GPIOD_AFRH |= 0x0000000D;
  #define PD08_AF14 GPIOD_AFRH &= 0xFFFFFFF0; GPIOD_AFRH |= 0x0000000E;
  #define PD08_AF15 GPIOD_AFRH &= 0xFFFFFFF0; GPIOD_AFRH |= 0x0000000F;


  //--- PD09 alternate functions
  #define PD09_AF00 GPIOD_AFRH &= 0xFFFFFF0F; GPIOD_AFRH |= 0x00000000;
  #define PD09_AF01 GPIOD_AFRH &= 0xFFFFFF0F; GPIOD_AFRH |= 0x00000010;
  #define PD09_AF02 GPIOD_AFRH &= 0xFFFFFF0F; GPIOD_AFRH |= 0x00000020;
  #define PD09_AF03 GPIOD_AFRH &= 0xFFFFFF0F; GPIOD_AFRH |= 0x00000030;
  #define PD09_AF04 GPIOD_AFRH &= 0xFFFFFF0F; GPIOD_AFRH |= 0x00000040;
  #define PD09_AF05 GPIOD_AFRH &= 0xFFFFFF0F; GPIOD_AFRH |= 0x00000050;
  #define PD09_AF06 GPIOD_AFRH &= 0xFFFFFF0F; GPIOD_AFRH |= 0x00000060;
  #define PD09_AF07 GPIOD_AFRH &= 0xFFFFFF0F; GPIOD_AFRH |= 0x00000070;
  #define PD09_AF08 GPIOD_AFRH &= 0xFFFFFF0F; GPIOD_AFRH |= 0x00000080;
  #define PD09_AF09 GPIOD_AFRH &= 0xFFFFFF0F; GPIOD_AFRH |= 0x00000090;
  #define PD09_AF10 GPIOD_AFRH &= 0xFFFFFF0F; GPIOD_AFRH |= 0x000000A0;
  #define PD09_AF11 GPIOD_AFRH &= 0xFFFFFF0F; GPIOD_AFRH |= 0x000000B0;
  #define PD09_AF12 GPIOD_AFRH &= 0xFFFFFF0F; GPIOD_AFRH |= 0x000000C0;
  #define PD09_AF13 GPIOD_AFRH &= 0xFFFFFF0F; GPIOD_AFRH |= 0x000000D0;
  #define PD09_AF14 GPIOD_AFRH &= 0xFFFFFF0F; GPIOD_AFRH |= 0x000000E0;
  #define PD09_AF15 GPIOD_AFRH &= 0xFFFFFF0F; GPIOD_AFRH |= 0x000000F0;


  //--- PD10 alternate functions
  #define PD10_AF00 GPIOD_AFRH &= 0xFFFFF0FF; GPIOD_AFRH |= 0x00000000;
  #define PD10_AF01 GPIOD_AFRH &= 0xFFFFF0FF; GPIOD_AFRH |= 0x00000100;
  #define PD10_AF02 GPIOD_AFRH &= 0xFFFFF0FF; GPIOD_AFRH |= 0x00000200;
  #define PD10_AF03 GPIOD_AFRH &= 0xFFFFF0FF; GPIOD_AFRH |= 0x00000300;
  #define PD10_AF04 GPIOD_AFRH &= 0xFFFFF0FF; GPIOD_AFRH |= 0x00000400;
  #define PD10_AF05 GPIOD_AFRH &= 0xFFFFF0FF; GPIOD_AFRH |= 0x00000500;
  #define PD10_AF06 GPIOD_AFRH &= 0xFFFFF0FF; GPIOD_AFRH |= 0x00000600;
  #define PD10_AF07 GPIOD_AFRH &= 0xFFFFF0FF; GPIOD_AFRH |= 0x00000700;
  #define PD10_AF08 GPIOD_AFRH &= 0xFFFFF0FF; GPIOD_AFRH |= 0x00000800;
  #define PD10_AF09 GPIOD_AFRH &= 0xFFFFF0FF; GPIOD_AFRH |= 0x00000900;
  #define PD10_AF10 GPIOD_AFRH &= 0xFFFFF0FF; GPIOD_AFRH |= 0x00000A00;
  #define PD10_AF11 GPIOD_AFRH &= 0xFFFFF0FF; GPIOD_AFRH |= 0x00000B00;
  #define PD10_AF12 GPIOD_AFRH &= 0xFFFFF0FF; GPIOD_AFRH |= 0x00000C00;
  #define PD10_AF13 GPIOD_AFRH &= 0xFFFFF0FF; GPIOD_AFRH |= 0x00000D00;
  #define PD10_AF14 GPIOD_AFRH &= 0xFFFFF0FF; GPIOD_AFRH |= 0x00000E00;
  #define PD10_AF15 GPIOD_AFRH &= 0xFFFFF0FF; GPIOD_AFRH |= 0x00000F00;


  //--- PD11 alternate functions
  #define PD11_AF00 GPIOD_AFRH &= 0xFFFF0FFF; GPIOD_AFRH |= 0x00000000;
  #define PD11_AF01 GPIOD_AFRH &= 0xFFFF0FFF; GPIOD_AFRH |= 0x00001000;
  #define PD11_AF02 GPIOD_AFRH &= 0xFFFF0FFF; GPIOD_AFRH |= 0x00002000;
  #define PD11_AF03 GPIOD_AFRH &= 0xFFFF0FFF; GPIOD_AFRH |= 0x00003000;
  #define PD11_AF04 GPIOD_AFRH &= 0xFFFF0FFF; GPIOD_AFRH |= 0x00004000;
  #define PD11_AF05 GPIOD_AFRH &= 0xFFFF0FFF; GPIOD_AFRH |= 0x00005000;
  #define PD11_AF06 GPIOD_AFRH &= 0xFFFF0FFF; GPIOD_AFRH |= 0x00006000;
  #define PD11_AF07 GPIOD_AFRH &= 0xFFFF0FFF; GPIOD_AFRH |= 0x00007000;
  #define PD11_AF08 GPIOD_AFRH &= 0xFFFF0FFF; GPIOD_AFRH |= 0x00008000;
  #define PD11_AF09 GPIOD_AFRH &= 0xFFFF0FFF; GPIOD_AFRH |= 0x00009000;
  #define PD11_AF10 GPIOD_AFRH &= 0xFFFF0FFF; GPIOD_AFRH |= 0x0000A000;
  #define PD11_AF11 GPIOD_AFRH &= 0xFFFF0FFF; GPIOD_AFRH |= 0x0000B000;
  #define PD11_AF12 GPIOD_AFRH &= 0xFFFF0FFF; GPIOD_AFRH |= 0x0000C000;
  #define PD11_AF13 GPIOD_AFRH &= 0xFFFF0FFF; GPIOD_AFRH |= 0x0000D000;
  #define PD11_AF14 GPIOD_AFRH &= 0xFFFF0FFF; GPIOD_AFRH |= 0x0000E000;
  #define PD11_AF15 GPIOD_AFRH &= 0xFFFF0FFF; GPIOD_AFRH |= 0x0000F000;


  //--- PD12 alternate functions
  #define PD12_AF00 GPIOD_AFRH &= 0xFFF0FFFF; GPIOD_AFRH |= 0x00000000;
  #define PD12_AF01 GPIOD_AFRH &= 0xFFF0FFFF; GPIOD_AFRH |= 0x00010000;
  #define PD12_AF02 GPIOD_AFRH &= 0xFFF0FFFF; GPIOD_AFRH |= 0x00020000;
  #define PD12_AF03 GPIOD_AFRH &= 0xFFF0FFFF; GPIOD_AFRH |= 0x00030000;
  #define PD12_AF04 GPIOD_AFRH &= 0xFFF0FFFF; GPIOD_AFRH |= 0x00040000;
  #define PD12_AF05 GPIOD_AFRH &= 0xFFF0FFFF; GPIOD_AFRH |= 0x00050000;
  #define PD12_AF06 GPIOD_AFRH &= 0xFFF0FFFF; GPIOD_AFRH |= 0x00060000;
  #define PD12_AF07 GPIOD_AFRH &= 0xFFF0FFFF; GPIOD_AFRH |= 0x00070000;
  #define PD12_AF08 GPIOD_AFRH &= 0xFFF0FFFF; GPIOD_AFRH |= 0x00080000;
  #define PD12_AF09 GPIOD_AFRH &= 0xFFF0FFFF; GPIOD_AFRH |= 0x00090000;
  #define PD12_AF10 GPIOD_AFRH &= 0xFFF0FFFF; GPIOD_AFRH |= 0x000A0000;
  #define PD12_AF11 GPIOD_AFRH &= 0xFFF0FFFF; GPIOD_AFRH |= 0x000B0000;
  #define PD12_AF12 GPIOD_AFRH &= 0xFFF0FFFF; GPIOD_AFRH |= 0x000C0000;
  #define PD12_AF13 GPIOD_AFRH &= 0xFFF0FFFF; GPIOD_AFRH |= 0x000D0000;
  #define PD12_AF14 GPIOD_AFRH &= 0xFFF0FFFF; GPIOD_AFRH |= 0x000E0000;
  #define PD12_AF15 GPIOD_AFRH &= 0xFFF0FFFF; GPIOD_AFRH |= 0x000F0000;


  //--- PD13 alternate functions
  #define PD13_AF00 GPIOD_AFRH &= 0xFF0FFFFF; GPIOD_AFRH |= 0x00000000;
  #define PD13_AF01 GPIOD_AFRH &= 0xFF0FFFFF; GPIOD_AFRH |= 0x00100000;
  #define PD13_AF02 GPIOD_AFRH &= 0xFF0FFFFF; GPIOD_AFRH |= 0x00200000;
  #define PD13_AF03 GPIOD_AFRH &= 0xFF0FFFFF; GPIOD_AFRH |= 0x00300000;
  #define PD13_AF04 GPIOD_AFRH &= 0xFF0FFFFF; GPIOD_AFRH |= 0x00400000;
  #define PD13_AF05 GPIOD_AFRH &= 0xFF0FFFFF; GPIOD_AFRH |= 0x00500000;
  #define PD13_AF06 GPIOD_AFRH &= 0xFF0FFFFF; GPIOD_AFRH |= 0x00600000;
  #define PD13_AF07 GPIOD_AFRH &= 0xFF0FFFFF; GPIOD_AFRH |= 0x00700000;
  #define PD13_AF08 GPIOD_AFRH &= 0xFF0FFFFF; GPIOD_AFRH |= 0x00800000;
  #define PD13_AF09 GPIOD_AFRH &= 0xFF0FFFFF; GPIOD_AFRH |= 0x00900000;
  #define PD13_AF10 GPIOD_AFRH &= 0xFF0FFFFF; GPIOD_AFRH |= 0x00A00000;
  #define PD13_AF11 GPIOD_AFRH &= 0xFF0FFFFF; GPIOD_AFRH |= 0x00B00000;
  #define PD13_AF12 GPIOD_AFRH &= 0xFF0FFFFF; GPIOD_AFRH |= 0x00C00000;
  #define PD13_AF13 GPIOD_AFRH &= 0xFF0FFFFF; GPIOD_AFRH |= 0x00D00000;
  #define PD13_AF14 GPIOD_AFRH &= 0xFF0FFFFF; GPIOD_AFRH |= 0x00E00000;
  #define PD13_AF15 GPIOD_AFRH &= 0xFF0FFFFF; GPIOD_AFRH |= 0x00F00000;


  //--- PD14 alternate functions
  #define PD14_AF00 GPIOD_AFRH &= 0xF0FFFFFF; GPIOD_AFRH |= 0x00000000;
  #define PD14_AF01 GPIOD_AFRH &= 0xF0FFFFFF; GPIOD_AFRH |= 0x01000000;
  #define PD14_AF02 GPIOD_AFRH &= 0xF0FFFFFF; GPIOD_AFRH |= 0x02000000;
  #define PD14_AF03 GPIOD_AFRH &= 0xF0FFFFFF; GPIOD_AFRH |= 0x03000000;
  #define PD14_AF04 GPIOD_AFRH &= 0xF0FFFFFF; GPIOD_AFRH |= 0x04000000;
  #define PD14_AF05 GPIOD_AFRH &= 0xF0FFFFFF; GPIOD_AFRH |= 0x05000000;
  #define PD14_AF06 GPIOD_AFRH &= 0xF0FFFFFF; GPIOD_AFRH |= 0x06000000;
  #define PD14_AF07 GPIOD_AFRH &= 0xF0FFFFFF; GPIOD_AFRH |= 0x07000000;
  #define PD14_AF08 GPIOD_AFRH &= 0xF0FFFFFF; GPIOD_AFRH |= 0x08000000;
  #define PD14_AF09 GPIOD_AFRH &= 0xF0FFFFFF; GPIOD_AFRH |= 0x09000000;
  #define PD14_AF10 GPIOD_AFRH &= 0xF0FFFFFF; GPIOD_AFRH |= 0x0A000000;
  #define PD14_AF11 GPIOD_AFRH &= 0xF0FFFFFF; GPIOD_AFRH |= 0x0B000000;
  #define PD14_AF12 GPIOD_AFRH &= 0xF0FFFFFF; GPIOD_AFRH |= 0x0C000000;
  #define PD14_AF13 GPIOD_AFRH &= 0xF0FFFFFF; GPIOD_AFRH |= 0x0D000000;
  #define PD14_AF14 GPIOD_AFRH &= 0xF0FFFFFF; GPIOD_AFRH |= 0x0E000000;
  #define PD14_AF15 GPIOD_AFRH &= 0xF0FFFFFF; GPIOD_AFRH |= 0x0F000000;


  //--- PD15 alternate functions
  #define PD15_AF00 GPIOD_AFRH &= 0x0FFFFFFF; GPIOD_AFRH |= 0x00000000;
  #define PD15_AF01 GPIOD_AFRH &= 0x0FFFFFFF; GPIOD_AFRH |= 0x10000000;
  #define PD15_AF02 GPIOD_AFRH &= 0x0FFFFFFF; GPIOD_AFRH |= 0x20000000;
  #define PD15_AF03 GPIOD_AFRH &= 0x0FFFFFFF; GPIOD_AFRH |= 0x30000000;
  #define PD15_AF04 GPIOD_AFRH &= 0x0FFFFFFF; GPIOD_AFRH |= 0x40000000;
  #define PD15_AF05 GPIOD_AFRH &= 0x0FFFFFFF; GPIOD_AFRH |= 0x50000000;
  #define PD15_AF06 GPIOD_AFRH &= 0x0FFFFFFF; GPIOD_AFRH |= 0x60000000;
  #define PD15_AF07 GPIOD_AFRH &= 0x0FFFFFFF; GPIOD_AFRH |= 0x70000000;
  #define PD15_AF08 GPIOD_AFRH &= 0x0FFFFFFF; GPIOD_AFRH |= 0x80000000;
  #define PD15_AF09 GPIOD_AFRH &= 0x0FFFFFFF; GPIOD_AFRH |= 0x90000000;
  #define PD15_AF10 GPIOD_AFRH &= 0x0FFFFFFF; GPIOD_AFRH |= 0xA0000000;
  #define PD15_AF11 GPIOD_AFRH &= 0x0FFFFFFF; GPIOD_AFRH |= 0xB0000000;
  #define PD15_AF12 GPIOD_AFRH &= 0x0FFFFFFF; GPIOD_AFRH |= 0xC0000000;
  #define PD15_AF13 GPIOD_AFRH &= 0x0FFFFFFF; GPIOD_AFRH |= 0xD0000000;
  #define PD15_AF14 GPIOD_AFRH &= 0x0FFFFFFF; GPIOD_AFRH |= 0xE0000000;
  #define PD15_AF15 GPIOD_AFRH &= 0x0FFFFFFF; GPIOD_AFRH |= 0xF0000000;

  //-----------------------------------
  //     GPIOE alternate functions
  //-----------------------------------

  //--- PE00 alternate functions
  #define PE00_AF00 GPIOE_AFRL &= 0xFFFFFFF0; GPIOE_AFRL |= 0x00000000;
  #define PE00_AF01 GPIOE_AFRL &= 0xFFFFFFF0; GPIOE_AFRL |= 0x00000001;
  #define PE00_AF02 GPIOE_AFRL &= 0xFFFFFFF0; GPIOE_AFRL |= 0x00000002;
  #define PE00_AF03 GPIOE_AFRL &= 0xFFFFFFF0; GPIOE_AFRL |= 0x00000003;
  #define PE00_AF04 GPIOE_AFRL &= 0xFFFFFFF0; GPIOE_AFRL |= 0x00000004;
  #define PE00_AF05 GPIOE_AFRL &= 0xFFFFFFF0; GPIOE_AFRL |= 0x00000005;
  #define PE00_AF06 GPIOE_AFRL &= 0xFFFFFFF0; GPIOE_AFRL |= 0x00000006;
  #define PE00_AF07 GPIOE_AFRL &= 0xFFFFFFF0; GPIOE_AFRL |= 0x00000007;
  #define PE00_AF08 GPIOE_AFRL &= 0xFFFFFFF0; GPIOE_AFRL |= 0x00000008;
  #define PE00_AF09 GPIOE_AFRL &= 0xFFFFFFF0; GPIOE_AFRL |= 0x00000009;
  #define PE00_AF10 GPIOE_AFRL &= 0xFFFFFFF0; GPIOE_AFRL |= 0x0000000A;
  #define PE00_AF11 GPIOE_AFRL &= 0xFFFFFFF0; GPIOE_AFRL |= 0x0000000B;
  #define PE00_AF12 GPIOE_AFRL &= 0xFFFFFFF0; GPIOE_AFRL |= 0x0000000C;
  #define PE00_AF13 GPIOE_AFRL &= 0xFFFFFFF0; GPIOE_AFRL |= 0x0000000D;
  #define PE00_AF14 GPIOE_AFRL &= 0xFFFFFFF0; GPIOE_AFRL |= 0x0000000E;
  #define PE00_AF15 GPIOE_AFRL &= 0xFFFFFFF0; GPIOE_AFRL |= 0x0000000F;


  //--- PE01 alternate functions
  #define PE01_AF00 GPIOE_AFRL &= 0xFFFFFF0F; GPIOE_AFRL |= 0x00000000;
  #define PE01_AF01 GPIOE_AFRL &= 0xFFFFFF0F; GPIOE_AFRL |= 0x00000010;
  #define PE01_AF02 GPIOE_AFRL &= 0xFFFFFF0F; GPIOE_AFRL |= 0x00000020;
  #define PE01_AF03 GPIOE_AFRL &= 0xFFFFFF0F; GPIOE_AFRL |= 0x00000030;
  #define PE01_AF04 GPIOE_AFRL &= 0xFFFFFF0F; GPIOE_AFRL |= 0x00000040;
  #define PE01_AF05 GPIOE_AFRL &= 0xFFFFFF0F; GPIOE_AFRL |= 0x00000050;
  #define PE01_AF06 GPIOE_AFRL &= 0xFFFFFF0F; GPIOE_AFRL |= 0x00000060;
  #define PE01_AF07 GPIOE_AFRL &= 0xFFFFFF0F; GPIOE_AFRL |= 0x00000070;
  #define PE01_AF08 GPIOE_AFRL &= 0xFFFFFF0F; GPIOE_AFRL |= 0x00000080;
  #define PE01_AF09 GPIOE_AFRL &= 0xFFFFFF0F; GPIOE_AFRL |= 0x00000090;
  #define PE01_AF10 GPIOE_AFRL &= 0xFFFFFF0F; GPIOE_AFRL |= 0x000000A0;
  #define PE01_AF11 GPIOE_AFRL &= 0xFFFFFF0F; GPIOE_AFRL |= 0x000000B0;
  #define PE01_AF12 GPIOE_AFRL &= 0xFFFFFF0F; GPIOE_AFRL |= 0x000000C0;
  #define PE01_AF13 GPIOE_AFRL &= 0xFFFFFF0F; GPIOE_AFRL |= 0x000000D0;
  #define PE01_AF14 GPIOE_AFRL &= 0xFFFFFF0F; GPIOE_AFRL |= 0x000000E0;
  #define PE01_AF15 GPIOE_AFRL &= 0xFFFFFF0F; GPIOE_AFRL |= 0x000000F0;


  //--- PE02 alternate functions
  #define PE02_AF00 GPIOE_AFRL &= 0xFFFFF0FF; GPIOE_AFRL |= 0x00000000;
  #define PE02_AF01 GPIOE_AFRL &= 0xFFFFF0FF; GPIOE_AFRL |= 0x00000100;
  #define PE02_AF02 GPIOE_AFRL &= 0xFFFFF0FF; GPIOE_AFRL |= 0x00000200;
  #define PE02_AF03 GPIOE_AFRL &= 0xFFFFF0FF; GPIOE_AFRL |= 0x00000300;
  #define PE02_AF04 GPIOE_AFRL &= 0xFFFFF0FF; GPIOE_AFRL |= 0x00000400;
  #define PE02_AF05 GPIOE_AFRL &= 0xFFFFF0FF; GPIOE_AFRL |= 0x00000500;
  #define PE02_AF06 GPIOE_AFRL &= 0xFFFFF0FF; GPIOE_AFRL |= 0x00000600;
  #define PE02_AF07 GPIOE_AFRL &= 0xFFFFF0FF; GPIOE_AFRL |= 0x00000700;
  #define PE02_AF08 GPIOE_AFRL &= 0xFFFFF0FF; GPIOE_AFRL |= 0x00000800;
  #define PE02_AF09 GPIOE_AFRL &= 0xFFFFF0FF; GPIOE_AFRL |= 0x00000900;
  #define PE02_AF10 GPIOE_AFRL &= 0xFFFFF0FF; GPIOE_AFRL |= 0x00000A00;
  #define PE02_AF11 GPIOE_AFRL &= 0xFFFFF0FF; GPIOE_AFRL |= 0x00000B00;
  #define PE02_AF12 GPIOE_AFRL &= 0xFFFFF0FF; GPIOE_AFRL |= 0x00000C00;
  #define PE02_AF13 GPIOE_AFRL &= 0xFFFFF0FF; GPIOE_AFRL |= 0x00000D00;
  #define PE02_AF14 GPIOE_AFRL &= 0xFFFFF0FF; GPIOE_AFRL |= 0x00000E00;
  #define PE02_AF15 GPIOE_AFRL &= 0xFFFFF0FF; GPIOE_AFRL |= 0x00000F00;


  //--- PE03 alternate functions
  #define PE03_AF00 GPIOE_AFRL &= 0xFFFF0FFF; GPIOE_AFRL |= 0x00000000;
  #define PE03_AF01 GPIOE_AFRL &= 0xFFFF0FFF; GPIOE_AFRL |= 0x00001000;
  #define PE03_AF02 GPIOE_AFRL &= 0xFFFF0FFF; GPIOE_AFRL |= 0x00002000;
  #define PE03_AF03 GPIOE_AFRL &= 0xFFFF0FFF; GPIOE_AFRL |= 0x00003000;
  #define PE03_AF04 GPIOE_AFRL &= 0xFFFF0FFF; GPIOE_AFRL |= 0x00004000;
  #define PE03_AF05 GPIOE_AFRL &= 0xFFFF0FFF; GPIOE_AFRL |= 0x00005000;
  #define PE03_AF06 GPIOE_AFRL &= 0xFFFF0FFF; GPIOE_AFRL |= 0x00006000;
  #define PE03_AF07 GPIOE_AFRL &= 0xFFFF0FFF; GPIOE_AFRL |= 0x00007000;
  #define PE03_AF08 GPIOE_AFRL &= 0xFFFF0FFF; GPIOE_AFRL |= 0x00008000;
  #define PE03_AF09 GPIOE_AFRL &= 0xFFFF0FFF; GPIOE_AFRL |= 0x00009000;
  #define PE03_AF10 GPIOE_AFRL &= 0xFFFF0FFF; GPIOE_AFRL |= 0x0000A000;
  #define PE03_AF11 GPIOE_AFRL &= 0xFFFF0FFF; GPIOE_AFRL |= 0x0000B000;
  #define PE03_AF12 GPIOE_AFRL &= 0xFFFF0FFF; GPIOE_AFRL |= 0x0000C000;
  #define PE03_AF13 GPIOE_AFRL &= 0xFFFF0FFF; GPIOE_AFRL |= 0x0000D000;
  #define PE03_AF14 GPIOE_AFRL &= 0xFFFF0FFF; GPIOE_AFRL |= 0x0000E000;
  #define PE03_AF15 GPIOE_AFRL &= 0xFFFF0FFF; GPIOE_AFRL |= 0x0000F000;


  //--- PE04 alternate functions
  #define PE04_AF00 GPIOE_AFRL &= 0xFFF0FFFF; GPIOE_AFRL |= 0x00000000;
  #define PE04_AF01 GPIOE_AFRL &= 0xFFF0FFFF; GPIOE_AFRL |= 0x00010000;
  #define PE04_AF02 GPIOE_AFRL &= 0xFFF0FFFF; GPIOE_AFRL |= 0x00020000;
  #define PE04_AF03 GPIOE_AFRL &= 0xFFF0FFFF; GPIOE_AFRL |= 0x00030000;
  #define PE04_AF04 GPIOE_AFRL &= 0xFFF0FFFF; GPIOE_AFRL |= 0x00040000;
  #define PE04_AF05 GPIOE_AFRL &= 0xFFF0FFFF; GPIOE_AFRL |= 0x00050000;
  #define PE04_AF06 GPIOE_AFRL &= 0xFFF0FFFF; GPIOE_AFRL |= 0x00060000;
  #define PE04_AF07 GPIOE_AFRL &= 0xFFF0FFFF; GPIOE_AFRL |= 0x00070000;
  #define PE04_AF08 GPIOE_AFRL &= 0xFFF0FFFF; GPIOE_AFRL |= 0x00080000;
  #define PE04_AF09 GPIOE_AFRL &= 0xFFF0FFFF; GPIOE_AFRL |= 0x00090000;
  #define PE04_AF10 GPIOE_AFRL &= 0xFFF0FFFF; GPIOE_AFRL |= 0x000A0000;
  #define PE04_AF11 GPIOE_AFRL &= 0xFFF0FFFF; GPIOE_AFRL |= 0x000B0000;
  #define PE04_AF12 GPIOE_AFRL &= 0xFFF0FFFF; GPIOE_AFRL |= 0x000C0000;
  #define PE04_AF13 GPIOE_AFRL &= 0xFFF0FFFF; GPIOE_AFRL |= 0x000D0000;
  #define PE04_AF14 GPIOE_AFRL &= 0xFFF0FFFF; GPIOE_AFRL |= 0x000E0000;
  #define PE04_AF15 GPIOE_AFRL &= 0xFFF0FFFF; GPIOE_AFRL |= 0x000F0000;


  //--- PE05 alternate functions
  #define PE05_AF00 GPIOE_AFRL &= 0xFF0FFFFF; GPIOE_AFRL |= 0x00000000;
  #define PE05_AF01 GPIOE_AFRL &= 0xFF0FFFFF; GPIOE_AFRL |= 0x00100000;
  #define PE05_AF02 GPIOE_AFRL &= 0xFF0FFFFF; GPIOE_AFRL |= 0x00200000;
  #define PE05_AF03 GPIOE_AFRL &= 0xFF0FFFFF; GPIOE_AFRL |= 0x00300000;
  #define PE05_AF04 GPIOE_AFRL &= 0xFF0FFFFF; GPIOE_AFRL |= 0x00400000;
  #define PE05_AF05 GPIOE_AFRL &= 0xFF0FFFFF; GPIOE_AFRL |= 0x00500000;
  #define PE05_AF06 GPIOE_AFRL &= 0xFF0FFFFF; GPIOE_AFRL |= 0x00600000;
  #define PE05_AF07 GPIOE_AFRL &= 0xFF0FFFFF; GPIOE_AFRL |= 0x00700000;
  #define PE05_AF08 GPIOE_AFRL &= 0xFF0FFFFF; GPIOE_AFRL |= 0x00800000;
  #define PE05_AF09 GPIOE_AFRL &= 0xFF0FFFFF; GPIOE_AFRL |= 0x00900000;
  #define PE05_AF10 GPIOE_AFRL &= 0xFF0FFFFF; GPIOE_AFRL |= 0x00A00000;
  #define PE05_AF11 GPIOE_AFRL &= 0xFF0FFFFF; GPIOE_AFRL |= 0x00B00000;
  #define PE05_AF12 GPIOE_AFRL &= 0xFF0FFFFF; GPIOE_AFRL |= 0x00C00000;
  #define PE05_AF13 GPIOE_AFRL &= 0xFF0FFFFF; GPIOE_AFRL |= 0x00D00000;
  #define PE05_AF14 GPIOE_AFRL &= 0xFF0FFFFF; GPIOE_AFRL |= 0x00E00000;
  #define PE05_AF15 GPIOE_AFRL &= 0xFF0FFFFF; GPIOE_AFRL |= 0x00F00000;


  //--- PE06 alternate functions
  #define PE06_AF00 GPIOE_AFRL &= 0xF0FFFFFF; GPIOE_AFRL |= 0x00000000;
  #define PE06_AF01 GPIOE_AFRL &= 0xF0FFFFFF; GPIOE_AFRL |= 0x01000000;
  #define PE06_AF02 GPIOE_AFRL &= 0xF0FFFFFF; GPIOE_AFRL |= 0x02000000;
  #define PE06_AF03 GPIOE_AFRL &= 0xF0FFFFFF; GPIOE_AFRL |= 0x03000000;
  #define PE06_AF04 GPIOE_AFRL &= 0xF0FFFFFF; GPIOE_AFRL |= 0x04000000;
  #define PE06_AF05 GPIOE_AFRL &= 0xF0FFFFFF; GPIOE_AFRL |= 0x05000000;
  #define PE06_AF06 GPIOE_AFRL &= 0xF0FFFFFF; GPIOE_AFRL |= 0x06000000;
  #define PE06_AF07 GPIOE_AFRL &= 0xF0FFFFFF; GPIOE_AFRL |= 0x07000000;
  #define PE06_AF08 GPIOE_AFRL &= 0xF0FFFFFF; GPIOE_AFRL |= 0x08000000;
  #define PE06_AF09 GPIOE_AFRL &= 0xF0FFFFFF; GPIOE_AFRL |= 0x09000000;
  #define PE06_AF10 GPIOE_AFRL &= 0xF0FFFFFF; GPIOE_AFRL |= 0x0A000000;
  #define PE06_AF11 GPIOE_AFRL &= 0xF0FFFFFF; GPIOE_AFRL |= 0x0B000000;
  #define PE06_AF12 GPIOE_AFRL &= 0xF0FFFFFF; GPIOE_AFRL |= 0x0C000000;
  #define PE06_AF13 GPIOE_AFRL &= 0xF0FFFFFF; GPIOE_AFRL |= 0x0D000000;
  #define PE06_AF14 GPIOE_AFRL &= 0xF0FFFFFF; GPIOE_AFRL |= 0x0E000000;
  #define PE06_AF15 GPIOE_AFRL &= 0xF0FFFFFF; GPIOE_AFRL |= 0x0F000000;


  //--- PE07 alternate functions
  #define PE07_AF00 GPIOE_AFRL &= 0x0FFFFFFF; GPIOE_AFRL |= 0x00000000;
  #define PE07_AF01 GPIOE_AFRL &= 0x0FFFFFFF; GPIOE_AFRL |= 0x10000000;
  #define PE07_AF02 GPIOE_AFRL &= 0x0FFFFFFF; GPIOE_AFRL |= 0x20000000;
  #define PE07_AF03 GPIOE_AFRL &= 0x0FFFFFFF; GPIOE_AFRL |= 0x30000000;
  #define PE07_AF04 GPIOE_AFRL &= 0x0FFFFFFF; GPIOE_AFRL |= 0x40000000;
  #define PE07_AF05 GPIOE_AFRL &= 0x0FFFFFFF; GPIOE_AFRL |= 0x50000000;
  #define PE07_AF06 GPIOE_AFRL &= 0x0FFFFFFF; GPIOE_AFRL |= 0x60000000;
  #define PE07_AF07 GPIOE_AFRL &= 0x0FFFFFFF; GPIOE_AFRL |= 0x70000000;
  #define PE07_AF08 GPIOE_AFRL &= 0x0FFFFFFF; GPIOE_AFRL |= 0x80000000;
  #define PE07_AF09 GPIOE_AFRL &= 0x0FFFFFFF; GPIOE_AFRL |= 0x90000000;
  #define PE07_AF10 GPIOE_AFRL &= 0x0FFFFFFF; GPIOE_AFRL |= 0xA0000000;
  #define PE07_AF11 GPIOE_AFRL &= 0x0FFFFFFF; GPIOE_AFRL |= 0xB0000000;
  #define PE07_AF12 GPIOE_AFRL &= 0x0FFFFFFF; GPIOE_AFRL |= 0xC0000000;
  #define PE07_AF13 GPIOE_AFRL &= 0x0FFFFFFF; GPIOE_AFRL |= 0xD0000000;
  #define PE07_AF14 GPIOE_AFRL &= 0x0FFFFFFF; GPIOE_AFRL |= 0xE0000000;
  #define PE07_AF15 GPIOE_AFRL &= 0x0FFFFFFF; GPIOE_AFRL |= 0xF0000000;


  //--- PE08 alternate functions
  #define PE08_AF00 GPIOE_AFRH &= 0xFFFFFFF0; GPIOE_AFRH |= 0x00000000;
  #define PE08_AF01 GPIOE_AFRH &= 0xFFFFFFF0; GPIOE_AFRH |= 0x00000001;
  #define PE08_AF02 GPIOE_AFRH &= 0xFFFFFFF0; GPIOE_AFRH |= 0x00000002;
  #define PE08_AF03 GPIOE_AFRH &= 0xFFFFFFF0; GPIOE_AFRH |= 0x00000003;
  #define PE08_AF04 GPIOE_AFRH &= 0xFFFFFFF0; GPIOE_AFRH |= 0x00000004;
  #define PE08_AF05 GPIOE_AFRH &= 0xFFFFFFF0; GPIOE_AFRH |= 0x00000005;
  #define PE08_AF06 GPIOE_AFRH &= 0xFFFFFFF0; GPIOE_AFRH |= 0x00000006;
  #define PE08_AF07 GPIOE_AFRH &= 0xFFFFFFF0; GPIOE_AFRH |= 0x00000007;
  #define PE08_AF08 GPIOE_AFRH &= 0xFFFFFFF0; GPIOE_AFRH |= 0x00000008;
  #define PE08_AF09 GPIOE_AFRH &= 0xFFFFFFF0; GPIOE_AFRH |= 0x00000009;
  #define PE08_AF10 GPIOE_AFRH &= 0xFFFFFFF0; GPIOE_AFRH |= 0x0000000A;
  #define PE08_AF11 GPIOE_AFRH &= 0xFFFFFFF0; GPIOE_AFRH |= 0x0000000B;
  #define PE08_AF12 GPIOE_AFRH &= 0xFFFFFFF0; GPIOE_AFRH |= 0x0000000C;
  #define PE08_AF13 GPIOE_AFRH &= 0xFFFFFFF0; GPIOE_AFRH |= 0x0000000D;
  #define PE08_AF14 GPIOE_AFRH &= 0xFFFFFFF0; GPIOE_AFRH |= 0x0000000E;
  #define PE08_AF15 GPIOE_AFRH &= 0xFFFFFFF0; GPIOE_AFRH |= 0x0000000F;


  //--- PE09 alternate functions
  #define PE09_AF00 GPIOE_AFRH &= 0xFFFFFF0F; GPIOE_AFRH |= 0x00000000;
  #define PE09_AF01 GPIOE_AFRH &= 0xFFFFFF0F; GPIOE_AFRH |= 0x00000010;
  #define PE09_AF02 GPIOE_AFRH &= 0xFFFFFF0F; GPIOE_AFRH |= 0x00000020;
  #define PE09_AF03 GPIOE_AFRH &= 0xFFFFFF0F; GPIOE_AFRH |= 0x00000030;
  #define PE09_AF04 GPIOE_AFRH &= 0xFFFFFF0F; GPIOE_AFRH |= 0x00000040;
  #define PE09_AF05 GPIOE_AFRH &= 0xFFFFFF0F; GPIOE_AFRH |= 0x00000050;
  #define PE09_AF06 GPIOE_AFRH &= 0xFFFFFF0F; GPIOE_AFRH |= 0x00000060;
  #define PE09_AF07 GPIOE_AFRH &= 0xFFFFFF0F; GPIOE_AFRH |= 0x00000070;
  #define PE09_AF08 GPIOE_AFRH &= 0xFFFFFF0F; GPIOE_AFRH |= 0x00000080;
  #define PE09_AF09 GPIOE_AFRH &= 0xFFFFFF0F; GPIOE_AFRH |= 0x00000090;
  #define PE09_AF10 GPIOE_AFRH &= 0xFFFFFF0F; GPIOE_AFRH |= 0x000000A0;
  #define PE09_AF11 GPIOE_AFRH &= 0xFFFFFF0F; GPIOE_AFRH |= 0x000000B0;
  #define PE09_AF12 GPIOE_AFRH &= 0xFFFFFF0F; GPIOE_AFRH |= 0x000000C0;
  #define PE09_AF13 GPIOE_AFRH &= 0xFFFFFF0F; GPIOE_AFRH |= 0x000000D0;
  #define PE09_AF14 GPIOE_AFRH &= 0xFFFFFF0F; GPIOE_AFRH |= 0x000000E0;
  #define PE09_AF15 GPIOE_AFRH &= 0xFFFFFF0F; GPIOE_AFRH |= 0x000000F0;


  //--- PE10 alternate functions
  #define PE10_AF00 GPIOE_AFRH &= 0xFFFFF0FF; GPIOE_AFRH |= 0x00000000;
  #define PE10_AF01 GPIOE_AFRH &= 0xFFFFF0FF; GPIOE_AFRH |= 0x00000100;
  #define PE10_AF02 GPIOE_AFRH &= 0xFFFFF0FF; GPIOE_AFRH |= 0x00000200;
  #define PE10_AF03 GPIOE_AFRH &= 0xFFFFF0FF; GPIOE_AFRH |= 0x00000300;
  #define PE10_AF04 GPIOE_AFRH &= 0xFFFFF0FF; GPIOE_AFRH |= 0x00000400;
  #define PE10_AF05 GPIOE_AFRH &= 0xFFFFF0FF; GPIOE_AFRH |= 0x00000500;
  #define PE10_AF06 GPIOE_AFRH &= 0xFFFFF0FF; GPIOE_AFRH |= 0x00000600;
  #define PE10_AF07 GPIOE_AFRH &= 0xFFFFF0FF; GPIOE_AFRH |= 0x00000700;
  #define PE10_AF08 GPIOE_AFRH &= 0xFFFFF0FF; GPIOE_AFRH |= 0x00000800;
  #define PE10_AF09 GPIOE_AFRH &= 0xFFFFF0FF; GPIOE_AFRH |= 0x00000900;
  #define PE10_AF10 GPIOE_AFRH &= 0xFFFFF0FF; GPIOE_AFRH |= 0x00000A00;
  #define PE10_AF11 GPIOE_AFRH &= 0xFFFFF0FF; GPIOE_AFRH |= 0x00000B00;
  #define PE10_AF12 GPIOE_AFRH &= 0xFFFFF0FF; GPIOE_AFRH |= 0x00000C00;
  #define PE10_AF13 GPIOE_AFRH &= 0xFFFFF0FF; GPIOE_AFRH |= 0x00000D00;
  #define PE10_AF14 GPIOE_AFRH &= 0xFFFFF0FF; GPIOE_AFRH |= 0x00000E00;
  #define PE10_AF15 GPIOE_AFRH &= 0xFFFFF0FF; GPIOE_AFRH |= 0x00000F00;


  //--- PE11 alternate functions
  #define PE11_AF00 GPIOE_AFRH &= 0xFFFF0FFF; GPIOE_AFRH |= 0x00000000;
  #define PE11_AF01 GPIOE_AFRH &= 0xFFFF0FFF; GPIOE_AFRH |= 0x00001000;
  #define PE11_AF02 GPIOE_AFRH &= 0xFFFF0FFF; GPIOE_AFRH |= 0x00002000;
  #define PE11_AF03 GPIOE_AFRH &= 0xFFFF0FFF; GPIOE_AFRH |= 0x00003000;
  #define PE11_AF04 GPIOE_AFRH &= 0xFFFF0FFF; GPIOE_AFRH |= 0x00004000;
  #define PE11_AF05 GPIOE_AFRH &= 0xFFFF0FFF; GPIOE_AFRH |= 0x00005000;
  #define PE11_AF06 GPIOE_AFRH &= 0xFFFF0FFF; GPIOE_AFRH |= 0x00006000;
  #define PE11_AF07 GPIOE_AFRH &= 0xFFFF0FFF; GPIOE_AFRH |= 0x00007000;
  #define PE11_AF08 GPIOE_AFRH &= 0xFFFF0FFF; GPIOE_AFRH |= 0x00008000;
  #define PE11_AF09 GPIOE_AFRH &= 0xFFFF0FFF; GPIOE_AFRH |= 0x00009000;
  #define PE11_AF10 GPIOE_AFRH &= 0xFFFF0FFF; GPIOE_AFRH |= 0x0000A000;
  #define PE11_AF11 GPIOE_AFRH &= 0xFFFF0FFF; GPIOE_AFRH |= 0x0000B000;
  #define PE11_AF12 GPIOE_AFRH &= 0xFFFF0FFF; GPIOE_AFRH |= 0x0000C000;
  #define PE11_AF13 GPIOE_AFRH &= 0xFFFF0FFF; GPIOE_AFRH |= 0x0000D000;
  #define PE11_AF14 GPIOE_AFRH &= 0xFFFF0FFF; GPIOE_AFRH |= 0x0000E000;
  #define PE11_AF15 GPIOE_AFRH &= 0xFFFF0FFF; GPIOE_AFRH |= 0x0000F000;


  //--- PE12 alternate functions
  #define PE12_AF00 GPIOE_AFRH &= 0xFFF0FFFF; GPIOE_AFRH |= 0x00000000;
  #define PE12_AF01 GPIOE_AFRH &= 0xFFF0FFFF; GPIOE_AFRH |= 0x00010000;
  #define PE12_AF02 GPIOE_AFRH &= 0xFFF0FFFF; GPIOE_AFRH |= 0x00020000;
  #define PE12_AF03 GPIOE_AFRH &= 0xFFF0FFFF; GPIOE_AFRH |= 0x00030000;
  #define PE12_AF04 GPIOE_AFRH &= 0xFFF0FFFF; GPIOE_AFRH |= 0x00040000;
  #define PE12_AF05 GPIOE_AFRH &= 0xFFF0FFFF; GPIOE_AFRH |= 0x00050000;
  #define PE12_AF06 GPIOE_AFRH &= 0xFFF0FFFF; GPIOE_AFRH |= 0x00060000;
  #define PE12_AF07 GPIOE_AFRH &= 0xFFF0FFFF; GPIOE_AFRH |= 0x00070000;
  #define PE12_AF08 GPIOE_AFRH &= 0xFFF0FFFF; GPIOE_AFRH |= 0x00080000;
  #define PE12_AF09 GPIOE_AFRH &= 0xFFF0FFFF; GPIOE_AFRH |= 0x00090000;
  #define PE12_AF10 GPIOE_AFRH &= 0xFFF0FFFF; GPIOE_AFRH |= 0x000A0000;
  #define PE12_AF11 GPIOE_AFRH &= 0xFFF0FFFF; GPIOE_AFRH |= 0x000B0000;
  #define PE12_AF12 GPIOE_AFRH &= 0xFFF0FFFF; GPIOE_AFRH |= 0x000C0000;
  #define PE12_AF13 GPIOE_AFRH &= 0xFFF0FFFF; GPIOE_AFRH |= 0x000D0000;
  #define PE12_AF14 GPIOE_AFRH &= 0xFFF0FFFF; GPIOE_AFRH |= 0x000E0000;
  #define PE12_AF15 GPIOE_AFRH &= 0xFFF0FFFF; GPIOE_AFRH |= 0x000F0000;


  //--- PE13 alternate functions
  #define PE13_AF00 GPIOE_AFRH &= 0xFF0FFFFF; GPIOE_AFRH |= 0x00000000;
  #define PE13_AF01 GPIOE_AFRH &= 0xFF0FFFFF; GPIOE_AFRH |= 0x00100000;
  #define PE13_AF02 GPIOE_AFRH &= 0xFF0FFFFF; GPIOE_AFRH |= 0x00200000;
  #define PE13_AF03 GPIOE_AFRH &= 0xFF0FFFFF; GPIOE_AFRH |= 0x00300000;
  #define PE13_AF04 GPIOE_AFRH &= 0xFF0FFFFF; GPIOE_AFRH |= 0x00400000;
  #define PE13_AF05 GPIOE_AFRH &= 0xFF0FFFFF; GPIOE_AFRH |= 0x00500000;
  #define PE13_AF06 GPIOE_AFRH &= 0xFF0FFFFF; GPIOE_AFRH |= 0x00600000;
  #define PE13_AF07 GPIOE_AFRH &= 0xFF0FFFFF; GPIOE_AFRH |= 0x00700000;
  #define PE13_AF08 GPIOE_AFRH &= 0xFF0FFFFF; GPIOE_AFRH |= 0x00800000;
  #define PE13_AF09 GPIOE_AFRH &= 0xFF0FFFFF; GPIOE_AFRH |= 0x00900000;
  #define PE13_AF10 GPIOE_AFRH &= 0xFF0FFFFF; GPIOE_AFRH |= 0x00A00000;
  #define PE13_AF11 GPIOE_AFRH &= 0xFF0FFFFF; GPIOE_AFRH |= 0x00B00000;
  #define PE13_AF12 GPIOE_AFRH &= 0xFF0FFFFF; GPIOE_AFRH |= 0x00C00000;
  #define PE13_AF13 GPIOE_AFRH &= 0xFF0FFFFF; GPIOE_AFRH |= 0x00D00000;
  #define PE13_AF14 GPIOE_AFRH &= 0xFF0FFFFF; GPIOE_AFRH |= 0x00E00000;
  #define PE13_AF15 GPIOE_AFRH &= 0xFF0FFFFF; GPIOE_AFRH |= 0x00F00000;


  //--- PE14 alternate functions
  #define PE14_AF00 GPIOE_AFRH &= 0xF0FFFFFF; GPIOE_AFRH |= 0x00000000;
  #define PE14_AF01 GPIOE_AFRH &= 0xF0FFFFFF; GPIOE_AFRH |= 0x01000000;
  #define PE14_AF02 GPIOE_AFRH &= 0xF0FFFFFF; GPIOE_AFRH |= 0x02000000;
  #define PE14_AF03 GPIOE_AFRH &= 0xF0FFFFFF; GPIOE_AFRH |= 0x03000000;
  #define PE14_AF04 GPIOE_AFRH &= 0xF0FFFFFF; GPIOE_AFRH |= 0x04000000;
  #define PE14_AF05 GPIOE_AFRH &= 0xF0FFFFFF; GPIOE_AFRH |= 0x05000000;
  #define PE14_AF06 GPIOE_AFRH &= 0xF0FFFFFF; GPIOE_AFRH |= 0x06000000;
  #define PE14_AF07 GPIOE_AFRH &= 0xF0FFFFFF; GPIOE_AFRH |= 0x07000000;
  #define PE14_AF08 GPIOE_AFRH &= 0xF0FFFFFF; GPIOE_AFRH |= 0x08000000;
  #define PE14_AF09 GPIOE_AFRH &= 0xF0FFFFFF; GPIOE_AFRH |= 0x09000000;
  #define PE14_AF10 GPIOE_AFRH &= 0xF0FFFFFF; GPIOE_AFRH |= 0x0A000000;
  #define PE14_AF11 GPIOE_AFRH &= 0xF0FFFFFF; GPIOE_AFRH |= 0x0B000000;
  #define PE14_AF12 GPIOE_AFRH &= 0xF0FFFFFF; GPIOE_AFRH |= 0x0C000000;
  #define PE14_AF13 GPIOE_AFRH &= 0xF0FFFFFF; GPIOE_AFRH |= 0x0D000000;
  #define PE14_AF14 GPIOE_AFRH &= 0xF0FFFFFF; GPIOE_AFRH |= 0x0E000000;
  #define PE14_AF15 GPIOE_AFRH &= 0xF0FFFFFF; GPIOE_AFRH |= 0x0F000000;


  //--- PE15 alternate functions
  #define PE15_AF00 GPIOE_AFRH &= 0x0FFFFFFF; GPIOE_AFRH |= 0x00000000;
  #define PE15_AF01 GPIOE_AFRH &= 0x0FFFFFFF; GPIOE_AFRH |= 0x10000000;
  #define PE15_AF02 GPIOE_AFRH &= 0x0FFFFFFF; GPIOE_AFRH |= 0x20000000;
  #define PE15_AF03 GPIOE_AFRH &= 0x0FFFFFFF; GPIOE_AFRH |= 0x30000000;
  #define PE15_AF04 GPIOE_AFRH &= 0x0FFFFFFF; GPIOE_AFRH |= 0x40000000;
  #define PE15_AF05 GPIOE_AFRH &= 0x0FFFFFFF; GPIOE_AFRH |= 0x50000000;
  #define PE15_AF06 GPIOE_AFRH &= 0x0FFFFFFF; GPIOE_AFRH |= 0x60000000;
  #define PE15_AF07 GPIOE_AFRH &= 0x0FFFFFFF; GPIOE_AFRH |= 0x70000000;
  #define PE15_AF08 GPIOE_AFRH &= 0x0FFFFFFF; GPIOE_AFRH |= 0x80000000;
  #define PE15_AF09 GPIOE_AFRH &= 0x0FFFFFFF; GPIOE_AFRH |= 0x90000000;
  #define PE15_AF10 GPIOE_AFRH &= 0x0FFFFFFF; GPIOE_AFRH |= 0xA0000000;
  #define PE15_AF11 GPIOE_AFRH &= 0x0FFFFFFF; GPIOE_AFRH |= 0xB0000000;
  #define PE15_AF12 GPIOE_AFRH &= 0x0FFFFFFF; GPIOE_AFRH |= 0xC0000000;
  #define PE15_AF13 GPIOE_AFRH &= 0x0FFFFFFF; GPIOE_AFRH |= 0xD0000000;
  #define PE15_AF14 GPIOE_AFRH &= 0x0FFFFFFF; GPIOE_AFRH |= 0xE0000000;
  #define PE15_AF15 GPIOE_AFRH &= 0x0FFFFFFF; GPIOE_AFRH |= 0xF0000000;

  //-----------------------------------
  //     GPIOF alternate functions
  //-----------------------------------

  //--- PF00 alternate functions
  #define PF00_AF00 GPIOF_AFRL &= 0xFFFFFFF0; GPIOF_AFRL |= 0x00000000;
  #define PF00_AF01 GPIOF_AFRL &= 0xFFFFFFF0; GPIOF_AFRL |= 0x00000001;
  #define PF00_AF02 GPIOF_AFRL &= 0xFFFFFFF0; GPIOF_AFRL |= 0x00000002;
  #define PF00_AF03 GPIOF_AFRL &= 0xFFFFFFF0; GPIOF_AFRL |= 0x00000003;
  #define PF00_AF04 GPIOF_AFRL &= 0xFFFFFFF0; GPIOF_AFRL |= 0x00000004;
  #define PF00_AF05 GPIOF_AFRL &= 0xFFFFFFF0; GPIOF_AFRL |= 0x00000005;
  #define PF00_AF06 GPIOF_AFRL &= 0xFFFFFFF0; GPIOF_AFRL |= 0x00000006;
  #define PF00_AF07 GPIOF_AFRL &= 0xFFFFFFF0; GPIOF_AFRL |= 0x00000007;
  #define PF00_AF08 GPIOF_AFRL &= 0xFFFFFFF0; GPIOF_AFRL |= 0x00000008;
  #define PF00_AF09 GPIOF_AFRL &= 0xFFFFFFF0; GPIOF_AFRL |= 0x00000009;
  #define PF00_AF10 GPIOF_AFRL &= 0xFFFFFFF0; GPIOF_AFRL |= 0x0000000A;
  #define PF00_AF11 GPIOF_AFRL &= 0xFFFFFFF0; GPIOF_AFRL |= 0x0000000B;
  #define PF00_AF12 GPIOF_AFRL &= 0xFFFFFFF0; GPIOF_AFRL |= 0x0000000C;
  #define PF00_AF13 GPIOF_AFRL &= 0xFFFFFFF0; GPIOF_AFRL |= 0x0000000D;
  #define PF00_AF14 GPIOF_AFRL &= 0xFFFFFFF0; GPIOF_AFRL |= 0x0000000E;
  #define PF00_AF15 GPIOF_AFRL &= 0xFFFFFFF0; GPIOF_AFRL |= 0x0000000F;


  //--- PF01 alternate functions
  #define PF01_AF00 GPIOF_AFRL &= 0xFFFFFF0F; GPIOF_AFRL |= 0x00000000;
  #define PF01_AF01 GPIOF_AFRL &= 0xFFFFFF0F; GPIOF_AFRL |= 0x00000010;
  #define PF01_AF02 GPIOF_AFRL &= 0xFFFFFF0F; GPIOF_AFRL |= 0x00000020;
  #define PF01_AF03 GPIOF_AFRL &= 0xFFFFFF0F; GPIOF_AFRL |= 0x00000030;
  #define PF01_AF04 GPIOF_AFRL &= 0xFFFFFF0F; GPIOF_AFRL |= 0x00000040;
  #define PF01_AF05 GPIOF_AFRL &= 0xFFFFFF0F; GPIOF_AFRL |= 0x00000050;
  #define PF01_AF06 GPIOF_AFRL &= 0xFFFFFF0F; GPIOF_AFRL |= 0x00000060;
  #define PF01_AF07 GPIOF_AFRL &= 0xFFFFFF0F; GPIOF_AFRL |= 0x00000070;
  #define PF01_AF08 GPIOF_AFRL &= 0xFFFFFF0F; GPIOF_AFRL |= 0x00000080;
  #define PF01_AF09 GPIOF_AFRL &= 0xFFFFFF0F; GPIOF_AFRL |= 0x00000090;
  #define PF01_AF10 GPIOF_AFRL &= 0xFFFFFF0F; GPIOF_AFRL |= 0x000000A0;
  #define PF01_AF11 GPIOF_AFRL &= 0xFFFFFF0F; GPIOF_AFRL |= 0x000000B0;
  #define PF01_AF12 GPIOF_AFRL &= 0xFFFFFF0F; GPIOF_AFRL |= 0x000000C0;
  #define PF01_AF13 GPIOF_AFRL &= 0xFFFFFF0F; GPIOF_AFRL |= 0x000000D0;
  #define PF01_AF14 GPIOF_AFRL &= 0xFFFFFF0F; GPIOF_AFRL |= 0x000000E0;
  #define PF01_AF15 GPIOF_AFRL &= 0xFFFFFF0F; GPIOF_AFRL |= 0x000000F0;


  //--- PF02 alternate functions
  #define PF02_AF00 GPIOF_AFRL &= 0xFFFFF0FF; GPIOF_AFRL |= 0x00000000;
  #define PF02_AF01 GPIOF_AFRL &= 0xFFFFF0FF; GPIOF_AFRL |= 0x00000100;
  #define PF02_AF02 GPIOF_AFRL &= 0xFFFFF0FF; GPIOF_AFRL |= 0x00000200;
  #define PF02_AF03 GPIOF_AFRL &= 0xFFFFF0FF; GPIOF_AFRL |= 0x00000300;
  #define PF02_AF04 GPIOF_AFRL &= 0xFFFFF0FF; GPIOF_AFRL |= 0x00000400;
  #define PF02_AF05 GPIOF_AFRL &= 0xFFFFF0FF; GPIOF_AFRL |= 0x00000500;
  #define PF02_AF06 GPIOF_AFRL &= 0xFFFFF0FF; GPIOF_AFRL |= 0x00000600;
  #define PF02_AF07 GPIOF_AFRL &= 0xFFFFF0FF; GPIOF_AFRL |= 0x00000700;
  #define PF02_AF08 GPIOF_AFRL &= 0xFFFFF0FF; GPIOF_AFRL |= 0x00000800;
  #define PF02_AF09 GPIOF_AFRL &= 0xFFFFF0FF; GPIOF_AFRL |= 0x00000900;
  #define PF02_AF10 GPIOF_AFRL &= 0xFFFFF0FF; GPIOF_AFRL |= 0x00000A00;
  #define PF02_AF11 GPIOF_AFRL &= 0xFFFFF0FF; GPIOF_AFRL |= 0x00000B00;
  #define PF02_AF12 GPIOF_AFRL &= 0xFFFFF0FF; GPIOF_AFRL |= 0x00000C00;
  #define PF02_AF13 GPIOF_AFRL &= 0xFFFFF0FF; GPIOF_AFRL |= 0x00000D00;
  #define PF02_AF14 GPIOF_AFRL &= 0xFFFFF0FF; GPIOF_AFRL |= 0x00000E00;
  #define PF02_AF15 GPIOF_AFRL &= 0xFFFFF0FF; GPIOF_AFRL |= 0x00000F00;


  //--- PF03 alternate functions
  #define PF03_AF00 GPIOF_AFRL &= 0xFFFF0FFF; GPIOF_AFRL |= 0x00000000;
  #define PF03_AF01 GPIOF_AFRL &= 0xFFFF0FFF; GPIOF_AFRL |= 0x00001000;
  #define PF03_AF02 GPIOF_AFRL &= 0xFFFF0FFF; GPIOF_AFRL |= 0x00002000;
  #define PF03_AF03 GPIOF_AFRL &= 0xFFFF0FFF; GPIOF_AFRL |= 0x00003000;
  #define PF03_AF04 GPIOF_AFRL &= 0xFFFF0FFF; GPIOF_AFRL |= 0x00004000;
  #define PF03_AF05 GPIOF_AFRL &= 0xFFFF0FFF; GPIOF_AFRL |= 0x00005000;
  #define PF03_AF06 GPIOF_AFRL &= 0xFFFF0FFF; GPIOF_AFRL |= 0x00006000;
  #define PF03_AF07 GPIOF_AFRL &= 0xFFFF0FFF; GPIOF_AFRL |= 0x00007000;
  #define PF03_AF08 GPIOF_AFRL &= 0xFFFF0FFF; GPIOF_AFRL |= 0x00008000;
  #define PF03_AF09 GPIOF_AFRL &= 0xFFFF0FFF; GPIOF_AFRL |= 0x00009000;
  #define PF03_AF10 GPIOF_AFRL &= 0xFFFF0FFF; GPIOF_AFRL |= 0x0000A000;
  #define PF03_AF11 GPIOF_AFRL &= 0xFFFF0FFF; GPIOF_AFRL |= 0x0000B000;
  #define PF03_AF12 GPIOF_AFRL &= 0xFFFF0FFF; GPIOF_AFRL |= 0x0000C000;
  #define PF03_AF13 GPIOF_AFRL &= 0xFFFF0FFF; GPIOF_AFRL |= 0x0000D000;
  #define PF03_AF14 GPIOF_AFRL &= 0xFFFF0FFF; GPIOF_AFRL |= 0x0000E000;
  #define PF03_AF15 GPIOF_AFRL &= 0xFFFF0FFF; GPIOF_AFRL |= 0x0000F000;


  //--- PF04 alternate functions
  #define PF04_AF00 GPIOF_AFRL &= 0xFFF0FFFF; GPIOF_AFRL |= 0x00000000;
  #define PF04_AF01 GPIOF_AFRL &= 0xFFF0FFFF; GPIOF_AFRL |= 0x00010000;
  #define PF04_AF02 GPIOF_AFRL &= 0xFFF0FFFF; GPIOF_AFRL |= 0x00020000;
  #define PF04_AF03 GPIOF_AFRL &= 0xFFF0FFFF; GPIOF_AFRL |= 0x00030000;
  #define PF04_AF04 GPIOF_AFRL &= 0xFFF0FFFF; GPIOF_AFRL |= 0x00040000;
  #define PF04_AF05 GPIOF_AFRL &= 0xFFF0FFFF; GPIOF_AFRL |= 0x00050000;
  #define PF04_AF06 GPIOF_AFRL &= 0xFFF0FFFF; GPIOF_AFRL |= 0x00060000;
  #define PF04_AF07 GPIOF_AFRL &= 0xFFF0FFFF; GPIOF_AFRL |= 0x00070000;
  #define PF04_AF08 GPIOF_AFRL &= 0xFFF0FFFF; GPIOF_AFRL |= 0x00080000;
  #define PF04_AF09 GPIOF_AFRL &= 0xFFF0FFFF; GPIOF_AFRL |= 0x00090000;
  #define PF04_AF10 GPIOF_AFRL &= 0xFFF0FFFF; GPIOF_AFRL |= 0x000A0000;
  #define PF04_AF11 GPIOF_AFRL &= 0xFFF0FFFF; GPIOF_AFRL |= 0x000B0000;
  #define PF04_AF12 GPIOF_AFRL &= 0xFFF0FFFF; GPIOF_AFRL |= 0x000C0000;
  #define PF04_AF13 GPIOF_AFRL &= 0xFFF0FFFF; GPIOF_AFRL |= 0x000D0000;
  #define PF04_AF14 GPIOF_AFRL &= 0xFFF0FFFF; GPIOF_AFRL |= 0x000E0000;
  #define PF04_AF15 GPIOF_AFRL &= 0xFFF0FFFF; GPIOF_AFRL |= 0x000F0000;


  //--- PF05 alternate functions
  #define PF05_AF00 GPIOF_AFRL &= 0xFF0FFFFF; GPIOF_AFRL |= 0x00000000;
  #define PF05_AF01 GPIOF_AFRL &= 0xFF0FFFFF; GPIOF_AFRL |= 0x00100000;
  #define PF05_AF02 GPIOF_AFRL &= 0xFF0FFFFF; GPIOF_AFRL |= 0x00200000;
  #define PF05_AF03 GPIOF_AFRL &= 0xFF0FFFFF; GPIOF_AFRL |= 0x00300000;
  #define PF05_AF04 GPIOF_AFRL &= 0xFF0FFFFF; GPIOF_AFRL |= 0x00400000;
  #define PF05_AF05 GPIOF_AFRL &= 0xFF0FFFFF; GPIOF_AFRL |= 0x00500000;
  #define PF05_AF06 GPIOF_AFRL &= 0xFF0FFFFF; GPIOF_AFRL |= 0x00600000;
  #define PF05_AF07 GPIOF_AFRL &= 0xFF0FFFFF; GPIOF_AFRL |= 0x00700000;
  #define PF05_AF08 GPIOF_AFRL &= 0xFF0FFFFF; GPIOF_AFRL |= 0x00800000;
  #define PF05_AF09 GPIOF_AFRL &= 0xFF0FFFFF; GPIOF_AFRL |= 0x00900000;
  #define PF05_AF10 GPIOF_AFRL &= 0xFF0FFFFF; GPIOF_AFRL |= 0x00A00000;
  #define PF05_AF11 GPIOF_AFRL &= 0xFF0FFFFF; GPIOF_AFRL |= 0x00B00000;
  #define PF05_AF12 GPIOF_AFRL &= 0xFF0FFFFF; GPIOF_AFRL |= 0x00C00000;
  #define PF05_AF13 GPIOF_AFRL &= 0xFF0FFFFF; GPIOF_AFRL |= 0x00D00000;
  #define PF05_AF14 GPIOF_AFRL &= 0xFF0FFFFF; GPIOF_AFRL |= 0x00E00000;
  #define PF05_AF15 GPIOF_AFRL &= 0xFF0FFFFF; GPIOF_AFRL |= 0x00F00000;


  //--- PF06 alternate functions
  #define PF06_AF00 GPIOF_AFRL &= 0xF0FFFFFF; GPIOF_AFRL |= 0x00000000;
  #define PF06_AF01 GPIOF_AFRL &= 0xF0FFFFFF; GPIOF_AFRL |= 0x01000000;
  #define PF06_AF02 GPIOF_AFRL &= 0xF0FFFFFF; GPIOF_AFRL |= 0x02000000;
  #define PF06_AF03 GPIOF_AFRL &= 0xF0FFFFFF; GPIOF_AFRL |= 0x03000000;
  #define PF06_AF04 GPIOF_AFRL &= 0xF0FFFFFF; GPIOF_AFRL |= 0x04000000;
  #define PF06_AF05 GPIOF_AFRL &= 0xF0FFFFFF; GPIOF_AFRL |= 0x05000000;
  #define PF06_AF06 GPIOF_AFRL &= 0xF0FFFFFF; GPIOF_AFRL |= 0x06000000;
  #define PF06_AF07 GPIOF_AFRL &= 0xF0FFFFFF; GPIOF_AFRL |= 0x07000000;
  #define PF06_AF08 GPIOF_AFRL &= 0xF0FFFFFF; GPIOF_AFRL |= 0x08000000;
  #define PF06_AF09 GPIOF_AFRL &= 0xF0FFFFFF; GPIOF_AFRL |= 0x09000000;
  #define PF06_AF10 GPIOF_AFRL &= 0xF0FFFFFF; GPIOF_AFRL |= 0x0A000000;
  #define PF06_AF11 GPIOF_AFRL &= 0xF0FFFFFF; GPIOF_AFRL |= 0x0B000000;
  #define PF06_AF12 GPIOF_AFRL &= 0xF0FFFFFF; GPIOF_AFRL |= 0x0C000000;
  #define PF06_AF13 GPIOF_AFRL &= 0xF0FFFFFF; GPIOF_AFRL |= 0x0D000000;
  #define PF06_AF14 GPIOF_AFRL &= 0xF0FFFFFF; GPIOF_AFRL |= 0x0E000000;
  #define PF06_AF15 GPIOF_AFRL &= 0xF0FFFFFF; GPIOF_AFRL |= 0x0F000000;


  //--- PF07 alternate functions
  #define PF07_AF00 GPIOF_AFRL &= 0x0FFFFFFF; GPIOF_AFRL |= 0x00000000;
  #define PF07_AF01 GPIOF_AFRL &= 0x0FFFFFFF; GPIOF_AFRL |= 0x10000000;
  #define PF07_AF02 GPIOF_AFRL &= 0x0FFFFFFF; GPIOF_AFRL |= 0x20000000;
  #define PF07_AF03 GPIOF_AFRL &= 0x0FFFFFFF; GPIOF_AFRL |= 0x30000000;
  #define PF07_AF04 GPIOF_AFRL &= 0x0FFFFFFF; GPIOF_AFRL |= 0x40000000;
  #define PF07_AF05 GPIOF_AFRL &= 0x0FFFFFFF; GPIOF_AFRL |= 0x50000000;
  #define PF07_AF06 GPIOF_AFRL &= 0x0FFFFFFF; GPIOF_AFRL |= 0x60000000;
  #define PF07_AF07 GPIOF_AFRL &= 0x0FFFFFFF; GPIOF_AFRL |= 0x70000000;
  #define PF07_AF08 GPIOF_AFRL &= 0x0FFFFFFF; GPIOF_AFRL |= 0x80000000;
  #define PF07_AF09 GPIOF_AFRL &= 0x0FFFFFFF; GPIOF_AFRL |= 0x90000000;
  #define PF07_AF10 GPIOF_AFRL &= 0x0FFFFFFF; GPIOF_AFRL |= 0xA0000000;
  #define PF07_AF11 GPIOF_AFRL &= 0x0FFFFFFF; GPIOF_AFRL |= 0xB0000000;
  #define PF07_AF12 GPIOF_AFRL &= 0x0FFFFFFF; GPIOF_AFRL |= 0xC0000000;
  #define PF07_AF13 GPIOF_AFRL &= 0x0FFFFFFF; GPIOF_AFRL |= 0xD0000000;
  #define PF07_AF14 GPIOF_AFRL &= 0x0FFFFFFF; GPIOF_AFRL |= 0xE0000000;
  #define PF07_AF15 GPIOF_AFRL &= 0x0FFFFFFF; GPIOF_AFRL |= 0xF0000000;


  //--- PF08 alternate functions
  #define PF08_AF00 GPIOF_AFRH &= 0xFFFFFFF0; GPIOF_AFRH |= 0x00000000;
  #define PF08_AF01 GPIOF_AFRH &= 0xFFFFFFF0; GPIOF_AFRH |= 0x00000001;
  #define PF08_AF02 GPIOF_AFRH &= 0xFFFFFFF0; GPIOF_AFRH |= 0x00000002;
  #define PF08_AF03 GPIOF_AFRH &= 0xFFFFFFF0; GPIOF_AFRH |= 0x00000003;
  #define PF08_AF04 GPIOF_AFRH &= 0xFFFFFFF0; GPIOF_AFRH |= 0x00000004;
  #define PF08_AF05 GPIOF_AFRH &= 0xFFFFFFF0; GPIOF_AFRH |= 0x00000005;
  #define PF08_AF06 GPIOF_AFRH &= 0xFFFFFFF0; GPIOF_AFRH |= 0x00000006;
  #define PF08_AF07 GPIOF_AFRH &= 0xFFFFFFF0; GPIOF_AFRH |= 0x00000007;
  #define PF08_AF08 GPIOF_AFRH &= 0xFFFFFFF0; GPIOF_AFRH |= 0x00000008;
  #define PF08_AF09 GPIOF_AFRH &= 0xFFFFFFF0; GPIOF_AFRH |= 0x00000009;
  #define PF08_AF10 GPIOF_AFRH &= 0xFFFFFFF0; GPIOF_AFRH |= 0x0000000A;
  #define PF08_AF11 GPIOF_AFRH &= 0xFFFFFFF0; GPIOF_AFRH |= 0x0000000B;
  #define PF08_AF12 GPIOF_AFRH &= 0xFFFFFFF0; GPIOF_AFRH |= 0x0000000C;
  #define PF08_AF13 GPIOF_AFRH &= 0xFFFFFFF0; GPIOF_AFRH |= 0x0000000D;
  #define PF08_AF14 GPIOF_AFRH &= 0xFFFFFFF0; GPIOF_AFRH |= 0x0000000E;
  #define PF08_AF15 GPIOF_AFRH &= 0xFFFFFFF0; GPIOF_AFRH |= 0x0000000F;


  //--- PF09 alternate functions
  #define PF09_AF00 GPIOF_AFRH &= 0xFFFFFF0F; GPIOF_AFRH |= 0x00000000;
  #define PF09_AF01 GPIOF_AFRH &= 0xFFFFFF0F; GPIOF_AFRH |= 0x00000010;
  #define PF09_AF02 GPIOF_AFRH &= 0xFFFFFF0F; GPIOF_AFRH |= 0x00000020;
  #define PF09_AF03 GPIOF_AFRH &= 0xFFFFFF0F; GPIOF_AFRH |= 0x00000030;
  #define PF09_AF04 GPIOF_AFRH &= 0xFFFFFF0F; GPIOF_AFRH |= 0x00000040;
  #define PF09_AF05 GPIOF_AFRH &= 0xFFFFFF0F; GPIOF_AFRH |= 0x00000050;
  #define PF09_AF06 GPIOF_AFRH &= 0xFFFFFF0F; GPIOF_AFRH |= 0x00000060;
  #define PF09_AF07 GPIOF_AFRH &= 0xFFFFFF0F; GPIOF_AFRH |= 0x00000070;
  #define PF09_AF08 GPIOF_AFRH &= 0xFFFFFF0F; GPIOF_AFRH |= 0x00000080;
  #define PF09_AF09 GPIOF_AFRH &= 0xFFFFFF0F; GPIOF_AFRH |= 0x00000090;
  #define PF09_AF10 GPIOF_AFRH &= 0xFFFFFF0F; GPIOF_AFRH |= 0x000000A0;
  #define PF09_AF11 GPIOF_AFRH &= 0xFFFFFF0F; GPIOF_AFRH |= 0x000000B0;
  #define PF09_AF12 GPIOF_AFRH &= 0xFFFFFF0F; GPIOF_AFRH |= 0x000000C0;
  #define PF09_AF13 GPIOF_AFRH &= 0xFFFFFF0F; GPIOF_AFRH |= 0x000000D0;
  #define PF09_AF14 GPIOF_AFRH &= 0xFFFFFF0F; GPIOF_AFRH |= 0x000000E0;
  #define PF09_AF15 GPIOF_AFRH &= 0xFFFFFF0F; GPIOF_AFRH |= 0x000000F0;


  //--- PF10 alternate functions
  #define PF10_AF00 GPIOF_AFRH &= 0xFFFFF0FF; GPIOF_AFRH |= 0x00000000;
  #define PF10_AF01 GPIOF_AFRH &= 0xFFFFF0FF; GPIOF_AFRH |= 0x00000100;
  #define PF10_AF02 GPIOF_AFRH &= 0xFFFFF0FF; GPIOF_AFRH |= 0x00000200;
  #define PF10_AF03 GPIOF_AFRH &= 0xFFFFF0FF; GPIOF_AFRH |= 0x00000300;
  #define PF10_AF04 GPIOF_AFRH &= 0xFFFFF0FF; GPIOF_AFRH |= 0x00000400;
  #define PF10_AF05 GPIOF_AFRH &= 0xFFFFF0FF; GPIOF_AFRH |= 0x00000500;
  #define PF10_AF06 GPIOF_AFRH &= 0xFFFFF0FF; GPIOF_AFRH |= 0x00000600;
  #define PF10_AF07 GPIOF_AFRH &= 0xFFFFF0FF; GPIOF_AFRH |= 0x00000700;
  #define PF10_AF08 GPIOF_AFRH &= 0xFFFFF0FF; GPIOF_AFRH |= 0x00000800;
  #define PF10_AF09 GPIOF_AFRH &= 0xFFFFF0FF; GPIOF_AFRH |= 0x00000900;
  #define PF10_AF10 GPIOF_AFRH &= 0xFFFFF0FF; GPIOF_AFRH |= 0x00000A00;
  #define PF10_AF11 GPIOF_AFRH &= 0xFFFFF0FF; GPIOF_AFRH |= 0x00000B00;
  #define PF10_AF12 GPIOF_AFRH &= 0xFFFFF0FF; GPIOF_AFRH |= 0x00000C00;
  #define PF10_AF13 GPIOF_AFRH &= 0xFFFFF0FF; GPIOF_AFRH |= 0x00000D00;
  #define PF10_AF14 GPIOF_AFRH &= 0xFFFFF0FF; GPIOF_AFRH |= 0x00000E00;
  #define PF10_AF15 GPIOF_AFRH &= 0xFFFFF0FF; GPIOF_AFRH |= 0x00000F00;


  //--- PF11 alternate functions
  #define PF11_AF00 GPIOF_AFRH &= 0xFFFF0FFF; GPIOF_AFRH |= 0x00000000;
  #define PF11_AF01 GPIOF_AFRH &= 0xFFFF0FFF; GPIOF_AFRH |= 0x00001000;
  #define PF11_AF02 GPIOF_AFRH &= 0xFFFF0FFF; GPIOF_AFRH |= 0x00002000;
  #define PF11_AF03 GPIOF_AFRH &= 0xFFFF0FFF; GPIOF_AFRH |= 0x00003000;
  #define PF11_AF04 GPIOF_AFRH &= 0xFFFF0FFF; GPIOF_AFRH |= 0x00004000;
  #define PF11_AF05 GPIOF_AFRH &= 0xFFFF0FFF; GPIOF_AFRH |= 0x00005000;
  #define PF11_AF06 GPIOF_AFRH &= 0xFFFF0FFF; GPIOF_AFRH |= 0x00006000;
  #define PF11_AF07 GPIOF_AFRH &= 0xFFFF0FFF; GPIOF_AFRH |= 0x00007000;
  #define PF11_AF08 GPIOF_AFRH &= 0xFFFF0FFF; GPIOF_AFRH |= 0x00008000;
  #define PF11_AF09 GPIOF_AFRH &= 0xFFFF0FFF; GPIOF_AFRH |= 0x00009000;
  #define PF11_AF10 GPIOF_AFRH &= 0xFFFF0FFF; GPIOF_AFRH |= 0x0000A000;
  #define PF11_AF11 GPIOF_AFRH &= 0xFFFF0FFF; GPIOF_AFRH |= 0x0000B000;
  #define PF11_AF12 GPIOF_AFRH &= 0xFFFF0FFF; GPIOF_AFRH |= 0x0000C000;
  #define PF11_AF13 GPIOF_AFRH &= 0xFFFF0FFF; GPIOF_AFRH |= 0x0000D000;
  #define PF11_AF14 GPIOF_AFRH &= 0xFFFF0FFF; GPIOF_AFRH |= 0x0000E000;
  #define PF11_AF15 GPIOF_AFRH &= 0xFFFF0FFF; GPIOF_AFRH |= 0x0000F000;


  //--- PF12 alternate functions
  #define PF12_AF00 GPIOF_AFRH &= 0xFFF0FFFF; GPIOF_AFRH |= 0x00000000;
  #define PF12_AF01 GPIOF_AFRH &= 0xFFF0FFFF; GPIOF_AFRH |= 0x00010000;
  #define PF12_AF02 GPIOF_AFRH &= 0xFFF0FFFF; GPIOF_AFRH |= 0x00020000;
  #define PF12_AF03 GPIOF_AFRH &= 0xFFF0FFFF; GPIOF_AFRH |= 0x00030000;
  #define PF12_AF04 GPIOF_AFRH &= 0xFFF0FFFF; GPIOF_AFRH |= 0x00040000;
  #define PF12_AF05 GPIOF_AFRH &= 0xFFF0FFFF; GPIOF_AFRH |= 0x00050000;
  #define PF12_AF06 GPIOF_AFRH &= 0xFFF0FFFF; GPIOF_AFRH |= 0x00060000;
  #define PF12_AF07 GPIOF_AFRH &= 0xFFF0FFFF; GPIOF_AFRH |= 0x00070000;
  #define PF12_AF08 GPIOF_AFRH &= 0xFFF0FFFF; GPIOF_AFRH |= 0x00080000;
  #define PF12_AF09 GPIOF_AFRH &= 0xFFF0FFFF; GPIOF_AFRH |= 0x00090000;
  #define PF12_AF10 GPIOF_AFRH &= 0xFFF0FFFF; GPIOF_AFRH |= 0x000A0000;
  #define PF12_AF11 GPIOF_AFRH &= 0xFFF0FFFF; GPIOF_AFRH |= 0x000B0000;
  #define PF12_AF12 GPIOF_AFRH &= 0xFFF0FFFF; GPIOF_AFRH |= 0x000C0000;
  #define PF12_AF13 GPIOF_AFRH &= 0xFFF0FFFF; GPIOF_AFRH |= 0x000D0000;
  #define PF12_AF14 GPIOF_AFRH &= 0xFFF0FFFF; GPIOF_AFRH |= 0x000E0000;
  #define PF12_AF15 GPIOF_AFRH &= 0xFFF0FFFF; GPIOF_AFRH |= 0x000F0000;


  //--- PF13 alternate functions
  #define PF13_AF00 GPIOF_AFRH &= 0xFF0FFFFF; GPIOF_AFRH |= 0x00000000;
  #define PF13_AF01 GPIOF_AFRH &= 0xFF0FFFFF; GPIOF_AFRH |= 0x00100000;
  #define PF13_AF02 GPIOF_AFRH &= 0xFF0FFFFF; GPIOF_AFRH |= 0x00200000;
  #define PF13_AF03 GPIOF_AFRH &= 0xFF0FFFFF; GPIOF_AFRH |= 0x00300000;
  #define PF13_AF04 GPIOF_AFRH &= 0xFF0FFFFF; GPIOF_AFRH |= 0x00400000;
  #define PF13_AF05 GPIOF_AFRH &= 0xFF0FFFFF; GPIOF_AFRH |= 0x00500000;
  #define PF13_AF06 GPIOF_AFRH &= 0xFF0FFFFF; GPIOF_AFRH |= 0x00600000;
  #define PF13_AF07 GPIOF_AFRH &= 0xFF0FFFFF; GPIOF_AFRH |= 0x00700000;
  #define PF13_AF08 GPIOF_AFRH &= 0xFF0FFFFF; GPIOF_AFRH |= 0x00800000;
  #define PF13_AF09 GPIOF_AFRH &= 0xFF0FFFFF; GPIOF_AFRH |= 0x00900000;
  #define PF13_AF10 GPIOF_AFRH &= 0xFF0FFFFF; GPIOF_AFRH |= 0x00A00000;
  #define PF13_AF11 GPIOF_AFRH &= 0xFF0FFFFF; GPIOF_AFRH |= 0x00B00000;
  #define PF13_AF12 GPIOF_AFRH &= 0xFF0FFFFF; GPIOF_AFRH |= 0x00C00000;
  #define PF13_AF13 GPIOF_AFRH &= 0xFF0FFFFF; GPIOF_AFRH |= 0x00D00000;
  #define PF13_AF14 GPIOF_AFRH &= 0xFF0FFFFF; GPIOF_AFRH |= 0x00E00000;
  #define PF13_AF15 GPIOF_AFRH &= 0xFF0FFFFF; GPIOF_AFRH |= 0x00F00000;


  //--- PF14 alternate functions
  #define PF14_AF00 GPIOF_AFRH &= 0xF0FFFFFF; GPIOF_AFRH |= 0x00000000;
  #define PF14_AF01 GPIOF_AFRH &= 0xF0FFFFFF; GPIOF_AFRH |= 0x01000000;
  #define PF14_AF02 GPIOF_AFRH &= 0xF0FFFFFF; GPIOF_AFRH |= 0x02000000;
  #define PF14_AF03 GPIOF_AFRH &= 0xF0FFFFFF; GPIOF_AFRH |= 0x03000000;
  #define PF14_AF04 GPIOF_AFRH &= 0xF0FFFFFF; GPIOF_AFRH |= 0x04000000;
  #define PF14_AF05 GPIOF_AFRH &= 0xF0FFFFFF; GPIOF_AFRH |= 0x05000000;
  #define PF14_AF06 GPIOF_AFRH &= 0xF0FFFFFF; GPIOF_AFRH |= 0x06000000;
  #define PF14_AF07 GPIOF_AFRH &= 0xF0FFFFFF; GPIOF_AFRH |= 0x07000000;
  #define PF14_AF08 GPIOF_AFRH &= 0xF0FFFFFF; GPIOF_AFRH |= 0x08000000;
  #define PF14_AF09 GPIOF_AFRH &= 0xF0FFFFFF; GPIOF_AFRH |= 0x09000000;
  #define PF14_AF10 GPIOF_AFRH &= 0xF0FFFFFF; GPIOF_AFRH |= 0x0A000000;
  #define PF14_AF11 GPIOF_AFRH &= 0xF0FFFFFF; GPIOF_AFRH |= 0x0B000000;
  #define PF14_AF12 GPIOF_AFRH &= 0xF0FFFFFF; GPIOF_AFRH |= 0x0C000000;
  #define PF14_AF13 GPIOF_AFRH &= 0xF0FFFFFF; GPIOF_AFRH |= 0x0D000000;
  #define PF14_AF14 GPIOF_AFRH &= 0xF0FFFFFF; GPIOF_AFRH |= 0x0E000000;
  #define PF14_AF15 GPIOF_AFRH &= 0xF0FFFFFF; GPIOF_AFRH |= 0x0F000000;


  //--- PF15 alternate functions
  #define PF15_AF00 GPIOF_AFRH &= 0x0FFFFFFF; GPIOF_AFRH |= 0x00000000;
  #define PF15_AF01 GPIOF_AFRH &= 0x0FFFFFFF; GPIOF_AFRH |= 0x10000000;
  #define PF15_AF02 GPIOF_AFRH &= 0x0FFFFFFF; GPIOF_AFRH |= 0x20000000;
  #define PF15_AF03 GPIOF_AFRH &= 0x0FFFFFFF; GPIOF_AFRH |= 0x30000000;
  #define PF15_AF04 GPIOF_AFRH &= 0x0FFFFFFF; GPIOF_AFRH |= 0x40000000;
  #define PF15_AF05 GPIOF_AFRH &= 0x0FFFFFFF; GPIOF_AFRH |= 0x50000000;
  #define PF15_AF06 GPIOF_AFRH &= 0x0FFFFFFF; GPIOF_AFRH |= 0x60000000;
  #define PF15_AF07 GPIOF_AFRH &= 0x0FFFFFFF; GPIOF_AFRH |= 0x70000000;
  #define PF15_AF08 GPIOF_AFRH &= 0x0FFFFFFF; GPIOF_AFRH |= 0x80000000;
  #define PF15_AF09 GPIOF_AFRH &= 0x0FFFFFFF; GPIOF_AFRH |= 0x90000000;
  #define PF15_AF10 GPIOF_AFRH &= 0x0FFFFFFF; GPIOF_AFRH |= 0xA0000000;
  #define PF15_AF11 GPIOF_AFRH &= 0x0FFFFFFF; GPIOF_AFRH |= 0xB0000000;
  #define PF15_AF12 GPIOF_AFRH &= 0x0FFFFFFF; GPIOF_AFRH |= 0xC0000000;
  #define PF15_AF13 GPIOF_AFRH &= 0x0FFFFFFF; GPIOF_AFRH |= 0xD0000000;
  #define PF15_AF14 GPIOF_AFRH &= 0x0FFFFFFF; GPIOF_AFRH |= 0xE0000000;
  #define PF15_AF15 GPIOF_AFRH &= 0x0FFFFFFF; GPIOF_AFRH |= 0xF0000000;

  //------------------------------------------------------------------------------------------
  //  Pull Up Resistors
  //------------------------------------------------------------------------------------------

  //--- GPIOA pull up resistors
  #define PA00_PU GPIOA_PUPDR &= 0xFFFFFFFC; GPIOA_PUPDR |= 0x00000001;
  #define PA01_PU GPIOA_PUPDR &= 0xFFFFFFF3; GPIOA_PUPDR |= 0x00000004;
  #define PA02_PU GPIOA_PUPDR &= 0xFFFFFFCF; GPIOA_PUPDR |= 0x00000010;
  #define PA03_PU GPIOA_PUPDR &= 0xFFFFFF3F; GPIOA_PUPDR |= 0x00000040;
  #define PA04_PU GPIOA_PUPDR &= 0xFFFFFCFF; GPIOA_PUPDR |= 0x00000100;
  #define PA05_PU GPIOA_PUPDR &= 0xFFFFF3FF; GPIOA_PUPDR |= 0x00000400;
  #define PA06_PU GPIOA_PUPDR &= 0xFFFFCFFF; GPIOA_PUPDR |= 0x00001000;
  #define PA07_PU GPIOA_PUPDR &= 0xFFFF3FFF; GPIOA_PUPDR |= 0x00004000;
  #define PA08_PU GPIOA_PUPDR &= 0xFFFCFFFF; GPIOA_PUPDR |= 0x00010000;
  #define PA09_PU GPIOA_PUPDR &= 0xFFF3FFFF; GPIOA_PUPDR |= 0x00040000;
  #define PA10_PU GPIOA_PUPDR &= 0xFFCFFFFF; GPIOA_PUPDR |= 0x00100000;
  #define PA11_PU GPIOA_PUPDR &= 0xFF3FFFFF; GPIOA_PUPDR |= 0x00400000;
  #define PA12_PU GPIOA_PUPDR &= 0xFCFFFFFF; GPIOA_PUPDR |= 0x01000000;
  #define PA13_PU GPIOA_PUPDR &= 0xF3FFFFFF; GPIOA_PUPDR |= 0x04000000;
  #define PA14_PU GPIOA_PUPDR &= 0xCFFFFFFF; GPIOA_PUPDR |= 0x10000000;
  #define PA15_PU GPIOA_PUPDR &= 0x3FFFFFFF; GPIOA_PUPDR |= 0x40000000;

  //--- GPIOB pull up resistors
  #define PB00_PU GPIOB_PUPDR &= 0xFFFFFFFC; GPIOB_PUPDR |= 0x00000001;
  #define PB01_PU GPIOB_PUPDR &= 0xFFFFFFF3; GPIOB_PUPDR |= 0x00000004;
  #define PB02_PU GPIOB_PUPDR &= 0xFFFFFFCF; GPIOB_PUPDR |= 0x00000010;
  #define PB03_PU GPIOB_PUPDR &= 0xFFFFFF3F; GPIOB_PUPDR |= 0x00000040;
  #define PB04_PU GPIOB_PUPDR &= 0xFFFFFCFF; GPIOB_PUPDR |= 0x00000100;
  #define PB05_PU GPIOB_PUPDR &= 0xFFFFF3FF; GPIOB_PUPDR |= 0x00000400;
  #define PB06_PU GPIOB_PUPDR &= 0xFFFFCFFF; GPIOB_PUPDR |= 0x00001000;
  #define PB07_PU GPIOB_PUPDR &= 0xFFFF3FFF; GPIOB_PUPDR |= 0x00004000;
  #define PB08_PU GPIOB_PUPDR &= 0xFFFCFFFF; GPIOB_PUPDR |= 0x00010000;
  #define PB09_PU GPIOB_PUPDR &= 0xFFF3FFFF; GPIOB_PUPDR |= 0x00040000;
  #define PB10_PU GPIOB_PUPDR &= 0xFFCFFFFF; GPIOB_PUPDR |= 0x00100000;
  #define PB11_PU GPIOB_PUPDR &= 0xFF3FFFFF; GPIOB_PUPDR |= 0x00400000;
  #define PB12_PU GPIOB_PUPDR &= 0xFCFFFFFF; GPIOB_PUPDR |= 0x01000000;
  #define PB13_PU GPIOB_PUPDR &= 0xF3FFFFFF; GPIOB_PUPDR |= 0x04000000;
  #define PB14_PU GPIOB_PUPDR &= 0xCFFFFFFF; GPIOB_PUPDR |= 0x10000000;
  #define PB15_PU GPIOB_PUPDR &= 0x3FFFFFFF; GPIOB_PUPDR |= 0x40000000;

  //--- GPIOC pull up resistors
  #define PC00_PU GPIOC_PUPDR &= 0xFFFFFFFC; GPIOC_PUPDR |= 0x00000001;
  #define PC01_PU GPIOC_PUPDR &= 0xFFFFFFF3; GPIOC_PUPDR |= 0x00000004;
  #define PC02_PU GPIOC_PUPDR &= 0xFFFFFFCF; GPIOC_PUPDR |= 0x00000010;
  #define PC03_PU GPIOC_PUPDR &= 0xFFFFFF3F; GPIOC_PUPDR |= 0x00000040;
  #define PC04_PU GPIOC_PUPDR &= 0xFFFFFCFF; GPIOC_PUPDR |= 0x00000100;
  #define PC05_PU GPIOC_PUPDR &= 0xFFFFF3FF; GPIOC_PUPDR |= 0x00000400;
  #define PC06_PU GPIOC_PUPDR &= 0xFFFFCFFF; GPIOC_PUPDR |= 0x00001000;
  #define PC07_PU GPIOC_PUPDR &= 0xFFFF3FFF; GPIOC_PUPDR |= 0x00004000;
  #define PC08_PU GPIOC_PUPDR &= 0xFFFCFFFF; GPIOC_PUPDR |= 0x00010000;
  #define PC09_PU GPIOC_PUPDR &= 0xFFF3FFFF; GPIOC_PUPDR |= 0x00040000;
  #define PC10_PU GPIOC_PUPDR &= 0xFFCFFFFF; GPIOC_PUPDR |= 0x00100000;
  #define PC11_PU GPIOC_PUPDR &= 0xFF3FFFFF; GPIOC_PUPDR |= 0x00400000;
  #define PC12_PU GPIOC_PUPDR &= 0xFCFFFFFF; GPIOC_PUPDR |= 0x01000000;
  #define PC13_PU GPIOC_PUPDR &= 0xF3FFFFFF; GPIOC_PUPDR |= 0x04000000;
  #define PC14_PU GPIOC_PUPDR &= 0xCFFFFFFF; GPIOC_PUPDR |= 0x10000000;
  #define PC15_PU GPIOC_PUPDR &= 0x3FFFFFFF; GPIOC_PUPDR |= 0x40000000;

  //--- GPIOD pull up resistors
  #define PD00_PU GPIOD_PUPDR &= 0xFFFFFFFC; GPIOD_PUPDR |= 0x00000001;
  #define PD01_PU GPIOD_PUPDR &= 0xFFFFFFF3; GPIOD_PUPDR |= 0x00000004;
  #define PD02_PU GPIOD_PUPDR &= 0xFFFFFFCF; GPIOD_PUPDR |= 0x00000010;
  #define PD03_PU GPIOD_PUPDR &= 0xFFFFFF3F; GPIOD_PUPDR |= 0x00000040;
  #define PD04_PU GPIOD_PUPDR &= 0xFFFFFCFF; GPIOD_PUPDR |= 0x00000100;
  #define PD05_PU GPIOD_PUPDR &= 0xFFFFF3FF; GPIOD_PUPDR |= 0x00000400;
  #define PD06_PU GPIOD_PUPDR &= 0xFFFFCFFF; GPIOD_PUPDR |= 0x00001000;
  #define PD07_PU GPIOD_PUPDR &= 0xFFFF3FFF; GPIOD_PUPDR |= 0x00004000;
  #define PD08_PU GPIOD_PUPDR &= 0xFFFCFFFF; GPIOD_PUPDR |= 0x00010000;
  #define PD09_PU GPIOD_PUPDR &= 0xFFF3FFFF; GPIOD_PUPDR |= 0x00040000;
  #define PD10_PU GPIOD_PUPDR &= 0xFFCFFFFF; GPIOD_PUPDR |= 0x00100000;
  #define PD11_PU GPIOD_PUPDR &= 0xFF3FFFFF; GPIOD_PUPDR |= 0x00400000;
  #define PD12_PU GPIOD_PUPDR &= 0xFCFFFFFF; GPIOD_PUPDR |= 0x01000000;
  #define PD13_PU GPIOD_PUPDR &= 0xF3FFFFFF; GPIOD_PUPDR |= 0x04000000;
  #define PD14_PU GPIOD_PUPDR &= 0xCFFFFFFF; GPIOD_PUPDR |= 0x10000000;
  #define PD15_PU GPIOD_PUPDR &= 0x3FFFFFFF; GPIOD_PUPDR |= 0x40000000;

  //--- GPIOE pull up resistors
  #define PE00_PU GPIOE_PUPDR &= 0xFFFFFFFC; GPIOE_PUPDR |= 0x00000001;
  #define PE01_PU GPIOE_PUPDR &= 0xFFFFFFF3; GPIOE_PUPDR |= 0x00000004;
  #define PE02_PU GPIOE_PUPDR &= 0xFFFFFFCF; GPIOE_PUPDR |= 0x00000010;
  #define PE03_PU GPIOE_PUPDR &= 0xFFFFFF3F; GPIOE_PUPDR |= 0x00000040;
  #define PE04_PU GPIOE_PUPDR &= 0xFFFFFCFF; GPIOE_PUPDR |= 0x00000100;
  #define PE05_PU GPIOE_PUPDR &= 0xFFFFF3FF; GPIOE_PUPDR |= 0x00000400;
  #define PE06_PU GPIOE_PUPDR &= 0xFFFFCFFF; GPIOE_PUPDR |= 0x00001000;
  #define PE07_PU GPIOE_PUPDR &= 0xFFFF3FFF; GPIOE_PUPDR |= 0x00004000;
  #define PE08_PU GPIOE_PUPDR &= 0xFFFCFFFF; GPIOE_PUPDR |= 0x00010000;
  #define PE09_PU GPIOE_PUPDR &= 0xFFF3FFFF; GPIOE_PUPDR |= 0x00040000;
  #define PE10_PU GPIOE_PUPDR &= 0xFFCFFFFF; GPIOE_PUPDR |= 0x00100000;
  #define PE11_PU GPIOE_PUPDR &= 0xFF3FFFFF; GPIOE_PUPDR |= 0x00400000;
  #define PE12_PU GPIOE_PUPDR &= 0xFCFFFFFF; GPIOE_PUPDR |= 0x01000000;
  #define PE13_PU GPIOE_PUPDR &= 0xF3FFFFFF; GPIOE_PUPDR |= 0x04000000;
  #define PE14_PU GPIOE_PUPDR &= 0xCFFFFFFF; GPIOE_PUPDR |= 0x10000000;
  #define PE15_PU GPIOE_PUPDR &= 0x3FFFFFFF; GPIOE_PUPDR |= 0x40000000;

  //--- GPIOF pull up resistors
  #define PF00_PU GPIOF_PUPDR &= 0xFFFFFFFC; GPIOF_PUPDR |= 0x00000001;
  #define PF01_PU GPIOF_PUPDR &= 0xFFFFFFF3; GPIOF_PUPDR |= 0x00000004;
  #define PF02_PU GPIOF_PUPDR &= 0xFFFFFFCF; GPIOF_PUPDR |= 0x00000010;
  #define PF03_PU GPIOF_PUPDR &= 0xFFFFFF3F; GPIOF_PUPDR |= 0x00000040;
  #define PF04_PU GPIOF_PUPDR &= 0xFFFFFCFF; GPIOF_PUPDR |= 0x00000100;
  #define PF05_PU GPIOF_PUPDR &= 0xFFFFF3FF; GPIOF_PUPDR |= 0x00000400;
  #define PF06_PU GPIOF_PUPDR &= 0xFFFFCFFF; GPIOF_PUPDR |= 0x00001000;
  #define PF07_PU GPIOF_PUPDR &= 0xFFFF3FFF; GPIOF_PUPDR |= 0x00004000;
  #define PF08_PU GPIOF_PUPDR &= 0xFFFCFFFF; GPIOF_PUPDR |= 0x00010000;
  #define PF09_PU GPIOF_PUPDR &= 0xFFF3FFFF; GPIOF_PUPDR |= 0x00040000;
  #define PF10_PU GPIOF_PUPDR &= 0xFFCFFFFF; GPIOF_PUPDR |= 0x00100000;
  #define PF11_PU GPIOF_PUPDR &= 0xFF3FFFFF; GPIOF_PUPDR |= 0x00400000;
  #define PF12_PU GPIOF_PUPDR &= 0xFCFFFFFF; GPIOF_PUPDR |= 0x01000000;
  #define PF13_PU GPIOF_PUPDR &= 0xF3FFFFFF; GPIOF_PUPDR |= 0x04000000;
  #define PF14_PU GPIOF_PUPDR &= 0xCFFFFFFF; GPIOF_PUPDR |= 0x10000000;
  #define PF15_PU GPIOF_PUPDR &= 0x3FFFFFFF; GPIOF_PUPDR |= 0x40000000;

  //------------------------------------------------------------------------------------------
  //  Pull Down Resistors
  //------------------------------------------------------------------------------------------

  //--- GPIOA pull down resistors
  #define PA00_PD GPIOA_PUPDR &= 0xFFFFFFFC; GPIOA_PUPDR |= 0x00000002;
  #define PA01_PD GPIOA_PUPDR &= 0xFFFFFFF3; GPIOA_PUPDR |= 0x00000008;
  #define PA02_PD GPIOA_PUPDR &= 0xFFFFFFCF; GPIOA_PUPDR |= 0x00000020;
  #define PA03_PD GPIOA_PUPDR &= 0xFFFFFF3F; GPIOA_PUPDR |= 0x00000080;
  #define PA04_PD GPIOA_PUPDR &= 0xFFFFFCFF; GPIOA_PUPDR |= 0x00000200;
  #define PA05_PD GPIOA_PUPDR &= 0xFFFFF3FF; GPIOA_PUPDR |= 0x00000800;
  #define PA06_PD GPIOA_PUPDR &= 0xFFFFCFFF; GPIOA_PUPDR |= 0x00002000;
  #define PA07_PD GPIOA_PUPDR &= 0xFFFF3FFF; GPIOA_PUPDR |= 0x00008000;
  #define PA08_PD GPIOA_PUPDR &= 0xFFFCFFFF; GPIOA_PUPDR |= 0x00020000;
  #define PA09_PD GPIOA_PUPDR &= 0xFFF3FFFF; GPIOA_PUPDR |= 0x00080000;
  #define PA10_PD GPIOA_PUPDR &= 0xFFCFFFFF; GPIOA_PUPDR |= 0x00200000;
  #define PA11_PD GPIOA_PUPDR &= 0xFF3FFFFF; GPIOA_PUPDR |= 0x00800000;
  #define PA12_PD GPIOA_PUPDR &= 0xFCFFFFFF; GPIOA_PUPDR |= 0x02000000;
  #define PA13_PD GPIOA_PUPDR &= 0xF3FFFFFF; GPIOA_PUPDR |= 0x08000000;
  #define PA14_PD GPIOA_PUPDR &= 0xCFFFFFFF; GPIOA_PUPDR |= 0x20000000;
  #define PA15_PD GPIOA_PUPDR &= 0x3FFFFFFF; GPIOA_PUPDR |= 0x80000000;

  //--- GPIOB pull down resistors
  #define PB00_PD GPIOB_PUPDR &= 0xFFFFFFFC; GPIOB_PUPDR |= 0x00000002;
  #define PB01_PD GPIOB_PUPDR &= 0xFFFFFFF3; GPIOB_PUPDR |= 0x00000008;
  #define PB02_PD GPIOB_PUPDR &= 0xFFFFFFCF; GPIOB_PUPDR |= 0x00000020;
  #define PB03_PD GPIOB_PUPDR &= 0xFFFFFF3F; GPIOB_PUPDR |= 0x00000080;
  #define PB04_PD GPIOB_PUPDR &= 0xFFFFFCFF; GPIOB_PUPDR |= 0x00000200;
  #define PB05_PD GPIOB_PUPDR &= 0xFFFFF3FF; GPIOB_PUPDR |= 0x00000800;
  #define PB06_PD GPIOB_PUPDR &= 0xFFFFCFFF; GPIOB_PUPDR |= 0x00002000;
  #define PB07_PD GPIOB_PUPDR &= 0xFFFF3FFF; GPIOB_PUPDR |= 0x00008000;
  #define PB08_PD GPIOB_PUPDR &= 0xFFFCFFFF; GPIOB_PUPDR |= 0x00020000;
  #define PB09_PD GPIOB_PUPDR &= 0xFFF3FFFF; GPIOB_PUPDR |= 0x00080000;
  #define PB10_PD GPIOB_PUPDR &= 0xFFCFFFFF; GPIOB_PUPDR |= 0x00200000;
  #define PB11_PD GPIOB_PUPDR &= 0xFF3FFFFF; GPIOB_PUPDR |= 0x00800000;
  #define PB12_PD GPIOB_PUPDR &= 0xFCFFFFFF; GPIOB_PUPDR |= 0x02000000;
  #define PB13_PD GPIOB_PUPDR &= 0xF3FFFFFF; GPIOB_PUPDR |= 0x08000000;
  #define PB14_PD GPIOB_PUPDR &= 0xCFFFFFFF; GPIOB_PUPDR |= 0x20000000;
  #define PB15_PD GPIOB_PUPDR &= 0x3FFFFFFF; GPIOB_PUPDR |= 0x80000000;

  //--- GPIOC pull down resistors
  #define PC00_PD GPIOC_PUPDR &= 0xFFFFFFFC; GPIOC_PUPDR |= 0x00000002;
  #define PC01_PD GPIOC_PUPDR &= 0xFFFFFFF3; GPIOC_PUPDR |= 0x00000008;
  #define PC02_PD GPIOC_PUPDR &= 0xFFFFFFCF; GPIOC_PUPDR |= 0x00000020;
  #define PC03_PD GPIOC_PUPDR &= 0xFFFFFF3F; GPIOC_PUPDR |= 0x00000080;
  #define PC04_PD GPIOC_PUPDR &= 0xFFFFFCFF; GPIOC_PUPDR |= 0x00000200;
  #define PC05_PD GPIOC_PUPDR &= 0xFFFFF3FF; GPIOC_PUPDR |= 0x00000800;
  #define PC06_PD GPIOC_PUPDR &= 0xFFFFCFFF; GPIOC_PUPDR |= 0x00002000;
  #define PC07_PD GPIOC_PUPDR &= 0xFFFF3FFF; GPIOC_PUPDR |= 0x00008000;
  #define PC08_PD GPIOC_PUPDR &= 0xFFFCFFFF; GPIOC_PUPDR |= 0x00020000;
  #define PC09_PD GPIOC_PUPDR &= 0xFFF3FFFF; GPIOC_PUPDR |= 0x00080000;
  #define PC10_PD GPIOC_PUPDR &= 0xFFCFFFFF; GPIOC_PUPDR |= 0x00200000;
  #define PC11_PD GPIOC_PUPDR &= 0xFF3FFFFF; GPIOC_PUPDR |= 0x00800000;
  #define PC12_PD GPIOC_PUPDR &= 0xFCFFFFFF; GPIOC_PUPDR |= 0x02000000;
  #define PC13_PD GPIOC_PUPDR &= 0xF3FFFFFF; GPIOC_PUPDR |= 0x08000000;
  #define PC14_PD GPIOC_PUPDR &= 0xCFFFFFFF; GPIOC_PUPDR |= 0x20000000;
  #define PC15_PD GPIOC_PUPDR &= 0x3FFFFFFF; GPIOC_PUPDR |= 0x80000000;

  //--- GPIOD pull down resistors
  #define PD00_PD GPIOD_PUPDR &= 0xFFFFFFFC; GPIOD_PUPDR |= 0x00000002;
  #define PD01_PD GPIOD_PUPDR &= 0xFFFFFFF3; GPIOD_PUPDR |= 0x00000008;
  #define PD02_PD GPIOD_PUPDR &= 0xFFFFFFCF; GPIOD_PUPDR |= 0x00000020;
  #define PD03_PD GPIOD_PUPDR &= 0xFFFFFF3F; GPIOD_PUPDR |= 0x00000080;
  #define PD04_PD GPIOD_PUPDR &= 0xFFFFFCFF; GPIOD_PUPDR |= 0x00000200;
  #define PD05_PD GPIOD_PUPDR &= 0xFFFFF3FF; GPIOD_PUPDR |= 0x00000800;
  #define PD06_PD GPIOD_PUPDR &= 0xFFFFCFFF; GPIOD_PUPDR |= 0x00002000;
  #define PD07_PD GPIOD_PUPDR &= 0xFFFF3FFF; GPIOD_PUPDR |= 0x00008000;
  #define PD08_PD GPIOD_PUPDR &= 0xFFFCFFFF; GPIOD_PUPDR |= 0x00020000;
  #define PD09_PD GPIOD_PUPDR &= 0xFFF3FFFF; GPIOD_PUPDR |= 0x00080000;
  #define PD10_PD GPIOD_PUPDR &= 0xFFCFFFFF; GPIOD_PUPDR |= 0x00200000;
  #define PD11_PD GPIOD_PUPDR &= 0xFF3FFFFF; GPIOD_PUPDR |= 0x00800000;
  #define PD12_PD GPIOD_PUPDR &= 0xFCFFFFFF; GPIOD_PUPDR |= 0x02000000;
  #define PD13_PD GPIOD_PUPDR &= 0xF3FFFFFF; GPIOD_PUPDR |= 0x08000000;
  #define PD14_PD GPIOD_PUPDR &= 0xCFFFFFFF; GPIOD_PUPDR |= 0x20000000;
  #define PD15_PD GPIOD_PUPDR &= 0x3FFFFFFF; GPIOD_PUPDR |= 0x80000000;

  //--- GPIOE pull down resistors
  #define PE00_PD GPIOE_PUPDR &= 0xFFFFFFFC; GPIOE_PUPDR |= 0x00000002;
  #define PE01_PD GPIOE_PUPDR &= 0xFFFFFFF3; GPIOE_PUPDR |= 0x00000008;
  #define PE02_PD GPIOE_PUPDR &= 0xFFFFFFCF; GPIOE_PUPDR |= 0x00000020;
  #define PE03_PD GPIOE_PUPDR &= 0xFFFFFF3F; GPIOE_PUPDR |= 0x00000080;
  #define PE04_PD GPIOE_PUPDR &= 0xFFFFFCFF; GPIOE_PUPDR |= 0x00000200;
  #define PE05_PD GPIOE_PUPDR &= 0xFFFFF3FF; GPIOE_PUPDR |= 0x00000800;
  #define PE06_PD GPIOE_PUPDR &= 0xFFFFCFFF; GPIOE_PUPDR |= 0x00002000;
  #define PE07_PD GPIOE_PUPDR &= 0xFFFF3FFF; GPIOE_PUPDR |= 0x00008000;
  #define PE08_PD GPIOE_PUPDR &= 0xFFFCFFFF; GPIOE_PUPDR |= 0x00020000;
  #define PE09_PD GPIOE_PUPDR &= 0xFFF3FFFF; GPIOE_PUPDR |= 0x00080000;
  #define PE10_PD GPIOE_PUPDR &= 0xFFCFFFFF; GPIOE_PUPDR |= 0x00200000;
  #define PE11_PD GPIOE_PUPDR &= 0xFF3FFFFF; GPIOE_PUPDR |= 0x00800000;
  #define PE12_PD GPIOE_PUPDR &= 0xFCFFFFFF; GPIOE_PUPDR |= 0x02000000;
  #define PE13_PD GPIOE_PUPDR &= 0xF3FFFFFF; GPIOE_PUPDR |= 0x08000000;
  #define PE14_PD GPIOE_PUPDR &= 0xCFFFFFFF; GPIOE_PUPDR |= 0x20000000;
  #define PE15_PD GPIOE_PUPDR &= 0x3FFFFFFF; GPIOE_PUPDR |= 0x80000000;

  //--- GPIOF pull down resistors
  #define PF00_PD GPIOF_PUPDR &= 0xFFFFFFFC; GPIOF_PUPDR |= 0x00000002;
  #define PF01_PD GPIOF_PUPDR &= 0xFFFFFFF3; GPIOF_PUPDR |= 0x00000008;
  #define PF02_PD GPIOF_PUPDR &= 0xFFFFFFCF; GPIOF_PUPDR |= 0x00000020;
  #define PF03_PD GPIOF_PUPDR &= 0xFFFFFF3F; GPIOF_PUPDR |= 0x00000080;
  #define PF04_PD GPIOF_PUPDR &= 0xFFFFFCFF; GPIOF_PUPDR |= 0x00000200;
  #define PF05_PD GPIOF_PUPDR &= 0xFFFFF3FF; GPIOF_PUPDR |= 0x00000800;
  #define PF06_PD GPIOF_PUPDR &= 0xFFFFCFFF; GPIOF_PUPDR |= 0x00002000;
  #define PF07_PD GPIOF_PUPDR &= 0xFFFF3FFF; GPIOF_PUPDR |= 0x00008000;
  #define PF08_PD GPIOF_PUPDR &= 0xFFFCFFFF; GPIOF_PUPDR |= 0x00020000;
  #define PF09_PD GPIOF_PUPDR &= 0xFFF3FFFF; GPIOF_PUPDR |= 0x00080000;
  #define PF10_PD GPIOF_PUPDR &= 0xFFCFFFFF; GPIOF_PUPDR |= 0x00200000;
  #define PF11_PD GPIOF_PUPDR &= 0xFF3FFFFF; GPIOF_PUPDR |= 0x00800000;
  #define PF12_PD GPIOF_PUPDR &= 0xFCFFFFFF; GPIOF_PUPDR |= 0x02000000;
  #define PF13_PD GPIOF_PUPDR &= 0xF3FFFFFF; GPIOF_PUPDR |= 0x08000000;
  #define PF14_PD GPIOF_PUPDR &= 0xCFFFFFFF; GPIOF_PUPDR |= 0x20000000;
  #define PF15_PD GPIOF_PUPDR &= 0x3FFFFFFF; GPIOF_PUPDR |= 0x80000000;

  //------------------------------------------------------------------------------------------
  //  Disable PUPD Resistors
  //------------------------------------------------------------------------------------------

  //--- GPIOA disable PUPD resistors
  #define PA00_PUPDDIS GPIOA_PUPDR &= 0xFFFFFFFC;
  #define PA01_PUPDDIS GPIOA_PUPDR &= 0xFFFFFFF3;
  #define PA02_PUPDDIS GPIOA_PUPDR &= 0xFFFFFFCF;
  #define PA03_PUPDDIS GPIOA_PUPDR &= 0xFFFFFF3F;
  #define PA04_PUPDDIS GPIOA_PUPDR &= 0xFFFFFCFF;
  #define PA05_PUPDDIS GPIOA_PUPDR &= 0xFFFFF3FF;
  #define PA06_PUPDDIS GPIOA_PUPDR &= 0xFFFFCFFF;
  #define PA07_PUPDDIS GPIOA_PUPDR &= 0xFFFF3FFF;
  #define PA08_PUPDDIS GPIOA_PUPDR &= 0xFFFCFFFF;
  #define PA09_PUPDDIS GPIOA_PUPDR &= 0xFFF3FFFF;
  #define PA10_PUPDDIS GPIOA_PUPDR &= 0xFFCFFFFF;
  #define PA11_PUPDDIS GPIOA_PUPDR &= 0xFF3FFFFF;
  #define PA12_PUPDDIS GPIOA_PUPDR &= 0xFCFFFFFF;
  #define PA13_PUPDDIS GPIOA_PUPDR &= 0xF3FFFFFF;
  #define PA14_PUPDDIS GPIOA_PUPDR &= 0xCFFFFFFF;
  #define PA15_PUPDDIS GPIOA_PUPDR &= 0x3FFFFFFF;

  //--- GPIOB disable PUPD resistors
  #define PB00_PUPDDIS GPIOB_PUPDR &= 0xFFFFFFFC;
  #define PB01_PUPDDIS GPIOB_PUPDR &= 0xFFFFFFF3;
  #define PB02_PUPDDIS GPIOB_PUPDR &= 0xFFFFFFCF;
  #define PB03_PUPDDIS GPIOB_PUPDR &= 0xFFFFFF3F;
  #define PB04_PUPDDIS GPIOB_PUPDR &= 0xFFFFFCFF;
  #define PB05_PUPDDIS GPIOB_PUPDR &= 0xFFFFF3FF;
  #define PB06_PUPDDIS GPIOB_PUPDR &= 0xFFFFCFFF;
  #define PB07_PUPDDIS GPIOB_PUPDR &= 0xFFFF3FFF;
  #define PB08_PUPDDIS GPIOB_PUPDR &= 0xFFFCFFFF;
  #define PB09_PUPDDIS GPIOB_PUPDR &= 0xFFF3FFFF;
  #define PB10_PUPDDIS GPIOB_PUPDR &= 0xFFCFFFFF;
  #define PB11_PUPDDIS GPIOB_PUPDR &= 0xFF3FFFFF;
  #define PB12_PUPDDIS GPIOB_PUPDR &= 0xFCFFFFFF;
  #define PB13_PUPDDIS GPIOB_PUPDR &= 0xF3FFFFFF;
  #define PB14_PUPDDIS GPIOB_PUPDR &= 0xCFFFFFFF;
  #define PB15_PUPDDIS GPIOB_PUPDR &= 0x3FFFFFFF;

  //--- GPIOC disable PUPD resistors
  #define PC00_PUPDDIS GPIOC_PUPDR &= 0xFFFFFFFC;
  #define PC01_PUPDDIS GPIOC_PUPDR &= 0xFFFFFFF3;
  #define PC02_PUPDDIS GPIOC_PUPDR &= 0xFFFFFFCF;
  #define PC03_PUPDDIS GPIOC_PUPDR &= 0xFFFFFF3F;
  #define PC04_PUPDDIS GPIOC_PUPDR &= 0xFFFFFCFF;
  #define PC05_PUPDDIS GPIOC_PUPDR &= 0xFFFFF3FF;
  #define PC06_PUPDDIS GPIOC_PUPDR &= 0xFFFFCFFF;
  #define PC07_PUPDDIS GPIOC_PUPDR &= 0xFFFF3FFF;
  #define PC08_PUPDDIS GPIOC_PUPDR &= 0xFFFCFFFF;
  #define PC09_PUPDDIS GPIOC_PUPDR &= 0xFFF3FFFF;
  #define PC10_PUPDDIS GPIOC_PUPDR &= 0xFFCFFFFF;
  #define PC11_PUPDDIS GPIOC_PUPDR &= 0xFF3FFFFF;
  #define PC12_PUPDDIS GPIOC_PUPDR &= 0xFCFFFFFF;
  #define PC13_PUPDDIS GPIOC_PUPDR &= 0xF3FFFFFF;
  #define PC14_PUPDDIS GPIOC_PUPDR &= 0xCFFFFFFF;
  #define PC15_PUPDDIS GPIOC_PUPDR &= 0x3FFFFFFF;

  //--- GPIOD disable PUPD resistors
  #define PD00_PUPDDIS GPIOD_PUPDR &= 0xFFFFFFFC;
  #define PD01_PUPDDIS GPIOD_PUPDR &= 0xFFFFFFF3;
  #define PD02_PUPDDIS GPIOD_PUPDR &= 0xFFFFFFCF;
  #define PD03_PUPDDIS GPIOD_PUPDR &= 0xFFFFFF3F;
  #define PD04_PUPDDIS GPIOD_PUPDR &= 0xFFFFFCFF;
  #define PD05_PUPDDIS GPIOD_PUPDR &= 0xFFFFF3FF;
  #define PD06_PUPDDIS GPIOD_PUPDR &= 0xFFFFCFFF;
  #define PD07_PUPDDIS GPIOD_PUPDR &= 0xFFFF3FFF;
  #define PD08_PUPDDIS GPIOD_PUPDR &= 0xFFFCFFFF;
  #define PD09_PUPDDIS GPIOD_PUPDR &= 0xFFF3FFFF;
  #define PD10_PUPDDIS GPIOD_PUPDR &= 0xFFCFFFFF;
  #define PD11_PUPDDIS GPIOD_PUPDR &= 0xFF3FFFFF;
  #define PD12_PUPDDIS GPIOD_PUPDR &= 0xFCFFFFFF;
  #define PD13_PUPDDIS GPIOD_PUPDR &= 0xF3FFFFFF;
  #define PD14_PUPDDIS GPIOD_PUPDR &= 0xCFFFFFFF;
  #define PD15_PUPDDIS GPIOD_PUPDR &= 0x3FFFFFFF;

  //--- GPIOE disable PUPD resistors
  #define PE00_PUPDDIS GPIOE_PUPDR &= 0xFFFFFFFC;
  #define PE01_PUPDDIS GPIOE_PUPDR &= 0xFFFFFFF3;
  #define PE02_PUPDDIS GPIOE_PUPDR &= 0xFFFFFFCF;
  #define PE03_PUPDDIS GPIOE_PUPDR &= 0xFFFFFF3F;
  #define PE04_PUPDDIS GPIOE_PUPDR &= 0xFFFFFCFF;
  #define PE05_PUPDDIS GPIOE_PUPDR &= 0xFFFFF3FF;
  #define PE06_PUPDDIS GPIOE_PUPDR &= 0xFFFFCFFF;
  #define PE07_PUPDDIS GPIOE_PUPDR &= 0xFFFF3FFF;
  #define PE08_PUPDDIS GPIOE_PUPDR &= 0xFFFCFFFF;
  #define PE09_PUPDDIS GPIOE_PUPDR &= 0xFFF3FFFF;
  #define PE10_PUPDDIS GPIOE_PUPDR &= 0xFFCFFFFF;
  #define PE11_PUPDDIS GPIOE_PUPDR &= 0xFF3FFFFF;
  #define PE12_PUPDDIS GPIOE_PUPDR &= 0xFCFFFFFF;
  #define PE13_PUPDDIS GPIOE_PUPDR &= 0xF3FFFFFF;
  #define PE14_PUPDDIS GPIOE_PUPDR &= 0xCFFFFFFF;
  #define PE15_PUPDDIS GPIOE_PUPDR &= 0x3FFFFFFF;

  //--- GPIOF disable PUPD resistors
  #define PF00_PUPDDIS GPIOF_PUPDR &= 0xFFFFFFFC;
  #define PF01_PUPDDIS GPIOF_PUPDR &= 0xFFFFFFF3;
  #define PF02_PUPDDIS GPIOF_PUPDR &= 0xFFFFFFCF;
  #define PF03_PUPDDIS GPIOF_PUPDR &= 0xFFFFFF3F;
  #define PF04_PUPDDIS GPIOF_PUPDR &= 0xFFFFFCFF;
  #define PF05_PUPDDIS GPIOF_PUPDR &= 0xFFFFF3FF;
  #define PF06_PUPDDIS GPIOF_PUPDR &= 0xFFFFCFFF;
  #define PF07_PUPDDIS GPIOF_PUPDR &= 0xFFFF3FFF;
  #define PF08_PUPDDIS GPIOF_PUPDR &= 0xFFFCFFFF;
  #define PF09_PUPDDIS GPIOF_PUPDR &= 0xFFF3FFFF;
  #define PF10_PUPDDIS GPIOF_PUPDR &= 0xFFCFFFFF;
  #define PF11_PUPDDIS GPIOF_PUPDR &= 0xFF3FFFFF;
  #define PF12_PUPDDIS GPIOF_PUPDR &= 0xFCFFFFFF;
  #define PF13_PUPDDIS GPIOF_PUPDR &= 0xF3FFFFFF;
  #define PF14_PUPDDIS GPIOF_PUPDR &= 0xCFFFFFFF;
  #define PF15_PUPDDIS GPIOF_PUPDR &= 0x3FFFFFFF;

  //---------------------------------------------
  //  Speed adjustments for GPIO registers
  //---------------------------------------------

  //---------------------------------------------
  //  Low Speed registers
  //---------------------------------------------

  //--- GPIOA Low speed
  #define PA00_LS GPIOA_OSPEEDR &= 0xFFFFFFFC;
  #define PA01_LS GPIOA_OSPEEDR &= 0xFFFFFFF3;
  #define PA02_LS GPIOA_OSPEEDR &= 0xFFFFFFCF;
  #define PA03_LS GPIOA_OSPEEDR &= 0xFFFFFF3F;
  #define PA04_LS GPIOA_OSPEEDR &= 0xFFFFFCFF;
  #define PA05_LS GPIOA_OSPEEDR &= 0xFFFFF3FF;
  #define PA06_LS GPIOA_OSPEEDR &= 0xFFFFCFFF;
  #define PA07_LS GPIOA_OSPEEDR &= 0xFFFF3FFF;
  #define PA08_LS GPIOA_OSPEEDR &= 0xFFFCFFFF;
  #define PA09_LS GPIOA_OSPEEDR &= 0xFFF3FFFF;
  #define PA10_LS GPIOA_OSPEEDR &= 0xFFCFFFFF;
  #define PA11_LS GPIOA_OSPEEDR &= 0xFF3FFFFF;
  #define PA12_LS GPIOA_OSPEEDR &= 0xFCFFFFFF;
  #define PA13_LS GPIOA_OSPEEDR &= 0xF3FFFFFF;
  #define PA14_LS GPIOA_OSPEEDR &= 0xCFFFFFFF;
  #define PA15_LS GPIOA_OSPEEDR &= 0x3FFFFFFF;

  //--- GPIOB Low speed
  #define PB00_LS GPIOB_OSPEEDR &= 0xFFFFFFFC;
  #define PB01_LS GPIOB_OSPEEDR &= 0xFFFFFFF3;
  #define PB02_LS GPIOB_OSPEEDR &= 0xFFFFFFCF;
  #define PB03_LS GPIOB_OSPEEDR &= 0xFFFFFF3F;
  #define PB04_LS GPIOB_OSPEEDR &= 0xFFFFFCFF;
  #define PB05_LS GPIOB_OSPEEDR &= 0xFFFFF3FF;
  #define PB06_LS GPIOB_OSPEEDR &= 0xFFFFCFFF;
  #define PB07_LS GPIOB_OSPEEDR &= 0xFFFF3FFF;
  #define PB08_LS GPIOB_OSPEEDR &= 0xFFFCFFFF;
  #define PB09_LS GPIOB_OSPEEDR &= 0xFFF3FFFF;
  #define PB10_LS GPIOB_OSPEEDR &= 0xFFCFFFFF;
  #define PB11_LS GPIOB_OSPEEDR &= 0xFF3FFFFF;
  #define PB12_LS GPIOB_OSPEEDR &= 0xFCFFFFFF;
  #define PB13_LS GPIOB_OSPEEDR &= 0xF3FFFFFF;
  #define PB14_LS GPIOB_OSPEEDR &= 0xCFFFFFFF;
  #define PB15_LS GPIOB_OSPEEDR &= 0x3FFFFFFF;

  //--- GPIOC Low speed
  #define PC00_LS GPIOC_OSPEEDR &= 0xFFFFFFFC;
  #define PC01_LS GPIOC_OSPEEDR &= 0xFFFFFFF3;
  #define PC02_LS GPIOC_OSPEEDR &= 0xFFFFFFCF;
  #define PC03_LS GPIOC_OSPEEDR &= 0xFFFFFF3F;
  #define PC04_LS GPIOC_OSPEEDR &= 0xFFFFFCFF;
  #define PC05_LS GPIOC_OSPEEDR &= 0xFFFFF3FF;
  #define PC06_LS GPIOC_OSPEEDR &= 0xFFFFCFFF;
  #define PC07_LS GPIOC_OSPEEDR &= 0xFFFF3FFF;
  #define PC08_LS GPIOC_OSPEEDR &= 0xFFFCFFFF;
  #define PC09_LS GPIOC_OSPEEDR &= 0xFFF3FFFF;
  #define PC10_LS GPIOC_OSPEEDR &= 0xFFCFFFFF;
  #define PC11_LS GPIOC_OSPEEDR &= 0xFF3FFFFF;
  #define PC12_LS GPIOC_OSPEEDR &= 0xFCFFFFFF;
  #define PC13_LS GPIOC_OSPEEDR &= 0xF3FFFFFF;
  #define PC14_LS GPIOC_OSPEEDR &= 0xCFFFFFFF;
  #define PC15_LS GPIOC_OSPEEDR &= 0x3FFFFFFF;

  //--- GPIOD Low speed
  #define PD00_LS GPIOD_OSPEEDR &= 0xFFFFFFFC;
  #define PD01_LS GPIOD_OSPEEDR &= 0xFFFFFFF3;
  #define PD02_LS GPIOD_OSPEEDR &= 0xFFFFFFCF;
  #define PD03_LS GPIOD_OSPEEDR &= 0xFFFFFF3F;
  #define PD04_LS GPIOD_OSPEEDR &= 0xFFFFFCFF;
  #define PD05_LS GPIOD_OSPEEDR &= 0xFFFFF3FF;
  #define PD06_LS GPIOD_OSPEEDR &= 0xFFFFCFFF;
  #define PD07_LS GPIOD_OSPEEDR &= 0xFFFF3FFF;
  #define PD08_LS GPIOD_OSPEEDR &= 0xFFFCFFFF;
  #define PD09_LS GPIOD_OSPEEDR &= 0xFFF3FFFF;
  #define PD10_LS GPIOD_OSPEEDR &= 0xFFCFFFFF;
  #define PD11_LS GPIOD_OSPEEDR &= 0xFF3FFFFF;
  #define PD12_LS GPIOD_OSPEEDR &= 0xFCFFFFFF;
  #define PD13_LS GPIOD_OSPEEDR &= 0xF3FFFFFF;
  #define PD14_LS GPIOD_OSPEEDR &= 0xCFFFFFFF;
  #define PD15_LS GPIOD_OSPEEDR &= 0x3FFFFFFF;

  //--- GPIOE Low speed
  #define PE00_LS GPIOE_OSPEEDR &= 0xFFFFFFFC;
  #define PE01_LS GPIOE_OSPEEDR &= 0xFFFFFFF3;
  #define PE02_LS GPIOE_OSPEEDR &= 0xFFFFFFCF;
  #define PE03_LS GPIOE_OSPEEDR &= 0xFFFFFF3F;
  #define PE04_LS GPIOE_OSPEEDR &= 0xFFFFFCFF;
  #define PE05_LS GPIOE_OSPEEDR &= 0xFFFFF3FF;
  #define PE06_LS GPIOE_OSPEEDR &= 0xFFFFCFFF;
  #define PE07_LS GPIOE_OSPEEDR &= 0xFFFF3FFF;
  #define PE08_LS GPIOE_OSPEEDR &= 0xFFFCFFFF;
  #define PE09_LS GPIOE_OSPEEDR &= 0xFFF3FFFF;
  #define PE10_LS GPIOE_OSPEEDR &= 0xFFCFFFFF;
  #define PE11_LS GPIOE_OSPEEDR &= 0xFF3FFFFF;
  #define PE12_LS GPIOE_OSPEEDR &= 0xFCFFFFFF;
  #define PE13_LS GPIOE_OSPEEDR &= 0xF3FFFFFF;
  #define PE14_LS GPIOE_OSPEEDR &= 0xCFFFFFFF;
  #define PE15_LS GPIOE_OSPEEDR &= 0x3FFFFFFF;

  //--- GPIOF Low speed
  #define PF00_LS GPIOF_OSPEEDR &= 0xFFFFFFFC;
  #define PF01_LS GPIOF_OSPEEDR &= 0xFFFFFFF3;
  #define PF02_LS GPIOF_OSPEEDR &= 0xFFFFFFCF;
  #define PF03_LS GPIOF_OSPEEDR &= 0xFFFFFF3F;
  #define PF04_LS GPIOF_OSPEEDR &= 0xFFFFFCFF;
  #define PF05_LS GPIOF_OSPEEDR &= 0xFFFFF3FF;
  #define PF06_LS GPIOF_OSPEEDR &= 0xFFFFCFFF;
  #define PF07_LS GPIOF_OSPEEDR &= 0xFFFF3FFF;
  #define PF08_LS GPIOF_OSPEEDR &= 0xFFFCFFFF;
  #define PF09_LS GPIOF_OSPEEDR &= 0xFFF3FFFF;
  #define PF10_LS GPIOF_OSPEEDR &= 0xFFCFFFFF;
  #define PF11_LS GPIOF_OSPEEDR &= 0xFF3FFFFF;
  #define PF12_LS GPIOF_OSPEEDR &= 0xFCFFFFFF;
  #define PF13_LS GPIOF_OSPEEDR &= 0xF3FFFFFF;
  #define PF14_LS GPIOF_OSPEEDR &= 0xCFFFFFFF;
  #define PF15_LS GPIOF_OSPEEDR &= 0x3FFFFFFF;

  //---------------------------------------------
  //  Medium Speed registers
  //---------------------------------------------

  //--- GPIOA Medium speed
  #define PA00_MS GPIOA_OSPEEDR &= 0xFFFFFFFC; GPIOA_OSPEEDR |= 0x00000001;
  #define PA01_MS GPIOA_OSPEEDR &= 0xFFFFFFF3; GPIOA_OSPEEDR |= 0x00000004;
  #define PA02_MS GPIOA_OSPEEDR &= 0xFFFFFFCF; GPIOA_OSPEEDR |= 0x00000010;
  #define PA03_MS GPIOA_OSPEEDR &= 0xFFFFFF3F; GPIOA_OSPEEDR |= 0x00000040;
  #define PA04_MS GPIOA_OSPEEDR &= 0xFFFFFCFF; GPIOA_OSPEEDR |= 0x00000100;
  #define PA05_MS GPIOA_OSPEEDR &= 0xFFFFF3FF; GPIOA_OSPEEDR |= 0x00000400;
  #define PA06_MS GPIOA_OSPEEDR &= 0xFFFFCFFF; GPIOA_OSPEEDR |= 0x00001000;
  #define PA07_MS GPIOA_OSPEEDR &= 0xFFFF3FFF; GPIOA_OSPEEDR |= 0x00004000;
  #define PA08_MS GPIOA_OSPEEDR &= 0xFFFCFFFF; GPIOA_OSPEEDR |= 0x00010000;
  #define PA09_MS GPIOA_OSPEEDR &= 0xFFF3FFFF; GPIOA_OSPEEDR |= 0x00040000;
  #define PA10_MS GPIOA_OSPEEDR &= 0xFFCFFFFF; GPIOA_OSPEEDR |= 0x00100000;
  #define PA11_MS GPIOA_OSPEEDR &= 0xFF3FFFFF; GPIOA_OSPEEDR |= 0x00400000;
  #define PA12_MS GPIOA_OSPEEDR &= 0xFCFFFFFF; GPIOA_OSPEEDR |= 0x01000000;
  #define PA13_MS GPIOA_OSPEEDR &= 0xF3FFFFFF; GPIOA_OSPEEDR |= 0x04000000;
  #define PA14_MS GPIOA_OSPEEDR &= 0xCFFFFFFF; GPIOA_OSPEEDR |= 0x10000000;
  #define PA15_MS GPIOA_OSPEEDR &= 0x3FFFFFFF; GPIOA_OSPEEDR |= 0x40000000;

  //--- GPIOB Medium speed
  #define PB00_MS GPIOB_OSPEEDR &= 0xFFFFFFFC; GPIOB_OSPEEDR |= 0x00000001;
  #define PB01_MS GPIOB_OSPEEDR &= 0xFFFFFFF3; GPIOB_OSPEEDR |= 0x00000004;
  #define PB02_MS GPIOB_OSPEEDR &= 0xFFFFFFCF; GPIOB_OSPEEDR |= 0x00000010;
  #define PB03_MS GPIOB_OSPEEDR &= 0xFFFFFF3F; GPIOB_OSPEEDR |= 0x00000040;
  #define PB04_MS GPIOB_OSPEEDR &= 0xFFFFFCFF; GPIOB_OSPEEDR |= 0x00000100;
  #define PB05_MS GPIOB_OSPEEDR &= 0xFFFFF3FF; GPIOB_OSPEEDR |= 0x00000400;
  #define PB06_MS GPIOB_OSPEEDR &= 0xFFFFCFFF; GPIOB_OSPEEDR |= 0x00001000;
  #define PB07_MS GPIOB_OSPEEDR &= 0xFFFF3FFF; GPIOB_OSPEEDR |= 0x00004000;
  #define PB08_MS GPIOB_OSPEEDR &= 0xFFFCFFFF; GPIOB_OSPEEDR |= 0x00010000;
  #define PB09_MS GPIOB_OSPEEDR &= 0xFFF3FFFF; GPIOB_OSPEEDR |= 0x00040000;
  #define PB10_MS GPIOB_OSPEEDR &= 0xFFCFFFFF; GPIOB_OSPEEDR |= 0x00100000;
  #define PB11_MS GPIOB_OSPEEDR &= 0xFF3FFFFF; GPIOB_OSPEEDR |= 0x00400000;
  #define PB12_MS GPIOB_OSPEEDR &= 0xFCFFFFFF; GPIOB_OSPEEDR |= 0x01000000;
  #define PB13_MS GPIOB_OSPEEDR &= 0xF3FFFFFF; GPIOB_OSPEEDR |= 0x04000000;
  #define PB14_MS GPIOB_OSPEEDR &= 0xCFFFFFFF; GPIOB_OSPEEDR |= 0x10000000;
  #define PB15_MS GPIOB_OSPEEDR &= 0x3FFFFFFF; GPIOB_OSPEEDR |= 0x40000000;

  //--- GPIOC Medium speed
  #define PC00_MS GPIOC_OSPEEDR &= 0xFFFFFFFC; GPIOC_OSPEEDR |= 0x00000001;
  #define PC01_MS GPIOC_OSPEEDR &= 0xFFFFFFF3; GPIOC_OSPEEDR |= 0x00000004;
  #define PC02_MS GPIOC_OSPEEDR &= 0xFFFFFFCF; GPIOC_OSPEEDR |= 0x00000010;
  #define PC03_MS GPIOC_OSPEEDR &= 0xFFFFFF3F; GPIOC_OSPEEDR |= 0x00000040;
  #define PC04_MS GPIOC_OSPEEDR &= 0xFFFFFCFF; GPIOC_OSPEEDR |= 0x00000100;
  #define PC05_MS GPIOC_OSPEEDR &= 0xFFFFF3FF; GPIOC_OSPEEDR |= 0x00000400;
  #define PC06_MS GPIOC_OSPEEDR &= 0xFFFFCFFF; GPIOC_OSPEEDR |= 0x00001000;
  #define PC07_MS GPIOC_OSPEEDR &= 0xFFFF3FFF; GPIOC_OSPEEDR |= 0x00004000;
  #define PC08_MS GPIOC_OSPEEDR &= 0xFFFCFFFF; GPIOC_OSPEEDR |= 0x00010000;
  #define PC09_MS GPIOC_OSPEEDR &= 0xFFF3FFFF; GPIOC_OSPEEDR |= 0x00040000;
  #define PC10_MS GPIOC_OSPEEDR &= 0xFFCFFFFF; GPIOC_OSPEEDR |= 0x00100000;
  #define PC11_MS GPIOC_OSPEEDR &= 0xFF3FFFFF; GPIOC_OSPEEDR |= 0x00400000;
  #define PC12_MS GPIOC_OSPEEDR &= 0xFCFFFFFF; GPIOC_OSPEEDR |= 0x01000000;
  #define PC13_MS GPIOC_OSPEEDR &= 0xF3FFFFFF; GPIOC_OSPEEDR |= 0x04000000;
  #define PC14_MS GPIOC_OSPEEDR &= 0xCFFFFFFF; GPIOC_OSPEEDR |= 0x10000000;
  #define PC15_MS GPIOC_OSPEEDR &= 0x3FFFFFFF; GPIOC_OSPEEDR |= 0x40000000;

  //--- GPIOD Medium speed
  #define PD00_MS GPIOD_OSPEEDR &= 0xFFFFFFFC; GPIOD_OSPEEDR |= 0x00000001;
  #define PD01_MS GPIOD_OSPEEDR &= 0xFFFFFFF3; GPIOD_OSPEEDR |= 0x00000004;
  #define PD02_MS GPIOD_OSPEEDR &= 0xFFFFFFCF; GPIOD_OSPEEDR |= 0x00000010;
  #define PD03_MS GPIOD_OSPEEDR &= 0xFFFFFF3F; GPIOD_OSPEEDR |= 0x00000040;
  #define PD04_MS GPIOD_OSPEEDR &= 0xFFFFFCFF; GPIOD_OSPEEDR |= 0x00000100;
  #define PD05_MS GPIOD_OSPEEDR &= 0xFFFFF3FF; GPIOD_OSPEEDR |= 0x00000400;
  #define PD06_MS GPIOD_OSPEEDR &= 0xFFFFCFFF; GPIOD_OSPEEDR |= 0x00001000;
  #define PD07_MS GPIOD_OSPEEDR &= 0xFFFF3FFF; GPIOD_OSPEEDR |= 0x00004000;
  #define PD08_MS GPIOD_OSPEEDR &= 0xFFFCFFFF; GPIOD_OSPEEDR |= 0x00010000;
  #define PD09_MS GPIOD_OSPEEDR &= 0xFFF3FFFF; GPIOD_OSPEEDR |= 0x00040000;
  #define PD10_MS GPIOD_OSPEEDR &= 0xFFCFFFFF; GPIOD_OSPEEDR |= 0x00100000;
  #define PD11_MS GPIOD_OSPEEDR &= 0xFF3FFFFF; GPIOD_OSPEEDR |= 0x00400000;
  #define PD12_MS GPIOD_OSPEEDR &= 0xFCFFFFFF; GPIOD_OSPEEDR |= 0x01000000;
  #define PD13_MS GPIOD_OSPEEDR &= 0xF3FFFFFF; GPIOD_OSPEEDR |= 0x04000000;
  #define PD14_MS GPIOD_OSPEEDR &= 0xCFFFFFFF; GPIOD_OSPEEDR |= 0x10000000;
  #define PD15_MS GPIOD_OSPEEDR &= 0x3FFFFFFF; GPIOD_OSPEEDR |= 0x40000000;

  //--- GPIOE Medium speed
  #define PE00_MS GPIOE_OSPEEDR &= 0xFFFFFFFC; GPIOE_OSPEEDR |= 0x00000001;
  #define PE01_MS GPIOE_OSPEEDR &= 0xFFFFFFF3; GPIOE_OSPEEDR |= 0x00000004;
  #define PE02_MS GPIOE_OSPEEDR &= 0xFFFFFFCF; GPIOE_OSPEEDR |= 0x00000010;
  #define PE03_MS GPIOE_OSPEEDR &= 0xFFFFFF3F; GPIOE_OSPEEDR |= 0x00000040;
  #define PE04_MS GPIOE_OSPEEDR &= 0xFFFFFCFF; GPIOE_OSPEEDR |= 0x00000100;
  #define PE05_MS GPIOE_OSPEEDR &= 0xFFFFF3FF; GPIOE_OSPEEDR |= 0x00000400;
  #define PE06_MS GPIOE_OSPEEDR &= 0xFFFFCFFF; GPIOE_OSPEEDR |= 0x00001000;
  #define PE07_MS GPIOE_OSPEEDR &= 0xFFFF3FFF; GPIOE_OSPEEDR |= 0x00004000;
  #define PE08_MS GPIOE_OSPEEDR &= 0xFFFCFFFF; GPIOE_OSPEEDR |= 0x00010000;
  #define PE09_MS GPIOE_OSPEEDR &= 0xFFF3FFFF; GPIOE_OSPEEDR |= 0x00040000;
  #define PE10_MS GPIOE_OSPEEDR &= 0xFFCFFFFF; GPIOE_OSPEEDR |= 0x00100000;
  #define PE11_MS GPIOE_OSPEEDR &= 0xFF3FFFFF; GPIOE_OSPEEDR |= 0x00400000;
  #define PE12_MS GPIOE_OSPEEDR &= 0xFCFFFFFF; GPIOE_OSPEEDR |= 0x01000000;
  #define PE13_MS GPIOE_OSPEEDR &= 0xF3FFFFFF; GPIOE_OSPEEDR |= 0x04000000;
  #define PE14_MS GPIOE_OSPEEDR &= 0xCFFFFFFF; GPIOE_OSPEEDR |= 0x10000000;
  #define PE15_MS GPIOE_OSPEEDR &= 0x3FFFFFFF; GPIOE_OSPEEDR |= 0x40000000;

  //--- GPIOF Medium speed
  #define PF00_MS GPIOF_OSPEEDR &= 0xFFFFFFFC; GPIOF_OSPEEDR |= 0x00000001;
  #define PF01_MS GPIOF_OSPEEDR &= 0xFFFFFFF3; GPIOF_OSPEEDR |= 0x00000004;
  #define PF02_MS GPIOF_OSPEEDR &= 0xFFFFFFCF; GPIOF_OSPEEDR |= 0x00000010;
  #define PF03_MS GPIOF_OSPEEDR &= 0xFFFFFF3F; GPIOF_OSPEEDR |= 0x00000040;
  #define PF04_MS GPIOF_OSPEEDR &= 0xFFFFFCFF; GPIOF_OSPEEDR |= 0x00000100;
  #define PF05_MS GPIOF_OSPEEDR &= 0xFFFFF3FF; GPIOF_OSPEEDR |= 0x00000400;
  #define PF06_MS GPIOF_OSPEEDR &= 0xFFFFCFFF; GPIOF_OSPEEDR |= 0x00001000;
  #define PF07_MS GPIOF_OSPEEDR &= 0xFFFF3FFF; GPIOF_OSPEEDR |= 0x00004000;
  #define PF08_MS GPIOF_OSPEEDR &= 0xFFFCFFFF; GPIOF_OSPEEDR |= 0x00010000;
  #define PF09_MS GPIOF_OSPEEDR &= 0xFFF3FFFF; GPIOF_OSPEEDR |= 0x00040000;
  #define PF10_MS GPIOF_OSPEEDR &= 0xFFCFFFFF; GPIOF_OSPEEDR |= 0x00100000;
  #define PF11_MS GPIOF_OSPEEDR &= 0xFF3FFFFF; GPIOF_OSPEEDR |= 0x00400000;
  #define PF12_MS GPIOF_OSPEEDR &= 0xFCFFFFFF; GPIOF_OSPEEDR |= 0x01000000;
  #define PF13_MS GPIOF_OSPEEDR &= 0xF3FFFFFF; GPIOF_OSPEEDR |= 0x04000000;
  #define PF14_MS GPIOF_OSPEEDR &= 0xCFFFFFFF; GPIOF_OSPEEDR |= 0x10000000;
  #define PF15_MS GPIOF_OSPEEDR &= 0x3FFFFFFF; GPIOF_OSPEEDR |= 0x40000000;

  //---------------------------------------------
  //  High Speed registers
  //---------------------------------------------

  //--- GPIOA High speed
  #define PA00_HS GPIOA_OSPEEDR &= 0xFFFFFFFC; GPIOA_OSPEEDR |= 0x00000002;
  #define PA01_HS GPIOA_OSPEEDR &= 0xFFFFFFF3; GPIOA_OSPEEDR |= 0x00000008;
  #define PA02_HS GPIOA_OSPEEDR &= 0xFFFFFFCF; GPIOA_OSPEEDR |= 0x00000020;
  #define PA03_HS GPIOA_OSPEEDR &= 0xFFFFFF3F; GPIOA_OSPEEDR |= 0x00000080;
  #define PA04_HS GPIOA_OSPEEDR &= 0xFFFFFCFF; GPIOA_OSPEEDR |= 0x00000200;
  #define PA05_HS GPIOA_OSPEEDR &= 0xFFFFF3FF; GPIOA_OSPEEDR |= 0x00000800;
  #define PA06_HS GPIOA_OSPEEDR &= 0xFFFFCFFF; GPIOA_OSPEEDR |= 0x00002000;
  #define PA07_HS GPIOA_OSPEEDR &= 0xFFFF3FFF; GPIOA_OSPEEDR |= 0x00008000;
  #define PA08_HS GPIOA_OSPEEDR &= 0xFFFCFFFF; GPIOA_OSPEEDR |= 0x00020000;
  #define PA09_HS GPIOA_OSPEEDR &= 0xFFF3FFFF; GPIOA_OSPEEDR |= 0x00080000;
  #define PA10_HS GPIOA_OSPEEDR &= 0xFFCFFFFF; GPIOA_OSPEEDR |= 0x00200000;
  #define PA11_HS GPIOA_OSPEEDR &= 0xFF3FFFFF; GPIOA_OSPEEDR |= 0x00800000;
  #define PA12_HS GPIOA_OSPEEDR &= 0xFCFFFFFF; GPIOA_OSPEEDR |= 0x02000000;
  #define PA13_HS GPIOA_OSPEEDR &= 0xF3FFFFFF; GPIOA_OSPEEDR |= 0x08000000;
  #define PA14_HS GPIOA_OSPEEDR &= 0xCFFFFFFF; GPIOA_OSPEEDR |= 0x20000000;
  #define PA15_HS GPIOA_OSPEEDR &= 0x3FFFFFFF; GPIOA_OSPEEDR |= 0x80000000;

  //--- BPIOB High speed
  #define PB00_HS GPIOB_OSPEEDR &= 0xFFFFFFFC; GPIOB_OSPEEDR |= 0x00000002;
  #define PB01_HS GPIOB_OSPEEDR &= 0xFFFFFFF3; GPIOB_OSPEEDR |= 0x00000008;
  #define PB02_HS GPIOB_OSPEEDR &= 0xFFFFFFCF; GPIOB_OSPEEDR |= 0x00000020;
  #define PB03_HS GPIOB_OSPEEDR &= 0xFFFFFF3F; GPIOB_OSPEEDR |= 0x00000080;
  #define PB04_HS GPIOB_OSPEEDR &= 0xFFFFFCFF; GPIOB_OSPEEDR |= 0x00000200;
  #define PB05_HS GPIOB_OSPEEDR &= 0xFFFFF3FF; GPIOB_OSPEEDR |= 0x00000800;
  #define PB06_HS GPIOB_OSPEEDR &= 0xFFFFCFFF; GPIOB_OSPEEDR |= 0x00002000;
  #define PB07_HS GPIOB_OSPEEDR &= 0xFFFF3FFF; GPIOB_OSPEEDR |= 0x00008000;
  #define PB08_HS GPIOB_OSPEEDR &= 0xFFFCFFFF; GPIOB_OSPEEDR |= 0x00020000;
  #define PB09_HS GPIOB_OSPEEDR &= 0xFFF3FFFF; GPIOB_OSPEEDR |= 0x00080000;
  #define PB10_HS GPIOB_OSPEEDR &= 0xFFCFFFFF; GPIOB_OSPEEDR |= 0x00200000;
  #define PB11_HS GPIOB_OSPEEDR &= 0xFF3FFFFF; GPIOB_OSPEEDR |= 0x00800000;
  #define PB12_HS GPIOB_OSPEEDR &= 0xFCFFFFFF; GPIOB_OSPEEDR |= 0x02000000;
  #define PB13_HS GPIOB_OSPEEDR &= 0xF3FFFFFF; GPIOB_OSPEEDR |= 0x08000000;
  #define PB14_HS GPIOB_OSPEEDR &= 0xCFFFFFFF; GPIOB_OSPEEDR |= 0x20000000;
  #define PB15_HS GPIOB_OSPEEDR &= 0x3FFFFFFF; GPIOB_OSPEEDR |= 0x80000000;

  //--- GPIOC High speed
  #define PC00_HS GPIOC_OSPEEDR &= 0xFFFFFFFC; GPIOC_OSPEEDR |= 0x00000002;
  #define PC01_HS GPIOC_OSPEEDR &= 0xFFFFFFF3; GPIOC_OSPEEDR |= 0x00000008;
  #define PC02_HS GPIOC_OSPEEDR &= 0xFFFFFFCF; GPIOC_OSPEEDR |= 0x00000020;
  #define PC03_HS GPIOC_OSPEEDR &= 0xFFFFFF3F; GPIOC_OSPEEDR |= 0x00000080;
  #define PC04_HS GPIOC_OSPEEDR &= 0xFFFFFCFF; GPIOC_OSPEEDR |= 0x00000200;
  #define PC05_HS GPIOC_OSPEEDR &= 0xFFFFF3FF; GPIOC_OSPEEDR |= 0x00000800;
  #define PC06_HS GPIOC_OSPEEDR &= 0xFFFFCFFF; GPIOC_OSPEEDR |= 0x00002000;
  #define PC07_HS GPIOC_OSPEEDR &= 0xFFFF3FFF; GPIOC_OSPEEDR |= 0x00008000;
  #define PC08_HS GPIOC_OSPEEDR &= 0xFFFCFFFF; GPIOC_OSPEEDR |= 0x00020000;
  #define PC09_HS GPIOC_OSPEEDR &= 0xFFF3FFFF; GPIOC_OSPEEDR |= 0x00080000;
  #define PC10_HS GPIOC_OSPEEDR &= 0xFFCFFFFF; GPIOC_OSPEEDR |= 0x00200000;
  #define PC11_HS GPIOC_OSPEEDR &= 0xFF3FFFFF; GPIOC_OSPEEDR |= 0x00800000;
  #define PC12_HS GPIOC_OSPEEDR &= 0xFCFFFFFF; GPIOC_OSPEEDR |= 0x02000000;
  #define PC13_HS GPIOC_OSPEEDR &= 0xF3FFFFFF; GPIOC_OSPEEDR |= 0x08000000;
  #define PC14_HS GPIOC_OSPEEDR &= 0xCFFFFFFF; GPIOC_OSPEEDR |= 0x20000000;
  #define PC15_HS GPIOC_OSPEEDR &= 0x3FFFFFFF; GPIOC_OSPEEDR |= 0x80000000;

  //--- GPIOD High speed
  #define PD00_HS GPIOD_OSPEEDR &= 0xFFFFFFFC; GPIOD_OSPEEDR |= 0x00000002;
  #define PD01_HS GPIOD_OSPEEDR &= 0xFFFFFFF3; GPIOD_OSPEEDR |= 0x00000008;
  #define PD02_HS GPIOD_OSPEEDR &= 0xFFFFFFCF; GPIOD_OSPEEDR |= 0x00000020;
  #define PD03_HS GPIOD_OSPEEDR &= 0xFFFFFF3F; GPIOD_OSPEEDR |= 0x00000080;
  #define PD04_HS GPIOD_OSPEEDR &= 0xFFFFFCFF; GPIOD_OSPEEDR |= 0x00000200;
  #define PD05_HS GPIOD_OSPEEDR &= 0xFFFFF3FF; GPIOD_OSPEEDR |= 0x00000800;
  #define PD06_HS GPIOD_OSPEEDR &= 0xFFFFCFFF; GPIOD_OSPEEDR |= 0x00002000;
  #define PD07_HS GPIOD_OSPEEDR &= 0xFFFF3FFF; GPIOD_OSPEEDR |= 0x00008000;
  #define PD08_HS GPIOD_OSPEEDR &= 0xFFFCFFFF; GPIOD_OSPEEDR |= 0x00020000;
  #define PD09_HS GPIOD_OSPEEDR &= 0xFFF3FFFF; GPIOD_OSPEEDR |= 0x00080000;
  #define PD10_HS GPIOD_OSPEEDR &= 0xFFCFFFFF; GPIOD_OSPEEDR |= 0x00200000;
  #define PD11_HS GPIOD_OSPEEDR &= 0xFF3FFFFF; GPIOD_OSPEEDR |= 0x00800000;
  #define PD12_HS GPIOD_OSPEEDR &= 0xFCFFFFFF; GPIOD_OSPEEDR |= 0x02000000;
  #define PD13_HS GPIOD_OSPEEDR &= 0xF3FFFFFF; GPIOD_OSPEEDR |= 0x08000000;
  #define PD14_HS GPIOD_OSPEEDR &= 0xCFFFFFFF; GPIOD_OSPEEDR |= 0x20000000;
  #define PD15_HS GPIOD_OSPEEDR &= 0x3FFFFFFF; GPIOD_OSPEEDR |= 0x80000000;

  //--- GPIOE High speed
  #define PE00_HS GPIOE_OSPEEDR &= 0xFFFFFFFC; GPIOE_OSPEEDR |= 0x00000002;
  #define PE01_HS GPIOE_OSPEEDR &= 0xFFFFFFF3; GPIOE_OSPEEDR |= 0x00000008;
  #define PE02_HS GPIOE_OSPEEDR &= 0xFFFFFFCF; GPIOE_OSPEEDR |= 0x00000020;
  #define PE03_HS GPIOE_OSPEEDR &= 0xFFFFFF3F; GPIOE_OSPEEDR |= 0x00000080;
  #define PE04_HS GPIOE_OSPEEDR &= 0xFFFFFCFF; GPIOE_OSPEEDR |= 0x00000200;
  #define PE05_HS GPIOE_OSPEEDR &= 0xFFFFF3FF; GPIOE_OSPEEDR |= 0x00000800;
  #define PE06_HS GPIOE_OSPEEDR &= 0xFFFFCFFF; GPIOE_OSPEEDR |= 0x00002000;
  #define PE07_HS GPIOE_OSPEEDR &= 0xFFFF3FFF; GPIOE_OSPEEDR |= 0x00008000;
  #define PE08_HS GPIOE_OSPEEDR &= 0xFFFCFFFF; GPIOE_OSPEEDR |= 0x00020000;
  #define PE09_HS GPIOE_OSPEEDR &= 0xFFF3FFFF; GPIOE_OSPEEDR |= 0x00080000;
  #define PE10_HS GPIOE_OSPEEDR &= 0xFFCFFFFF; GPIOE_OSPEEDR |= 0x00200000;
  #define PE11_HS GPIOE_OSPEEDR &= 0xFF3FFFFF; GPIOE_OSPEEDR |= 0x00800000;
  #define PE12_HS GPIOE_OSPEEDR &= 0xFCFFFFFF; GPIOE_OSPEEDR |= 0x02000000;
  #define PE13_HS GPIOE_OSPEEDR &= 0xF3FFFFFF; GPIOE_OSPEEDR |= 0x08000000;
  #define PE14_HS GPIOE_OSPEEDR &= 0xCFFFFFFF; GPIOE_OSPEEDR |= 0x20000000;
  #define PE15_HS GPIOE_OSPEEDR &= 0x3FFFFFFF; GPIOE_OSPEEDR |= 0x80000000;

  //--- GPIOF High speed
  #define PF00_HS GPIOF_OSPEEDR &= 0xFFFFFFFC; GPIOF_OSPEEDR |= 0x00000002;
  #define PF01_HS GPIOF_OSPEEDR &= 0xFFFFFFF3; GPIOF_OSPEEDR |= 0x00000008;
  #define PF02_HS GPIOF_OSPEEDR &= 0xFFFFFFCF; GPIOF_OSPEEDR |= 0x00000020;
  #define PF03_HS GPIOF_OSPEEDR &= 0xFFFFFF3F; GPIOF_OSPEEDR |= 0x00000080;
  #define PF04_HS GPIOF_OSPEEDR &= 0xFFFFFCFF; GPIOF_OSPEEDR |= 0x00000200;
  #define PF05_HS GPIOF_OSPEEDR &= 0xFFFFF3FF; GPIOF_OSPEEDR |= 0x00000800;
  #define PF06_HS GPIOF_OSPEEDR &= 0xFFFFCFFF; GPIOF_OSPEEDR |= 0x00002000;
  #define PF07_HS GPIOF_OSPEEDR &= 0xFFFF3FFF; GPIOF_OSPEEDR |= 0x00008000;
  #define PF08_HS GPIOF_OSPEEDR &= 0xFFFCFFFF; GPIOF_OSPEEDR |= 0x00020000;
  #define PF09_HS GPIOF_OSPEEDR &= 0xFFF3FFFF; GPIOF_OSPEEDR |= 0x00080000;
  #define PF10_HS GPIOF_OSPEEDR &= 0xFFCFFFFF; GPIOF_OSPEEDR |= 0x00200000;
  #define PF11_HS GPIOF_OSPEEDR &= 0xFF3FFFFF; GPIOF_OSPEEDR |= 0x00800000;
  #define PF12_HS GPIOF_OSPEEDR &= 0xFCFFFFFF; GPIOF_OSPEEDR |= 0x02000000;
  #define PF13_HS GPIOF_OSPEEDR &= 0xF3FFFFFF; GPIOF_OSPEEDR |= 0x08000000;
  #define PF14_HS GPIOF_OSPEEDR &= 0xCFFFFFFF; GPIOF_OSPEEDR |= 0x20000000;
  #define PF15_HS GPIOF_OSPEEDR &= 0x3FFFFFFF; GPIOF_OSPEEDR |= 0x80000000;

  //---------------------------------------------
  //  Very High Speed registers
  //---------------------------------------------

  //--- GPIOA Very High speed
  #define PA00_VHS GPIOA_OSPEEDR &= 0xFFFFFFFC; GPIOA_OSPEEDR |= 0x00000003;
  #define PA01_VHS GPIOA_OSPEEDR &= 0xFFFFFFF3; GPIOA_OSPEEDR |= 0x0000000C;
  #define PA02_VHS GPIOA_OSPEEDR &= 0xFFFFFFCF; GPIOA_OSPEEDR |= 0x00000030;
  #define PA03_VHS GPIOA_OSPEEDR &= 0xFFFFFF3F; GPIOA_OSPEEDR |= 0x000000C0;
  #define PA04_VHS GPIOA_OSPEEDR &= 0xFFFFFCFF; GPIOA_OSPEEDR |= 0x00000300;
  #define PA05_VHS GPIOA_OSPEEDR &= 0xFFFFF3FF; GPIOA_OSPEEDR |= 0x00000C00;
  #define PA06_VHS GPIOA_OSPEEDR &= 0xFFFFCFFF; GPIOA_OSPEEDR |= 0x00003000;
  #define PA07_VHS GPIOA_OSPEEDR &= 0xFFFF3FFF; GPIOA_OSPEEDR |= 0x0000C000;
  #define PA08_VHS GPIOA_OSPEEDR &= 0xFFFCFFFF; GPIOA_OSPEEDR |= 0x00030000;
  #define PA09_VHS GPIOA_OSPEEDR &= 0xFFF3FFFF; GPIOA_OSPEEDR |= 0x000C0000;
  #define PA10_VHS GPIOA_OSPEEDR &= 0xFFCFFFFF; GPIOA_OSPEEDR |= 0x00300000;
  #define PA11_VHS GPIOA_OSPEEDR &= 0xFF3FFFFF; GPIOA_OSPEEDR |= 0x00C00000;
  #define PA12_VHS GPIOA_OSPEEDR &= 0xFCFFFFFF; GPIOA_OSPEEDR |= 0x03000000;
  #define PA13_VHS GPIOA_OSPEEDR &= 0xF3FFFFFF; GPIOA_OSPEEDR |= 0x0C000000;
  #define PA14_VHS GPIOA_OSPEEDR &= 0xCFFFFFFF; GPIOA_OSPEEDR |= 0x30000000;
  #define PA15_VHS GPIOA_OSPEEDR &= 0x3FFFFFFF; GPIOA_OSPEEDR |= 0xC0000000;

  //--- GPIOB Very High speed
  #define PB00_VHS GPIOB_OSPEEDR &= 0xFFFFFFFC; GPIOB_OSPEEDR |= 0x00000003;
  #define PB01_VHS GPIOB_OSPEEDR &= 0xFFFFFFF3; GPIOB_OSPEEDR |= 0x0000000C;
  #define PB02_VHS GPIOB_OSPEEDR &= 0xFFFFFFCF; GPIOB_OSPEEDR |= 0x00000030;
  #define PB03_VHS GPIOB_OSPEEDR &= 0xFFFFFF3F; GPIOB_OSPEEDR |= 0x000000C0;
  #define PB04_VHS GPIOB_OSPEEDR &= 0xFFFFFCFF; GPIOB_OSPEEDR |= 0x00000300;
  #define PB05_VHS GPIOB_OSPEEDR &= 0xFFFFF3FF; GPIOB_OSPEEDR |= 0x00000C00;
  #define PB06_VHS GPIOB_OSPEEDR &= 0xFFFFCFFF; GPIOB_OSPEEDR |= 0x00003000;
  #define PB07_VHS GPIOB_OSPEEDR &= 0xFFFF3FFF; GPIOB_OSPEEDR |= 0x0000C000;
  #define PB08_VHS GPIOB_OSPEEDR &= 0xFFFCFFFF; GPIOB_OSPEEDR |= 0x00030000;
  #define PB09_VHS GPIOB_OSPEEDR &= 0xFFF3FFFF; GPIOB_OSPEEDR |= 0x000C0000;
  #define PB10_VHS GPIOB_OSPEEDR &= 0xFFCFFFFF; GPIOB_OSPEEDR |= 0x00300000;
  #define PB11_VHS GPIOB_OSPEEDR &= 0xFF3FFFFF; GPIOB_OSPEEDR |= 0x00C00000;
  #define PB12_VHS GPIOB_OSPEEDR &= 0xFCFFFFFF; GPIOB_OSPEEDR |= 0x03000000;
  #define PB13_VHS GPIOB_OSPEEDR &= 0xF3FFFFFF; GPIOB_OSPEEDR |= 0x0C000000;
  #define PB14_VHS GPIOB_OSPEEDR &= 0xCFFFFFFF; GPIOB_OSPEEDR |= 0x30000000;
  #define PB15_VHS GPIOB_OSPEEDR &= 0x3FFFFFFF; GPIOB_OSPEEDR |= 0xC0000000;

  //--- GPIOC Very High speed
  #define PC00_VHS GPIOC_OSPEEDR &= 0xFFFFFFFC; GPIOC_OSPEEDR |= 0x00000003;
  #define PC01_VHS GPIOC_OSPEEDR &= 0xFFFFFFF3; GPIOC_OSPEEDR |= 0x0000000C;
  #define PC02_VHS GPIOC_OSPEEDR &= 0xFFFFFFCF; GPIOC_OSPEEDR |= 0x00000030;
  #define PC03_VHS GPIOC_OSPEEDR &= 0xFFFFFF3F; GPIOC_OSPEEDR |= 0x000000C0;
  #define PC04_VHS GPIOC_OSPEEDR &= 0xFFFFFCFF; GPIOC_OSPEEDR |= 0x00000300;
  #define PC05_VHS GPIOC_OSPEEDR &= 0xFFFFF3FF; GPIOC_OSPEEDR |= 0x00000C00;
  #define PC06_VHS GPIOC_OSPEEDR &= 0xFFFFCFFF; GPIOC_OSPEEDR |= 0x00003000;
  #define PC07_VHS GPIOC_OSPEEDR &= 0xFFFF3FFF; GPIOC_OSPEEDR |= 0x0000C000;
  #define PC08_VHS GPIOC_OSPEEDR &= 0xFFFCFFFF; GPIOC_OSPEEDR |= 0x00030000;
  #define PC09_VHS GPIOC_OSPEEDR &= 0xFFF3FFFF; GPIOC_OSPEEDR |= 0x000C0000;
  #define PC10_VHS GPIOC_OSPEEDR &= 0xFFCFFFFF; GPIOC_OSPEEDR |= 0x00300000;
  #define PC11_VHS GPIOC_OSPEEDR &= 0xFF3FFFFF; GPIOC_OSPEEDR |= 0x00C00000;
  #define PC12_VHS GPIOC_OSPEEDR &= 0xFCFFFFFF; GPIOC_OSPEEDR |= 0x03000000;
  #define PC13_VHS GPIOC_OSPEEDR &= 0xF3FFFFFF; GPIOC_OSPEEDR |= 0x0C000000;
  #define PC14_VHS GPIOC_OSPEEDR &= 0xCFFFFFFF; GPIOC_OSPEEDR |= 0x30000000;
  #define PC15_VHS GPIOC_OSPEEDR &= 0x3FFFFFFF; GPIOC_OSPEEDR |= 0xC0000000;

  //--- GPIOD Very High speed
  #define PD00_VHS GPIOD_OSPEEDR &= 0xFFFFFFFC; GPIOD_OSPEEDR |= 0x00000003;
  #define PD01_VHS GPIOD_OSPEEDR &= 0xFFFFFFF3; GPIOD_OSPEEDR |= 0x0000000C;
  #define PD02_VHS GPIOD_OSPEEDR &= 0xFFFFFFCF; GPIOD_OSPEEDR |= 0x00000030;
  #define PD03_VHS GPIOD_OSPEEDR &= 0xFFFFFF3F; GPIOD_OSPEEDR |= 0x000000C0;
  #define PD04_VHS GPIOD_OSPEEDR &= 0xFFFFFCFF; GPIOD_OSPEEDR |= 0x00000300;
  #define PD05_VHS GPIOD_OSPEEDR &= 0xFFFFF3FF; GPIOD_OSPEEDR |= 0x00000C00;
  #define PD06_VHS GPIOD_OSPEEDR &= 0xFFFFCFFF; GPIOD_OSPEEDR |= 0x00003000;
  #define PD07_VHS GPIOD_OSPEEDR &= 0xFFFF3FFF; GPIOD_OSPEEDR |= 0x0000C000;
  #define PD08_VHS GPIOD_OSPEEDR &= 0xFFFCFFFF; GPIOD_OSPEEDR |= 0x00030000;
  #define PD09_VHS GPIOD_OSPEEDR &= 0xFFF3FFFF; GPIOD_OSPEEDR |= 0x000C0000;
  #define PD10_VHS GPIOD_OSPEEDR &= 0xFFCFFFFF; GPIOD_OSPEEDR |= 0x00300000;
  #define PD11_VHS GPIOD_OSPEEDR &= 0xFF3FFFFF; GPIOD_OSPEEDR |= 0x00C00000;
  #define PD12_VHS GPIOD_OSPEEDR &= 0xFCFFFFFF; GPIOD_OSPEEDR |= 0x03000000;
  #define PD13_VHS GPIOD_OSPEEDR &= 0xF3FFFFFF; GPIOD_OSPEEDR |= 0x0C000000;
  #define PD14_VHS GPIOD_OSPEEDR &= 0xCFFFFFFF; GPIOD_OSPEEDR |= 0x30000000;
  #define PD15_VHS GPIOD_OSPEEDR &= 0x3FFFFFFF; GPIOD_OSPEEDR |= 0xC0000000;

  //--- GPIOE Very High speed
  #define PE00_VHS GPIOE_OSPEEDR &= 0xFFFFFFFC; GPIOE_OSPEEDR |= 0x00000003;
  #define PE01_VHS GPIOE_OSPEEDR &= 0xFFFFFFF3; GPIOE_OSPEEDR |= 0x0000000C;
  #define PE02_VHS GPIOE_OSPEEDR &= 0xFFFFFFCF; GPIOE_OSPEEDR |= 0x00000030;
  #define PE03_VHS GPIOE_OSPEEDR &= 0xFFFFFF3F; GPIOE_OSPEEDR |= 0x000000C0;
  #define PE04_VHS GPIOE_OSPEEDR &= 0xFFFFFCFF; GPIOE_OSPEEDR |= 0x00000300;
  #define PE05_VHS GPIOE_OSPEEDR &= 0xFFFFF3FF; GPIOE_OSPEEDR |= 0x00000C00;
  #define PE06_VHS GPIOE_OSPEEDR &= 0xFFFFCFFF; GPIOE_OSPEEDR |= 0x00003000;
  #define PE07_VHS GPIOE_OSPEEDR &= 0xFFFF3FFF; GPIOE_OSPEEDR |= 0x0000C000;
  #define PE08_VHS GPIOE_OSPEEDR &= 0xFFFCFFFF; GPIOE_OSPEEDR |= 0x00030000;
  #define PE09_VHS GPIOE_OSPEEDR &= 0xFFF3FFFF; GPIOE_OSPEEDR |= 0x000C0000;
  #define PE10_VHS GPIOE_OSPEEDR &= 0xFFCFFFFF; GPIOE_OSPEEDR |= 0x00300000;
  #define PE11_VHS GPIOE_OSPEEDR &= 0xFF3FFFFF; GPIOE_OSPEEDR |= 0x00C00000;
  #define PE12_VHS GPIOE_OSPEEDR &= 0xFCFFFFFF; GPIOE_OSPEEDR |= 0x03000000;
  #define PE13_VHS GPIOE_OSPEEDR &= 0xF3FFFFFF; GPIOE_OSPEEDR |= 0x0C000000;
  #define PE14_VHS GPIOE_OSPEEDR &= 0xCFFFFFFF; GPIOE_OSPEEDR |= 0x30000000;
  #define PE15_VHS GPIOE_OSPEEDR &= 0x3FFFFFFF; GPIOE_OSPEEDR |= 0xC0000000;

  //--- GPIOF Very High speed
  #define PF00_VHS GPIOF_OSPEEDR &= 0xFFFFFFFC; GPIOF_OSPEEDR |= 0x00000003;
  #define PF01_VHS GPIOF_OSPEEDR &= 0xFFFFFFF3; GPIOF_OSPEEDR |= 0x0000000C;
  #define PF02_VHS GPIOF_OSPEEDR &= 0xFFFFFFCF; GPIOF_OSPEEDR |= 0x00000030;
  #define PF03_VHS GPIOF_OSPEEDR &= 0xFFFFFF3F; GPIOF_OSPEEDR |= 0x000000C0;
  #define PF04_VHS GPIOF_OSPEEDR &= 0xFFFFFCFF; GPIOF_OSPEEDR |= 0x00000300;
  #define PF05_VHS GPIOF_OSPEEDR &= 0xFFFFF3FF; GPIOF_OSPEEDR |= 0x00000C00;
  #define PF06_VHS GPIOF_OSPEEDR &= 0xFFFFCFFF; GPIOF_OSPEEDR |= 0x00003000;
  #define PF07_VHS GPIOF_OSPEEDR &= 0xFFFF3FFF; GPIOF_OSPEEDR |= 0x0000C000;
  #define PF08_VHS GPIOF_OSPEEDR &= 0xFFFCFFFF; GPIOF_OSPEEDR |= 0x00030000;
  #define PF09_VHS GPIOF_OSPEEDR &= 0xFFF3FFFF; GPIOF_OSPEEDR |= 0x000C0000;
  #define PF10_VHS GPIOF_OSPEEDR &= 0xFFCFFFFF; GPIOF_OSPEEDR |= 0x00300000;
  #define PF11_VHS GPIOF_OSPEEDR &= 0xFF3FFFFF; GPIOF_OSPEEDR |= 0x00C00000;
  #define PF12_VHS GPIOF_OSPEEDR &= 0xFCFFFFFF; GPIOF_OSPEEDR |= 0x03000000;
  #define PF13_VHS GPIOF_OSPEEDR &= 0xF3FFFFFF; GPIOF_OSPEEDR |= 0x0C000000;
  #define PF14_VHS GPIOF_OSPEEDR &= 0xCFFFFFFF; GPIOF_OSPEEDR |= 0x30000000;
  #define PF15_VHS GPIOF_OSPEEDR &= 0x3FFFFFFF; GPIOF_OSPEEDR |= 0xC0000000;

  //------------------------------------------------------------------------------------------
  //  Single I/O Port Toggeling
  //------------------------------------------------------------------------------------------

  //--- Bit = (0 - 15)
  #define SET_BIT(Adds, Bit)  ((Adds) |=  (0x00000001 << (Bit)))
  #define CLR_BIT(Adds, Bit)  ((Adds) &= ~(0x00000001 << (Bit)))
  //  #define SET_BIT(Adds, Bit)  (u32*) Adds |=  (0x00000001 << Bit);
  //  #define CLR_BIT(Adds, Bit)  (u32*) Adds &= ~(0x00000001 << (Bit+16));

  //--- Long value for Sets or Clears GPIO Bit
  //--- GPIO SET Bits = 0x....SSSS       //--- Use Lower Word of Long for Set
  //--- GPIO CLR Bits = 0xCCCC....       //--- Use Upper Word of Long for Clear

  //------------------------------------------
  //          Pin toggling for GPIOA
  //------------------------------------------

  #define SET_PA00  GPIOA_BSRR = (u32) 0x00000001
  #define CLR_PA00  GPIOA_BSRR = (u32) 0x00010000

  #define SET_PA01  GPIOA_BSRR = (u32) 0x00000002
  #define CLR_PA01  GPIOA_BSRR = (u32) 0x00020000

  #define SET_PA02  GPIOA_BSRR = (u32) 0x00000004
  #define CLR_PA02  GPIOA_BSRR = (u32) 0x00040000

  #define SET_PA03  GPIOA_BSRR = (u32) 0x00000008
  #define CLR_PA03  GPIOA_BSRR = (u32) 0x00080000

  #define SET_PA04  GPIOA_BSRR = (u32) 0x00000010
  #define CLR_PA04  GPIOA_BSRR = (u32) 0x00100000

  #define SET_PA05  GPIOA_BSRR = (u32) 0x00000020
  #define CLR_PA05  GPIOA_BSRR = (u32) 0x00200000

  #define SET_PA06  GPIOA_BSRR = (u32) 0x00000040
  #define CLR_PA06  GPIOA_BSRR = (u32) 0x00400000

  #define SET_PA07  GPIOA_BSRR = (u32) 0x00000080
  #define CLR_PA07  GPIOA_BSRR = (u32) 0x00800000

  #define SET_PA08  GPIOA_BSRR = (u32) 0x00000100
  #define CLR_PA08  GPIOA_BSRR = (u32) 0x01000000

  #define SET_PA09  GPIOA_BSRR = (u32) 0x00000200
  #define CLR_PA09  GPIOA_BSRR = (u32) 0x02000000

  #define SET_PA10  GPIOA_BSRR = (u32) 0x00000400
  #define CLR_PA10  GPIOA_BSRR = (u32) 0x04000000

  #define SET_PA11  GPIOA_BSRR = (u32) 0x00000800
  #define CLR_PA11  GPIOA_BSRR = (u32) 0x08000000

  #define SET_PA12  GPIOA_BSRR = (u32) 0x00001000
  #define CLR_PA12  GPIOA_BSRR = (u32) 0x10000000

  #define SET_PA13  GPIOA_BSRR = (u32) 0x00002000
  #define CLR_PA13  GPIOA_BSRR = (u32) 0x20000000

  #define SET_PA14  GPIOA_BSRR = (u32) 0x00004000
  #define CLR_PA14  GPIOA_BSRR = (u32) 0x40000000

  #define SET_PA15  GPIOA_BSRR = (u32) 0x00008000
  #define CLR_PA15  GPIOA_BSRR = (u32) 0x80000000

  //------------------------------------------
  //          Pin toggling for GPIOB
  //------------------------------------------

  #define SET_PB00  GPIOB_BSRR = (u32) 0x00000001
  #define CLR_PB00  GPIOB_BSRR = (u32) 0x00010000

  #define SET_PB01  GPIOB_BSRR = (u32) 0x00000002
  #define CLR_PB01  GPIOB_BSRR = (u32) 0x00020000

  #define SET_PB02  GPIOB_BSRR = (u32) 0x00000004
  #define CLR_PB02  GPIOB_BSRR = (u32) 0x00040000

  #define SET_PB03  GPIOB_BSRR = (u32) 0x00000008
  #define CLR_PB03  GPIOB_BSRR = (u32) 0x00080000

  #define SET_PB04  GPIOB_BSRR = (u32) 0x00000010
  #define CLR_PB04  GPIOB_BSRR = (u32) 0x00100000

  #define SET_PB05  GPIOB_BSRR = (u32) 0x00000020
  #define CLR_PB05  GPIOB_BSRR = (u32) 0x00200000

  #define SET_PB06  GPIOB_BSRR = (u32) 0x00000040
  #define CLR_PB06  GPIOB_BSRR = (u32) 0x00400000

  #define SET_PB07  GPIOB_BSRR = (u32) 0x00000080
  #define CLR_PB07  GPIOB_BSRR = (u32) 0x00800000

  #define SET_PB08  GPIOB_BSRR = (u32) 0x00000100
  #define CLR_PB08  GPIOB_BSRR = (u32) 0x01000000

  #define SET_PB09  GPIOB_BSRR = (u32) 0x00000200
  #define CLR_PB09  GPIOB_BSRR = (u32) 0x02000000

  #define SET_PB10  GPIOB_BSRR = (u32) 0x00000400
  #define CLR_PB10  GPIOB_BSRR = (u32) 0x04000000

  #define SET_PB11  GPIOB_BSRR = (u32) 0x00000800
  #define CLR_PB11  GPIOB_BSRR = (u32) 0x08000000

  #define SET_PB12  GPIOB_BSRR = (u32) 0x00001000
  #define CLR_PB12  GPIOB_BSRR = (u32) 0x10000000

  #define SET_PB13  GPIOB_BSRR = (u32) 0x00002000
  #define CLR_PB13  GPIOB_BSRR = (u32) 0x20000000

  #define SET_PB14  GPIOB_BSRR = (u32) 0x00004000
  #define CLR_PB14  GPIOB_BSRR = (u32) 0x40000000

  #define SET_PB15  GPIOB_BSRR = (u32) 0x00008000
  #define CLR_PB15  GPIOB_BSRR = (u32) 0x80000000

  #define SET_PC00  GPIOC_BSRR = (u32) 0x00000001
  #define CLR_PC00  GPIOC_BSRR = (u32) 0x00010000

  //------------------------------------------
  //          Pin toggling for GPIOC
  //------------------------------------------

  #define SET_PC01  GPIOC_BSRR = (u32) 0x00000002
  #define CLR_PC01  GPIOC_BSRR = (u32) 0x00020000

  #define SET_PC02  GPIOC_BSRR = (u32) 0x00000004
  #define CLR_PC02  GPIOC_BSRR = (u32) 0x00040000

  #define SET_PC03  GPIOC_BSRR = (u32) 0x00000008
  #define CLR_PC03  GPIOC_BSRR = (u32) 0x00080000

  #define SET_PC04  GPIOC_BSRR = (u32) 0x00000010
  #define CLR_PC04  GPIOC_BSRR = (u32) 0x00100000

  #define SET_PC05  GPIOC_BSRR = (u32) 0x00000020
  #define CLR_PC05  GPIOC_BSRR = (u32) 0x00200000

  #define SET_PC06  GPIOC_BSRR = (u32) 0x00000040
  #define CLR_PC06  GPIOC_BSRR = (u32) 0x00400000

  #define SET_PC07  GPIOC_BSRR = (u32) 0x00000080
  #define CLR_PC07  GPIOC_BSRR = (u32) 0x00800000

  #define SET_PC08  GPIOC_BSRR = (u32) 0x00000100
  #define CLR_PC08  GPIOC_BSRR = (u32) 0x01000000

  #define SET_PC09  GPIOC_BSRR = (u32) 0x00000200
  #define CLR_PC09  GPIOC_BSRR = (u32) 0x02000000

  #define SET_PC10  GPIOC_BSRR = (u32) 0x00000400
  #define CLR_PC10  GPIOC_BSRR = (u32) 0x04000000

  #define SET_PC11  GPIOC_BSRR = (u32) 0x00000800
  #define CLR_PC11  GPIOC_BSRR = (u32) 0x08000000

  #define SET_PC12  GPIOC_BSRR = (u32) 0x00001000
  #define CLR_PC12  GPIOC_BSRR = (u32) 0x10000000

  #define SET_PC13  GPIOC_BSRR = (u32) 0x00002000
  #define CLR_PC13  GPIOC_BSRR = (u32) 0x20000000

  #define SET_PC14  GPIOC_BSRR = (u32) 0x00004000
  #define CLR_PC14  GPIOC_BSRR = (u32) 0x40000000

  #define SET_PC15  GPIOC_BSRR = (u32) 0x00008000
  #define CLR_PC15  GPIOC_BSRR = (u32) 0x80000000

  //------------------------------------------
  //          Pin toggling for GPIOD
  //------------------------------------------

  #define SET_PD00  GPIOD_BSRR = (u32) 0x00000001
  #define CLR_PD00  GPIOD_BSRR = (u32) 0x00010000

  #define SET_PD01  GPIOD_BSRR = (u32) 0x00000002
  #define CLR_PD01  GPIOD_BSRR = (u32) 0x00020000

  #define SET_PD02  GPIOD_BSRR = (u32) 0x00000004
  #define CLR_PD02  GPIOD_BSRR = (u32) 0x00040000

  #define SET_PD03  GPIOD_BSRR = (u32) 0x00000008
  #define CLR_PD03  GPIOD_BSRR = (u32) 0x00080000

  #define SET_PD04  GPIOD_BSRR = (u32) 0x00000010
  #define CLR_PD04  GPIOD_BSRR = (u32) 0x00100000

  #define SET_PD05  GPIOD_BSRR = (u32) 0x00000020
  #define CLR_PD05  GPIOD_BSRR = (u32) 0x00200000

  #define SET_PD06  GPIOD_BSRR = (u32) 0x00000040
  #define CLR_PD06  GPIOD_BSRR = (u32) 0x00400000

  #define SET_PD07  GPIOD_BSRR = (u32) 0x00000080
  #define CLR_PD07  GPIOD_BSRR = (u32) 0x00800000

  #define SET_PD08  GPIOD_BSRR = (u32) 0x00000100
  #define CLR_PD08  GPIOD_BSRR = (u32) 0x01000000

  #define SET_PD09  GPIOD_BSRR = (u32) 0x00000200
  #define CLR_PD09  GPIOD_BSRR = (u32) 0x02000000

  #define SET_PD10  GPIOD_BSRR = (u32) 0x00000400
  #define CLR_PD10  GPIOD_BSRR = (u32) 0x04000000

  #define SET_PD11  GPIOD_BSRR = (u32) 0x00000800
  #define CLR_PD11  GPIOD_BSRR = (u32) 0x08000000

  #define SET_PD12  GPIOD_BSRR = (u32) 0x00001000
  #define CLR_PD12  GPIOD_BSRR = (u32) 0x10000000

  #define SET_PD13  GPIOD_BSRR = (u32) 0x00002000
  #define CLR_PD13  GPIOD_BSRR = (u32) 0x20000000

  #define SET_PD14  GPIOD_BSRR = (u32) 0x00004000
  #define CLR_PD14  GPIOD_BSRR = (u32) 0x40000000

  #define SET_PD15  GPIOD_BSRR = (u32) 0x00008000
  #define CLR_PD15  GPIOD_BSRR = (u32) 0x80000000

  //------------------------------------------
  //          Pin toggling for GPIOE
  //------------------------------------------

  #define SET_PE00  GPIOE_BSRR = (u32) 0x00000001
  #define CLR_PE00  GPIOE_BSRR = (u32) 0x00010000

  #define SET_PE01  GPIOE_BSRR = (u32) 0x00000002
  #define CLR_PE01  GPIOE_BSRR = (u32) 0x00020000

  #define SET_PE02  GPIOE_BSRR = (u32) 0x00000004
  #define CLR_PE02  GPIOE_BSRR = (u32) 0x00040000

  #define SET_PE03  GPIOE_BSRR = (u32) 0x00000008
  #define CLR_PE03  GPIOE_BSRR = (u32) 0x00080000

  #define SET_PE04  GPIOE_BSRR = (u32) 0x00000010
  #define CLR_PE04  GPIOE_BSRR = (u32) 0x00100000

  #define SET_PE05  GPIOE_BSRR = (u32) 0x00000020
  #define CLR_PE05  GPIOE_BSRR = (u32) 0x00200000

  #define SET_PE06  GPIOE_BSRR = (u32) 0x00000040
  #define CLR_PE06  GPIOE_BSRR = (u32) 0x00400000

  #define SET_PE07  GPIOE_BSRR = (u32) 0x00000080
  #define CLR_PE07  GPIOE_BSRR = (u32) 0x00800000

  #define SET_PE08  GPIOE_BSRR = (u32) 0x00000100
  #define CLR_PE08  GPIOE_BSRR = (u32) 0x01000000

  #define SET_PE09  GPIOE_BSRR = (u32) 0x00000200
  #define CLR_PE09  GPIOE_BSRR = (u32) 0x02000000

  #define SET_PE10  GPIOE_BSRR = (u32) 0x00000400
  #define CLR_PE10  GPIOE_BSRR = (u32) 0x04000000

  #define SET_PE11  GPIOE_BSRR = (u32) 0x00000800
  #define CLR_PE11  GPIOE_BSRR = (u32) 0x08000000

  #define SET_PE12  GPIOE_BSRR = (u32) 0x00001000
  #define CLR_PE12  GPIOE_BSRR = (u32) 0x10000000

  #define SET_PE13  GPIOE_BSRR = (u32) 0x00002000
  #define CLR_PE13  GPIOE_BSRR = (u32) 0x20000000

  #define SET_PE14  GPIOE_BSRR = (u32) 0x00004000
  #define CLR_PE14  GPIOE_BSRR = (u32) 0x40000000

  #define SET_PE15  GPIOE_BSRR = (u32) 0x00008000
  #define CLR_PE15  GPIOE_BSRR = (u32) 0x80000000

  //------------------------------------------
  //          Pin toggling for GPIOF
  //------------------------------------------

  #define SET_PF00  GPIOF_BSRR = (u32) 0x00000001
  #define CLR_PF00  GPIOF_BSRR = (u32) 0x00010000

  #define SET_PF01  GPIOF_BSRR = (u32) 0x00000002
  #define CLR_PF01  GPIOF_BSRR = (u32) 0x00020000

  #define SET_PF02  GPIOF_BSRR = (u32) 0x00000004
  #define CLR_PF02  GPIOF_BSRR = (u32) 0x00040000

  #define SET_PF03  GPIOF_BSRR = (u32) 0x00000008
  #define CLR_PF03  GPIOF_BSRR = (u32) 0x00080000

  #define SET_PF04  GPIOF_BSRR = (u32) 0x00000010
  #define CLR_PF04  GPIOF_BSRR = (u32) 0x00100000

  #define SET_PF05  GPIOF_BSRR = (u32) 0x00000020
  #define CLR_PF05  GPIOF_BSRR = (u32) 0x00200000

  #define SET_PF06  GPIOF_BSRR = (u32) 0x00000040
  #define CLR_PF06  GPIOF_BSRR = (u32) 0x00400000

  #define SET_PF07  GPIOF_BSRR = (u32) 0x00000080
  #define CLR_PF07  GPIOF_BSRR = (u32) 0x00800000

  #define SET_PF08  GPIOF_BSRR = (u32) 0x00000100
  #define CLR_PF08  GPIOF_BSRR = (u32) 0x01000000

  #define SET_PF09  GPIOF_BSRR = (u32) 0x00000200
  #define CLR_PF09  GPIOF_BSRR = (u32) 0x02000000

  #define SET_PF10  GPIOF_BSRR = (u32) 0x00000400
  #define CLR_PF10  GPIOF_BSRR = (u32) 0x04000000

  #define SET_PF11  GPIOF_BSRR = (u32) 0x00000800
  #define CLR_PF11  GPIOF_BSRR = (u32) 0x08000000

  #define SET_PF12  GPIOF_BSRR = (u32) 0x00001000
  #define CLR_PF12  GPIOF_BSRR = (u32) 0x10000000

  #define SET_PF13  GPIOF_BSRR = (u32) 0x00002000
  #define CLR_PF13  GPIOF_BSRR = (u32) 0x20000000

  #define SET_PF14  GPIOF_BSRR = (u32) 0x00004000
  #define CLR_PF14  GPIOF_BSRR = (u32) 0x40000000

  #define SET_PF15  GPIOF_BSRR = (u32) 0x00008000
  #define CLR_PF15  GPIOF_BSRR = (u32) 0x80000000

  //-------------------------------------------------------------------------------------------
  //    Input and Test Specific Logical Port Pins
  //-------------------------------------------------------------------------------------------

  //-------------------------------------------------------------------------------------------
  //  These macros are used to detect if a pin is high or low
  //  for being set as an input or for self testing.
  //-------------------------------------------------------------------------------------------

  //---------------------------------------
  //          Read input on GPIOA
  //---------------------------------------

  #define TST_PA00  (GPIOA_IDR & 0x0001)
  #define TST_PA01  (GPIOA_IDR & 0x0002)
  #define TST_PA02  (GPIOA_IDR & 0x0004)
  #define TST_PA03  (GPIOA_IDR & 0x0008)
  #define TST_PA04  (GPIOA_IDR & 0x0010)
  #define TST_PA05  (GPIOA_IDR & 0x0020)
  #define TST_PA06  (GPIOA_IDR & 0x0040)
  #define TST_PA07  (GPIOA_IDR & 0x0080)
  #define TST_PA08  (GPIOA_IDR & 0x0100)
  #define TST_PA09  (GPIOA_IDR & 0x0200)
  #define TST_PA10  (GPIOA_IDR & 0x0400)
  #define TST_PA11  (GPIOA_IDR & 0x0800)
  #define TST_PA12  (GPIOA_IDR & 0x1000)
  #define TST_PA13  (GPIOA_IDR & 0x2000)
  #define TST_PA14  (GPIOA_IDR & 0x4000)
  #define TST_PA15  (GPIOA_IDR & 0x8000)

  //---------------------------------------
  //          Read input on GPIOB
  //---------------------------------------

  #define TST_PB00  (GPIOB_IDR & 0x0001)
  #define TST_PB01  (GPIOB_IDR & 0x0002)
  #define TST_PB02  (GPIOB_IDR & 0x0004)
  #define TST_PB03  (GPIOB_IDR & 0x0008)
  #define TST_PB04  (GPIOB_IDR & 0x0010)
  #define TST_PB05  (GPIOB_IDR & 0x0020)
  #define TST_PB06  (GPIOB_IDR & 0x0040)
  #define TST_PB07  (GPIOB_IDR & 0x0080)
  #define TST_PB08  (GPIOB_IDR & 0x0100)
  #define TST_PB09  (GPIOB_IDR & 0x0200)
  #define TST_PB10  (GPIOB_IDR & 0x0400)
  #define TST_PB11  (GPIOB_IDR & 0x0800)
  #define TST_PB12  (GPIOB_IDR & 0x1000)
  #define TST_PB13  (GPIOB_IDR & 0x2000)
  #define TST_PB14  (GPIOB_IDR & 0x4000)
  #define TST_PB15  (GPIOB_IDR & 0x8000)

  //---------------------------------------
  //          Read input on GPIOC
  //---------------------------------------

  #define TST_PC00  (GPIOC_IDR & 0x0001)
  #define TST_PC01  (GPIOC_IDR & 0x0002)
  #define TST_PC02  (GPIOC_IDR & 0x0004)
  #define TST_PC03  (GPIOC_IDR & 0x0008)
  #define TST_PC04  (GPIOC_IDR & 0x0010)
  #define TST_PC05  (GPIOC_IDR & 0x0020)
  #define TST_PC06  (GPIOC_IDR & 0x0040)
  #define TST_PC07  (GPIOC_IDR & 0x0080)
  #define TST_PC08  (GPIOC_IDR & 0x0100)
  #define TST_PC09  (GPIOC_IDR & 0x0200)
  #define TST_PC10  (GPIOC_IDR & 0x0400)
  #define TST_PC11  (GPIOC_IDR & 0x0800)
  #define TST_PC12  (GPIOC_IDR & 0x1000)
  #define TST_PC13  (GPIOC_IDR & 0x2000)
  #define TST_PC14  (GPIOC_IDR & 0x4000)
  #define TST_PC15  (GPIOC_IDR & 0x8000)

  //---------------------------------------
  //          Read input on GPIOD
  //---------------------------------------

  #define TST_PD00  (GPIOD_IDR & 0x0001)
  #define TST_PD01  (GPIOD_IDR & 0x0002)
  #define TST_PD02  (GPIOD_IDR & 0x0004)
  #define TST_PD03  (GPIOD_IDR & 0x0008)
  #define TST_PD04  (GPIOD_IDR & 0x0010)
  #define TST_PD05  (GPIOD_IDR & 0x0020)
  #define TST_PD06  (GPIOD_IDR & 0x0040)
  #define TST_PD07  (GPIOD_IDR & 0x0080)
  #define TST_PD08  (GPIOD_IDR & 0x0100)
  #define TST_PD09  (GPIOD_IDR & 0x0200)
  #define TST_PD10  (GPIOD_IDR & 0x0400)
  #define TST_PD11  (GPIOD_IDR & 0x0800)
  #define TST_PD12  (GPIOD_IDR & 0x1000)
  #define TST_PD13  (GPIOD_IDR & 0x2000)
  #define TST_PD14  (GPIOD_IDR & 0x4000)
  #define TST_PD15  (GPIOD_IDR & 0x8000)

  //---------------------------------------
  //          Read input on GPIOE
  //---------------------------------------

  #define TST_PE00  (GPIOE_IDR & 0x0001)
  #define TST_PE01  (GPIOE_IDR & 0x0002)
  #define TST_PE02  (GPIOE_IDR & 0x0004)
  #define TST_PE03  (GPIOE_IDR & 0x0008)
  #define TST_PE04  (GPIOE_IDR & 0x0010)
  #define TST_PE05  (GPIOE_IDR & 0x0020)
  #define TST_PE06  (GPIOE_IDR & 0x0040)
  #define TST_PE07  (GPIOE_IDR & 0x0080)
  #define TST_PE08  (GPIOE_IDR & 0x0100)
  #define TST_PE09  (GPIOE_IDR & 0x0200)
  #define TST_PE10  (GPIOE_IDR & 0x0400)
  #define TST_PE11  (GPIOE_IDR & 0x0800)
  #define TST_PE12  (GPIOE_IDR & 0x1000)
  #define TST_PE13  (GPIOE_IDR & 0x2000)
  #define TST_PE14  (GPIOE_IDR & 0x4000)
  #define TST_PE15  (GPIOE_IDR & 0x8000)

  //---------------------------------------
  //          Read input on GPIOF
  //---------------------------------------

  #define TST_PF00  (GPIOF_IDR & 0x0001)
  #define TST_PF01  (GPIOF_IDR & 0x0002)
  #define TST_PF02  (GPIOF_IDR & 0x0004)
  #define TST_PF03  (GPIOF_IDR & 0x0008)
  #define TST_PF04  (GPIOF_IDR & 0x0010)
  #define TST_PF05  (GPIOF_IDR & 0x0020)
  #define TST_PF06  (GPIOF_IDR & 0x0040)
  #define TST_PF07  (GPIOF_IDR & 0x0080)
  #define TST_PF08  (GPIOF_IDR & 0x0100)
  #define TST_PF09  (GPIOF_IDR & 0x0200)
  #define TST_PF10  (GPIOF_IDR & 0x0400)
  #define TST_PF11  (GPIOF_IDR & 0x0800)
  #define TST_PF12  (GPIOF_IDR & 0x1000)
  #define TST_PF13  (GPIOF_IDR & 0x2000)
  #define TST_PF14  (GPIOF_IDR & 0x4000)
  #define TST_PF15  (GPIOF_IDR & 0x8000)

#endif
