[04/18 14:56:09     0s] 
[04/18 14:56:09     0s] Cadence Innovus(TM) Implementation System.
[04/18 14:56:09     0s] Copyright 2015 Cadence Design Systems, Inc. All rights reserved worldwide.
[04/18 14:56:09     0s] 
[04/18 14:56:09     0s] Version:	v15.20-p005_1, built Wed Nov 11 11:16:39 PST 2015
[04/18 14:56:09     0s] Options:	-common_ui 
[04/18 14:56:09     0s] Date:		Mon Apr 18 14:56:09 2022
[04/18 14:56:09     0s] Host:		pgmicro01 (x86_64 w/Linux 3.10.0-1160.6.1.el7.x86_64) (10cores*40cpus*Intel(R) Xeon(R) CPU E5-2650L v2 @ 1.70GHz 25600KB)
[04/18 14:56:09     0s] OS:		CentOS Linux release 7.9.2009 (Core)
[04/18 14:56:09     0s] 
[04/18 14:56:09     0s] License:
[04/18 14:56:09     0s] 		invs	Innovus Implementation System	15.2	checkout succeeded
[04/18 14:56:09     0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[04/18 14:56:23    12s] @(#)CDS: Innovus v15.20-p005_1 (64bit) 11/11/2015 11:16 (Linux 2.6.18-194.el5)
[04/18 14:56:23    12s] @(#)CDS: NanoRoute 15.20-p005_1 NR151028-1715/15_20-UB (database version 2.30, 298.6.1) {superthreading v1.26}
[04/18 14:56:23    12s] @(#)CDS: AAE 15.20-p002 (64bit) 11/11/2015 (Linux 2.6.18-194.el5)
[04/18 14:56:23    12s] @(#)CDS: CTE 15.20-p001_1 () Oct 29 2015 01:50:39 ( )
[04/18 14:56:23    12s] @(#)CDS: SYNTECH 15.20-b002_1 () Oct 20 2015 02:35:29 ( )
[04/18 14:56:23    12s] @(#)CDS: CPE v15.20-p002
[04/18 14:56:23    12s] @(#)CDS: IQRC/TQRC 15.1.2-s269 (64bit) Mon Aug 24 18:22:18 PDT 2015 (Linux 2.6.18-194.el5)
[04/18 14:56:23    12s] @(#)CDS: OA 22.50-p028 Thu Jul 23 14:59:57 2015
[04/18 14:56:23    12s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[04/18 14:56:23    12s] @(#)CDS: RCDB 11.6
[04/18 14:56:23    12s] --- Running on pgmicro01 (x86_64 w/Linux 3.10.0-1160.6.1.el7.x86_64) (10cores*40cpus*Intel(R) Xeon(R) CPU E5-2650L v2 @ 1.70GHz 25600KB) ---
[04/18 14:56:23    12s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_20585_pgmicro01_arthur.ferreira_cTKFMx.

[04/18 14:56:23    12s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_20585_pgmicro01_arthur.ferreira_cTKFMx.
[04/18 14:56:23    12s] 
[04/18 14:56:25    13s] 
[04/18 14:56:25    13s] **INFO:  MMMC transition support version v31-84 
[04/18 14:56:25    13s] 
[04/18 14:56:26    14s] Loading fill procedures ...
[04/18 14:56:27    16s] [DEV]innovus 1> source physical/1_init.tcl
Starting library reading in 'Multi-threaded flow' (with '8' threads)
[04/18 14:58:27    35s] 
[04/18 14:58:27    35s] Threads Configured:8
[04/18 14:58:28    42s] Reading default_emulate_libset_max timing library /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOSST/D_CELLS_MOSST_typ_1_80V_25C.lib.
[04/18 14:58:28    42s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'SIG' of cell 'SIGNALHOLD' is not defined in the library.
[04/18 14:58:28    42s] Read 811 cells in  D_CELLS_MOSST_typ_1_80V_25C.
[04/18 14:58:28    42s] Reading default_emulate_libset_max timing library /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOS5ST/IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C.lib.
[04/18 14:58:28    42s] Read 414 cells in  IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C.
[04/18 14:58:28    42s] Library reading multithread flow ended.
[04/18 14:58:29    42s] 
[04/18 14:58:29    42s] Loading LEF file /pdk/xfab/XC018_61_3.1.3/cadence/xc018/LEF/xc018_m6_FE/xc018m6_FE.lef ...
[04/18 14:58:29    42s] 
[04/18 14:58:29    42s] Loading LEF file /pdk/xfab/XC018_61_3.1.3/cadence/xc018/LEF/xc018_m6_FE/D_CELLS.lef ...
[04/18 14:58:29    42s] Set DBUPerIGU to M2 pitch 630.
[04/18 14:58:29    42s] 
[04/18 14:58:29    42s] Loading LEF file /pdk/xfab/XC018_61_3.1.3/cadence/xc018/LEF/xc018_m6_FE/IO_CELLS_5V.lef ...
[04/18 14:58:30    43s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JTP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/18 14:58:30    43s] Type 'man IMPLF-200' for more detail.
[04/18 14:58:30    43s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JTGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/18 14:58:30    43s] Type 'man IMPLF-200' for more detail.
[04/18 14:58:30    43s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JSP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/18 14:58:30    43s] Type 'man IMPLF-200' for more detail.
[04/18 14:58:30    43s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JSGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/18 14:58:30    43s] Type 'man IMPLF-200' for more detail.
[04/18 14:58:30    43s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JLP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/18 14:58:30    43s] Type 'man IMPLF-200' for more detail.
[04/18 14:58:30    43s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JLGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/18 14:58:30    43s] Type 'man IMPLF-200' for more detail.
[04/18 14:58:30    43s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JCP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/18 14:58:30    43s] Type 'man IMPLF-200' for more detail.
[04/18 14:58:30    43s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JCGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/18 14:58:30    43s] Type 'man IMPLF-200' for more detail.
[04/18 14:58:30    43s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JCAP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/18 14:58:30    43s] Type 'man IMPLF-200' for more detail.
[04/18 14:58:30    43s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ITUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/18 14:58:30    43s] Type 'man IMPLF-200' for more detail.
[04/18 14:58:30    43s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ITP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/18 14:58:30    43s] Type 'man IMPLF-200' for more detail.
[04/18 14:58:30    43s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ITHDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/18 14:58:30    43s] Type 'man IMPLF-200' for more detail.
[04/18 14:58:30    43s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ISUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/18 14:58:30    43s] Type 'man IMPLF-200' for more detail.
[04/18 14:58:30    43s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ISP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/18 14:58:30    43s] Type 'man IMPLF-200' for more detail.
[04/18 14:58:30    43s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ISHDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/18 14:58:30    43s] Type 'man IMPLF-200' for more detail.
[04/18 14:58:30    43s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ILUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/18 14:58:30    43s] Type 'man IMPLF-200' for more detail.
[04/18 14:58:30    43s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ILP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/18 14:58:30    43s] Type 'man IMPLF-200' for more detail.
[04/18 14:58:30    43s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ILHDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/18 14:58:30    43s] Type 'man IMPLF-200' for more detail.
[04/18 14:58:30    43s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ICUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/18 14:58:30    43s] Type 'man IMPLF-200' for more detail.
[04/18 14:58:30    43s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ICP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/18 14:58:30    43s] Type 'man IMPLF-200' for more detail.
[04/18 14:58:30    43s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[04/18 14:58:30    43s] To increase the message display limit, refer to the product command reference manual.
[04/18 14:58:30    43s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT8SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/18 14:58:30    43s] Type 'man IMPLF-201' for more detail.
[04/18 14:58:30    43s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT8SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/18 14:58:30    43s] Type 'man IMPLF-201' for more detail.
[04/18 14:58:30    43s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT8P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/18 14:58:30    43s] Type 'man IMPLF-201' for more detail.
[04/18 14:58:30    43s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT4SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/18 14:58:30    43s] Type 'man IMPLF-201' for more detail.
[04/18 14:58:30    43s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT4SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/18 14:58:30    43s] Type 'man IMPLF-201' for more detail.
[04/18 14:58:30    43s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT4P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/18 14:58:30    43s] Type 'man IMPLF-201' for more detail.
[04/18 14:58:30    43s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT2SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/18 14:58:30    43s] Type 'man IMPLF-201' for more detail.
[04/18 14:58:30    43s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT2P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/18 14:58:30    43s] Type 'man IMPLF-201' for more detail.
[04/18 14:58:30    43s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT24SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/18 14:58:30    43s] Type 'man IMPLF-201' for more detail.
[04/18 14:58:30    43s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT24SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/18 14:58:30    43s] Type 'man IMPLF-201' for more detail.
[04/18 14:58:30    43s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT24P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/18 14:58:30    43s] Type 'man IMPLF-201' for more detail.
[04/18 14:58:30    43s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT1P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/18 14:58:30    43s] Type 'man IMPLF-201' for more detail.
[04/18 14:58:30    43s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT16SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/18 14:58:30    43s] Type 'man IMPLF-201' for more detail.
[04/18 14:58:30    43s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT16SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/18 14:58:30    43s] Type 'man IMPLF-201' for more detail.
[04/18 14:58:30    43s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT16P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/18 14:58:30    43s] Type 'man IMPLF-201' for more detail.
[04/18 14:58:30    43s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD8SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/18 14:58:30    43s] Type 'man IMPLF-201' for more detail.
[04/18 14:58:30    43s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD8SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/18 14:58:30    43s] Type 'man IMPLF-201' for more detail.
[04/18 14:58:30    43s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD8P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/18 14:58:30    43s] Type 'man IMPLF-201' for more detail.
[04/18 14:58:30    43s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD4SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/18 14:58:30    43s] Type 'man IMPLF-201' for more detail.
[04/18 14:58:30    43s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD4SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/18 14:58:30    43s] Type 'man IMPLF-201' for more detail.
[04/18 14:58:30    43s] **WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
[04/18 14:58:30    43s] To increase the message display limit, refer to the product command reference manual.
[04/18 14:58:30    43s] 
[04/18 14:58:30    43s] viaInitial starts at Mon Apr 18 14:58:30 2022
[04/18 14:58:30    43s] viaInitial ends at Mon Apr 18 14:58:30 2022
[04/18 14:58:30    43s] *** Begin netlist parsing (mem=621.5M) ***
[04/18 14:58:30    43s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP25LP' is defined in LEF but not in the timing library.
[04/18 14:58:30    43s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP25LP' is defined in LEF but not in the timing library.
[04/18 14:58:30    43s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP25' is defined in LEF but not in the timing library.
[04/18 14:58:30    43s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP25' is defined in LEF but not in the timing library.
[04/18 14:58:30    43s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP15LP' is defined in LEF but not in the timing library.
[04/18 14:58:30    43s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP15LP' is defined in LEF but not in the timing library.
[04/18 14:58:30    43s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP15' is defined in LEF but not in the timing library.
[04/18 14:58:30    43s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP15' is defined in LEF but not in the timing library.
[04/18 14:58:30    43s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP10LP' is defined in LEF but not in the timing library.
[04/18 14:58:30    43s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP10LP' is defined in LEF but not in the timing library.
[04/18 14:58:30    43s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP10' is defined in LEF but not in the timing library.
[04/18 14:58:30    43s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP10' is defined in LEF but not in the timing library.
[04/18 14:58:30    43s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP7LP' is defined in LEF but not in the timing library.
[04/18 14:58:30    43s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP7LP' is defined in LEF but not in the timing library.
[04/18 14:58:30    43s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP7' is defined in LEF but not in the timing library.
[04/18 14:58:30    43s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP7' is defined in LEF but not in the timing library.
[04/18 14:58:30    43s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP5LP' is defined in LEF but not in the timing library.
[04/18 14:58:30    43s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP5LP' is defined in LEF but not in the timing library.
[04/18 14:58:30    43s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP5' is defined in LEF but not in the timing library.
[04/18 14:58:30    43s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP5' is defined in LEF but not in the timing library.
[04/18 14:58:30    43s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[04/18 14:58:30    43s] To increase the message display limit, refer to the product command reference manual.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDOR' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDI' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDC' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'POWERCUTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDOR' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDI' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDO' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'GNDR' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDD' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDO' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Pin 'VDDR' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:58:30    43s] Created 1225 new cells from 2 timing libraries.
[04/18 14:58:30    43s] Reading netlist ...
[04/18 14:58:30    43s] Backslashed names will retain backslash and a trailing blank character.
[04/18 14:58:30    43s] Reading verilog netlist 'innovus/NextZ80.v'
[04/18 14:58:30    43s] 
[04/18 14:58:30    43s] *** Memory Usage v#1 (Current mem = 621.473M, initial mem = 173.848M) ***
[04/18 14:58:30    43s] *** End netlist parsing (cpu=0:00:00.2, real=0:00:00.0, mem=621.5M) ***
[04/18 14:58:30    43s] Top level cell is NextZ80.
[04/18 14:58:30    44s] ** Removed 1 unused lib cells.
[04/18 14:58:30    44s] **WARN: (IMPTS-282):	Cell 'BT8SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[04/18 14:58:30    44s] Type 'man IMPTS-282' for more detail.
[04/18 14:58:30    44s] **WARN: (IMPTS-282):	Cell 'BT8SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[04/18 14:58:30    44s] Type 'man IMPTS-282' for more detail.
[04/18 14:58:30    44s] **WARN: (IMPTS-282):	Cell 'BT8P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[04/18 14:58:30    44s] Type 'man IMPTS-282' for more detail.
[04/18 14:58:30    44s] **WARN: (IMPTS-282):	Cell 'BT4SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[04/18 14:58:30    44s] Type 'man IMPTS-282' for more detail.
[04/18 14:58:30    44s] **WARN: (IMPTS-282):	Cell 'BT4SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[04/18 14:58:30    44s] Type 'man IMPTS-282' for more detail.
[04/18 14:58:30    44s] **WARN: (IMPTS-282):	Cell 'BT4P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[04/18 14:58:30    44s] Type 'man IMPTS-282' for more detail.
[04/18 14:58:30    44s] **WARN: (IMPTS-282):	Cell 'BT2SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[04/18 14:58:30    44s] Type 'man IMPTS-282' for more detail.
[04/18 14:58:30    44s] **WARN: (IMPTS-282):	Cell 'BT2P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[04/18 14:58:30    44s] Type 'man IMPTS-282' for more detail.
[04/18 14:58:30    44s] **WARN: (IMPTS-282):	Cell 'BT24SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[04/18 14:58:30    44s] Type 'man IMPTS-282' for more detail.
[04/18 14:58:30    44s] **WARN: (IMPTS-282):	Cell 'BT24SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[04/18 14:58:30    44s] Type 'man IMPTS-282' for more detail.
[04/18 14:58:30    44s] **WARN: (IMPTS-282):	Cell 'BT24P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[04/18 14:58:30    44s] Type 'man IMPTS-282' for more detail.
[04/18 14:58:30    44s] **WARN: (IMPTS-282):	Cell 'BT1P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[04/18 14:58:30    44s] Type 'man IMPTS-282' for more detail.
[04/18 14:58:30    44s] **WARN: (IMPTS-282):	Cell 'BT16SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[04/18 14:58:30    44s] Type 'man IMPTS-282' for more detail.
[04/18 14:58:30    44s] **WARN: (IMPTS-282):	Cell 'BT16SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[04/18 14:58:30    44s] Type 'man IMPTS-282' for more detail.
[04/18 14:58:30    44s] **WARN: (IMPTS-282):	Cell 'BT16P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[04/18 14:58:30    44s] Type 'man IMPTS-282' for more detail.
[04/18 14:58:30    44s] **WARN: (IMPTS-282):	Cell 'BD8SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[04/18 14:58:30    44s] Type 'man IMPTS-282' for more detail.
[04/18 14:58:30    44s] **WARN: (IMPTS-282):	Cell 'BD8SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[04/18 14:58:30    44s] Type 'man IMPTS-282' for more detail.
[04/18 14:58:30    44s] **WARN: (IMPTS-282):	Cell 'BD8P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[04/18 14:58:30    44s] Type 'man IMPTS-282' for more detail.
[04/18 14:58:30    44s] **WARN: (IMPTS-282):	Cell 'BD4SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[04/18 14:58:30    44s] Type 'man IMPTS-282' for more detail.
[04/18 14:58:30    44s] **WARN: (IMPTS-282):	Cell 'BD4SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[04/18 14:58:30    44s] Type 'man IMPTS-282' for more detail.
[04/18 14:58:30    44s] **WARN: (EMS-27):	Message (IMPTS-282) has exceeded the current message display limit of 20.
[04/18 14:58:30    44s] To increase the message display limit, refer to the product command reference manual.
[04/18 14:58:30    44s] Hooked 1224 DB cells to tlib cells.
[04/18 14:58:30    44s] Starting recursive module instantiation check.
[04/18 14:58:30    44s] No recursion found.
[04/18 14:58:30    44s] Building hierarchical netlist for Cell NextZ80 ...
[04/18 14:58:31    44s] *** Netlist is unique.
[04/18 14:58:31    44s] ** info: there are 1276 modules.
[04/18 14:58:31    44s] ** info: there are 3893 stdCell insts.
[04/18 14:58:31    44s] 
[04/18 14:58:31    44s] *** Memory Usage v#1 (Current mem = 637.223M, initial mem = 173.848M) ***
[04/18 14:58:31    44s] Set Default Net Delay as 1000 ps.
[04/18 14:58:31    44s] Set Default Net Load as 0.5 pF. 
[04/18 14:58:31    44s] Set Default Input Pin Transition as 0.1 ps.
[04/18 14:58:31    44s] **WARN: (IMPFP-3961):	The techSite 'io_site_5V' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[04/18 14:58:31    44s] Type 'man IMPFP-3961' for more detail.
[04/18 14:58:31    45s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[04/18 14:58:31    45s] Reading Capacitance Table File /pdk/xfab/XC018_61_3.1.3/cadence/xc018/LEF/xc018_m6_FE/xc018m6_typ.capTbl ...
[04/18 14:58:31    45s] Cap table was created using Encounter 07.10-s219_1.
[04/18 14:58:31    45s] Process name: xc018m6_typ.
[04/18 14:58:31    45s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[04/18 14:58:31    45s] Type 'man IMPEXT-2773' for more detail.
[04/18 14:58:31    45s] Importing multi-corner RC tables ... 
[04/18 14:58:31    45s] Summary of Active RC-Corners : 
[04/18 14:58:31    45s]  
[04/18 14:58:31    45s]  Analysis View: default_emulate_view
[04/18 14:58:31    45s]     RC-Corner Name        : default_emulate_rc_corner
[04/18 14:58:31    45s]     RC-Corner Index       : 0
[04/18 14:58:31    45s]     RC-Corner Temperature : 25 Celsius
[04/18 14:58:31    45s]     RC-Corner Cap Table   : '/pdk/xfab/XC018_61_3.1.3/cadence/xc018/LEF/xc018_m6_FE/xc018m6_typ.capTbl'
[04/18 14:58:31    45s]     RC-Corner PreRoute Res Factor         : 1
[04/18 14:58:31    45s]     RC-Corner PreRoute Cap Factor         : 1
[04/18 14:58:31    45s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[04/18 14:58:31    45s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[04/18 14:58:31    45s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[04/18 14:58:31    45s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[04/18 14:58:31    45s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[04/18 14:58:31    45s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
[04/18 14:58:31    45s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
[04/18 14:58:31    45s] *Info: initialize multi-corner CTS.
[04/18 14:58:31    45s] Reading timing constraints file 'innovus//NextZ80.default_emulate_constraint_mode.sdc' ...
[04/18 14:58:31    45s] Current (total cpu=0:00:44.6, real=0:02:22, peak res=317.0M, current mem=741.3M)
[04/18 14:58:31    45s] NextZ80
[04/18 14:58:31    45s] **WARN: (TCLNL-330):	set_input_delay on clock root 'CLK' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File innovus//NextZ80.default_emulate_constraint_mode.sdc, Line 114).
[04/18 14:58:31    45s] 
[04/18 14:58:31    45s] **WARN: (TCLNL-330):	set_input_delay on clock root 'CLK' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File innovus//NextZ80.default_emulate_constraint_mode.sdc, Line 115).
[04/18 14:58:31    45s] 
[04/18 14:58:31    45s] **WARN: (TCLNL-330):	set_input_delay on clock root 'CLK' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File innovus//NextZ80.default_emulate_constraint_mode.sdc, Line 124).
[04/18 14:58:31    45s] 
[04/18 14:58:31    45s] Number of path exceptions in the constraint file = 1
[04/18 14:58:31    45s] Number of paths exceptions after getting compressed = 1
[04/18 14:58:31    45s] INFO (CTE): Reading of timing constraints file innovus//NextZ80.default_emulate_constraint_mode.sdc completed, with 3 WARNING
[04/18 14:58:31    45s] Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=334.0M, current mem=758.5M)
[04/18 14:58:31    45s] Current (total cpu=0:00:44.8, real=0:02:22, peak res=334.0M, current mem=758.5M)
[04/18 14:58:31    45s] **WARN: (TA-976):	Path groups asserted by the group_path constraint are considered by the software to be global in nature - they cannot be restricted to specific constraint modes. Due to this restriction, the group_path constraint is not supported directly in the constraint files which are configured in mode-specific commands such as create_constraint_mode. The current group_path entry will be ignored. You can enter the group_path constraint interactively or as part of a general command script -  where it will be interpreted as global and will be in effect for all modes.
[04/18 14:58:32    45s] Summary for sequential cells idenfication: 
[04/18 14:58:32    45s] Identified SBFF number: 128
[04/18 14:58:32    45s] Identified MBFF number: 0
[04/18 14:58:32    45s] Not identified SBFF number: 0
[04/18 14:58:32    45s] Not identified MBFF number: 0
[04/18 14:58:32    45s] Number of sequential cells which are not FFs: 106
[04/18 14:58:32    45s] 
[04/18 14:58:32    45s] Total number of combinational cells: 511
[04/18 14:58:32    45s] Total number of sequential cells: 234
[04/18 14:58:32    45s] Total number of tristate cells: 64
[04/18 14:58:32    45s] Total number of level shifter cells: 0
[04/18 14:58:32    45s] Total number of power gating cells: 0
[04/18 14:58:32    45s] Total number of isolation cells: 0
[04/18 14:58:32    45s] Total number of power switch cells: 0
[04/18 14:58:32    45s] Total number of pulse generator cells: 0
[04/18 14:58:32    45s] Total number of always on buffers: 0
[04/18 14:58:32    45s] Total number of retention cells: 0
[04/18 14:58:32    45s] List of usable buffers: BUX1 BUX0 BUX2 BUX12 BUX16 BUX20 BUX3 BUX4 BUX6 BUX8
[04/18 14:58:32    45s] Total number of usable buffers: 10
[04/18 14:58:32    45s] List of unusable buffers:
[04/18 14:58:32    45s] Total number of unusable buffers: 0
[04/18 14:58:32    45s] List of usable inverters: INCX12 INCX16 INCX20 INX1 INX0 INX2 INX12 INX16 INX20 INX3 INX4 INX6 INX8
[04/18 14:58:32    45s] Total number of usable inverters: 13
[04/18 14:58:32    45s] List of unusable inverters:
[04/18 14:58:32    45s] Total number of unusable inverters: 0
[04/18 14:58:32    45s] List of identified usable delay cells: BUCX12 BUCX16 BUCX20 BUCX4 BUCX6 BUCX8 DLY1X1 DLY1X0 DLY2X0 DLY2X1 DLY4X1 DLY4X0 DLY8X1 DLY8X0
[04/18 14:58:32    45s] Total number of identified usable delay cells: 14
[04/18 14:58:32    45s] List of identified unusable delay cells:
[04/18 14:58:32    45s] Total number of identified unusable delay cells: 0
[04/18 14:58:32    45s] Reading IO assignment file "iopads.io" ...
[04/18 14:58:32    45s] **WARN: (IMPFP-710):	File version 0 is too old.
[04/18 14:58:32    45s] IO file version '0' is too old, will try to place io cell any way.
[04/18 14:58:32    45s] WARNING (IMPFP-3997): The Floorplan box has been changed from {(0.000 , 0.000) (325.340 , 322.080)} to {(-514.330 , -425.960) (839.670 , 748.040)}.
[04/18 14:58:32    45s] Adjusting coreMargin left    to finFet grid (PlacementGrid) : after adjusting :3.15
[04/18 14:58:32    45s] Adjusting coreMargin bottom  to finFet grid (PlacementGrid) : after adjusting :3.05
[04/18 14:58:32    45s] Adjusting coreMargin right   to finFet grid (PlacementGrid) : after adjusting :3.15
[04/18 14:58:32    45s] Adjusting coreMargin top     to finFet grid (PlacementGrid) : after adjusting :3.05
[04/18 14:58:32    45s] Adjusting core size to PlacementGrid : width :325.71 height : 322.08
[04/18 14:58:32    45s] Adjusting Core to Left to: 3.1900. Core to Bottom to: 3.4700.
[04/18 14:58:32    45s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current create_floorplan objects are automatically derived based on specified new create_floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[04/18 14:58:32    45s] [DEV]innovus 2> source physical/2_power_plan.tcl
**WARN: (IMPPP-4022):	Option "-stacked_via_top_layer" is obsolete and has been replaced by "setAddRingMode -stacked_via_top_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddRingMode -stacked_via_top_layer layerName"..
[04/18 14:58:40    47s] **WARN: (IMPPP-4022):	Option "-stacked_via_bottom_layer" is obsolete and has been replaced by "setAddRingMode -stacked_via_bottom_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddRingMode -stacked_via_bottom_layer layerName"..
[04/18 14:58:40    47s] 
[04/18 14:58:40    47s] The power planner created 8 wires.
[04/18 14:58:40    47s] *** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 946.5M) ***
[04/18 14:58:40    47s] *** Begin SPECIAL ROUTE on Mon Apr 18 14:58:40 2022 ***
[04/18 14:58:40    47s] SPECIAL ROUTE ran on directory: /home/inf01185/arthur.ferreira/work/nextz80/synthesis
[04/18 14:58:40    47s] SPECIAL ROUTE ran on machine: pgmicro01 (Linux 3.10.0-1160.6.1.el7.x86_64 Xeon 1.20Ghz)
[04/18 14:58:40    47s] 
[04/18 14:58:40    47s] Begin option processing ...
[04/18 14:58:40    47s] srouteConnectPowerBump set to false
[04/18 14:58:40    47s] routeSelectNet set to "gnd vdd"
[04/18 14:58:40    47s] routeSpecial set to true
[04/18 14:58:40    47s] srouteBlockPin set to "useLef"
[04/18 14:58:40    47s] srouteBottomLayerLimit set to 1
[04/18 14:58:40    47s] srouteBottomTargetLayerLimit set to 1
[04/18 14:58:40    47s] srouteConnectConverterPin set to false
[04/18 14:58:40    47s] srouteCrossoverViaBottomLayer set to 1
[04/18 14:58:40    47s] srouteCrossoverViaTopLayer set to 6
[04/18 14:58:40    47s] srouteFollowCorePinEnd set to 3
[04/18 14:58:40    47s] srouteJogControl set to "preferWithChanges differentLayer"
[04/18 14:58:40    47s] sroutePadPinAllPorts set to true
[04/18 14:58:40    47s] sroutePreserveExistingRoutes set to true
[04/18 14:58:40    47s] srouteRoutePowerBarPortOnBothDir set to true
[04/18 14:58:40    47s] srouteStopBlockPin set to "nearestTarget"
[04/18 14:58:40    47s] srouteTopLayerLimit set to 6
[04/18 14:58:40    47s] srouteTopTargetLayerLimit set to 6
[04/18 14:58:40    47s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1564.00 megs.
[04/18 14:58:40    47s] 
[04/18 14:58:40    47s] Reading DB technology information...
[04/18 14:58:40    47s] Finished reading DB technology information.
[04/18 14:58:40    47s] Reading floorplan and netlist information...
[04/18 14:58:40    47s] Finished reading floorplan and netlist information.
[04/18 14:58:40    47s] Read in 12 layers, 6 routing layers, 1 overlap layer
[04/18 14:58:40    47s] Read in 831 macros, 164 used
[04/18 14:58:40    47s] Read in 202 components
[04/18 14:58:40    47s]   150 core components: 150 unplaced, 0 placed, 0 fixed
[04/18 14:58:40    47s]   52 pad components: 0 unplaced, 0 placed, 52 fixed
[04/18 14:58:40    47s] Read in 42 logical pins
[04/18 14:58:40    47s] Read in 42 nets
[04/18 14:58:40    47s] Read in 7 special nets, 2 routed
[04/18 14:58:40    47s] Read in 55 terminals
[04/18 14:58:40    47s] 2 nets selected.
[04/18 14:58:40    47s] 
[04/18 14:58:40    47s] Begin power routing ...
[04/18 14:58:40    47s] **WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net vdd.
[04/18 14:58:40    47s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[04/18 14:58:40    47s] **WARN: (IMPSR-1254):	Cannot find any block pin of net vdd. Check netlist, or change option to include the pin.
[04/18 14:58:40    47s] **WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net gnd.
[04/18 14:58:40    47s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[04/18 14:58:40    47s] **WARN: (IMPSR-1254):	Cannot find any block pin of net gnd. Check netlist, or change option to include the pin.
[04/18 14:58:40    47s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
[04/18 14:58:40    47s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[04/18 14:58:40    47s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
[04/18 14:58:40    47s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[04/18 14:58:40    47s] CPU time for FollowPin 0 seconds
[04/18 14:58:40    47s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net gnd.
[04/18 14:58:40    47s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[04/18 14:58:40    47s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net gnd.
[04/18 14:58:40    47s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[04/18 14:58:40    47s] CPU time for FollowPin 0 seconds
[04/18 14:58:40    47s]   Number of IO ports routed: 53  open: 7
[04/18 14:58:40    47s]   Number of Block ports routed: 0
[04/18 14:58:40    47s]   Number of Stripe ports routed: 0
[04/18 14:58:40    47s]   Number of Core ports routed: 259  open: 5
[04/18 14:58:40    47s]   Number of Pad ports routed: 0
[04/18 14:58:40    47s]   Number of Power Bump ports routed: 0
[04/18 14:58:40    47s]   Number of Pad Ring connections: 260
[04/18 14:58:40    47s]   Number of Followpin connections: 133
[04/18 14:58:40    47s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1579.00 megs.
[04/18 14:58:40    47s] 
[04/18 14:58:40    47s] 
[04/18 14:58:40    47s] 
[04/18 14:58:40    47s]  Begin updating DB with routing results ...
[04/18 14:58:40    47s]  Updating DB with 39 via definition ...Extracting standard cell pins and blockage ...... 
[04/18 14:58:40    47s] Pin and blockage extraction finished
[04/18 14:58:40    47s] 
[04/18 14:58:40    47s] 
[04/18 14:58:40    47s] sroute post-processing starts at Mon Apr 18 14:58:40 2022
[04/18 14:58:40    47s] The viaGen is rebuilding shadow vias for net gnd.
[04/18 14:58:40    48s] sroute post-processing ends at Mon Apr 18 14:58:40 2022
[04/18 14:58:40    48s] 
[04/18 14:58:40    48s] sroute post-processing starts at Mon Apr 18 14:58:40 2022
[04/18 14:58:40    48s] The viaGen is rebuilding shadow vias for net vdd.
[04/18 14:58:40    48s] sroute post-processing ends at Mon Apr 18 14:58:40 2022
[04/18 14:58:40    48s] sroute: Total CPU time used = 0:0:0
[04/18 14:58:40    48s] sroute: Total Real time used = 0:0:0
[04/18 14:58:40    48s] sroute: Total Memory used = 47.70 megs
[04/18 14:58:40    48s] sroute: Total Peak Memory used = 992.23 megs
[04/18 14:58:40    48s] [DEV]innovus 3> source physical/3_pin_clock.tcl
[04/18 14:58:49    49s] *scInfo: scPctBadScanCell = 93.75%
**ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined. Placement and timing QoR can be severely impacted in this case!
[04/18 14:58:49    49s] It is highly recommend to define scan chains either through input scan def (preferred) or create_scan_chain.
[04/18 14:58:49    49s] *** Starting place_design default flow ***
[04/18 14:58:49    49s] **INFO: Enable pre-place timing setting for timing analysis
[04/18 14:58:49    49s] Set Using Default Delay Limit as 101.
[04/18 14:58:49    49s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[04/18 14:58:49    49s] Set Default Net Delay as 0 ps.
[04/18 14:58:49    49s] Set Default Net Load as 0 pF. 
[04/18 14:58:49    49s] **INFO: Analyzing IO path groups for slack adjustment
[04/18 14:58:49    49s] Multithreaded Timing Analysis is initialized with 8 threads
[04/18 14:58:49    49s] 
[04/18 14:58:49    49s] Effort level <high> specified for reg2reg_tmp.20585 path_group
[04/18 14:58:49    50s] #################################################################################
[04/18 14:58:49    50s] # Design Stage: PreRoute
[04/18 14:58:49    50s] # Design Name: NextZ80
[04/18 14:58:49    50s] # Design Mode: 90nm
[04/18 14:58:49    50s] # Analysis Mode: MMMC Non-OCV 
[04/18 14:58:49    50s] # Parasitics Mode: No SPEF/RCDB
[04/18 14:58:49    50s] # Signoff Settings: SI Off 
[04/18 14:58:49    50s] #################################################################################
[04/18 14:58:49    50s] Calculate delays in Single mode...
[04/18 14:58:49    50s] Topological Sorting (CPU = 0:00:00.0, MEM = 1099.6M, InitMEM = 1098.6M)
[04/18 14:58:49    50s] siFlow : Timing analysis mode is single, using late cdB files
[04/18 14:58:50    52s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/18 14:58:50    52s] End delay calculation. (MEM=1701.37 CPU=0:00:01.1 REAL=0:00:00.0)
[04/18 14:58:50    52s] *** CDM Built up (cpu=0:00:02.4  real=0:00:01.0  mem= 1701.4M) ***
[04/18 14:58:51    52s] *** Start delete_buffer_trees ***
[04/18 14:58:51    52s] *Info: RC_CG_HIER_INST1 ports set dont-touch
[04/18 14:58:51    52s] *Info: RC_CG_HIER_INST2 ports set dont-touch
[04/18 14:58:51    52s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST11 ports set dont-touch
[04/18 14:58:51    52s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST12 ports set dont-touch
[04/18 14:58:51    52s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST13 ports set dont-touch
[04/18 14:58:51    52s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST14 ports set dont-touch
[04/18 14:58:51    52s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST15 ports set dont-touch
[04/18 14:58:51    52s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST17 ports set dont-touch
[04/18 14:58:51    52s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST18 ports set dont-touch
[04/18 14:58:51    52s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST19 ports set dont-touch
[04/18 14:58:51    52s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST20 ports set dont-touch
[04/18 14:58:51    52s] *Info: RC_CG_HIER_INST3 ports set dont-touch
[04/18 14:58:51    52s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST22 ports set dont-touch
[04/18 14:58:51    52s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST23 ports set dont-touch
[04/18 14:58:51    52s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST24 ports set dont-touch
[04/18 14:58:51    52s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST26 ports set dont-touch
[04/18 14:58:51    52s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST27 ports set dont-touch
[04/18 14:58:51    52s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST28 ports set dont-touch
[04/18 14:58:51    52s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST29 ports set dont-touch
[04/18 14:58:51    52s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST30 ports set dont-touch
[04/18 14:58:51    52s] *Info: RC_CG_HIER_INST4 ports set dont-touch
[04/18 14:58:51    52s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST31 ports set dont-touch
[04/18 14:58:51    52s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST33 ports set dont-touch
[04/18 14:58:51    52s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST34 ports set dont-touch
[04/18 14:58:51    52s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST35 ports set dont-touch
[04/18 14:58:51    52s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST36 ports set dont-touch
[04/18 14:58:51    52s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST38 ports set dont-touch
[04/18 14:58:51    52s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST39 ports set dont-touch
[04/18 14:58:51    52s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST40 ports set dont-touch
[04/18 14:58:51    52s] *Info: CPU_REGS_RC_CG_HIER_INST5 ports set dont-touch
[04/18 14:58:51    52s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST42 ports set dont-touch
[04/18 14:58:51    52s] *Info: CPU_REGS_RC_CG_HIER_INST6 ports set dont-touch
[04/18 14:58:51    52s] *Info: CPU_REGS_RC_CG_HIER_INST7 ports set dont-touch
[04/18 14:58:51    52s] *Info: CPU_REGS_RC_CG_HIER_INST8 ports set dont-touch
[04/18 14:58:51    52s] *Info: CPU_REGS_RC_CG_HIER_INST9 ports set dont-touch
[04/18 14:58:51    52s] *Info: CPU_REGS_RC_CG_HIER_INST10 ports set dont-touch
[04/18 14:58:51    52s] Info: Detect buffers to remove automatically.
[04/18 14:58:51    52s] Analyzing netlist ...
[04/18 14:58:51    52s] All-RC-Corners-Per-Net-In-Memory is turned ON...
[04/18 14:58:51    52s] Updating netlist
[04/18 14:58:51    52s] 
[04/18 14:58:51    52s] *summary: 255 instances (buffers/inverters) removed
[04/18 14:58:51    52s] *** Finish delete_buffer_trees (0:00:00.3) ***
[04/18 14:58:51    52s] **INFO: Disable pre-place timing setting for timing analysis
[04/18 14:58:51    52s] Set Using Default Delay Limit as 1000.
[04/18 14:58:51    52s] Set Default Net Delay as 1000 ps.
[04/18 14:58:51    52s] Set Default Net Load as 0.5 pF. 
[04/18 14:58:51    52s] Deleted 0 physical inst  (cell - / prefix -).
[04/18 14:58:51    52s] *** Starting "NanoPlace(TM) placement v#2 (mem=1693.3M)" ...
[04/18 14:58:51    52s] **WARN: (IMPTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
[04/18 14:58:51    52s] Type 'man IMPTS-403' for more detail.
[04/18 14:58:57    58s] *** Build Buffered Sizing Timing Model
[04/18 14:58:57    58s] (cpu=0:00:05.6 mem=1693.4M) ***
[04/18 14:58:58    59s] *** Build Virtual Sizing Timing Model
[04/18 14:58:58    59s] (cpu=0:00:06.7 mem=1693.6M) ***
[04/18 14:58:58    59s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[04/18 14:58:58    59s] **WARN: (IMPSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
[04/18 14:58:58    59s] Define the scan chains before using this option.
[04/18 14:58:58    59s] Type 'man IMPSP-9042' for more detail.
[04/18 14:58:58    59s] #std cell=3654 (0 fixed + 3654 movable) #block=0 (0 floating + 0 preplaced)
[04/18 14:58:58    59s] #ioInst=52 #net=3684 #term=12072 #term/net=3.28, #fixedIo=52, #floatIo=0, #fixedPin=0, #floatPin=42
[04/18 14:58:58    59s] stdCell: 3654 single + 0 double + 0 multi
[04/18 14:58:58    59s] Total standard cell length = 14.3306 (mm), area = 0.0699 (mm^2)
[04/18 14:58:58    59s] Core basic site is core
[04/18 14:58:58    60s] Estimated cell power/ground rail width = 0.915 um
[04/18 14:58:58    60s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/18 14:58:58    60s] Apply auto density screen in pre-place stage.
[04/18 14:58:58    60s] Auto density screen increases utilization from 0.129 to 0.129
[04/18 14:58:58    60s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1693.6M
[04/18 14:58:58    60s] Average module density = 0.129.
[04/18 14:58:58    60s] Density for the design = 0.129.
[04/18 14:58:58    60s]        = stdcell_area 22747 sites (69933 um^2) / alloc_area 175959 sites (540968 um^2).
[04/18 14:58:58    60s] Pin Density = 0.06861.
[04/18 14:58:58    60s]             = total # of pins 12072 / total area 175959.
[04/18 14:58:58    60s] Enabling multi-CPU acceleration with 8 CPU(s) for placement
[04/18 14:58:58    60s] === lastAutoLevel = 8 
[04/18 14:58:59    61s] Clock gating cells determined by native netlist tracing.
[04/18 14:58:59    61s] Effort level <high> specified for reg2reg path_group
[04/18 14:58:59    61s] Effort level <high> specified for reg2cgate path_group
[04/18 14:59:00    62s] Iteration  1: Total net bbox = 6.217e-10 (3.56e-10 2.66e-10)
[04/18 14:59:00    62s]               Est.  stn bbox = 6.903e-10 (3.92e-10 2.98e-10)
[04/18 14:59:00    62s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1757.6M
[04/18 14:59:00    62s] Iteration  2: Total net bbox = 6.217e-10 (3.56e-10 2.66e-10)
[04/18 14:59:00    62s]               Est.  stn bbox = 6.903e-10 (3.92e-10 2.98e-10)
[04/18 14:59:00    62s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1757.6M
[04/18 14:59:00    62s] Iteration  3: Total net bbox = 3.224e+02 (2.10e+02 1.12e+02)
[04/18 14:59:00    62s]               Est.  stn bbox = 3.787e+02 (2.50e+02 1.29e+02)
[04/18 14:59:00    62s]               cpu = 0:00:00.4 real = 0:00:00.0 mem = 1757.6M
[04/18 14:59:00    62s] Total number of setup views is 1.
[04/18 14:59:00    62s] Total number of active setup views is 1.
[04/18 14:59:01    62s] Iteration  4: Total net bbox = 9.117e+01 (5.26e+01 3.85e+01)
[04/18 14:59:01    62s]               Est.  stn bbox = 1.060e+02 (6.21e+01 4.39e+01)
[04/18 14:59:01    62s]               cpu = 0:00:00.3 real = 0:00:01.0 mem = 1757.6M
[04/18 14:59:01    66s] Iteration  5: Total net bbox = 9.898e+04 (3.67e+04 6.23e+04)
[04/18 14:59:01    66s]               Est.  stn bbox = 1.183e+05 (4.39e+04 7.45e+04)
[04/18 14:59:01    66s]               cpu = 0:00:03.3 real = 0:00:00.0 mem = 1757.6M
[04/18 14:59:03    73s] Iteration  6: Total net bbox = 1.502e+05 (6.82e+04 8.21e+04)
[04/18 14:59:03    73s]               Est.  stn bbox = 1.801e+05 (8.16e+04 9.85e+04)
[04/18 14:59:03    73s]               cpu = 0:00:07.0 real = 0:00:02.0 mem = 1789.7M
[04/18 14:59:03    73s] 
[04/18 14:59:03    73s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 8.
[04/18 14:59:03    73s] enableMT= 3 (onDemand)
[04/18 14:59:03    73s] useHNameCompare= 3 (lazy mode)
[04/18 14:59:03    73s] doMTMainInit= 1
[04/18 14:59:03    73s] doMTFlushLazyWireDelete= 1
[04/18 14:59:03    73s] useFastLRoute= 0
[04/18 14:59:03    73s] useFastCRoute= 1
[04/18 14:59:03    73s] doMTNetInitAdjWires= 1
[04/18 14:59:03    73s] wireMPoolNoThreadCheck= 1
[04/18 14:59:03    73s] allMPoolNoThreadCheck= 1
[04/18 14:59:03    73s] doNotUseMPoolInCRoute= 1
[04/18 14:59:03    73s] doMTSprFixZeroViaCodes= 1
[04/18 14:59:03    73s] doMTDtrRoute1CleanupA= 1
[04/18 14:59:03    73s] doMTDtrRoute1CleanupB= 1
[04/18 14:59:03    73s] doMTWireLenCalc= 0
[04/18 14:59:03    73s] doSkipQALenRecalc= 1
[04/18 14:59:03    73s] doMTMainCleanup= 1
[04/18 14:59:03    73s] doMTMoveCellTermsToMSLayer= 1
[04/18 14:59:03    73s] doMTConvertWiresToNewViaCode= 1
[04/18 14:59:03    73s] doMTRemoveAntenna= 1
[04/18 14:59:03    73s] doMTCheckConnectivity= 1
[04/18 14:59:03    73s] enableRuntimeLog= 0
[04/18 14:59:03    73s] Congestion driven padding in post-place stage.
[04/18 14:59:03    73s] Congestion driven padding increases utilization from 0.230 to 0.229
[04/18 14:59:03    73s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1789.7M
[04/18 14:59:03    73s] Iteration  7: Total net bbox = 1.742e+05 (7.04e+04 1.04e+05)
[04/18 14:59:03    73s]               Est.  stn bbox = 2.055e+05 (8.39e+04 1.22e+05)
[04/18 14:59:03    73s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 1789.7M
[04/18 14:59:04    75s] nrCritNet: 4.99% ( 184 / 3684 ) cutoffSlk: -194.4ps stdDelay: 36.4ps
[04/18 14:59:05    76s] nrCritNet: 1.52% ( 56 / 3684 ) cutoffSlk: -53.1ps stdDelay: 36.4ps
[04/18 14:59:05    76s] Iteration  8: Total net bbox = 1.766e+05 (7.15e+04 1.05e+05)
[04/18 14:59:05    76s]               Est.  stn bbox = 2.076e+05 (8.48e+04 1.23e+05)
[04/18 14:59:05    76s]               cpu = 0:00:03.3 real = 0:00:02.0 mem = 1789.7M
[04/18 14:59:06    81s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 8.
[04/18 14:59:07    81s] Congestion driven padding in post-place stage.
[04/18 14:59:07    81s] Congestion driven padding increases utilization from 0.229 to 0.229
[04/18 14:59:07    81s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1789.7M
[04/18 14:59:07    81s] Iteration  9: Total net bbox = 1.890e+05 (8.19e+04 1.07e+05)
[04/18 14:59:07    81s]               Est.  stn bbox = 2.214e+05 (9.68e+04 1.25e+05)
[04/18 14:59:07    81s]               cpu = 0:00:04.7 real = 0:00:02.0 mem = 1789.7M
[04/18 14:59:08    83s] nrCritNet: 4.91% ( 181 / 3684 ) cutoffSlk: -15.8ps stdDelay: 36.4ps
[04/18 14:59:09    84s] nrCritNet: 0.00% ( 0 / 3684 ) cutoffSlk: 214748364.7ps stdDelay: 36.4ps
[04/18 14:59:09    84s] Iteration 10: Total net bbox = 1.914e+05 (8.30e+04 1.08e+05)
[04/18 14:59:09    84s]               Est.  stn bbox = 2.235e+05 (9.78e+04 1.26e+05)
[04/18 14:59:09    84s]               cpu = 0:00:03.2 real = 0:00:02.0 mem = 1789.7M
[04/18 14:59:09    87s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 8.
[04/18 14:59:09    87s] Congestion driven padding in post-place stage.
[04/18 14:59:09    87s] Congestion driven padding increases utilization from 0.229 to 0.229
[04/18 14:59:09    87s] Congestion driven padding runtime: cpu = 0:00:00.1 real = 0:00:00.0 mem = 1789.7M
[04/18 14:59:10    87s] Iteration 11: Total net bbox = 1.966e+05 (8.80e+04 1.09e+05)
[04/18 14:59:10    87s]               Est.  stn bbox = 2.287e+05 (1.03e+05 1.26e+05)
[04/18 14:59:10    87s]               cpu = 0:00:03.0 real = 0:00:01.0 mem = 1789.7M
[04/18 14:59:11    89s] nrCritNet: 1.57% ( 58 / 3684 ) cutoffSlk: -7.9ps stdDelay: 36.4ps
[04/18 14:59:12    90s] nrCritNet: 0.00% ( 0 / 3684 ) cutoffSlk: 214748364.7ps stdDelay: 36.4ps
[04/18 14:59:12    90s] Iteration 12: Total net bbox = 1.996e+05 (8.91e+04 1.10e+05)
[04/18 14:59:12    90s]               Est.  stn bbox = 2.318e+05 (1.04e+05 1.27e+05)
[04/18 14:59:12    90s]               cpu = 0:00:03.0 real = 0:00:02.0 mem = 1789.7M
[04/18 14:59:13    96s] Iteration 13: Total net bbox = 1.992e+05 (8.96e+04 1.10e+05)
[04/18 14:59:13    96s]               Est.  stn bbox = 2.305e+05 (1.04e+05 1.26e+05)
[04/18 14:59:13    96s]               cpu = 0:00:05.3 real = 0:00:01.0 mem = 1789.7M
[04/18 14:59:13    96s] Iteration 14: Total net bbox = 1.992e+05 (8.96e+04 1.10e+05)
[04/18 14:59:13    96s]               Est.  stn bbox = 2.305e+05 (1.04e+05 1.26e+05)
[04/18 14:59:13    96s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1789.7M
[04/18 14:59:13    96s] *** cost = 1.992e+05 (8.96e+04 1.10e+05) (cpu for global=0:00:34.7) real=0:00:14.0***
[04/18 14:59:13    96s] Placement multithread real runtime: 0:00:14.0 with 8 threads.
[04/18 14:59:13    96s] Info: 36 clock gating cells identified, 36 (on average) moved
[04/18 14:59:14    97s] NextZ80
[04/18 14:59:14    97s] Core Placement runtime cpu: 0:00:24.0 real: 0:00:07.0
[04/18 14:59:14    97s] #spOpts: mergeVia=F 
[04/18 14:59:14    97s] Core basic site is core
[04/18 14:59:14    97s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/18 14:59:14    97s] *** Starting refinePlace (0:01:37 mem=1393.6M) ***
[04/18 14:59:14    97s] Total net length = 1.993e+05 (8.961e+04 1.096e+05) (ext = 2.284e+04)
[04/18 14:59:14    97s] # spcSbClkGt: 36
[04/18 14:59:14    97s] Starting refinePlace ...
[04/18 14:59:14    97s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/18 14:59:14    97s] default core: bins with density >  0.75 =    0 % ( 0 / 252 )
[04/18 14:59:14    97s] Density distribution unevenness ratio = 67.132%
[04/18 14:59:14    97s]   Spread Effort: high, pre-route mode, useDDP on.
[04/18 14:59:14    97s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=1407.7MB) @(0:01:37 - 0:01:37).
[04/18 14:59:14    97s] Move report: preRPlace moves 3654 insts, mean move: 1.40 um, max move: 4.32 um
[04/18 14:59:14    97s] 	Max move on inst (g91996): (747.51, 355.34) --> (745.92, 358.07)
[04/18 14:59:14    97s] 	Length: 6 sites, height: 1 rows, site name: core, cell type: AN32X1
[04/18 14:59:14    97s] wireLenOptFixPriorityInst 0 inst fixed
[04/18 14:59:14    97s] tweakage running in 8 threads.
[04/18 14:59:14    97s] Placement tweakage begins.
[04/18 14:59:14    97s] wire length = 2.314e+05
[04/18 14:59:15    98s] wire length = 2.240e+05
[04/18 14:59:15    98s] Placement tweakage ends.
[04/18 14:59:15    98s] Move report: tweak moves 1098 insts, mean move: 11.16 um, max move: 48.51 um
[04/18 14:59:15    98s] 	Max move on inst (CPU_ALU8_g8665): (663.39, 504.47) --> (614.88, 504.47)
[04/18 14:59:15    98s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.9, real=0:00:01.0, mem=1407.7MB) @(0:01:37 - 0:01:38).
[04/18 14:59:15    98s] Move report: legalization moves 3 insts, mean move: 2.31 um, max move: 3.15 um
[04/18 14:59:15    98s] 	Max move on inst (g90402): (635.67, 645.99) --> (638.82, 645.99)
[04/18 14:59:15    98s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1407.7MB) @(0:01:38 - 0:01:38).
[04/18 14:59:15    98s] Move report: Detail placement moves 3654 insts, mean move: 4.50 um, max move: 49.40 um
[04/18 14:59:15    98s] 	Max move on inst (CPU_REGS_regs_lo_RC_CG_HIER_INST40/g12): (671.13, 725.46) --> (709.38, 714.31)
[04/18 14:59:15    98s] 	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 1407.7MB
[04/18 14:59:15    98s] Statistics of distance of Instance movement in refine placement:
[04/18 14:59:15    98s]   maximum (X+Y) =        49.40 um
[04/18 14:59:15    98s]   inst (CPU_REGS_regs_lo_RC_CG_HIER_INST40/g12) with max move: (671.131, 725.461) -> (709.38, 714.31)
[04/18 14:59:15    98s]   mean    (X+Y) =         4.50 um
[04/18 14:59:15    98s] Total instances flipped for WireLenOpt: 163
[04/18 14:59:15    98s] Summary Report:
[04/18 14:59:15    98s] Instances move: 3654 (out of 3654 movable)
[04/18 14:59:15    98s] Mean displacement: 4.50 um
[04/18 14:59:15    98s] Max displacement: 49.40 um [04/18 14:59:15    98s] Total instances moved : 3654
(Instance: CPU_REGS_regs_lo_RC_CG_HIER_INST40/g12) (671.131, 725.461) -> (709.38, 714.31)
[04/18 14:59:15    98s] 	Length: 4 sites, height: 1 rows, site name: core, cell type: AND2X1
[04/18 14:59:15    98s] Total net length = 1.928e+05 (8.347e+04 1.093e+05) (ext = 2.279e+04)
[04/18 14:59:15    98s] [CPU] RefinePlace/total (cpu=0:00:01.1, real=0:00:01.0, mem=1407.7MB) @(0:01:37 - 0:01:38).
[04/18 14:59:15    98s] Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 1407.7MB
[04/18 14:59:15    98s] *** Finished refinePlace (0:01:38 mem=1407.7M) ***
[04/18 14:59:15    98s] Total net length = 1.927e+05 (8.327e+04 1.094e+05) (ext = 2.278e+04)
[04/18 14:59:15    98s] *** End of Placement (cpu=0:00:45.5, real=0:00:24.0, mem=1407.7M) ***
[04/18 14:59:15    98s] #spOpts: mergeVia=F 
[04/18 14:59:15    98s] Core basic site is core
[04/18 14:59:15    98s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/18 14:59:15    98s] default core: bins with density >  0.75 =    0 % ( 0 / 252 )
[04/18 14:59:15    98s] Density distribution unevenness ratio = 67.128%
[04/18 14:59:15    98s] *** Free Virtual Timing Model ...(mem=1407.7M)
[04/18 14:59:15    98s] Starting IO pin assignment...
[04/18 14:59:15    98s] The design is not routed. Using flight-line based method for pin assignment.
[04/18 14:59:15    98s] **WARN: (IMPPTN-1754):	90.00% of possible pin-positions on layer [3] on the left side of partition [NextZ80] from (0.00, 256.81) to (0.00, 317.20) are blocked due to nearby instance [IOPADS_INST/PAD_clk_i]. This may affect the quality of pin assignment. Check if the pin-resources need to be freed up for pin-assignment.
[04/18 14:59:15    98s] **WARN: (IMPPTN-1754):	90.00% of possible pin-positions on layer [5] on the left side of partition [NextZ80] from (0.00, 256.81) to (0.00, 317.20) are blocked due to nearby instance [IOPADS_INST/PAD_clk_i]. This may affect the quality of pin assignment. Check if the pin-resources need to be freed up for pin-assignment.
[04/18 14:59:15    98s] **WARN: (IMPPTN-1754):	90.00% of possible pin-positions on layer [3] on the left side of partition [NextZ80] from (0.00, 436.76) to (0.00, 497.15) are blocked due to nearby instance [IOPADS_INST/PAD_mreq_o]. This may affect the quality of pin assignment. Check if the pin-resources need to be freed up for pin-assignment.
[04/18 14:59:15    98s] **WARN: (IMPPTN-1754):	90.00% of possible pin-positions on layer [5] on the left side of partition [NextZ80] from (0.00, 436.76) to (0.00, 497.15) are blocked due to nearby instance [IOPADS_INST/PAD_mreq_o]. This may affect the quality of pin assignment. Check if the pin-resources need to be freed up for pin-assignment.
[04/18 14:59:15    98s] **WARN: (IMPPTN-1754):	90.00% of possible pin-positions on layer [3] on the right side of partition [NextZ80] from (1354.00, 262.30) to (1354.00, 322.69) are blocked due to nearby instance [IOPADS_INST/PAD_do0_o]. This may affect the quality of pin assignment. Check if the pin-resources need to be freed up for pin-assignment.
[04/18 14:59:15    98s] **WARN: (IMPPTN-1754):	90.00% of possible pin-positions on layer [5] on the right side of partition [NextZ80] from (1354.00, 262.30) to (1354.00, 322.69) are blocked due to nearby instance [IOPADS_INST/PAD_do0_o]. This may affect the quality of pin assignment. Check if the pin-resources need to be freed up for pin-assignment.
[04/18 14:59:15    98s] **WARN: (IMPPTN-1754):	90.00% of possible pin-positions on layer [3] on the right side of partition [NextZ80] from (1354.00, 458.72) to (1354.00, 519.11) are blocked due to nearby instance [IOPADS_INST/PAD_do3_o]. This may affect the quality of pin assignment. Check if the pin-resources need to be freed up for pin-assignment.
[04/18 14:59:15    98s] **WARN: (IMPPTN-1754):	90.00% of possible pin-positions on layer [5] on the right side of partition [NextZ80] from (1354.00, 458.72) to (1354.00, 519.11) are blocked due to nearby instance [IOPADS_INST/PAD_do3_o]. This may affect the quality of pin assignment. Check if the pin-resources need to be freed up for pin-assignment.
[04/18 14:59:15    98s] **WARN: (IMPPTN-1754):	90.00% of possible pin-positions on layer [3] on the right side of partition [NextZ80] from (1354.00, 523.99) to (1354.00, 584.38) are blocked due to nearby instance [IOPADS_INST/PAD_do4_o]. This may affect the quality of pin assignment. Check if the pin-resources need to be freed up for pin-assignment.
[04/18 14:59:15    98s] **WARN: (IMPPTN-1754):	90.00% of possible pin-positions on layer [5] on the right side of partition [NextZ80] from (1354.00, 523.99) to (1354.00, 584.38) are blocked due to nearby instance [IOPADS_INST/PAD_do4_o]. This may affect the quality of pin assignment. Check if the pin-resources need to be freed up for pin-assignment.
[04/18 14:59:15    98s] **WARN: (IMPPTN-1754):	90.00% of possible pin-positions on layer [3] on the right side of partition [NextZ80] from (1354.00, 720.41) to (1354.00, 780.80) are blocked due to nearby instance [IOPADS_INST/PAD_do7_o]. This may affect the quality of pin assignment. Check if the pin-resources need to be freed up for pin-assignment.
[04/18 14:59:15    98s] **WARN: (IMPPTN-1754):	90.00% of possible pin-positions on layer [5] on the right side of partition [NextZ80] from (1354.00, 720.41) to (1354.00, 780.80) are blocked due to nearby instance [IOPADS_INST/PAD_do7_o]. This may affect the quality of pin assignment. Check if the pin-resources need to be freed up for pin-assignment.
[04/18 14:59:15    98s] **WARN: (IMPPTN-1754):	90.00% of possible pin-positions on layer [3] on the left side of partition [NextZ80] from (0.00, 616.71) to (0.00, 677.10) are blocked due to nearby instance [IOPADS_INST/PAD_addr2_o]. This may affect the quality of pin assignment. Check if the pin-resources need to be freed up for pin-assignment.
[04/18 14:59:15    98s] **WARN: (IMPPTN-1754):	90.00% of possible pin-positions on layer [5] on the left side of partition [NextZ80] from (0.00, 616.71) to (0.00, 677.10) are blocked due to nearby instance [IOPADS_INST/PAD_addr2_o]. This may affect the quality of pin assignment. Check if the pin-resources need to be freed up for pin-assignment.
[04/18 14:59:15    98s] **WARN: (IMPPTN-1754):	90.00% of possible pin-positions on layer [3] on the left side of partition [NextZ80] from (0.00, 736.88) to (0.00, 797.27) are blocked due to nearby instance [IOPADS_INST/PAD_addr4_o]. This may affect the quality of pin assignment. Check if the pin-resources need to be freed up for pin-assignment.
[04/18 14:59:15    98s] **WARN: (IMPPTN-1754):	90.00% of possible pin-positions on layer [5] on the left side of partition [NextZ80] from (0.00, 736.88) to (0.00, 797.27) are blocked due to nearby instance [IOPADS_INST/PAD_addr4_o]. This may affect the quality of pin assignment. Check if the pin-resources need to be freed up for pin-assignment.
[04/18 14:59:15    98s] **WARN: (IMPPTN-1754):	89.79% of possible pin-positions on layer [3] on the right side of partition [NextZ80] from (1354.00, 0.61) to (1354.00, 256.81) are blocked due to nearby instance [IOPADS_INST/PAD_corner_lr]. This may affect the quality of pin assignment. Check if the pin-resources need to be freed up for pin-assignment.
[04/18 14:59:15    98s] **WARN: (IMPPTN-1754):	89.79% of possible pin-positions on layer [5] on the right side of partition [NextZ80] from (1354.00, 0.61) to (1354.00, 256.81) are blocked due to nearby instance [IOPADS_INST/PAD_corner_lr]. This may affect the quality of pin assignment. Check if the pin-resources need to be freed up for pin-assignment.
[04/18 14:59:15    98s] **WARN: (IMPPTN-1754):	100.00% of possible pin-positions on layer [2] on the bottom side of partition [NextZ80] from (1097.14, 0.00) to (1353.56, 0.00) are blocked due to nearby instance [IOPADS_INST/PAD_corner_lr]. This may affect the quality of pin assignment. Check if the pin-resources need to be freed up for pin-assignment.
[04/18 14:59:15    98s] **WARN: (IMPPTN-1754):	89.95% of possible pin-positions on layer [4] on the bottom side of partition [NextZ80] from (1097.14, 0.00) to (1353.56, 0.00) are blocked due to nearby instance [IOPADS_INST/PAD_corner_lr]. This may affect the quality of pin assignment. Check if the pin-resources need to be freed up for pin-assignment.
[04/18 14:59:15    98s] **WARN: (EMS-27):	Message (IMPPTN-1754) has exceeded the current message display limit of 20.
[04/18 14:59:15    98s] To increase the message display limit, refer to the product command reference manual.
[04/18 14:59:15    99s] Completed IO pin assignment.
[04/18 14:59:15    99s] UM:  flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[04/18 14:59:15    99s] UM:                                                                   final
[04/18 14:59:16    99s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[04/18 14:59:16    99s] UM:                                                                   global_place
[04/18 14:59:16    99s] congRepair running 8 threads
[04/18 14:59:16    99s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[04/18 14:59:16    99s] Starting congestion repair ...
[04/18 14:59:16    99s] (I)       Reading DB...
[04/18 14:59:16    99s] (I)       congestionReportName   : 
[04/18 14:59:16    99s] [NR-eagl] buildTerm2TermWires    : 1
[04/18 14:59:16    99s] [NR-eagl] doTrackAssignment      : 1
[04/18 14:59:16    99s] (I)       dumpBookshelfFiles     : 0
[04/18 14:59:16    99s] [NR-eagl] numThreads             : 1
[04/18 14:59:16    99s] [NR-eagl] honorMsvRouteConstraint: false
[04/18 14:59:16    99s] (I)       honorPin               : false
[04/18 14:59:16    99s] (I)       honorPinGuide          : true
[04/18 14:59:16    99s] (I)       honorPartition         : false
[04/18 14:59:16    99s] (I)       allowPartitionCrossover: false
[04/18 14:59:16    99s] (I)       honorSingleEntry       : true
[04/18 14:59:16    99s] (I)       honorSingleEntryStrong : true
[04/18 14:59:16    99s] (I)       handleViaSpacingRule   : false
[04/18 14:59:16    99s] (I)       PDConstraint           : none
[04/18 14:59:16    99s] [NR-eagl] honorClockSpecNDR      : 0
[04/18 14:59:16    99s] (I)       routingEffortLevel     : 3
[04/18 14:59:16    99s] [NR-eagl] minRouteLayer          : 2
[04/18 14:59:16    99s] [NR-eagl] maxRouteLayer          : 2147483647
[04/18 14:59:16    99s] (I)       numRowsPerGCell        : 1
[04/18 14:59:16    99s] (I)       speedUpLargeDesign     : 0
[04/18 14:59:16    99s] (I)       speedUpBlkViolationClean: 0
[04/18 14:59:16    99s] (I)       autoGCellMerging       : 1
[04/18 14:59:16    99s] (I)       multiThreadingTA       : 0
[04/18 14:59:16    99s] (I)       punchThroughDistance   : -1
[04/18 14:59:16    99s] (I)       blockedPinEscape       : 0
[04/18 14:59:16    99s] (I)       blkAwareLayerSwitching : 0
[04/18 14:59:16    99s] (I)       betterClockWireModeling: 0
[04/18 14:59:16    99s] (I)       scenicBound            : 1.15
[04/18 14:59:16    99s] (I)       maxScenicToAvoidBlk    : 100.00
[04/18 14:59:16    99s] (I)       source-to-sink ratio   : 0.00
[04/18 14:59:16    99s] (I)       targetCongestionRatio  : 1.00
[04/18 14:59:16    99s] (I)       layerCongestionRatio   : 0.70
[04/18 14:59:16    99s] (I)       m1CongestionRatio      : 0.10
[04/18 14:59:16    99s] (I)       m2m3CongestionRatio    : 0.70
[04/18 14:59:16    99s] (I)       pinAccessEffort        : 0.10
[04/18 14:59:16    99s] (I)       localRouteEffort       : 1.00
[04/18 14:59:16    99s] (I)       numSitesBlockedByOneVia: 8.00
[04/18 14:59:16    99s] (I)       supplyScaleFactorH     : 1.00
[04/18 14:59:16    99s] (I)       supplyScaleFactorV     : 1.00
[04/18 14:59:16    99s] (I)       highlight3DOverflowFactor: 0.00
[04/18 14:59:16    99s] (I)       skipTrackCommand             : 
[04/18 14:59:16    99s] (I)       readTROption           : true
[04/18 14:59:16    99s] (I)       extraSpacingBothSide   : false
[04/18 14:59:16    99s] [NR-eagl] numTracksPerClockWire  : 0
[04/18 14:59:16    99s] (I)       routeSelectedNetsOnly  : false
[04/18 14:59:16    99s] (I)       before initializing RouteDB syMemory usage = 1407.7 MB
[04/18 14:59:16    99s] (I)       starting read tracks
[04/18 14:59:16    99s] (I)       build grid graph
[04/18 14:59:16    99s] (I)       build grid graph start
[04/18 14:59:16    99s] (I)       [04/18 14:59:16    99s] [NR-eagl] Layer1 has no routable track
[04/18 14:59:16    99s] [NR-eagl] Layer2 has single uniform track structure
[04/18 14:59:16    99s] [NR-eagl] Layer3 has single uniform track structure
[04/18 14:59:16    99s] [NR-eagl] Layer4 has single uniform track structure
build grid graph end
[04/18 14:59:16    99s] [NR-eagl] Layer5 has single uniform track structure
[04/18 14:59:16    99s] [NR-eagl] Layer6 has single uniform track structure
[04/18 14:59:16    99s] (I)       Layer1   numNetMinLayer=3684
[04/18 14:59:16    99s] (I)       Layer2   numNetMinLayer=0
[04/18 14:59:16    99s] (I)       Layer3   numNetMinLayer=0
[04/18 14:59:16    99s] (I)       Layer4   numNetMinLayer=0
[04/18 14:59:16    99s] (I)       Layer5   numNetMinLayer=0
[04/18 14:59:16    99s] (I)       Layer6   numNetMinLayer=0
[04/18 14:59:16    99s] [NR-eagl] numViaLayers=5
[04/18 14:59:16    99s] (I)       end build via table
[04/18 14:59:16    99s] [NR-eagl] numRoutingBlks=0 numInstBlks=5600 numPGBlocks=579 numBumpBlks=0 numBoundaryFakeBlks=0
[04/18 14:59:16    99s] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[04/18 14:59:16    99s] (I)       num ignored nets =0
[04/18 14:59:16    99s] (I)       readDataFromPlaceDB
[04/18 14:59:16    99s] (I)       Read net information..
[04/18 14:59:16    99s] [NR-eagl] Read numTotalNets=3684  numIgnoredNets=0
[04/18 14:59:16    99s] (I)       Read testcase time = 0.000 seconds
[04/18 14:59:16    99s] 
[04/18 14:59:16    99s] (I)       totalGlobalPin=11972, totalPins=12072
[04/18 14:59:16    99s] (I)       Model blockage into capacity
[04/18 14:59:16    99s] (I)       Read numBlocks=8641  numPreroutedWires=0  numCapScreens=0
[04/18 14:59:16    99s] (I)       blocked area on Layer1 : 0  (0.00%)
[04/18 14:59:16    99s] (I)       blocked area on Layer2 : 1191922749550  (74.98%)
[04/18 14:59:16    99s] (I)       blocked area on Layer3 : 1217704051700  (76.60%)
[04/18 14:59:16    99s] (I)       blocked area on Layer4 : 1198112482500  (75.37%)
[04/18 14:59:16    99s] (I)       blocked area on Layer5 : 1200445712100  (75.52%)
[04/18 14:59:16    99s] (I)       blocked area on Layer6 : 1231506249700  (77.47%)
[04/18 14:59:16    99s] (I)       Modeling time = 0.030 seconds
[04/18 14:59:16    99s] 
[04/18 14:59:16    99s] [NR-eagl] There are 37 clock nets ( 0 with NDR ).
[04/18 14:59:16    99s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1407.7 MB
[04/18 14:59:16    99s] (I)       Layer1  viaCost=200.00
[04/18 14:59:16    99s] (I)       Layer2  viaCost=100.00
[04/18 14:59:16    99s] (I)       Layer3  viaCost=100.00
[04/18 14:59:16    99s] (I)       Layer4  viaCost=100.00
[04/18 14:59:16    99s] (I)       Layer5  viaCost=200.00
[04/18 14:59:16    99s] (I)       ---------------------Grid Graph Info--------------------
[04/18 14:59:16    99s] (I)       routing area        :  (0, 0) - (1354000, 1174000)
[04/18 14:59:16    99s] (I)       core area           :  (260190, 260470) - (1093850, 909510)
[04/18 14:59:16    99s] (I)       Site Width          :   630  (dbu)
[04/18 14:59:16    99s] (I)       Row Height          :  4880  (dbu)
[04/18 14:59:16    99s] (I)       GCell Width         :  4880  (dbu)
[04/18 14:59:16    99s] (I)       GCell Height        :  4880  (dbu)
[04/18 14:59:16    99s] (I)       grid                :   278   241     6
[04/18 14:59:16    99s] (I)       vertical capacity   :     0  4880     0  4880     0  4880
[04/18 14:59:16    99s] (I)       horizontal capacity :     0     0  4880     0  4880     0
[04/18 14:59:16    99s] (I)       Default wire width  :   230   280   280   280   280   440
[04/18 14:59:16    99s] (I)       Default wire space  :   230   280   280   280   280   460
[04/18 14:59:16    99s] (I)       Default pitch size  :   460   630   610   630   610  1260
[04/18 14:59:16    99s] (I)       First Track Coord   :     0   315   610   315   610   945
[04/18 14:59:16    99s] (I)       Num tracks per GCell:  0.00  7.75  8.00  7.75  8.00  3.87
[04/18 14:59:16    99s] (I)       Total num of tracks :     0  2149  1924  2149  1924  1074
[04/18 14:59:16    99s] (I)       Num of masks        :     1     1     1     1     1     1
[04/18 14:59:16    99s] (I)       --------------------------------------------------------
[04/18 14:59:16    99s] 
[04/18 14:59:16    99s] (I)       After initializing earlyGlobalRoute syMemory usage = 1407.7 MB
[04/18 14:59:16    99s] (I)       Loading and dumping file time : 0.10 seconds
[04/18 14:59:16    99s] (I)       ============= Initialization =============
[04/18 14:59:16    99s] [NR-eagl] EstWL : 45438
[04/18 14:59:16    99s] 
[04/18 14:59:16    99s] (I)       total 2D Cap : 837307 = (379966 H, 457341 V)
[04/18 14:59:16    99s] (I)       botLay=Layer1  topLay=Layer6  numSeg=8311
[04/18 14:59:16    99s] (I)       ============  Phase 1a Route ============
[04/18 14:59:16    99s] (I)       Phase 1a runs 0.02 seconds
[04/18 14:59:16    99s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=10
[04/18 14:59:16    99s] [NR-eagl] Usage: 45441 = (21433 H, 24008 V) = (5.64% H, 6.32% V) = (1.046e+05um H, 1.172e+05um V)
[04/18 14:59:16    99s] [NR-eagl] 
[04/18 14:59:16    99s] (I)       ============  Phase 1b Route ============
[04/18 14:59:16    99s] (I)       Phase 1b runs 0.01 seconds
[04/18 14:59:16    99s] [NR-eagl] Usage: 45441 = (21433 H, 24008 V) = (5.64% H, 6.32% V) = (1.046e+05um H, 1.172e+05um V)
[04/18 14:59:16    99s] [NR-eagl] 
[04/18 14:59:16    99s] (I)       ============  Phase 1c Route ============
[04/18 14:59:16    99s] [NR-eagl] earlyGlobalRoute overflow: 0.01% H + 0.04% V
[04/18 14:59:16    99s] 
[04/18 14:59:16    99s] (I)       Level2 Grid: 56 x 49
[04/18 14:59:16    99s] (I)       Phase 1c runs 0.01 seconds
[04/18 14:59:16    99s] [NR-eagl] Usage: 45441 = (21433 H, 24008 V) = (5.64% H, 6.32% V) = (1.046e+05um H, 1.172e+05um V)
[04/18 14:59:16    99s] [NR-eagl] 
[04/18 14:59:16    99s] (I)       ============  Phase 1d Route ============
[04/18 14:59:16    99s] (I)       Phase 1d runs 0.00 seconds
[04/18 14:59:16    99s] [NR-eagl] Usage: 45441 = (21433 H, 24008 V) = (5.64% H, 6.32% V) = (1.046e+05um H, 1.172e+05um V)
[04/18 14:59:16    99s] [NR-eagl] 
[04/18 14:59:16    99s] (I)       ============  Phase 1e Route ============
[04/18 14:59:16    99s] (I)       Phase 1e runs 0.00 seconds
[04/18 14:59:16    99s] [NR-eagl] Usage: 45441 = (21433 H, 24008 V) = (5.64% H, 6.32% V) = (1.046e+05um H, 1.172e+05um V)
[04/18 14:59:16    99s] [NR-eagl] 
[04/18 14:59:16    99s] (I)       ============  Phase 1l Route ============
[04/18 14:59:16    99s] [NR-eagl] earlyGlobalRoute overflow: 0.01% H + 0.04% V
[04/18 14:59:16    99s] 
[04/18 14:59:16    99s] (I)       dpBasedLA: time=0.03  totalOF=239065  totalVia=24873  totalWL=45441  total(Via+WL)=70314 
[04/18 14:59:16    99s] (I)       Total Global Routing Runtime: 0.11 seconds
[04/18 14:59:16    99s] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.03% V
[04/18 14:59:16    99s] [NR-eagl] Overflow after earlyGlobalRoute 0.02% H + 0.05% V
[04/18 14:59:16    99s] 
[04/18 14:59:16    99s] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[04/18 14:59:16    99s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/18 14:59:16    99s] 
[04/18 14:59:16    99s] ** np local hotspot detection info verbose **
[04/18 14:59:16    99s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[04/18 14:59:16    99s] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[04/18 14:59:16    99s] level 2: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 72.00 (area is in unit of 4 std-cell row bins)
[04/18 14:59:16    99s] 
[04/18 14:59:16    99s] describeCongestion: hCong = 0.00 vCong = 0.00
[04/18 14:59:16    99s] Skipped repairing congestion.
[04/18 14:59:16    99s] (I)       ============= track Assignment ============
[04/18 14:59:16    99s] (I)       extract Global 3D Wires
[04/18 14:59:16    99s] (I)       Extract Global WL : time=0.00
[04/18 14:59:16    99s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[04/18 14:59:16    99s] (I)       track assignment initialization runtime=14190 millisecond
[04/18 14:59:16    99s] (I)       #threads=1 for track assignment
[04/18 14:59:16    99s] (I)       track assignment kernel runtime=67430 millisecond
[04/18 14:59:16    99s] (I)       End Greedy Track Assignment
[04/18 14:59:16    99s] [NR-eagl] Layer1(MET1)(F) length: 0.000000e+00um, number of vias: 12030
[04/18 14:59:16    99s] [NR-eagl] Layer2(MET2)(V) length: 7.586425e+04um, number of vias: 16437
[04/18 14:59:16    99s] [NR-eagl] Layer3(MET3)(H) length: 8.362250e+04um, number of vias: 1987
[04/18 14:59:16    99s] [NR-eagl] Layer4(MET4)(V) length: 4.222166e+04um, number of vias: 717
[04/18 14:59:16    99s] [NR-eagl] Layer5(MET5)(H) length: 2.258090e+04um, number of vias: 56
[04/18 14:59:16    99s] [NR-eagl] Layer6(METTP)(V) length: 2.054230e+03um, number of vias: 0
[04/18 14:59:16    99s] [NR-eagl] Total length: 2.263435e+05um, number of vias: 31227
[04/18 14:59:16    99s] End of congRepair (cpu=0:00:00.4, real=0:00:00.0)
[04/18 14:59:16    99s] *** Finishing place_design default flow ***
[04/18 14:59:16    99s] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined. Placement and timing QoR can be severely impacted in this case!
[04/18 14:59:16    99s] It is highly recommend to define scan chains either through input scan def (preferred) or create_scan_chain.
[04/18 14:59:16    99s] ***** Total cpu  0:0:50
[04/18 14:59:16    99s] ***** Total real time  0:0:27
[04/18 14:59:16    99s] **place_design ... cpu = 0: 0:50, real = 0: 0:27, mem = 1356.0M **
[04/18 14:59:16    99s] 
[04/18 14:59:16    99s] *** Summary of all messages that are not suppressed in this session:
[04/18 14:59:16    99s] Severity  ID               Count  Summary                                  
[04/18 14:59:16    99s] WARNING   IMPPTN-1754         36  %.2f%% of possible pin-positions on laye...
[04/18 14:59:16    99s] WARNING   IMPTS-403            1  Delay calculation was forced to extrapol...
[04/18 14:59:16    99s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[04/18 14:59:16    99s] WARNING   IMPSP-9042           1  Scan chains were not defined, -ignoreSca...
[04/18 14:59:16    99s] ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
[04/18 14:59:16    99s] *** Message Summary: 39 warning(s), 2 error(s)
[04/18 14:59:16    99s] 
[04/18 14:59:16    99s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[04/18 14:59:16    99s] UM:                                                                   final
[04/18 14:59:16    99s] WARNING: the TCL for metric messages failed. (error:can't read "last_error_message": no such variable)
[04/18 14:59:16    99s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[04/18 14:59:16    99s] UM:          54.2             44                                      place_design
[04/18 14:59:16    99s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[04/18 14:59:16    99s] #spOpts: mergeVia=F 
[04/18 14:59:16    99s] Core basic site is core
[04/18 14:59:17   100s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/18 14:59:17   100s] #spOpts: mergeVia=F 
[04/18 14:59:17   100s] Info: 8 threads available for lower-level modules during optimization.
[04/18 14:59:17   100s] GigaOpt running with 8 threads.
[04/18 14:59:17   100s] Updating RC grid for preRoute extraction ...
[04/18 14:59:17   100s] Initializing multi-corner capacitance tables ... 
[04/18 14:59:17   100s] Initializing multi-corner resistance tables ...
[04/18 14:59:19   102s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1362.0M, totSessionCpu=0:01:42 **
[04/18 14:59:19   102s] Added -handlePreroute to trialRouteMode
[04/18 14:59:19   102s] *** opt_design -pre_cts ***
[04/18 14:59:19   102s] DRC Margin: user margin 0.0; extra margin 0.2
[04/18 14:59:19   102s] Setup Target Slack: user slack 0; extra slack 0.1
[04/18 14:59:19   102s] Hold Target Slack: user slack 0
[04/18 14:59:19   102s] **INFO: setOptMode -powerEffort low -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 1.
[04/18 14:59:19   102s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[04/18 14:59:19   102s] 'set_default_switching_activity' finished successfully.
[04/18 14:59:19   102s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[04/18 14:59:19   102s] Type 'man IMPOPT-3195' for more detail.
[04/18 14:59:20   103s] Multi-VT timing optimization disabled based on library information.
[04/18 14:59:20   103s] Summary for sequential cells idenfication: 
[04/18 14:59:20   103s] Identified SBFF number: 128
[04/18 14:59:20   103s] Identified MBFF number: 0
[04/18 14:59:20   103s] Not identified SBFF number: 0
[04/18 14:59:20   103s] Not identified MBFF number: 0
[04/18 14:59:20   103s] Number of sequential cells which are not FFs: 106
[04/18 14:59:20   103s] 
[04/18 14:59:20   103s] Start to check current routing status for nets...
[04/18 14:59:20   103s] Using hname+ instead name for net compare
[04/18 14:59:20   103s] Activating lazyNetListOrdering
[04/18 14:59:20   103s] Starting trMTAreNetsAlreadyRouted in MT mode ...
[04/18 14:59:20   103s] All nets are already routed correctly.
[04/18 14:59:20   103s] End to check current routing status for nets (mem=1362.0M)
[04/18 14:59:20   103s] Extraction called for design 'NextZ80' of instances=3706 and nets=3699 using extraction engine 'preRoute' .
[04/18 14:59:20   103s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/18 14:59:20   103s] Type 'man IMPEXT-3530' for more detail.
[04/18 14:59:20   103s] PreRoute RC Extraction called for design NextZ80.
[04/18 14:59:20   103s] RC Extraction called in multi-corner(1) mode.
[04/18 14:59:20   103s] RCMode: PreRoute
[04/18 14:59:20   103s]       RC Corner Indexes            0   
[04/18 14:59:20   103s] Capacitance Scaling Factor   : 1.00000 
[04/18 14:59:20   103s] Resistance Scaling Factor    : 1.00000 
[04/18 14:59:20   103s] Clock Cap. Scaling Factor    : 1.00000 
[04/18 14:59:20   103s] Clock Res. Scaling Factor    : 1.00000 
[04/18 14:59:20   103s] Shrink Factor                : 1.00000
[04/18 14:59:20   103s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/18 14:59:20   103s] Using capacitance table file ...
[04/18 14:59:20   103s] Updating RC grid for preRoute extraction ...
[04/18 14:59:20   103s] Initializing multi-corner capacitance tables ... 
[04/18 14:59:20   103s] Initializing multi-corner resistance tables ...
[04/18 14:59:20   103s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1355.980M)
[04/18 14:59:20   104s] #################################################################################
[04/18 14:59:20   104s] # Design Stage: PreRoute
[04/18 14:59:20   104s] # Design Name: NextZ80
[04/18 14:59:20   104s] # Design Mode: 90nm
[04/18 14:59:20   104s] # Analysis Mode: MMMC Non-OCV 
[04/18 14:59:20   104s] # Parasitics Mode: No SPEF/RCDB
[04/18 14:59:20   104s] # Signoff Settings: SI Off 
[04/18 14:59:20   104s] #################################################################################
[04/18 14:59:21   104s] Calculate delays in Single mode...
[04/18 14:59:21   104s] Topological Sorting (CPU = 0:00:00.0, MEM = 1491.2M, InitMEM = 1491.2M)
[04/18 14:59:21   106s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/18 14:59:21   106s] End delay calculation. (MEM=1949.1 CPU=0:00:01.5 REAL=0:00:00.0)
[04/18 14:59:21   106s] *** CDM Built up (cpu=0:00:02.1  real=0:00:01.0  mem= 1949.1M) ***
[04/18 14:59:21   106s] *** Done Building Timing Graph (cpu=0:00:02.5 real=0:00:01.0 totSessionCpu=0:01:46 mem=1949.1M)
[04/18 14:59:21   106s] 
[04/18 14:59:21   106s] ------------------------------------------------------------
[04/18 14:59:21   106s]              Initial Summary                             
[04/18 14:59:21   106s] ------------------------------------------------------------
[04/18 14:59:21   106s] 
[04/18 14:59:21   106s] Setup views included:
[04/18 14:59:21   106s]  default_emulate_view 
[04/18 14:59:21   106s] 
[04/18 14:59:21   106s] +--------------------+---------+
[04/18 14:59:21   106s] |     Setup mode     |   all   |
[04/18 14:59:21   106s] +--------------------+---------+
[04/18 14:59:21   106s] |           WNS (ns):| -1.831  |
[04/18 14:59:21   106s] |           TNS (ns):| -76.738 |
[04/18 14:59:21   106s] |    Violating Paths:|   239   |
[04/18 14:59:21   106s] |          All Paths:|   403   |
[04/18 14:59:21   106s] +--------------------+---------+
[04/18 14:59:21   106s] 
[04/18 14:59:21   106s] +----------------+-------------------------------+------------------+
[04/18 14:59:21   106s] |                |              Real             |       Total      |
[04/18 14:59:21   106s] |    DRVs        +------------------+------------+------------------|
[04/18 14:59:21   106s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[04/18 14:59:21   106s] +----------------+------------------+------------+------------------+
[04/18 14:59:21   106s] |   max_cap      |     12 (12)      |   -0.072   |     12 (12)      |
[04/18 14:59:21   106s] |   max_tran     |     12 (16)      |   -0.454   |     12 (16)      |
[04/18 14:59:21   106s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[04/18 14:59:21   106s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[04/18 14:59:21   106s] +----------------+------------------+------------+------------------+
[04/18 14:59:21   106s] 
[04/18 14:59:21   106s] Density: 12.927%
[04/18 14:59:21   106s] ------------------------------------------------------------
[04/18 14:59:21   106s] **opt_design ... cpu = 0:00:04, real = 0:00:02, mem = 1517.3M, totSessionCpu=0:01:46 **
[04/18 14:59:21   106s] ** INFO : this run is activating medium effort placeOptDesign flow
[04/18 14:59:21   106s] PhyDesignGrid: maxLocalDensity 0.98
[04/18 14:59:21   106s] #spOpts: mergeVia=F 
[04/18 14:59:22   106s] PhyDesignGrid: maxLocalDensity 0.98
[04/18 14:59:22   106s] #spOpts: mergeVia=F 
[04/18 14:59:22   107s] *** Starting optimizing excluded clock nets MEM= 1517.3M) ***
[04/18 14:59:22   107s] *info: No excluded clock nets to be optimized.
[04/18 14:59:22   107s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1517.3M) ***
[04/18 14:59:22   107s] Summary for sequential cells idenfication: 
[04/18 14:59:22   107s] Identified SBFF number: 128
[04/18 14:59:22   107s] Identified MBFF number: 0
[04/18 14:59:22   107s] Not identified SBFF number: 0
[04/18 14:59:22   107s] Not identified MBFF number: 0
[04/18 14:59:22   107s] Number of sequential cells which are not FFs: 106
[04/18 14:59:22   107s] 
[04/18 14:59:22   107s] The useful skew maximum allowed delay is: 0.3
[04/18 14:59:22   107s] **INFO: Num dontuse cells 532, Num usable cells 744
[04/18 14:59:22   107s] optDesignOneStep: Leakage Power Flow
[04/18 14:59:22   107s] **INFO: Num dontuse cells 532, Num usable cells 744
[04/18 14:59:22   107s] *Info: RC_CG_HIER_INST1 ports set dont-touch
[04/18 14:59:22   107s] *Info: RC_CG_HIER_INST2 ports set dont-touch
[04/18 14:59:22   107s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST11 ports set dont-touch
[04/18 14:59:22   107s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST12 ports set dont-touch
[04/18 14:59:22   107s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST13 ports set dont-touch
[04/18 14:59:22   107s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST14 ports set dont-touch
[04/18 14:59:22   107s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST15 ports set dont-touch
[04/18 14:59:22   107s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST17 ports set dont-touch
[04/18 14:59:22   107s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST18 ports set dont-touch
[04/18 14:59:22   107s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST19 ports set dont-touch
[04/18 14:59:22   107s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST20 ports set dont-touch
[04/18 14:59:22   107s] *Info: RC_CG_HIER_INST3 ports set dont-touch
[04/18 14:59:22   107s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST22 ports set dont-touch
[04/18 14:59:22   107s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST23 ports set dont-touch
[04/18 14:59:22   107s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST24 ports set dont-touch
[04/18 14:59:22   107s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST26 ports set dont-touch
[04/18 14:59:22   107s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST27 ports set dont-touch
[04/18 14:59:22   107s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST28 ports set dont-touch
[04/18 14:59:22   107s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST29 ports set dont-touch
[04/18 14:59:22   107s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST30 ports set dont-touch
[04/18 14:59:22   107s] *Info: RC_CG_HIER_INST4 ports set dont-touch
[04/18 14:59:22   107s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST31 ports set dont-touch
[04/18 14:59:22   107s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST33 ports set dont-touch
[04/18 14:59:22   107s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST34 ports set dont-touch
[04/18 14:59:22   107s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST35 ports set dont-touch
[04/18 14:59:22   107s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST36 ports set dont-touch
[04/18 14:59:22   107s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST38 ports set dont-touch
[04/18 14:59:22   107s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST39 ports set dont-touch
[04/18 14:59:22   107s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST40 ports set dont-touch
[04/18 14:59:22   107s] *Info: CPU_REGS_RC_CG_HIER_INST5 ports set dont-touch
[04/18 14:59:22   107s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST42 ports set dont-touch
[04/18 14:59:22   107s] *Info: CPU_REGS_RC_CG_HIER_INST6 ports set dont-touch
[04/18 14:59:22   107s] *Info: CPU_REGS_RC_CG_HIER_INST7 ports set dont-touch
[04/18 14:59:22   107s] *Info: CPU_REGS_RC_CG_HIER_INST8 ports set dont-touch
[04/18 14:59:22   107s] *Info: CPU_REGS_RC_CG_HIER_INST9 ports set dont-touch
[04/18 14:59:22   107s] *Info: CPU_REGS_RC_CG_HIER_INST10 ports set dont-touch
[04/18 14:59:22   107s] Info: 37 clock nets excluded from IPO operation.
[04/18 14:59:25   110s] PhyDesignGrid: maxLocalDensity 0.98
[04/18 14:59:25   110s] *info: There are 10 candidate Buffer cells
[04/18 14:59:25   110s] *info: There are 10 candidate Inverter cells
[04/18 14:59:28   113s] 
[04/18 14:59:28   113s] Netlist preparation processing... 
[04/18 14:59:28   113s] Removed 4 instances
[04/18 14:59:28   113s] *info: Marking 0 isolation instances dont touch
[04/18 14:59:28   113s] *info: Marking 0 level shifter instances dont touch
[04/18 14:59:28   113s] **opt_design ... cpu = 0:00:11, real = 0:00:09, mem = 1603.5M, totSessionCpu=0:01:53 **
[04/18 14:59:28   113s] **INFO: Num dontuse cells 532, Num usable cells 744
[04/18 14:59:28   113s] optDesignOneStep: Leakage Power Flow
[04/18 14:59:28   113s] **INFO: Num dontuse cells 532, Num usable cells 744
[04/18 14:59:28   113s] Begin: GigaOpt high fanout net optimization
[04/18 14:59:28   113s] *Info: RC_CG_HIER_INST1 ports set dont-touch
[04/18 14:59:28   113s] *Info: RC_CG_HIER_INST2 ports set dont-touch
[04/18 14:59:28   113s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST11 ports set dont-touch
[04/18 14:59:28   113s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST12 ports set dont-touch
[04/18 14:59:28   113s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST13 ports set dont-touch
[04/18 14:59:28   113s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST14 ports set dont-touch
[04/18 14:59:28   113s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST15 ports set dont-touch
[04/18 14:59:28   113s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST17 ports set dont-touch
[04/18 14:59:28   113s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST18 ports set dont-touch
[04/18 14:59:28   113s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST19 ports set dont-touch
[04/18 14:59:28   113s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST20 ports set dont-touch
[04/18 14:59:28   113s] *Info: RC_CG_HIER_INST3 ports set dont-touch
[04/18 14:59:28   113s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST22 ports set dont-touch
[04/18 14:59:28   113s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST23 ports set dont-touch
[04/18 14:59:28   113s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST24 ports set dont-touch
[04/18 14:59:28   113s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST26 ports set dont-touch
[04/18 14:59:28   113s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST27 ports set dont-touch
[04/18 14:59:28   113s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST28 ports set dont-touch
[04/18 14:59:28   113s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST29 ports set dont-touch
[04/18 14:59:28   113s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST30 ports set dont-touch
[04/18 14:59:28   113s] *Info: RC_CG_HIER_INST4 ports set dont-touch
[04/18 14:59:28   113s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST31 ports set dont-touch
[04/18 14:59:28   113s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST33 ports set dont-touch
[04/18 14:59:28   113s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST34 ports set dont-touch
[04/18 14:59:28   113s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST35 ports set dont-touch
[04/18 14:59:28   113s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST36 ports set dont-touch
[04/18 14:59:28   113s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST38 ports set dont-touch
[04/18 14:59:28   113s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST39 ports set dont-touch
[04/18 14:59:28   113s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST40 ports set dont-touch
[04/18 14:59:28   113s] *Info: CPU_REGS_RC_CG_HIER_INST5 ports set dont-touch
[04/18 14:59:28   113s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST42 ports set dont-touch
[04/18 14:59:28   113s] *Info: CPU_REGS_RC_CG_HIER_INST6 ports set dont-touch
[04/18 14:59:28   113s] *Info: CPU_REGS_RC_CG_HIER_INST7 ports set dont-touch
[04/18 14:59:28   113s] *Info: CPU_REGS_RC_CG_HIER_INST8 ports set dont-touch
[04/18 14:59:28   113s] *Info: CPU_REGS_RC_CG_HIER_INST9 ports set dont-touch
[04/18 14:59:28   113s] *Info: CPU_REGS_RC_CG_HIER_INST10 ports set dont-touch
[04/18 14:59:28   113s] Info: 37 clock nets excluded from IPO operation.
[04/18 14:59:28   113s] PhyDesignGrid: maxLocalDensity 0.98
[04/18 14:59:28   113s] #spOpts: mergeVia=F 
[04/18 14:59:32   117s] DEBUG: @coeDRVCandCache::init.
[04/18 14:59:32   117s] +----------+---------+--------+--------+------------+--------+
[04/18 14:59:32   117s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[04/18 14:59:32   117s] +----------+---------+--------+--------+------------+--------+
[04/18 14:59:32   117s] |    12.92%|        -|  -1.831| -76.738|   0:00:00.0| 2319.3M|
[04/18 14:59:32   117s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[04/18 14:59:32   117s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[04/18 14:59:32   117s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/18 14:59:32   117s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[04/18 14:59:32   117s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[04/18 14:59:32   117s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/18 14:59:32   117s] |    12.92%|        -|  -1.831| -76.738|   0:00:00.0| 2335.3M|
[04/18 14:59:32   117s] +----------+---------+--------+--------+------------+--------+
[04/18 14:59:32   117s] 
[04/18 14:59:32   117s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2335.3M) ***
[04/18 14:59:32   117s] DEBUG: @coeDRVCandCache::cleanup.
[04/18 14:59:32   117s] End: GigaOpt high fanout net optimization
[04/18 14:59:32   117s] Begin: GigaOpt DRV Optimization
[04/18 14:59:32   117s] GigaOpt DRV : Use maxLocalDensity 3.0 (from dbgIPOMaxLocalDensity=0.980000, optModeMaxLocDen=0.98)
[04/18 14:59:32   117s] GigaOpt DRV : Use maxLocalDensity 3.0 (from dbgIPOMaxLocalDensity=0.980000, optModeMaxLocDen=0.98)
[04/18 14:59:32   117s] *Info: RC_CG_HIER_INST1 ports set dont-touch
[04/18 14:59:32   117s] *Info: RC_CG_HIER_INST2 ports set dont-touch
[04/18 14:59:32   117s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST11 ports set dont-touch
[04/18 14:59:32   117s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST12 ports set dont-touch
[04/18 14:59:32   117s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST13 ports set dont-touch
[04/18 14:59:32   117s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST14 ports set dont-touch
[04/18 14:59:32   117s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST15 ports set dont-touch
[04/18 14:59:32   117s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST17 ports set dont-touch
[04/18 14:59:32   117s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST18 ports set dont-touch
[04/18 14:59:32   117s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST19 ports set dont-touch
[04/18 14:59:32   117s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST20 ports set dont-touch
[04/18 14:59:32   117s] *Info: RC_CG_HIER_INST3 ports set dont-touch
[04/18 14:59:32   117s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST22 ports set dont-touch
[04/18 14:59:32   117s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST23 ports set dont-touch
[04/18 14:59:32   117s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST24 ports set dont-touch
[04/18 14:59:32   117s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST26 ports set dont-touch
[04/18 14:59:32   117s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST27 ports set dont-touch
[04/18 14:59:32   117s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST28 ports set dont-touch
[04/18 14:59:32   117s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST29 ports set dont-touch
[04/18 14:59:32   117s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST30 ports set dont-touch
[04/18 14:59:32   117s] *Info: RC_CG_HIER_INST4 ports set dont-touch
[04/18 14:59:32   117s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST31 ports set dont-touch
[04/18 14:59:32   117s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST33 ports set dont-touch
[04/18 14:59:32   117s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST34 ports set dont-touch
[04/18 14:59:32   117s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST35 ports set dont-touch
[04/18 14:59:32   117s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST36 ports set dont-touch
[04/18 14:59:32   117s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST38 ports set dont-touch
[04/18 14:59:32   117s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST39 ports set dont-touch
[04/18 14:59:32   117s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST40 ports set dont-touch
[04/18 14:59:32   117s] *Info: CPU_REGS_RC_CG_HIER_INST5 ports set dont-touch
[04/18 14:59:32   117s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST42 ports set dont-touch
[04/18 14:59:32   117s] *Info: CPU_REGS_RC_CG_HIER_INST6 ports set dont-touch
[04/18 14:59:32   117s] *Info: CPU_REGS_RC_CG_HIER_INST7 ports set dont-touch
[04/18 14:59:32   117s] *Info: CPU_REGS_RC_CG_HIER_INST8 ports set dont-touch
[04/18 14:59:32   117s] *Info: CPU_REGS_RC_CG_HIER_INST9 ports set dont-touch
[04/18 14:59:32   117s] *Info: CPU_REGS_RC_CG_HIER_INST10 ports set dont-touch
[04/18 14:59:32   117s] Info: 37 clock nets excluded from IPO operation.
[04/18 14:59:32   117s] PhyDesignGrid: maxLocalDensity 3.00
[04/18 14:59:32   117s] #spOpts: mergeVia=F 
[04/18 14:59:33   118s] DEBUG: @coeDRVCandCache::init.
[04/18 14:59:33   118s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/18 14:59:33   118s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[04/18 14:59:33   118s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/18 14:59:33   118s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[04/18 14:59:33   118s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/18 14:59:33   118s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[04/18 14:59:33   118s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[04/18 14:59:33   118s] Info: violation cost 12.763241 (cap = 5.507992, tran = 7.255250, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/18 14:59:33   118s] |    13   |    18   |    13   |     13  |     0   |     0   |     0   |     0   | -1.83 |          0|          0|          0|  12.92  |            |           |
[04/18 14:59:33   119s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[04/18 14:59:33   119s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[04/18 14:59:33   119s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/18 14:59:33   119s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |[04/18 14:59:33   119s] DEBUG: @coeDRVCandCache::cleanup.
 -1.03 |          3|          0|         12|  12.95  |   0:00:00.0|    2342.5M|
[04/18 14:59:33   119s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/18 14:59:33   119s] 
[04/18 14:59:33   119s] *** Finish DRV Fixing (cpu=0:00:00.5 real=0:00:00.0 mem=2342.5M) ***
[04/18 14:59:33   119s] 
[04/18 14:59:34   119s] End: GigaOpt DRV Optimization
[04/18 14:59:34   119s] GigaOpt DRV: restore maxLocalDensity to 0.98
[04/18 14:59:34   119s] GigaOpt DRV: restore maxLocalDensity to 0.98
[04/18 14:59:34   119s] **opt_design ... cpu = 0:00:16, real = 0:00:15, mem = 1622.9M, totSessionCpu=0:01:59 **
[04/18 14:59:34   119s] **INFO: Num dontuse cells 532, Num usable cells 744
[04/18 14:59:34   119s] optDesignOneStep: Leakage Power Flow
[04/18 14:59:34   119s] **INFO: Num dontuse cells 532, Num usable cells 744
[04/18 14:59:34   119s] Begin: GigaOpt Global Optimization
[04/18 14:59:34   119s] *Info: RC_CG_HIER_INST1 ports set dont-touch
[04/18 14:59:34   119s] *Info: RC_CG_HIER_INST2 ports set dont-touch
[04/18 14:59:34   119s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST11 ports set dont-touch
[04/18 14:59:34   119s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST12 ports set dont-touch
[04/18 14:59:34   119s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST13 ports set dont-touch
[04/18 14:59:34   119s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST14 ports set dont-touch
[04/18 14:59:34   119s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST15 ports set dont-touch
[04/18 14:59:34   119s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST17 ports set dont-touch
[04/18 14:59:34   119s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST18 ports set dont-touch
[04/18 14:59:34   119s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST19 ports set dont-touch
[04/18 14:59:34   119s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST20 ports set dont-touch
[04/18 14:59:34   119s] *Info: RC_CG_HIER_INST3 ports set dont-touch
[04/18 14:59:34   119s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST22 ports set dont-touch
[04/18 14:59:34   119s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST23 ports set dont-touch
[04/18 14:59:34   119s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST24 ports set dont-touch
[04/18 14:59:34   119s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST26 ports set dont-touch
[04/18 14:59:34   119s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST27 ports set dont-touch
[04/18 14:59:34   119s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST28 ports set dont-touch
[04/18 14:59:34   119s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST29 ports set dont-touch
[04/18 14:59:34   119s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST30 ports set dont-touch
[04/18 14:59:34   119s] *Info: RC_CG_HIER_INST4 ports set dont-touch
[04/18 14:59:34   119s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST31 ports set dont-touch
[04/18 14:59:34   119s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST33 ports set dont-touch
[04/18 14:59:34   119s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST34 ports set dont-touch
[04/18 14:59:34   119s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST35 ports set dont-touch
[04/18 14:59:34   119s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST36 ports set dont-touch
[04/18 14:59:34   119s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST38 ports set dont-touch
[04/18 14:59:34   119s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST39 ports set dont-touch
[04/18 14:59:34   119s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST40 ports set dont-touch
[04/18 14:59:34   119s] *Info: CPU_REGS_RC_CG_HIER_INST5 ports set dont-touch
[04/18 14:59:34   119s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST42 ports set dont-touch
[04/18 14:59:34   119s] *Info: CPU_REGS_RC_CG_HIER_INST6 ports set dont-touch
[04/18 14:59:34   119s] *Info: CPU_REGS_RC_CG_HIER_INST7 ports set dont-touch
[04/18 14:59:34   119s] *Info: CPU_REGS_RC_CG_HIER_INST8 ports set dont-touch
[04/18 14:59:34   119s] *Info: CPU_REGS_RC_CG_HIER_INST9 ports set dont-touch
[04/18 14:59:34   119s] *Info: CPU_REGS_RC_CG_HIER_INST10 ports set dont-touch
[04/18 14:59:34   119s] Info: 37 clock nets excluded from IPO operation.
[04/18 14:59:34   119s] PhyDesignGrid: maxLocalDensity 1.20
[04/18 14:59:34   119s] #spOpts: mergeVia=F 
[04/18 14:59:39   124s] *info: 37 clock nets excluded
[04/18 14:59:39   124s] *info: 7 special nets excluded.
[04/18 14:59:39   124s] *info: 19 no-driver nets excluded.
[04/18 14:59:42   127s] ** GigaOpt Global Opt WNS Slack -1.030  TNS Slack -73.495 
[04/18 14:59:42   127s] +--------+--------+----------+------------+--------+--------------------+---------+-----------------------------------------------+
[04/18 14:59:42   127s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |     Worst View     |Pathgroup|                   End Point                   |
[04/18 14:59:42   127s] +--------+--------+----------+------------+--------+--------------------+---------+-----------------------------------------------+
[04/18 14:59:42   127s] |  -1.030| -73.495|    12.95%|   0:00:00.0| 2397.8M|default_emulate_view|  default| CPU_REGS_pc_reg[15]/D                         |
[04/18 14:59:43   131s] |  -0.920| -55.686|    13.06%|   0:00:01.0| 2434.2M|default_emulate_view|  default| CPU_REGS_pc_reg[15]/D                         |
[04/18 14:59:43   133s] |  -0.132|  -3.289|    13.15%|   0:00:00.0| 2434.3M|default_emulate_view|  default| CPU_REGS_regs_hi_data_reg[11][7]/D            |
[04/18 14:59:43   134s] |  -0.003|  -0.004|    13.18%|   0:00:00.0| 2434.3M|default_emulate_view|  default| CPU_REGS_flg_reg[2]/D                         |
[04/18 14:59:44   134s] |   0.000|   0.000|    13.18%|   0:00:01.0| 2435.3M|                  NA|       NA| NA                                            |
[04/18 14:59:44   134s] +--------+--------+----------+------------+--------+--------------------+---------+-----------------------------------------------+
[04/18 14:59:44   134s] 
[04/18 14:59:44   134s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:07.2 real=0:00:02.0 mem=2435.2M) ***
[04/18 14:59:44   134s] 
[04/18 14:59:44   134s] *** Finish pre-CTS Setup Fixing (cpu=0:00:07.2 real=0:00:02.0 mem=2435.3M) ***
[04/18 14:59:44   134s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[04/18 14:59:44   134s] End: GigaOpt Global Optimization
[04/18 14:59:44   134s] **opt_design ... cpu = 0:00:32, real = 0:00:25, mem = 1680.7M, totSessionCpu=0:02:14 **
[04/18 14:59:44   134s] 
[04/18 14:59:44   134s] Active setup views:
[04/18 14:59:44   134s]  default_emulate_view
[04/18 14:59:44   134s]   Dominating endpoints: 0
[04/18 14:59:44   134s]   Dominating TNS: -0.000
[04/18 14:59:44   134s] 
[04/18 14:59:44   134s] *** Timing NOT met, worst failing slack is 0.000
[04/18 14:59:44   134s] *** Check timing (0:00:00.0)
[04/18 14:59:44   134s] **INFO: Num dontuse cells 532, Num usable cells 744
[04/18 14:59:44   134s] optDesignOneStep: Leakage Power Flow
[04/18 14:59:44   134s] **INFO: Num dontuse cells 532, Num usable cells 744
[04/18 14:59:44   134s] *Info: RC_CG_HIER_INST1 ports set dont-touch
[04/18 14:59:44   134s] *Info: RC_CG_HIER_INST2 ports set dont-touch
[04/18 14:59:44   134s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST11 ports set dont-touch
[04/18 14:59:44   134s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST12 ports set dont-touch
[04/18 14:59:44   134s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST13 ports set dont-touch
[04/18 14:59:44   134s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST14 ports set dont-touch
[04/18 14:59:44   134s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST15 ports set dont-touch
[04/18 14:59:44   134s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST17 ports set dont-touch
[04/18 14:59:44   134s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST18 ports set dont-touch
[04/18 14:59:44   134s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST19 ports set dont-touch
[04/18 14:59:44   134s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST20 ports set dont-touch
[04/18 14:59:44   134s] *Info: RC_CG_HIER_INST3 ports set dont-touch
[04/18 14:59:44   134s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST22 ports set dont-touch
[04/18 14:59:44   134s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST23 ports set dont-touch
[04/18 14:59:44   134s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST24 ports set dont-touch
[04/18 14:59:44   134s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST26 ports set dont-touch
[04/18 14:59:44   134s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST27 ports set dont-touch
[04/18 14:59:44   134s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST28 ports set dont-touch
[04/18 14:59:44   134s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST29 ports set dont-touch
[04/18 14:59:44   134s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST30 ports set dont-touch
[04/18 14:59:44   134s] *Info: RC_CG_HIER_INST4 ports set dont-touch
[04/18 14:59:44   134s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST31 ports set dont-touch
[04/18 14:59:44   134s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST33 ports set dont-touch
[04/18 14:59:44   134s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST34 ports set dont-touch
[04/18 14:59:44   134s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST35 ports set dont-touch
[04/18 14:59:44   134s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST36 ports set dont-touch
[04/18 14:59:44   134s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST38 ports set dont-touch
[04/18 14:59:44   134s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST39 ports set dont-touch
[04/18 14:59:44   134s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST40 ports set dont-touch
[04/18 14:59:44   134s] *Info: CPU_REGS_RC_CG_HIER_INST5 ports set dont-touch
[04/18 14:59:44   134s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST42 ports set dont-touch
[04/18 14:59:44   134s] *Info: CPU_REGS_RC_CG_HIER_INST6 ports set dont-touch
[04/18 14:59:44   134s] *Info: CPU_REGS_RC_CG_HIER_INST7 ports set dont-touch
[04/18 14:59:44   134s] *Info: CPU_REGS_RC_CG_HIER_INST8 ports set dont-touch
[04/18 14:59:44   134s] *Info: CPU_REGS_RC_CG_HIER_INST9 ports set dont-touch
[04/18 14:59:44   134s] *Info: CPU_REGS_RC_CG_HIER_INST10 ports set dont-touch
[04/18 14:59:44   134s] Info: 37 clock nets excluded from IPO operation.
[04/18 14:59:44   134s] **opt_design ... cpu = 0:00:32, real = 0:00:25, mem = 1678.7M, totSessionCpu=0:02:14 **
[04/18 14:59:44   135s] **INFO: Flow update: Design is easy to close.
[04/18 14:59:44   135s] setup target slack: 0.1
[04/18 14:59:44   135s] extra slack: 0.1
[04/18 14:59:44   135s] std delay: 0.0364
[04/18 14:59:44   135s] real setup target slack: 0.0364
[04/18 14:59:44   135s] PhyDesignGrid: maxLocalDensity 0.98
[04/18 14:59:45   135s] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[04/18 14:59:45   135s] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[04/18 14:59:45   135s] [NR-eagl] Started earlyGlobalRoute kernel
[04/18 14:59:45   135s] [NR-eagl] Initial Peak syMemory usage = 1678.7 MB
[04/18 14:59:45   135s] (I)       Reading DB...
[04/18 14:59:45   135s] (I)       congestionReportName   : 
[04/18 14:59:45   135s] [NR-eagl] buildTerm2TermWires    : 0
[04/18 14:59:45   135s] [NR-eagl] doTrackAssignment      : 1
[04/18 14:59:45   135s] (I)       dumpBookshelfFiles     : 0
[04/18 14:59:45   135s] [NR-eagl] numThreads             : 1
[04/18 14:59:45   135s] [NR-eagl] honorMsvRouteConstraint: false
[04/18 14:59:45   135s] (I)       honorPin               : false
[04/18 14:59:45   135s] (I)       honorPinGuide          : true
[04/18 14:59:45   135s] (I)       honorPartition         : false
[04/18 14:59:45   135s] (I)       allowPartitionCrossover: false
[04/18 14:59:45   135s] (I)       honorSingleEntry       : true
[04/18 14:59:45   135s] (I)       honorSingleEntryStrong : true
[04/18 14:59:45   135s] (I)       handleViaSpacingRule   : false
[04/18 14:59:45   135s] (I)       PDConstraint           : none
[04/18 14:59:45   135s] [NR-eagl] honorClockSpecNDR      : 0
[04/18 14:59:45   135s] (I)       routingEffortLevel     : 3
[04/18 14:59:45   135s] [NR-eagl] minRouteLayer          : 2
[04/18 14:59:45   135s] [NR-eagl] maxRouteLayer          : 2147483647
[04/18 14:59:45   135s] (I)       numRowsPerGCell        : 1
[04/18 14:59:45   135s] (I)       speedUpLargeDesign     : 0
[04/18 14:59:45   135s] (I)       speedUpBlkViolationClean: 0
[04/18 14:59:45   135s] (I)       autoGCellMerging       : 1
[04/18 14:59:45   135s] (I)       multiThreadingTA       : 0
[04/18 14:59:45   135s] (I)       punchThroughDistance   : -1
[04/18 14:59:45   135s] (I)       blockedPinEscape       : 0
[04/18 14:59:45   135s] (I)       blkAwareLayerSwitching : 0
[04/18 14:59:45   135s] (I)       betterClockWireModeling: 0
[04/18 14:59:45   135s] (I)       scenicBound            : 1.15
[04/18 14:59:45   135s] (I)       maxScenicToAvoidBlk    : 100.00
[04/18 14:59:45   135s] (I)       source-to-sink ratio   : 0.00
[04/18 14:59:45   135s] (I)       targetCongestionRatio  : 1.00
[04/18 14:59:45   135s] (I)       layerCongestionRatio   : 0.70
[04/18 14:59:45   135s] (I)       m1CongestionRatio      : 0.10
[04/18 14:59:45   135s] (I)       m2m3CongestionRatio    : 0.70
[04/18 14:59:45   135s] (I)       pinAccessEffort        : 0.10
[04/18 14:59:45   135s] (I)       localRouteEffort       : 1.00
[04/18 14:59:45   135s] (I)       numSitesBlockedByOneVia: 8.00
[04/18 14:59:45   135s] (I)       supplyScaleFactorH     : 1.00
[04/18 14:59:45   135s] (I)       supplyScaleFactorV     : 1.00
[04/18 14:59:45   135s] (I)       highlight3DOverflowFactor: 0.00
[04/18 14:59:45   135s] (I)       skipTrackCommand             : 
[04/18 14:59:45   135s] (I)       readTROption           : true
[04/18 14:59:45   135s] (I)       extraSpacingBothSide   : false
[04/18 14:59:45   135s] [NR-eagl] numTracksPerClockWire  : 0
[04/18 14:59:45   135s] (I)       routeSelectedNetsOnly  : false
[04/18 14:59:45   135s] (I)       before initializing RouteDB syMemory usage = 1678.7 MB
[04/18 14:59:45   135s] (I)       starting read tracks
[04/18 14:59:45   135s] (I)       build grid graph
[04/18 14:59:45   135s] (I)       build grid graph start
[04/18 14:59:45   135s] (I)       build grid graph end
[04/18 14:59:45   135s] [NR-eagl] Layer1 has no routable track
[04/18 14:59:45   135s] [NR-eagl] Layer2 has single uniform track structure
[04/18 14:59:45   135s] [NR-eagl] Layer3 has single uniform track structure
[04/18 14:59:45   135s] [NR-eagl] Layer4 has single uniform track structure
[04/18 14:59:45   135s] [NR-eagl] Layer5 has single uniform track structure
[04/18 14:59:45   135s] [NR-eagl] Layer6 has single uniform track structure
[04/18 14:59:45   135s] (I)       Layer1   numNetMinLayer=3756
[04/18 14:59:45   135s] (I)       Layer2   numNetMinLayer=0
[04/18 14:59:45   135s] (I)       Layer3   numNetMinLayer=0
[04/18 14:59:45   135s] (I)       Layer4   numNetMinLayer=0
[04/18 14:59:45   135s] (I)       Layer5   numNetMinLayer=0
[04/18 14:59:45   135s] (I)       Layer6   numNetMinLayer=0
[04/18 14:59:45   135s] [NR-eagl] numViaLayers=5
[04/18 14:59:45   135s] (I)       end build via table
[04/18 14:59:45   135s] [NR-eagl] numRoutingBlks=0 numInstBlks=5600 numPGBlocks=579 numBumpBlks=0 numBoundaryFakeBlks=0
[04/18 14:59:45   135s] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[04/18 14:59:45   135s] (I)       num ignored nets =0
[04/18 14:59:45   135s] (I)       readDataFromPlaceDB
[04/18 14:59:45   135s] (I)       Read net information..
[04/18 14:59:45   135s] [NR-eagl] Read numTotalNets=3756  numIgnoredNets=0
[04/18 14:59:45   135s] (I)       Read testcase time = 0.000 seconds
[04/18 14:59:45   135s] 
[04/18 14:59:45   135s] (I)       totalGlobalPin=12047, totalPins=12216
[04/18 14:59:45   135s] (I)       Model blockage into capacity
[04/18 14:59:45   135s] (I)       Read numBlocks=8641  numPreroutedWires=0  numCapScreens=0
[04/18 14:59:45   135s] (I)       blocked area on Layer1 : 0  (0.00%)
[04/18 14:59:45   135s] (I)       blocked area on Layer2 : 1191922749550  (74.98%)
[04/18 14:59:45   135s] (I)       blocked area on Layer3 : 1217704051700  (76.60%)
[04/18 14:59:45   135s] (I)       blocked area on Layer4 : 1198112482500  (75.37%)
[04/18 14:59:45   135s] (I)       blocked area on Layer5 : 1200445712100  (75.52%)
[04/18 14:59:45   135s] (I)       blocked area on Layer6 : 1231506249700  (77.47%)
[04/18 14:59:45   135s] (I)       Modeling time = 0.040 seconds
[04/18 14:59:45   135s] 
[04/18 14:59:45   135s] [NR-eagl] There are 37 clock nets ( 0 with NDR ).
[04/18 14:59:45   135s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1678.7 MB
[04/18 14:59:45   135s] (I)       Layer1  viaCost=200.00
[04/18 14:59:45   135s] (I)       Layer2  viaCost=100.00
[04/18 14:59:45   135s] (I)       Layer3  viaCost=100.00
[04/18 14:59:45   135s] (I)       Layer4  viaCost=100.00
[04/18 14:59:45   135s] (I)       Layer5  viaCost=200.00
[04/18 14:59:45   135s] (I)       ---------------------Grid Graph Info--------------------
[04/18 14:59:45   135s] (I)       routing area        :  (0, 0) - (1354000, 1174000)
[04/18 14:59:45   135s] (I)       core area           :  (260190, 260470) - (1093850, 909510)
[04/18 14:59:45   135s] (I)       Site Width          :   630  (dbu)
[04/18 14:59:45   135s] (I)       Row Height          :  4880  (dbu)
[04/18 14:59:45   135s] (I)       GCell Width         :  4880  (dbu)
[04/18 14:59:45   135s] (I)       GCell Height        :  4880  (dbu)
[04/18 14:59:45   135s] (I)       grid                :   278   241     6
[04/18 14:59:45   135s] (I)       vertical capacity   :     0  4880     0  4880     0  4880
[04/18 14:59:45   135s] (I)       horizontal capacity :     0     0  4880     0  4880     0
[04/18 14:59:45   135s] (I)       Default wire width  :   230   280   280   280   280   440
[04/18 14:59:45   135s] (I)       Default wire space  :   230   280   280   280   280   460
[04/18 14:59:45   135s] (I)       Default pitch size  :   460   630   610   630   610  1260
[04/18 14:59:45   135s] (I)       First Track Coord   :     0   315   610   315   610   945
[04/18 14:59:45   135s] (I)       Num tracks per GCell:  0.00  7.75  8.00  7.75  8.00  3.87
[04/18 14:59:45   135s] (I)       Total num of tracks :     0  2149  1924  2149  1924  1074
[04/18 14:59:45   135s] (I)       Num of masks        :     1     1     1     1     1     1
[04/18 14:59:45   135s] (I)       --------------------------------------------------------
[04/18 14:59:45   135s] 
[04/18 14:59:45   135s] (I)       After initializing earlyGlobalRoute syMemory usage = 1681.4 MB
[04/18 14:59:45   135s] (I)       Loading and dumping file time : 0.12 seconds
[04/18 14:59:45   135s] (I)       ============= Initialization =============
[04/18 14:59:45   135s] [NR-eagl] EstWL : 45424
[04/18 14:59:45   135s] 
[04/18 14:59:45   135s] (I)       total 2D Cap : 837307 = (379966 H, 457341 V)
[04/18 14:59:45   135s] (I)       botLay=Layer1  topLay=Layer6  numSeg=8333
[04/18 14:59:45   135s] (I)       ============  Phase 1a Route ============
[04/18 14:59:45   135s] (I)       Phase 1a runs 0.01 seconds
[04/18 14:59:45   135s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=11
[04/18 14:59:45   135s] [NR-eagl] Usage: 45426 = (21413 H, 24013 V) = (5.64% H, 6.32% V) = (1.045e+05um H, 1.172e+05um V)
[04/18 14:59:45   135s] [NR-eagl] 
[04/18 14:59:45   135s] (I)       ============  Phase 1b Route ============
[04/18 14:59:45   135s] (I)       Phase 1b runs 0.00 seconds
[04/18 14:59:45   135s] [NR-eagl] Usage: 45426 = (21413 H, 24013 V) = (5.64% H, 6.32% V) = (1.045e+05um H, 1.172e+05um V)
[04/18 14:59:45   135s] [NR-eagl] 
[04/18 14:59:45   135s] (I)       ============  Phase 1c Route ============
[04/18 14:59:45   135s] [NR-eagl] earlyGlobalRoute overflow: 0.01% H + 0.04% V
[04/18 14:59:45   135s] 
[04/18 14:59:45   135s] (I)       Level2 Grid: 56 x 49
[04/18 14:59:45   135s] (I)       Phase 1c runs 0.01 seconds
[04/18 14:59:45   135s] [NR-eagl] Usage: 45426 = (21413 H, 24013 V) = (5.64% H, 6.32% V) = (1.045e+05um H, 1.172e+05um V)
[04/18 14:59:45   135s] [NR-eagl] 
[04/18 14:59:45   135s] (I)       ============  Phase 1d Route ============
[04/18 14:59:45   135s] (I)       Phase 1d runs 0.01 seconds
[04/18 14:59:45   135s] [NR-eagl] Usage: 45426 = (21413 H, 24013 V) = (5.64% H, 6.32% V) = (1.045e+05um H, 1.172e+05um V)
[04/18 14:59:45   135s] [NR-eagl] 
[04/18 14:59:45   135s] (I)       ============  Phase 1e Route ============
[04/18 14:59:45   135s] (I)       Phase 1e runs 0.00 seconds
[04/18 14:59:45   135s] [NR-eagl] Usage: 45426 = (21413 H, 24013 V) = (5.64% H, 6.32% V) = (1.045e+05um H, 1.172e+05um V)
[04/18 14:59:45   135s] [NR-eagl] 
[04/18 14:59:45   135s] (I)       ============  Phase 1l Route ============
[04/18 14:59:45   135s] [NR-eagl] earlyGlobalRoute overflow: 0.01% H + 0.04% V
[04/18 14:59:45   135s] 
[04/18 14:59:45   135s] (I)       dpBasedLA: time=0.01  totalOF=240734  totalVia=25042  totalWL=45426  total(Via+WL)=70468 
[04/18 14:59:45   135s] (I)       Total Global Routing Runtime: 0.10 seconds
[04/18 14:59:45   135s] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.03% V
[04/18 14:59:45   135s] [NR-eagl] Overflow after earlyGlobalRoute 0.02% H + 0.05% V
[04/18 14:59:45   135s] 
[04/18 14:59:45   135s] [NR-eagl] End Peak syMemory usage = 1681.4 MB
[04/18 14:59:45   135s] [NR-eagl] Early Global Router Kernel+IO runtime : 0.23 seconds
[04/18 14:59:45   135s] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[04/18 14:59:45   135s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/18 14:59:45   135s] 
[04/18 14:59:45   135s] ** np local hotspot detection info verbose **
[04/18 14:59:45   135s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[04/18 14:59:45   135s] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[04/18 14:59:45   135s] level 2: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 72.00 (area is in unit of 4 std-cell row bins)
[04/18 14:59:45   135s] 
[04/18 14:59:45   135s] Apply auto density screen in post-place stage.
[04/18 14:59:45   136s] Auto density screen increases utilization from 0.132 to 0.132
[04/18 14:59:45   136s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1681.4M
[04/18 14:59:45   136s] *** Starting refinePlace (0:02:15 mem=1681.4M) ***
[04/18 14:59:45   136s] Total net length = 2.041e+05 (9.554e+04 1.086e+05) (ext = 2.713e+04)
[04/18 14:59:45   136s] default core: bins with density >  0.75 =    0 % ( 0 / 252 )
[04/18 14:59:45   136s] Density distribution unevenness ratio = 67.149%
[04/18 14:59:45   136s] RPlace IncrNP: Rollback Lev = -5
[04/18 14:59:45   136s] RPlace: Density =0.609091, incremental np is triggered.
[04/18 14:59:45   136s] nrCritNet: 0.00% ( 0 / 3756 ) cutoffSlk: 214748364.7ps stdDelay: 36.4ps
[04/18 14:59:45   136s] incrNP running in 8 threads.
[04/18 14:59:45   136s] Congestion driven padding in post-place stage.
[04/18 14:59:45   136s] Congestion driven padding increases utilization from 0.238 to 0.236
[04/18 14:59:45   136s] Congestion driven padding runtime: cpu = 0:00:00.2 real = 0:00:00.0 mem = 1681.4M
[04/18 14:59:48   146s] default core: bins with density >  0.75 =    0 % ( 0 / 252 )
[04/18 14:59:48   146s] RPlace postIncrNP: Density = 0.609091 -> 0.631169.
[04/18 14:59:48   146s] RPlace postIncrNP Info: Density distribution changes:
[04/18 14:59:48   146s] Density distribution unevenness ratio = 65.830%
[04/18 14:59:48   146s] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[04/18 14:59:48   146s] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[04/18 14:59:48   146s] [1.00 - 1.05] :	 0 (0.00%) -> 0 (0.00%)
[04/18 14:59:48   146s] [0.95 - 1.00] :	 0 (0.00%) -> 0 (0.00%)
[04/18 14:59:48   146s] [0.90 - 0.95] :	 0 (0.00%) -> 0 (0.00%)
[04/18 14:59:48   146s] [0.85 - 0.90] :	 0 (0.00%) -> 0 (0.00%)
[04/18 14:59:48   146s] [0.80 - 0.85] :	 0 (0.00%) -> 0 (0.00%)
[04/18 14:59:48   146s] [CPU] RefinePlace/IncrNP (cpu=0:00:10.5, real=0:00:03.0, mem=1681.4MB) @(0:02:15 - 0:02:26).
[04/18 14:59:48   146s] Move report: incrNP moves 3723 insts, mean move: 25.72 um, max move: 166.75 um
[04/18 14:59:48   146s] 	Max move on inst (FE_OFC21_HALT): (725.13, 353.19) --> (808.92, 436.15)
[04/18 14:59:48   146s] Move report: Timing Driven Placement moves 3723 insts, mean move: 25.72 um, max move: 166.75 um
[04/18 14:59:48   146s] 	Max move on inst (FE_OFC21_HALT): (725.13, 353.19) --> (808.92, 436.15)
[04/18 14:59:48   146s] Starting refinePlace ...
[04/18 14:59:48   146s] 	Runtime: CPU: 0:00:10.5 REAL: 0:00:03.0 MEM: 1681.4MB
[04/18 14:59:48   146s] default core: bins with density >  0.75 =    0 % ( 0 / 252 )
[04/18 14:59:48   146s] Density distribution unevenness ratio = 65.830%
[04/18 14:59:48   146s]   Spread Effort: high, pre-route mode, useDDP on.
[04/18 14:59:48   146s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=1681.4MB) @(0:02:26 - 0:02:26).
[04/18 14:59:48   146s] Move report: preRPlace moves 274 insts, mean move: 1.17 um, max move: 7.40 um
[04/18 14:59:48   146s] 	Max move on inst (CPU_REGS_regs_lo_RC_CG_HIER_INST42/g12): (698.67, 728.95) --> (701.19, 724.07)
[04/18 14:59:48   146s] 	Length: 4 sites, height: 1 rows, site name: core, cell type: AND2X1
[04/18 14:59:48   146s] wireLenOptFixPriorityInst 0 inst fixed
[04/18 14:59:48   146s] tweakage running in 8 threads.
[04/18 14:59:48   146s] Placement tweakage begins.
[04/18 14:59:48   146s] wire length = 2.278e+05
[04/18 14:59:48   147s] wire length = 2.214e+05
[04/18 14:59:48   147s] Placement tweakage ends.
[04/18 14:59:48   147s] Move report: tweak moves 398 insts, mean move: 6.75 um, max move: 45.36 um
[04/18 14:59:48   147s] 	Max move on inst (CPU_REGS_regs_lo_RC_CG_HIER_INST33/g12): (714.42, 753.35) --> (759.78, 753.35)
[04/18 14:59:48   147s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.8, real=0:00:00.0, mem=1681.4MB) @(0:02:26 - 0:02:27).
[04/18 14:59:48   147s] Move report: legalization moves 7 insts, mean move: 3.37 um, max move: 5.04 um
[04/18 14:59:48   147s] 	Max move on inst (g93499): (750.33, 704.55) --> (745.29, 704.55)
[04/18 14:59:48   147s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1681.4MB) @(0:02:27 - 0:02:27).
[04/18 14:59:48   147s] Move report: Detail placement moves 583 insts, mean move: 4.97 um, max move: 45.99 um
[04/18 14:59:48   147s] 	Max move on inst (CPU_REGS_regs_lo_RC_CG_HIER_INST33/g12): (713.79, 753.35) --> (759.78, 753.35)
[04/18 14:59:48   147s] 	Runtime: CPU: 0:00:01.1 REAL: 0:00:00.0 MEM: 1681.4MB
[04/18 14:59:48   147s] Statistics of distance of Instance movement in refine placement:
[04/18 14:59:48   147s]   maximum (X+Y) =       165.49 um
[04/18 14:59:48   147s]   inst (FE_OFC21_HALT) with max move: (725.13, 353.19) -> (807.66, 436.15)
[04/18 14:59:48   147s]   mean    (X+Y) =        25.75 um
[04/18 14:59:48   147s] Total instances flipped for WireLenOpt: 162
[04/18 14:59:48   147s] Total instances flipped, including legalization: 1
[04/18 14:59:48   147s] Summary Report:
[04/18 14:59:48   147s] Instances move: 3723 (out of 3726 movable)
[04/18 14:59:48   147s] Mean displacement: 25.75 um
[04/18 14:59:48   147s] Max displacement: [04/18 14:59:48   147s] Total instances moved : 3723
165.49 um (Instance: FE_OFC21_HALT) (725.13, 353.19) -> (807.66, 436.15)
[04/18 14:59:48   147s] 	Length: 5 sites, height: 1 rows, site name: core, cell type: BUX2
[04/18 14:59:48   147s] Total net length = 1.879e+05 (8.772e+04 1.002e+05) (ext = 2.499e+04)
[04/18 14:59:48   147s] Runtime: CPU: 0:00:11.7 REAL: 0:00:03.0 MEM: 1681.4MB
[04/18 14:59:48   147s] [CPU] RefinePlace/total (cpu=0:00:11.7, real=0:00:03.0, mem=1681.4MB) @(0:02:15 - 0:02:27).
[04/18 14:59:48   147s] *** Finished refinePlace (0:02:27 mem=1681.4M) ***
[04/18 14:59:48   147s] Total net length = 1.876e+05 (8.747e+04 1.001e+05) (ext = 2.497e+04)
[04/18 14:59:49   147s] default core: bins with density >  0.75 =    0 % ( 0 / 252 )
[04/18 14:59:49   147s] Density distribution unevenness ratio = 65.808%
[04/18 14:59:49   147s] Trial Route Overflow 0(H) 0(V)
[04/18 14:59:49   148s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[04/18 14:59:49   148s] Starting congestion repair ...
[04/18 14:59:49   148s] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[04/18 14:59:49   148s] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[04/18 14:59:49   148s] (I)       Reading DB...
[04/18 14:59:49   148s] (I)       congestionReportName   : 
[04/18 14:59:49   148s] [NR-eagl] buildTerm2TermWires    : 1
[04/18 14:59:49   148s] [NR-eagl] doTrackAssignment      : 1
[04/18 14:59:49   148s] (I)       dumpBookshelfFiles     : 0
[04/18 14:59:49   148s] [NR-eagl] numThreads             : 1
[04/18 14:59:49   148s] [NR-eagl] honorMsvRouteConstraint: false
[04/18 14:59:49   148s] (I)       honorPin               : false
[04/18 14:59:49   148s] (I)       honorPinGuide          : true
[04/18 14:59:49   148s] (I)       honorPartition         : false
[04/18 14:59:49   148s] (I)       allowPartitionCrossover: false
[04/18 14:59:49   148s] (I)       honorSingleEntry       : true
[04/18 14:59:49   148s] (I)       honorSingleEntryStrong : true
[04/18 14:59:49   148s] (I)       handleViaSpacingRule   : false
[04/18 14:59:49   148s] (I)       PDConstraint           : none
[04/18 14:59:49   148s] [NR-eagl] honorClockSpecNDR      : 0
[04/18 14:59:49   148s] (I)       routingEffortLevel     : 3
[04/18 14:59:49   148s] [NR-eagl] minRouteLayer          : 2
[04/18 14:59:49   148s] [NR-eagl] maxRouteLayer          : 2147483647
[04/18 14:59:49   148s] (I)       numRowsPerGCell        : 1
[04/18 14:59:49   148s] (I)       speedUpLargeDesign     : 0
[04/18 14:59:49   148s] (I)       speedUpBlkViolationClean: 0
[04/18 14:59:49   148s] (I)       autoGCellMerging       : 1
[04/18 14:59:49   148s] (I)       multiThreadingTA       : 0
[04/18 14:59:49   148s] (I)       punchThroughDistance   : -1
[04/18 14:59:49   148s] (I)       blockedPinEscape       : 0
[04/18 14:59:49   148s] (I)       blkAwareLayerSwitching : 0
[04/18 14:59:49   148s] (I)       betterClockWireModeling: 0
[04/18 14:59:49   148s] (I)       scenicBound            : 1.15
[04/18 14:59:49   148s] (I)       maxScenicToAvoidBlk    : 100.00
[04/18 14:59:49   148s] (I)       source-to-sink ratio   : 0.00
[04/18 14:59:49   148s] (I)       targetCongestionRatio  : 1.00
[04/18 14:59:49   148s] (I)       layerCongestionRatio   : 0.70
[04/18 14:59:49   148s] (I)       m1CongestionRatio      : 0.10
[04/18 14:59:49   148s] (I)       m2m3CongestionRatio    : 0.70
[04/18 14:59:49   148s] (I)       pinAccessEffort        : 0.10
[04/18 14:59:49   148s] (I)       localRouteEffort       : 1.00
[04/18 14:59:49   148s] (I)       numSitesBlockedByOneVia: 8.00
[04/18 14:59:49   148s] (I)       supplyScaleFactorH     : 1.00
[04/18 14:59:49   148s] (I)       supplyScaleFactorV     : 1.00
[04/18 14:59:49   148s] (I)       highlight3DOverflowFactor: 0.00
[04/18 14:59:49   148s] (I)       skipTrackCommand             : 
[04/18 14:59:49   148s] (I)       readTROption           : true
[04/18 14:59:49   148s] (I)       extraSpacingBothSide   : false
[04/18 14:59:49   148s] [NR-eagl] numTracksPerClockWire  : 0
[04/18 14:59:49   148s] (I)       routeSelectedNetsOnly  : false
[04/18 14:59:49   148s] (I)       before initializing RouteDB syMemory usage = 1681.4 MB
[04/18 14:59:49   148s] (I)       starting read tracks
[04/18 14:59:49   148s] (I)       build grid graph
[04/18 14:59:49   148s] (I)       build grid graph start
[04/18 14:59:49   148s] (I)       [04/18 14:59:49   148s] [NR-eagl] Layer1 has no routable track
[04/18 14:59:49   148s] [NR-eagl] Layer2 has single uniform track structure
[04/18 14:59:49   148s] [NR-eagl] Layer3 has single uniform track structure
[04/18 14:59:49   148s] [NR-eagl] Layer4 has single uniform track structure
build grid graph end
[04/18 14:59:49   148s] [NR-eagl] Layer5 has single uniform track structure
[04/18 14:59:49   148s] [NR-eagl] Layer6 has single uniform track structure
[04/18 14:59:49   148s] (I)       Layer1   numNetMinLayer=3756
[04/18 14:59:49   148s] (I)       Layer2   numNetMinLayer=0
[04/18 14:59:49   148s] (I)       Layer3   numNetMinLayer=0
[04/18 14:59:49   148s] (I)       Layer4   numNetMinLayer=0
[04/18 14:59:49   148s] (I)       Layer5   numNetMinLayer=0
[04/18 14:59:49   148s] (I)       Layer6   numNetMinLayer=0
[04/18 14:59:49   148s] [NR-eagl] numViaLayers=5
[04/18 14:59:49   148s] (I)       end build via table
[04/18 14:59:49   148s] [NR-eagl] numRoutingBlks=0 numInstBlks=5600 numPGBlocks=579 numBumpBlks=0 numBoundaryFakeBlks=0
[04/18 14:59:49   148s] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[04/18 14:59:49   148s] (I)       num ignored nets =0
[04/18 14:59:49   148s] (I)       readDataFromPlaceDB
[04/18 14:59:49   148s] (I)       Read net information..
[04/18 14:59:49   148s] [NR-eagl] Read numTotalNets=3756  numIgnoredNets=0
[04/18 14:59:49   148s] (I)       Read testcase time = 0.010 seconds
[04/18 14:59:49   148s] 
[04/18 14:59:49   148s] (I)       totalGlobalPin=12045, totalPins=12216
[04/18 14:59:49   148s] (I)       Model blockage into capacity
[04/18 14:59:49   148s] (I)       Read numBlocks=8641  numPreroutedWires=0  numCapScreens=0
[04/18 14:59:49   148s] (I)       blocked area on Layer1 : 0  (0.00%)
[04/18 14:59:49   148s] (I)       blocked area on Layer2 : 1191922749550  (74.98%)
[04/18 14:59:49   148s] (I)       blocked area on Layer3 : 1217704051700  (76.60%)
[04/18 14:59:49   148s] (I)       blocked area on Layer4 : 1198112482500  (75.37%)
[04/18 14:59:49   148s] (I)       blocked area on Layer5 : 1200445712100  (75.52%)
[04/18 14:59:49   148s] (I)       blocked area on Layer6 : 1231506249700  (77.47%)
[04/18 14:59:49   148s] (I)       Modeling time = 0.040 seconds
[04/18 14:59:49   148s] 
[04/18 14:59:49   148s] [NR-eagl] There are 37 clock nets ( 0 with NDR ).
[04/18 14:59:49   148s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1681.4 MB
[04/18 14:59:49   148s] (I)       Layer1  viaCost=200.00
[04/18 14:59:49   148s] (I)       Layer2  viaCost=100.00
[04/18 14:59:49   148s] (I)       Layer3  viaCost=100.00
[04/18 14:59:49   148s] (I)       Layer4  viaCost=100.00
[04/18 14:59:49   148s] (I)       Layer5  viaCost=200.00
[04/18 14:59:49   148s] (I)       ---------------------Grid Graph Info--------------------
[04/18 14:59:49   148s] (I)       routing area        :  (0, 0) - (1354000, 1174000)
[04/18 14:59:49   148s] (I)       core area           :  (260190, 260470) - (1093850, 909510)
[04/18 14:59:49   148s] (I)       Site Width          :   630  (dbu)
[04/18 14:59:49   148s] (I)       Row Height          :  4880  (dbu)
[04/18 14:59:49   148s] (I)       GCell Width         :  4880  (dbu)
[04/18 14:59:49   148s] (I)       GCell Height        :  4880  (dbu)
[04/18 14:59:49   148s] (I)       grid                :   278   241     6
[04/18 14:59:49   148s] (I)       vertical capacity   :     0  4880     0  4880     0  4880
[04/18 14:59:49   148s] (I)       horizontal capacity :     0     0  4880     0  4880     0
[04/18 14:59:49   148s] (I)       Default wire width  :   230   280   280   280   280   440
[04/18 14:59:49   148s] (I)       Default wire space  :   230   280   280   280   280   460
[04/18 14:59:49   148s] (I)       Default pitch size  :   460   630   610   630   610  1260
[04/18 14:59:49   148s] (I)       First Track Coord   :     0   315   610   315   610   945
[04/18 14:59:49   148s] (I)       Num tracks per GCell:  0.00  7.75  8.00  7.75  8.00  3.87
[04/18 14:59:49   148s] (I)       Total num of tracks :     0  2149  1924  2149  1924  1074
[04/18 14:59:49   148s] (I)       Num of masks        :     1     1     1     1     1     1
[04/18 14:59:49   148s] (I)       --------------------------------------------------------
[04/18 14:59:49   148s] 
[04/18 14:59:49   148s] (I)       After initializing earlyGlobalRoute syMemory usage = 1681.4 MB
[04/18 14:59:49   148s] (I)       Loading and dumping file time : 0.12 seconds
[04/18 14:59:49   148s] (I)       ============= Initialization =============
[04/18 14:59:49   148s] [NR-eagl] EstWL : 43760
[04/18 14:59:49   148s] 
[04/18 14:59:49   148s] (I)       total 2D Cap : 837307 = (379966 H, 457341 V)
[04/18 14:59:49   148s] (I)       botLay=Layer1  topLay=Layer6  numSeg=8340
[04/18 14:59:49   148s] (I)       ============  Phase 1a Route ============
[04/18 14:59:49   148s] (I)       Phase 1a runs 0.01 seconds
[04/18 14:59:49   148s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=12
[04/18 14:59:49   148s] [NR-eagl] Usage: 43763 = (20477 H, 23286 V) = (5.39% H, 6.13% V) = (9.993e+04um H, 1.136e+05um V)
[04/18 14:59:49   148s] [NR-eagl] 
[04/18 14:59:49   148s] (I)       ============  Phase 1b Route ============
[04/18 14:59:49   148s] (I)       Phase 1b runs 0.00 seconds
[04/18 14:59:49   148s] [NR-eagl] Usage: 43764 = (20477 H, 23287 V) = (5.39% H, 6.13% V) = (9.993e+04um H, 1.136e+05um V)
[04/18 14:59:49   148s] [NR-eagl] 
[04/18 14:59:49   148s] (I)       [04/18 14:59:49   148s] [NR-eagl] earlyGlobalRoute overflow: 0.01% H + 0.04% V
[04/18 14:59:49   148s] 
============  Phase 1c Route ============
[04/18 14:59:49   148s] (I)       Level2 Grid: 56 x 49
[04/18 14:59:49   148s] (I)       Phase 1c runs 0.01 seconds
[04/18 14:59:49   148s] [NR-eagl] Usage: 43763 = (20477 H, 23286 V) = (5.39% H, 6.13% V) = (9.993e+04um H, 1.136e+05um V)
[04/18 14:59:49   148s] [NR-eagl] 
[04/18 14:59:49   148s] (I)       ============  Phase 1d Route ============
[04/18 14:59:49   148s] (I)       Phase 1d runs 0.00 seconds
[04/18 14:59:49   148s] [NR-eagl] Usage: 43763 = (20477 H, 23286 V) = (5.39% H, 6.13% V) = (9.993e+04um H, 1.136e+05um V)
[04/18 14:59:49   148s] [NR-eagl] 
[04/18 14:59:49   148s] (I)       ============  Phase 1e Route ============
[04/18 14:59:49   148s] (I)       Phase 1e runs 0.00 seconds
[04/18 14:59:49   148s] [NR-eagl] Usage: 43763 = (20477 H, 23286 V) = (5.39% H, 6.13% V) = (9.993e+04um H, 1.136e+05um V)
[04/18 14:59:49   148s] [NR-eagl] 
[04/18 14:59:49   148s] (I)       ============  Phase 1l Route ============
[04/18 14:59:49   148s] [NR-eagl] earlyGlobalRoute overflow: 0.01% H + 0.04% V
[04/18 14:59:49   148s] 
[04/18 14:59:49   148s] (I)       dpBasedLA: time=0.02  totalOF=207982  totalVia=24394  totalWL=43762  total(Via+WL)=68156 
[04/18 14:59:49   148s] (I)       Total Global Routing Runtime: 0.12 seconds
[04/18 14:59:49   148s] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.03% V
[04/18 14:59:49   148s] [NR-eagl] Overflow after earlyGlobalRoute 0.02% H + 0.05% V
[04/18 14:59:49   148s] 
[04/18 14:59:49   148s] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[04/18 14:59:49   148s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00[04/18 14:59:49   148s] 
[04/18 14:59:49   148s] ** np local hotspot detection info verbose **
 (area is in unit of 4 std-cell row bins)
[04/18 14:59:49   148s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[04/18 14:59:49   148s] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[04/18 14:59:49   148s] level 2: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 72.00 (area is in unit of 4 std-cell row bins)
[04/18 14:59:49   148s] 
[04/18 14:59:49   148s] describeCongestion: hCong = 0.00 vCong = 0.00
[04/18 14:59:49   148s] Skipped repairing congestion.
[04/18 14:59:49   148s] (I)       ============= track Assignment ============
[04/18 14:59:49   148s] (I)       extract Global 3D Wires
[04/18 14:59:49   148s] (I)       Extract Global WL : time=0.01
[04/18 14:59:49   148s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[04/18 14:59:49   148s] (I)       track assignment initialization runtime=16483 millisecond
[04/18 14:59:49   148s] (I)       #threads=1 for track assignment
[04/18 14:59:49   148s] (I)       track assignment kernel runtime=87456 millisecond
[04/18 14:59:49   148s] (I)       End Greedy Track Assignment
[04/18 14:59:49   148s] [NR-eagl] Layer1(MET1)(F) length: 0.000000e+00um, number of vias: 12174
[04/18 14:59:49   148s] [NR-eagl] Layer2(MET2)(V) length: 7.552783e+04um, number of vias: 16787
[04/18 14:59:49   148s] [NR-eagl] Layer3(MET3)(H) length: 8.406875e+04um, number of vias: 1757
[04/18 14:59:49   148s] [NR-eagl] Layer4(MET4)(V) length: 3.909699e+04um, number of vias: 574
[04/18 14:59:49   148s] [NR-eagl] Layer5(MET5)(H) length: 1.758060e+04um, number of vias: 46
[04/18 14:59:49   148s] [NR-eagl] Layer6(METTP)(V) length: 1.891720e+03um, number of vias: 0
[04/18 14:59:49   148s] [NR-eagl] Total length: 2.181659e+05um, number of vias: 31338
[04/18 14:59:49   148s] End of congRepair (cpu=0:00:00.5, real=0:00:00.0)
[04/18 14:59:49   148s] Start to check current routing status for nets...
[04/18 14:59:49   148s] Using hname+ instead name for net compare
[04/18 14:59:49   148s] Activating lazyNetListOrdering
[04/18 14:59:49   148s] Starting trMTAreNetsAlreadyRouted in MT mode ...
[04/18 14:59:49   148s] All nets are already routed correctly.
[04/18 14:59:49   148s] End to check current routing status for nets (mem=1585.8M)
[04/18 14:59:49   148s] Extraction called for design 'NextZ80' of instances=3778 and nets=3775 using extraction engine 'preRoute' .
[04/18 14:59:49   148s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/18 14:59:49   148s] Type 'man IMPEXT-3530' for more detail.
[04/18 14:59:49   148s] PreRoute RC Extraction called for design NextZ80.
[04/18 14:59:49   148s] RC Extraction called in multi-corner(1) mode.
[04/18 14:59:49   148s] RCMode: PreRoute
[04/18 14:59:49   148s]       RC Corner Indexes            0   
[04/18 14:59:49   148s] Capacitance Scaling Factor   : 1.00000 
[04/18 14:59:49   148s] Resistance Scaling Factor    : 1.00000 
[04/18 14:59:49   148s] Clock Cap. Scaling Factor    : 1.00000 
[04/18 14:59:49   148s] Clock Res. Scaling Factor    : 1.00000 
[04/18 14:59:49   148s] Shrink Factor                : 1.00000
[04/18 14:59:49   148s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/18 14:59:49   148s] Using capacitance table file ...
[04/18 14:59:49   148s] Updating RC grid for preRoute extraction ...
[04/18 14:59:49   148s] Initializing multi-corner capacitance tables ... 
[04/18 14:59:49   148s] Initializing multi-corner resistance tables ...
[04/18 14:59:49   148s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1585.754M)
[04/18 14:59:50   148s] Compute RC Scale Done ...
[04/18 14:59:50   148s] **INFO : Setting latch borrow mode to budget during optimization
[04/18 14:59:50   149s] #################################################################################
[04/18 14:59:50   149s] # Design Stage: PreRoute
[04/18 14:59:50   149s] # Design Name: NextZ80
[04/18 14:59:50   149s] # Design Mode: 90nm
[04/18 14:59:50   149s] # Analysis Mode: MMMC Non-OCV 
[04/18 14:59:50   149s] # Parasitics Mode: No SPEF/RCDB
[04/18 14:59:50   149s] # Signoff Settings: SI Off 
[04/18 14:59:50   149s] #################################################################################
[04/18 14:59:50   149s] Calculate delays in Single mode...
[04/18 14:59:50   149s] Topological Sorting (CPU = 0:00:00.0, MEM = 1660.1M, InitMEM = 1660.1M)
[04/18 14:59:50   151s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/18 14:59:50   151s] End delay calculation. (MEM=2100.91 CPU=0:00:01.4 REAL=0:00:00.0)
[04/18 14:59:50   151s] *** CDM Built up (cpu=0:00:01.9  real=0:00:00.0  mem= 2100.9M) ***
[04/18 14:59:50   151s] *** Done Building Timing Graph (cpu=0:00:02.4 real=0:00:00.0 totSessionCpu=0:02:31 mem=2100.9M)
[04/18 14:59:51   151s] 
[04/18 14:59:51   151s] ------------------------------------------------------------
[04/18 14:59:51   151s]      Summary (cpu=0.23min real=0.10min mem=1585.8M)                             
[04/18 14:59:51   151s] ------------------------------------------------------------
[04/18 14:59:51   151s] 
[04/18 14:59:51   151s] Setup views included:
[04/18 14:59:51   151s]  default_emulate_view 
[04/18 14:59:51   151s] 
[04/18 14:59:51   151s] +--------------------+---------+
[04/18 14:59:51   151s] |     Setup mode     |   all   |
[04/18 14:59:51   151s] +--------------------+---------+
[04/18 14:59:51   151s] |           WNS (ns):| -0.227  |
[04/18 14:59:51   151s] |           TNS (ns):| -0.761  |
[04/18 14:59:51   151s] |    Violating Paths:|   18    |
[04/18 14:59:51   151s] |          All Paths:|   403   |
[04/18 14:59:51   151s] +--------------------+---------+
[04/18 14:59:51   151s] 
[04/18 14:59:51   151s] +----------------+-------------------------------+------------------+
[04/18 14:59:51   151s] |                |              Real             |       Total      |
[04/18 14:59:51   151s] |    DRVs        +------------------+------------+------------------|
[04/18 14:59:51   151s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[04/18 14:59:51   151s] +----------------+------------------+------------+------------------+
[04/18 14:59:51   151s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[04/18 14:59:51   151s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[04/18 14:59:51   151s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[04/18 14:59:51   151s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[04/18 14:59:51   151s] +----------------+------------------+------------+------------------+
[04/18 14:59:51   151s] 
[04/18 14:59:51   151s] Density: 13.180%
[04/18 14:59:51   151s] ------------------------------------------------------------
[04/18 14:59:51   151s] **opt_design ... cpu = 0:00:49, real = 0:00:32, mem = 1662.1M, totSessionCpu=0:02:31 **
[04/18 14:59:51   151s] *** Timing NOT met, worst failing slack is -0.227
[04/18 14:59:51   151s] *** Check timing (0:00:00.0)
[04/18 14:59:51   151s] **INFO: Num dontuse cells 532, Num usable cells 744
[04/18 14:59:51   151s] optDesignOneStep: Leakage Power Flow
[04/18 14:59:51   151s] **INFO: Num dontuse cells 532, Num usable cells 744
[04/18 14:59:51   151s] Begin: GigaOpt Optimization in WNS mode
[04/18 14:59:51   151s] *Info: RC_CG_HIER_INST1 ports set dont-touch
[04/18 14:59:51   151s] *Info: RC_CG_HIER_INST2 ports set dont-touch
[04/18 14:59:51   151s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST11 ports set dont-touch
[04/18 14:59:51   151s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST12 ports set dont-touch
[04/18 14:59:51   151s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST13 ports set dont-touch
[04/18 14:59:51   151s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST14 ports set dont-touch
[04/18 14:59:51   151s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST15 ports set dont-touch
[04/18 14:59:51   151s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST17 ports set dont-touch
[04/18 14:59:51   151s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST18 ports set dont-touch
[04/18 14:59:51   151s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST19 ports set dont-touch
[04/18 14:59:51   151s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST20 ports set dont-touch
[04/18 14:59:51   151s] *Info: RC_CG_HIER_INST3 ports set dont-touch
[04/18 14:59:51   151s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST22 ports set dont-touch
[04/18 14:59:51   151s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST23 ports set dont-touch
[04/18 14:59:51   151s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST24 ports set dont-touch
[04/18 14:59:51   151s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST26 ports set dont-touch
[04/18 14:59:51   151s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST27 ports set dont-touch
[04/18 14:59:51   151s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST28 ports set dont-touch
[04/18 14:59:51   151s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST29 ports set dont-touch
[04/18 14:59:51   151s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST30 ports set dont-touch
[04/18 14:59:51   151s] *Info: RC_CG_HIER_INST4 ports set dont-touch
[04/18 14:59:51   151s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST31 ports set dont-touch
[04/18 14:59:51   151s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST33 ports set dont-touch
[04/18 14:59:51   151s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST34 ports set dont-touch
[04/18 14:59:51   151s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST35 ports set dont-touch
[04/18 14:59:51   151s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST36 ports set dont-touch
[04/18 14:59:51   151s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST38 ports set dont-touch
[04/18 14:59:51   151s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST39 ports set dont-touch
[04/18 14:59:51   151s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST40 ports set dont-touch
[04/18 14:59:51   151s] *Info: CPU_REGS_RC_CG_HIER_INST5 ports set dont-touch
[04/18 14:59:51   151s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST42 ports set dont-touch
[04/18 14:59:51   151s] *Info: CPU_REGS_RC_CG_HIER_INST6 ports set dont-touch
[04/18 14:59:51   151s] *Info: CPU_REGS_RC_CG_HIER_INST7 ports set dont-touch
[04/18 14:59:51   151s] *Info: CPU_REGS_RC_CG_HIER_INST8 ports set dont-touch
[04/18 14:59:51   151s] *Info: CPU_REGS_RC_CG_HIER_INST9 ports set dont-touch
[04/18 14:59:51   151s] *Info: CPU_REGS_RC_CG_HIER_INST10 ports set dont-touch
[04/18 14:59:51   151s] Info: 37 clock nets excluded from IPO operation.
[04/18 14:59:51   151s] PhyDesignGrid: maxLocalDensity 1.00
[04/18 14:59:57   158s] *info: 37 clock nets excluded
[04/18 14:59:57   158s] *info: 7 special nets excluded.
[04/18 14:59:57   158s] *info: 19 no-driver nets excluded.
[04/18 14:59:58   158s] Effort level <high> specified for reg2reg path_group
[04/18 14:59:58   158s] Effort level <high> specified for reg2cgate path_group
[04/18 14:59:58   159s] ** GigaOpt Optimizer WNS Slack -0.227 TNS Slack -0.760 Density 13.18
[04/18 14:59:58   159s] Optimizer WNS Pass 0
[04/18 14:59:58   160s] Active Path Group: reg2cgate reg2reg  
[04/18 14:59:58   160s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+-----------------------------------------------+
[04/18 14:59:58   160s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |     Worst View     |Pathgroup|                   End Point                   |
[04/18 14:59:58   160s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+-----------------------------------------------+
[04/18 14:59:58   160s] |  -0.227|   -0.227|  -0.760|   -0.760|    13.18%|   0:00:00.0| 2420.7M|default_emulate_view|  reg2reg| CPU_REGS_flg_reg[2]/D                         |
[04/18 15:00:00   165s] |   0.019|    0.019|   0.000|    0.000|    13.30%|   0:00:02.0| 2476.4M|default_emulate_view|  reg2reg| CPU_REGS_flg_reg[2]/D                         |
[04/18 15:00:00   166s] |   0.040|    0.040|   0.000|    0.000|    13.31%|   0:00:00.0| 2476.4M|default_emulate_view|  reg2reg| CPU_REGS_flg_reg[2]/D                         |
[04/18 15:00:00   166s] |   0.040|    0.040|   0.000|    0.000|    13.31%|   0:00:00.0| 2476.4M|default_emulate_view|  reg2reg| CPU_REGS_flg_reg[2]/D                         |
[04/18 15:00:00   166s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+-----------------------------------------------+
[04/18 15:00:00   166s] 
[04/18 15:00:00   166s] *** Finish Core Optimize Step (cpu=0:00:06.7 real=0:00:02.0 mem=2476.4M) ***
[04/18 15:00:00   166s] 
[04/18 15:00:00   166s] *** Finished Optimize Step Cumulative (cpu=0:00:06.7 real=0:00:02.0 mem=2476.4M) ***
[04/18 15:00:00   166s] ** GigaOpt Optimizer WNS Slack 0.040 TNS Slack 0.000 Density 13.31
[04/18 15:00:01   166s] *** Starting refinePlace (0:02:46 mem=2500.4M) ***
[04/18 15:00:01   166s] Total net length = 1.928e+05 (8.964e+04 1.032e+05) (ext = 2.501e+04)
[04/18 15:00:01   166s] default core: bins with density >  0.75 =    0 % ( 0 / 252 )
[04/18 15:00:01   166s] Density distribution unevenness ratio = 65.840%
[04/18 15:00:01   166s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2500.4MB) @(0:02:46 - 0:02:46).
[04/18 15:00:01   166s] Starting refinePlace ...
[04/18 15:00:01   166s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/18 15:00:01   166s] default core: bins with density >  0.75 =    0 % ( 0 / 252 )
[04/18 15:00:01   166s] Density distribution unevenness ratio = 65.840%
[04/18 15:00:01   167s]   Spread Effort: high, pre-route mode, useDDP on.
[04/18 15:00:01   167s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=2508.4MB) @(0:02:46 - 0:02:46).
[04/18 15:00:01   167s] Move report: preRPlace moves 63 insts, mean move: 1.95 um, max move: 5.51 um
[04/18 15:00:01   167s] 	Max move on inst (FE_OCPC166_ALU80_6_): (670.32, 675.27) --> (669.69, 670.39)
[04/18 15:00:01   167s] 	Length: 5 sites, height: 1 rows, site name: core, cell type: BUX2
[04/18 15:00:01   167s] wireLenOptFixPriorityInst 0 inst fixed
[04/18 15:00:01   167s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/18 15:00:01   167s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2508.4MB) @(0:02:46 - 0:02:46).
[04/18 15:00:01   167s] Move report: Detail placement moves 63 insts, mean move: 1.95 um, max move: 5.51 um
[04/18 15:00:01   167s] 	Max move on inst (FE_OCPC166_ALU80_6_): (670.32, 675.27) --> (669.69, 670.39)
[04/18 15:00:01   167s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2508.4MB
[04/18 15:00:01   167s] Statistics of distance of Instance movement in refine placement:
[04/18 15:00:01   167s]   maximum (X+Y) =         5.51 um
[04/18 15:00:01   167s]   inst (FE_OCPC166_ALU80_6_) with max move: (670.32, 675.27) -> (669.69, 670.39)
[04/18 15:00:01   167s]   mean    (X+Y) =         1.95 um
[04/18 15:00:01   167s] Summary Report:
[04/18 15:00:01   167s] Instances move: 63 (out of 3754 movable)
[04/18 15:00:01   167s] Mean displacement: 1.95 um
[04/18 15:00:01   167s] Max displacement: 5.51 um (Instance: FE_OCPC166_ALU80_6_) ([04/18 15:00:01   167s] Total instances moved : 63
670.32, 675.27) -> (669.69, 670.39)
[04/18 15:00:01   167s] 	Length: 5 sites, height: 1 rows, site name: core, cell type: BUX2
[04/18 15:00:01   167s] Total net length = 1.928e+05 (8.964e+04 1.032e+05) (ext = 2.501e+04)
[04/18 15:00:01   167s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2508.4MB
[04/18 15:00:01   167s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=2508.4MB) @(0:02:46 - 0:02:46).
[04/18 15:00:01   167s] *** Finished refinePlace (0:02:46 mem=2508.4M) ***
[04/18 15:00:01   167s] *** maximum move = 5.51 um ***
[04/18 15:00:01   167s] *** Finished re-routing un-routed nets (2508.4M) ***
[04/18 15:00:01   167s] 
[04/18 15:00:01   167s] *** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=2508.4M) ***
[04/18 15:00:01   167s] ** GigaOpt Optimizer WNS Slack 0.040 TNS Slack 0.000 Density 13.31
[04/18 15:00:01   167s] 
[04/18 15:00:01   167s] *** Finish pre-CTS Setup Fixing (cpu=0:00:08.7 real=0:00:03.0 mem=2508.4M) ***
[04/18 15:00:01   167s] 
[04/18 15:00:01   167s] End: GigaOpt Optimization in WNS mode
[04/18 15:00:02   168s] 
[04/18 15:00:02   168s] ------------------------------------------------------------
[04/18 15:00:02   168s]      Summary (cpu=0.26min real=0.17min mem=1770.0M)                             
[04/18 15:00:02   168s] ------------------------------------------------------------
[04/18 15:00:02   168s] 
[04/18 15:00:02   168s] Setup views included:
[04/18 15:00:02   168s]  default_emulate_view 
[04/18 15:00:02   168s] 
[04/18 15:00:02   168s] +--------------------+---------+---------+---------+---------+
[04/18 15:00:02   168s] |     Setup mode     |   all   | reg2reg |reg2cgate| default |
[04/18 15:00:02   168s] +--------------------+---------+---------+---------+---------+
[04/18 15:00:02   168s] |           WNS (ns):|  0.040  |  0.040  |  0.119  |  2.154  |
[04/18 15:00:02   168s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
[04/18 15:00:02   168s] |    Violating Paths:|    0    |    0    |    0    |    0    |
[04/18 15:00:02   168s] |          All Paths:|   403   |   356   |   36    |   270   |
[04/18 15:00:02   168s] +--------------------+---------+---------+---------+---------+
[04/18 15:00:02   168s] 
[04/18 15:00:02   168s] +----------------+-------------------------------+------------------+
[04/18 15:00:02   168s] |                |              Real             |       Total      |
[04/18 15:00:02   168s] |    DRVs        +------------------+------------+------------------|
[04/18 15:00:02   168s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[04/18 15:00:02   168s] +----------------+------------------+------------+------------------+
[04/18 15:00:02   168s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[04/18 15:00:02   168s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[04/18 15:00:02   168s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[04/18 15:00:02   168s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[04/18 15:00:02   168s] +----------------+------------------+------------+------------------+
[04/18 15:00:02   168s] 
[04/18 15:00:02   168s] Density: 13.314%
[04/18 15:00:02   168s] Routing Overflow: 0.02% H and 0.05% V
[04/18 15:00:02   168s] ------------------------------------------------------------
[04/18 15:00:02   168s] **opt_design ... cpu = 0:01:05, real = 0:00:43, mem = 1768.0M, totSessionCpu=0:02:48 **
[04/18 15:00:02   168s] *** Timing NOT met, worst failing slack is 0.040
[04/18 15:00:02   168s] *** Check timing (0:00:00.0)
[04/18 15:00:02   168s] **INFO: Num dontuse cells 532, Num usable cells 744
[04/18 15:00:02   168s] optDesignOneStep: Leakage Power Flow
[04/18 15:00:02   168s] **INFO: Num dontuse cells 532, Num usable cells 744
[04/18 15:00:02   168s] **INFO: Flow update: Design timing is met.
[04/18 15:00:02   168s] 
[04/18 15:00:02   168s] ------------------------------------------------------------
[04/18 15:00:02   168s]      Summary (cpu=0.00min real=0.00min mem=1766.0M)                             
[04/18 15:00:02   168s] ------------------------------------------------------------
[04/18 15:00:02   168s] 
[04/18 15:00:02   168s] Setup views included:
[04/18 15:00:02   168s]  default_emulate_view 
[04/18 15:00:02   168s] 
[04/18 15:00:02   168s] +--------------------+---------+---------+---------+---------+
[04/18 15:00:02   168s] |     Setup mode     |   all   | reg2reg |reg2cgate| default |
[04/18 15:00:02   168s] +--------------------+---------+---------+---------+---------+
[04/18 15:00:02   168s] |           WNS (ns):|  0.040  |  0.040  |  0.119  |  2.154  |
[04/18 15:00:02   168s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
[04/18 15:00:02   168s] |    Violating Paths:|    0    |    0    |    0    |    0    |
[04/18 15:00:02   168s] |          All Paths:|   403   |   356   |   36    |   270   |
[04/18 15:00:02   168s] +--------------------+---------+---------+---------+---------+
[04/18 15:00:02   168s] 
[04/18 15:00:02   168s] +----------------+-------------------------------+------------------+
[04/18 15:00:02   168s] |                |              Real             |       Total      |
[04/18 15:00:02   168s] |    DRVs        +------------------+------------+------------------|
[04/18 15:00:02   168s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[04/18 15:00:02   168s] +----------------+------------------+------------+------------------+
[04/18 15:00:02   168s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[04/18 15:00:02   168s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[04/18 15:00:02   168s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[04/18 15:00:02   168s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[04/18 15:00:02   168s] +----------------+------------------+------------+------------------+
[04/18 15:00:02   168s] 
[04/18 15:00:02   168s] Density: 13.314%
[04/18 15:00:02   168s] Routing Overflow: 0.02% H and 0.05% V
[04/18 15:00:02   168s] ------------------------------------------------------------
[04/18 15:00:02   168s] **opt_design ... cpu = 0:01:06, real = 0:00:43, mem = 1766.0M, totSessionCpu=0:02:48 **
[04/18 15:00:02   168s] *Info: RC_CG_HIER_INST1 ports set dont-touch
[04/18 15:00:02   168s] *Info: RC_CG_HIER_INST2 ports set dont-touch
[04/18 15:00:02   168s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST11 ports set dont-touch
[04/18 15:00:02   168s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST12 ports set dont-touch
[04/18 15:00:02   168s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST13 ports set dont-touch
[04/18 15:00:02   168s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST14 ports set dont-touch
[04/18 15:00:02   168s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST15 ports set dont-touch
[04/18 15:00:02   168s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST17 ports set dont-touch
[04/18 15:00:02   168s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST18 ports set dont-touch
[04/18 15:00:02   168s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST19 ports set dont-touch
[04/18 15:00:02   168s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST20 ports set dont-touch
[04/18 15:00:02   168s] *Info: RC_CG_HIER_INST3 ports set dont-touch
[04/18 15:00:02   168s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST22 ports set dont-touch
[04/18 15:00:02   168s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST23 ports set dont-touch
[04/18 15:00:02   168s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST24 ports set dont-touch
[04/18 15:00:02   168s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST26 ports set dont-touch
[04/18 15:00:02   168s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST27 ports set dont-touch
[04/18 15:00:02   168s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST28 ports set dont-touch
[04/18 15:00:02   168s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST29 ports set dont-touch
[04/18 15:00:02   168s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST30 ports set dont-touch
[04/18 15:00:02   168s] *Info: RC_CG_HIER_INST4 ports set dont-touch
[04/18 15:00:02   168s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST31 ports set dont-touch
[04/18 15:00:02   168s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST33 ports set dont-touch
[04/18 15:00:02   168s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST34 ports set dont-touch
[04/18 15:00:02   168s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST35 ports set dont-touch
[04/18 15:00:02   168s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST36 ports set dont-touch
[04/18 15:00:02   168s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST38 ports set dont-touch
[04/18 15:00:02   168s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST39 ports set dont-touch
[04/18 15:00:02   168s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST40 ports set dont-touch
[04/18 15:00:02   168s] *Info: CPU_REGS_RC_CG_HIER_INST5 ports set dont-touch
[04/18 15:00:02   168s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST42 ports set dont-touch
[04/18 15:00:02   168s] *Info: CPU_REGS_RC_CG_HIER_INST6 ports set dont-touch
[04/18 15:00:02   168s] *Info: CPU_REGS_RC_CG_HIER_INST7 ports set dont-touch
[04/18 15:00:02   168s] *Info: CPU_REGS_RC_CG_HIER_INST8 ports set dont-touch
[04/18 15:00:02   168s] *Info: CPU_REGS_RC_CG_HIER_INST9 ports set dont-touch
[04/18 15:00:02   168s] *Info: CPU_REGS_RC_CG_HIER_INST10 ports set dont-touch
[04/18 15:00:02   168s] Info: 37 clock nets excluded from IPO operation.
[04/18 15:00:02   169s] Begin: Area Reclaim Optimization
[04/18 15:00:05   171s] PhyDesignGrid: maxLocalDensity 0.98
[04/18 15:00:05   171s] #spOpts: mergeVia=F 
[04/18 15:00:06   172s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 13.31
[04/18 15:00:06   172s] +----------+---------+--------+--------+------------+--------+
[04/18 15:00:06   172s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[04/18 15:00:06   172s] +----------+---------+--------+--------+------------+--------+
[04/18 15:00:06   172s] |    13.31%|        -|   0.000|   0.000|   0:00:00.0| 2499.1M|
[04/18 15:00:06   174s] |    13.23%|       29|   0.000|   0.000|   0:00:00.0| 2499.1M|
[04/18 15:00:10   187s] |    11.94%|      778|   0.000|   0.000|   0:00:04.0| 2502.9M|
[04/18 15:00:11   189s] |    11.86%|       61|   0.000|   0.000|   0:00:01.0| 2502.9M|
[04/18 15:00:11   190s] |    11.85%|        7|   0.000|   0.000|   0:00:00.0| 2502.9M|
[04/18 15:00:11   190s] |    11.85%|        0|   0.000|   0.000|   0:00:00.0| 2502.9M|
[04/18 15:00:11   190s] +----------+---------+--------+--------+------------+--------+
[04/18 15:00:11   190s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 11.85
[04/18 15:00:11   190s] 
[04/18 15:00:11   190s] ** Summary: Restruct = 0 Buffer Deletion = 24 Declone = 7 Resize = 840 **
[04/18 15:00:11   190s] --------------------------------------------------------------
[04/18 15:00:11   190s] |                                   | Total     | Sequential |
[04/18 15:00:11   190s] --------------------------------------------------------------
[04/18 15:00:11   190s] | Num insts resized                 |     800  |      17    |
[04/18 15:00:11   190s] | Num insts undone                  |       6  |       0    |
[04/18 15:00:11   190s] | Num insts Downsized               |     800  |      17    |
[04/18 15:00:11   190s] | Num insts Samesized               |       0  |       0    |
[04/18 15:00:11   190s] | Num insts Upsized                 |       0  |       0    |
[04/18 15:00:11   190s] | Num multiple commits+uncommits    |      40  |       -    |
[04/18 15:00:11   190s] --------------------------------------------------------------
[04/18 15:00:11   190s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:21.4) (real = 0:00:09.0) **
[04/18 15:00:11   190s] *** Starting refinePlace (0:03:10 mem=2502.9M) ***
[04/18 15:00:11   190s] Total net length = 1.936e+05 (9.046e+04 1.032e+05) (ext = 2.501e+04)
[04/18 15:00:11   190s] Starting refinePlace ...
[04/18 15:00:11   190s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/18 15:00:11   190s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/18 15:00:11   190s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2502.9MB) @(0:03:10 - 0:03:10).
[04/18 15:00:11   190s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/18 15:00:11   190s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2502.9MB
[04/18 15:00:11   190s] Statistics of distance of Instance movement in refine placement:
[04/18 15:00:11   190s]   maximum (X+Y) =         0.00 um
[04/18 15:00:11   190s]   mean    (X+Y) =         0.00 um
[04/18 15:00:11   190s] Total instances moved : 0
[04/18 15:00:11   190s] Summary Report:
[04/18 15:00:11   190s] Instances move: 0 (out of 3723 movable)
[04/18 15:00:11   190s] Mean displacement: 0.00 um
[04/18 15:00:11   190s] Max displacement: 0.00 um 
[04/18 15:00:11   190s] Total net length = 1.936e+05 (9.046e+04 1.032e+05) (ext = 2.501e+04)
[04/18 15:00:11   190s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2502.9MB
[04/18 15:00:11   190s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2502.9MB) @(0:03:10 - 0:03:10).
[04/18 15:00:11   190s] *** Finished refinePlace (0:03:10 mem=2502.9M) ***
[04/18 15:00:12   190s] *** maximum move = 0.00 um ***
[04/18 15:00:12   190s] *** Finished re-routing un-routed nets (2510.9M) ***
[04/18 15:00:12   190s] 
[04/18 15:00:12   190s] *** Finish Physical Update (cpu=0:00:00.5 real=0:00:01.0 mem=2510.9M) ***
[04/18 15:00:12   191s] *** Finished Area Reclaim Optimization (cpu=0:00:22, real=0:00:10, mem=1795.09M, totSessionCpu=0:03:10).
[04/18 15:00:12   191s] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[04/18 15:00:12   191s] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[04/18 15:00:12   191s] [PSP] Started earlyGlobalRoute kernel
[04/18 15:00:12   191s] [PSP] Initial Peak syMemory usage = 1795.1 MB
[04/18 15:00:12   191s] (I)       Reading DB...
[04/18 15:00:12   191s] (I)       congestionReportName   : 
[04/18 15:00:12   191s] [NR-eagl] buildTerm2TermWires    : 1
[04/18 15:00:12   191s] [NR-eagl] doTrackAssignment      : 1
[04/18 15:00:12   191s] (I)       dumpBookshelfFiles     : 0
[04/18 15:00:12   191s] [NR-eagl] numThreads             : 1
[04/18 15:00:12   191s] [NR-eagl] honorMsvRouteConstraint: false
[04/18 15:00:12   191s] (I)       honorPin               : false
[04/18 15:00:12   191s] (I)       honorPinGuide          : true
[04/18 15:00:12   191s] (I)       honorPartition         : false
[04/18 15:00:12   191s] (I)       allowPartitionCrossover: false
[04/18 15:00:12   191s] (I)       honorSingleEntry       : true
[04/18 15:00:12   191s] (I)       honorSingleEntryStrong : true
[04/18 15:00:12   191s] (I)       handleViaSpacingRule   : false
[04/18 15:00:12   191s] (I)       PDConstraint           : none
[04/18 15:00:12   191s] [NR-eagl] honorClockSpecNDR      : 0
[04/18 15:00:12   191s] (I)       routingEffortLevel     : 3
[04/18 15:00:12   191s] [NR-eagl] minRouteLayer          : 2
[04/18 15:00:12   191s] [NR-eagl] maxRouteLayer          : 2147483647
[04/18 15:00:12   191s] (I)       numRowsPerGCell        : 1
[04/18 15:00:12   191s] (I)       speedUpLargeDesign     : 0
[04/18 15:00:12   191s] (I)       speedUpBlkViolationClean: 0
[04/18 15:00:12   191s] (I)       autoGCellMerging       : 1
[04/18 15:00:12   191s] (I)       multiThreadingTA       : 0
[04/18 15:00:12   191s] (I)       punchThroughDistance   : -1
[04/18 15:00:12   191s] (I)       blockedPinEscape       : 0
[04/18 15:00:12   191s] (I)       blkAwareLayerSwitching : 0
[04/18 15:00:12   191s] (I)       betterClockWireModeling: 0
[04/18 15:00:12   191s] (I)       scenicBound            : 1.15
[04/18 15:00:12   191s] (I)       maxScenicToAvoidBlk    : 100.00
[04/18 15:00:12   191s] (I)       source-to-sink ratio   : 0.00
[04/18 15:00:12   191s] (I)       targetCongestionRatio  : 1.00
[04/18 15:00:12   191s] (I)       layerCongestionRatio   : 0.70
[04/18 15:00:12   191s] (I)       m1CongestionRatio      : 0.10
[04/18 15:00:12   191s] (I)       m2m3CongestionRatio    : 0.70
[04/18 15:00:12   191s] (I)       pinAccessEffort        : 0.10
[04/18 15:00:12   191s] (I)       localRouteEffort       : 1.00
[04/18 15:00:12   191s] (I)       numSitesBlockedByOneVia: 8.00
[04/18 15:00:12   191s] (I)       supplyScaleFactorH     : 1.00
[04/18 15:00:12   191s] (I)       supplyScaleFactorV     : 1.00
[04/18 15:00:12   191s] (I)       highlight3DOverflowFactor: 0.00
[04/18 15:00:12   191s] (I)       skipTrackCommand             : 
[04/18 15:00:12   191s] (I)       readTROption           : true
[04/18 15:00:12   191s] (I)       extraSpacingBothSide   : false
[04/18 15:00:12   191s] [NR-eagl] numTracksPerClockWire  : 0
[04/18 15:00:12   191s] (I)       routeSelectedNetsOnly  : false
[04/18 15:00:12   191s] (I)       before initializing RouteDB syMemory usage = 1795.1 MB
[04/18 15:00:12   191s] (I)       starting read tracks
[04/18 15:00:12   191s] (I)       build grid graph
[04/18 15:00:12   191s] (I)       build grid graph start
[04/18 15:00:12   191s] (I)       build grid graph end
[04/18 15:00:12   191s] [NR-eagl] Layer1 has no routable track
[04/18 15:00:12   191s] [NR-eagl] Layer2 has single uniform track structure
[04/18 15:00:12   191s] [NR-eagl] Layer3 has single uniform track structure
[04/18 15:00:12   191s] [NR-eagl] Layer4 has single uniform track structure
[04/18 15:00:12   191s] [NR-eagl] Layer5 has single uniform track structure
[04/18 15:00:12   191s] [NR-eagl] Layer6 has single uniform track structure
[04/18 15:00:12   191s] (I)       Layer1   numNetMinLayer=3753
[04/18 15:00:12   191s] (I)       Layer2   numNetMinLayer=0
[04/18 15:00:12   191s] (I)       Layer3   numNetMinLayer=0
[04/18 15:00:12   191s] (I)       Layer4   numNetMinLayer=0
[04/18 15:00:12   191s] (I)       Layer5   numNetMinLayer=0
[04/18 15:00:12   191s] (I)       Layer6   numNetMinLayer=0
[04/18 15:00:12   191s] [NR-eagl] numViaLayers=5
[04/18 15:00:12   191s] (I)       end build via table
[04/18 15:00:12   191s] [NR-eagl] numRoutingBlks=0 numInstBlks=5600 numPGBlocks=579 numBumpBlks=0 numBoundaryFakeBlks=0
[04/18 15:00:12   191s] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[04/18 15:00:12   191s] (I)       num ignored nets =0
[04/18 15:00:12   191s] (I)       readDataFromPlaceDB
[04/18 15:00:12   191s] (I)       Read net information..
[04/18 15:00:12   191s] [NR-eagl] Read numTotalNets=3753  numIgnoredNets=0
[04/18 15:00:12   191s] (I)       Read testcase time = 0.000 seconds
[04/18 15:00:12   191s] 
[04/18 15:00:12   191s] (I)       totalGlobalPin=12039, totalPins=12210
[04/18 15:00:12   191s] (I)       Model blockage into capacity
[04/18 15:00:12   191s] (I)       Read numBlocks=8641  numPreroutedWires=0  numCapScreens=0
[04/18 15:00:12   191s] (I)       blocked area on Layer1 : 0  (0.00%)
[04/18 15:00:12   191s] (I)       blocked area on Layer2 : 1191922749550  (74.98%)
[04/18 15:00:12   191s] (I)       blocked area on Layer3 : 1217704051700  (76.60%)
[04/18 15:00:12   191s] (I)       blocked area on Layer4 : 1198112482500  (75.37%)
[04/18 15:00:12   191s] (I)       blocked area on Layer5 : 1200445712100  (75.52%)
[04/18 15:00:12   191s] (I)       blocked area on Layer6 : 1231506249700  (77.47%)
[04/18 15:00:12   191s] (I)       Modeling time = 0.040 seconds
[04/18 15:00:12   191s] 
[04/18 15:00:12   191s] [NR-eagl] There are 37 clock nets ( 0 with NDR ).
[04/18 15:00:12   191s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1795.1 MB
[04/18 15:00:12   191s] (I)       Layer1  viaCost=200.00
[04/18 15:00:12   191s] (I)       Layer2  viaCost=100.00
[04/18 15:00:12   191s] (I)       Layer3  viaCost=100.00
[04/18 15:00:12   191s] (I)       Layer4  viaCost=100.00
[04/18 15:00:12   191s] (I)       Layer5  viaCost=200.00
[04/18 15:00:12   191s] (I)       ---------------------Grid Graph Info--------------------
[04/18 15:00:12   191s] (I)       routing area        :  (0, 0) - (1354000, 1174000)
[04/18 15:00:12   191s] (I)       core area           :  (260190, 260470) - (1093850, 909510)
[04/18 15:00:12   191s] (I)       Site Width          :   630  (dbu)
[04/18 15:00:12   191s] (I)       Row Height          :  4880  (dbu)
[04/18 15:00:12   191s] (I)       GCell Width         :  4880  (dbu)
[04/18 15:00:12   191s] (I)       GCell Height        :  4880  (dbu)
[04/18 15:00:12   191s] (I)       grid                :   278   241     6
[04/18 15:00:12   191s] (I)       vertical capacity   :     0  4880     0  4880     0  4880
[04/18 15:00:12   191s] (I)       horizontal capacity :     0     0  4880     0  4880     0
[04/18 15:00:12   191s] (I)       Default wire width  :   230   280   280   280   280   440
[04/18 15:00:12   191s] (I)       Default wire space  :   230   280   280   280   280   460
[04/18 15:00:12   191s] (I)       Default pitch size  :   460   630   610   630   610  1260
[04/18 15:00:12   191s] (I)       First Track Coord   :     0   315   610   315   610   945
[04/18 15:00:12   191s] (I)       Num tracks per GCell:  0.00  7.75  8.00  7.75  8.00  3.87
[04/18 15:00:12   191s] (I)       Total num of tracks :     0  2149  1924  2149  1924  1074
[04/18 15:00:12   191s] (I)       Num of masks        :     1     1     1     1     1     1
[04/18 15:00:12   191s] (I)       --------------------------------------------------------
[04/18 15:00:12   191s] 
[04/18 15:00:12   191s] (I)       After initializing earlyGlobalRoute syMemory usage = 1797.8 MB
[04/18 15:00:12   191s] (I)       Loading and dumping file time : 0.10 seconds
[04/18 15:00:12   191s] (I)       ============= Initialization =============
[04/18 15:00:12   191s] [NR-eagl] EstWL : 44003
[04/18 15:00:12   191s] 
[04/18 15:00:12   191s] (I)       total 2D Cap : 837307 = (379966 H, 457341 V)
[04/18 15:00:12   191s] (I)       botLay=Layer1  topLay=Layer6  numSeg=8337
[04/18 15:00:12   191s] (I)       ============  Phase 1a Route ============
[04/18 15:00:12   191s] (I)       Phase 1a runs 0.01 seconds
[04/18 15:00:12   191s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=12
[04/18 15:00:12   191s] [NR-eagl] Usage: 44006 = (20682 H, 23324 V) = (5.44% H, 6.14% V) = (1.009e+05um H, 1.138e+05um V)
[04/18 15:00:12   191s] [NR-eagl] 
[04/18 15:00:12   191s] (I)       ============  Phase 1b Route ============
[04/18 15:00:12   191s] (I)       Phase 1b runs 0.01 seconds
[04/18 15:00:12   191s] [NR-eagl] Usage: 44007 = (20682 H, 23325 V) = (5.44% H, 6.14% V) = (1.009e+05um H, 1.138e+05um V)
[04/18 15:00:12   191s] [NR-eagl] 
[04/18 15:00:12   191s] (I)       ============  Phase 1c Route ============
[04/18 15:00:12   191s] [NR-eagl] earlyGlobalRoute overflow: 0.01% H + 0.04% V
[04/18 15:00:12   191s] 
[04/18 15:00:12   191s] (I)       Level2 Grid: 56 x 49
[04/18 15:00:12   191s] (I)       Phase 1c runs 0.01 seconds
[04/18 15:00:12   191s] [NR-eagl] Usage: 44006 = (20682 H, 23324 V) = (5.44% H, 6.14% V) = (1.009e+05um H, 1.138e+05um V)
[04/18 15:00:12   191s] [NR-eagl] 
[04/18 15:00:12   191s] (I)       ============  Phase 1d Route ============
[04/18 15:00:12   191s] (I)       Phase 1d runs 0.00 seconds
[04/18 15:00:12   191s] [NR-eagl] Usage: 44006 = (20682 H, 23324 V) = (5.44% H, 6.14% V) = (1.009e+05um H, 1.138e+05um V)
[04/18 15:00:12   191s] [NR-eagl] 
[04/18 15:00:12   191s] (I)       ============  Phase 1e Route ============
[04/18 15:00:12   191s] (I)       Phase 1e runs 0.00 seconds
[04/18 15:00:12   191s] [NR-eagl] Usage: 44006 = (20682 H, 23324 V) = (5.44% H, 6.14% V) = (1.009e+05um H, 1.138e+05um V)
[04/18 15:00:12   191s] [NR-eagl] 
[04/18 15:00:12   191s] (I)       [04/18 15:00:12   191s] [NR-eagl] earlyGlobalRoute overflow: 0.01% H + 0.04% V
[04/18 15:00:12   191s] 
============  Phase 1l Route ============
[04/18 15:00:12   191s] (I)       dpBasedLA: time=0.01  totalOF=209508  totalVia=24564  totalWL=44005  total(Via+WL)=68569 
[04/18 15:00:12   191s] (I)       Total Global Routing Runtime: 0.09 seconds
[04/18 15:00:12   191s] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.03% V
[04/18 15:00:12   191s] [NR-eagl] Overflow after earlyGlobalRoute 0.02% H + 0.05% V
[04/18 15:00:12   191s] 
[04/18 15:00:12   191s] (I)       ============= track Assignment ============
[04/18 15:00:12   191s] (I)       extract Global 3D Wires
[04/18 15:00:12   191s] (I)       Extract Global WL : time=0.00
[04/18 15:00:12   191s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[04/18 15:00:12   191s] (I)       track assignment initialization runtime=13972 millisecond
[04/18 15:00:12   191s] (I)       #threads=1 for track assignment
[04/18 15:00:12   191s] (I)       track assignment kernel runtime=74499 millisecond
[04/18 15:00:12   191s] (I)       End Greedy Track Assignment
[04/18 15:00:12   191s] [NR-eagl] Layer1(MET1)(F) length: 0.000000e+00um, number of vias: 12168
[04/18 15:00:12   191s] [NR-eagl] Layer2(MET2)(V) length: 7.570752e+04um, number of vias: 16761
[04/18 15:00:12   191s] [NR-eagl] Layer3(MET3)(H) length: 8.483795e+04um, number of vias: 1797
[04/18 15:00:12   191s] [NR-eagl] Layer4(MET4)(V) length: 3.934368e+04um, number of vias: 595
[04/18 15:00:12   191s] [NR-eagl] Layer5(MET5)(H) length: 1.774715e+04um, number of vias: 46
[04/18 15:00:12   191s] [NR-eagl] Layer6(METTP)(V) length: 1.739830e+03um, number of vias: 0
[04/18 15:00:12   191s] [NR-eagl] Total length: 2.193761e+05um, number of vias: 31367
[04/18 15:00:12   191s] [NR-eagl] End Peak syMemory usage = 1718.7 MB
[04/18 15:00:12   191s] [NR-eagl] Early Global Router Kernel+IO runtime : 0.39 seconds
[04/18 15:00:12   191s] Extraction called for design 'NextZ80' of instances=3775 and nets=3772 using extraction engine 'preRoute' .
[04/18 15:00:12   191s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/18 15:00:12   191s] Type 'man IMPEXT-3530' for more detail.
[04/18 15:00:12   191s] PreRoute RC Extraction called for design NextZ80.
[04/18 15:00:12   191s] RC Extraction called in multi-corner(1) mode.
[04/18 15:00:12   191s] RCMode: PreRoute
[04/18 15:00:12   191s]       RC Corner Indexes            0   
[04/18 15:00:12   191s] Capacitance Scaling Factor   : 1.00000 
[04/18 15:00:12   191s] Resistance Scaling Factor    : 1.00000 
[04/18 15:00:12   191s] Clock Cap. Scaling Factor    : 1.00000 
[04/18 15:00:12   191s] Clock Res. Scaling Factor    : 1.00000 
[04/18 15:00:12   191s] Shrink Factor                : 1.00000
[04/18 15:00:12   191s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/18 15:00:12   191s] Using capacitance table file ...
[04/18 15:00:12   191s] Updating RC grid for preRoute extraction ...
[04/18 15:00:12   191s] Initializing multi-corner capacitance tables ... 
[04/18 15:00:12   191s] Initializing multi-corner resistance tables ...
[04/18 15:00:12   191s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1718.719M)
[04/18 15:00:13   191s] Compute RC Scale Done ...
[04/18 15:00:13   191s] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[04/18 15:00:13   191s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/18 15:00:13   191s] 
[04/18 15:00:13   191s] ** np local hotspot detection info verbose **
[04/18 15:00:13   191s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[04/18 15:00:13   191s] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[04/18 15:00:13   191s] level 2: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 72.00 (area is in unit of 4 std-cell row bins)
[04/18 15:00:13   191s] 
[04/18 15:00:13   191s] Adjusting target slack by 0.1 ns for power optimization
[04/18 15:00:13   191s] #################################################################################
[04/18 15:00:13   191s] # Design Stage: PreRoute
[04/18 15:00:13   191s] # Design Name: NextZ80
[04/18 15:00:13   191s] # Design Mode: 90nm
[04/18 15:00:13   191s] # Analysis Mode: MMMC Non-OCV 
[04/18 15:00:13   191s] # Parasitics Mode: No SPEF/RCDB
[04/18 15:00:13   192s] # Signoff Settings: SI Off 
[04/18 15:00:13   192s] #################################################################################
[04/18 15:00:13   192s] Calculate delays in Single mode...
[04/18 15:00:13   192s] Topological Sorting (CPU = 0:00:00.0, MEM = 1784.0M, InitMEM = 1784.0M)
[04/18 15:00:13   193s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/18 15:00:13   193s] End delay calculation. (MEM=2234.6 CPU=0:00:01.3 REAL=0:00:00.0)
[04/18 15:00:13   193s] *** CDM Built up (cpu=0:00:02.0  real=0:00:00.0  mem= 2234.6M) ***
[04/18 15:00:14   195s] 
[04/18 15:00:14   195s] ------------------------------------------------------------
[04/18 15:00:14   195s]         Before Power Reclaim                             
[04/18 15:00:14   195s] ------------------------------------------------------------
[04/18 15:00:14   195s] 
[04/18 15:00:14   195s] Setup views included:
[04/18 15:00:14   195s]  default_emulate_view 
[04/18 15:00:14   195s] 
[04/18 15:00:14   195s] +--------------------+---------+---------+---------+---------+
[04/18 15:00:14   195s] |     Setup mode     |   all   | reg2reg |reg2cgate| default |
[04/18 15:00:14   195s] +--------------------+---------+---------+---------+---------+
[04/18 15:00:14   195s] |           WNS (ns):| -0.023  | -0.023  |  0.079  |  2.153  |
[04/18 15:00:14   195s] |           TNS (ns):| -0.078  | -0.078  |  0.000  |  0.000  |
[04/18 15:00:14   195s] |    Violating Paths:|    4    |    4    |    0    |    0    |
[04/18 15:00:14   195s] |          All Paths:|   403   |   356   |   36    |   270   |
[04/18 15:00:14   195s] +--------------------+---------+---------+---------+---------+
[04/18 15:00:14   195s] 
[04/18 15:00:14   195s] +----------------+-------------------------------+------------------+
[04/18 15:00:14   195s] |                |              Real             |       Total      |
[04/18 15:00:14   195s] |    DRVs        +------------------+------------+------------------|
[04/18 15:00:14   195s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[04/18 15:00:14   195s] +----------------+------------------+------------+------------------+
[04/18 15:00:14   195s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[04/18 15:00:14   195s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[04/18 15:00:14   195s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[04/18 15:00:14   195s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[04/18 15:00:14   195s] +----------------+------------------+------------+------------------+
[04/18 15:00:14   195s] 
[04/18 15:00:14   195s] Density: 11.846%
[04/18 15:00:14   195s] ------------------------------------------------------------
[04/18 15:00:14   195s] *Info: RC_CG_HIER_INST1 ports set dont-touch
[04/18 15:00:14   195s] *Info: RC_CG_HIER_INST2 ports set dont-touch
[04/18 15:00:14   195s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST11 ports set dont-touch
[04/18 15:00:14   195s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST12 ports set dont-touch
[04/18 15:00:14   195s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST13 ports set dont-touch
[04/18 15:00:14   195s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST14 ports set dont-touch
[04/18 15:00:14   195s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST15 ports set dont-touch
[04/18 15:00:14   195s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST17 ports set dont-touch
[04/18 15:00:14   195s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST18 ports set dont-touch
[04/18 15:00:14   195s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST19 ports set dont-touch
[04/18 15:00:14   195s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST20 ports set dont-touch
[04/18 15:00:14   195s] *Info: RC_CG_HIER_INST3 ports set dont-touch
[04/18 15:00:14   195s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST22 ports set dont-touch
[04/18 15:00:14   195s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST23 ports set dont-touch
[04/18 15:00:14   195s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST24 ports set dont-touch
[04/18 15:00:14   195s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST26 ports set dont-touch
[04/18 15:00:14   195s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST27 ports set dont-touch
[04/18 15:00:14   195s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST28 ports set dont-touch
[04/18 15:00:14   195s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST29 ports set dont-touch
[04/18 15:00:14   195s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST30 ports set dont-touch
[04/18 15:00:14   195s] *Info: RC_CG_HIER_INST4 ports set dont-touch
[04/18 15:00:14   195s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST31 ports set dont-touch
[04/18 15:00:14   195s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST33 ports set dont-touch
[04/18 15:00:14   195s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST34 ports set dont-touch
[04/18 15:00:14   195s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST35 ports set dont-touch
[04/18 15:00:14   195s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST36 ports set dont-touch
[04/18 15:00:14   195s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST38 ports set dont-touch
[04/18 15:00:14   195s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST39 ports set dont-touch
[04/18 15:00:14   195s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST40 ports set dont-touch
[04/18 15:00:14   195s] *Info: CPU_REGS_RC_CG_HIER_INST5 ports set dont-touch
[04/18 15:00:14   195s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST42 ports set dont-touch
[04/18 15:00:14   195s] *Info: CPU_REGS_RC_CG_HIER_INST6 ports set dont-touch
[04/18 15:00:14   195s] *Info: CPU_REGS_RC_CG_HIER_INST7 ports set dont-touch
[04/18 15:00:14   195s] *Info: CPU_REGS_RC_CG_HIER_INST8 ports set dont-touch
[04/18 15:00:14   195s] *Info: CPU_REGS_RC_CG_HIER_INST9 ports set dont-touch
[04/18 15:00:14   195s] *Info: CPU_REGS_RC_CG_HIER_INST10 ports set dont-touch
[04/18 15:00:14   195s] Info: 37 clock nets excluded from IPO operation.
[04/18 15:00:14   195s] 
[04/18 15:00:14   195s] Power Net Detected:
[04/18 15:00:14   195s]     Voltage	    Name
[04/18 15:00:14   195s]     0.00V	    gnd!
[04/18 15:00:14   195s]     0.00V	    gnd
[04/18 15:00:14   195s]     0.00V	    GND
[04/18 15:00:14   195s]     0.00V	    VSS
[04/18 15:00:14   195s]     0.00V	    vdd!
[04/18 15:00:14   195s]     1.80V	    vdd
[04/18 15:00:14   195s]     0.00V	    VDD
[04/18 15:00:14   195s] 
[04/18 15:00:14   195s] Begin Power Analysis
[04/18 15:00:14   195s] 
[04/18 15:00:14   195s]     0.00V	    gnd!
[04/18 15:00:14   195s]     0.00V	    gnd
[04/18 15:00:14   195s]     0.00V	    GND
[04/18 15:00:14   195s]     0.00V	    VSS
[04/18 15:00:14   195s]     0.00V	    vdd!
[04/18 15:00:14   195s]     1.80V	    vdd
[04/18 15:00:14   195s]     0.00V	    VDD
[04/18 15:00:14   195s] 
[04/18 15:00:14   195s] Begin Processing Timing Library for Power Calculation
[04/18 15:00:14   195s] 
[04/18 15:00:14   195s] Begin Processing Timing Library for Power Calculation
[04/18 15:00:14   195s] 
[04/18 15:00:14   195s] 
[04/18 15:00:14   195s] 
[04/18 15:00:14   195s] Begin Processing Power Net/Grid for Power Calculation
[04/18 15:00:14   195s] 
[04/18 15:00:14   195s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1207.66MB/1207.66MB)
[04/18 15:00:14   195s] 
[04/18 15:00:14   195s] Begin Processing Timing Window Data for Power Calculation
[04/18 15:00:14   195s] 
[04/18 15:00:14   195s] CLK(192.308MHz) CK: assigning clock CLK to net CLK
[04/18 15:00:14   195s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1207.76MB/1207.76MB)
[04/18 15:00:14   195s] 
[04/18 15:00:14   195s] Begin Processing User Attributes
[04/18 15:00:14   195s] 
[04/18 15:00:14   195s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1207.80MB/1207.80MB)
[04/18 15:00:14   195s] 
[04/18 15:00:14   195s] Begin Processing Signal Activity
[04/18 15:00:14   195s] 
[04/18 15:00:14   195s] 
[04/18 15:00:14   195s] Starting Levelizing
[04/18 15:00:14   195s] 2022-Apr-18 15:00:14 (2022-Apr-18 18:00:14 GMT)
[04/18 15:00:14   195s] 2022-Apr-18 15:00:14 (2022-Apr-18 18:00:14 GMT): 10%
[04/18 15:00:14   195s] 2022-Apr-18 15:00:14 (2022-Apr-18 18:00:14 GMT): 20%
[04/18 15:00:14   195s] 2022-Apr-18 15:00:14 (2022-Apr-18 18:00:14 GMT): 30%
[04/18 15:00:14   195s] 2022-Apr-18 15:00:14 (2022-Apr-18 18:00:14 GMT): 40%
[04/18 15:00:14   195s] 2022-Apr-18 15:00:14 (2022-Apr-18 18:00:14 GMT): 50%
[04/18 15:00:14   195s] 2022-Apr-18 15:00:14 (2022-Apr-18 18:00:14 GMT): 60%
[04/18 15:00:14   195s] 2022-Apr-18 15:00:14 (2022-Apr-18 18:00:14 GMT): 70%
[04/18 15:00:14   195s] 2022-Apr-18 15:00:14 (2022-Apr-18 18:00:14 GMT): 80%
[04/18 15:00:14   195s] 2022-Apr-18 15:00:14 (2022-Apr-18 18:00:14 GMT): 90%
[04/18 15:00:14   195s] 
[04/18 15:00:14   195s] Finished Levelizing
[04/18 15:00:14   195s] 2022-Apr-18 15:00:14 (2022-Apr-18 18:00:14 GMT)
[04/18 15:00:14   195s] 
[04/18 15:00:14   195s] Starting Activity Propagation
[04/18 15:00:14   195s] 2022-Apr-18 15:00:14 (2022-Apr-18 18:00:14 GMT)
[04/18 15:00:14   195s] ** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
[04/18 15:00:14   195s] Use 'set_default_switching_activity -input_activity' command to change the default activity value.
[04/18 15:00:14   195s] 
[04/18 15:00:14   195s] 2022-Apr-18 15:00:14 (2022-Apr-18 18:00:14 GMT): 10%
[04/18 15:00:14   195s] 2022-Apr-18 15:00:14 (2022-Apr-18 18:00:14 GMT): 20%
[04/18 15:00:14   195s] 2022-Apr-18 15:00:14 (2022-Apr-18 18:00:14 GMT): 30%
[04/18 15:00:14   195s] 
[04/18 15:00:14   195s] Finished Activity Propagation
[04/18 15:00:14   195s] 2022-Apr-18 15:00:14 (2022-Apr-18 18:00:14 GMT)
[04/18 15:00:14   195s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1208.01MB/1208.01MB)
[04/18 15:00:14   195s] 
[04/18 15:00:14   195s] Begin Power Computation
[04/18 15:00:14   195s] 
[04/18 15:00:14   195s]       ----------------------------------------------------------
[04/18 15:00:14   195s]       # of cell(s) missing both power/leakage table: 0
[04/18 15:00:14   195s]       # of cell(s) missing power table: 0
[04/18 15:00:14   195s]       # of cell(s) missing leakage table: 0
[04/18 15:00:14   195s]       # of MSMV cell(s) missing power_level: 0
[04/18 15:00:14   195s]       ----------------------------------------------------------
[04/18 15:00:14   195s] 
[04/18 15:00:14   195s] 
[04/18 15:00:14   195s] 
[04/18 15:00:14   195s] Starting Calculating power
[04/18 15:00:14   195s] 2022-Apr-18 15:00:14 (2022-Apr-18 18:00:14 GMT)
[04/18 15:00:14   195s] 2022-Apr-18 15:00:14 (2022-Apr-18 18:00:14 GMT): 10%
[04/18 15:00:14   195s] 2022-Apr-18 15:00:14 (2022-Apr-18 18:00:14 GMT): 20%
[04/18 15:00:14   195s] 2022-Apr-18 15:00:14 (2022-Apr-18 18:00:14 GMT): 30%
[04/18 15:00:14   195s] 2022-Apr-18 15:00:14 (2022-Apr-18 18:00:14 GMT): 40%
[04/18 15:00:14   195s] 2022-Apr-18 15:00:14 (2022-Apr-18 18:00:14 GMT): 50%
[04/18 15:00:14   195s] 2022-Apr-18 15:00:14 (2022-Apr-18 18:00:14 GMT): 60%
[04/18 15:00:14   195s] 2022-Apr-18 15:00:14 (2022-Apr-18 18:00:14 GMT): 70%
[04/18 15:00:14   195s] 2022-Apr-18 15:00:14 (2022-Apr-18 18:00:14 GMT): 80%
[04/18 15:00:14   195s] 2022-Apr-18 15:00:14 (2022-Apr-18 18:00:14 GMT): 90%
[04/18 15:00:14   195s] 
[04/18 15:00:14   195s] Finished Calculating power
[04/18 15:00:14   195s] 2022-Apr-18 15:00:14 (2022-Apr-18 18:00:14 GMT)
[04/18 15:00:14   195s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1222.40MB/1222.40MB)
[04/18 15:00:14   195s] 
[04/18 15:00:14   195s] Begin Processing User Attributes
[04/18 15:00:14   195s] 
[04/18 15:00:14   195s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1222.40MB/1222.40MB)
[04/18 15:00:14   195s] 
[04/18 15:00:14   195s] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=1222.43MB/1222.43MB)
[04/18 15:00:14   195s] 
[04/18 15:00:14   195s] Begin Static Power Report Generation
[04/18 15:00:14   195s] *----------------------------------------------------------------------------------------
[04/18 15:00:14   195s] *	Innovus 15.20-p005_1 (64bit) 11/11/2015 11:16 (Linux 2.6.18-194.el5)
[04/18 15:00:14   195s] *	
[04/18 15:00:14   195s] *
[04/18 15:00:14   195s] * 	Date & Time:	2022-Apr-18 15:00:14 (2022-Apr-18 18:00:14 GMT)
[04/18 15:00:14   195s] *
[04/18 15:00:14   195s] *----------------------------------------------------------------------------------------
[04/18 15:00:14   195s] *
[04/18 15:00:14   195s] *	Design: NextZ80
[04/18 15:00:14   195s] *
[04/18 15:00:14   195s] *	Liberty Libraries used:
[04/18 15:00:14   195s] *	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOSST/D_CELLS_MOSST_typ_1_80V_25C.lib
[04/18 15:00:14   195s] *	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOS5ST/IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C.lib
[04/18 15:00:14   195s] *
[04/18 15:00:14   195s] *	Power Domain used:
[04/18 15:00:14   195s] *		Rail:        vdd 	Voltage:        1.8
[04/18 15:00:14   195s] *
[04/18 15:00:14   195s] *       Power View : default_emulate_view
[04/18 15:00:14   195s] *
[04/18 15:00:14   195s] *       User-Defined Activity : N.A.
[04/18 15:00:14   195s] *
[04/18 15:00:14   195s] *       Activity File: N.A.
[04/18 15:00:14   195s] *
[04/18 15:00:14   195s] *       Hierarchical Global Activity: N.A.
[04/18 15:00:14   195s] *
[04/18 15:00:14   195s] *       Global Activity: N.A.
[04/18 15:00:14   195s] *
[04/18 15:00:14   195s] *       Sequential Element Activity: 0.200000
[04/18 15:00:14   195s] *
[04/18 15:00:14   195s] *       Primary Input Activity: 0.200000
[04/18 15:00:14   195s] *
[04/18 15:00:14   195s] *       Default icg ratio: N.A.
[04/18 15:00:14   195s] *
[04/18 15:00:14   195s] *       Global Comb ClockGate Ratio: N.A.
[04/18 15:00:14   195s] *
[04/18 15:00:14   195s] *	Power Units = 1mW
[04/18 15:00:14   195s] *
[04/18 15:00:14   195s] *	Time Units = 1e-09 secs
[04/18 15:00:14   195s] *
[04/18 15:00:14   195s] *       report_power -leakage
[04/18 15:00:14   195s] *
[04/18 15:00:14   195s] -----------------------------------------------------------------------------------------
[04/18 15:00:14   195s] 
[04/18 15:00:14   195s] 
[04/18 15:00:14   195s] Total Power
[04/18 15:00:14   195s] -----------------------------------------------------------------------------------------
[04/18 15:00:14   195s] Total Leakage Power:         0.00015915
[04/18 15:00:14   195s] -----------------------------------------------------------------------------------------
[04/18 15:00:14   195s] 
[04/18 15:00:14   195s] 
[04/18 15:00:14   195s] Group                           Leakage       Percentage 
[04/18 15:00:14   195s]                                 Power         (%)        
[04/18 15:00:14   195s] -----------------------------------------------------------------------------------------
[04/18 15:00:14   195s] Sequential                     4.893e-05       30.55
[04/18 15:00:14   195s] Macro                          2.005e-06       1.252
[04/18 15:00:14   195s] IO                                     0           0
[04/18 15:00:14   195s] Combinational                  0.0001072       66.93
[04/18 15:00:14   195s] Clock (Combinational)          1.022e-06       0.638
[04/18 15:00:14   195s] Clock (Sequential)                     0           0
[04/18 15:00:14   195s] -----------------------------------------------------------------------------------------
[04/18 15:00:14   195s] Total                          0.0001592         100
[04/18 15:00:14   195s] -----------------------------------------------------------------------------------------
[04/18 15:00:14   195s] 
[04/18 15:00:14   195s] 
[04/18 15:00:14   195s] Rail                  Voltage   Leakage       Percentage 
[04/18 15:00:14   195s]                                 Power         (%)        
[04/18 15:00:14   195s] -----------------------------------------------------------------------------------------
[04/18 15:00:14   195s] vdd                       1.8  2.005e-06        1.26
[04/18 15:00:14   195s] Default                   1.8  0.0001571       98.74
[04/18 15:00:14   195s] 
[04/18 15:00:14   195s] 
[04/18 15:00:14   195s] Clock                           Leakage       Percentage 
[04/18 15:00:14   195s]                                 Power         (%)        
[04/18 15:00:14   195s] -----------------------------------------------------------------------------------------
[04/18 15:00:14   195s] CLK                            1.022e-06      0.6421
[04/18 15:00:14   195s] -----------------------------------------------------------------------------------------
[04/18 15:00:14   195s] Total                          1.022e-06      0.6421
[04/18 15:00:14   195s] -----------------------------------------------------------------------------------------
[04/18 15:00:14   195s]  
[04/18 15:00:14   195s]  
[04/18 15:00:14   195s] -----------------------------------------------------------------------------------------
[04/18 15:00:14   195s] *	Power Distribution Summary: 
[04/18 15:00:14   195s] * 		Highest Average Power:                    g91576 (INX12): 	 3.391e-07
[04/18 15:00:14   195s] * 		Highest Leakage Power:                    g91576 (INX12): 	 3.391e-07
[04/18 15:00:14   195s] * 		Total Cap: 	7.37427e-11 F
[04/18 15:00:14   195s] * 		Total instances in design:  3775
[04/18 15:00:14   195s] * 		Total instances in design with no power:     0
[04/18 15:00:14   195s] *                Total instances in design with no activty:     0
[04/18 15:00:14   195s] 
[04/18 15:00:14   195s] * 		Total Fillers and Decap:    52
[04/18 15:00:14   195s] -----------------------------------------------------------------------------------------
[04/18 15:00:14   195s]  
[04/18 15:00:14   195s] Total leakage power = 0.000159155 mW
[04/18 15:00:14   195s] Cell usage statistics:  
[04/18 15:00:14   195s] Library IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C , 52 cells ( 1.377483%) , 2.00523e-06 mW ( 1.259922% ) 
[04/18 15:00:14   195s] Library D_CELLS_MOSST_typ_1_80V_25C , 3723 cells ( 98.622517%) , 0.00015715 mW ( 98.740078% ) 
[04/18 15:00:14   195s] Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
[04/18 15:00:14   195s] mem(process/total)=1222.66MB/1222.66MB)
[04/18 15:00:14   195s] 
[04/18 15:00:15   195s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[04/18 15:00:15   195s] UM:                                         -0.078            -0.023  report_power
[04/18 15:00:15   195s] Begin: Leakage Power Optimization
[04/18 15:00:15   195s] PhyDesignGrid: maxLocalDensity 0.98
[04/18 15:00:15   195s] #spOpts: mergeVia=F 
[04/18 15:00:15   196s] Reclaim Optimization WNS Slack -0.023  TNS Slack -0.078 Density 11.85
[04/18 15:00:15   196s] +----------+---------+--------+--------+------------+--------+
[04/18 15:00:15   196s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[04/18 15:00:15   196s] +----------+---------+--------+--------+------------+--------+
[04/18 15:00:15   196s] |    11.85%|        -|  -0.023|  -0.078|   0:00:00.0| 2502.9M|
[04/18 15:00:35   216s] |    11.85%|        0|  -0.023|  -0.078|   0:00:20.0| 2502.9M|
[04/18 15:00:35   216s] |    11.85%|        0|  -0.023|  -0.078|   0:00:00.0| 2502.9M|
[04/18 15:00:35   216s] +----------+---------+--------+--------+------------+--------+
[04/18 15:00:35   216s] Reclaim Optimization End WNS Slack -0.023  TNS Slack -0.078 Density 11.85
[04/18 15:00:35   216s] 
[04/18 15:00:35   216s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[04/18 15:00:35   216s] --------------------------------------------------------------
[04/18 15:00:35   216s] |                                   | Total     | Sequential |
[04/18 15:00:35   216s] --------------------------------------------------------------
[04/18 15:00:35   216s] | Num insts resized                 |       0  |       0    |
[04/18 15:00:35   216s] | Num insts undone                  |       0  |       0    |
[04/18 15:00:35   216s] | Num insts Downsized               |       0  |       0    |
[04/18 15:00:35   216s] | Num insts Samesized               |       0  |       0    |
[04/18 15:00:35   216s] | Num insts Upsized                 |       0  |       0    |
[04/18 15:00:35   216s] | Num multiple commits+uncommits    |       0  |       -    |
[04/18 15:00:35   216s] --------------------------------------------------------------
[04/18 15:00:35   216s] ** Finished Core Leakage Power Optimization (cpu = 0:00:20.6) (real = 0:00:20.0) **
[04/18 15:00:35   216s] *** Finished Leakage Power Optimization (cpu=0:00:21, real=0:00:20, mem=1802.31M, totSessionCpu=0:03:36).
[04/18 15:00:35   216s] Begin: GigaOpt postEco DRV Optimization
[04/18 15:00:35   216s] *Info: RC_CG_HIER_INST1 ports set dont-touch
[04/18 15:00:35   216s] *Info: RC_CG_HIER_INST2 ports set dont-touch
[04/18 15:00:35   216s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST11 ports set dont-touch
[04/18 15:00:35   216s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST12 ports set dont-touch
[04/18 15:00:35   216s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST13 ports set dont-touch
[04/18 15:00:35   216s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST14 ports set dont-touch
[04/18 15:00:35   216s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST15 ports set dont-touch
[04/18 15:00:35   216s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST17 ports set dont-touch
[04/18 15:00:35   216s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST18 ports set dont-touch
[04/18 15:00:35   216s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST19 ports set dont-touch
[04/18 15:00:35   216s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST20 ports set dont-touch
[04/18 15:00:35   216s] *Info: RC_CG_HIER_INST3 ports set dont-touch
[04/18 15:00:35   216s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST22 ports set dont-touch
[04/18 15:00:35   216s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST23 ports set dont-touch
[04/18 15:00:35   216s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST24 ports set dont-touch
[04/18 15:00:35   216s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST26 ports set dont-touch
[04/18 15:00:35   216s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST27 ports set dont-touch
[04/18 15:00:35   216s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST28 ports set dont-touch
[04/18 15:00:35   216s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST29 ports set dont-touch
[04/18 15:00:35   216s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST30 ports set dont-touch
[04/18 15:00:35   216s] *Info: RC_CG_HIER_INST4 ports set dont-touch
[04/18 15:00:35   216s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST31 ports set dont-touch
[04/18 15:00:35   216s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST33 ports set dont-touch
[04/18 15:00:35   216s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST34 ports set dont-touch
[04/18 15:00:35   216s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST35 ports set dont-touch
[04/18 15:00:35   216s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST36 ports set dont-touch
[04/18 15:00:35   216s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST38 ports set dont-touch
[04/18 15:00:35   216s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST39 ports set dont-touch
[04/18 15:00:35   216s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST40 ports set dont-touch
[04/18 15:00:35   216s] *Info: CPU_REGS_RC_CG_HIER_INST5 ports set dont-touch
[04/18 15:00:35   216s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST42 ports set dont-touch
[04/18 15:00:35   216s] *Info: CPU_REGS_RC_CG_HIER_INST6 ports set dont-touch
[04/18 15:00:35   216s] *Info: CPU_REGS_RC_CG_HIER_INST7 ports set dont-touch
[04/18 15:00:35   216s] *Info: CPU_REGS_RC_CG_HIER_INST8 ports set dont-touch
[04/18 15:00:35   216s] *Info: CPU_REGS_RC_CG_HIER_INST9 ports set dont-touch
[04/18 15:00:35   216s] *Info: CPU_REGS_RC_CG_HIER_INST10 ports set dont-touch
[04/18 15:00:35   216s] Info: 37 clock nets excluded from IPO operation.
[04/18 15:00:35   216s] PhyDesignGrid: maxLocalDensity 0.98
[04/18 15:00:35   216s] #spOpts: mergeVia=F 
[04/18 15:00:36   217s] DEBUG: @coeDRVCandCache::init.
[04/18 15:00:36   217s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/18 15:00:36   217s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[04/18 15:00:36   217s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/18 15:00:36   217s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[04/18 15:00:36   217s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/18 15:00:36   217s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[04/18 15:00:36   217s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[04/18 15:00:36   217s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/18 15:00:36   217s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.02 |          0|          0|          0|  11.85  |            |           |
[04/18 15:00:36   217s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[04/18 15:00:36   217s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[04/18 15:00:36   217s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/18 15:00:36   217s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.02 |          0|          0|          0|  11.85  |   0:00:00.0|    2518.1M|
[04/18 15:00:36   217s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/18 15:00:36   217s] 
[04/18 15:00:36   217s] *** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=2518.1M) ***
[04/18 15:00:36   217s] 
[04/18 15:00:36   217s] DEBUG: @coeDRVCandCache::cleanup.
[04/18 15:00:36   217s] End: GigaOpt postEco DRV Optimization
[04/18 15:00:36   217s] GigaOpt: WNS changes after routing: 0.001 -> -0.023 (bump = 0.024)
[04/18 15:00:36   217s] Begin: GigaOpt postEco optimization
[04/18 15:00:36   217s] *Info: RC_CG_HIER_INST1 ports set dont-touch
[04/18 15:00:36   217s] *Info: RC_CG_HIER_INST2 ports set dont-touch
[04/18 15:00:36   217s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST11 ports set dont-touch
[04/18 15:00:36   217s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST12 ports set dont-touch
[04/18 15:00:36   217s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST13 ports set dont-touch
[04/18 15:00:36   217s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST14 ports set dont-touch
[04/18 15:00:36   217s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST15 ports set dont-touch
[04/18 15:00:36   217s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST17 ports set dont-touch
[04/18 15:00:36   217s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST18 ports set dont-touch
[04/18 15:00:36   217s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST19 ports set dont-touch
[04/18 15:00:36   217s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST20 ports set dont-touch
[04/18 15:00:36   217s] *Info: RC_CG_HIER_INST3 ports set dont-touch
[04/18 15:00:36   217s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST22 ports set dont-touch
[04/18 15:00:36   217s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST23 ports set dont-touch
[04/18 15:00:36   217s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST24 ports set dont-touch
[04/18 15:00:36   217s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST26 ports set dont-touch
[04/18 15:00:36   217s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST27 ports set dont-touch
[04/18 15:00:36   217s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST28 ports set dont-touch
[04/18 15:00:36   217s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST29 ports set dont-touch
[04/18 15:00:36   217s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST30 ports set dont-touch
[04/18 15:00:36   217s] *Info: RC_CG_HIER_INST4 ports set dont-touch
[04/18 15:00:36   217s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST31 ports set dont-touch
[04/18 15:00:36   217s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST33 ports set dont-touch
[04/18 15:00:36   217s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST34 ports set dont-touch
[04/18 15:00:36   217s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST35 ports set dont-touch
[04/18 15:00:36   217s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST36 ports set dont-touch
[04/18 15:00:36   217s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST38 ports set dont-touch
[04/18 15:00:36   217s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST39 ports set dont-touch
[04/18 15:00:36   217s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST40 ports set dont-touch
[04/18 15:00:36   217s] *Info: CPU_REGS_RC_CG_HIER_INST5 ports set dont-touch
[04/18 15:00:36   217s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST42 ports set dont-touch
[04/18 15:00:36   217s] *Info: CPU_REGS_RC_CG_HIER_INST6 ports set dont-touch
[04/18 15:00:36   217s] *Info: CPU_REGS_RC_CG_HIER_INST7 ports set dont-touch
[04/18 15:00:36   217s] *Info: CPU_REGS_RC_CG_HIER_INST8 ports set dont-touch
[04/18 15:00:36   217s] *Info: CPU_REGS_RC_CG_HIER_INST9 ports set dont-touch
[04/18 15:00:36   217s] *Info: CPU_REGS_RC_CG_HIER_INST10 ports set dont-touch
[04/18 15:00:36   217s] Info: 37 clock nets excluded from IPO operation.
[04/18 15:00:36   217s] PhyDesignGrid: maxLocalDensity 1.00
[04/18 15:00:36   217s] #spOpts: mergeVia=F 
[04/18 15:00:40   221s] *info: 37 clock nets excluded
[04/18 15:00:40   221s] *info: 7 special nets excluded.
[04/18 15:00:40   221s] *info: 19 no-driver nets excluded.
[04/18 15:00:41   222s] ** GigaOpt Optimizer WNS Slack -0.023 TNS Slack -0.078 Density 11.85
[04/18 15:00:41   222s] Optimizer WNS Pass 0
[04/18 15:00:41   222s] Active Path Group: reg2cgate reg2reg  
[04/18 15:00:41   222s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+-----------------------------------------------+
[04/18 15:00:41   222s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |     Worst View     |Pathgroup|                   End Point                   |
[04/18 15:00:41   222s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+-----------------------------------------------+
[04/18 15:00:41   222s] |  -0.023|   -0.023|  -0.078|   -0.078|    11.85%|   0:00:00.0| 2529.2M|default_emulate_view|  reg2reg| CPU_REGS_flg_reg[2]/D                         |
[04/18 15:00:42   229s] |   0.000|    0.001|   0.000|    0.000|    11.90%|   0:00:01.0| 2563.0M|default_emulate_view|       NA| NA                                            |
[04/18 15:00:42   229s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+-----------------------------------------------+
[04/18 15:00:42   229s] 
[04/18 15:00:42   229s] *** Finish Core Optimize Step (cpu=0:00:06.7 real=0:00:01.0 mem=2563.0M) ***
[04/18 15:00:42   229s] 
[04/18 15:00:42   229s] *** Finished Optimize Step Cumulative (cpu=0:00:06.7 real=0:00:01.0 mem=2563.0M) ***
[04/18 15:00:42   229s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 11.90
[04/18 15:00:43   229s] *** Starting refinePlace (0:03:49 mem=2563.0M) ***
[04/18 15:00:43   229s] Total net length = 1.932e+05 (9.020e+04 1.030e+05) (ext = 2.501e+04)
[04/18 15:00:43   229s] Starting refinePlace ...
[04/18 15:00:43   229s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/18 15:00:43   229s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/18 15:00:43   229s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2563.0MB) @(0:03:49 - 0:03:49).
[04/18 15:00:43   229s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/18 15:00:43   229s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2563.0MB
[04/18 15:00:43   229s] Statistics of distance of Instance movement in refine placement:
[04/18 15:00:43   229s]   maximum (X+Y) =         0.00 um
[04/18 15:00:43   229s]   mean    (X+Y) =         0.00 um
[04/18 15:00:43   229s] Total instances moved : 0
[04/18 15:00:43   229s] Summary Report:
[04/18 15:00:43   229s] Instances move: 0 (out of 3729 movable)
[04/18 15:00:43   229s] Mean displacement: 0.00 um
[04/18 15:00:43   229s] Max displacement: 0.00 um 
[04/18 15:00:43   229s] Total net length = 1.932e+05 (9.020e+04 1.030e+05) (ext = 2.501e+04)
[04/18 15:00:43   229s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2563.0MB
[04/18 15:00:43   229s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2563.0MB) @(0:03:49 - 0:03:49).
[04/18 15:00:43   229s] *** Finished refinePlace (0:03:49 mem=2563.0M) ***
[04/18 15:00:43   229s] *** maximum move = 0.00 um ***
[04/18 15:00:43   229s] *** Finished re-routing un-routed nets (2571.0M) ***
[04/18 15:00:43   229s] 
[04/18 15:00:43   229s] *** Finish Physical Update (cpu=0:00:00.6 real=0:00:01.0 mem=2571.0M) ***
[04/18 15:00:43   229s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 11.90
[04/18 15:00:43   229s] 
[04/18 15:00:43   229s] *** Finish pre-CTS Setup Fixing (cpu=0:00:07.7 real=0:00:02.0 mem=2571.0M) ***
[04/18 15:00:43   229s] 
[04/18 15:00:43   229s] End: GigaOpt postEco optimization
[04/18 15:00:43   229s] **INFO: Flow update: Design timing is met.
[04/18 15:00:43   229s] **INFO: Flow update: Design timing is met.
[04/18 15:00:43   229s] *** Steiner Routed Nets: 0.532%; Threshold: 100; Threshold for Hold: 100
[04/18 15:00:43   229s] Start to check current routing status for nets...
[04/18 15:00:43   229s] Using hname+ instead name for net compare
[04/18 15:00:43   229s] Activating lazyNetListOrdering
[04/18 15:00:43   229s] Starting trMTAreNetsAlreadyRouted in MT mode ...
[04/18 15:00:43   229s] All nets are already routed correctly.
[04/18 15:00:43   229s] End to check current routing status for nets (mem=2363.1M)
[04/18 15:00:43   229s] **INFO: Flow update: Design timing is met.
[04/18 15:00:43   229s] **INFO : Latch borrow mode reset to max_borrow
[04/18 15:00:43   229s] Multi-CPU acceleration using 8 CPU(s).
[04/18 15:00:44   229s] 
[04/18 15:00:44   229s] Begin Power Analysis
[04/18 15:00:44   229s] 
[04/18 15:00:44   229s]     0.00V	    gnd!
[04/18 15:00:44   229s]     0.00V	    gnd
[04/18 15:00:44   229s]     0.00V	    GND
[04/18 15:00:44   229s]     0.00V	    VSS
[04/18 15:00:44   229s]     0.00V	    vdd!
[04/18 15:00:44   229s]     1.80V	    vdd
[04/18 15:00:44   229s]     0.00V	    VDD
[04/18 15:00:44   229s] 
[04/18 15:00:44   229s] Begin Processing Timing Library for Power Calculation
[04/18 15:00:44   229s] 
[04/18 15:00:44   229s] Begin Processing Timing Library for Power Calculation
[04/18 15:00:44   229s] 
[04/18 15:00:44   229s] 
[04/18 15:00:44   229s] 
[04/18 15:00:44   229s] Begin Processing Power Net/Grid for Power Calculation
[04/18 15:00:44   229s] 
[04/18 15:00:44   229s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1257.31MB/1257.31MB)
[04/18 15:00:44   229s] 
[04/18 15:00:44   229s] Begin Processing Timing Window Data for Power Calculation
[04/18 15:00:44   229s] 
[04/18 15:00:44   229s] CK: assigning clock CLK to net CLK
[04/18 15:00:44   229s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1257.54MB/1257.54MB)
[04/18 15:00:44   229s] 
[04/18 15:00:44   229s] Begin Processing User Attributes
[04/18 15:00:44   229s] 
[04/18 15:00:44   229s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1257.59MB/1257.59MB)
[04/18 15:00:44   229s] 
[04/18 15:00:44   229s] Begin Processing Signal Activity
[04/18 15:00:44   229s] 
[04/18 15:00:44   229s] 
[04/18 15:00:44   229s] Starting Levelizing
[04/18 15:00:44   229s] 2022-Apr-18 15:00:44 (2022-Apr-18 18:00:44 GMT)
[04/18 15:00:44   229s] 2022-Apr-18 15:00:44 (2022-Apr-18 18:00:44 GMT): 10%
[04/18 15:00:44   229s] 2022-Apr-18 15:00:44 (2022-Apr-18 18:00:44 GMT): 20%
[04/18 15:00:44   229s] 2022-Apr-18 15:00:44 (2022-Apr-18 18:00:44 GMT): 30%
[04/18 15:00:44   229s] 2022-Apr-18 15:00:44 (2022-Apr-18 18:00:44 GMT): 40%
[04/18 15:00:44   229s] 2022-Apr-18 15:00:44 (2022-Apr-18 18:00:44 GMT): 50%
[04/18 15:00:44   229s] 2022-Apr-18 15:00:44 (2022-Apr-18 18:00:44 GMT): 60%
[04/18 15:00:44   229s] 2022-Apr-18 15:00:44 (2022-Apr-18 18:00:44 GMT): 70%
[04/18 15:00:44   229s] 2022-Apr-18 15:00:44 (2022-Apr-18 18:00:44 GMT): 80%
[04/18 15:00:44   229s] 2022-Apr-18 15:00:44 (2022-Apr-18 18:00:44 GMT): 90%
[04/18 15:00:44   229s] 
[04/18 15:00:44   229s] Finished Levelizing
[04/18 15:00:44   229s] 2022-Apr-18 15:00:44 (2022-Apr-18 18:00:44 GMT)
[04/18 15:00:44   229s] 
[04/18 15:00:44   229s] Starting Activity Propagation
[04/18 15:00:44   229s] 2022-Apr-18 15:00:44 (2022-Apr-18 18:00:44 GMT)
[04/18 15:00:44   229s] 2022-Apr-18 15:00:44 (2022-Apr-18 18:00:44 GMT): 10%
[04/18 15:00:44   229s] 2022-Apr-18 15:00:44 (2022-Apr-18 18:00:44 GMT): 20%
[04/18 15:00:44   229s] 2022-Apr-18 15:00:44 (2022-Apr-18 18:00:44 GMT): 30%
[04/18 15:00:44   229s] 
[04/18 15:00:44   229s] Finished Activity Propagation
[04/18 15:00:44   229s] 2022-Apr-18 15:00:44 (2022-Apr-18 18:00:44 GMT)
[04/18 15:00:44   229s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1257.98MB/1257.98MB)
[04/18 15:00:44   229s] 
[04/18 15:00:44   229s] Begin Power Computation
[04/18 15:00:44   229s] 
[04/18 15:00:44   229s]       ----------------------------------------------------------
[04/18 15:00:44   229s]       # of cell(s) missing both power/leakage table: 0
[04/18 15:00:44   229s]       # of cell(s) missing power table: 0
[04/18 15:00:44   229s]       # of cell(s) missing leakage table: 0
[04/18 15:00:44   229s]       # of MSMV cell(s) missing power_level: 0
[04/18 15:00:44   229s]       ----------------------------------------------------------
[04/18 15:00:44   229s] 
[04/18 15:00:44   229s] 
[04/18 15:00:44   229s] 
[04/18 15:00:44   229s] Starting Calculating power
[04/18 15:00:44   229s] 2022-Apr-18 15:00:44 (2022-Apr-18 18:00:44 GMT)
[04/18 15:00:44   229s] 2022-Apr-18 15:00:44 (2022-Apr-18 18:00:44 GMT): 10%
[04/18 15:00:44   229s] 2022-Apr-18 15:00:44 (2022-Apr-18 18:00:44 GMT): 20%
[04/18 15:00:44   229s] 2022-Apr-18 15:00:44 (2022-Apr-18 18:00:44 GMT): 30%
[04/18 15:00:44   229s] 2022-Apr-18 15:00:44 (2022-Apr-18 18:00:44 GMT): 40%
[04/18 15:00:44   229s] 2022-Apr-18 15:00:44 (2022-Apr-18 18:00:44 GMT): 50%
[04/18 15:00:44   229s] 2022-Apr-18 15:00:44 (2022-Apr-18 18:00:44 GMT): 60%
[04/18 15:00:44   229s] 2022-Apr-18 15:00:44 (2022-Apr-18 18:00:44 GMT): 70%
[04/18 15:00:44   229s] 2022-Apr-18 15:00:44 (2022-Apr-18 18:00:44 GMT): 80%
[04/18 15:00:44   229s] 2022-Apr-18 15:00:44 (2022-Apr-18 18:00:44 GMT): 90%
[04/18 15:00:44   229s] 
[04/18 15:00:44   229s] Finished Calculating power
[04/18 15:00:44   229s] 2022-Apr-18 15:00:44 (2022-Apr-18 18:00:44 GMT)
[04/18 15:00:44   229s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1252.07MB/1252.07MB)
[04/18 15:00:44   229s] 
[04/18 15:00:44   229s] Begin Processing User Attributes
[04/18 15:00:44   229s] 
[04/18 15:00:44   229s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1252.07MB/1252.07MB)
[04/18 15:00:44   229s] 
[04/18 15:00:44   229s] Ended Power Analysis: (cpu=0:00:01, real=0:00:00, mem(process/total)=1252.09MB/1252.09MB)
[04/18 15:00:44   229s] 
[04/18 15:00:44   229s] Begin Static Power Report Generation
[04/18 15:00:44   229s] *----------------------------------------------------------------------------------------
[04/18 15:00:44   229s] *	Innovus 15.20-p005_1 (64bit) 11/11/2015 11:16 (Linux 2.6.18-194.el5)
[04/18 15:00:44   229s] *	
[04/18 15:00:44   229s] *
[04/18 15:00:44   229s] * 	Date & Time:	2022-Apr-18 15:00:44 (2022-Apr-18 18:00:44 GMT)
[04/18 15:00:44   229s] *
[04/18 15:00:44   229s] *----------------------------------------------------------------------------------------
[04/18 15:00:44   229s] *
[04/18 15:00:44   229s] *	Design: NextZ80
[04/18 15:00:44   229s] *
[04/18 15:00:44   229s] *	Liberty Libraries used:
[04/18 15:00:44   229s] *	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOSST/D_CELLS_MOSST_typ_1_80V_25C.lib
[04/18 15:00:44   229s] *	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOS5ST/IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C.lib
[04/18 15:00:44   229s] *
[04/18 15:00:44   229s] *	Power Domain used:
[04/18 15:00:44   229s] *		Rail:        vdd 	Voltage:        1.8
[04/18 15:00:44   229s] *
[04/18 15:00:44   229s] *       Power View : default_emulate_view
[04/18 15:00:44   229s] *
[04/18 15:00:44   229s] *       User-Defined Activity : N.A.
[04/18 15:00:44   229s] *
[04/18 15:00:44   229s] *       Activity File: N.A.
[04/18 15:00:44   229s] *
[04/18 15:00:44   229s] *       Hierarchical Global Activity: N.A.
[04/18 15:00:44   229s] *
[04/18 15:00:44   229s] *       Global Activity: N.A.
[04/18 15:00:44   229s] *
[04/18 15:00:44   229s] *       Sequential Element Activity: 0.200000
[04/18 15:00:44   229s] *
[04/18 15:00:44   229s] *       Primary Input Activity: 0.200000
[04/18 15:00:44   229s] *
[04/18 15:00:44   229s] *       Default icg ratio: N.A.
[04/18 15:00:44   229s] *
[04/18 15:00:44   229s] *       Global Comb ClockGate Ratio: N.A.
[04/18 15:00:44   229s] *
[04/18 15:00:44   229s] *	Power Units = 1mW
[04/18 15:00:44   229s] *
[04/18 15:00:44   229s] *	Time Units = 1e-09 secs
[04/18 15:00:44   229s] *
[04/18 15:00:44   229s] *       report_power -leakage
[04/18 15:00:44   229s] *
[04/18 15:00:44   229s] -----------------------------------------------------------------------------------------
[04/18 15:00:44   229s] 
[04/18 15:00:44   229s] 
[04/18 15:00:44   229s] Total Power
[04/18 15:00:44   229s] -----------------------------------------------------------------------------------------
[04/18 15:00:44   229s] Total Leakage Power:         0.00016074
[04/18 15:00:44   229s] -----------------------------------------------------------------------------------------
[04/18 15:00:44   229s] 
[04/18 15:00:44   229s] 
[04/18 15:00:44   229s] Group                           Leakage       Percentage 
[04/18 15:00:44   229s]                                 Power         (%)        
[04/18 15:00:44   229s] -----------------------------------------------------------------------------------------
[04/18 15:00:44   229s] Sequential                     4.898e-05       30.28
[04/18 15:00:44   229s] Macro                          2.005e-06        1.24
[04/18 15:00:44   229s] IO                                     0           0
[04/18 15:00:44   229s] Combinational                  0.0001087       67.22
[04/18 15:00:44   229s] Clock (Combinational)          1.022e-06      0.6318
[04/18 15:00:44   229s] Clock (Sequential)                     0           0
[04/18 15:00:44   229s] -----------------------------------------------------------------------------------------
[04/18 15:00:44   229s] Total                          0.0001607         100
[04/18 15:00:44   229s] -----------------------------------------------------------------------------------------
[04/18 15:00:44   229s] 
[04/18 15:00:44   229s] 
[04/18 15:00:44   229s] Rail                  Voltage   Leakage       Percentage 
[04/18 15:00:44   229s]                                 Power         (%)        
[04/18 15:00:44   229s] -----------------------------------------------------------------------------------------
[04/18 15:00:44   229s] vdd                       1.8  2.005e-06       1.247
[04/18 15:00:44   229s] Default                   1.8  0.0001587       98.75
[04/18 15:00:44   229s] 
[04/18 15:00:44   229s] 
[04/18 15:00:44   229s] Clock                           Leakage       Percentage 
[04/18 15:00:44   229s]                                 Power         (%)        
[04/18 15:00:44   229s] -----------------------------------------------------------------------------------------
[04/18 15:00:44   229s] CLK                            1.022e-06      0.6358
[04/18 15:00:44   229s] -----------------------------------------------------------------------------------------
[04/18 15:00:44   229s] Total                          1.022e-06      0.6358
[04/18 15:00:44   229s] -----------------------------------------------------------------------------------------
[04/18 15:00:44   229s]  
[04/18 15:00:44   229s]  
[04/18 15:00:44   229s] -----------------------------------------------------------------------------------------
[04/18 15:00:44   229s] *	Power Distribution Summary: 
[04/18 15:00:44   229s] * 		Highest Average Power:         FE_OFC57_FETCH_3_ (BUX12): 	 3.731e-07
[04/18 15:00:44   229s] * 		Highest Leakage Power:         FE_OFC57_FETCH_3_ (BUX12): 	 3.731e-07
[04/18 15:00:44   229s] * 		Total Cap: 	7.3946e-11 F
[04/18 15:00:44   229s] * 		Total instances in design:  3781
[04/18 15:00:44   229s] * 		Total instances in design with no power:     0
[04/18 15:00:44   229s] *                Total instances in design with no activty:     0
[04/18 15:00:44   229s] 
[04/18 15:00:44   229s] * 		Total Fillers and Decap:    52
[04/18 15:00:44   229s] -----------------------------------------------------------------------------------------
[04/18 15:00:44   229s]  
[04/18 15:00:44   229s] Total leakage power = 0.000160742 mW
[04/18 15:00:44   229s] Cell usage statistics:  
[04/18 15:00:44   229s] Library IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C , 52 cells ( 1.375298%) , 2.00523e-06 mW ( 1.247480% ) 
[04/18 15:00:44   229s] Library D_CELLS_MOSST_typ_1_80V_25C , 3729 cells ( 98.624702%) , 0.000158737 mW ( 98.752520% ) 
[04/18 15:00:44   229s] Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
[04/18 15:00:44   229s] mem(process/total)=1252.38MB/1252.38MB)
[04/18 15:00:44   229s] 
[04/18 15:00:44   229s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[04/18 15:00:44   229s] UM:                                                                   report_power
[04/18 15:00:44   231s] doiPBLastSyncSlave
[04/18 15:00:45   231s] <optDesign CMD> Restore Using all VT Cells
[04/18 15:00:45   231s] Reported timing to dir ./timingReports
[04/18 15:00:45   231s] **opt_design ... cpu = 0:02:07, real = 0:01:26, mem = 1820.1M, totSessionCpu=0:03:49 **
[04/18 15:00:45   232s] 
[04/18 15:00:45   232s] ------------------------------------------------------------
[04/18 15:00:45   232s]      opt_design Final Summary                             
[04/18 15:00:45   232s] ------------------------------------------------------------
[04/18 15:00:45   232s] 
[04/18 15:00:45   232s] Setup views included:
[04/18 15:00:45   232s]  default_emulate_view 
[04/18 15:00:45   232s] 
[04/18 15:00:45   232s] +--------------------+---------+---------+---------+---------+
[04/18 15:00:45   232s] |     Setup mode     |   all   | reg2reg |reg2cgate| default |
[04/18 15:00:45   232s] +--------------------+---------+---------+---------+---------+
[04/18 15:00:45   232s] |           WNS (ns):|  0.000  |  0.000  |  0.158  |  0.718  |
[04/18 15:00:45   232s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
[04/18 15:00:45   232s] |    Violating Paths:|    0    |    0    |    0    |    0    |
[04/18 15:00:45   232s] |          All Paths:|   403   |   356   |   36    |   270   |
[04/18 15:00:45   232s] +--------------------+---------+---------+---------+---------+
[04/18 15:00:45   232s] 
[04/18 15:00:45   232s] +----------------+-------------------------------+------------------+
[04/18 15:00:45   232s] |                |              Real             |       Total      |
[04/18 15:00:45   232s] |    DRVs        +------------------+------------+------------------|
[04/18 15:00:45   232s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[04/18 15:00:45   232s] +----------------+------------------+------------+------------------+
[04/18 15:00:45   232s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[04/18 15:00:45   232s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[04/18 15:00:45   232s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[04/18 15:00:45   232s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[04/18 15:00:45   232s] +----------------+------------------+------------+------------------+
[04/18 15:00:45   232s] 
[04/18 15:00:45   232s] Density: 11.899%
[04/18 15:00:45   232s] Routing Overflow: 0.02% H and 0.05% V
[04/18 15:00:45   232s] ------------------------------------------------------------
[04/18 15:00:45   232s] **opt_design ... cpu = 0:02:08, real = 0:01:26, mem = 1820.1M, totSessionCpu=0:03:51 **
[04/18 15:00:45   232s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[04/18 15:00:45   232s] Type 'man IMPOPT-3195' for more detail.
[04/18 15:00:45   232s] *** Finished opt_design ***
[04/18 15:00:45   232s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[04/18 15:00:45   232s] UM:                                          0.000             0.000  final
[04/18 15:00:46   232s] WARNING: the TCL for metric messages failed. (error:can't read "last_error_message": no such variable)
[04/18 15:00:46   232s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[04/18 15:00:46   232s] UM:        131.65             90             0.000             0.000  opt_design_prects
[04/18 15:00:46   232s] 
[04/18 15:00:46   232s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:02:16 real=  0:01:32)
[04/18 15:00:46   232s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:06.2 real=0:00:06.2)
[04/18 15:00:46   232s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:15.3 real=0:00:10.1)
[04/18 15:00:46   232s] 	OPT_RUNTIME:            reclaim (count =  3): (cpu=0:00:44.0 real=0:00:18.9)
[04/18 15:00:46   232s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:16.4 real=0:00:06.4)
[04/18 15:00:46   232s] 	OPT_RUNTIME:                wns (count =  2): (cpu=0:00:23.6 real=0:00:17.8)
[04/18 15:00:46   232s] 	OPT_RUNTIME:             wnsOpt (count =  2): (cpu=0:00:14.0 real=0:00:04.2)
[04/18 15:00:46   232s] 	OPT_RUNTIME:          phyUpdate (count =  3): (cpu=0:00:01.8 real=0:00:01.6)
[04/18 15:00:46   232s] 	OPT_RUNTIME:          postTROpt (count =  2): (cpu=0:00:19.1 real=0:00:13.7)
[04/18 15:00:46   232s] Info: pop threads available for lower-level modules during optimization.
[04/18 15:00:46   233s] -engine ck                              # enums={ck ccopt auto ccopt_from_edi_spec}, default=auto, user setting
[04/18 15:00:46   233s] **clockDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1764.0M **
[04/18 15:00:46   233s] setCTSMode -engine ck -moveGateLimit 25
[04/18 15:00:46   233s] <clockDesign INFO> 'setCTSMode -routeClkNet true' is set inside clockDesign.
[04/18 15:00:46   233s] 
[04/18 15:00:46   233s] <clockDesign CMD> cleanupSpecifyClockTree
[04/18 15:00:46   233s] <clockDesign CMD> specifyClockTree -file Clock.ctstch
[04/18 15:00:46   233s] **WARN: (IMPCK-8086):	The command specifyClockTree is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to a CCOpt-based flow.
[04/18 15:00:46   233s] Checking spec file integrity...
[04/18 15:00:46   233s] 
[04/18 15:00:46   233s] Reading clock tree spec file 'Clock.ctstch' ...
[04/18 15:00:46   233s] 
[04/18 15:00:46   233s] RouteType               : FE_CTS_DEFAULT
[04/18 15:00:46   233s] PreferredExtraSpace     : 1
[04/18 15:00:46   233s] Shield                  : NONE
[04/18 15:00:46   233s] PreferLayer             : M3 M4 
[04/18 15:00:46   233s] RC Information for View default_emulate_view :
[04/18 15:00:46   233s] Est. Cap                : 0.134357(V=0.13395 H=0.134764) (ff/um) [0.000134357]
[04/18 15:00:46   233s] Est. Res                : 0.301629(V=0.301629 H=0.301629)(ohm/um) [0.000301629]
[04/18 15:00:46   233s] Est. Via Res            : 4.25829(ohm) [8.23269]
[04/18 15:00:46   233s] Est. Via Cap            : 0.183117(ff)
[04/18 15:00:46   233s] M1(H) w=0.23(um) s=0.23(um) p=0.61(um) es=0.99(um) cap=0.128(ff/um) res=0.41(ohm/um) viaRes=0(ohm) viaCap=0(ff)
[04/18 15:00:46   233s] M2(V) w=0.28(um) s=0.28(um) p=0.63(um) es=0.98(um) cap=0.134(ff/um) res=0.302(ohm/um) viaRes=3.9744(ohm) viaCap=0.186661(ff)
[04/18 15:00:46   233s] M3(H) w=0.28(um) s=0.28(um) p=0.61(um) es=0.94(um) cap=0.135(ff/um) res=0.302(ohm/um) viaRes=4.25829(ohm) viaCap=0.183117(ff)
[04/18 15:00:46   233s] M4(V) w=0.28(um) s=0.28(um) p=0.63(um) es=0.98(um) cap=0.134(ff/um) res=0.302(ohm/um) viaRes=4.25829(ohm) viaCap=0.183117(ff)
[04/18 15:00:46   233s] M5(H) w=0.28(um) s=0.28(um) p=0.61(um) es=0.94(um) cap=0.132(ff/um) res=0.302(ohm/um) viaRes=4.25829(ohm) viaCap=0.181299(ff)
[04/18 15:00:46   233s] M6(V) w=0.44(um) s=0.46(um) p=1.26(um) es=2.08(um) cap=0.11(ff/um) res=0.0836(ohm/um) viaRes=1.3248(ohm) viaCap=0.248205(ff)
[04/18 15:00:46   233s] 
[04/18 15:00:46   233s] RouteType               : FE_CTS_DEFAULT_LEAF
[04/18 15:00:46   233s] PreferredExtraSpace     : 1
[04/18 15:00:46   233s] Shield                  : NONE
[04/18 15:00:46   233s] PreferLayer             : M3 M4 
[04/18 15:00:46   233s] RC Information for View default_emulate_view :
[04/18 15:00:46   233s] Est. Cap                : 0.134357(V=0.13395 H=0.134764) (ff/um) [0.000134357]
[04/18 15:00:46   233s] Est. Res                : 0.301629(V=0.301629 H=0.301629)(ohm/um) [0.000301629]
[04/18 15:00:46   233s] Est. Via Res            : 4.25829(ohm) [8.23269]
[04/18 15:00:46   233s] Est. Via Cap            : 0.183117(ff)
[04/18 15:00:46   233s] M1(H) w=0.23(um) s=0.23(um) p=0.61(um) es=0.99(um) cap=0.128(ff/um) res=0.41(ohm/um) viaRes=0(ohm) viaCap=0(ff)
[04/18 15:00:46   233s] M2(V) w=0.28(um) s=0.28(um) p=0.63(um) es=0.98(um) cap=0.134(ff/um) res=0.302(ohm/um) viaRes=3.9744(ohm) viaCap=0.186661(ff)
[04/18 15:00:46   233s] M3(H) w=0.28(um) s=0.28(um) p=0.61(um) es=0.94(um) cap=0.135(ff/um) res=0.302(ohm/um) viaRes=4.25829(ohm) viaCap=0.183117(ff)
[04/18 15:00:46   233s] M4(V) w=0.28(um) s=0.28(um) p=0.63(um) es=0.98(um) cap=0.134(ff/um) res=0.302(ohm/um) viaRes=4.25829(ohm) viaCap=0.183117(ff)
[04/18 15:00:46   233s] M5(H) w=0.28(um) s=0.28(um) p=0.61(um) es=0.94(um) cap=0.132(ff/um) res=0.302(ohm/um) viaRes=4.25829(ohm) viaCap=0.181299(ff)
[04/18 15:00:46   233s] M6(V) w=0.44(um) s=0.46(um) p=1.26(um) es=2.08(um) cap=0.11(ff/um) res=0.0836(ohm/um) viaRes=1.3248(ohm) viaCap=0.248205(ff)
[04/18 15:00:46   233s] 
[04/18 15:00:46   233s] Switching off Advanced RC Correlation modes in AAE mode.
[04/18 15:00:46   233s] Active Analysis Views for CTS are,
[04/18 15:00:46   233s] #1 default_emulate_view
[04/18 15:00:46   233s] Default Analysis Views is default_emulate_view
[04/18 15:00:46   233s] 
[04/18 15:00:46   233s] 
[04/18 15:00:46   233s] ****** AutoClockRootPin ******
[04/18 15:00:46   233s] AutoClockRootPin 1: CLK
[04/18 15:00:46   233s] # NoGating         NO
[04/18 15:00:46   233s] # SetDPinAsSync    NO
[04/18 15:00:46   233s] # SetIoPinAsSync   NO
[04/18 15:00:46   233s] # SetAsyncSRPinAsSync   NO
[04/18 15:00:46   233s] # SetTriStEnPinAsSync   NO
[04/18 15:00:46   233s] # SetBBoxPinAsSync   NO
[04/18 15:00:46   233s] # RouteClkNet      YES
[04/18 15:00:46   233s] # PostOpt          YES
[04/18 15:00:46   233s] # RouteType        FE_CTS_DEFAULT
[04/18 15:00:46   233s] # LeafRouteType    FE_CTS_DEFAULT_LEAF
[04/18 15:00:46   233s] 
[04/18 15:00:46   233s] ***** !! NOTE !! *****
[04/18 15:00:46   233s] 
[04/18 15:00:46   233s] CTS treats D-pins and I/O pins as non-synchronous pins by default.
[04/18 15:00:46   233s] If you want to change the behavior, you need to use the SetDPinAsSync
[04/18 15:00:46   233s] or SetIoPinAsSync statement in the clock tree specification file,
[04/18 15:00:46   233s] or use the setCTSMode -traceDPinAsLeaf {true|false} command,
[04/18 15:00:46   233s] or use the setCTSMode -traceIoPinAsLeaf {true|false} command
[04/18 15:00:46   233s] before specifyClockTree command.
[04/18 15:00:46   233s] 
[04/18 15:00:46   233s] *** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=1774.1M) ***
[04/18 15:00:46   233s] <clockDesign CMD> deleteClockTree -all
[04/18 15:00:46   233s] Redoing specifyClockTree ...
[04/18 15:00:46   233s] Checking spec file integrity...
[04/18 15:00:46   233s] 
[04/18 15:00:46   233s] deleteClockTree Option :  -all 
[04/18 15:00:46   233s] List of dont use cells: VDDRPADP VDDPADP VDDORPADP VDDOPADP VDDIPADP VDDCPADP POWERCUTP ILP ILHDP JLP JLGDP ILUDP ISHDP JSGDP JSP ISP ISUDP JCAP ICAP ITP ITUDP ITHDP JTGDP JTP ICUDP ICP ICHDP JCP JCGDP GNDRPADP GNDORPADP GNDOPADP GNDIPADP FILLER60P FILLER50P FILLER40P FILLER20P FILLER10P FILLER05P FILLER02P FILLER01P CORNERP CORNERESDP CORNERBP APR15DP APR15P APR10P APR10DP APR04DP APR04P BT1P BBTUD1P BBTHD1P BBT1P BBSUD1P BBSHD1P BBS1P BBLUD1P BBLHD1P BBL1P BBCUD1P BBCHD1P BBCA1P BBC1P BT2SP BBTUD2SP BBTHD2SP BBT2SP BBSUD2SP BBSHD2SP BBS2SP BBLUD2SP BBLHD2SP BBL2SP BBCUD2SP BBCHD2SP BBCA2SP BBC2SP BT2P BBTUD2P BBTHD2P BBT2P BBSUD2P BBSHD2P BBS2P BBLUD2P BBLHD2P BBL2P BBCUD2P BBCHD2P BBCA2P BBC2P BT4SP BBTUD4SP BBTHD4SP BBT4SP BBSUD4SP BBSHD4SP BBS4SP BBLUD4SP BBLHD4SP BBL4SP BBCUD4SP BBCHD4SP BBCA4SP BBC4SP BT8SP BBTUD8SP BBTHD8SP BBT8SP BBSUD8SP BBSHD8SP BBS8SP BBLUD8SP BBLHD8SP BBL8SP BBCUD8SP BBCHD8SP BBCA8SP BBC8SP BT4SMP BBTUD4SMP BBTHD4SMP BBT4SMP BBSUD4SMP BBSHD4SMP BBS4SMP BBLUD4SMP BBLHD4SMP BBL4SMP BBCUD4SMP BBCHD4SMP BBCA4SMP BBC4SMP APR01P APR01DP BT4P BBTUD4P BBTHD4P BBT4P BBSUD4P BBSHD4P BBS4P BBLUD4P BBLHD4P BBL4P BBCUD4P BBCHD4P BBCA4P BBC4P BT8SMP BBTUD8SMP BBTHD8SMP BBT8SMP BBSUD8SMP BBSHD8SMP BBS8SMP BBLUD8SMP BBLHD8SMP BBL8SMP BBCUD8SMP BBCHD8SMP BBCA8SMP BBC8SMP BT16SP BBTUD16SP BBTHD16SP BBT16SP BBSUD16SP BBSHD16SP BBS16SP BBLUD16SP BBLHD16SP BBL16SP BBCUD16SP BBCHD16SP BBCA16SP BBC16SP BT24SP BBTUD24SP BBTHD24SP BBT24SP BBSUD24SP BBSHD24SP BBS24SP BBLUD24SP BBLHD24SP BBL24SP BBCUD24SP BBCHD24SP BBCA24SP BBC24SP BT8P BBTUD8P BBTHD8P BBT8P BBSUD8P BBSHD8P BBS8P BBLUD8P BBLHD8P BBL8P BBCUD8P BBCHD8P BBCA8P BBC8P BT16SMP BBTUD16SMP BBTHD16SMP BBT16SMP BBSUD16SMP BBSHD16SMP BBS16SMP BBLUD16SMP BBLHD16SMP BBL16SMP BBCUD16SMP BBCHD16SMP BBCA16SMP BBC16SMP BT24SMP BBTUD24SMP BBTHD24SMP BBT24SMP BBSUD24SMP BBSHD24SMP BBS24SMP BBLUD24SMP BBLHD24SMP BBL24SMP BBCUD24SMP BBCHD24SMP BBCA24SMP BBC24SMP BT16P BBTUD16P BBTHD16P BBT16P BBSUD16P BBSHD16P BBS16P BBLUD16P BBLHD16P BBL16P BBCUD16P BBCHD16P BBCA16P BBC16P BT24P BBTUD24P BBTHD24P BBT24P BBSUD24P BBSHD24P BBS24P BBLUD24P BBLHD24P BBL24P BBCUD24P BBCHD24P BBCA24P BBC24P BOTGD8SP BOTGD8SMP BOTGD8P BOTGD4SP BOTGD4SMP BOTGD4P BOTGD2SP BOTGD2P BOTGD24SP BOTGD24SMP BOTGD24P BOTGD1P BOTGD16SP BOTGD16SMP BOTGD16P BOT8SP BOT8SMP BOT8P BOT4SP BOT4SMP BOT4P BOT2SP BOT2P BOT24SP BOT24SMP BOT24P BOT1P BOT16SP BOT16SMP BOT16P BOSGD8SP BOSGD8SMP BOSGD8P BOSGD4SP BOSGD4SMP BOSGD4P BOSGD2SP BOSGD2P BOSGD24SP BOSGD24SMP BOSGD24P BOSGD1P BOSGD16SP BOSGD16SMP BOSGD16P BOS8SP BOS8SMP BOS8P BOS4SP BOS4SMP BOS4P BOS2SP BOS2P BOS24SP BOS24SMP BOS24P BOS1P BOS16SP BOS16SMP BOS16P BOLGD8SP BOLGD8SMP BOLGD8P BOLGD4SP BOLGD4SMP BOLGD4P BOLGD2SP BOLGD2P BOLGD24SP BOLGD24SMP BOLGD24P BOLGD1P BOLGD16SP BOLGD16SMP BOLGD16P BOL8SP BOL8SMP BOL8P BOL4SP BOL4SMP BOL4P BOL2SP BOL2P BOL24SP BOL24SMP BOL24P BOL1P BOL16SP BOL16SMP BOL16P BOCGD8SP BOCGD8SMP BOCGD8P BOCGD4SP BOCGD4SMP BOCGD4P BOCGD2SP BOCGD2P BOCGD24SP BOCGD24SMP BOCGD24P BOCGD1P BOCGD16SP BOCGD16SMP BOCGD16P BOCA8SP BOCA8SMP BOCA8P BOCA4SP BOCA4SMP BOCA4P BOCA2SP BOCA2P BOCA24SP BOCA24SMP BOCA24P BOCA1P BOCA16SP BOCA16SMP BOCA16P BOC8SP BOC8SMP BOC8P BOC4SP BOC4SMP BOC4P BOC2SP BOC2P BOC24SP BOC24SMP BOC24P BOC1P BOC16SP BOC16SMP BOC16P BD8SP BD8SMP BD8P BD4SP BD4SMP BD4P BD2SP BD2P BD24SP BD24SMP BD24P BD1P BD16SP BD16SMP BD16P APR00P APR00DP SIGNALHOLD OR8X0 OR8X1 OR7X0 OR7X1 ON333X0 ON333X1 ON332X0 ON332X1 ON331X0 ON331X1 ON322X0 ON322X1 OA333X0 OA333X1 OA332X0 OA332X1 OA331X0 OA331X1 OA322X0 OA322X1 NO8X0 NO8X1 NO7X0 NO7X1 NA8X0 NA8X1 NA7X0 NA7X1 LSOGCPX0 LSOGCPX1 LSOGCPX2 LSOGCPX3 LSOGCPX4 LSOGCPX6 LSOGCPX8 LSOGCNX0 LSOGCNX1 LSOGCNX2 LSOGCNX3 LSOGCNX4 LSOGCNX6 LSOGCNX8 LSGCPX0 LSGCPX1 LSGCPX2 LSGCPX3 LSGCPX4 LSGCPX6 LSGCPX8 LSGCNX0 LSGCNX1 LSGCNX2 LSGCNX3 LSGCNX4 LSGCNX6 LSGCNX8 LGCPX0 LGCPX1 LGCPX2 LGCPX3 LGCPX4 LGCPX6 LGCPX8 LGCNX0 LGCNX1 LGCNX2 LGCNX3 LGCNX4 LGCNX6 LGCNX8 FEEDCAP7LP FEEDCAP7 FEEDCAP5LP FEEDCAP5 FEEDCAP25LP FEEDCAP25 FEEDCAP2 FEEDCAP15LP FEEDCAP15 FEEDCAP10LP FEEDCAP10 FEED5 FEED25 FEED2 FEED10 FEED1 AO333X0 AO333X1 AO332X0 AO332X1 AO331X0 AO331X1 AO322X0 AO322X1 ANTENNACELLN5 ANTENNACELLN25 ANTENNACELLN2 ANTENNACELLN10 ANTENNACELL5 ANTENNACELL25 ANTENNACELL2 ANTENNACELL10 AND8X0 AND8X1 AND7X0 AND7X1 AN333X0 AN333X1 AN332X0 AN332X1 AN331X0 AN331X1 AN322X0 AN322X1 
[04/18 15:00:46   233s] List of dont touch cells: VDDRPADP VDDPADP VDDORPADP VDDOPADP VDDIPADP VDDCPADP POWERCUTP ILP ILHDP JLP JLGDP ILUDP ISHDP JSGDP JSP ISP ISUDP JCAP ICAP ITP ITUDP ITHDP JTGDP JTP ICUDP ICP ICHDP JCP JCGDP GNDRPADP GNDORPADP GNDOPADP GNDIPADP FILLER60P FILLER50P FILLER40P FILLER20P FILLER10P FILLER05P FILLER02P FILLER01P CORNERP CORNERESDP CORNERBP APR15DP APR15P APR10P APR10DP APR04DP APR04P BT1P BBTUD1P BBTHD1P BBT1P BBSUD1P BBSHD1P BBS1P BBLUD1P BBLHD1P BBL1P BBCUD1P BBCHD1P BBCA1P BBC1P BT2SP BBTUD2SP BBTHD2SP BBT2SP BBSUD2SP BBSHD2SP BBS2SP BBLUD2SP BBLHD2SP BBL2SP BBCUD2SP BBCHD2SP BBCA2SP BBC2SP BT2P BBTUD2P BBTHD2P BBT2P BBSUD2P BBSHD2P BBS2P BBLUD2P BBLHD2P BBL2P BBCUD2P BBCHD2P BBCA2P BBC2P BT4SP BBTUD4SP BBTHD4SP BBT4SP BBSUD4SP BBSHD4SP BBS4SP BBLUD4SP BBLHD4SP BBL4SP BBCUD4SP BBCHD4SP BBCA4SP BBC4SP BT8SP BBTUD8SP BBTHD8SP BBT8SP BBSUD8SP BBSHD8SP BBS8SP BBLUD8SP BBLHD8SP BBL8SP BBCUD8SP BBCHD8SP BBCA8SP BBC8SP BT4SMP BBTUD4SMP BBTHD4SMP BBT4SMP BBSUD4SMP BBSHD4SMP BBS4SMP BBLUD4SMP BBLHD4SMP BBL4SMP BBCUD4SMP BBCHD4SMP BBCA4SMP BBC4SMP APR01P APR01DP BT4P BBTUD4P BBTHD4P BBT4P BBSUD4P BBSHD4P BBS4P BBLUD4P BBLHD4P BBL4P BBCUD4P BBCHD4P BBCA4P BBC4P BT8SMP BBTUD8SMP BBTHD8SMP BBT8SMP BBSUD8SMP BBSHD8SMP BBS8SMP BBLUD8SMP BBLHD8SMP BBL8SMP BBCUD8SMP BBCHD8SMP BBCA8SMP BBC8SMP BT16SP BBTUD16SP BBTHD16SP BBT16SP BBSUD16SP BBSHD16SP BBS16SP BBLUD16SP BBLHD16SP BBL16SP BBCUD16SP BBCHD16SP BBCA16SP BBC16SP BT24SP BBTUD24SP BBTHD24SP BBT24SP BBSUD24SP BBSHD24SP BBS24SP BBLUD24SP BBLHD24SP BBL24SP BBCUD24SP BBCHD24SP BBCA24SP BBC24SP BT8P BBTUD8P BBTHD8P BBT8P BBSUD8P BBSHD8P BBS8P BBLUD8P BBLHD8P BBL8P BBCUD8P BBCHD8P BBCA8P BBC8P BT16SMP BBTUD16SMP BBTHD16SMP BBT16SMP BBSUD16SMP BBSHD16SMP BBS16SMP BBLUD16SMP BBLHD16SMP BBL16SMP BBCUD16SMP BBCHD16SMP BBCA16SMP BBC16SMP BT24SMP BBTUD24SMP BBTHD24SMP BBT24SMP BBSUD24SMP BBSHD24SMP BBS24SMP BBLUD24SMP BBLHD24SMP BBL24SMP BBCUD24SMP BBCHD24SMP BBCA24SMP BBC24SMP BT16P BBTUD16P BBTHD16P BBT16P BBSUD16P BBSHD16P BBS16P BBLUD16P BBLHD16P BBL16P BBCUD16P BBCHD16P BBCA16P BBC16P BT24P BBTUD24P BBTHD24P BBT24P BBSUD24P BBSHD24P BBS24P BBLUD24P BBLHD24P BBL24P BBCUD24P BBCHD24P BBCA24P BBC24P BOTGD8SP BOTGD8SMP BOTGD8P BOTGD4SP BOTGD4SMP BOTGD4P BOTGD2SP BOTGD2P BOTGD24SP BOTGD24SMP BOTGD24P BOTGD1P BOTGD16SP BOTGD16SMP BOTGD16P BOT8SP BOT8SMP BOT8P BOT4SP BOT4SMP BOT4P BOT2SP BOT2P BOT24SP BOT24SMP BOT24P BOT1P BOT16SP BOT16SMP BOT16P BOSGD8SP BOSGD8SMP BOSGD8P BOSGD4SP BOSGD4SMP BOSGD4P BOSGD2SP BOSGD2P BOSGD24SP BOSGD24SMP BOSGD24P BOSGD1P BOSGD16SP BOSGD16SMP BOSGD16P BOS8SP BOS8SMP BOS8P BOS4SP BOS4SMP BOS4P BOS2SP BOS2P BOS24SP BOS24SMP BOS24P BOS1P BOS16SP BOS16SMP BOS16P BOLGD8SP BOLGD8SMP BOLGD8P BOLGD4SP BOLGD4SMP BOLGD4P BOLGD2SP BOLGD2P BOLGD24SP BOLGD24SMP BOLGD24P BOLGD1P BOLGD16SP BOLGD16SMP BOLGD16P BOL8SP BOL8SMP BOL8P BOL4SP BOL4SMP BOL4P BOL2SP BOL2P BOL24SP BOL24SMP BOL24P BOL1P BOL16SP BOL16SMP BOL16P BOCGD8SP BOCGD8SMP BOCGD8P BOCGD4SP BOCGD4SMP BOCGD4P BOCGD2SP BOCGD2P BOCGD24SP BOCGD24SMP BOCGD24P BOCGD1P BOCGD16SP BOCGD16SMP BOCGD16P BOCA8SP BOCA8SMP BOCA8P BOCA4SP BOCA4SMP BOCA4P BOCA2SP BOCA2P BOCA24SP BOCA24SMP BOCA24P BOCA1P BOCA16SP BOCA16SMP BOCA16P BOC8SP BOC8SMP BOC8P BOC4SP BOC4SMP BOC4P BOC2SP BOC2P BOC24SP BOC24SMP BOC24P BOC1P BOC16SP BOC16SMP BOC16P BD8SP BD8SMP BD8P BD4SP BD4SMP BD4P BD2SP BD2P BD24SP BD24SMP BD24P BD1P BD16SP BD16SMP BD16P APR00P APR00DP SIGNALHOLD FEEDCAP7LP FEEDCAP7 FEEDCAP5LP FEEDCAP5 FEEDCAP25LP FEEDCAP25 FEEDCAP2 FEEDCAP15LP FEEDCAP15 FEEDCAP10LP FEEDCAP10 FEED5 FEED25 FEED2 FEED10 FEED1 ANTENNACELLN5 ANTENNACELLN25 ANTENNACELLN2 ANTENNACELLN10 ANTENNACELL5 ANTENNACELL25 ANTENNACELL2 ANTENNACELL10 
[04/18 15:00:46   233s] List of valid cells: BUX0 BUX1 BUX2 BUX3 BUX4 BUX6 BUX8 BUX12 BUX16 BUX20 INX0 INX1 INX2 INX3 INX4 INX6 INX8 INX12 INX16 INX20 
[04/18 15:00:46   233s] *** Removed (0) buffers and (0) inverters in Clock CLK.
[04/18 15:00:46   233s] ***** Delete Clock Tree Finished (CPU Time: 0:00:00.0  MEM: 1774.051M)
[04/18 15:00:46   233s] *** End deleteClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=1774.1M) ***
[04/18 15:00:46   233s] <clockDesign CMD> ckSynthesis -report clk_report/clock.report -forceReconvergent -breakLoop
[04/18 15:00:46   233s] Redoing specifyClockTree ...
[04/18 15:00:46   233s] Checking spec file integrity...
[04/18 15:00:46   233s] **WARN: (IMPCK-8086):	The command ckSynthesis is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to a CCOpt-based flow.
[04/18 15:00:46   233s] List of dont use cells: VDDRPADP VDDPADP VDDORPADP VDDOPADP VDDIPADP VDDCPADP POWERCUTP ILP ILHDP JLP JLGDP ILUDP ISHDP JSGDP JSP ISP ISUDP JCAP ICAP ITP ITUDP ITHDP JTGDP JTP ICUDP ICP ICHDP JCP JCGDP GNDRPADP GNDORPADP GNDOPADP GNDIPADP FILLER60P FILLER50P FILLER40P FILLER20P FILLER10P FILLER05P FILLER02P FILLER01P CORNERP CORNERESDP CORNERBP APR15DP APR15P APR10P APR10DP APR04DP APR04P BT1P BBTUD1P BBTHD1P BBT1P BBSUD1P BBSHD1P BBS1P BBLUD1P BBLHD1P BBL1P BBCUD1P BBCHD1P BBCA1P BBC1P BT2SP BBTUD2SP BBTHD2SP BBT2SP BBSUD2SP BBSHD2SP BBS2SP BBLUD2SP BBLHD2SP BBL2SP BBCUD2SP BBCHD2SP BBCA2SP BBC2SP BT2P BBTUD2P BBTHD2P BBT2P BBSUD2P BBSHD2P BBS2P BBLUD2P BBLHD2P BBL2P BBCUD2P BBCHD2P BBCA2P BBC2P BT4SP BBTUD4SP BBTHD4SP BBT4SP BBSUD4SP BBSHD4SP BBS4SP BBLUD4SP BBLHD4SP BBL4SP BBCUD4SP BBCHD4SP BBCA4SP BBC4SP BT8SP BBTUD8SP BBTHD8SP BBT8SP BBSUD8SP BBSHD8SP BBS8SP BBLUD8SP BBLHD8SP BBL8SP BBCUD8SP BBCHD8SP BBCA8SP BBC8SP BT4SMP BBTUD4SMP BBTHD4SMP BBT4SMP BBSUD4SMP BBSHD4SMP BBS4SMP BBLUD4SMP BBLHD4SMP BBL4SMP BBCUD4SMP BBCHD4SMP BBCA4SMP BBC4SMP APR01P APR01DP BT4P BBTUD4P BBTHD4P BBT4P BBSUD4P BBSHD4P BBS4P BBLUD4P BBLHD4P BBL4P BBCUD4P BBCHD4P BBCA4P BBC4P BT8SMP BBTUD8SMP BBTHD8SMP BBT8SMP BBSUD8SMP BBSHD8SMP BBS8SMP BBLUD8SMP BBLHD8SMP BBL8SMP BBCUD8SMP BBCHD8SMP BBCA8SMP BBC8SMP BT16SP BBTUD16SP BBTHD16SP BBT16SP BBSUD16SP BBSHD16SP BBS16SP BBLUD16SP BBLHD16SP BBL16SP BBCUD16SP BBCHD16SP BBCA16SP BBC16SP BT24SP BBTUD24SP BBTHD24SP BBT24SP BBSUD24SP BBSHD24SP BBS24SP BBLUD24SP BBLHD24SP BBL24SP BBCUD24SP BBCHD24SP BBCA24SP BBC24SP BT8P BBTUD8P BBTHD8P BBT8P BBSUD8P BBSHD8P BBS8P BBLUD8P BBLHD8P BBL8P BBCUD8P BBCHD8P BBCA8P BBC8P BT16SMP BBTUD16SMP BBTHD16SMP BBT16SMP BBSUD16SMP BBSHD16SMP BBS16SMP BBLUD16SMP BBLHD16SMP BBL16SMP BBCUD16SMP BBCHD16SMP BBCA16SMP BBC16SMP BT24SMP BBTUD24SMP BBTHD24SMP BBT24SMP BBSUD24SMP BBSHD24SMP BBS24SMP BBLUD24SMP BBLHD24SMP BBL24SMP BBCUD24SMP BBCHD24SMP BBCA24SMP BBC24SMP BT16P BBTUD16P BBTHD16P BBT16P BBSUD16P BBSHD16P BBS16P BBLUD16P BBLHD16P BBL16P BBCUD16P BBCHD16P BBCA16P BBC16P BT24P BBTUD24P BBTHD24P BBT24P BBSUD24P BBSHD24P BBS24P BBLUD24P BBLHD24P BBL24P BBCUD24P BBCHD24P BBCA24P BBC24P BOTGD8SP BOTGD8SMP BOTGD8P BOTGD4SP BOTGD4SMP BOTGD4P BOTGD2SP BOTGD2P BOTGD24SP BOTGD24SMP BOTGD24P BOTGD1P BOTGD16SP BOTGD16SMP BOTGD16P BOT8SP BOT8SMP BOT8P BOT4SP BOT4SMP BOT4P BOT2SP BOT2P BOT24SP BOT24SMP BOT24P BOT1P BOT16SP BOT16SMP BOT16P BOSGD8SP BOSGD8SMP BOSGD8P BOSGD4SP BOSGD4SMP BOSGD4P BOSGD2SP BOSGD2P BOSGD24SP BOSGD24SMP BOSGD24P BOSGD1P BOSGD16SP BOSGD16SMP BOSGD16P BOS8SP BOS8SMP BOS8P BOS4SP BOS4SMP BOS4P BOS2SP BOS2P BOS24SP BOS24SMP BOS24P BOS1P BOS16SP BOS16SMP BOS16P BOLGD8SP BOLGD8SMP BOLGD8P BOLGD4SP BOLGD4SMP BOLGD4P BOLGD2SP BOLGD2P BOLGD24SP BOLGD24SMP BOLGD24P BOLGD1P BOLGD16SP BOLGD16SMP BOLGD16P BOL8SP BOL8SMP BOL8P BOL4SP BOL4SMP BOL4P BOL2SP BOL2P BOL24SP BOL24SMP BOL24P BOL1P BOL16SP BOL16SMP BOL16P BOCGD8SP BOCGD8SMP BOCGD8P BOCGD4SP BOCGD4SMP BOCGD4P BOCGD2SP BOCGD2P BOCGD24SP BOCGD24SMP BOCGD24P BOCGD1P BOCGD16SP BOCGD16SMP BOCGD16P BOCA8SP BOCA8SMP BOCA8P BOCA4SP BOCA4SMP BOCA4P BOCA2SP BOCA2P BOCA24SP BOCA24SMP BOCA24P BOCA1P BOCA16SP BOCA16SMP BOCA16P BOC8SP BOC8SMP BOC8P BOC4SP BOC4SMP BOC4P BOC2SP BOC2P BOC24SP BOC24SMP BOC24P BOC1P BOC16SP BOC16SMP BOC16P BD8SP BD8SMP BD8P BD4SP BD4SMP BD4P BD2SP BD2P BD24SP BD24SMP BD24P BD1P BD16SP BD16SMP BD16P APR00P APR00DP SIGNALHOLD OR8X0 OR8X1 OR7X0 OR7X1 ON333X0 ON333X1 ON332X0 ON332X1 ON331X0 ON331X1 ON322X0 ON322X1 OA333X0 OA333X1 OA332X0 OA332X1 OA331X0 OA331X1 OA322X0 OA322X1 NO8X0 NO8X1 NO7X0 NO7X1 NA8X0 NA8X1 NA7X0 NA7X1 LSOGCPX0 LSOGCPX1 LSOGCPX2 LSOGCPX3 LSOGCPX4 LSOGCPX6 LSOGCPX8 LSOGCNX0 LSOGCNX1 LSOGCNX2 LSOGCNX3 LSOGCNX4 LSOGCNX6 LSOGCNX8 LSGCPX0 LSGCPX1 LSGCPX2 LSGCPX3 LSGCPX4 LSGCPX6 LSGCPX8 LSGCNX0 LSGCNX1 LSGCNX2 LSGCNX3 LSGCNX4 LSGCNX6 LSGCNX8 LGCPX0 LGCPX1 LGCPX2 LGCPX3 LGCPX4 LGCPX6 LGCPX8 LGCNX0 LGCNX1 LGCNX2 LGCNX3 LGCNX4 LGCNX6 LGCNX8 FEEDCAP7LP FEEDCAP7 FEEDCAP5LP FEEDCAP5 FEEDCAP25LP FEEDCAP25 FEEDCAP2 FEEDCAP15LP FEEDCAP15 FEEDCAP10LP FEEDCAP10 FEED5 FEED25 FEED2 FEED10 FEED1 AO333X0 AO333X1 AO332X0 AO332X1 AO331X0 AO331X1 AO322X0 AO322X1 ANTENNACELLN5 ANTENNACELLN25 ANTENNACELLN2 ANTENNACELLN10 ANTENNACELL5 ANTENNACELL25 ANTENNACELL2 ANTENNACELL10 AND8X0 AND8X1 AND7X0 AND7X1 AN333X0 AN333X1 AN332X0 AN332X1 AN331X0 AN331X1 AN322X0 AN322X1 
[04/18 15:00:46   233s] List of dont touch cells: VDDRPADP VDDPADP VDDORPADP VDDOPADP VDDIPADP VDDCPADP POWERCUTP ILP ILHDP JLP JLGDP ILUDP ISHDP JSGDP JSP ISP ISUDP JCAP ICAP ITP ITUDP ITHDP JTGDP JTP ICUDP ICP ICHDP JCP JCGDP GNDRPADP GNDORPADP GNDOPADP GNDIPADP FILLER60P FILLER50P FILLER40P FILLER20P FILLER10P FILLER05P FILLER02P FILLER01P CORNERP CORNERESDP CORNERBP APR15DP APR15P APR10P APR10DP APR04DP APR04P BT1P BBTUD1P BBTHD1P BBT1P BBSUD1P BBSHD1P BBS1P BBLUD1P BBLHD1P BBL1P BBCUD1P BBCHD1P BBCA1P BBC1P BT2SP BBTUD2SP BBTHD2SP BBT2SP BBSUD2SP BBSHD2SP BBS2SP BBLUD2SP BBLHD2SP BBL2SP BBCUD2SP BBCHD2SP BBCA2SP BBC2SP BT2P BBTUD2P BBTHD2P BBT2P BBSUD2P BBSHD2P BBS2P BBLUD2P BBLHD2P BBL2P BBCUD2P BBCHD2P BBCA2P BBC2P BT4SP BBTUD4SP BBTHD4SP BBT4SP BBSUD4SP BBSHD4SP BBS4SP BBLUD4SP BBLHD4SP BBL4SP BBCUD4SP BBCHD4SP BBCA4SP BBC4SP BT8SP BBTUD8SP BBTHD8SP BBT8SP BBSUD8SP BBSHD8SP BBS8SP BBLUD8SP BBLHD8SP BBL8SP BBCUD8SP BBCHD8SP BBCA8SP BBC8SP BT4SMP BBTUD4SMP BBTHD4SMP BBT4SMP BBSUD4SMP BBSHD4SMP BBS4SMP BBLUD4SMP BBLHD4SMP BBL4SMP BBCUD4SMP BBCHD4SMP BBCA4SMP BBC4SMP APR01P APR01DP BT4P BBTUD4P BBTHD4P BBT4P BBSUD4P BBSHD4P BBS4P BBLUD4P BBLHD4P BBL4P BBCUD4P BBCHD4P BBCA4P BBC4P BT8SMP BBTUD8SMP BBTHD8SMP BBT8SMP BBSUD8SMP BBSHD8SMP BBS8SMP BBLUD8SMP BBLHD8SMP BBL8SMP BBCUD8SMP BBCHD8SMP BBCA8SMP BBC8SMP BT16SP BBTUD16SP BBTHD16SP BBT16SP BBSUD16SP BBSHD16SP BBS16SP BBLUD16SP BBLHD16SP BBL16SP BBCUD16SP BBCHD16SP BBCA16SP BBC16SP BT24SP BBTUD24SP BBTHD24SP BBT24SP BBSUD24SP BBSHD24SP BBS24SP BBLUD24SP BBLHD24SP BBL24SP BBCUD24SP BBCHD24SP BBCA24SP BBC24SP BT8P BBTUD8P BBTHD8P BBT8P BBSUD8P BBSHD8P BBS8P BBLUD8P BBLHD8P BBL8P BBCUD8P BBCHD8P BBCA8P BBC8P BT16SMP BBTUD16SMP BBTHD16SMP BBT16SMP BBSUD16SMP BBSHD16SMP BBS16SMP BBLUD16SMP BBLHD16SMP BBL16SMP BBCUD16SMP BBCHD16SMP BBCA16SMP BBC16SMP BT24SMP BBTUD24SMP BBTHD24SMP BBT24SMP BBSUD24SMP BBSHD24SMP BBS24SMP BBLUD24SMP BBLHD24SMP BBL24SMP BBCUD24SMP BBCHD24SMP BBCA24SMP BBC24SMP BT16P BBTUD16P BBTHD16P BBT16P BBSUD16P BBSHD16P BBS16P BBLUD16P BBLHD16P BBL16P BBCUD16P BBCHD16P BBCA16P BBC16P BT24P BBTUD24P BBTHD24P BBT24P BBSUD24P BBSHD24P BBS24P BBLUD24P BBLHD24P BBL24P BBCUD24P BBCHD24P BBCA24P BBC24P BOTGD8SP BOTGD8SMP BOTGD8P BOTGD4SP BOTGD4SMP BOTGD4P BOTGD2SP BOTGD2P BOTGD24SP BOTGD24SMP BOTGD24P BOTGD1P BOTGD16SP BOTGD16SMP BOTGD16P BOT8SP BOT8SMP BOT8P BOT4SP BOT4SMP BOT4P BOT2SP BOT2P BOT24SP BOT24SMP BOT24P BOT1P BOT16SP BOT16SMP BOT16P BOSGD8SP BOSGD8SMP BOSGD8P BOSGD4SP BOSGD4SMP BOSGD4P BOSGD2SP BOSGD2P BOSGD24SP BOSGD24SMP BOSGD24P BOSGD1P BOSGD16SP BOSGD16SMP BOSGD16P BOS8SP BOS8SMP BOS8P BOS4SP BOS4SMP BOS4P BOS2SP BOS2P BOS24SP BOS24SMP BOS24P BOS1P BOS16SP BOS16SMP BOS16P BOLGD8SP BOLGD8SMP BOLGD8P BOLGD4SP BOLGD4SMP BOLGD4P BOLGD2SP BOLGD2P BOLGD24SP BOLGD24SMP BOLGD24P BOLGD1P BOLGD16SP BOLGD16SMP BOLGD16P BOL8SP BOL8SMP BOL8P BOL4SP BOL4SMP BOL4P BOL2SP BOL2P BOL24SP BOL24SMP BOL24P BOL1P BOL16SP BOL16SMP BOL16P BOCGD8SP BOCGD8SMP BOCGD8P BOCGD4SP BOCGD4SMP BOCGD4P BOCGD2SP BOCGD2P BOCGD24SP BOCGD24SMP BOCGD24P BOCGD1P BOCGD16SP BOCGD16SMP BOCGD16P BOCA8SP BOCA8SMP BOCA8P BOCA4SP BOCA4SMP BOCA4P BOCA2SP BOCA2P BOCA24SP BOCA24SMP BOCA24P BOCA1P BOCA16SP BOCA16SMP BOCA16P BOC8SP BOC8SMP BOC8P BOC4SP BOC4SMP BOC4P BOC2SP BOC2P BOC24SP BOC24SMP BOC24P BOC1P BOC16SP BOC16SMP BOC16P BD8SP BD8SMP BD8P BD4SP BD4SMP BD4P BD2SP BD2P BD24SP BD24SMP BD24P BD1P BD16SP BD16SMP BD16P APR00P APR00DP SIGNALHOLD FEEDCAP7LP FEEDCAP7 FEEDCAP5LP FEEDCAP5 FEEDCAP25LP FEEDCAP25 FEEDCAP2 FEEDCAP15LP FEEDCAP15 FEEDCAP10LP FEEDCAP10 FEED5 FEED25 FEED2 FEED10 FEED1 ANTENNACELLN5 ANTENNACELLN25 ANTENNACELLN2 ANTENNACELLN10 ANTENNACELL5 ANTENNACELL25 ANTENNACELL2 ANTENNACELL10 
[04/18 15:00:46   233s] List of valid cells: BUX0 BUX1 BUX2 BUX3 BUX4 BUX6 BUX8 BUX12 BUX16 BUX20 INX0 INX1 INX2 INX3 INX4 INX6 INX8 INX12 INX16 INX20 
[04/18 15:00:46   233s] ***** Allocate Placement Memory Finished (MEM: 1774.051M)
[04/18 15:00:46   233s] 
[04/18 15:00:46   233s] Start to trace clock trees ...
[04/18 15:00:46   233s] *** Begin Tracer (mem=1774.1M) ***
[04/18 15:00:46   233s] Tracing Clock CLK ...
[04/18 15:00:46   233s] **WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/A) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
[04/18 15:00:46   233s] **WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/B) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
[04/18 15:00:46   233s] **WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/A) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
[04/18 15:00:46   233s] **WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/B) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
[04/18 15:00:46   233s] **WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/A) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
[04/18 15:00:46   233s] **WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/B) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
[04/18 15:00:46   233s] **WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/A) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
[04/18 15:00:46   233s] **WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/B) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
[04/18 15:00:46   233s] **WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/A) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
[04/18 15:00:46   233s] **WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/B) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
[04/18 15:00:46   233s] **WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/A) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
[04/18 15:00:46   233s] **WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/B) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
[04/18 15:00:46   233s] **WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/A) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
[04/18 15:00:46   233s] **WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/B) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
[04/18 15:00:46   233s] **WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/A) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
[04/18 15:00:46   233s] **WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/B) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
[04/18 15:00:46   233s] **WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/A) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
[04/18 15:00:46   233s] **WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/B) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
[04/18 15:00:46   233s] **WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/A) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
[04/18 15:00:46   233s] **WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/B) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
[04/18 15:00:46   233s] **WARN: (EMS-27):	Message (IMPCK-35) has exceeded the current message display limit of 20.
[04/18 15:00:46   233s] To increase the message display limit, refer to the product command reference manual.
[04/18 15:00:46   233s] 
[04/18 15:00:46   233s] Reconvergent mux Check for spec:CLK 
[04/18 15:00:46   233s] ============================================================
[04/18 15:00:46   233s] 
[04/18 15:00:46   233s] Reconvergent mux Checks Finished, CPU=0:00:00.0 
[04/18 15:00:46   233s] ============================================================
[04/18 15:00:46   233s] *** End Tracer (mem=1774.1M) ***
[04/18 15:00:46   233s] ***** Allocate Obstruction Memory  Finished (MEM: 1774.051M)
[04/18 15:00:46   233s] 
[04/18 15:00:46   233s] #############################################################################
[04/18 15:00:46   233s] #
[04/18 15:00:46   233s] # Pre-Synthesis Checks and Parameters
[04/18 15:00:46   233s] #
[04/18 15:00:46   233s] #############################################################################
[04/18 15:00:46   233s] 
[04/18 15:00:46   233s] 
[04/18 15:00:46   233s] Types of Check                                    :          Enabled|Disabled
[04/18 15:00:46   233s] ----------------------------------------------------------------------------
[04/18 15:00:46   233s] 
[04/18 15:00:46   233s] Check cell drive strength                         :          enabled
[04/18 15:00:46   233s] Check root input transition                       :          enabled
[04/18 15:00:46   233s] Check pin capacitance                             :          enabled
[04/18 15:00:46   233s] Check multiple path through MUX                   :          enabled
[04/18 15:00:46   233s] Check gating depth                                :          enabled
[04/18 15:00:46   233s] Check placement near clock pins                   :          enabled
[04/18 15:00:46   233s] Check route blockages over clock pins             :          enabled
[04/18 15:00:46   233s] Report FIXED, DontUse and DontTouch               :          enabled
[04/18 15:00:46   233s] clock gating checks                               :          enabled
[04/18 15:00:46   233s] MacroModel checks                                 :          enabled
[04/18 15:00:46   233s] 
[04/18 15:00:46   233s] Parameters of checking :
[04/18 15:00:46   233s] CTS uses following values to determine if diagnostic checks are successful.
[04/18 15:00:46   233s] Use setCTSMode to change default values.
[04/18 15:00:46   233s] ----------------------------------------------------------------------------
[04/18 15:00:46   233s] 
[04/18 15:00:46   233s] 1) Pin capacitance check
[04/18 15:00:46   233s]    Threshold for MaxCap check                     :          90% of constraint (default)
[04/18 15:00:46   233s] 2) Gating depth check
[04/18 15:00:46   233s]    Maximum gating depth                           :          10 levels (default)
[04/18 15:00:46   233s] 3) Placement near clock pin check
[04/18 15:00:46   233s]    Threshold distance for placeable location      :          14.64(um) (default)
[04/18 15:00:46   233s] 4) Clock gating location check
[04/18 15:00:46   233s]    Allowed clock gate detour                      :          913.5(um) (default)
[04/18 15:00:46   233s]    Allowed clock gate sinks' BBOx overlap ratio   :          0.5 (default)
[04/18 15:00:46   233s] 5) Macromodel check
[04/18 15:00:46   233s]    MacroModel max delay threshold                 :          0.9 (default)
[04/18 15:00:46   233s]    MacroModel max skew threshold                  :          0.9 (default)
[04/18 15:00:46   233s]    MacroModel variance step size                  :          100ps  (default)
[04/18 15:00:46   233s] 
[04/18 15:00:46   233s] 
[04/18 15:00:46   233s] ****** Clock (CLK) Diagnostic check Parameters
[04/18 15:00:46   233s] Assumed driver input transition                   :          52.2(ps) (derived from BUX20)
[04/18 15:00:46   233s] Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
[04/18 15:00:46   233s] Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
[04/18 15:00:46   233s] Root Input Transition                             :          [207(ps) 135(ps)]
[04/18 15:00:46   233s] 
[04/18 15:00:46   233s] 
[04/18 15:00:46   233s] 
[04/18 15:00:46   233s] Max Cap Limit Checks
[04/18 15:00:46   233s] ============================================================
[04/18 15:00:46   233s] 
[04/18 15:00:46   233s] Max Cap Limit Checks Finished, CPU=0:00:00.0 
[04/18 15:00:46   233s] ============================================================
[04/18 15:00:46   233s] 
[04/18 15:00:46   233s] Deep Gating Level Checks
[04/18 15:00:46   233s] ============================================================
[04/18 15:00:46   233s] ** INFO Clock CLK has a maximum of 1 levels of logic before synthesis.
[04/18 15:00:46   233s] 
[04/18 15:00:46   233s] Deep Gating Level Checks Finished, CPU=0:00:00.0 
[04/18 15:00:46   233s] ============================================================
[04/18 15:00:46   233s] 
[04/18 15:00:46   233s] Max placement distance Checks
[04/18 15:00:46   233s] ============================================================
[04/18 15:00:46   233s] 
[04/18 15:00:46   233s] Max placement distance Checks Finished, CPU=0:00:00.0 
[04/18 15:00:46   233s] ============================================================
[04/18 15:00:46   233s] 
[04/18 15:00:46   233s] Root input tran Checks
[04/18 15:00:46   233s] ============================================================
[04/18 15:00:46   233s] **WARN: (IMPCK-6320):	The root input transition specified at CLK is 207p. This may make it difficult to achieve an acceptable transition time.
[04/18 15:00:46   233s] 
[04/18 15:00:46   233s] Root input tran Checks Finished, CPU=0:00:00.0 
[04/18 15:00:46   233s] ============================================================
[04/18 15:00:46   233s] 
[04/18 15:00:46   233s] Attribute settings check 
[04/18 15:00:46   233s] ============================================================
[04/18 15:00:46   233s] 
[04/18 15:00:46   233s] Following standard cells instances have FIXED placement
[04/18 15:00:46   233s] ---------------------------------------------------------
[04/18 15:00:46   233s] 
[04/18 15:00:46   233s] Following instances are marked as DontTouch
[04/18 15:00:46   233s] +------------------------------------------------------------------------------------------+---------------------------------------+
[04/18 15:00:46   233s] | Instance                                                                                 | Analysis Views                        |
[04/18 15:00:46   233s] +------------------------------------------------------------------------------------------+---------------------------------------+
[04/18 15:00:46   233s] +------------------------------------------------------------------------------------------+---------------------------------------+
[04/18 15:00:46   233s] 
[04/18 15:00:46   233s] Following Cells are marked as DontUse in library 
[04/18 15:00:46   233s] +-----------------------------------+----------------------------------------------------------------------------------------------+
[04/18 15:00:46   233s] | Cell                              | Analysis Views                                                                               |
[04/18 15:00:46   233s] +-----------------------------------+----------------------------------------------------------------------------------------------+
[04/18 15:00:46   233s] 
[04/18 15:00:46   233s] Following Cells are marked as DontUse in SDC
[04/18 15:00:46   233s] +-----------------------------------+----------------------------------------------------------------------------------------------+
[04/18 15:00:46   233s] | Cell                              | Analysis Views                                                                               |
[04/18 15:00:46   233s] +-----------------------------------+----------------------------------------------------------------------------------------------+
[04/18 15:00:46   233s] 
[04/18 15:00:46   233s] Following Cells are marked as DontTouch in library 
[04/18 15:00:46   233s] +-----------------------------------+----------------------------------------------------------------------------------------------+
[04/18 15:00:46   233s] | Cell                              | Analysis Views                                                                               |
[04/18 15:00:46   233s] +-----------------------------------+----------------------------------------------------------------------------------------------+
[04/18 15:00:46   233s] 
[04/18 15:00:46   233s] Following Cells are marked as DontTouch in SDC
[04/18 15:00:46   233s] +-----------------------------------+----------------------------------------------------------------------------------------------+
[04/18 15:00:46   233s] | Cell                              | Analysis Views                                                                               |
[04/18 15:00:46   233s] +-----------------------------------+----------------------------------------------------------------------------------------------+
[04/18 15:00:46   233s] 
[04/18 15:00:46   233s] Attribute settings check Finished, CPU=0:00:00.0 
[04/18 15:00:46   233s] ============================================================
[04/18 15:00:46   233s] 
[04/18 15:00:46   233s] Routing OBS checks
[04/18 15:00:46   233s] ============================================================
[04/18 15:00:46   233s] 
[04/18 15:00:46   233s] Routing OBS Checks Finished, CPU=0:00:00.0 
[04/18 15:00:46   233s] ============================================================
[04/18 15:00:46   233s] 
[04/18 15:00:46   233s] Weak Cell Checks
[04/18 15:00:46   233s] ============================================================
[04/18 15:00:46   233s] **WARN: (IMPCK-6316):	The buffer cell choice BUX0 (library D_CELLS_MOSST_typ_1_80V_25C clock CLK) might not have sufficient strength to meet the maximum buffer transition constraint.
[04/18 15:00:46   233s] **WARN: (IMPCK-6316):	The buffer cell choice BUX1 (library D_CELLS_MOSST_typ_1_80V_25C clock CLK) might not have sufficient strength to meet the maximum buffer transition constraint.
[04/18 15:00:46   233s] **WARN: (IMPCK-6316):	The buffer cell choice BUX2 (library D_CELLS_MOSST_typ_1_80V_25C clock CLK) might not have sufficient strength to meet the maximum buffer transition constraint.
[04/18 15:00:46   233s] **WARN: (IMPCK-6316):	The buffer cell choice INX0 (library D_CELLS_MOSST_typ_1_80V_25C clock CLK) might not have sufficient strength to meet the maximum buffer transition constraint.
[04/18 15:00:46   233s] **WARN: (IMPCK-6316):	The buffer cell choice INX1 (library D_CELLS_MOSST_typ_1_80V_25C clock CLK) might not have sufficient strength to meet the maximum buffer transition constraint.
[04/18 15:00:46   233s] **WARN: (IMPCK-6316):	The buffer cell choice INX2 (library D_CELLS_MOSST_typ_1_80V_25C clock CLK) might not have sufficient strength to meet the maximum buffer transition constraint.
[04/18 15:00:46   233s] 
[04/18 15:00:46   233s] 
[04/18 15:00:46   233s] Weak Cell Checks Finished, CPU=0:00:00.0 
[04/18 15:00:46   233s] ============================================================
[04/18 15:00:46   233s] 
[04/18 15:00:46   233s] MacroModel Debugging Check
[04/18 15:00:46   233s] ==========================
[04/18 15:00:46   233s] 
[04/18 15:00:46   233s] MacroModel Debugging Check Finished, CPU=0:00:00.0 
[04/18 15:00:46   233s] ============================================================
[04/18 15:00:46   233s] Summary for sequential cells idenfication: 
[04/18 15:00:46   233s] Identified SBFF number: 128
[04/18 15:00:46   233s] Identified MBFF number: 0
[04/18 15:00:46   233s] Not identified SBFF number: 0
[04/18 15:00:46   233s] Not identified MBFF number: 0
[04/18 15:00:46   233s] Number of sequential cells which are not FFs: 106
[04/18 15:00:46   233s] 
[04/18 15:00:46   233s] 
[04/18 15:00:46   233s] Clock gating checks
[04/18 15:00:46   233s] ============================================================
[04/18 15:00:46   233s] 
[04/18 15:00:46   233s] Clock gating Checks Finished, CPU=0:00:00.0 
[04/18 15:00:46   233s] ============================================================
[04/18 15:00:46   233s] 
[04/18 15:00:46   233s] #############################################################################
[04/18 15:00:46   233s] #
[04/18 15:00:46   233s] # Summary of Pre-Synthesis Checks
[04/18 15:00:46   233s] #
[04/18 15:00:46   233s] #############################################################################
[04/18 15:00:46   233s] 
[04/18 15:00:46   233s] 
[04/18 15:00:46   233s] Types of Check                                    :          Number of warnings
[04/18 15:00:46   233s] ----------------------------------------------------------------------------
[04/18 15:00:46   233s] 
[04/18 15:00:46   233s] Check cell drive strength                         :          6
[04/18 15:00:46   233s] Check root input transition                       :          1
[04/18 15:00:46   233s] Check pin capacitance                             :          0
[04/18 15:00:46   233s] Check multiple path through MUX                   :          0
[04/18 15:00:46   233s] Check gating depth                                :          0
[04/18 15:00:46   233s] Check placement near clock pins                   :          0
[04/18 15:00:46   233s] Check route blockages over clock pins             :          0
[04/18 15:00:46   233s] Report FIXED, DontUse and DontTouch               :          0
[04/18 15:00:46   233s] clock gating checks                               :          0
[04/18 15:00:46   233s] MacroModel checks                                 :          0
[04/18 15:00:46   233s] 
[04/18 15:00:46   233s] Switching off Advanced RC Correlation modes in AAE mode.
[04/18 15:00:46   233s] 
[04/18 15:00:46   233s] #############################################################################
[04/18 15:00:46   233s] #
[04/18 15:00:46   233s] # During-Synthesis Checks and Parameters
[04/18 15:00:46   233s] #
[04/18 15:00:46   233s] #############################################################################
[04/18 15:00:46   233s] 
[04/18 15:00:46   233s] 
[04/18 15:00:46   233s] Types of Check                                    :          Enabled|Disabled
[04/18 15:00:46   233s] ----------------------------------------------------------------------------
[04/18 15:00:46   233s] 
[04/18 15:00:46   233s] Check RefinePlacement move distance               :          enabled
[04/18 15:00:46   233s] Check route layer follows preference              :          enabled
[04/18 15:00:46   233s] Check route follows guide                         :          enabled
[04/18 15:00:46   233s] clock gating checks                               :          enabled
[04/18 15:00:46   233s] Wire resistance check                             :          enabled
[04/18 15:00:46   233s] 
[04/18 15:00:46   233s] Parameters of checking :
[04/18 15:00:46   233s] CTS uses following values to determine if diagnostic checks are successful.
[04/18 15:00:46   233s] Use setCTSMode to change default values.
[04/18 15:00:46   233s] ----------------------------------------------------------------------------
[04/18 15:00:46   233s] 
[04/18 15:00:46   233s] 1) Route layer follows preference check
[04/18 15:00:46   233s]    Minimum preferred layer utilization            :          80% (default)
[04/18 15:00:46   233s]    Minimum length to check threshold              :          126(um) (default)
[04/18 15:00:46   233s] 2) Route follows guide check
[04/18 15:00:46   233s]    Deviation in length from route guide           :          50% (user set)
[04/18 15:00:46   233s]    Minimum length to check threshold              :          126(um) (default)
[04/18 15:00:46   233s]    Delay threshold                                :          10(ps) (default)
[04/18 15:00:46   233s] 3) Saving intermediate database
[04/18 15:00:46   233s]    Save long-running subtrees time                :          0(min) (default)
[04/18 15:00:46   233s]    Maximum number of saved databases              :          1 (default)
[04/18 15:00:46   233s] 4) Clock gating location check
[04/18 15:00:46   233s]    Allowed clock gate detour                      :          913.5(um) (default)
[04/18 15:00:46   233s] 5) Wire resistance check
[04/18 15:00:46   233s]    Allowed resistance deviation                   :          0.2 (default)
[04/18 15:00:46   233s]    Resistance threshold                           :          85.1657 Ohm (user set)
[04/18 15:00:46   233s]    Net length threshold for resistance checks     :          126 um (derived 200*M2 layer pitch)
[04/18 15:00:46   233s] 
[04/18 15:00:46   233s] 
[04/18 15:00:46   233s] ****** Clock (CLK) Diagnostic check Parameters
[04/18 15:00:46   233s] Assumed driver input transition                   :          52.2(ps) (derived from BUX20)
[04/18 15:00:46   233s] Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
[04/18 15:00:46   233s] Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
[04/18 15:00:46   233s] Movement threshold                                :          29.350000(um) (derived 5% of MaxBuf strength)
[04/18 15:00:46   233s] Root Input Transition                             :          [207(ps) 135(ps)]
[04/18 15:00:46   233s] 
[04/18 15:00:46   233s] 
[04/18 15:00:46   233s] 
[04/18 15:00:46   233s] ****** Clock Tree (CLK) Structure
[04/18 15:00:46   233s] Max. Skew           : 800(ps)
[04/18 15:00:46   233s] Max. Sink Transition: 200(ps)
[04/18 15:00:46   233s] Max. Buf Transition : 200(ps)
[04/18 15:00:46   233s] Max. Delay          : 10(ps)
[04/18 15:00:46   233s] Min. Delay          : 0(ps)
[04/18 15:00:46   233s] Buffer              : (BUX0) (INX0) (INX1) (BUX1) (INX2) (BUX2) (BUX3) (INX3) (BUX4) (INX4) (INX6) (BUX6) (BUX8) (INX8) (INX12) (BUX12) (BUX16) (INX16) (INX20) (BUX20) 
[04/18 15:00:46   233s] Nr. Subtrees                    : 37
[04/18 15:00:46   233s] Nr. Sinks                       : 336
[04/18 15:00:46   233s] Nr.          Rising  Sync Pins  : 336
[04/18 15:00:46   233s] Nr. Inverter Rising  Sync Pins  : 0
[04/18 15:00:46   233s] Nr.          Falling Sync Pins  : 0
[04/18 15:00:46   233s] Nr. Inverter Falling Sync Pins  : 0
[04/18 15:00:46   233s] Nr. Unsync Pins                 : 0
[04/18 15:00:46   233s] ***********************************************************
[04/18 15:00:46   233s] SubTree No: 0
[04/18 15:00:46   233s] 
[04/18 15:00:46   233s] Input_Pin:  (RC_CG_HIER_INST4/g12/A)
[04/18 15:00:46   233s] Output_Pin: (RC_CG_HIER_INST4/g12/Q)
[04/18 15:00:46   233s] Output_Net: (rc_gclk_18527)   
[04/18 15:00:46   233s] 
[04/18 15:00:46   233s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[04/18 15:00:46   233s] **** CK_START: Macro Models Generation (mem=1782.1M)
[04/18 15:00:46   233s] 
[04/18 15:00:46   233s] Macro model: Skew=0[108,108]ps N1 inTran=0/0ps.
[04/18 15:00:46   233s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1782.1M)
[04/18 15:00:46   233s] SubTree No: 1
[04/18 15:00:46   233s] 
[04/18 15:00:46   233s] Input_Pin:  (RC_CG_HIER_INST3/g12/A)
[04/18 15:00:46   233s] Output_Pin: (RC_CG_HIER_INST3/g12/Q)
[04/18 15:00:46   233s] Output_Net: (rc_gclk_18525)   
[04/18 15:00:46   233s] 
[04/18 15:00:46   233s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[04/18 15:00:46   233s] **** CK_START: Macro Models Generation (mem=1782.1M)
[04/18 15:00:46   233s] 
[04/18 15:00:46   233s] Macro model: Skew=0[104,104]ps N1 inTran=0/0ps.
[04/18 15:00:46   233s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1782.1M)
[04/18 15:00:46   233s] SubTree No: 2
[04/18 15:00:46   233s] 
[04/18 15:00:46   233s] Input_Pin:  (RC_CG_HIER_INST2/g12/A)
[04/18 15:00:46   233s] Output_Pin: (RC_CG_HIER_INST2/g12/Q)
[04/18 15:00:46   233s] Output_Net: (rc_gclk_18523)   
[04/18 15:00:46   233s] 
[04/18 15:00:46   233s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[04/18 15:00:46   233s] **** CK_START: Macro Models Generation (mem=1782.1M)
[04/18 15:00:46   233s] 
[04/18 15:00:46   233s] Macro model: Skew=0[125,126]ps N1 inTran=0/0ps.
[04/18 15:00:46   233s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1782.1M)
[04/18 15:00:46   233s] SubTree No: 3
[04/18 15:00:46   233s] 
[04/18 15:00:46   233s] Input_Pin:  (RC_CG_HIER_INST1/g12/A)
[04/18 15:00:46   233s] Output_Pin: (RC_CG_HIER_INST1/g12/Q)
[04/18 15:00:46   233s] Output_Net: (rc_gclk)   
[04/18 15:00:46   233s] 
[04/18 15:00:46   233s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[04/18 15:00:46   233s] CTS move inst RC_CG_HIER_INST1/g12 9um (779940 480070) => (779944 489846).
[04/18 15:00:46   233s] **** CK_START: TopDown Tree Construction for rc_gclk (18-leaf) (mem=1782.1M)
[04/18 15:00:46   233s] 
[04/18 15:00:46   233s] Find 0 route_obs, 0 place_obs, 0 cut_obs  1 fence channel(s), 
[04/18 15:00:46   233s]  1 channel(s).
[04/18 15:00:47   234s] Total 3 topdown clustering. 
[04/18 15:00:47   234s] Skew=2[202,204*] N18 B3 G1 A4(4.5) L[3,3] score=26880 cpu=0:00:00.0 mem=1782M 
[04/18 15:00:47   234s] Trig. Edge Skew=2[202,204*] N18 B3 G1 A4(4.5) L[3,3] score=26880 cpu=0:00:00.0 mem=1782M 
[04/18 15:00:47   234s] 
[04/18 15:00:47   234s] **** CK_END: TopDown Tree Construction for rc_gclk (cpu=0:00:00.4, real=0:00:01.0, mem=1782.1M)
[04/18 15:00:47   234s] 
[04/18 15:00:47   234s] 
[04/18 15:00:47   234s] 
[04/18 15:00:47   234s] **** CK_START: Update Database (mem=1782.1M)
[04/18 15:00:47   234s] 3 Clock Buffers/Inverters inserted.
[04/18 15:00:47   234s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1782.1M)
[04/18 15:00:47   234s] **** CK_START: Macro Models Generation (mem=1782.1M)
[04/18 15:00:47   234s] 
[04/18 15:00:47   234s] Macro model: Skew=2[201,203]ps N4 inTran=0/0ps.
[04/18 15:00:47   234s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1782.1M)
[04/18 15:00:47   234s] SubTree No: 4
[04/18 15:00:47   234s] 
[04/18 15:00:47   234s] Input_Pin:  (CPU_REGS_regs_lo_RC_CG_HIER_INST42/g12/A)
[04/18 15:00:47   234s] Output_Pin: (CPU_REGS_regs_lo_RC_CG_HIER_INST42/g12/Q)
[04/18 15:00:47   234s] Output_Net: (CPU_REGS_regs_lo_rc_gclk_2157)   
[04/18 15:00:47   234s] 
[04/18 15:00:47   234s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[04/18 15:00:47   234s] **** CK_START: TopDown Tree Construction for CPU_REGS_regs_lo_rc_gclk_2157 (8-leaf) (mem=1782.1M)
[04/18 15:00:47   234s] 
[04/18 15:00:47   234s] Total 3 topdown clustering. 
[04/18 15:00:47   234s] Skew=2[183,186*] N8 B2 G1 A3(3.2) L[3,3] C2/1 score=24120 cpu=0:00:00.0 mem=1782M 
[04/18 15:00:47   234s] Trig. Edge Skew=2[183,186*] N8 B2 G1 A3(3.2) L[3,3] C2/1 score=24120 cpu=0:00:00.0 mem=1782M 
[04/18 15:00:47   234s] 
[04/18 15:00:47   234s] **** CK_END: TopDown Tree Construction for CPU_REGS_regs_lo_rc_gclk_2157 (cpu=0:00:00.2, real=0:00:00.0, mem=1782.1M)
[04/18 15:00:47   234s] 
[04/18 15:00:47   234s] 
[04/18 15:00:47   234s] 
[04/18 15:00:47   234s] **** CK_START: Update Database (mem=1782.1M)
[04/18 15:00:47   234s] 2 Clock Buffers/Inverters inserted.
[04/18 15:00:47   234s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1782.1M)
[04/18 15:00:47   234s] **** CK_START: Macro Models Generation (mem=1782.1M)
[04/18 15:00:47   234s] 
[04/18 15:00:47   234s] Macro model: Skew=2[183,185]ps N3 inTran=0/0ps.
[04/18 15:00:47   234s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1782.1M)
[04/18 15:00:47   234s] SubTree No: 5
[04/18 15:00:47   234s] 
[04/18 15:00:47   234s] Input_Pin:  (CPU_REGS_regs_lo_RC_CG_HIER_INST40/g12/A)
[04/18 15:00:47   234s] Output_Pin: (CPU_REGS_regs_lo_RC_CG_HIER_INST40/g12/Q)
[04/18 15:00:47   234s] Output_Net: (CPU_REGS_regs_lo_rc_gclk_2153)   
[04/18 15:00:47   234s] 
[04/18 15:00:47   234s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[04/18 15:00:47   234s] CTS move inst CPU_REGS_regs_lo_RC_CG_HIER_INST40/g12 22um (700560 719190) => (678513 719198).
[04/18 15:00:47   234s] **** CK_START: TopDown Tree Construction for CPU_REGS_regs_lo_rc_gclk_2153 (8-leaf) (mem=1782.1M)
[04/18 15:00:47   234s] 
[04/18 15:00:47   234s] Total 3 topdown clustering. 
[04/18 15:00:47   234s] Skew=1[184,184*] N8 B2 G1 A3(3.2) L[3,3] C2/1 score=24020 cpu=0:00:00.0 mem=1782M 
[04/18 15:00:47   234s] Trig. Edge Skew=1[184,184*] N8 B2 G1 A3(3.2) L[3,3] C2/1 score=24020 cpu=0:00:00.0 mem=1782M 
[04/18 15:00:47   234s] 
[04/18 15:00:47   234s] **** CK_END: TopDown Tree Construction for CPU_REGS_regs_lo_rc_gclk_2153 (cpu=0:00:00.2, real=0:00:00.0, mem=1782.1M)
[04/18 15:00:47   234s] 
[04/18 15:00:47   234s] 
[04/18 15:00:47   234s] 
[04/18 15:00:47   234s] **** CK_START: Update Database (mem=1782.1M)
[04/18 15:00:47   234s] 2 Clock Buffers/Inverters inserted.
[04/18 15:00:47   234s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1782.1M)
[04/18 15:00:47   234s] **** CK_START: Macro Models Generation (mem=1782.1M)
[04/18 15:00:47   234s] 
[04/18 15:00:47   234s] Macro model: Skew=1[183,184]ps N3 inTran=0/0ps.
[04/18 15:00:47   234s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1782.1M)
[04/18 15:00:47   234s] SubTree No: 6
[04/18 15:00:47   234s] 
[04/18 15:00:47   234s] Input_Pin:  (CPU_REGS_regs_lo_RC_CG_HIER_INST39/g12/A)
[04/18 15:00:47   234s] Output_Pin: (CPU_REGS_regs_lo_RC_CG_HIER_INST39/g12/Q)
[04/18 15:00:47   234s] Output_Net: (CPU_REGS_regs_lo_rc_gclk_2151)   
[04/18 15:00:47   234s] 
[04/18 15:00:47   234s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[04/18 15:00:47   234s] **** CK_START: TopDown Tree Construction for CPU_REGS_regs_lo_rc_gclk_2151 (8-leaf) (mem=1782.1M)
[04/18 15:00:47   234s] 
[04/18 15:00:47   234s] Total 3 topdown clustering. 
[04/18 15:00:47   234s] Skew=1[183,184*] N8 B2 G1 A3(3.2) L[3,3] C2/1 score=23970 cpu=0:00:00.0 mem=1782M 
[04/18 15:00:47   234s] Trig. Edge Skew=1[183,184*] N8 B2 G1 A3(3.2) L[3,3] C2/1 score=23970 cpu=0:00:00.0 mem=1782M 
[04/18 15:00:47   234s] 
[04/18 15:00:47   234s] **** CK_END: TopDown Tree Construction for CPU_REGS_regs_lo_rc_gclk_2151 (cpu=0:00:00.2, real=0:00:00.0, mem=1782.1M)
[04/18 15:00:47   234s] 
[04/18 15:00:47   234s] 
[04/18 15:00:47   234s] 
[04/18 15:00:47   234s] **** CK_START: Update Database (mem=1782.1M)
[04/18 15:00:47   234s] 2 Clock Buffers/Inverters inserted.
[04/18 15:00:47   234s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1782.1M)
[04/18 15:00:47   234s] **** CK_START: Macro Models Generation (mem=1782.1M)
[04/18 15:00:47   234s] 
[04/18 15:00:47   234s] Macro model: Skew=1[182,183]ps N3 inTran=0/0ps.
[04/18 15:00:47   234s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1782.1M)
[04/18 15:00:47   234s] SubTree No: 7
[04/18 15:00:47   234s] 
[04/18 15:00:47   234s] Input_Pin:  (CPU_REGS_regs_lo_RC_CG_HIER_INST38/g12/A)
[04/18 15:00:47   234s] Output_Pin: (CPU_REGS_regs_lo_RC_CG_HIER_INST38/g12/Q)
[04/18 15:00:47   234s] Output_Net: (CPU_REGS_regs_lo_rc_gclk_2149)   
[04/18 15:00:47   234s] 
[04/18 15:00:47   234s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[04/18 15:00:47   234s] **** CK_START: TopDown Tree Construction for CPU_REGS_regs_lo_rc_gclk_2149 (8-leaf) (mem=1782.1M)
[04/18 15:00:47   234s] 
[04/18 15:00:48   234s] Total 3 topdown clustering. 
[04/18 15:00:48   234s] Skew=1[181,182*] N8 B2 G1 A3(3.2) L[3,3] C2/1 score=23730 cpu=0:00:00.0 mem=1782M 
[04/18 15:00:48   234s] Trig. Edge Skew=1[181,182*] N8 B2 G1 A3(3.2) L[3,3] C2/1 score=23730 cpu=0:00:00.0 mem=1782M 
[04/18 15:00:48   234s] 
[04/18 15:00:48   234s] **** CK_END: TopDown Tree Construction for CPU_REGS_regs_lo_rc_gclk_2149 (cpu=0:00:00.2, real=0:00:01.0, mem=1782.1M)
[04/18 15:00:48   234s] 
[04/18 15:00:48   234s] 
[04/18 15:00:48   234s] 
[04/18 15:00:48   234s] **** CK_START: Update Database (mem=1782.1M)
[04/18 15:00:48   234s] 2 Clock Buffers/Inverters inserted.
[04/18 15:00:48   234s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1782.1M)
[04/18 15:00:48   234s] **** CK_START: Macro Models Generation (mem=1782.1M)
[04/18 15:00:48   234s] 
[04/18 15:00:48   234s] Macro model: Skew=1[181,182]ps N3 inTran=0/0ps.
[04/18 15:00:48   234s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1782.1M)
[04/18 15:00:48   234s] SubTree No: 8
[04/18 15:00:48   234s] 
[04/18 15:00:48   234s] Input_Pin:  (CPU_REGS_regs_lo_RC_CG_HIER_INST36/g12/A)
[04/18 15:00:48   234s] Output_Pin: (CPU_REGS_regs_lo_RC_CG_HIER_INST36/g12/Q)
[04/18 15:00:48   234s] Output_Net: (CPU_REGS_regs_lo_rc_gclk_2145)   
[04/18 15:00:48   234s] 
[04/18 15:00:48   234s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[04/18 15:00:48   234s] **** CK_START: TopDown Tree Construction for CPU_REGS_regs_lo_rc_gclk_2145 (8-leaf) (mem=1782.1M)
[04/18 15:00:48   234s] 
[04/18 15:00:48   235s] Total 3 topdown clustering. 
[04/18 15:00:48   235s] Skew=1[178,179*] N8 B2 G1 A3(3.2) L[3,3] C2/1 score=23500 cpu=0:00:00.0 mem=1782M 
[04/18 15:00:48   235s] Trig. Edge Skew=1[178,179*] N8 B2 G1 A3(3.2) L[3,3] C2/1 score=23500 cpu=0:00:00.0 mem=1782M 
[04/18 15:00:48   235s] 
[04/18 15:00:48   235s] **** CK_END: TopDown Tree Construction for CPU_REGS_regs_lo_rc_gclk_2145 (cpu=0:00:00.2, real=0:00:00.0, mem=1782.1M)
[04/18 15:00:48   235s] 
[04/18 15:00:48   235s] 
[04/18 15:00:48   235s] 
[04/18 15:00:48   235s] **** CK_START: Update Database (mem=1782.1M)
[04/18 15:00:48   235s] 2 Clock Buffers/Inverters inserted.
[04/18 15:00:48   235s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1782.1M)
[04/18 15:00:48   235s] **** CK_START: Macro Models Generation (mem=1782.1M)
[04/18 15:00:48   235s] 
[04/18 15:00:48   235s] Macro model: Skew=1[178,179]ps N3 inTran=0/0ps.
[04/18 15:00:48   235s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1782.1M)
[04/18 15:00:48   235s] SubTree No: 9
[04/18 15:00:48   235s] 
[04/18 15:00:48   235s] Input_Pin:  (CPU_REGS_regs_lo_RC_CG_HIER_INST35/g12/A)
[04/18 15:00:48   235s] Output_Pin: (CPU_REGS_regs_lo_RC_CG_HIER_INST35/g12/Q)
[04/18 15:00:48   235s] Output_Net: (CPU_REGS_regs_lo_rc_gclk_2143)   
[04/18 15:00:48   235s] 
[04/18 15:00:48   235s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[04/18 15:00:48   235s] **** CK_START: TopDown Tree Construction for CPU_REGS_regs_lo_rc_gclk_2143 (8-leaf) (mem=1782.1M)
[04/18 15:00:48   235s] 
[04/18 15:00:48   235s] Total 3 topdown clustering. 
[04/18 15:00:48   235s] Skew=0[180,180*] N8 B2 G1 A3(3.2) L[3,3] C2/1 score=23600 cpu=0:00:00.0 mem=1782M 
[04/18 15:00:48   235s] Trig. Edge Skew=0[180,180*] N8 B2 G1 A3(3.2) L[3,3] C2/1 score=23600 cpu=0:00:00.0 mem=1782M 
[04/18 15:00:48   235s] 
[04/18 15:00:48   235s] **** CK_END: TopDown Tree Construction for CPU_REGS_regs_lo_rc_gclk_2143 (cpu=0:00:00.3, real=0:00:00.0, mem=1782.1M)
[04/18 15:00:48   235s] 
[04/18 15:00:48   235s] 
[04/18 15:00:48   235s] 
[04/18 15:00:48   235s] **** CK_START: Update Database (mem=1782.1M)
[04/18 15:00:48   235s] 2 Clock Buffers/Inverters inserted.
[04/18 15:00:48   235s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1782.1M)
[04/18 15:00:48   235s] **** CK_START: Macro Models Generation (mem=1782.1M)
[04/18 15:00:48   235s] 
[04/18 15:00:48   235s] Macro model: Skew=1[179,180]ps N3 inTran=0/0ps.
[04/18 15:00:48   235s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1782.1M)
[04/18 15:00:48   235s] SubTree No: 10
[04/18 15:00:48   235s] 
[04/18 15:00:48   235s] Input_Pin:  (CPU_REGS_regs_lo_RC_CG_HIER_INST34/g12/A)
[04/18 15:00:48   235s] Output_Pin: (CPU_REGS_regs_lo_RC_CG_HIER_INST34/g12/Q)
[04/18 15:00:48   235s] Output_Net: (CPU_REGS_regs_lo_rc_gclk_2141)   
[04/18 15:00:48   235s] 
[04/18 15:00:48   235s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[04/18 15:00:48   235s] **** CK_START: TopDown Tree Construction for CPU_REGS_regs_lo_rc_gclk_2141 (8-leaf) (mem=1782.1M)
[04/18 15:00:48   235s] 
[04/18 15:00:48   235s] Total 3 topdown clustering. 
[04/18 15:00:48   235s] Skew=1[180,181*] N8 B2 G1 A3(3.2) L[3,3] C2/1 score=23660 cpu=0:00:00.0 mem=1782M 
[04/18 15:00:48   235s] Trig. Edge Skew=1[180,181*] N8 B2 G1 A3(3.2) L[3,3] C2/1 score=23660 cpu=0:00:00.0 mem=1782M 
[04/18 15:00:48   235s] 
[04/18 15:00:48   235s] **** CK_END: TopDown Tree Construction for CPU_REGS_regs_lo_rc_gclk_2141 (cpu=0:00:00.2, real=0:00:00.0, mem=1782.1M)
[04/18 15:00:48   235s] 
[04/18 15:00:48   235s] 
[04/18 15:00:48   235s] 
[04/18 15:00:48   235s] **** CK_START: Update Database (mem=1782.1M)
[04/18 15:00:48   235s] 2 Clock Buffers/Inverters inserted.
[04/18 15:00:48   235s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1782.1M)
[04/18 15:00:48   235s] **** CK_START: Macro Models Generation (mem=1782.1M)
[04/18 15:00:48   235s] 
[04/18 15:00:48   235s] Macro model: Skew=1[179,180]ps N3 inTran=0/0ps.
[04/18 15:00:48   235s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1782.1M)
[04/18 15:00:48   235s] SubTree No: 11
[04/18 15:00:48   235s] 
[04/18 15:00:48   235s] Input_Pin:  (CPU_REGS_regs_lo_RC_CG_HIER_INST33/g12/A)
[04/18 15:00:48   235s] Output_Pin: (CPU_REGS_regs_lo_RC_CG_HIER_INST33/g12/Q)
[04/18 15:00:48   235s] Output_Net: (CPU_REGS_regs_lo_rc_gclk_2139)   
[04/18 15:00:48   235s] 
[04/18 15:00:48   235s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[04/18 15:00:48   235s] **** CK_START: TopDown Tree Construction for CPU_REGS_regs_lo_rc_gclk_2139 (8-leaf) (mem=1782.1M)
[04/18 15:00:48   235s] 
[04/18 15:00:49   235s] Total 3 topdown clustering. 
[04/18 15:00:49   235s] Skew=2[185,187*] N8 B2 G1 A3(3.2) L[3,3] C2/1 score=24290 cpu=0:00:00.0 mem=1782M 
[04/18 15:00:49   235s] Trig. Edge Skew=2[185,187*] N8 B2 G1 A3(3.2) L[3,3] C2/1 score=24290 cpu=0:00:00.0 mem=1782M 
[04/18 15:00:49   235s] 
[04/18 15:00:49   235s] **** CK_END: TopDown Tree Construction for CPU_REGS_regs_lo_rc_gclk_2139 (cpu=0:00:00.2, real=0:00:01.0, mem=1782.1M)
[04/18 15:00:49   235s] 
[04/18 15:00:49   235s] 
[04/18 15:00:49   235s] 
[04/18 15:00:49   235s] **** CK_START: Update Database (mem=1782.1M)
[04/18 15:00:49   235s] 2 Clock Buffers/Inverters inserted.
[04/18 15:00:49   235s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1782.1M)
[04/18 15:00:49   235s] **** CK_START: Macro Models Generation (mem=1782.1M)
[04/18 15:00:49   235s] 
[04/18 15:00:49   235s] Macro model: Skew=2[185,187]ps N3 inTran=0/0ps.
[04/18 15:00:49   235s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1782.1M)
[04/18 15:00:49   235s] SubTree No: 12
[04/18 15:00:49   235s] 
[04/18 15:00:49   235s] Input_Pin:  (CPU_REGS_regs_lo_RC_CG_HIER_INST31/g12/A)
[04/18 15:00:49   235s] Output_Pin: (CPU_REGS_regs_lo_RC_CG_HIER_INST31/g12/Q)
[04/18 15:00:49   235s] Output_Net: (CPU_REGS_regs_lo_rc_gclk_2135)   
[04/18 15:00:49   235s] 
[04/18 15:00:49   235s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[04/18 15:00:49   235s] CTS move inst CPU_REGS_regs_lo_RC_CG_HIER_INST31/g12 18um (722610 719190) => (708766 714317).
[04/18 15:00:49   235s] **** CK_START: TopDown Tree Construction for CPU_REGS_regs_lo_rc_gclk_2135 (8-leaf) (mem=1782.1M)
[04/18 15:00:49   235s] 
[04/18 15:00:49   236s] Total 3 topdown clustering. 
[04/18 15:00:49   236s] Skew=0[180,180*] N8 B2 G1 A3(3.2) L[3,3] C2/1 score=23570 cpu=0:00:00.0 mem=1782M 
[04/18 15:00:49   236s] Trig. Edge Skew=0[180,180*] N8 B2 G1 A3(3.2) L[3,3] C2/1 score=23570 cpu=0:00:00.0 mem=1782M 
[04/18 15:00:49   236s] 
[04/18 15:00:49   236s] **** CK_END: TopDown Tree Construction for CPU_REGS_regs_lo_rc_gclk_2135 (cpu=0:00:00.2, real=0:00:00.0, mem=1782.1M)
[04/18 15:00:49   236s] 
[04/18 15:00:49   236s] 
[04/18 15:00:49   236s] 
[04/18 15:00:49   236s] **** CK_START: Update Database (mem=1782.1M)
[04/18 15:00:49   236s] 2 Clock Buffers/Inverters inserted.
[04/18 15:00:49   236s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1782.1M)
[04/18 15:00:49   236s] **** CK_START: Macro Models Generation (mem=1782.1M)
[04/18 15:00:49   236s] 
[04/18 15:00:49   236s] Macro model: Skew=0[179,180]ps N3 inTran=0/0ps.
[04/18 15:00:49   236s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1782.1M)
[04/18 15:00:49   236s] SubTree No: 13
[04/18 15:00:49   236s] 
[04/18 15:00:49   236s] Input_Pin:  (CPU_REGS_regs_lo_RC_CG_HIER_INST30/g12/A)
[04/18 15:00:49   236s] Output_Pin: (CPU_REGS_regs_lo_RC_CG_HIER_INST30/g12/Q)
[04/18 15:00:49   236s] Output_Net: (CPU_REGS_regs_lo_rc_gclk_2133)   
[04/18 15:00:49   236s] 
[04/18 15:00:49   236s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[04/18 15:00:49   236s] CTS move inst CPU_REGS_regs_lo_RC_CG_HIER_INST30/g12 16um (720090 719190) => (708752 714314).
[04/18 15:00:49   236s] **** CK_START: TopDown Tree Construction for CPU_REGS_regs_lo_rc_gclk_2133 (8-leaf) (mem=1782.1M)
[04/18 15:00:49   236s] 
[04/18 15:00:49   236s] Total 3 topdown clustering. 
[04/18 15:00:49   236s] Skew=1[184,184*] N8 B2 G1 A3(3.2) L[3,3] C2/1 score=24020 cpu=0:00:00.0 mem=1782M 
[04/18 15:00:49   236s] Trig. Edge Skew=1[184,184*] N8 B2 G1 A3(3.2) L[3,3] C2/1 score=24020 cpu=0:00:00.0 mem=1782M 
[04/18 15:00:49   236s] 
[04/18 15:00:49   236s] **** CK_END: TopDown Tree Construction for CPU_REGS_regs_lo_rc_gclk_2133 (cpu=0:00:00.3, real=0:00:00.0, mem=1782.1M)
[04/18 15:00:49   236s] 
[04/18 15:00:49   236s] 
[04/18 15:00:49   236s] 
[04/18 15:00:49   236s] **** CK_START: Update Database (mem=1782.1M)
[04/18 15:00:49   236s] 2 Clock Buffers/Inverters inserted.
[04/18 15:00:49   236s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1782.1M)
[04/18 15:00:49   236s] **** CK_START: Macro Models Generation (mem=1782.1M)
[04/18 15:00:49   236s] 
[04/18 15:00:49   236s] Macro model: Skew=1[183,184]ps N3 inTran=0/0ps.
[04/18 15:00:49   236s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1782.1M)
[04/18 15:00:49   236s] SubTree No: 14
[04/18 15:00:49   236s] 
[04/18 15:00:49   236s] Input_Pin:  (CPU_REGS_regs_lo_RC_CG_HIER_INST29/g12/A)
[04/18 15:00:49   236s] Output_Pin: (CPU_REGS_regs_lo_RC_CG_HIER_INST29/g12/Q)
[04/18 15:00:49   236s] Output_Net: (CPU_REGS_regs_lo_rc_gclk_2131)   
[04/18 15:00:49   236s] 
[04/18 15:00:49   236s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[04/18 15:00:49   236s] **** CK_START: TopDown Tree Construction for CPU_REGS_regs_lo_rc_gclk_2131 (8-leaf) (mem=1782.1M)
[04/18 15:00:49   236s] 
[04/18 15:00:49   236s] Total 3 topdown clustering. 
[04/18 15:00:49   236s] Skew=1[179,180*] N8 B2 G1 A3(3.2) L[3,3] C2/1 score=23540 cpu=0:00:00.0 mem=1782M 
[04/18 15:00:49   236s] Trig. Edge Skew=1[179,180*] N8 B2 G1 A3(3.2) L[3,3] C2/1 score=23540 cpu=0:00:00.0 mem=1782M 
[04/18 15:00:49   236s] 
[04/18 15:00:49   236s] **** CK_END: TopDown Tree Construction for CPU_REGS_regs_lo_rc_gclk_2131 (cpu=0:00:00.2, real=0:00:00.0, mem=1782.1M)
[04/18 15:00:49   236s] 
[04/18 15:00:49   236s] 
[04/18 15:00:49   236s] 
[04/18 15:00:49   236s] **** CK_START: Update Database (mem=1782.1M)
[04/18 15:00:49   236s] 2 Clock Buffers/Inverters inserted.
[04/18 15:00:49   236s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1782.1M)
[04/18 15:00:49   236s] **** CK_START: Macro Models Generation (mem=1782.1M)
[04/18 15:00:49   236s] 
[04/18 15:00:49   236s] Macro model: Skew=1[179,180]ps N3 inTran=0/0ps.
[04/18 15:00:49   236s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1782.1M)
[04/18 15:00:49   236s] SubTree No: 15
[04/18 15:00:49   236s] 
[04/18 15:00:49   236s] Input_Pin:  (CPU_REGS_regs_lo_RC_CG_HIER_INST28/g12/A)
[04/18 15:00:49   236s] Output_Pin: (CPU_REGS_regs_lo_RC_CG_HIER_INST28/g12/Q)
[04/18 15:00:49   236s] Output_Net: (CPU_REGS_regs_lo_rc_gclk_2129)   
[04/18 15:00:49   236s] 
[04/18 15:00:49   236s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[04/18 15:00:49   236s] **** CK_START: TopDown Tree Construction for CPU_REGS_regs_lo_rc_gclk_2129 (8-leaf) (mem=1782.1M)
[04/18 15:00:49   236s] 
[04/18 15:00:50   236s] Total 3 topdown clustering. 
[04/18 15:00:50   236s] Skew=1[180,181*] N8 B2 G1 A3(3.2) L[3,3] C2/1 score=23640 cpu=0:00:00.0 mem=1782M 
[04/18 15:00:50   236s] Trig. Edge Skew=1[180,181*] N8 B2 G1 A3(3.2) L[3,3] C2/1 score=23640 cpu=0:00:00.0 mem=1782M 
[04/18 15:00:50   236s] 
[04/18 15:00:50   236s] **** CK_END: TopDown Tree Construction for CPU_REGS_regs_lo_rc_gclk_2129 (cpu=0:00:00.2, real=0:00:01.0, mem=1782.1M)
[04/18 15:00:50   236s] 
[04/18 15:00:50   236s] 
[04/18 15:00:50   236s] 
[04/18 15:00:50   236s] **** CK_START: Update Database (mem=1782.1M)
[04/18 15:00:50   236s] 2 Clock Buffers/Inverters inserted.
[04/18 15:00:50   236s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1782.1M)
[04/18 15:00:50   236s] **** CK_START: Macro Models Generation (mem=1782.1M)
[04/18 15:00:50   236s] 
[04/18 15:00:50   236s] Macro model: Skew=1[179,180]ps N3 inTran=0/0ps.
[04/18 15:00:50   236s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1782.1M)
[04/18 15:00:50   236s] SubTree No: 16
[04/18 15:00:50   236s] 
[04/18 15:00:50   236s] Input_Pin:  (CPU_REGS_regs_lo_RC_CG_HIER_INST27/g12/A)
[04/18 15:00:50   236s] Output_Pin: (CPU_REGS_regs_lo_RC_CG_HIER_INST27/g12/Q)
[04/18 15:00:50   236s] Output_Net: (CPU_REGS_regs_lo_rc_gclk)   
[04/18 15:00:50   236s] 
[04/18 15:00:50   236s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[04/18 15:00:50   236s] **** CK_START: TopDown Tree Construction for CPU_REGS_regs_lo_rc_gclk (8-leaf) (mem=1782.1M)
[04/18 15:00:50   236s] 
[04/18 15:00:50   237s] Total 3 topdown clustering. 
[04/18 15:00:50   237s] Skew=2[184,186*] N8 B2 G1 A3(3.2) L[3,3] C2/1 score=24140 cpu=0:00:00.0 mem=1782M 
[04/18 15:00:50   237s] Trig. Edge Skew=2[184,186*] N8 B2 G1 A3(3.2) L[3,3] C2/1 score=24140 cpu=0:00:00.0 mem=1782M 
[04/18 15:00:50   237s] 
[04/18 15:00:50   237s] **** CK_END: TopDown Tree Construction for CPU_REGS_regs_lo_rc_gclk (cpu=0:00:00.2, real=0:00:00.0, mem=1782.1M)
[04/18 15:00:50   237s] 
[04/18 15:00:50   237s] 
[04/18 15:00:50   237s] 
[04/18 15:00:50   237s] **** CK_START: Update Database (mem=1782.1M)
[04/18 15:00:50   237s] 2 Clock Buffers/Inverters inserted.
[04/18 15:00:50   237s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1782.1M)
[04/18 15:00:50   237s] **** CK_START: Macro Models Generation (mem=1782.1M)
[04/18 15:00:50   237s] 
[04/18 15:00:50   237s] Macro model: Skew=2[183,184]ps N3 inTran=0/0ps.
[04/18 15:00:50   237s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1782.1M)
[04/18 15:00:50   237s] SubTree No: 17
[04/18 15:00:50   237s] 
[04/18 15:00:50   237s] Input_Pin:  (CPU_REGS_regs_hi_RC_CG_HIER_INST26/g12/A)
[04/18 15:00:50   237s] Output_Pin: (CPU_REGS_regs_hi_RC_CG_HIER_INST26/g12/Q)
[04/18 15:00:50   237s] Output_Net: (CPU_REGS_regs_hi_rc_gclk_2157)   
[04/18 15:00:50   237s] 
[04/18 15:00:50   237s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[04/18 15:00:50   237s] **** CK_START: TopDown Tree Construction for CPU_REGS_regs_hi_rc_gclk_2157 (8-leaf) (mem=1782.1M)
[04/18 15:00:50   237s] 
[04/18 15:00:50   237s] Total 3 topdown clustering. 
[04/18 15:00:50   237s] Skew=1[186,187*] N8 B2 G1 A3(3.2) L[3,3] C2/1 score=24250 cpu=0:00:00.0 mem=1782M 
[04/18 15:00:50   237s] Trig. Edge Skew=1[186,187*] N8 B2 G1 A3(3.2) L[3,3] C2/1 score=24250 cpu=0:00:00.0 mem=1782M 
[04/18 15:00:50   237s] 
[04/18 15:00:50   237s] **** CK_END: TopDown Tree Construction for CPU_REGS_regs_hi_rc_gclk_2157 (cpu=0:00:00.2, real=0:00:00.0, mem=1782.1M)
[04/18 15:00:50   237s] 
[04/18 15:00:50   237s] 
[04/18 15:00:50   237s] 
[04/18 15:00:50   237s] **** CK_START: Update Database (mem=1782.1M)
[04/18 15:00:50   237s] 2 Clock Buffers/Inverters inserted.
[04/18 15:00:50   237s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1782.1M)
[04/18 15:00:50   237s] **** CK_START: Macro Models Generation (mem=1782.1M)
[04/18 15:00:50   237s] 
[04/18 15:00:50   237s] Macro model: Skew=1[184,185]ps N3 inTran=0/0ps.
[04/18 15:00:50   237s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1782.1M)
[04/18 15:00:50   237s] SubTree No: 18
[04/18 15:00:50   237s] 
[04/18 15:00:50   237s] Input_Pin:  (CPU_REGS_regs_hi_RC_CG_HIER_INST24/g12/A)
[04/18 15:00:50   237s] Output_Pin: (CPU_REGS_regs_hi_RC_CG_HIER_INST24/g12/Q)
[04/18 15:00:50   237s] Output_Net: (CPU_REGS_regs_hi_rc_gclk_2153)   
[04/18 15:00:50   237s] 
[04/18 15:00:50   237s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[04/18 15:00:50   237s] CTS move inst CPU_REGS_regs_hi_RC_CG_HIER_INST24/g12 19um (837270 641110) => (846734 631360).
[04/18 15:00:50   237s] **** CK_START: TopDown Tree Construction for CPU_REGS_regs_hi_rc_gclk_2153 (8-leaf) (mem=1782.1M)
[04/18 15:00:50   237s] 
[04/18 15:00:50   237s] Total 3 topdown clustering. 
[04/18 15:00:50   237s] Skew=1[177,178*] N8 B2 G1 A3(3.2) L[3,3] C2/1 score=23320 cpu=0:00:00.0 mem=1782M 
[04/18 15:00:50   237s] Trig. Edge Skew=1[177,178*] N8 B2 G1 A3(3.2) L[3,3] C2/1 score=23320 cpu=0:00:00.0 mem=1782M 
[04/18 15:00:50   237s] 
[04/18 15:00:50   237s] **** CK_END: TopDown Tree Construction for CPU_REGS_regs_hi_rc_gclk_2153 (cpu=0:00:00.2, real=0:00:00.0, mem=1782.1M)
[04/18 15:00:50   237s] 
[04/18 15:00:50   237s] 
[04/18 15:00:50   237s] 
[04/18 15:00:50   237s] **** CK_START: Update Database (mem=1782.1M)
[04/18 15:00:50   237s] 2 Clock Buffers/Inverters inserted.
[04/18 15:00:50   237s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1782.1M)
[04/18 15:00:50   237s] **** CK_START: Macro Models Generation (mem=1782.1M)
[04/18 15:00:50   237s] 
[04/18 15:00:50   237s] Macro model: Skew=1[176,176]ps N3 inTran=0/0ps.
[04/18 15:00:50   237s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1782.1M)
[04/18 15:00:50   237s] SubTree No: 19
[04/18 15:00:50   237s] 
[04/18 15:00:50   237s] Input_Pin:  (CPU_REGS_regs_hi_RC_CG_HIER_INST23/g12/A)
[04/18 15:00:50   237s] Output_Pin: (CPU_REGS_regs_hi_RC_CG_HIER_INST23/g12/Q)
[04/18 15:00:50   237s] Output_Net: (CPU_REGS_regs_hi_rc_gclk_2151)   
[04/18 15:00:50   237s] 
[04/18 15:00:50   237s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[04/18 15:00:50   237s] CTS move inst CPU_REGS_regs_hi_RC_CG_HIER_INST23/g12 7um (831600 636230) => (834124 631357).
[04/18 15:00:50   237s] **** CK_START: TopDown Tree Construction for CPU_REGS_regs_hi_rc_gclk_2151 (8-leaf) (mem=1782.1M)
[04/18 15:00:50   237s] 
[04/18 15:00:51   237s] Total 3 topdown clustering. 
[04/18 15:00:51   237s] Skew=1[175,175*] N8 B2 G1 A3(3.2) L[3,3] C2/1 score=23110 cpu=0:00:00.0 mem=1782M 
[04/18 15:00:51   237s] Trig. Edge Skew=1[175,175*] N8 B2 G1 A3(3.2) L[3,3] C2/1 score=23110 cpu=0:00:00.0 mem=1782M 
[04/18 15:00:51   237s] 
[04/18 15:00:51   237s] **** CK_END: TopDown Tree Construction for CPU_REGS_regs_hi_rc_gclk_2151 (cpu=0:00:00.3, real=0:00:01.0, mem=1782.1M)
[04/18 15:00:51   237s] 
[04/18 15:00:51   237s] 
[04/18 15:00:51   237s] 
[04/18 15:00:51   237s] **** CK_START: Update Database (mem=1782.1M)
[04/18 15:00:51   237s] 2 Clock Buffers/Inverters inserted.
[04/18 15:00:51   237s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1782.1M)
[04/18 15:00:51   237s] **** CK_START: Macro Models Generation (mem=1782.1M)
[04/18 15:00:51   237s] 
[04/18 15:00:51   237s] Macro model: Skew=0[174,174]ps N3 inTran=0/0ps.
[04/18 15:00:51   237s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1782.1M)
[04/18 15:00:51   237s] SubTree No: 20
[04/18 15:00:51   237s] 
[04/18 15:00:51   237s] Input_Pin:  (CPU_REGS_regs_hi_RC_CG_HIER_INST22/g12/A)
[04/18 15:00:51   237s] Output_Pin: (CPU_REGS_regs_hi_RC_CG_HIER_INST22/g12/Q)
[04/18 15:00:51   237s] Output_Net: (CPU_REGS_regs_hi_rc_gclk_2149)   
[04/18 15:00:51   237s] 
[04/18 15:00:51   237s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[04/18 15:00:51   237s] **** CK_START: TopDown Tree Construction for CPU_REGS_regs_hi_rc_gclk_2149 (8-leaf) (mem=1782.1M)
[04/18 15:00:51   237s] 
[04/18 15:00:51   238s] Total 3 topdown clustering. 
[04/18 15:00:51   238s] Skew=1[184,185*] N8 B2 G1 A3(3.2) L[3,3] C2/1 score=24100 cpu=0:00:00.0 mem=1782M 
[04/18 15:00:51   238s] Trig. Edge Skew=1[184,185*] N8 B2 G1 A3(3.2) L[3,3] C2/1 score=24100 cpu=0:00:00.0 mem=1782M 
[04/18 15:00:51   238s] 
[04/18 15:00:51   238s] **** CK_END: TopDown Tree Construction for CPU_REGS_regs_hi_rc_gclk_2149 (cpu=0:00:00.2, real=0:00:00.0, mem=1782.1M)
[04/18 15:00:51   238s] 
[04/18 15:00:51   238s] 
[04/18 15:00:51   238s] 
[04/18 15:00:51   238s] **** CK_START: Update Database (mem=1782.1M)
[04/18 15:00:51   238s] 2 Clock Buffers/Inverters inserted.
[04/18 15:00:51   238s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1782.1M)
[04/18 15:00:51   238s] **** CK_START: Macro Models Generation (mem=1782.1M)
[04/18 15:00:51   238s] 
[04/18 15:00:51   238s] Macro model: Skew=1[183,184]ps N3 inTran=0/0ps.
[04/18 15:00:51   238s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1782.1M)
[04/18 15:00:51   238s] SubTree No: 21
[04/18 15:00:51   238s] 
[04/18 15:00:51   238s] Input_Pin:  (CPU_REGS_regs_hi_RC_CG_HIER_INST20/g12/A)
[04/18 15:00:51   238s] Output_Pin: (CPU_REGS_regs_hi_RC_CG_HIER_INST20/g12/Q)
[04/18 15:00:51   238s] Output_Net: (CPU_REGS_regs_hi_rc_gclk_2145)   
[04/18 15:00:51   238s] 
[04/18 15:00:51   238s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[04/18 15:00:51   238s] CTS move inst CPU_REGS_regs_hi_RC_CG_HIER_INST20/g12 16um (840420 631350) => (852405 636230).
[04/18 15:00:51   238s] **** CK_START: TopDown Tree Construction for CPU_REGS_regs_hi_rc_gclk_2145 (8-leaf) (mem=1782.1M)
[04/18 15:00:51   238s] 
[04/18 15:00:51   238s] Total 3 topdown clustering. 
[04/18 15:00:51   238s] Skew=1[182,183*] N8 B2 G1 A3(3.2) L[3,3] C2/1 score=23860 cpu=0:00:00.0 mem=1782M 
[04/18 15:00:51   238s] Trig. Edge Skew=1[182,183*] N8 B2 G1 A3(3.2) L[3,3] C2/1 score=23860 cpu=0:00:00.0 mem=1782M 
[04/18 15:00:51   238s] 
[04/18 15:00:51   238s] **** CK_END: TopDown Tree Construction for CPU_REGS_regs_hi_rc_gclk_2145 (cpu=0:00:00.2, real=0:00:00.0, mem=1782.1M)
[04/18 15:00:51   238s] 
[04/18 15:00:51   238s] 
[04/18 15:00:51   238s] 
[04/18 15:00:51   238s] **** CK_START: Update Database (mem=1782.1M)
[04/18 15:00:51   238s] 2 Clock Buffers/Inverters inserted.
[04/18 15:00:51   238s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1782.1M)
[04/18 15:00:51   238s] **** CK_START: Macro Models Generation (mem=1782.1M)
[04/18 15:00:51   238s] 
[04/18 15:00:51   238s] Macro model: Skew=1[180,182]ps N3 inTran=0/0ps.
[04/18 15:00:51   238s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1782.1M)
[04/18 15:00:51   238s] SubTree No: 22
[04/18 15:00:51   238s] 
[04/18 15:00:51   238s] Input_Pin:  (CPU_REGS_regs_hi_RC_CG_HIER_INST19/g12/A)
[04/18 15:00:51   238s] Output_Pin: (CPU_REGS_regs_hi_RC_CG_HIER_INST19/g12/Q)
[04/18 15:00:51   238s] Output_Net: (CPU_REGS_regs_hi_rc_gclk_2143)   
[04/18 15:00:51   238s] 
[04/18 15:00:51   238s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[04/18 15:00:51   238s] **** CK_START: TopDown Tree Construction for CPU_REGS_regs_hi_rc_gclk_2143 (8-leaf) (mem=1782.1M)
[04/18 15:00:51   238s] 
[04/18 15:00:51   238s] Total 3 topdown clustering. 
[04/18 15:00:51   238s] Skew=1[181,182*] N8 B2 G1 A3(3.2) L[3,3] C2/1 score=23810 cpu=0:00:00.0 mem=1782M 
[04/18 15:00:51   238s] Trig. Edge Skew=1[181,182*] N8 B2 G1 A3(3.2) L[3,3] C2/1 score=23810 cpu=0:00:00.0 mem=1782M 
[04/18 15:00:51   238s] 
[04/18 15:00:51   238s] **** CK_END: TopDown Tree Construction for CPU_REGS_regs_hi_rc_gclk_2143 (cpu=0:00:00.2, real=0:00:00.0, mem=1782.1M)
[04/18 15:00:51   238s] 
[04/18 15:00:51   238s] 
[04/18 15:00:51   238s] 
[04/18 15:00:51   238s] **** CK_START: Update Database (mem=1782.1M)
[04/18 15:00:51   238s] 2 Clock Buffers/Inverters inserted.
[04/18 15:00:51   238s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1782.1M)
[04/18 15:00:51   238s] **** CK_START: Macro Models Generation (mem=1782.1M)
[04/18 15:00:51   238s] 
[04/18 15:00:51   238s] Macro model: Skew=1[180,181]ps N3 inTran=0/0ps.
[04/18 15:00:51   238s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1782.1M)
[04/18 15:00:51   238s] SubTree No: 23
[04/18 15:00:51   238s] 
[04/18 15:00:51   238s] Input_Pin:  (CPU_REGS_regs_hi_RC_CG_HIER_INST18/g12/A)
[04/18 15:00:51   238s] Output_Pin: (CPU_REGS_regs_hi_RC_CG_HIER_INST18/g12/Q)
[04/18 15:00:51   238s] Output_Net: (CPU_REGS_regs_hi_rc_gclk_2141)   
[04/18 15:00:51   238s] 
[04/18 15:00:51   238s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[04/18 15:00:51   238s] CTS move inst CPU_REGS_regs_hi_RC_CG_HIER_INST18/g12 14um (795690 621590) => (805775 616714).
[04/18 15:00:51   238s] **** CK_START: TopDown Tree Construction for CPU_REGS_regs_hi_rc_gclk_2141 (8-leaf) (mem=1782.1M)
[04/18 15:00:51   238s] 
[04/18 15:00:52   238s] Total 3 topdown clustering. 
[04/18 15:00:52   238s] Skew=1[180,180*] N8 B2 G1 A3(3.2) L[3,3] C2/1 score=23610 cpu=0:00:00.0 mem=1782M 
[04/18 15:00:52   238s] Trig. Edge Skew=1[180,180*] N8 B2 G1 A3(3.2) L[3,3] C2/1 score=23610 cpu=0:00:00.0 mem=1782M 
[04/18 15:00:52   238s] 
[04/18 15:00:52   238s] **** CK_END: TopDown Tree Construction for CPU_REGS_regs_hi_rc_gclk_2141 (cpu=0:00:00.2, real=0:00:01.0, mem=1782.1M)
[04/18 15:00:52   238s] 
[04/18 15:00:52   238s] 
[04/18 15:00:52   238s] 
[04/18 15:00:52   238s] **** CK_START: Update Database (mem=1782.1M)
[04/18 15:00:52   238s] 2 Clock Buffers/Inverters inserted.
[04/18 15:00:52   238s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1782.1M)
[04/18 15:00:52   238s] **** CK_START: Macro Models Generation (mem=1782.1M)
[04/18 15:00:52   238s] 
[04/18 15:00:52   238s] Macro model: Skew=1[180,180]ps N3 inTran=0/0ps.
[04/18 15:00:52   238s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1782.1M)
[04/18 15:00:52   238s] SubTree No: 24
[04/18 15:00:52   238s] 
[04/18 15:00:52   238s] Input_Pin:  (CPU_REGS_regs_hi_RC_CG_HIER_INST17/g12/A)
[04/18 15:00:52   238s] Output_Pin: (CPU_REGS_regs_hi_RC_CG_HIER_INST17/g12/Q)
[04/18 15:00:52   238s] Output_Net: (CPU_REGS_regs_hi_rc_gclk_2139)   
[04/18 15:00:52   238s] 
[04/18 15:00:52   238s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[04/18 15:00:52   238s] CTS move inst CPU_REGS_regs_hi_RC_CG_HIER_INST17/g12 16um (826560 660630) => (828463 646001).
[04/18 15:00:52   238s] **** CK_START: TopDown Tree Construction for CPU_REGS_regs_hi_rc_gclk_2139 (8-leaf) (mem=1782.1M)
[04/18 15:00:52   238s] 
[04/18 15:00:52   239s] Total 3 topdown clustering. 
[04/18 15:00:52   239s] Skew=2[188,189*] N8 B2 G1 A3(3.2) L[3,3] C2/1 score=24500 cpu=0:00:00.0 mem=1782M 
[04/18 15:00:52   239s] Trig. Edge Skew=2[188,189*] N8 B2 G1 A3(3.2) L[3,3] C2/1 score=24500 cpu=0:00:00.0 mem=1782M 
[04/18 15:00:52   239s] 
[04/18 15:00:52   239s] **** CK_END: TopDown Tree Construction for CPU_REGS_regs_hi_rc_gclk_2139 (cpu=0:00:00.2, real=0:00:00.0, mem=1782.1M)
[04/18 15:00:52   239s] 
[04/18 15:00:52   239s] 
[04/18 15:00:52   239s] 
[04/18 15:00:52   239s] **** CK_START: Update Database (mem=1782.1M)
[04/18 15:00:52   239s] 2 Clock Buffers/Inverters inserted.
[04/18 15:00:52   239s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1782.1M)
[04/18 15:00:52   239s] **** CK_START: Macro Models Generation (mem=1782.1M)
[04/18 15:00:52   239s] 
[04/18 15:00:52   239s] Macro model: Skew=2[187,189]ps N3 inTran=0/0ps.
[04/18 15:00:52   239s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1782.1M)
[04/18 15:00:52   239s] SubTree No: 25
[04/18 15:00:52   239s] 
[04/18 15:00:52   239s] Input_Pin:  (CPU_REGS_regs_hi_RC_CG_HIER_INST15/g12/A)
[04/18 15:00:52   239s] Output_Pin: (CPU_REGS_regs_hi_RC_CG_HIER_INST15/g12/Q)
[04/18 15:00:52   239s] Output_Net: (CPU_REGS_regs_hi_rc_gclk_2135)   
[04/18 15:00:52   239s] 
[04/18 15:00:52   239s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[04/18 15:00:52   239s] **** CK_START: TopDown Tree Construction for CPU_REGS_regs_hi_rc_gclk_2135 (8-leaf) (mem=1782.1M)
[04/18 15:00:52   239s] 
[04/18 15:00:52   239s] Total 3 topdown clustering. 
[04/18 15:00:52   239s] Skew=1[184,186*] N8 B2 G1 A3(3.2) L[3,3] C2/1 score=24120 cpu=0:00:00.0 mem=1782M 
[04/18 15:00:52   239s] Trig. Edge Skew=1[184,186*] N8 B2 G1 A3(3.2) L[3,3] C2/1 score=24120 cpu=0:00:00.0 mem=1782M 
[04/18 15:00:52   239s] 
[04/18 15:00:52   239s] **** CK_END: TopDown Tree Construction for CPU_REGS_regs_hi_rc_gclk_2135 (cpu=0:00:00.2, real=0:00:00.0, mem=1782.1M)
[04/18 15:00:52   239s] 
[04/18 15:00:52   239s] 
[04/18 15:00:52   239s] 
[04/18 15:00:52   239s] **** CK_START: Update Database (mem=1782.1M)
[04/18 15:00:52   239s] 2 Clock Buffers/Inverters inserted.
[04/18 15:00:52   239s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1782.1M)
[04/18 15:00:52   239s] **** CK_START: Macro Models Generation (mem=1782.1M)
[04/18 15:00:52   239s] 
[04/18 15:00:52   239s] Macro model: Skew=1[183,184]ps N3 inTran=0/0ps.
[04/18 15:00:52   239s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1782.1M)
[04/18 15:00:52   239s] SubTree No: 26
[04/18 15:00:52   239s] 
[04/18 15:00:52   239s] Input_Pin:  (CPU_REGS_regs_hi_RC_CG_HIER_INST14/g12/A)
[04/18 15:00:52   239s] Output_Pin: (CPU_REGS_regs_hi_RC_CG_HIER_INST14/g12/Q)
[04/18 15:00:52   239s] Output_Net: (CPU_REGS_regs_hi_rc_gclk_2133)   
[04/18 15:00:52   239s] 
[04/18 15:00:52   239s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[04/18 15:00:52   239s] **** CK_START: TopDown Tree Construction for CPU_REGS_regs_hi_rc_gclk_2133 (8-leaf) (mem=1782.1M)
[04/18 15:00:52   239s] 
[04/18 15:00:52   239s] Total 3 topdown clustering. 
[04/18 15:00:52   239s] Skew=0[183,184*] N8 B2 G1 A3(3.2) L[3,3] C2/1 score=23940 cpu=0:00:00.0 mem=1782M 
[04/18 15:00:52   239s] Trig. Edge Skew=0[183,184*] N8 B2 G1 A3(3.2) L[3,3] C2/1 score=23940 cpu=0:00:00.0 mem=1782M 
[04/18 15:00:52   239s] 
[04/18 15:00:52   239s] **** CK_END: TopDown Tree Construction for CPU_REGS_regs_hi_rc_gclk_2133 (cpu=0:00:00.2, real=0:00:00.0, mem=1782.1M)
[04/18 15:00:52   239s] 
[04/18 15:00:52   239s] 
[04/18 15:00:52   239s] 
[04/18 15:00:52   239s] **** CK_START: Update Database (mem=1782.1M)
[04/18 15:00:52   239s] 2 Clock Buffers/Inverters inserted.
[04/18 15:00:52   239s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1782.1M)
[04/18 15:00:52   239s] **** CK_START: Macro Models Generation (mem=1782.1M)
[04/18 15:00:52   239s] 
[04/18 15:00:52   239s] Macro model: Skew=0[182,182]ps N3 inTran=0/0ps.
[04/18 15:00:52   239s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1782.1M)
[04/18 15:00:52   239s] SubTree No: 27
[04/18 15:00:52   239s] 
[04/18 15:00:52   239s] Input_Pin:  (CPU_REGS_regs_hi_RC_CG_HIER_INST13/g12/A)
[04/18 15:00:52   239s] Output_Pin: (CPU_REGS_regs_hi_RC_CG_HIER_INST13/g12/Q)
[04/18 15:00:52   239s] Output_Net: (CPU_REGS_regs_hi_rc_gclk_2131)   
[04/18 15:00:52   239s] 
[04/18 15:00:52   239s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[04/18 15:00:52   239s] CTS move inst CPU_REGS_regs_hi_RC_CG_HIER_INST13/g12 9um (830970 631350) => (825934 636235).
[04/18 15:00:52   239s] **** CK_START: TopDown Tree Construction for CPU_REGS_regs_hi_rc_gclk_2131 (8-leaf) (mem=1782.1M)
[04/18 15:00:52   239s] 
[04/18 15:00:52   239s] Total 3 topdown clustering. 
[04/18 15:00:52   239s] Skew=0[183,184*] N8 B2 G1 A2(2.2) L[3,3] C2/1 score=23930 cpu=0:00:00.0 mem=1782M 
[04/18 15:00:52   239s] Trig. Edge Skew=0[183,184*] N8 B2 G1 A2(2.2) L[3,3] C2/1 score=23930 cpu=0:00:00.0 mem=1782M 
[04/18 15:00:52   239s] 
[04/18 15:00:52   239s] **** CK_END: TopDown Tree Construction for CPU_REGS_regs_hi_rc_gclk_2131 (cpu=0:00:00.2, real=0:00:00.0, mem=1782.1M)
[04/18 15:00:52   239s] 
[04/18 15:00:52   239s] 
[04/18 15:00:52   239s] 
[04/18 15:00:52   239s] **** CK_START: Update Database (mem=1782.1M)
[04/18 15:00:52   239s] 2 Clock Buffers/Inverters inserted.
[04/18 15:00:52   239s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1782.1M)
[04/18 15:00:52   239s] **** CK_START: Macro Models Generation (mem=1782.1M)
[04/18 15:00:52   239s] 
[04/18 15:00:52   239s] Macro model: Skew=0[184,184]ps N3 inTran=0/0ps.
[04/18 15:00:52   239s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1782.1M)
[04/18 15:00:52   239s] SubTree No: 28
[04/18 15:00:52   239s] 
[04/18 15:00:52   239s] Input_Pin:  (CPU_REGS_regs_hi_RC_CG_HIER_INST12/g12/A)
[04/18 15:00:52   239s] Output_Pin: (CPU_REGS_regs_hi_RC_CG_HIER_INST12/g12/Q)
[04/18 15:00:52   239s] Output_Net: (CPU_REGS_regs_hi_rc_gclk_2129)   
[04/18 15:00:52   239s] 
[04/18 15:00:52   239s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[04/18 15:00:52   239s] CTS move inst CPU_REGS_regs_hi_RC_CG_HIER_INST12/g12 21um (840420 636230) => (851771 626476).
[04/18 15:00:52   239s] **** CK_START: TopDown Tree Construction for CPU_REGS_regs_hi_rc_gclk_2129 (8-leaf) (mem=1782.1M)
[04/18 15:00:52   239s] 
[04/18 15:00:53   239s] Total 3 topdown clustering. 
[04/18 15:00:53   239s] Skew=0[175,176*] N8 B2 G1 A3(3.2) L[3,3] C2/1 score=23120 cpu=0:00:00.0 mem=1782M 
[04/18 15:00:53   239s] Trig. Edge Skew=0[175,176*] N8 B2 G1 A3(3.2) L[3,3] C2/1 score=23120 cpu=0:00:00.0 mem=1782M 
[04/18 15:00:53   239s] 
[04/18 15:00:53   239s] **** CK_END: TopDown Tree Construction for CPU_REGS_regs_hi_rc_gclk_2129 (cpu=0:00:00.2, real=0:00:01.0, mem=1782.1M)
[04/18 15:00:53   239s] 
[04/18 15:00:53   239s] 
[04/18 15:00:53   239s] 
[04/18 15:00:53   239s] **** CK_START: Update Database (mem=1782.1M)
[04/18 15:00:53   239s] 2 Clock Buffers/Inverters inserted.
[04/18 15:00:53   239s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1782.1M)
[04/18 15:00:53   239s] **** CK_START: Macro Models Generation (mem=1782.1M)
[04/18 15:00:53   239s] 
[04/18 15:00:53   239s] Macro model: Skew=0[175,175]ps N3 inTran=0/0ps.
[04/18 15:00:53   239s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1782.1M)
[04/18 15:00:53   239s] SubTree No: 29
[04/18 15:00:53   239s] 
[04/18 15:00:53   239s] Input_Pin:  (CPU_REGS_regs_hi_RC_CG_HIER_INST11/g12/A)
[04/18 15:00:53   239s] Output_Pin: (CPU_REGS_regs_hi_RC_CG_HIER_INST11/g12/Q)
[04/18 15:00:53   239s] Output_Net: (CPU_REGS_regs_hi_rc_gclk)   
[04/18 15:00:53   239s] 
[04/18 15:00:53   239s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[04/18 15:00:53   239s] CTS move inst CPU_REGS_regs_hi_RC_CG_HIER_INST11/g12 11um (817110 645990) => (818380 636233).
[04/18 15:00:53   239s] **** CK_START: TopDown Tree Construction for CPU_REGS_regs_hi_rc_gclk (8-leaf) (mem=1782.1M)
[04/18 15:00:53   239s] 
[04/18 15:00:53   240s] Total 3 topdown clustering. 
[04/18 15:00:53   240s] Skew=1[190,190*] N8 B2 G1 A3(3.2) L[3,3] C2/1 score=24610 cpu=0:00:00.0 mem=1782M 
[04/18 15:00:53   240s] Trig. Edge Skew=1[190,190*] N8 B2 G1 A3(3.2) L[3,3] C2/1 score=24610 cpu=0:00:00.0 mem=1782M 
[04/18 15:00:53   240s] 
[04/18 15:00:53   240s] **** CK_END: TopDown Tree Construction for CPU_REGS_regs_hi_rc_gclk (cpu=0:00:00.2, real=0:00:00.0, mem=1782.1M)
[04/18 15:00:53   240s] 
[04/18 15:00:53   240s] 
[04/18 15:00:53   240s] 
[04/18 15:00:53   240s] **** CK_START: Update Database (mem=1782.1M)
[04/18 15:00:53   240s] 2 Clock Buffers/Inverters inserted.
[04/18 15:00:53   240s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1782.1M)
[04/18 15:00:53   240s] **** CK_START: Macro Models Generation (mem=1782.1M)
[04/18 15:00:53   240s] 
[04/18 15:00:53   240s] Macro model: Skew=1[188,190]ps N3 inTran=0/0ps.
[04/18 15:00:53   240s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1782.1M)
[04/18 15:00:53   240s] SubTree No: 30
[04/18 15:00:53   240s] 
[04/18 15:00:53   240s] Input_Pin:  (CPU_REGS_RC_CG_HIER_INST9/g12/A)
[04/18 15:00:53   240s] Output_Pin: (CPU_REGS_RC_CG_HIER_INST9/g12/Q)
[04/18 15:00:53   240s] Output_Net: (CPU_REGS_rc_gclk_1607)   
[04/18 15:00:53   240s] 
[04/18 15:00:53   240s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[04/18 15:00:53   240s] CTS move inst CPU_REGS_RC_CG_HIER_INST9/g12 9um (639450 514230) => (634412 519117).
[04/18 15:00:53   240s] **** CK_START: TopDown Tree Construction for CPU_REGS_rc_gclk_1607 (8-leaf) (mem=1782.1M)
[04/18 15:00:53   240s] 
[04/18 15:00:53   240s] Total 3 topdown clustering. 
[04/18 15:00:53   240s] Skew=0[184,184*] N8 B2 G1 A2(2.2) L[3,3] C2/1 score=23960 cpu=0:00:00.0 mem=1782M 
[04/18 15:00:53   240s] Trig. Edge Skew=0[184,184*] N8 B2 G1 A2(2.2) L[3,3] C2/1 score=23960 cpu=0:00:00.0 mem=1782M 
[04/18 15:00:53   240s] 
[04/18 15:00:53   240s] **** CK_END: TopDown Tree Construction for CPU_REGS_rc_gclk_1607 (cpu=0:00:00.2, real=0:00:00.0, mem=1782.1M)
[04/18 15:00:53   240s] 
[04/18 15:00:53   240s] 
[04/18 15:00:53   240s] 
[04/18 15:00:53   240s] **** CK_START: Update Database (mem=1782.1M)
[04/18 15:00:53   240s] 2 Clock Buffers/Inverters inserted.
[04/18 15:00:53   240s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1782.1M)
[04/18 15:00:53   240s] **** CK_START: Macro Models Generation (mem=1782.1M)
[04/18 15:00:53   240s] 
[04/18 15:00:53   240s] Macro model: Skew=0[184,184]ps N3 inTran=0/0ps.
[04/18 15:00:53   240s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1782.1M)
[04/18 15:00:53   240s] SubTree No: 31
[04/18 15:00:53   240s] 
[04/18 15:00:53   240s] Input_Pin:  (CPU_REGS_RC_CG_HIER_INST8/g12/A)
[04/18 15:00:53   240s] Output_Pin: (CPU_REGS_RC_CG_HIER_INST8/g12/Q)
[04/18 15:00:53   240s] Output_Net: (CPU_REGS_rc_gclk_1605)   
[04/18 15:00:53   240s] 
[04/18 15:00:53   240s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[04/18 15:00:53   240s] **** CK_START: Macro Models Generation (mem=1782.1M)
[04/18 15:00:53   240s] 
[04/18 15:00:53   240s] Macro model: Skew=0[162,163]ps N1 inTran=0/0ps.
[04/18 15:00:53   240s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1782.1M)
[04/18 15:00:53   240s] SubTree No: 32
[04/18 15:00:53   240s] 
[04/18 15:00:53   240s] Input_Pin:  (CPU_REGS_RC_CG_HIER_INST7/g12/A)
[04/18 15:00:53   240s] Output_Pin: (CPU_REGS_RC_CG_HIER_INST7/g12/Q)
[04/18 15:00:53   240s] Output_Net: (CPU_REGS_rc_gclk_1603)   
[04/18 15:00:53   240s] 
[04/18 15:00:53   240s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[04/18 15:00:53   240s] CTS move inst CPU_REGS_RC_CG_HIER_INST7/g12 16um (654570 514230) => (638200 514241).
[04/18 15:00:53   240s] **** CK_START: TopDown Tree Construction for CPU_REGS_rc_gclk_1603 (8-leaf) (mem=1782.1M)
[04/18 15:00:53   240s] 
[04/18 15:00:53   240s] Total 3 topdown clustering. 
[04/18 15:00:53   240s] Skew=0[115,115*] N8 B0 G1 A0(0.0) L[1,1] score=16750 cpu=0:00:00.0 mem=1782M 
[04/18 15:00:53   240s] Trig. Edge Skew=0[115,115*] N8 B0 G1 A0(0.0) L[1,1] score=16750 cpu=0:00:00.0 mem=1782M 
[04/18 15:00:53   240s] 
[04/18 15:00:53   240s] **** CK_END: TopDown Tree Construction for CPU_REGS_rc_gclk_1603 (cpu=0:00:00.2, real=0:00:00.0, mem=1782.1M)
[04/18 15:00:53   240s] 
[04/18 15:00:53   240s] 
[04/18 15:00:53   240s] 
[04/18 15:00:53   240s] **** CK_START: Update Database (mem=1782.1M)
[04/18 15:00:53   240s] 0 Clock Buffers/Inverters inserted.
[04/18 15:00:53   240s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1782.1M)
[04/18 15:00:53   240s] **** CK_START: Macro Models Generation (mem=1782.1M)
[04/18 15:00:53   240s] 
[04/18 15:00:53   240s] Macro model: Skew=0[115,115]ps N1 inTran=0/0ps.
[04/18 15:00:53   240s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1782.1M)
[04/18 15:00:53   240s] SubTree No: 33
[04/18 15:00:53   240s] 
[04/18 15:00:53   240s] Input_Pin:  (CPU_REGS_RC_CG_HIER_INST6/g12/A)
[04/18 15:00:53   240s] Output_Pin: (CPU_REGS_RC_CG_HIER_INST6/g12/Q)
[04/18 15:00:53   240s] Output_Net: (CPU_REGS_rc_gclk_1601)   
[04/18 15:00:53   240s] 
[04/18 15:00:53   240s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[04/18 15:00:53   240s] CTS move inst CPU_REGS_RC_CG_HIER_INST6/g12 20um (653310 631350) => (637569 636246).
[04/18 15:00:53   240s] **** CK_START: TopDown Tree Construction for CPU_REGS_rc_gclk_1601 (16-leaf) (mem=1782.1M)
[04/18 15:00:53   240s] 
[04/18 15:00:54   241s] Total 3 topdown clustering. 
[04/18 15:00:54   241s] Skew=2[191,193*] N16 B2 G1 A4(4.0) L[3,3] C2/1 score=24890 cpu=0:00:00.0 mem=1782M 
[04/18 15:00:54   241s] Trig. Edge Skew=2[191,193*] N16 B2 G1 A4(4.0) L[3,3] C2/1 score=24890 cpu=0:00:00.0 mem=1782M 
[04/18 15:00:54   241s] 
[04/18 15:00:54   241s] **** CK_END: TopDown Tree Construction for CPU_REGS_rc_gclk_1601 (cpu=0:00:00.4, real=0:00:01.0, mem=1782.1M)
[04/18 15:00:54   241s] 
[04/18 15:00:54   241s] 
[04/18 15:00:54   241s] 
[04/18 15:00:54   241s] **** CK_START: Update Database (mem=1782.1M)
[04/18 15:00:54   241s] 2 Clock Buffers/Inverters inserted.
[04/18 15:00:54   241s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1782.1M)
[04/18 15:00:54   241s] **** CK_START: Macro Models Generation (mem=1782.1M)
[04/18 15:00:54   241s] 
[04/18 15:00:54   241s] Macro model: Skew=2[190,192]ps N3 inTran=0/0ps.
[04/18 15:00:54   241s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1782.1M)
[04/18 15:00:54   241s] SubTree No: 34
[04/18 15:00:54   241s] 
[04/18 15:00:54   241s] Input_Pin:  (CPU_REGS_RC_CG_HIER_INST5/g12/A)
[04/18 15:00:54   241s] Output_Pin: (CPU_REGS_RC_CG_HIER_INST5/g12/Q)
[04/18 15:00:54   241s] Output_Net: (CPU_REGS_rc_gclk)   
[04/18 15:00:54   241s] 
[04/18 15:00:54   241s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[04/18 15:00:54   241s] **** CK_START: TopDown Tree Construction for CPU_REGS_rc_gclk (16-leaf) (mem=1782.1M)
[04/18 15:00:54   241s] 
[04/18 15:00:54   241s] Total 3 topdown clustering. 
[04/18 15:00:54   241s] Skew=2[189,191*] N16 B2 G1 A4(4.0) L[3,3] C2/1 score=24700 cpu=0:00:00.0 mem=1782M 
[04/18 15:00:54   241s] Trig. Edge Skew=2[189,191*] N16 B2 G1 A4(4.0) L[3,3] C2/1 score=24700 cpu=0:00:00.0 mem=1782M 
[04/18 15:00:54   241s] 
[04/18 15:00:54   241s] **** CK_END: TopDown Tree Construction for CPU_REGS_rc_gclk (cpu=0:00:00.4, real=0:00:00.0, mem=1782.1M)
[04/18 15:00:54   241s] 
[04/18 15:00:54   241s] 
[04/18 15:00:54   241s] 
[04/18 15:00:54   241s] **** CK_START: Update Database (mem=1782.1M)
[04/18 15:00:54   241s] 2 Clock Buffers/Inverters inserted.
[04/18 15:00:54   241s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1782.1M)
[04/18 15:00:54   241s] **** CK_START: Macro Models Generation (mem=1782.1M)
[04/18 15:00:54   241s] 
[04/18 15:00:54   241s] Macro model: Skew=2[189,191]ps N3 inTran=0/0ps.
[04/18 15:00:54   241s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1782.1M)
[04/18 15:00:54   241s] SubTree No: 35
[04/18 15:00:54   241s] 
[04/18 15:00:54   241s] Input_Pin:  (CPU_REGS_RC_CG_HIER_INST10/g12/A)
[04/18 15:00:54   241s] Output_Pin: (CPU_REGS_RC_CG_HIER_INST10/g12/Q)
[04/18 15:00:54   241s] Output_Net: (CPU_REGS_rc_gclk_1609)   
[04/18 15:00:54   241s] 
[04/18 15:00:54   241s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[04/18 15:00:54   241s] **** CK_START: Macro Models Generation (mem=1782.1M)
[04/18 15:00:54   241s] 
[04/18 15:00:54   241s] Macro model: Skew=0[154,154]ps N1 inTran=0/0ps.
[04/18 15:00:54   241s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1782.1M)
[04/18 15:00:54   241s] SubTree No: 36
[04/18 15:00:54   241s] 
[04/18 15:00:54   241s] Input_Pin:  (NULL)
[04/18 15:00:54   241s] Output_Pin: (CLK)
[04/18 15:00:54   241s] Output_Net: (CLK)   
[04/18 15:00:54   241s] **** CK_START: TopDown Tree Construction for CLK (73-leaf) (36 macro model) (mem=1782.1M)
[04/18 15:00:54   241s] 
[04/18 15:00:56   243s] Total 3 topdown clustering. 
[04/18 15:00:56   243s] Trig. Edge Skew=219[204,423*] N73 B4 G37 A32(32.0) L[3,3] score=48790 cpu=0:00:02.0 mem=1774M 
[04/18 15:00:56   243s] 
[04/18 15:00:56   243s] **** CK_END: TopDown Tree Construction for CLK (cpu=0:00:02.1, real=0:00:02.0, mem=1774.1M)
[04/18 15:00:56   243s] 
[04/18 15:00:56   243s] 
[04/18 15:00:56   243s] 
[04/18 15:00:56   243s] **** CK_START: Update Database (mem=1774.1M)
[04/18 15:00:56   243s] 4 Clock Buffers/Inverters inserted.
[04/18 15:00:56   243s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1774.1M)
[04/18 15:00:56   243s] 
[04/18 15:00:56   243s] Refine place movement check
[04/18 15:00:56   243s] ============================================================
[04/18 15:00:56   243s] 
[04/18 15:00:56   243s] 
[04/18 15:00:56   243s] **INFO: The distance threshold for maximum refine placement move is 29.350000 microns (5% of max driving distance).
[04/18 15:00:56   243s] 
[04/18 15:00:56   243s] ***** Start Refine Placement.....
[04/18 15:00:56   243s] *** Starting refinePlace (0:04:02 mem=1766.1M) ***
[04/18 15:00:56   243s] Total net length = 1.916e+05 (9.025e+04 1.013e+05) (ext = 2.433e+04)
[04/18 15:00:56   243s] Starting refinePlace ...
[04/18 15:00:56   243s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/18 15:00:56   243s] default core: bins with density >  0.75 = 0.397 % ( 1 / 252 )
[04/18 15:00:56   243s] Density distribution unevenness ratio = 65.698%
[04/18 15:00:56   243s]   Spread Effort: high, pre-route mode, useDDP on.
[04/18 15:00:56   243s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=1774.1MB) @(0:04:02 - 0:04:02).
[04/18 15:00:56   243s] Move report: preRPlace moves 200 insts, mean move: 2.37 um, max move: 8.66 um
[04/18 15:00:56   243s] 	Max move on inst (CPU_REGS_rc_gclk_1607__L2_I0): (638.19, 519.11) --> (641.97, 523.99)
[04/18 15:00:56   243s] 	Length: 6 sites, height: 1 rows, site name: core, cell type: INX4
[04/18 15:00:56   243s] wireLenOptFixPriorityInst 437 inst fixed
[04/18 15:00:57   243s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/18 15:00:57   243s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:01.0, mem=1774.1MB) @(0:04:02 - 0:04:02).
[04/18 15:00:57   243s] Move report: Detail placement moves 200 insts, mean move: 2.37 um, max move: 8.66 um
[04/18 15:00:57   243s] 	Max move on inst (CPU_REGS_rc_gclk_1607__L2_I0): (638.19, 519.11) --> (641.97, 523.99)
[04/18 15:00:57   243s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 1774.1MB
[04/18 15:00:57   243s] Statistics of distance of Instance movement in refine placement:
[04/18 15:00:57   243s]   maximum (X+Y) =         8.66 um
[04/18 15:00:57   243s]   inst (CPU_REGS_rc_gclk_1607__L2_I0) with max move: (638.19, 519.11) -> (641.97, 523.99)
[04/18 15:00:57   243s]   mean    (X+Y) =         2.37 um
[04/18 15:00:57   243s] Summary Report:
[04/18 15:00:57   243s] Instances move: 200 (out of 3794 movable)
[04/18 15:00:57   243s] Mean displacement: 2.37 um
[04/18 15:00:57   243s] Max displacement: 8.66 um (Instance: CPU_REGS_rc_gclk_1607__L2_I0) ([04/18 15:00:57   243s] Total instances moved : 200
638.19, 519.11) -> (641.97, 523.99)
[04/18 15:00:57   243s] 	Length: 6 sites, height: 1 rows, site name: core, cell type: INX4
[04/18 15:00:57   243s] Total net length = 1.916e+05 (9.025e+04 1.013e+05) (ext = 2.433e+04)
[04/18 15:00:57   243s] Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 1774.1MB
[04/18 15:00:57   243s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:01.0, mem=1774.1MB) @(0:04:02 - 0:04:02).
[04/18 15:00:57   243s] *** Finished refinePlace (0:04:02 mem=1774.1M) ***
[04/18 15:00:57   243s] ***** Refine Placement Finished (CPU Time: 0:00:00.4  MEM: 1774.062M)
[04/18 15:00:57   243s] 
[04/18 15:00:57   243s] 
[04/18 15:00:57   243s] **INFO: Total instances moved beyond threshold limit during refinePlace are 0...
[04/18 15:00:57   243s] 
[04/18 15:00:57   244s] 
[04/18 15:00:57   244s] Refine place movement check finished, CPU=0:00:00.6 
[04/18 15:00:57   244s] ============================================================
[04/18 15:00:57   244s] 
[04/18 15:00:57   244s] # Analysis View: default_emulate_view
[04/18 15:00:57   244s] ********** Clock CLK Pre-Route Timing Analysis **********
[04/18 15:00:57   244s] Nr. of Subtrees                : 37
[04/18 15:00:57   244s] Nr. of Sinks                   : 336
[04/18 15:00:57   244s] Nr. of Buffer                  : 65
[04/18 15:00:57   244s] Nr. of Level (including gates) : 5
[04/18 15:00:57   244s] Root Rise Input Tran           : 207(ps)
[04/18 15:00:57   244s] Root Fall Input Tran           : 135(ps)
[04/18 15:00:57   244s] No Driving Cell Specified!
[04/18 15:00:57   244s] Max trig. edge delay at sink(R): CPU_REGS_regs_lo_data_reg[4][2]/C 426.8(ps)
[04/18 15:00:57   244s] Min trig. edge delay at sink(R): CPU_REGS_RC_CG_HIER_INST10/enl_reg/GN 207.5(ps)
[04/18 15:00:57   244s] 
[04/18 15:00:57   244s] 
[04/18 15:00:57   244s]                                  (Actual)               (Required)          
[04/18 15:00:57   244s] Rise Phase Delay               : 207.5~426.8(ps)        0~10(ps)            
[04/18 15:00:57   244s] Fall Phase Delay               : 230.1~457.3(ps)        0~10(ps)            
[04/18 15:00:57   244s] Trig. Edge Skew                : 219.3(ps)              800(ps)             
[04/18 15:00:57   244s] Rise Skew                      : 219.3(ps)              
[04/18 15:00:57   244s] Fall Skew                      : 227.2(ps)              
[04/18 15:00:57   244s] Max. Rise Buffer Tran.         : 77.9(ps)               200(ps)             
[04/18 15:00:57   244s] Max. Fall Buffer Tran.         : 72.9(ps)               200(ps)             
[04/18 15:00:57   244s] Max. Rise Sink Tran.           : 186.6(ps)              200(ps)             
[04/18 15:00:57   244s] Max. Fall Sink Tran.           : 105.1(ps)              200(ps)             
[04/18 15:00:57   244s] Min. Rise Buffer Tran.         : 50.4(ps)               0(ps)               
[04/18 15:00:57   244s] Min. Fall Buffer Tran.         : 37.1(ps)               0(ps)               
[04/18 15:00:57   244s] Min. Rise Sink Tran.           : 50(ps)                 0(ps)               
[04/18 15:00:57   244s] Min. Fall Sink Tran.           : 46.9(ps)               0(ps)               
[04/18 15:00:57   244s] 
[04/18 15:00:57   244s] view default_emulate_view : skew = 219.3ps (required = 800ps)
[04/18 15:00:57   244s] 
[04/18 15:00:57   244s] 
[04/18 15:00:57   244s] Clock Analysis (CPU Time 0:00:00.1)
[04/18 15:00:57   244s] 
[04/18 15:00:57   244s] 
[04/18 15:00:57   244s] Enabling 8 Threads ...
[04/18 15:00:57   244s] Multi-CPU acceleration using 8 CPU(s).
[04/18 15:00:57   244s] Switching to the default view 'default_emulate_view'...
[04/18 15:00:57   244s] *** Look For Reconvergent Clock Component ***
[04/18 15:00:57   244s] The clock tree CLK has no reconvergent cell.
[04/18 15:00:57   244s] Reducing the latency of clock tree 'CLK' in 'default_emulate_view' view ...
[04/18 15:00:57   244s] 
[04/18 15:00:57   244s] Calculating pre-route downstream delay for clock tree 'CLK'...
[04/18 15:00:57   244s] *** Look For PreservePin And Optimized CrossOver Root Pin ***
[04/18 15:00:57   244s] moving 'CLK__L2_I0' from (778050 709430) to (776160 738710)
[04/18 15:00:57   244s] moving 'CLK__L2_I1' from (730800 602070) to (781830 694790)
[04/18 15:00:57   244s] moving 'CPU_REGS_regs_hi_RC_CG_HIER_INST17/g12' from (828450 645990) to (817740 665510)
[04/18 15:00:57   244s] MaxTriggerDelay: 419.1 (ps)
[04/18 15:00:57   244s] MinTriggerDelay: 205.8 (ps)
[04/18 15:00:57   244s] Skew: 213.3 (ps)
[04/18 15:00:57   244s] *** Finished Latency Reduction ((cpu=0:00:00.1 real=0:00:00.0 mem=1774.1M) ***
[04/18 15:00:57   244s] Reducing the skew of clock tree 'CLK' in 'default_emulate_view' view ...
[04/18 15:00:57   244s] 
[04/18 15:00:57   244s] MaxTriggerDelay: 419.1 (ps)
[04/18 15:00:57   244s] MinTriggerDelay: 205.8 (ps)
[04/18 15:00:57   244s] Skew: 213.3 (ps)
[04/18 15:00:57   244s] *** Finished Skew Reduction ((cpu=0:00:00.0 real=0:00:00.0 mem=1774.1M) ***
[04/18 15:00:57   244s] resized 0 standard cell(s).
[04/18 15:00:57   244s] inserted 0 standard cell(s).
[04/18 15:00:57   244s] deleted 0 standard cell(s).
[04/18 15:00:57   244s] moved 3 standard cell(s).
[04/18 15:00:57   244s] *** Optimized Clock Tree Latency (cpu=0:00:00.1 real=0:00:00.0 mem=1774.1M) ***
[04/18 15:00:57   244s] Doing the final refine placement ...
[04/18 15:00:57   244s] ***** Start Refine Placement.....
[04/18 15:00:57   244s] *** Starting refinePlace (0:04:02 mem=1774.1M) ***
[04/18 15:00:57   244s] Total net length = 1.918e+05 (9.033e+04 1.014e+05) (ext = 2.433e+04)
[04/18 15:00:57   244s] Starting refinePlace ...
[04/18 15:00:57   244s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/18 15:00:57   244s] default core: bins with density >  0.75 =    0 % ( 0 / 252 )
[04/18 15:00:57   244s] Density distribution unevenness ratio = 65.698%
[04/18 15:00:57   244s]   Spread Effort: high, pre-route mode, useDDP on.
[04/18 15:00:57   244s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1774.1MB) @(0:04:02 - 0:04:02).
[04/18 15:00:57   244s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/18 15:00:57   244s] wireLenOptFixPriorityInst 437 inst fixed
[04/18 15:00:57   244s] Move report: legalization moves 9 insts, mean move: 4.32 um, max move: 6.77 um
[04/18 15:00:57   244s] 	Max move on inst (g90829): (792.54, 694.79) --> (794.43, 689.91)
[04/18 15:00:57   244s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1774.1MB) @(0:04:02 - 0:04:02).
[04/18 15:00:57   244s] Move report: Detail placement moves 9 insts, mean move: 4.32 um, max move: 6.77 um
[04/18 15:00:57   244s] 	Max move on inst (g90829): (792.54, 694.79) --> (794.43, 689.91)
[04/18 15:00:57   244s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1774.1MB
[04/18 15:00:57   244s] Statistics of distance of Instance movement in refine placement:
[04/18 15:00:57   244s]   maximum (X+Y) =         6.77 um
[04/18 15:00:57   244s]   inst (g90829) with max move: (792.54, 694.79) -> (794.43, 689.91)
[04/18 15:00:57   244s]   mean    (X+Y) =         4.32 um
[04/18 15:00:57   244s] Summary Report:
[04/18 15:00:57   244s] Instances move: 9 (out of 3794 movable)
[04/18 15:00:57   244s] Mean displacement: 4.32 um
[04/18 15:00:57   244s] Max displacement: 6.77 um (Instance: g90829) (792.54, 694.79) -> ([04/18 15:00:57   244s] Total instances moved : 9
794.43, 689.91)
[04/18 15:00:57   244s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: NO2X1
[04/18 15:00:57   244s] Total net length = 1.918e+05 (9.033e+04 1.014e+05) (ext = 2.433e+04)
[04/18 15:00:57   244s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1774.1MB
[04/18 15:00:57   244s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1774.1MB) @(0:04:02 - 0:04:02).
[04/18 15:00:57   244s] *** Finished refinePlace (0:04:02 mem=1774.1M) ***
[04/18 15:00:57   244s] ***** Refine Placement Finished (CPU Time: 0:00:00.4  MEM: 1774.059M)
[04/18 15:00:57   244s] 
[04/18 15:00:57   244s] # Analysis View: default_emulate_view
[04/18 15:00:57   244s] ********** Clock CLK Pre-Route Timing Analysis **********
[04/18 15:00:57   244s] Nr. of Subtrees                : 37
[04/18 15:00:57   244s] Nr. of Sinks                   : 336
[04/18 15:00:57   244s] Nr. of Buffer                  : 65
[04/18 15:00:57   244s] Nr. of Level (including gates) : 5
[04/18 15:00:57   244s] Root Rise Input Tran           : 207(ps)
[04/18 15:00:57   244s] Root Fall Input Tran           : 135(ps)
[04/18 15:00:57   244s] No Driving Cell Specified!
[04/18 15:00:57   244s] Max trig. edge delay at sink(R): tzf_reg/C 419.1(ps)
[04/18 15:00:57   244s] Min trig. edge delay at sink(R): RC_CG_HIER_INST4/enl_reg/GN 205.8(ps)
[04/18 15:00:57   244s] 
[04/18 15:00:57   244s] 
[04/18 15:00:57   244s]                                  (Actual)               (Required)          
[04/18 15:00:57   244s] Rise Phase Delay               : 205.8~419.1(ps)        0~10(ps)            
[04/18 15:00:57   244s] Fall Phase Delay               : 228.5~448.7(ps)        0~10(ps)            
[04/18 15:00:57   244s] Trig. Edge Skew                : 213.3(ps)              800(ps)             
[04/18 15:00:57   244s] Rise Skew                      : 213.3(ps)              
[04/18 15:00:57   244s] Fall Skew                      : 220.2(ps)              
[04/18 15:00:57   244s] Max. Rise Buffer Tran.         : 77.4(ps)               200(ps)             
[04/18 15:00:57   244s] Max. Fall Buffer Tran.         : 72.3(ps)               200(ps)             
[04/18 15:00:57   244s] Max. Rise Sink Tran.           : 186.6(ps)              200(ps)             
[04/18 15:00:57   244s] Max. Fall Sink Tran.           : 105.1(ps)              200(ps)             
[04/18 15:00:57   244s] Min. Rise Buffer Tran.         : 52.3(ps)               0(ps)               
[04/18 15:00:57   244s] Min. Fall Buffer Tran.         : 37.1(ps)               0(ps)               
[04/18 15:00:57   244s] Min. Rise Sink Tran.           : 52.8(ps)               0(ps)               
[04/18 15:00:57   244s] Min. Fall Sink Tran.           : 49.6(ps)               0(ps)               
[04/18 15:00:57   244s] 
[04/18 15:00:57   244s] view default_emulate_view : skew = 213.3ps (required = 800ps)
[04/18 15:00:57   244s] 
[04/18 15:00:57   244s] 
[04/18 15:00:57   244s] Generating Clock Analysis Report clk_report/clock.report ....
[04/18 15:00:57   244s] Clock Analysis (CPU Time 0:00:00.0)
[04/18 15:00:57   244s] 
[04/18 15:00:57   244s] 
[04/18 15:00:57   244s] *** ckSynthesis Opt Latency (cpu=0:00:00.7 real=0:00:00.0 mem=1774.1M) ***
[04/18 15:00:57   244s] ***** Start Refine Placement.....
[04/18 15:00:58   244s] *** Starting refinePlace (0:04:03 mem=1774.1M) ***
[04/18 15:00:58   244s] Total net length = 1.918e+05 (9.034e+04 1.014e+05) (ext = 2.433e+04)
[04/18 15:00:58   244s] Starting refinePlace ...
[04/18 15:00:58   244s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/18 15:00:58   245s] default core: bins with density >  0.75 =    0 % ( 0 / 252 )
[04/18 15:00:58   245s] Density distribution unevenness ratio = 65.698%
[04/18 15:00:58   245s]   Spread Effort: high, pre-route mode, useDDP on.
[04/18 15:00:58   245s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1774.1MB) @(0:04:03 - 0:04:03).
[04/18 15:00:58   245s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/18 15:00:58   245s] wireLenOptFixPriorityInst 437 inst fixed
[04/18 15:00:58   245s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/18 15:00:58   245s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1774.1MB) @(0:04:03 - 0:04:03).
[04/18 15:00:58   245s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/18 15:00:58   245s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1774.1MB
[04/18 15:00:58   245s] Statistics of distance of Instance movement in refine placement:
[04/18 15:00:58   245s]   maximum (X+Y) =         0.00 um
[04/18 15:00:58   245s]   mean    (X+Y) =         0.00 um
[04/18 15:00:58   245s] Total instances moved : 0
[04/18 15:00:58   245s] Summary Report:
[04/18 15:00:58   245s] Instances move: 0 (out of 3794 movable)
[04/18 15:00:58   245s] Mean displacement: 0.00 um
[04/18 15:00:58   245s] Max displacement: 0.00 um 
[04/18 15:00:58   245s] Total net length = 1.918e+05 (9.034e+04 1.014e+05) (ext = 2.433e+04)
[04/18 15:00:58   245s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1774.1MB
[04/18 15:00:58   245s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1774.1MB) @(0:04:03 - 0:04:03).
[04/18 15:00:58   245s] *** Finished refinePlace (0:04:03 mem=1774.1M) ***
[04/18 15:00:58   245s] ***** Refine Placement Finished (CPU Time: 0:00:00.4  MEM: 1774.059M)
[04/18 15:00:58   245s] 
[04/18 15:00:58   245s] # Analysis View: default_emulate_view
[04/18 15:00:58   245s] ********** Clock CLK Pre-Route Timing Analysis **********
[04/18 15:00:58   245s] Nr. of Subtrees                : 37
[04/18 15:00:58   245s] Nr. of Sinks                   : 336
[04/18 15:00:58   245s] Nr. of Buffer                  : 65
[04/18 15:00:58   245s] Nr. of Level (including gates) : 5
[04/18 15:00:58   245s] Root Rise Input Tran           : 207(ps)
[04/18 15:00:58   245s] Root Fall Input Tran           : 135(ps)
[04/18 15:00:58   245s] No Driving Cell Specified!
[04/18 15:00:58   245s] Max trig. edge delay at sink(R): tzf_reg/C 419.1(ps)
[04/18 15:00:58   245s] Min trig. edge delay at sink(R): RC_CG_HIER_INST4/enl_reg/GN 205.8(ps)
[04/18 15:00:58   245s] 
[04/18 15:00:58   245s] 
[04/18 15:00:58   245s]                                  (Actual)               (Required)          
[04/18 15:00:58   245s] Rise Phase Delay               : 205.8~419.1(ps)        0~10(ps)            
[04/18 15:00:58   245s] Fall Phase Delay               : 228.5~448.7(ps)        0~10(ps)            
[04/18 15:00:58   245s] Trig. Edge Skew                : 213.3(ps)              800(ps)             
[04/18 15:00:58   245s] Rise Skew                      : 213.3(ps)              
[04/18 15:00:58   245s] Fall Skew                      : 220.2(ps)              
[04/18 15:00:58   245s] Max. Rise Buffer Tran.         : 77.4(ps)               200(ps)             
[04/18 15:00:58   245s] Max. Fall Buffer Tran.         : 72.3(ps)               200(ps)             
[04/18 15:00:58   245s] Max. Rise Sink Tran.           : 186.6(ps)              200(ps)             
[04/18 15:00:58   245s] Max. Fall Sink Tran.           : 105.1(ps)              200(ps)             
[04/18 15:00:58   245s] Min. Rise Buffer Tran.         : 52.3(ps)               0(ps)               
[04/18 15:00:58   245s] Min. Fall Buffer Tran.         : 37.1(ps)               0(ps)               
[04/18 15:00:58   245s] Min. Rise Sink Tran.           : 52.8(ps)               0(ps)               
[04/18 15:00:58   245s] Min. Fall Sink Tran.           : 49.6(ps)               0(ps)               
[04/18 15:00:58   245s] 
[04/18 15:00:58   245s] view default_emulate_view : skew = 213.3ps (required = 800ps)
[04/18 15:00:58   245s] 
[04/18 15:00:58   245s] 
[04/18 15:00:58   245s] Clock Analysis (CPU Time 0:00:00.0)
[04/18 15:00:58   245s] 
[04/18 15:00:58   245s] 
[04/18 15:00:58   245s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[04/18 15:00:58   245s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[04/18 15:00:58   245s] 
[04/18 15:00:58   245s] globalDetailRoute
[04/18 15:00:58   245s] 
[04/18 15:00:58   245s] #setNanoRouteMode -drouteAutoStop false
[04/18 15:00:58   245s] #setNanoRouteMode -drouteEndIteration 5
[04/18 15:00:58   245s] #setNanoRouteMode -routeSelectedNetOnly true
[04/18 15:00:58   245s] #setNanoRouteMode -routeWithEco true
[04/18 15:00:58   245s] #setNanoRouteMode -routeWithTimingDriven false
[04/18 15:00:58   245s] #Start globalDetailRoute on Mon Apr 18 15:00:58 2022
[04/18 15:00:58   245s] #
[04/18 15:00:58   245s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT8SP does not have antenna diff area.
[04/18 15:00:58   245s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT8SMP does not have antenna diff area.
[04/18 15:00:58   245s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT8P does not have antenna diff area.
[04/18 15:00:58   245s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT4SP does not have antenna diff area.
[04/18 15:00:58   245s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT4SMP does not have antenna diff area.
[04/18 15:00:58   245s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT4P does not have antenna diff area.
[04/18 15:00:58   245s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT2SP does not have antenna diff area.
[04/18 15:00:58   245s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT2P does not have antenna diff area.
[04/18 15:00:58   245s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT24SP does not have antenna diff area.
[04/18 15:00:58   245s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT24SMP does not have antenna diff area.
[04/18 15:00:58   245s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT24P does not have antenna diff area.
[04/18 15:00:58   245s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT1P does not have antenna diff area.
[04/18 15:00:58   245s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT16SP does not have antenna diff area.
[04/18 15:00:58   245s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT16SMP does not have antenna diff area.
[04/18 15:00:58   245s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT16P does not have antenna diff area.
[04/18 15:00:58   245s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD8SP does not have antenna diff area.
[04/18 15:00:58   245s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD8SMP does not have antenna diff area.
[04/18 15:00:58   245s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD8P does not have antenna diff area.
[04/18 15:00:58   245s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD4SP does not have antenna diff area.
[04/18 15:00:58   245s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD4SMP does not have antenna diff area.
[04/18 15:00:58   245s] #WARNING (EMS-27) Message (NRDB-728) has exceeded the current message display limit of 20.
[04/18 15:00:58   245s] #To increase the message display limit, refer to the product command reference manual.
[04/18 15:01:00   248s] #WARNING (NRIG-34) Power/Ground pin vdd! of instance CLK__L2_I2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/18 15:01:00   248s] #WARNING (NRIG-34) Power/Ground pin gnd! of instance CLK__L2_I2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/18 15:01:00   248s] #WARNING (NRIG-34) Power/Ground pin vdd! of instance CLK__L2_I1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/18 15:01:00   248s] #WARNING (NRIG-34) Power/Ground pin gnd! of instance CLK__L2_I1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/18 15:01:00   248s] #WARNING (NRIG-34) Power/Ground pin vdd! of instance CLK__L2_I0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/18 15:01:00   248s] #WARNING (NRIG-34) Power/Ground pin gnd! of instance CLK__L2_I0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/18 15:01:00   248s] #WARNING (NRIG-34) Power/Ground pin vdd! of instance CLK__L1_I0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/18 15:01:00   248s] #WARNING (NRIG-34) Power/Ground pin gnd! of instance CLK__L1_I0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/18 15:01:00   248s] #WARNING (NRIG-34) Power/Ground pin vdd! of instance CPU_REGS_rc_gclk__L2_I0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/18 15:01:00   248s] #WARNING (NRIG-34) Power/Ground pin gnd! of instance CPU_REGS_rc_gclk__L2_I0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/18 15:01:00   248s] #WARNING (NRIG-34) Power/Ground pin vdd! of instance CPU_REGS_rc_gclk__L1_I0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/18 15:01:00   248s] #WARNING (NRIG-34) Power/Ground pin gnd! of instance CPU_REGS_rc_gclk__L1_I0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/18 15:01:00   248s] #WARNING (NRIG-34) Power/Ground pin vdd! of instance CPU_REGS_rc_gclk_1601__L2_I0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/18 15:01:00   248s] #WARNING (NRIG-34) Power/Ground pin gnd! of instance CPU_REGS_rc_gclk_1601__L2_I0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/18 15:01:00   248s] #WARNING (NRIG-34) Power/Ground pin vdd! of instance CPU_REGS_rc_gclk_1601__L1_I0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/18 15:01:00   248s] #WARNING (NRIG-34) Power/Ground pin gnd! of instance CPU_REGS_rc_gclk_1601__L1_I0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/18 15:01:00   248s] #WARNING (NRIG-34) Power/Ground pin vdd! of instance CPU_REGS_rc_gclk_1607__L2_I0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/18 15:01:00   248s] #WARNING (NRIG-34) Power/Ground pin gnd! of instance CPU_REGS_rc_gclk_1607__L2_I0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/18 15:01:00   248s] #WARNING (NRIG-34) Power/Ground pin vdd! of instance CPU_REGS_rc_gclk_1607__L1_I0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/18 15:01:00   248s] #WARNING (NRIG-34) Power/Ground pin gnd! of instance CPU_REGS_rc_gclk_1607__L1_I0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/18 15:01:00   248s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[04/18 15:01:00   248s] #To increase the message display limit, refer to the product command reference manual.
[04/18 15:01:00   248s] #NanoRoute Version 15.20-p005_1 NR151028-1715/15_20-UB
[04/18 15:01:00   248s] #Using multithreading with 8 threads.
[04/18 15:01:00   248s] #Start routing data preparation.
[04/18 15:01:00   248s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET1 is not specified for width 0.230.
[04/18 15:01:00   248s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET2 is not specified for width 0.280.
[04/18 15:01:00   248s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET1 is not specified for width 0.230.
[04/18 15:01:00   248s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET2 is not specified for width 0.280.
[04/18 15:01:00   248s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET2 is not specified for width 0.280.
[04/18 15:01:00   248s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET3 is not specified for width 0.280.
[04/18 15:01:00   248s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET2 is not specified for width 0.280.
[04/18 15:01:00   248s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET3 is not specified for width 0.280.
[04/18 15:01:00   248s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET3 is not specified for width 0.280.
[04/18 15:01:00   248s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET4 is not specified for width 0.280.
[04/18 15:01:00   248s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET3 is not specified for width 0.280.
[04/18 15:01:00   248s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET4 is not specified for width 0.280.
[04/18 15:01:00   248s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET4 is not specified for width 0.280.
[04/18 15:01:00   248s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET5 is not specified for width 0.280.
[04/18 15:01:00   248s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET4 is not specified for width 0.280.
[04/18 15:01:00   248s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET5 is not specified for width 0.280.
[04/18 15:01:00   248s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET5 is not specified for width 0.280.
[04/18 15:01:00   248s] #WARNING (NRDB-2078) The above via enclosure for LAYER METTP is not specified for width 0.440.
[04/18 15:01:00   248s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET5 is not specified for width 0.280.
[04/18 15:01:00   248s] #WARNING (NRDB-2078) The above via enclosure for LAYER METTP is not specified for width 0.440.
[04/18 15:01:00   248s] #Minimum voltage of a net in the design = 0.000.
[04/18 15:01:00   248s] #Maximum voltage of a net in the design = 1.800.
[04/18 15:01:00   248s] #Voltage range [0.000 - 0.000] has 4 nets.
[04/18 15:01:00   248s] #Voltage range [0.000 - 1.800] has 3838 nets.
[04/18 15:01:00   248s] #Voltage range [1.800 - 1.800] has 1 net.
[04/18 15:01:01   251s] # MET1         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.485
[04/18 15:01:01   251s] # MET2         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
[04/18 15:01:01   251s] # MET3         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
[04/18 15:01:01   251s] # MET4         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
[04/18 15:01:01   251s] # MET5         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
[04/18 15:01:01   251s] # METTP        V   Track-Pitch = 1.260    Line-2-Via Pitch = 0.950
[04/18 15:01:01   252s] #Regenerating Ggrids automatically.
[04/18 15:01:01   252s] #Auto generating G-grids with size=15 tracks, using layer MET2's pitch = 0.630.
[04/18 15:01:01   252s] #Using automatically generated G-grids.
[04/18 15:01:01   252s] #Done routing data preparation.
[04/18 15:01:01   252s] #cpu time = 00:00:04, elapsed time = 00:00:01, memory = 1224.48 (MB), peak = 1489.12 (MB)
[04/18 15:01:01   252s] #Merging special wires using 8 threads...
[04/18 15:01:01   252s] #
[04/18 15:01:01   252s] #Connectivity extraction summary:
[04/18 15:01:01   252s] #3826 (99.56%) nets are without wires.
[04/18 15:01:01   252s] #17 nets are fixed|skipped|trivial (not extracted).
[04/18 15:01:01   252s] #Total number of nets = 3843.
[04/18 15:01:01   252s] #
[04/18 15:01:01   252s] #reading routing guides ......
[04/18 15:01:01   252s] #Number of eco nets is 0
[04/18 15:01:01   252s] #
[04/18 15:01:01   252s] #Start data preparation...
[04/18 15:01:01   252s] #
[04/18 15:01:01   252s] #Data preparation is done on Mon Apr 18 15:01:01 2022
[04/18 15:01:01   252s] #
[04/18 15:01:01   252s] #Analyzing routing resource...
[04/18 15:01:01   252s] #Routing resource analysis is done on Mon Apr 18 15:01:01 2022
[04/18 15:01:01   252s] #
[04/18 15:01:01   252s] #  Resource Analysis:
[04/18 15:01:01   252s] #
[04/18 15:01:01   252s] #               Routing  #Avail      #Track     #Total     %Gcell
[04/18 15:01:01   252s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[04/18 15:01:01   252s] #  --------------------------------------------------------------
[04/18 15:01:01   252s] #  Metal 1        H         687        1237       17732    67.76%
[04/18 15:01:01   252s] #  Metal 2        V         759        1390       17732    62.34%
[04/18 15:01:01   252s] #  Metal 3        H         688        1236       17732    62.62%
[04/18 15:01:01   252s] #  Metal 4        V         770        1379       17732    62.34%
[04/18 15:01:01   252s] #  Metal 5        H         689        1235       17732    62.62%
[04/18 15:01:01   252s] #  Metal 6        V         384         690       17732    62.88%
[04/18 15:01:01   252s] #  --------------------------------------------------------------
[04/18 15:01:01   252s] #  Total                   3978      64.30%  106392    63.43%
[04/18 15:01:01   252s] #
[04/18 15:01:01   252s] #  102 nets (2.65%) with 1 preferred extra spacing.
[04/18 15:01:01   252s] #
[04/18 15:01:01   252s] #
[04/18 15:01:01   252s] #Routing guide is on.
[04/18 15:01:01   252s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1226.84 (MB), peak = 1489.12 (MB)
[04/18 15:01:01   252s] #
[04/18 15:01:01   252s] #start global routing iteration 1...
[04/18 15:01:01   252s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1242.05 (MB), peak = 1489.12 (MB)
[04/18 15:01:01   252s] #
[04/18 15:01:01   252s] #start global routing iteration 2...
[04/18 15:01:01   252s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1242.23 (MB), peak = 1489.12 (MB)
[04/18 15:01:01   252s] #
[04/18 15:01:01   252s] #
[04/18 15:01:01   252s] #Total number of trivial nets (e.g. < 2 pins) = 17 (skipped).
[04/18 15:01:01   252s] #Total number of selected nets for routing = 102.
[04/18 15:01:01   252s] #Total number of unselected nets (but routable) for routing = 3724 (skipped).
[04/18 15:01:01   252s] #Total number of nets in the design = 3843.
[04/18 15:01:01   252s] #
[04/18 15:01:01   252s] #3724 skipped nets do not have any wires.
[04/18 15:01:01   252s] #102 routable nets have only global wires.
[04/18 15:01:01   252s] #102 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[04/18 15:01:01   252s] #
[04/18 15:01:01   252s] #Routed net constraints summary:
[04/18 15:01:01   252s] #------------------------------------------------
[04/18 15:01:01   252s] #        Rules   Pref Extra Space   Unconstrained  
[04/18 15:01:01   252s] #------------------------------------------------
[04/18 15:01:01   252s] #      Default                102               0  
[04/18 15:01:01   252s] #------------------------------------------------
[04/18 15:01:01   252s] #        Total                102               0  
[04/18 15:01:01   252s] #------------------------------------------------
[04/18 15:01:01   252s] #
[04/18 15:01:01   252s] #Routing constraints summary of the whole design:
[04/18 15:01:01   252s] #------------------------------------------------
[04/18 15:01:01   252s] #        Rules   Pref Extra Space   Unconstrained  
[04/18 15:01:01   252s] #------------------------------------------------
[04/18 15:01:01   252s] #      Default                102            3724  
[04/18 15:01:01   252s] #------------------------------------------------
[04/18 15:01:01   252s] #        Total                102            3724  
[04/18 15:01:01   252s] #------------------------------------------------
[04/18 15:01:01   252s] #
[04/18 15:01:01   252s] #
[04/18 15:01:01   252s] #  Congestion Analysis: (blocked Gcells are excluded)
[04/18 15:01:01   252s] #
[04/18 15:01:01   252s] #                 OverCon          
[04/18 15:01:01   252s] #                  #Gcell    %Gcell
[04/18 15:01:01   252s] #     Layer           (1)   OverCon
[04/18 15:01:01   252s] #  --------------------------------
[04/18 15:01:01   252s] #   Metal 1      0(0.00%)   (0.00%)
[04/18 15:01:01   252s] #   Metal 2      0(0.00%)   (0.00%)
[04/18 15:01:01   252s] #   Metal 3      0(0.00%)   (0.00%)
[04/18 15:01:01   252s] #   Metal 4      0(0.00%)   (0.00%)
[04/18 15:01:01   252s] #   Metal 5      0(0.00%)   (0.00%)
[04/18 15:01:01   252s] #   Metal 6      0(0.00%)   (0.00%)
[04/18 15:01:01   252s] #  --------------------------------
[04/18 15:01:01   252s] #     Total      0(0.00%)   (0.00%)
[04/18 15:01:01   252s] #
[04/18 15:01:01   252s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[04/18 15:01:01   252s] #  Overflow after GR: 0.00% H + 0.00% V
[04/18 15:01:01   252s] #
[04/18 15:01:01   252s] #Complete Global Routing.
[04/18 15:01:01   252s] #Total number of nets with non-default rule or having extra spacing = 102
[04/18 15:01:01   252s] #Total wire length = 11851 um.
[04/18 15:01:01   252s] #Total half perimeter of net bounding box = 8986 um.
[04/18 15:01:01   252s] #Total wire length on LAYER MET1 = 0 um.
[04/18 15:01:01   252s] #Total wire length on LAYER MET2 = 67 um.
[04/18 15:01:01   252s] #Total wire length on LAYER MET3 = 5925 um.
[04/18 15:01:01   252s] #Total wire length on LAYER MET4 = 5859 um.
[04/18 15:01:01   252s] #Total wire length on LAYER MET5 = 0 um.
[04/18 15:01:01   252s] #Total wire length on LAYER METTP = 0 um.
[04/18 15:01:01   252s] #Total number of vias = 1457
[04/18 15:01:01   252s] #Up-Via Summary (total 1457):
[04/18 15:01:01   252s] #           
[04/18 15:01:01   252s] #-----------------------
[04/18 15:01:01   252s] #  Metal 1          533
[04/18 15:01:01   252s] #  Metal 2          501
[04/18 15:01:01   252s] #  Metal 3          423
[04/18 15:01:01   252s] #-----------------------
[04/18 15:01:01   252s] #                  1457 
[04/18 15:01:01   252s] #
[04/18 15:01:01   252s] #Max overcon = 0 track.
[04/18 15:01:01   252s] #Total overcon = 0.00%.
[04/18 15:01:01   252s] #Worst layer Gcell overcon rate = 0.02%.
[04/18 15:01:01   252s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1242.49 (MB), peak = 1489.12 (MB)
[04/18 15:01:01   252s] #
[04/18 15:01:01   252s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1227.71 (MB), peak = 1489.12 (MB)
[04/18 15:01:01   252s] #Start Track Assignment.
[04/18 15:01:01   252s] #Done with 371 horizontal wires in 1 hboxes and 321 vertical wires in 2 hboxes.
[04/18 15:01:01   252s] #Done with 59 horizontal wires in 1 hboxes and 26 vertical wires in 2 hboxes.
[04/18 15:01:01   252s] #Complete Track Assignment.
[04/18 15:01:01   252s] #Total number of nets with non-default rule or having extra spacing = 102
[04/18 15:01:01   252s] #Total wire length = 12634 um.
[04/18 15:01:01   252s] #Total half perimeter of net bounding box = 8986 um.
[04/18 15:01:01   252s] #Total wire length on LAYER MET1 = 767 um.
[04/18 15:01:01   252s] #Total wire length on LAYER MET2 = 71 um.
[04/18 15:01:01   252s] #Total wire length on LAYER MET3 = 5948 um.
[04/18 15:01:01   252s] #Total wire length on LAYER MET4 = 5847 um.
[04/18 15:01:01   252s] #Total wire length on LAYER MET5 = 0 um.
[04/18 15:01:01   252s] #Total wire length on LAYER METTP = 0 um.
[04/18 15:01:01   252s] #Total number of vias = 1457
[04/18 15:01:01   252s] #Up-Via Summary (total 1457):
[04/18 15:01:01   252s] #           
[04/18 15:01:01   252s] #-----------------------
[04/18 15:01:01   252s] #  Metal 1          533
[04/18 15:01:01   252s] #  Metal 2          501
[04/18 15:01:01   252s] #  Metal 3          423
[04/18 15:01:01   252s] #-----------------------
[04/18 15:01:01   252s] #                  1457 
[04/18 15:01:01   252s] #
[04/18 15:01:01   252s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1230.61 (MB), peak = 1489.12 (MB)
[04/18 15:01:01   252s] #
[04/18 15:01:01   252s] #Cpu time = 00:00:04
[04/18 15:01:01   252s] #Elapsed time = 00:00:01
[04/18 15:01:01   252s] #Increased memory = 16.54 (MB)
[04/18 15:01:01   252s] #Total memory = 1230.61 (MB)
[04/18 15:01:01   252s] #Peak memory = 1489.12 (MB)
[04/18 15:01:01   252s] #Using multithreading with 8 threads.
[04/18 15:01:02   252s] #
[04/18 15:01:02   252s] #Start Detail Routing..
[04/18 15:01:02   252s] #start initial detail routing ...
[04/18 15:01:03   257s] # ECO: 0.8% of the total area was rechecked for DRC, and 8.1% required routing.
[04/18 15:01:03   257s] #    number of violations = 0
[04/18 15:01:03   257s] #cpu time = 00:00:04, elapsed time = 00:00:01, memory = 1422.05 (MB), peak = 1489.12 (MB)
[04/18 15:01:03   257s] #start 1st optimization iteration ...
[04/18 15:01:03   257s] #    number of violations = 0
[04/18 15:01:03   257s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1248.79 (MB), peak = 1489.12 (MB)
[04/18 15:01:03   257s] #Complete Detail Routing.
[04/18 15:01:03   257s] #Total number of nets with non-default rule or having extra spacing = 102
[04/18 15:01:03   257s] #Total wire length = 12023 um.
[04/18 15:01:03   257s] #Total half perimeter of net bounding box = 8986 um.
[04/18 15:01:03   257s] #Total wire length on LAYER MET1 = 36 um.
[04/18 15:01:03   257s] #Total wire length on LAYER MET2 = 726 um.
[04/18 15:01:03   257s] #Total wire length on LAYER MET3 = 5597 um.
[04/18 15:01:03   257s] #Total wire length on LAYER MET4 = 5663 um.
[04/18 15:01:03   257s] #Total wire length on LAYER MET5 = 0 um.
[04/18 15:01:03   257s] #Total wire length on LAYER METTP = 0 um.
[04/18 15:01:03   257s] #Total number of vias = 1517
[04/18 15:01:03   257s] #Up-Via Summary (total 1517):
[04/18 15:01:03   257s] #           
[04/18 15:01:03   257s] #-----------------------
[04/18 15:01:03   257s] #  Metal 1          538
[04/18 15:01:03   257s] #  Metal 2          514
[04/18 15:01:03   257s] #  Metal 3          465
[04/18 15:01:03   257s] #-----------------------
[04/18 15:01:03   257s] #                  1517 
[04/18 15:01:03   257s] #
[04/18 15:01:03   257s] #Total number of DRC violations = 0
[04/18 15:01:03   257s] #Cpu time = 00:00:05
[04/18 15:01:03   257s] #Elapsed time = 00:00:02
[04/18 15:01:03   257s] #Increased memory = 12.77 (MB)
[04/18 15:01:03   257s] #Total memory = 1243.38 (MB)
[04/18 15:01:03   257s] #Peak memory = 1489.12 (MB)
[04/18 15:01:03   257s] #detailRoute Statistics:
[04/18 15:01:03   257s] #Cpu time = 00:00:05
[04/18 15:01:03   257s] #Elapsed time = 00:00:02
[04/18 15:01:03   257s] #Increased memory = 12.77 (MB)
[04/18 15:01:03   257s] #Total memory = 1243.38 (MB)
[04/18 15:01:03   257s] #Peak memory = 1489.12 (MB)
[04/18 15:01:03   257s] #
[04/18 15:01:03   257s] #globalDetailRoute statistics:
[04/18 15:01:03   257s] #Cpu time = 00:00:13
[04/18 15:01:03   257s] #Elapsed time = 00:00:05
[04/18 15:01:03   257s] #Increased memory = 68.17 (MB)
[04/18 15:01:03   257s] #Total memory = 1231.46 (MB)
[04/18 15:01:03   257s] #Peak memory = 1489.12 (MB)
[04/18 15:01:03   257s] #Number of warnings = 62
[04/18 15:01:03   257s] #Total number of warnings = 62
[04/18 15:01:03   257s] #Number of fails = 0
[04/18 15:01:03   257s] #Total number of fails = 0
[04/18 15:01:03   257s] #Complete globalDetailRoute on Mon Apr 18 15:01:03 2022
[04/18 15:01:03   257s] #
[04/18 15:01:03   257s] There are 12 violation left....
[04/18 15:01:03   257s] 
[04/18 15:01:03   257s] globalDetailRoute
[04/18 15:01:03   257s] 
[04/18 15:01:03   257s] #setNanoRouteMode -drouteAutoStop false
[04/18 15:01:03   257s] #setNanoRouteMode -drouteEndIteration 5
[04/18 15:01:03   257s] #setNanoRouteMode -routeSelectedNetOnly true
[04/18 15:01:03   257s] #setNanoRouteMode -routeWithEco true
[04/18 15:01:03   257s] #setNanoRouteMode -routeWithTimingDriven false
[04/18 15:01:03   257s] #Start globalDetailRoute on Mon Apr 18 15:01:03 2022
[04/18 15:01:03   257s] #
[04/18 15:01:03   258s] #NanoRoute Version 15.20-p005_1 NR151028-1715/15_20-UB
[04/18 15:01:03   258s] #Using multithreading with 8 threads.
[04/18 15:01:03   258s] #Start routing data preparation.
[04/18 15:01:03   258s] #Minimum voltage of a net in the design = 0.000.
[04/18 15:01:03   258s] #Maximum voltage of a net in the design = 1.800.
[04/18 15:01:03   258s] #Voltage range [0.000 - 0.000] has 4 nets.
[04/18 15:01:03   258s] #Voltage range [0.000 - 1.800] has 3838 nets.
[04/18 15:01:03   258s] #Voltage range [1.800 - 1.800] has 1 net.
[04/18 15:01:03   258s] # MET1         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.485
[04/18 15:01:03   258s] # MET2         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
[04/18 15:01:03   258s] # MET3         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
[04/18 15:01:03   258s] # MET4         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
[04/18 15:01:03   258s] # MET5         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
[04/18 15:01:03   258s] # METTP        V   Track-Pitch = 1.260    Line-2-Via Pitch = 0.950
[04/18 15:01:04   258s] #Regenerating Ggrids automatically.
[04/18 15:01:04   258s] #Auto generating G-grids with size=15 tracks, using layer MET2's pitch = 0.630.
[04/18 15:01:04   258s] #Using automatically generated G-grids.
[04/18 15:01:04   258s] #Done routing data preparation.
[04/18 15:01:04   258s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1149.62 (MB), peak = 1489.12 (MB)
[04/18 15:01:04   258s] #Merging special wires using 8 threads...
[04/18 15:01:04   258s] #
[04/18 15:01:04   258s] #Connectivity extraction summary:
[04/18 15:01:04   258s] #102 routed nets are imported.
[04/18 15:01:04   258s] #3724 (96.90%) nets are without wires.
[04/18 15:01:04   258s] #17 nets are fixed|skipped|trivial (not extracted).
[04/18 15:01:04   258s] #Total number of nets = 3843.
[04/18 15:01:04   258s] #
[04/18 15:01:04   258s] #WARNING (NRGR-21) Selected nets are already detail routed or no nets are selected.
[04/18 15:01:04   258s] #Cpu time = 00:00:00
[04/18 15:01:04   258s] #Elapsed time = 00:00:00
[04/18 15:01:04   258s] #Increased memory = 0.02 (MB)
[04/18 15:01:04   258s] #Total memory = 1149.64 (MB)
[04/18 15:01:04   258s] #Peak memory = 1489.12 (MB)
[04/18 15:01:04   258s] #Using multithreading with 8 threads.
[04/18 15:01:04   258s] #
[04/18 15:01:04   258s] #Start Detail Routing..
[04/18 15:01:04   258s] #start initial detail routing ...
[04/18 15:01:04   258s] #    number of violations = 0
[04/18 15:01:04   258s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1151.24 (MB), peak = 1489.12 (MB)
[04/18 15:01:04   258s] #start 1st optimization iteration ...
[04/18 15:01:04   258s] #    number of violations = 0
[04/18 15:01:04   258s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1150.99 (MB), peak = 1489.12 (MB)
[04/18 15:01:04   258s] #Complete Detail Routing.
[04/18 15:01:04   258s] #Total number of nets with non-default rule or having extra spacing = 102
[04/18 15:01:04   258s] #Total wire length = 12023 um.
[04/18 15:01:04   258s] #Total half perimeter of net bounding box = 8986 um.
[04/18 15:01:04   258s] #Total wire length on LAYER MET1 = 36 um.
[04/18 15:01:04   258s] #Total wire length on LAYER MET2 = 726 um.
[04/18 15:01:04   258s] #Total wire length on LAYER MET3 = 5597 um.
[04/18 15:01:04   258s] #Total wire length on LAYER MET4 = 5663 um.
[04/18 15:01:04   258s] #Total wire length on LAYER MET5 = 0 um.
[04/18 15:01:04   258s] #Total wire length on LAYER METTP = 0 um.
[04/18 15:01:04   258s] #Total number of vias = 1517
[04/18 15:01:04   258s] #Up-Via Summary (total 1517):
[04/18 15:01:04   258s] #           
[04/18 15:01:04   258s] #-----------------------
[04/18 15:01:04   258s] #  Metal 1          538
[04/18 15:01:04   258s] #  Metal 2          514
[04/18 15:01:04   258s] #  Metal 3          465
[04/18 15:01:04   258s] #-----------------------
[04/18 15:01:04   258s] #                  1517 
[04/18 15:01:04   258s] #
[04/18 15:01:04   258s] #Total number of DRC violations = 0
[04/18 15:01:04   258s] #Cpu time = 00:00:00
[04/18 15:01:04   258s] #Elapsed time = 00:00:00
[04/18 15:01:04   258s] #Increased memory = 0.00 (MB)
[04/18 15:01:04   258s] #Total memory = 1149.64 (MB)
[04/18 15:01:04   258s] #Peak memory = 1489.12 (MB)
[04/18 15:01:04   258s] #detailRoute Statistics:
[04/18 15:01:04   258s] #Cpu time = 00:00:00
[04/18 15:01:04   258s] #Elapsed time = 00:00:00
[04/18 15:01:04   258s] #Increased memory = 0.00 (MB)
[04/18 15:01:04   258s] #Total memory = 1149.64 (MB)
[04/18 15:01:04   258s] #Peak memory = 1489.12 (MB)
[04/18 15:01:04   258s] #
[04/18 15:01:04   258s] #globalDetailRoute statistics:
[04/18 15:01:04   258s] #Cpu time = 00:00:01
[04/18 15:01:04   258s] #Elapsed time = 00:00:01
[04/18 15:01:04   258s] #Increased memory = 0.15 (MB)
[04/18 15:01:04   258s] #Total memory = 1145.66 (MB)
[04/18 15:01:04   258s] #Peak memory = 1489.12 (MB)
[04/18 15:01:04   258s] #Number of warnings = 1
[04/18 15:01:04   258s] #Total number of warnings = 63
[04/18 15:01:04   258s] #Number of fails = 0
[04/18 15:01:04   258s] #Total number of fails = 0
[04/18 15:01:04   258s] #Complete globalDetailRoute on Mon Apr 18 15:01:04 2022
[04/18 15:01:04   258s] #
[04/18 15:01:04   258s] *** Look For Un-Routed Clock Tree Net ***
[04/18 15:01:04   258s] 
[04/18 15:01:04   258s] Routing correlation check
[04/18 15:01:04   258s] ============================================================
[04/18 15:01:04   258s] 
[04/18 15:01:04   258s] Min length threshold value is :: 126 microns
[04/18 15:01:04   258s] 
[04/18 15:01:04   258s] Allowed deviation from route guide is 50%
[04/18 15:01:04   258s] 
[04/18 15:01:04   258s] 
[04/18 15:01:04   258s] Routing correlation check finished, CPU=0:00:00.0 
[04/18 15:01:04   258s] ============================================================
[04/18 15:01:04   258s] 
[04/18 15:01:04   258s] Wire resistance checks
[04/18 15:01:04   258s] ============================================================
[04/18 15:01:04   258s] Calculating clock delays in preRoute mode...
[04/18 15:01:04   258s] Calculating clock delays in clkRouteOnly mode...
[04/18 15:01:04   258s] Updating RC grid for preRoute extraction ...
[04/18 15:01:04   258s] Initializing multi-corner capacitance tables ... 
[04/18 15:01:04   258s] Initializing multi-corner resistance tables ...
[04/18 15:01:04   258s] **WARN: (IMPCK-6350):	Clock net CPU_REGS_rc_gclk__L2_N0 has 53.3181 percent resistance deviation between preRoute resistance (181.702 ohm) and after route resistance (389.233 ohm) values. This may indicate correlation issues like jogging in routing for this net.
[04/18 15:01:04   258s] **WARN: (IMPCK-6350):	Clock net CPU_REGS_rc_gclk_1607__L2_N0 has 51.0387 percent resistance deviation between preRoute resistance (97.4131 ohm) and after route resistance (198.959 ohm) values. This may indicate correlation issues like jogging in routing for this net.
[04/18 15:01:04   258s] **WARN: (IMPCK-6350):	Clock net CPU_REGS_regs_hi_rc_gclk_2131__L2_N0 has 50.8165 percent resistance deviation between preRoute resistance (99.4641 ohm) and after route resistance (202.231 ohm) values. This may indicate correlation issues like jogging in routing for this net.
[04/18 15:01:04   258s] **WARN: (IMPCK-6350):	Clock net CPU_REGS_regs_lo_rc_gclk_2131__L2_N0 has 50.6389 percent resistance deviation between preRoute resistance (129.871 ohm) and after route resistance (263.105 ohm) values. This may indicate correlation issues like jogging in routing for this net.
[04/18 15:01:04   258s] **WARN: (IMPCK-6350):	Clock net rc_gclk__L2_N1 has 50.489 percent resistance deviation between preRoute resistance (132.604 ohm) and after route resistance (267.828 ohm) values. This may indicate correlation issues like jogging in routing for this net.
[04/18 15:01:04   258s] **WARN: (IMPCK-6350):	Clock net CPU_REGS_rc_gclk_1601__L2_N0 has 49.8751 percent resistance deviation between preRoute resistance (173.184 ohm) and after route resistance (345.505 ohm) values. This may indicate correlation issues like jogging in routing for this net.
[04/18 15:01:04   258s] **WARN: (IMPCK-6350):	Clock net rc_gclk__L2_N0 has 47.5558 percent resistance deviation between preRoute resistance (122.086 ohm) and after route resistance (232.791 ohm) values. This may indicate correlation issues like jogging in routing for this net.
[04/18 15:01:04   258s] **WARN: (IMPCK-6350):	Clock net CLK__L2_N0 has 46.9375 percent resistance deviation between preRoute resistance (458.674 ohm) and after route resistance (864.403 ohm) values. This may indicate correlation issues like jogging in routing for this net.
[04/18 15:01:04   258s] **WARN: (IMPCK-6350):	Clock net CPU_REGS_regs_lo_rc_gclk_2153__L2_N0 has 46.6182 percent resistance deviation between preRoute resistance (130.239 ohm) and after route resistance (243.976 ohm) values. This may indicate correlation issues like jogging in routing for this net.
[04/18 15:01:04   258s] **WARN: (IMPCK-6350):	Clock net CPU_REGS_regs_lo_rc_gclk_2139__L2_N0 has 45.0771 percent resistance deviation between preRoute resistance (162.468 ohm) and after route resistance (295.81 ohm) values. This may indicate correlation issues like jogging in routing for this net.
[04/18 15:01:04   258s] **WARN: (IMPCK-6350):	Clock net CPU_REGS_regs_lo_rc_gclk_2145__L2_N0 has 44.3712 percent resistance deviation between preRoute resistance (129.512 ohm) and after route resistance (232.814 ohm) values. This may indicate correlation issues like jogging in routing for this net.
[04/18 15:01:04   258s] **WARN: (IMPCK-6350):	Clock net CPU_REGS_regs_hi_rc_gclk__L2_N0 has 44.2167 percent resistance deviation between preRoute resistance (166.575 ohm) and after route resistance (298.611 ohm) values. This may indicate correlation issues like jogging in routing for this net.
[04/18 15:01:04   258s] **WARN: (IMPCK-6350):	Clock net CPU_REGS_regs_lo_rc_gclk_2135__L2_N0 has 44.2128 percent resistance deviation between preRoute resistance (114.009 ohm) and after route resistance (204.365 ohm) values. This may indicate correlation issues like jogging in routing for this net.
[04/18 15:01:04   258s] **WARN: (IMPCK-6350):	Clock net CPU_REGS_regs_hi_rc_gclk_2153__L2_N0 has 44.1541 percent resistance deviation between preRoute resistance (125.962 ohm) and after route resistance (225.553 ohm) values. This may indicate correlation issues like jogging in routing for this net.
[04/18 15:01:04   258s] **WARN: (IMPCK-6350):	Clock net CPU_REGS_regs_hi_rc_gclk_2151__L2_N0 has 44.0182 percent resistance deviation between preRoute resistance (102.598 ohm) and after route resistance (183.27 ohm) values. This may indicate correlation issues like jogging in routing for this net.
[04/18 15:01:04   258s] **WARN: (IMPCK-6350):	Clock net CPU_REGS_regs_lo_rc_gclk_2151__L2_N0 has 43.8123 percent resistance deviation between preRoute resistance (150.701 ohm) and after route resistance (268.21 ohm) values. This may indicate correlation issues like jogging in routing for this net.
[04/18 15:01:04   258s] **WARN: (IMPCK-6350):	Clock net CPU_REGS_regs_hi_rc_gclk_2143__L2_N0 has 43.6651 percent resistance deviation between preRoute resistance (142.488 ohm) and after route resistance (252.931 ohm) values. This may indicate correlation issues like jogging in routing for this net.
[04/18 15:01:04   258s] **WARN: (IMPCK-6350):	Clock net CPU_REGS_regs_hi_rc_gclk_2141__L2_N0 has 43.3788 percent resistance deviation between preRoute resistance (125.663 ohm) and after route resistance (221.936 ohm) values. This may indicate correlation issues like jogging in routing for this net.
[04/18 15:01:04   258s] **WARN: (IMPCK-6350):	Clock net CLK__L2_N1 has 43.2779 percent resistance deviation between preRoute resistance (284.038 ohm) and after route resistance (500.753 ohm) values. This may indicate correlation issues like jogging in routing for this net.
[04/18 15:01:04   258s] **WARN: (IMPCK-6350):	Clock net CPU_REGS_regs_lo_rc_gclk_2141__L2_N0 has 42.9125 percent resistance deviation between preRoute resistance (132.336 ohm) and after route resistance (231.812 ohm) values. This may indicate correlation issues like jogging in routing for this net.
[04/18 15:01:04   258s] **WARN: (EMS-27):	Message (IMPCK-6350) has exceeded the current message display limit of 20.
[04/18 15:01:04   258s] To increase the message display limit, refer to the product command reference manual.
[04/18 15:01:04   258s] 
[04/18 15:01:04   258s] Wire resistance checks Finished, CPU=0:00:00.1 
[04/18 15:01:04   258s] ============================================================
[04/18 15:01:04   258s] 
[04/18 15:01:04   258s] # Analysis View: default_emulate_view
[04/18 15:01:04   258s] ********** Clock CLK Clk-Route-Only Timing Analysis **********
[04/18 15:01:04   258s] Nr. of Subtrees                : 37
[04/18 15:01:04   258s] Nr. of Sinks                   : 336
[04/18 15:01:04   258s] Nr. of Buffer                  : 65
[04/18 15:01:04   258s] Nr. of Level (including gates) : 5
[04/18 15:01:04   258s] Root Rise Input Tran           : 207(ps)
[04/18 15:01:04   258s] Root Fall Input Tran           : 135(ps)
[04/18 15:01:04   258s] No Driving Cell Specified!
[04/18 15:01:04   258s] Max trig. edge delay at sink(R): CPU_REGS_regs_lo_data_reg[4][3]/C 435.8(ps)
[04/18 15:01:04   258s] Min trig. edge delay at sink(R): RC_CG_HIER_INST1/enl_reg/GN 218(ps)
[04/18 15:01:04   258s] 
[04/18 15:01:04   258s] 
[04/18 15:01:04   258s]                                  (Actual)               (Required)          
[04/18 15:01:04   258s] Rise Phase Delay               : 218~435.8(ps)          0~10(ps)            
[04/18 15:01:04   258s] Fall Phase Delay               : 240.7~466.5(ps)        0~10(ps)            
[04/18 15:01:04   258s] Trig. Edge Skew                : 217.8(ps)              800(ps)             
[04/18 15:01:04   258s] Rise Skew                      : 217.8(ps)              
[04/18 15:01:04   258s] Fall Skew                      : 225.8(ps)              
[04/18 15:01:04   258s] Max. Rise Buffer Tran.         : 79.4(ps)               200(ps)             
[04/18 15:01:04   258s] Max. Fall Buffer Tran.         : 74.4(ps)               200(ps)             
[04/18 15:01:04   258s] Max. Rise Sink Tran.           : 192.4(ps)              200(ps)             
[04/18 15:01:04   258s] Max. Fall Sink Tran.           : 107.9(ps)              200(ps)             
[04/18 15:01:04   258s] Min. Rise Buffer Tran.         : 52(ps)                 0(ps)               
[04/18 15:01:04   258s] Min. Fall Buffer Tran.         : 36.7(ps)               0(ps)               
[04/18 15:01:04   258s] Min. Rise Sink Tran.           : 55.2(ps)               0(ps)               
[04/18 15:01:04   258s] Min. Fall Sink Tran.           : 52(ps)                 0(ps)               
[04/18 15:01:04   258s] 
[04/18 15:01:04   258s] view default_emulate_view : skew = 217.8ps (required = 800ps)
[04/18 15:01:04   258s] 
[04/18 15:01:04   258s] 
[04/18 15:01:04   258s] Clock Analysis (CPU Time 0:00:00.0)
[04/18 15:01:04   258s] 
[04/18 15:01:04   258s] 
[04/18 15:01:04   258s] setting up for view 'default_emulate_view'...
[04/18 15:01:04   258s] Enabling 8 Threads ...
[04/18 15:01:04   258s] Multi-CPU acceleration using 8 CPU(s).
[04/18 15:01:04   259s] Selecting the worst MMMC view of clock tree 'CLK' ...
[04/18 15:01:04   259s] resized 0 standard cell(s).
[04/18 15:01:04   259s] inserted 0 standard cell(s).
[04/18 15:01:04   259s] *** Gated Clock Tree Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=1788.4M) ***
[04/18 15:01:04   259s] *** Finished Clock Tree Skew Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=1788.4M) ***
[04/18 15:01:04   259s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[04/18 15:01:04   259s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[04/18 15:01:04   259s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[04/18 15:01:04   259s] 
[04/18 15:01:04   259s] None of the clock tree buffers/gates are modified by the skew optimization.
[04/18 15:01:04   259s] 
[04/18 15:01:04   259s] Switching to the default view 'default_emulate_view' ...
[04/18 15:01:04   259s] 
[04/18 15:01:04   259s] *** None of the buffer chains at roots are modified by the fine-tune process.
[04/18 15:01:04   259s] 
[04/18 15:01:04   259s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[04/18 15:01:04   259s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[04/18 15:01:04   259s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[04/18 15:01:04   259s] *** Look For Reconvergent Clock Component ***
[04/18 15:01:04   259s] The clock tree CLK has no reconvergent cell.
[04/18 15:01:04   259s] 
[04/18 15:01:04   259s] # Analysis View: default_emulate_view
[04/18 15:01:04   259s] ********** Clock CLK Clk-Route-Only Timing Analysis **********
[04/18 15:01:04   259s] Nr. of Subtrees                : 37
[04/18 15:01:04   259s] Nr. of Sinks                   : 336
[04/18 15:01:04   259s] Nr. of Buffer                  : 65
[04/18 15:01:04   259s] Nr. of Level (including gates) : 5
[04/18 15:01:04   259s] Root Rise Input Tran           : 207(ps)
[04/18 15:01:04   259s] Root Fall Input Tran           : 135(ps)
[04/18 15:01:04   259s] No Driving Cell Specified!
[04/18 15:01:04   259s] Max trig. edge delay at sink(R): CPU_REGS_regs_lo_data_reg[4][3]/C 435.8(ps)
[04/18 15:01:04   259s] Min trig. edge delay at sink(R): RC_CG_HIER_INST1/enl_reg/GN 218(ps)
[04/18 15:01:04   259s] 
[04/18 15:01:04   259s] 
[04/18 15:01:04   259s]                                  (Actual)               (Required)          
[04/18 15:01:04   259s] Rise Phase Delay               : 218~435.8(ps)          0~10(ps)            
[04/18 15:01:04   259s] Fall Phase Delay               : 240.7~466.5(ps)        0~10(ps)            
[04/18 15:01:04   259s] Trig. Edge Skew                : 217.8(ps)              800(ps)             
[04/18 15:01:04   259s] Rise Skew                      : 217.8(ps)              
[04/18 15:01:04   259s] Fall Skew                      : 225.8(ps)              
[04/18 15:01:04   259s] Max. Rise Buffer Tran.         : 79.4(ps)               200(ps)             
[04/18 15:01:04   259s] Max. Fall Buffer Tran.         : 74.4(ps)               200(ps)             
[04/18 15:01:04   259s] Max. Rise Sink Tran.           : 192.4(ps)              200(ps)             
[04/18 15:01:04   259s] Max. Fall Sink Tran.           : 107.9(ps)              200(ps)             
[04/18 15:01:04   259s] Min. Rise Buffer Tran.         : 52(ps)                 0(ps)               
[04/18 15:01:04   259s] Min. Fall Buffer Tran.         : 36.7(ps)               0(ps)               
[04/18 15:01:04   259s] Min. Rise Sink Tran.           : 55.2(ps)               0(ps)               
[04/18 15:01:04   259s] Min. Fall Sink Tran.           : 52(ps)                 0(ps)               
[04/18 15:01:04   259s] 
[04/18 15:01:04   259s] view default_emulate_view : skew = 217.8ps (required = 800ps)
[04/18 15:01:04   259s] 
[04/18 15:01:04   259s] 
[04/18 15:01:04   259s] Clock CLK has been routed. Routing guide will not be generated.
[04/18 15:01:04   259s] Generating Clock Analysis Report clk_report/clock.report ....
[04/18 15:01:04   259s] Generating Clock Routing Guide NextZ80.rguide ....
[04/18 15:01:04   259s] Clock Analysis (CPU Time 0:00:00.0)
[04/18 15:01:04   259s] 
[04/18 15:01:04   259s] 
[04/18 15:01:05   259s] 
[04/18 15:01:05   259s] Clock gating checks
[04/18 15:01:05   259s] ============================================================
[04/18 15:01:05   259s] 
[04/18 15:01:05   259s] Clock gating Checks Finished, CPU=0:00:00.0 
[04/18 15:01:05   259s] ============================================================
[04/18 15:01:05   259s] 
[04/18 15:01:05   259s] #############################################################################
[04/18 15:01:05   259s] #
[04/18 15:01:05   259s] # Summary of During-Synthesis Checks
[04/18 15:01:05   259s] #
[04/18 15:01:05   259s] #############################################################################
[04/18 15:01:05   259s] 
[04/18 15:01:05   259s] 
[04/18 15:01:05   259s] Types of Check                                    :          Number of warnings
[04/18 15:01:05   259s] ----------------------------------------------------------------------------
[04/18 15:01:05   259s] 
[04/18 15:01:05   259s] Check RefinePlacement move distance               :          0
[04/18 15:01:05   259s] Check route layer follows preference              :          0
[04/18 15:01:05   259s] Check route follows guide                         :          0
[04/18 15:01:05   259s] clock gating checks                               :          0
[04/18 15:01:05   259s] Wire resistance checks                            :          36
[04/18 15:01:05   259s] 
[04/18 15:01:05   259s] *** End ckSynthesis (cpu=0:00:26.5, real=0:00:19.0, mem=1790.4M) ***
[04/18 15:01:05   259s] <clockDesign CMD> specifyClockTree -update {AutoCTSRootPin * PostOpt YES}
[04/18 15:01:05   259s] **WARN: (IMPCK-8086):	The command specifyClockTree is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to a CCOpt-based flow.
[04/18 15:01:05   259s] <clockDesign CMD> ckECO -postCTS -useSpecFileCellsOnly -report clk_report/clock.postCTS.report
[04/18 15:01:05   259s] **WARN: (IMPCK-8086):	The command ckECO is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to a CCOpt-based flow.
[04/18 15:01:05   259s] Redoing specifyClockTree ...
[04/18 15:01:05   259s] Checking spec file integrity...
[04/18 15:01:05   259s] List of dont use cells: VDDRPADP VDDPADP VDDORPADP VDDOPADP VDDIPADP VDDCPADP POWERCUTP ILP ILHDP JLP JLGDP ILUDP ISHDP JSGDP JSP ISP ISUDP JCAP ICAP ITP ITUDP ITHDP JTGDP JTP ICUDP ICP ICHDP JCP JCGDP GNDRPADP GNDORPADP GNDOPADP GNDIPADP FILLER60P FILLER50P FILLER40P FILLER20P FILLER10P FILLER05P FILLER02P FILLER01P CORNERP CORNERESDP CORNERBP APR15DP APR15P APR10P APR10DP APR04DP APR04P BT1P BBTUD1P BBTHD1P BBT1P BBSUD1P BBSHD1P BBS1P BBLUD1P BBLHD1P BBL1P BBCUD1P BBCHD1P BBCA1P BBC1P BT2SP BBTUD2SP BBTHD2SP BBT2SP BBSUD2SP BBSHD2SP BBS2SP BBLUD2SP BBLHD2SP BBL2SP BBCUD2SP BBCHD2SP BBCA2SP BBC2SP BT2P BBTUD2P BBTHD2P BBT2P BBSUD2P BBSHD2P BBS2P BBLUD2P BBLHD2P BBL2P BBCUD2P BBCHD2P BBCA2P BBC2P BT4SP BBTUD4SP BBTHD4SP BBT4SP BBSUD4SP BBSHD4SP BBS4SP BBLUD4SP BBLHD4SP BBL4SP BBCUD4SP BBCHD4SP BBCA4SP BBC4SP BT8SP BBTUD8SP BBTHD8SP BBT8SP BBSUD8SP BBSHD8SP BBS8SP BBLUD8SP BBLHD8SP BBL8SP BBCUD8SP BBCHD8SP BBCA8SP BBC8SP BT4SMP BBTUD4SMP BBTHD4SMP BBT4SMP BBSUD4SMP BBSHD4SMP BBS4SMP BBLUD4SMP BBLHD4SMP BBL4SMP BBCUD4SMP BBCHD4SMP BBCA4SMP BBC4SMP APR01P APR01DP BT4P BBTUD4P BBTHD4P BBT4P BBSUD4P BBSHD4P BBS4P BBLUD4P BBLHD4P BBL4P BBCUD4P BBCHD4P BBCA4P BBC4P BT8SMP BBTUD8SMP BBTHD8SMP BBT8SMP BBSUD8SMP BBSHD8SMP BBS8SMP BBLUD8SMP BBLHD8SMP BBL8SMP BBCUD8SMP BBCHD8SMP BBCA8SMP BBC8SMP BT16SP BBTUD16SP BBTHD16SP BBT16SP BBSUD16SP BBSHD16SP BBS16SP BBLUD16SP BBLHD16SP BBL16SP BBCUD16SP BBCHD16SP BBCA16SP BBC16SP BT24SP BBTUD24SP BBTHD24SP BBT24SP BBSUD24SP BBSHD24SP BBS24SP BBLUD24SP BBLHD24SP BBL24SP BBCUD24SP BBCHD24SP BBCA24SP BBC24SP BT8P BBTUD8P BBTHD8P BBT8P BBSUD8P BBSHD8P BBS8P BBLUD8P BBLHD8P BBL8P BBCUD8P BBCHD8P BBCA8P BBC8P BT16SMP BBTUD16SMP BBTHD16SMP BBT16SMP BBSUD16SMP BBSHD16SMP BBS16SMP BBLUD16SMP BBLHD16SMP BBL16SMP BBCUD16SMP BBCHD16SMP BBCA16SMP BBC16SMP BT24SMP BBTUD24SMP BBTHD24SMP BBT24SMP BBSUD24SMP BBSHD24SMP BBS24SMP BBLUD24SMP BBLHD24SMP BBL24SMP BBCUD24SMP BBCHD24SMP BBCA24SMP BBC24SMP BT16P BBTUD16P BBTHD16P BBT16P BBSUD16P BBSHD16P BBS16P BBLUD16P BBLHD16P BBL16P BBCUD16P BBCHD16P BBCA16P BBC16P BT24P BBTUD24P BBTHD24P BBT24P BBSUD24P BBSHD24P BBS24P BBLUD24P BBLHD24P BBL24P BBCUD24P BBCHD24P BBCA24P BBC24P BOTGD8SP BOTGD8SMP BOTGD8P BOTGD4SP BOTGD4SMP BOTGD4P BOTGD2SP BOTGD2P BOTGD24SP BOTGD24SMP BOTGD24P BOTGD1P BOTGD16SP BOTGD16SMP BOTGD16P BOT8SP BOT8SMP BOT8P BOT4SP BOT4SMP BOT4P BOT2SP BOT2P BOT24SP BOT24SMP BOT24P BOT1P BOT16SP BOT16SMP BOT16P BOSGD8SP BOSGD8SMP BOSGD8P BOSGD4SP BOSGD4SMP BOSGD4P BOSGD2SP BOSGD2P BOSGD24SP BOSGD24SMP BOSGD24P BOSGD1P BOSGD16SP BOSGD16SMP BOSGD16P BOS8SP BOS8SMP BOS8P BOS4SP BOS4SMP BOS4P BOS2SP BOS2P BOS24SP BOS24SMP BOS24P BOS1P BOS16SP BOS16SMP BOS16P BOLGD8SP BOLGD8SMP BOLGD8P BOLGD4SP BOLGD4SMP BOLGD4P BOLGD2SP BOLGD2P BOLGD24SP BOLGD24SMP BOLGD24P BOLGD1P BOLGD16SP BOLGD16SMP BOLGD16P BOL8SP BOL8SMP BOL8P BOL4SP BOL4SMP BOL4P BOL2SP BOL2P BOL24SP BOL24SMP BOL24P BOL1P BOL16SP BOL16SMP BOL16P BOCGD8SP BOCGD8SMP BOCGD8P BOCGD4SP BOCGD4SMP BOCGD4P BOCGD2SP BOCGD2P BOCGD24SP BOCGD24SMP BOCGD24P BOCGD1P BOCGD16SP BOCGD16SMP BOCGD16P BOCA8SP BOCA8SMP BOCA8P BOCA4SP BOCA4SMP BOCA4P BOCA2SP BOCA2P BOCA24SP BOCA24SMP BOCA24P BOCA1P BOCA16SP BOCA16SMP BOCA16P BOC8SP BOC8SMP BOC8P BOC4SP BOC4SMP BOC4P BOC2SP BOC2P BOC24SP BOC24SMP BOC24P BOC1P BOC16SP BOC16SMP BOC16P BD8SP BD8SMP BD8P BD4SP BD4SMP BD4P BD2SP BD2P BD24SP BD24SMP BD24P BD1P BD16SP BD16SMP BD16P APR00P APR00DP SIGNALHOLD OR8X0 OR8X1 OR7X0 OR7X1 ON333X0 ON333X1 ON332X0 ON332X1 ON331X0 ON331X1 ON322X0 ON322X1 OA333X0 OA333X1 OA332X0 OA332X1 OA331X0 OA331X1 OA322X0 OA322X1 NO8X0 NO8X1 NO7X0 NO7X1 NA8X0 NA8X1 NA7X0 NA7X1 LSOGCPX0 LSOGCPX1 LSOGCPX2 LSOGCPX3 LSOGCPX4 LSOGCPX6 LSOGCPX8 LSOGCNX0 LSOGCNX1 LSOGCNX2 LSOGCNX3 LSOGCNX4 LSOGCNX6 LSOGCNX8 LSGCPX0 LSGCPX1 LSGCPX2 LSGCPX3 LSGCPX4 LSGCPX6 LSGCPX8 LSGCNX0 LSGCNX1 LSGCNX2 LSGCNX3 LSGCNX4 LSGCNX6 LSGCNX8 LGCPX0 LGCPX1 LGCPX2 LGCPX3 LGCPX4 LGCPX6 LGCPX8 LGCNX0 LGCNX1 LGCNX2 LGCNX3 LGCNX4 LGCNX6 LGCNX8 FEEDCAP7LP FEEDCAP7 FEEDCAP5LP FEEDCAP5 FEEDCAP25LP FEEDCAP25 FEEDCAP2 FEEDCAP15LP FEEDCAP15 FEEDCAP10LP FEEDCAP10 FEED5 FEED25 FEED2 FEED10 FEED1 AO333X0 AO333X1 AO332X0 AO332X1 AO331X0 AO331X1 AO322X0 AO322X1 ANTENNACELLN5 ANTENNACELLN25 ANTENNACELLN2 ANTENNACELLN10 ANTENNACELL5 ANTENNACELL25 ANTENNACELL2 ANTENNACELL10 AND8X0 AND8X1 AND7X0 AND7X1 AN333X0 AN333X1 AN332X0 AN332X1 AN331X0 AN331X1 AN322X0 AN322X1 
[04/18 15:01:05   259s] List of dont touch cells: VDDRPADP VDDPADP VDDORPADP VDDOPADP VDDIPADP VDDCPADP POWERCUTP ILP ILHDP JLP JLGDP ILUDP ISHDP JSGDP JSP ISP ISUDP JCAP ICAP ITP ITUDP ITHDP JTGDP JTP ICUDP ICP ICHDP JCP JCGDP GNDRPADP GNDORPADP GNDOPADP GNDIPADP FILLER60P FILLER50P FILLER40P FILLER20P FILLER10P FILLER05P FILLER02P FILLER01P CORNERP CORNERESDP CORNERBP APR15DP APR15P APR10P APR10DP APR04DP APR04P BT1P BBTUD1P BBTHD1P BBT1P BBSUD1P BBSHD1P BBS1P BBLUD1P BBLHD1P BBL1P BBCUD1P BBCHD1P BBCA1P BBC1P BT2SP BBTUD2SP BBTHD2SP BBT2SP BBSUD2SP BBSHD2SP BBS2SP BBLUD2SP BBLHD2SP BBL2SP BBCUD2SP BBCHD2SP BBCA2SP BBC2SP BT2P BBTUD2P BBTHD2P BBT2P BBSUD2P BBSHD2P BBS2P BBLUD2P BBLHD2P BBL2P BBCUD2P BBCHD2P BBCA2P BBC2P BT4SP BBTUD4SP BBTHD4SP BBT4SP BBSUD4SP BBSHD4SP BBS4SP BBLUD4SP BBLHD4SP BBL4SP BBCUD4SP BBCHD4SP BBCA4SP BBC4SP BT8SP BBTUD8SP BBTHD8SP BBT8SP BBSUD8SP BBSHD8SP BBS8SP BBLUD8SP BBLHD8SP BBL8SP BBCUD8SP BBCHD8SP BBCA8SP BBC8SP BT4SMP BBTUD4SMP BBTHD4SMP BBT4SMP BBSUD4SMP BBSHD4SMP BBS4SMP BBLUD4SMP BBLHD4SMP BBL4SMP BBCUD4SMP BBCHD4SMP BBCA4SMP BBC4SMP APR01P APR01DP BT4P BBTUD4P BBTHD4P BBT4P BBSUD4P BBSHD4P BBS4P BBLUD4P BBLHD4P BBL4P BBCUD4P BBCHD4P BBCA4P BBC4P BT8SMP BBTUD8SMP BBTHD8SMP BBT8SMP BBSUD8SMP BBSHD8SMP BBS8SMP BBLUD8SMP BBLHD8SMP BBL8SMP BBCUD8SMP BBCHD8SMP BBCA8SMP BBC8SMP BT16SP BBTUD16SP BBTHD16SP BBT16SP BBSUD16SP BBSHD16SP BBS16SP BBLUD16SP BBLHD16SP BBL16SP BBCUD16SP BBCHD16SP BBCA16SP BBC16SP BT24SP BBTUD24SP BBTHD24SP BBT24SP BBSUD24SP BBSHD24SP BBS24SP BBLUD24SP BBLHD24SP BBL24SP BBCUD24SP BBCHD24SP BBCA24SP BBC24SP BT8P BBTUD8P BBTHD8P BBT8P BBSUD8P BBSHD8P BBS8P BBLUD8P BBLHD8P BBL8P BBCUD8P BBCHD8P BBCA8P BBC8P BT16SMP BBTUD16SMP BBTHD16SMP BBT16SMP BBSUD16SMP BBSHD16SMP BBS16SMP BBLUD16SMP BBLHD16SMP BBL16SMP BBCUD16SMP BBCHD16SMP BBCA16SMP BBC16SMP BT24SMP BBTUD24SMP BBTHD24SMP BBT24SMP BBSUD24SMP BBSHD24SMP BBS24SMP BBLUD24SMP BBLHD24SMP BBL24SMP BBCUD24SMP BBCHD24SMP BBCA24SMP BBC24SMP BT16P BBTUD16P BBTHD16P BBT16P BBSUD16P BBSHD16P BBS16P BBLUD16P BBLHD16P BBL16P BBCUD16P BBCHD16P BBCA16P BBC16P BT24P BBTUD24P BBTHD24P BBT24P BBSUD24P BBSHD24P BBS24P BBLUD24P BBLHD24P BBL24P BBCUD24P BBCHD24P BBCA24P BBC24P BOTGD8SP BOTGD8SMP BOTGD8P BOTGD4SP BOTGD4SMP BOTGD4P BOTGD2SP BOTGD2P BOTGD24SP BOTGD24SMP BOTGD24P BOTGD1P BOTGD16SP BOTGD16SMP BOTGD16P BOT8SP BOT8SMP BOT8P BOT4SP BOT4SMP BOT4P BOT2SP BOT2P BOT24SP BOT24SMP BOT24P BOT1P BOT16SP BOT16SMP BOT16P BOSGD8SP BOSGD8SMP BOSGD8P BOSGD4SP BOSGD4SMP BOSGD4P BOSGD2SP BOSGD2P BOSGD24SP BOSGD24SMP BOSGD24P BOSGD1P BOSGD16SP BOSGD16SMP BOSGD16P BOS8SP BOS8SMP BOS8P BOS4SP BOS4SMP BOS4P BOS2SP BOS2P BOS24SP BOS24SMP BOS24P BOS1P BOS16SP BOS16SMP BOS16P BOLGD8SP BOLGD8SMP BOLGD8P BOLGD4SP BOLGD4SMP BOLGD4P BOLGD2SP BOLGD2P BOLGD24SP BOLGD24SMP BOLGD24P BOLGD1P BOLGD16SP BOLGD16SMP BOLGD16P BOL8SP BOL8SMP BOL8P BOL4SP BOL4SMP BOL4P BOL2SP BOL2P BOL24SP BOL24SMP BOL24P BOL1P BOL16SP BOL16SMP BOL16P BOCGD8SP BOCGD8SMP BOCGD8P BOCGD4SP BOCGD4SMP BOCGD4P BOCGD2SP BOCGD2P BOCGD24SP BOCGD24SMP BOCGD24P BOCGD1P BOCGD16SP BOCGD16SMP BOCGD16P BOCA8SP BOCA8SMP BOCA8P BOCA4SP BOCA4SMP BOCA4P BOCA2SP BOCA2P BOCA24SP BOCA24SMP BOCA24P BOCA1P BOCA16SP BOCA16SMP BOCA16P BOC8SP BOC8SMP BOC8P BOC4SP BOC4SMP BOC4P BOC2SP BOC2P BOC24SP BOC24SMP BOC24P BOC1P BOC16SP BOC16SMP BOC16P BD8SP BD8SMP BD8P BD4SP BD4SMP BD4P BD2SP BD2P BD24SP BD24SMP BD24P BD1P BD16SP BD16SMP BD16P APR00P APR00DP SIGNALHOLD FEEDCAP7LP FEEDCAP7 FEEDCAP5LP FEEDCAP5 FEEDCAP25LP FEEDCAP25 FEEDCAP2 FEEDCAP15LP FEEDCAP15 FEEDCAP10LP FEEDCAP10 FEED5 FEED25 FEED2 FEED10 FEED1 ANTENNACELLN5 ANTENNACELLN25 ANTENNACELLN2 ANTENNACELLN10 ANTENNACELL5 ANTENNACELL25 ANTENNACELL2 ANTENNACELL10 
[04/18 15:01:05   259s] List of valid cells: BUX0 BUX1 BUX2 BUX3 BUX4 BUX6 BUX8 BUX12 BUX16 BUX20 INX0 INX1 INX2 INX3 INX4 INX6 INX8 INX12 INX16 INX20 
[04/18 15:01:05   259s] ***** Doing trialRoute -handlePreroute.
[04/18 15:01:05   259s] 
[04/18 15:01:05   259s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 8.
[04/18 15:01:05   259s] Set wireMPool w/ noThreadCheck
[04/18 15:01:05   259s] *** Starting trialRoute (mem=1790.4M) ***
[04/18 15:01:05   259s] 
[04/18 15:01:05   259s] Using hname+ instead name for net compare
[04/18 15:01:05   259s] Activating lazyNetListOrdering
[04/18 15:01:05   259s] There are 0 guide points passed to route_trial for fixed pins.
[04/18 15:01:05   259s] There are 0 guide points passed to route_trial for pinGroup/netGroup/pinGuide pins.
[04/18 15:01:05   259s] triMarkNetsWithAllFixedWires runtime= 0:00:00.0
[04/18 15:01:05   259s] Phase 0 (cpu= 0:00:00.0 real= 0:00:00.0 mem= 1790.4M)
[04/18 15:01:05   259s] Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide
[04/18 15:01:05   259s] 
[04/18 15:01:05   259s] Nr of prerouted/Fixed nets = 102
[04/18 15:01:05   259s] There are 102 nets with 1 extra space.
[04/18 15:01:05   259s] Starting trMTUpdateAllNetBoxWithoutSpr in MT mode ...
[04/18 15:01:05   259s] routingBox: (315 610) (1353555 1173640)
[04/18 15:01:05   259s] coreBox:    (260190 260470) (1093850 909510)
[04/18 15:01:05   259s] There are 102 prerouted nets with extraSpace.
[04/18 15:01:05   259s] Number of multi-gpin terms=951, multi-gpins=1967, moved blk term=0/0
[04/18 15:01:05   259s] 
[04/18 15:01:05   259s] Phase 1a route (cpu=0:00:00.0 real=0:00:00.0 mem=1793.1M):
[04/18 15:01:05   259s] Est net length = 2.047e+05um = 9.700e+04H + 1.077e+05V
[04/18 15:01:05   259s] Usage: (7.0%H 8.2%V) = (1.313e+05um 1.850e+05um) = (40943 37534)
[04/18 15:01:05   259s] Obstruct: 69766 = 34907 (48.5%H) + 34859 (48.4%V)
[04/18 15:01:05   259s] Overflow: 26 = 4 (0.01% H) + 22 (0.06% V)
[04/18 15:01:05   259s] Number obstruct path=41 reroute=0
[04/18 15:01:05   259s] 
[04/18 15:01:05   260s] There are 102 prerouted nets with extraSpace.
[04/18 15:01:05   260s] Phase 1b route (cpu=0:00:00.1 real=0:00:00.2 mem=1793.1M):
[04/18 15:01:05   260s] Usage: (7.0%H 8.2%V) = (1.308e+05um 1.850e+05um) = (40813 37543)
[04/18 15:01:05   260s] Overflow: 50 = 29 (0.08% H) + 21 (0.06% V)
[04/18 15:01:05   260s] 
[04/18 15:01:05   260s] There are 102 prerouted nets with extraSpace.
[04/18 15:01:05   260s] Phase 1c route (cpu=0:00:00.0 real=0:00:00.0 mem=1793.1M):
[04/18 15:01:05   260s] Usage: (7.0%H 8.2%V) = (1.307e+05um 1.850e+05um) = (40759 37544)
[04/18 15:01:05   260s] Overflow: 49 = 28 (0.08% H) + 21 (0.06% V)
[04/18 15:01:05   260s] 
[04/18 15:01:05   260s] Phase 1d route (cpu=0:00:00.0 real=0:00:00.0 mem=1793.1M):
[04/18 15:01:05   260s] Usage: (7.0%H 8.2%V) = (1.307e+05um 1.851e+05um) = (40762 37547)
[04/18 15:01:05   260s] Overflow: 21 = 2 (0.01% H) + 19 (0.05% V)
[04/18 15:01:05   260s] 
[04/18 15:01:05   260s] Phase 1a-1d Overflow: 0.01% H + 0.05% V (0:00:00.3 1793.1M)
[04/18 15:01:05   260s] 
[04/18 15:01:05   260s] 
[04/18 15:01:06   260s] Phase 1e route (cpu=0:00:00.4 real=0:00:00.5 mem=1857.1M):
[04/18 15:01:06   260s] Usage: (7.0%H 8.2%V) = (1.307e+05um 1.851e+05um) = (40766 37551)
[04/18 15:01:06   260s] Overflow: 18 = 1 (0.00% H) + 17 (0.05% V)
[04/18 15:01:06   260s] 
[04/18 15:01:06   261s] Phase 1f route (cpu=0:00:00.4 real=0:00:00.4 mem=1857.1M):
[04/18 15:01:06   261s] Usage: (7.0%H 8.2%V) = (1.307e+05um 1.851e+05um) = (40767 37552)
[04/18 15:01:06   261s] Overflow: 17 = 0 (0.00% H) + 17 (0.05% V)
[04/18 15:01:06   261s] 
[04/18 15:01:06   261s] Congestion distribution:
[04/18 15:01:06   261s] 
[04/18 15:01:06   261s] Remain	cntH		cntV
[04/18 15:01:06   261s] --------------------------------------
[04/18 15:01:06   261s]  -5:	0	 0.00%	1	 0.00%
[04/18 15:01:06   261s]  -4:	0	 0.00%	1	 0.00%
[04/18 15:01:06   261s]  -3:	0	 0.00%	3	 0.01%
[04/18 15:01:06   261s]  -2:	0	 0.00%	2	 0.01%
[04/18 15:01:06   261s]  -1:	0	 0.00%	5	 0.01%
[04/18 15:01:06   261s] --------------------------------------
[04/18 15:01:06   261s]   0:	8	 0.02%	14	 0.04%
[04/18 15:01:06   261s]   1:	23	 0.06%	23	 0.06%
[04/18 15:01:06   261s]   2:	406	 1.09%	115	 0.31%
[04/18 15:01:06   261s]   3:	44	 0.12%	303	 0.81%
[04/18 15:01:06   261s]   4:	138	 0.37%	240	 0.65%
[04/18 15:01:06   261s]   5:	36518	98.33%	36478	98.10%
[04/18 15:01:06   261s] 
[04/18 15:01:06   261s] 
[04/18 15:01:06   261s] Phase 1e-1f Overflow: 0.00% H + 0.05% V (0:00:00.8 1857.1M)
[04/18 15:01:06   261s] 
[04/18 15:01:06   261s] Global route (cpu=1.1s real=1.1s 1857.1M)
[04/18 15:01:06   261s] Updating RC grid for preRoute extraction ...
[04/18 15:01:06   261s] Initializing multi-corner capacitance tables ... 
[04/18 15:01:06   261s] Initializing multi-corner resistance tables ...
[04/18 15:01:06   261s] There are 102 prerouted nets with extraSpace.
[04/18 15:01:06   261s] 
[04/18 15:01:06   261s] 
[04/18 15:01:06   261s] *** After '-updateRemainTrks' operation: 
[04/18 15:01:06   261s] 
[04/18 15:01:06   261s] Usage: (7.1%H 8.4%V) = (1.334e+05um 1.896e+05um) = (41630 38482)
[04/18 15:01:06   261s] Overflow: 18 = 0 (0.00% H) + 18 (0.05% V)
[04/18 15:01:06   261s] 
[04/18 15:01:06   261s] Phase 1l Overflow: 0.00% H + 0.05% V (0:00:00.2 1801.1M)
[04/18 15:01:06   261s] 
[04/18 15:01:06   261s] 
[04/18 15:01:06   261s] Congestion distribution:
[04/18 15:01:06   261s] 
[04/18 15:01:06   261s] Remain	cntH		cntV
[04/18 15:01:06   261s] --------------------------------------
[04/18 15:01:06   261s]  -5:	0	 0.00%	1	 0.00%
[04/18 15:01:06   261s]  -4:	0	 0.00%	1	 0.00%
[04/18 15:01:06   261s]  -3:	0	 0.00%	3	 0.01%
[04/18 15:01:06   261s]  -2:	0	 0.00%	2	 0.01%
[04/18 15:01:06   261s]  -1:	0	 0.00%	6	 0.02%
[04/18 15:01:06   261s] --------------------------------------
[04/18 15:01:06   261s]   0:	9	 0.02%	16	 0.04%
[04/18 15:01:06   261s]   1:	24	 0.06%	24	 0.06%
[04/18 15:01:06   261s]   2:	406	 1.09%	134	 0.36%
[04/18 15:01:06   261s]   3:	46	 0.12%	347	 0.93%
[04/18 15:01:06   261s]   4:	153	 0.41%	296	 0.80%
[04/18 15:01:06   261s]   5:	36499	98.28%	36355	97.77%
[04/18 15:01:06   261s] 
[04/18 15:01:06   261s] Starting trMTInitAdjWires in MT mode ...
[04/18 15:01:06   261s] Set wireMPool w/ threadCheck
[04/18 15:01:06   261s] Set wireMPool w/ noThreadCheck
[04/18 15:01:06   261s] 
[04/18 15:01:06   261s] *** Completed Phase 1 route (cpu=0:00:01.5 real=0:00:01.4 1801.1M) ***
[04/18 15:01:06   261s] 
[04/18 15:01:06   261s] Using trMTFlushLazyWireDel= 1
[04/18 15:01:06   261s] Not using mpools for CRoute
[04/18 15:01:06   261s] Activating useFastCRoute= 1 in phase 2a.
[04/18 15:01:06   261s] Starting trMTDtrRoute1CleanupA in MT mode ...
[04/18 15:01:06   261s] Set wireMPool w/ threadCheck
[04/18 15:01:06   261s] Set wireMPool w/ noThreadCheck
[04/18 15:01:06   261s] Phase 2a (cpu=0:00:00.2 real=0:00:00.1 mem=1801.1M)
[04/18 15:01:06   261s] Not using mpools for CRoute
[04/18 15:01:06   261s] Activating useFastCRoute= 1 in phase 2b.
[04/18 15:01:07   261s] Remain wire count= 26 (w/term= 26)
[04/18 15:01:07   261s] Phase 2b (cpu=0:00:00.2 real=0:00:00.1 mem=1801.1M)
[04/18 15:01:07   261s] Starting trMTDtrRoute1CleanupB in MT mode ...
[04/18 15:01:07   261s] Set wireMPool w/ threadCheck
[04/18 15:01:07   261s] Set wireMPool w/ noThreadCheck
[04/18 15:01:07   261s] Cleanup real= 0:00:00.0
[04/18 15:01:07   261s] Phase 2 total (cpu=0:00:00.7 real=0:00:00.3 mem=1801.1M)
[04/18 15:01:07   261s] 
[04/18 15:01:07   261s] Total length: 2.231e+05um, number of vias: 25657
[04/18 15:01:07   261s] M1(H) length: 3.753e+01um, number of vias: 12310
[04/18 15:01:07   261s] M2(V) length: 7.311e+04um, number of vias: 10766
[04/18 15:01:07   261s] M3(H) length: 8.913e+04um, number of vias: 2215
[04/18 15:01:07   261s] M4(V) length: 4.487e+04um, number of vias: 337
[04/18 15:01:07   261s] M5(H) length: 1.283e+04um, number of vias: 29
[04/18 15:01:07   261s] M6(V) length: 3.128e+03um
[04/18 15:01:07   261s] *** Completed Phase 2 route (cpu=0:00:00.7 real=0:00:00.3 1801.1M) ***
[04/18 15:01:07   261s] Skipping QALenRecalc
[04/18 15:01:07   261s] 
[04/18 15:01:07   261s] Starting trMTMoveCellTermsToMSLayer in MT mode ...
[04/18 15:01:07   261s] Set wireMPool w/ threadCheck
[04/18 15:01:07   261s] Set wireMPool w/ noThreadCheck
[04/18 15:01:07   261s] Starting trMTConvertWiresToNewViaCode in MT mode ...
[04/18 15:01:07   262s] *** Finished all Phases (cpu=0:00:02.2 mem=1801.1M) ***
[04/18 15:01:07   262s] trMTFlushLazyWireDel was already disabled
[04/18 15:01:07   262s] Starting trMTSprFixZeroViaCodes in MT mode ...
[04/18 15:01:07   262s] trMTSprFixZeroViaCodes runtime= 0:00:00.0
[04/18 15:01:07   262s] Starting trMTRemoveAntenna in MT mode ...
[04/18 15:01:07   262s] Set wireMPool w/ threadCheck
[04/18 15:01:07   262s] Set wireMPool w/ noThreadCheck
[04/18 15:01:07   262s] TrialRoute+GlbRouteEst total runtime= +0:00:01.8 = 0:00:01.9
[04/18 15:01:07   262s] Peak Memory Usage was 1801.1M 
[04/18 15:01:07   262s]   TrialRoute full (called once) runtime= 0:00:01.8
[04/18 15:01:07   262s]   GlbRouteEst (called 3x) runtime= 0:00:00.1
[04/18 15:01:07   262s] Set wireMPool w/ threadCheck
[04/18 15:01:07   262s] *** Finished trialRoute (cpu=0:00:02.2 real=0:00:01.8 mem=1801.1M) ***
[04/18 15:01:07   262s] 
[04/18 15:01:07   262s] Extraction called for design 'NextZ80' of instances=3846 and nets=3843 using extraction engine 'preRoute' .
[04/18 15:01:07   262s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/18 15:01:07   262s] Type 'man IMPEXT-3530' for more detail.
[04/18 15:01:07   262s] PreRoute RC Extraction called for design NextZ80.
[04/18 15:01:07   262s] RC Extraction called in multi-corner(1) mode.
[04/18 15:01:07   262s] RCMode: PreRoute
[04/18 15:01:07   262s]       RC Corner Indexes            0   
[04/18 15:01:07   262s] Capacitance Scaling Factor   : 1.00000 
[04/18 15:01:07   262s] Resistance Scaling Factor    : 1.00000 
[04/18 15:01:07   262s] Clock Cap. Scaling Factor    : 1.00000 
[04/18 15:01:07   262s] Clock Res. Scaling Factor    : 1.00000 
[04/18 15:01:07   262s] Shrink Factor                : 1.00000
[04/18 15:01:07   262s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/18 15:01:07   262s] Using capacitance table file ...
[04/18 15:01:07   262s] Updating RC grid for preRoute extraction ...
[04/18 15:01:07   262s] Initializing multi-corner capacitance tables ... 
[04/18 15:01:07   262s] Initializing multi-corner resistance tables ...
[04/18 15:01:07   262s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1801.141M)
[04/18 15:01:07   262s] setting up for view 'default_emulate_view'...
[04/18 15:01:07   262s] 
[04/18 15:01:07   262s] # Analysis View: default_emulate_view
[04/18 15:01:07   262s] ********** Clock CLK Post-CTS Timing Analysis **********
[04/18 15:01:07   262s] Nr. of Subtrees                : 37
[04/18 15:01:07   262s] Nr. of Sinks                   : 336
[04/18 15:01:07   262s] Nr. of Buffer                  : 65
[04/18 15:01:07   262s] Nr. of Level (including gates) : 5
[04/18 15:01:07   262s] Root Rise Input Tran           : 207(ps)
[04/18 15:01:07   262s] Root Fall Input Tran           : 135(ps)
[04/18 15:01:07   262s] No Driving Cell Specified!
[04/18 15:01:07   262s] Max trig. edge delay at sink(R): CPU_REGS_regs_hi_data_reg[10][0]/C 299.5(ps)
[04/18 15:01:07   262s] Min trig. edge delay at sink(R): CPU_REGS_RC_CG_HIER_INST10/enl_reg/GN 140.5(ps)
[04/18 15:01:07   262s] 
[04/18 15:01:07   262s] 
[04/18 15:01:07   262s]                                  (Actual)               (Required)          
[04/18 15:01:07   262s] Rise Phase Delay               : 140.5~299.5(ps)        0~10(ps)            
[04/18 15:01:07   262s] Fall Phase Delay               : 161~333.4(ps)          0~10(ps)            
[04/18 15:01:07   262s] Trig. Edge Skew                : 159(ps)                800(ps)             
[04/18 15:01:07   262s] Rise Skew                      : 159(ps)                
[04/18 15:01:07   262s] Fall Skew                      : 172.4(ps)              
[04/18 15:01:07   262s] Max. Rise Buffer Tran.         : 61.6(ps)               200(ps)             
[04/18 15:01:07   262s] Max. Fall Buffer Tran.         : 58(ps)                 200(ps)             
[04/18 15:01:07   262s] Max. Rise Sink Tran.           : 61.6(ps)               200(ps)             
[04/18 15:01:07   262s] Max. Fall Sink Tran.           : 58(ps)                 200(ps)             
[04/18 15:01:07   262s] Min. Rise Buffer Tran.         : 4(ps)                  0(ps)               
[04/18 15:01:07   262s] Min. Fall Buffer Tran.         : 4(ps)                  0(ps)               
[04/18 15:01:07   262s] Min. Rise Sink Tran.           : 4(ps)                  0(ps)               
[04/18 15:01:07   262s] Min. Fall Sink Tran.           : 4(ps)                  0(ps)               
[04/18 15:01:07   262s] 
[04/18 15:01:07   262s] view default_emulate_view : skew = 159ps (required = 800ps)
[04/18 15:01:07   262s] 
[04/18 15:01:07   262s] 
[04/18 15:01:07   262s] Clock Analysis (CPU Time 0:00:00.1)
[04/18 15:01:07   262s] 
[04/18 15:01:07   262s] 
[04/18 15:01:07   262s] Switching to the default view 'default_emulate_view' ...
[04/18 15:01:07   262s] Enabling 8 Threads ...
[04/18 15:01:07   262s] Multi-CPU acceleration using 8 CPU(s).
[04/18 15:01:07   262s] *** Finished Rebuilding Buffer Chain (cpu=0:00:00.0 real=0:00:00.0 mem=1801.1M) ***
[04/18 15:01:07   262s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[04/18 15:01:07   262s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[04/18 15:01:07   262s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[04/18 15:01:07   262s] 
[04/18 15:01:07   262s] *** None of the buffer chains at roots are modified by the re-build process.
[04/18 15:01:07   262s] 
[04/18 15:01:07   262s] Enabling 8 Threads ...
[04/18 15:01:07   262s] Multi-CPU acceleration using 8 CPU(s).
[04/18 15:01:07   262s] Selecting the worst MMMC view of clock tree 'CLK' ...
[04/18 15:01:07   262s] resized 0 standard cell(s).
[04/18 15:01:07   262s] inserted 0 standard cell(s).
[04/18 15:01:07   262s] *** Gated Clock Tree Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=1793.1M) ***
[04/18 15:01:07   262s] *** Finished Clock Tree Skew Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=1793.1M) ***
[04/18 15:01:07   262s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[04/18 15:01:07   262s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[04/18 15:01:07   262s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[04/18 15:01:07   262s] 
[04/18 15:01:07   262s] *** None of the clock tree buffers/gates are modified by the skew optimization.
[04/18 15:01:07   262s] 
[04/18 15:01:07   262s] Switching to the default view 'default_emulate_view' ...
[04/18 15:01:07   262s] 
[04/18 15:01:07   262s] *** None of the buffer chains at roots are modified by the fine-tune process.
[04/18 15:01:07   262s] 
[04/18 15:01:07   262s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[04/18 15:01:07   262s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[04/18 15:01:07   262s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[04/18 15:01:07   262s] *** Look For Reconvergent Clock Component ***
[04/18 15:01:07   262s] The clock tree CLK has no reconvergent cell.
[04/18 15:01:07   262s] 
[04/18 15:01:07   262s] # Analysis View: default_emulate_view
[04/18 15:01:07   262s] ********** Clock CLK Post-CTS Timing Analysis **********
[04/18 15:01:07   262s] Nr. of Subtrees                : 37
[04/18 15:01:07   262s] Nr. of Sinks                   : 336
[04/18 15:01:07   262s] Nr. of Buffer                  : 65
[04/18 15:01:07   262s] Nr. of Level (including gates) : 5
[04/18 15:01:07   262s] Root Rise Input Tran           : 207(ps)
[04/18 15:01:07   262s] Root Fall Input Tran           : 135(ps)
[04/18 15:01:07   262s] No Driving Cell Specified!
[04/18 15:01:07   262s] Max trig. edge delay at sink(R): CPU_REGS_regs_hi_data_reg[10][0]/C 299.5(ps)
[04/18 15:01:07   262s] Min trig. edge delay at sink(R): CPU_REGS_RC_CG_HIER_INST10/enl_reg/GN 140.5(ps)
[04/18 15:01:07   262s] 
[04/18 15:01:07   262s] 
[04/18 15:01:07   262s]                                  (Actual)               (Required)          
[04/18 15:01:07   262s] Rise Phase Delay               : 140.5~299.5(ps)        0~10(ps)            
[04/18 15:01:07   262s] Fall Phase Delay               : 161~333.4(ps)          0~10(ps)            
[04/18 15:01:07   262s] Trig. Edge Skew                : 159(ps)                800(ps)             
[04/18 15:01:07   262s] Rise Skew                      : 159(ps)                
[04/18 15:01:07   262s] Fall Skew                      : 172.4(ps)              
[04/18 15:01:07   262s] Max. Rise Buffer Tran.         : 61.6(ps)               200(ps)             
[04/18 15:01:07   262s] Max. Fall Buffer Tran.         : 58(ps)                 200(ps)             
[04/18 15:01:07   262s] Max. Rise Sink Tran.           : 61.6(ps)               200(ps)             
[04/18 15:01:07   262s] Max. Fall Sink Tran.           : 58(ps)                 200(ps)             
[04/18 15:01:07   262s] Min. Rise Buffer Tran.         : 4(ps)                  0(ps)               
[04/18 15:01:07   262s] Min. Fall Buffer Tran.         : 4(ps)                  0(ps)               
[04/18 15:01:07   262s] Min. Rise Sink Tran.           : 4(ps)                  0(ps)               
[04/18 15:01:07   262s] Min. Fall Sink Tran.           : 4(ps)                  0(ps)               
[04/18 15:01:07   262s] 
[04/18 15:01:07   262s] view default_emulate_view : skew = 159ps (required = 800ps)
[04/18 15:01:07   262s] 
[04/18 15:01:07   262s] 
[04/18 15:01:07   262s] Generating Clock Analysis Report clk_report/clock.postCTS.report ....
[04/18 15:01:07   262s] Clock Analysis (CPU Time 0:00:00.0)
[04/18 15:01:07   262s] 
[04/18 15:01:07   262s] 
[04/18 15:01:08   263s] *** End ckECO (cpu=0:00:03.3, real=0:00:03.0, mem=1801.1M) ***
[04/18 15:01:08   263s] **clockDesign ... cpu = 0:00:30, real = 0:00:22, mem = 1790.4M **
[04/18 15:01:08   263s] 
[04/18 15:01:08   263s] *** Summary of all messages that are not suppressed in this session:
[04/18 15:01:08   263s] Severity  ID               Count  Summary                                  
[04/18 15:01:08   263s] WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
[04/18 15:01:08   263s] WARNING   IMPCK-35            72  The fanout_load of the cell's pin (%s/%s...
[04/18 15:01:08   263s] WARNING   IMPCK-6316           6  The buffer cell choice %s (library %s cl...
[04/18 15:01:08   263s] WARNING   IMPCK-6320           1  The root input transition specified at %...
[04/18 15:01:08   263s] WARNING   IMPCK-6350          36  Clock net %s has %g percent resistance d...
[04/18 15:01:08   263s] WARNING   IMPCK-8086           4  The command %s is obsolete and will be r...
[04/18 15:01:08   263s] WARNING   IMPTCM-77           17  Option "%s" for command %s is obsolete a...
[04/18 15:01:08   263s] *** Message Summary: 137 warning(s), 0 error(s)
[04/18 15:01:08   263s] 
[04/18 15:01:08   263s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[04/18 15:01:08   263s] Core basic site is core
[04/18 15:01:08   263s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/18 15:01:08   263s] #spOpts: mergeVia=F 
[04/18 15:01:08   263s] Info: 8 threads available for lower-level modules during optimization.
[04/18 15:01:08   263s] GigaOpt running with 8 threads.
[04/18 15:01:11   266s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1796.4M, totSessionCpu=0:04:25 **
[04/18 15:01:11   266s] *** opt_design -post_cts ***
[04/18 15:01:11   266s] DRC Margin: user margin 0.0; extra margin 0.2
[04/18 15:01:11   266s] Hold Target Slack: user slack 0
[04/18 15:01:11   266s] Setup Target Slack: user slack 0; extra slack 0.1
[04/18 15:01:11   266s] setUsefulSkewMode -noEcoRoute
[04/18 15:01:11   266s] **INFO: setOptMode -powerEffort low -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 1.
[04/18 15:01:12   267s] Multi-VT timing optimization disabled based on library information.
[04/18 15:01:12   267s] Summary for sequential cells idenfication: 
[04/18 15:01:12   267s] Identified SBFF number: 128
[04/18 15:01:12   267s] Identified MBFF number: 0
[04/18 15:01:12   267s] Not identified SBFF number: 0
[04/18 15:01:12   267s] Not identified MBFF number: 0
[04/18 15:01:12   267s] Number of sequential cells which are not FFs: 106
[04/18 15:01:12   267s] 
[04/18 15:01:12   267s] Start to check current routing status for nets...
[04/18 15:01:12   267s] Using hname+ instead name for net compare
[04/18 15:01:12   267s] Activating lazyNetListOrdering
[04/18 15:01:12   267s] Starting trMTAreNetsAlreadyRouted in MT mode ...
[04/18 15:01:12   267s] All nets are already routed correctly.
[04/18 15:01:12   267s] End to check current routing status for nets (mem=1796.4M)
[04/18 15:01:15   270s] Compute RC Scale Done ...
[04/18 15:01:15   270s] #################################################################################
[04/18 15:01:15   270s] # Design Stage: PreRoute
[04/18 15:01:15   270s] # Design Name: NextZ80
[04/18 15:01:15   270s] # Design Mode: 90nm
[04/18 15:01:15   270s] # Analysis Mode: MMMC Non-OCV 
[04/18 15:01:15   270s] # Parasitics Mode: No SPEF/RCDB
[04/18 15:01:15   270s] # Signoff Settings: SI Off 
[04/18 15:01:15   270s] #################################################################################
[04/18 15:01:15   270s] Calculate delays in Single mode...
[04/18 15:01:15   270s] Topological Sorting (CPU = 0:00:00.0, MEM = 1961.7M, InitMEM = 1961.7M)
[04/18 15:01:16   272s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/18 15:01:16   272s] End delay calculation. (MEM=2324.17 CPU=0:00:01.3 REAL=0:00:01.0)
[04/18 15:01:16   272s] *** CDM Built up (cpu=0:00:01.4  real=0:00:01.0  mem= 2324.2M) ***
[04/18 15:01:16   272s] *** Done Building Timing Graph (cpu=0:00:01.7 real=0:00:01.0 totSessionCpu=0:04:30 mem=2324.2M)
[04/18 15:01:16   272s] 
[04/18 15:01:16   272s] ------------------------------------------------------------
[04/18 15:01:16   272s]              Initial Summary                             
[04/18 15:01:16   272s] ------------------------------------------------------------
[04/18 15:01:16   272s] 
[04/18 15:01:16   272s] Setup views included:
[04/18 15:01:16   272s]  default_emulate_view 
[04/18 15:01:16   272s] 
[04/18 15:01:16   272s] +--------------------+---------+
[04/18 15:01:16   272s] |     Setup mode     |   all   |
[04/18 15:01:16   272s] +--------------------+---------+
[04/18 15:01:16   272s] |           WNS (ns):| -0.097  |
[04/18 15:01:16   272s] |           TNS (ns):| -0.193  |
[04/18 15:01:16   272s] |    Violating Paths:|    4    |
[04/18 15:01:16   272s] |          All Paths:|   403   |
[04/18 15:01:16   272s] +--------------------+---------+
[04/18 15:01:16   272s] 
[04/18 15:01:16   272s] +----------------+-------------------------------+------------------+
[04/18 15:01:16   272s] |                |              Real             |       Total      |
[04/18 15:01:16   272s] |    DRVs        +------------------+------------+------------------|
[04/18 15:01:16   272s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[04/18 15:01:16   272s] +----------------+------------------+------------+------------------+
[04/18 15:01:16   272s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[04/18 15:01:16   272s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[04/18 15:01:16   272s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[04/18 15:01:16   272s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[04/18 15:01:16   272s] +----------------+------------------+------------+------------------+
[04/18 15:01:16   272s] 
[04/18 15:01:16   272s] Density: 12.289%
[04/18 15:01:16   272s] ------------------------------------------------------------
[04/18 15:01:16   272s] **opt_design ... cpu = 0:00:06, real = 0:00:05, mem = 1849.8M, totSessionCpu=0:04:30 **
[04/18 15:01:16   272s] ** INFO : this run is activating low effort ccoptDesign flow
[04/18 15:01:16   272s] PhyDesignGrid: maxLocalDensity 0.98
[04/18 15:01:16   272s] #spOpts: mergeVia=F 
[04/18 15:01:16   272s] **ERROR: (IMPSE-212):	Syntax mapping: Un-mached '{' and '}' for command 'reportVtInstCount'.
[04/18 15:01:16   272s] **ERROR: (IMPSE-212):	Syntax mapping: Un-mached '{' and '}' for command 'reportVtInstCount'.
[04/18 15:01:16   272s] **ERROR: (IMPSE-212):	Syntax mapping: Un-mached '{' and '}' for command 'reportVtInstCount'.
[04/18 15:01:16   272s] 
[04/18 15:01:16   272s] **WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (default_emulate_view) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_db power_view <view_name>".
[04/18 15:01:16   272s] 
[04/18 15:01:16   272s] Type 'man IMPOPT-3663' for more detail.
[04/18 15:01:16   273s] 
[04/18 15:01:16   273s] Power view               = default_emulate_view
[04/18 15:01:16   273s] Number of VT partitions  = 3
[04/18 15:01:16   273s] Standard cells in design = 810
[04/18 15:01:16   273s] Instances in design      = 3836
[04/18 15:01:16   273s] 
[04/18 15:01:16   273s] Instance distribution across the VT partitions:
[04/18 15:01:16   273s] 
[04/18 15:01:16   273s]  LVT : inst = 2471 (64.4%), cells = 557 (69%)
[04/18 15:01:16   273s]    Lib D_CELLS_MOSST_typ_1_80V_25C : inst = 2471 (64.4%)
[04/18 15:01:16   273s] 
[04/18 15:01:16   273s]  SVT : inst = 1323 (34.5%), cells = 197 (24%)
[04/18 15:01:16   273s]    Lib D_CELLS_MOSST_typ_1_80V_25C : inst = 1323 (34.5%)
[04/18 15:01:16   273s] 
[04/18 15:01:16   273s]  HVT : inst = 0 (0.0%), cells = 29 (4%)
[04/18 15:01:16   273s]    Lib D_CELLS_MOSST_typ_1_80V_25C : inst = 0 (0.0%)
[04/18 15:01:16   273s] 
[04/18 15:01:16   273s] Reporting took 0 sec
[04/18 15:01:16   273s] **INFO : Setting latch borrow mode to budget during optimization
[04/18 15:01:17   273s] *** Starting optimizing excluded clock nets MEM= 1849.8M) ***
[04/18 15:01:17   273s] *info: No excluded clock nets to be optimized.
[04/18 15:01:17   273s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1849.8M) ***
[04/18 15:01:17   273s] *** Starting optimizing excluded clock nets MEM= 1849.8M) ***
[04/18 15:01:17   273s] *info: No excluded clock nets to be optimized.
[04/18 15:01:17   273s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1849.8M) ***
[04/18 15:01:17   273s] *** Timing NOT met, worst failing slack is -0.097
[04/18 15:01:17   273s] *** Check timing (0:00:00.0)
[04/18 15:01:17   273s] **INFO: Num dontuse cells 532, Num usable cells 744
[04/18 15:01:17   273s] optDesignOneStep: Leakage Power Flow
[04/18 15:01:17   273s] **INFO: Num dontuse cells 532, Num usable cells 744
[04/18 15:01:17   273s] Begin: GigaOpt Optimization in TNS mode
[04/18 15:01:17   273s] *Info: RC_CG_HIER_INST1 ports set dont-touch
[04/18 15:01:17   273s] *Info: RC_CG_HIER_INST2 ports set dont-touch
[04/18 15:01:17   273s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST11 ports set dont-touch
[04/18 15:01:17   273s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST12 ports set dont-touch
[04/18 15:01:17   273s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST13 ports set dont-touch
[04/18 15:01:17   273s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST14 ports set dont-touch
[04/18 15:01:17   273s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST15 ports set dont-touch
[04/18 15:01:17   273s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST17 ports set dont-touch
[04/18 15:01:17   273s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST18 ports set dont-touch
[04/18 15:01:17   273s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST19 ports set dont-touch
[04/18 15:01:17   273s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST20 ports set dont-touch
[04/18 15:01:17   273s] *Info: RC_CG_HIER_INST3 ports set dont-touch
[04/18 15:01:17   273s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST22 ports set dont-touch
[04/18 15:01:17   273s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST23 ports set dont-touch
[04/18 15:01:17   273s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST24 ports set dont-touch
[04/18 15:01:17   273s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST26 ports set dont-touch
[04/18 15:01:17   273s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST27 ports set dont-touch
[04/18 15:01:17   273s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST28 ports set dont-touch
[04/18 15:01:17   273s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST29 ports set dont-touch
[04/18 15:01:17   273s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST30 ports set dont-touch
[04/18 15:01:17   273s] *Info: RC_CG_HIER_INST4 ports set dont-touch
[04/18 15:01:17   273s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST31 ports set dont-touch
[04/18 15:01:17   273s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST33 ports set dont-touch
[04/18 15:01:17   273s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST34 ports set dont-touch
[04/18 15:01:17   273s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST35 ports set dont-touch
[04/18 15:01:17   273s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST36 ports set dont-touch
[04/18 15:01:17   273s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST38 ports set dont-touch
[04/18 15:01:17   273s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST39 ports set dont-touch
[04/18 15:01:17   273s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST40 ports set dont-touch
[04/18 15:01:17   273s] *Info: CPU_REGS_RC_CG_HIER_INST5 ports set dont-touch
[04/18 15:01:17   273s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST42 ports set dont-touch
[04/18 15:01:17   273s] *Info: CPU_REGS_RC_CG_HIER_INST6 ports set dont-touch
[04/18 15:01:17   273s] *Info: CPU_REGS_RC_CG_HIER_INST7 ports set dont-touch
[04/18 15:01:17   273s] *Info: CPU_REGS_RC_CG_HIER_INST8 ports set dont-touch
[04/18 15:01:17   273s] *Info: CPU_REGS_RC_CG_HIER_INST9 ports set dont-touch
[04/18 15:01:17   273s] *Info: CPU_REGS_RC_CG_HIER_INST10 ports set dont-touch
[04/18 15:01:17   273s] Info: 102 nets with fixed/cover wires excluded.
[04/18 15:01:17   273s] Info: 102 clock nets excluded from IPO operation.
[04/18 15:01:17   273s] PhyDesignGrid: maxLocalDensity 0.95
[04/18 15:01:23   280s] *info: 102 clock nets excluded
[04/18 15:01:23   280s] *info: 7 special nets excluded.
[04/18 15:01:23   280s] *info: 19 no-driver nets excluded.
[04/18 15:01:23   280s] *info: 102 nets with fixed/cover wires excluded.
[04/18 15:01:24   280s] Effort level <high> specified for reg2reg path_group
[04/18 15:01:24   280s] Effort level <high> specified for reg2cgate path_group
[04/18 15:01:24   281s] ** GigaOpt Optimizer WNS Slack -0.097 TNS Slack -0.193 Density 12.29
[04/18 15:01:24   281s] Optimizer TNS Opt
[04/18 15:01:24   281s] Active Path Group: reg2cgate reg2reg  
[04/18 15:01:24   281s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+-----------------------------------------------+
[04/18 15:01:24   281s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |     Worst View     |Pathgroup|                   End Point                   |
[04/18 15:01:24   281s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+-----------------------------------------------+
[04/18 15:01:24   281s] |  -0.097|   -0.097|  -0.193|   -0.193|    12.29%|   0:00:00.0| 2589.9M|default_emulate_view|  reg2reg| CPU_REGS_flg_reg[2]/D                         |
[04/18 15:01:26   288s] |  -0.018|   -0.018|  -0.018|   -0.018|    12.35%|   0:00:02.0| 2635.8M|default_emulate_view|reg2cgate| RC_CG_HIER_INST4/g12/B                        |
[04/18 15:01:26   288s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+-----------------------------------------------+
[04/18 15:01:26   288s] 
[04/18 15:01:26   288s] *** Finish Core Optimize Step (cpu=0:00:06.1 real=0:00:02.0 mem=2635.8M) ***
[04/18 15:01:26   288s] 
[04/18 15:01:26   288s] *** Finished Optimize Step Cumulative (cpu=0:00:06.1 real=0:00:02.0 mem=2635.8M) ***
[04/18 15:01:26   288s] ** GigaOpt Optimizer WNS Slack -0.018 TNS Slack -0.018 Density 12.35
[04/18 15:01:27   288s] *** Starting refinePlace (0:04:46 mem=2627.8M) ***
[04/18 15:01:27   288s] Total net length = 1.961e+05 (9.210e+04 1.040e+05) (ext = 2.439e+04)
[04/18 15:01:27   288s] default core: bins with density >  0.75 =    0 % ( 0 / 252 )
[04/18 15:01:27   288s] Density distribution unevenness ratio = 66.047%
[04/18 15:01:27   288s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2627.8MB) @(0:04:46 - 0:04:46).
[04/18 15:01:27   288s] Starting refinePlace ...
[04/18 15:01:27   288s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/18 15:01:27   288s] default core: bins with density >  0.75 =    0 % ( 0 / 252 )
[04/18 15:01:27   288s] Density distribution unevenness ratio = 66.047%
[04/18 15:01:27   288s]   Spread Effort: high, pre-route mode, useDDP on.
[04/18 15:01:27   288s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2627.8MB) @(0:04:46 - 0:04:46).
[04/18 15:01:27   288s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/18 15:01:27   288s] wireLenOptFixPriorityInst 336 inst fixed
[04/18 15:01:27   288s] Move report: legalization moves 17 insts, mean move: 2.41 um, max move: 4.88 um
[04/18 15:01:27   288s] 	Max move on inst (FE_OCPC179_n_1569): (786.24, 587.43) --> (786.24, 582.55)
[04/18 15:01:27   288s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2627.8MB) @(0:04:46 - 0:04:46).
[04/18 15:01:27   288s] Move report: Detail placement moves 17 insts, mean move: 2.41 um, max move: 4.88 um
[04/18 15:01:27   288s] 	Max move on inst (FE_OCPC179_n_1569): (786.24, 587.43) --> (786.24, 582.55)
[04/18 15:01:27   288s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2627.8MB
[04/18 15:01:27   288s] Statistics of distance of Instance movement in refine placement:
[04/18 15:01:27   288s]   maximum (X+Y) =         4.88 um
[04/18 15:01:27   288s]   inst (FE_OCPC179_n_1569) with max move: (786.24, 587.43) -> (786.24, 582.55)
[04/18 15:01:27   288s]   mean    (X+Y) =         2.41 um
[04/18 15:01:27   288s] Summary Report:
[04/18 15:01:27   288s] Instances move: 17 (out of 3705 movable)
[04/18 15:01:27   288s] Mean displacement: 2.41 um
[04/18 15:01:27   288s] Max displacement: 4.88 um (Instance: FE_OCPC179_n_1569) ([04/18 15:01:27   288s] Total instances moved : 17
786.24, 587.43) -> (786.24, 582.55)
[04/18 15:01:27   288s] 	Length: 6 sites, height: 1 rows, site name: core, cell type: INX4
[04/18 15:01:27   288s] Total net length = 1.961e+05 (9.210e+04 1.040e+05) (ext = 2.439e+04)
[04/18 15:01:27   288s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: [04/18 15:01:27   288s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2627.8MB) @(0:04:46 - 0:04:46).
2627.8MB
[04/18 15:01:27   288s] *** Finished refinePlace (0:04:46 mem=2627.8M) ***
[04/18 15:01:27   288s] *** maximum move = 4.88 um ***
[04/18 15:01:27   288s] *** Finished re-routing un-routed nets (2635.8M) ***
[04/18 15:01:27   288s] 
[04/18 15:01:27   288s] *** Finish Physical Update (cpu=0:00:00.6 real=0:00:01.0 mem=2635.8M) ***
[04/18 15:01:27   288s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 12.35
[04/18 15:01:27   288s] 
[04/18 15:01:27   288s] *** Finish post-CTS Setup Fixing (cpu=0:00:07.8 real=0:00:03.0 mem=2635.8M) ***
[04/18 15:01:27   288s] 
[04/18 15:01:27   288s] End: GigaOpt Optimization in TNS mode
[04/18 15:01:27   289s] 
[04/18 15:01:27   289s] ------------------------------------------------------------
[04/18 15:01:27   289s]      Summary (cpu=0.25min real=0.17min mem=1884.7M)                             
[04/18 15:01:27   289s] ------------------------------------------------------------
[04/18 15:01:27   289s] 
[04/18 15:01:27   289s] Setup views included:
[04/18 15:01:27   289s]  default_emulate_view 
[04/18 15:01:27   289s] 
[04/18 15:01:27   289s] +--------------------+---------+---------+---------+---------+
[04/18 15:01:27   289s] |     Setup mode     |   all   | reg2reg |reg2cgate| default |
[04/18 15:01:27   289s] +--------------------+---------+---------+---------+---------+
[04/18 15:01:27   289s] |           WNS (ns):|  0.001  |  0.001  |  0.022  |  2.253  |
[04/18 15:01:27   289s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
[04/18 15:01:27   289s] |    Violating Paths:|    0    |    0    |    0    |    0    |
[04/18 15:01:27   289s] |          All Paths:|   403   |   356   |   36    |   270   |
[04/18 15:01:27   289s] +--------------------+---------+---------+---------+---------+
[04/18 15:01:27   289s] 
[04/18 15:01:27   289s] +----------------+-------------------------------+------------------+
[04/18 15:01:27   289s] |                |              Real             |       Total      |
[04/18 15:01:27   289s] |    DRVs        +------------------+------------+------------------|
[04/18 15:01:27   289s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[04/18 15:01:27   289s] +----------------+------------------+------------+------------------+
[04/18 15:01:27   289s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[04/18 15:01:27   289s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[04/18 15:01:27   289s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[04/18 15:01:27   289s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[04/18 15:01:27   289s] +----------------+------------------+------------+------------------+
[04/18 15:01:27   289s] 
[04/18 15:01:27   289s] Density: 12.349%
[04/18 15:01:27   289s] Routing Overflow: 0.00% H and 0.05% V
[04/18 15:01:27   289s] ------------------------------------------------------------
[04/18 15:01:27   289s] **opt_design ... cpu = 0:00:23, real = 0:00:16, mem = 1882.7M, totSessionCpu=0:04:47 **
[04/18 15:01:27   289s] **INFO: Num dontuse cells 532, Num usable cells 744
[04/18 15:01:27   289s] optDesignOneStep: Leakage Power Flow
[04/18 15:01:27   289s] **INFO: Num dontuse cells 532, Num usable cells 744
[04/18 15:01:28   289s] **INFO: Flow update: Design timing is met.
[04/18 15:01:28   289s] 
[04/18 15:01:28   289s] ------------------------------------------------------------
[04/18 15:01:28   289s]      Summary (cpu=0.00min real=0.00min mem=1880.7M)                             
[04/18 15:01:28   289s] ------------------------------------------------------------
[04/18 15:01:28   289s] 
[04/18 15:01:28   289s] Setup views included:
[04/18 15:01:28   289s]  default_emulate_view 
[04/18 15:01:28   289s] 
[04/18 15:01:28   289s] +--------------------+---------+---------+---------+---------+
[04/18 15:01:28   289s] |     Setup mode     |   all   | reg2reg |reg2cgate| default |
[04/18 15:01:28   289s] +--------------------+---------+---------+---------+---------+
[04/18 15:01:28   289s] |           WNS (ns):|  0.001  |  0.001  |  0.022  |  2.253  |
[04/18 15:01:28   289s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
[04/18 15:01:28   289s] |    Violating Paths:|    0    |    0    |    0    |    0    |
[04/18 15:01:28   289s] |          All Paths:|   403   |   356   |   36    |   270   |
[04/18 15:01:28   289s] +--------------------+---------+---------+---------+---------+
[04/18 15:01:28   289s] 
[04/18 15:01:28   289s] +----------------+-------------------------------+------------------+
[04/18 15:01:28   289s] |                |              Real             |       Total      |
[04/18 15:01:28   289s] |    DRVs        +------------------+------------+------------------|
[04/18 15:01:28   289s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[04/18 15:01:28   289s] +----------------+------------------+------------+------------------+
[04/18 15:01:28   289s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[04/18 15:01:28   289s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[04/18 15:01:28   289s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[04/18 15:01:28   289s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[04/18 15:01:28   289s] +----------------+------------------+------------+------------------+
[04/18 15:01:28   289s] 
[04/18 15:01:28   289s] Density: 12.349%
[04/18 15:01:28   289s] Routing Overflow: 0.00% H and 0.05% V
[04/18 15:01:28   289s] ------------------------------------------------------------
[04/18 15:01:28   289s] **opt_design ... cpu = 0:00:23, real = 0:00:17, mem = 1880.7M, totSessionCpu=0:04:48 **
[04/18 15:01:28   289s] **INFO: Num dontuse cells 532, Num usable cells 744
[04/18 15:01:28   289s] optDesignOneStep: Leakage Power Flow
[04/18 15:01:28   289s] **INFO: Num dontuse cells 532, Num usable cells 744
[04/18 15:01:28   289s] **INFO: Flow update: Design timing is met.
[04/18 15:01:28   290s] 
[04/18 15:01:28   290s] ------------------------------------------------------------
[04/18 15:01:28   290s]      Summary (cpu=0.00min real=0.00min mem=1880.7M)                             
[04/18 15:01:28   290s] ------------------------------------------------------------
[04/18 15:01:28   290s] 
[04/18 15:01:28   290s] Setup views included:
[04/18 15:01:28   290s]  default_emulate_view 
[04/18 15:01:28   290s] 
[04/18 15:01:28   290s] +--------------------+---------+---------+---------+---------+
[04/18 15:01:28   290s] |     Setup mode     |   all   | reg2reg |reg2cgate| default |
[04/18 15:01:28   290s] +--------------------+---------+---------+---------+---------+
[04/18 15:01:28   290s] |           WNS (ns):|  0.001  |  0.001  |  0.022  |  2.253  |
[04/18 15:01:28   290s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
[04/18 15:01:28   290s] |    Violating Paths:|    0    |    0    |    0    |    0    |
[04/18 15:01:28   290s] |          All Paths:|   403   |   356   |   36    |   270   |
[04/18 15:01:28   290s] +--------------------+---------+---------+---------+---------+
[04/18 15:01:28   290s] 
[04/18 15:01:28   290s] +----------------+-------------------------------+------------------+
[04/18 15:01:28   290s] |                |              Real             |       Total      |
[04/18 15:01:28   290s] |    DRVs        +------------------+------------+------------------|
[04/18 15:01:28   290s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[04/18 15:01:28   290s] +----------------+------------------+------------+------------------+
[04/18 15:01:28   290s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[04/18 15:01:28   290s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[04/18 15:01:28   290s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[04/18 15:01:28   290s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[04/18 15:01:28   290s] +----------------+------------------+------------+------------------+
[04/18 15:01:28   290s] 
[04/18 15:01:28   290s] Density: 12.349%
[04/18 15:01:28   290s] Routing Overflow: 0.00% H and 0.05% V
[04/18 15:01:28   290s] ------------------------------------------------------------
[04/18 15:01:28   290s] **opt_design ... cpu = 0:00:24, real = 0:00:17, mem = 1880.7M, totSessionCpu=0:04:48 **
[04/18 15:01:28   290s] *Info: RC_CG_HIER_INST1 ports set dont-touch
[04/18 15:01:28   290s] *Info: RC_CG_HIER_INST2 ports set dont-touch
[04/18 15:01:28   290s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST11 ports set dont-touch
[04/18 15:01:28   290s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST12 ports set dont-touch
[04/18 15:01:28   290s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST13 ports set dont-touch
[04/18 15:01:28   290s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST14 ports set dont-touch
[04/18 15:01:28   290s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST15 ports set dont-touch
[04/18 15:01:28   290s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST17 ports set dont-touch
[04/18 15:01:28   290s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST18 ports set dont-touch
[04/18 15:01:28   290s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST19 ports set dont-touch
[04/18 15:01:28   290s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST20 ports set dont-touch
[04/18 15:01:28   290s] *Info: RC_CG_HIER_INST3 ports set dont-touch
[04/18 15:01:28   290s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST22 ports set dont-touch
[04/18 15:01:28   290s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST23 ports set dont-touch
[04/18 15:01:28   290s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST24 ports set dont-touch
[04/18 15:01:28   290s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST26 ports set dont-touch
[04/18 15:01:28   290s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST27 ports set dont-touch
[04/18 15:01:28   290s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST28 ports set dont-touch
[04/18 15:01:28   290s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST29 ports set dont-touch
[04/18 15:01:28   290s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST30 ports set dont-touch
[04/18 15:01:28   290s] *Info: RC_CG_HIER_INST4 ports set dont-touch
[04/18 15:01:28   290s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST31 ports set dont-touch
[04/18 15:01:28   290s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST33 ports set dont-touch
[04/18 15:01:28   290s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST34 ports set dont-touch
[04/18 15:01:28   290s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST35 ports set dont-touch
[04/18 15:01:28   290s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST36 ports set dont-touch
[04/18 15:01:28   290s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST38 ports set dont-touch
[04/18 15:01:28   290s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST39 ports set dont-touch
[04/18 15:01:28   290s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST40 ports set dont-touch
[04/18 15:01:28   290s] *Info: CPU_REGS_RC_CG_HIER_INST5 ports set dont-touch
[04/18 15:01:28   290s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST42 ports set dont-touch
[04/18 15:01:28   290s] *Info: CPU_REGS_RC_CG_HIER_INST6 ports set dont-touch
[04/18 15:01:28   290s] *Info: CPU_REGS_RC_CG_HIER_INST7 ports set dont-touch
[04/18 15:01:28   290s] *Info: CPU_REGS_RC_CG_HIER_INST8 ports set dont-touch
[04/18 15:01:28   290s] *Info: CPU_REGS_RC_CG_HIER_INST9 ports set dont-touch
[04/18 15:01:28   290s] *Info: CPU_REGS_RC_CG_HIER_INST10 ports set dont-touch
[04/18 15:01:28   290s] Info: 102 nets with fixed/cover wires excluded.
[04/18 15:01:28   290s] Info: 102 clock nets excluded from IPO operation.
[04/18 15:01:31   293s] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[04/18 15:01:31   293s] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[04/18 15:01:31   293s] [PSP] Started earlyGlobalRoute kernel
[04/18 15:01:31   293s] [PSP] Initial Peak syMemory usage = 1884.8 MB
[04/18 15:01:31   293s] (I)       Reading DB...
[04/18 15:01:31   293s] (I)       congestionReportName   : 
[04/18 15:01:31   293s] [NR-eagl] buildTerm2TermWires    : 1
[04/18 15:01:31   293s] [NR-eagl] doTrackAssignment      : 1
[04/18 15:01:31   293s] (I)       dumpBookshelfFiles     : 0
[04/18 15:01:31   293s] [NR-eagl] numThreads             : 1
[04/18 15:01:31   293s] [NR-eagl] honorMsvRouteConstraint: false
[04/18 15:01:31   293s] (I)       honorPin               : false
[04/18 15:01:31   293s] (I)       honorPinGuide          : true
[04/18 15:01:31   293s] (I)       honorPartition         : false
[04/18 15:01:31   293s] (I)       allowPartitionCrossover: false
[04/18 15:01:31   293s] (I)       honorSingleEntry       : true
[04/18 15:01:31   293s] (I)       honorSingleEntryStrong : true
[04/18 15:01:31   293s] (I)       handleViaSpacingRule   : false
[04/18 15:01:31   293s] (I)       PDConstraint           : none
[04/18 15:01:31   293s] [NR-eagl] honorClockSpecNDR      : 0
[04/18 15:01:31   293s] (I)       routingEffortLevel     : 3
[04/18 15:01:31   293s] [NR-eagl] minRouteLayer          : 2
[04/18 15:01:31   293s] [NR-eagl] maxRouteLayer          : 2147483647
[04/18 15:01:31   293s] (I)       numRowsPerGCell        : 1
[04/18 15:01:31   293s] (I)       speedUpLargeDesign     : 0
[04/18 15:01:31   293s] (I)       speedUpBlkViolationClean: 0
[04/18 15:01:31   293s] (I)       autoGCellMerging       : 1
[04/18 15:01:31   293s] (I)       multiThreadingTA       : 0
[04/18 15:01:31   293s] (I)       punchThroughDistance   : -1
[04/18 15:01:31   293s] (I)       blockedPinEscape       : 0
[04/18 15:01:31   293s] (I)       blkAwareLayerSwitching : 0
[04/18 15:01:31   293s] (I)       betterClockWireModeling: 0
[04/18 15:01:31   293s] (I)       scenicBound            : 1.15
[04/18 15:01:31   293s] (I)       maxScenicToAvoidBlk    : 100.00
[04/18 15:01:31   293s] (I)       source-to-sink ratio   : 0.00
[04/18 15:01:31   293s] (I)       targetCongestionRatio  : 1.00
[04/18 15:01:31   293s] (I)       layerCongestionRatio   : 0.70
[04/18 15:01:31   293s] (I)       m1CongestionRatio      : 0.10
[04/18 15:01:31   293s] (I)       m2m3CongestionRatio    : 0.70
[04/18 15:01:31   293s] (I)       pinAccessEffort        : 0.10
[04/18 15:01:31   293s] (I)       localRouteEffort       : 1.00
[04/18 15:01:31   293s] (I)       numSitesBlockedByOneVia: 8.00
[04/18 15:01:31   293s] (I)       supplyScaleFactorH     : 1.00
[04/18 15:01:31   293s] (I)       supplyScaleFactorV     : 1.00
[04/18 15:01:31   293s] (I)       highlight3DOverflowFactor: 0.00
[04/18 15:01:31   293s] (I)       skipTrackCommand             : 
[04/18 15:01:31   293s] (I)       readTROption           : true
[04/18 15:01:31   293s] (I)       extraSpacingBothSide   : false
[04/18 15:01:31   293s] [NR-eagl] numTracksPerClockWire  : 0
[04/18 15:01:31   293s] (I)       routeSelectedNetsOnly  : false
[04/18 15:01:31   293s] (I)       before initializing RouteDB syMemory usage = 1884.8 MB
[04/18 15:01:31   293s] (I)       starting read tracks
[04/18 15:01:31   293s] (I)       build grid graph
[04/18 15:01:31   293s] (I)       build grid graph start
[04/18 15:01:31   293s] (I)       build grid graph end
[04/18 15:01:31   293s] [NR-eagl] Layer1 has no routable track
[04/18 15:01:31   293s] [NR-eagl] Layer2 has single uniform track structure
[04/18 15:01:31   293s] [NR-eagl] Layer3 has single uniform track structure
[04/18 15:01:31   293s] [NR-eagl] Layer4 has single uniform track structure
[04/18 15:01:31   293s] [NR-eagl] Layer5 has single uniform track structure
[04/18 15:01:31   293s] [NR-eagl] Layer6 has single uniform track structure
[04/18 15:01:31   293s] (I)       Layer1   numNetMinLayer=3734
[04/18 15:01:31   293s] (I)       Layer2   numNetMinLayer=102
[04/18 15:01:31   293s] (I)       Layer3   numNetMinLayer=0
[04/18 15:01:31   293s] (I)       Layer4   numNetMinLayer=0
[04/18 15:01:31   293s] (I)       Layer5   numNetMinLayer=0
[04/18 15:01:31   293s] (I)       Layer6   numNetMinLayer=0
[04/18 15:01:31   293s] [NR-eagl] numViaLayers=5
[04/18 15:01:31   293s] (I)       end build via table
[04/18 15:01:31   293s] [NR-eagl] numRoutingBlks=0 numInstBlks=5600 numPGBlocks=579 numBumpBlks=0 numBoundaryFakeBlks=0
[04/18 15:01:31   293s] [NR-eagl] numPreroutedNet = 102  numPreroutedWires = 1008
[04/18 15:01:31   293s] (I)       num ignored nets =0
[04/18 15:01:31   293s] (I)       readDataFromPlaceDB
[04/18 15:01:31   293s] (I)       Read net information..
[04/18 15:01:31   293s] [NR-eagl] Read numTotalNets=3836  numIgnoredNets=102
[04/18 15:01:31   293s] (I)       Read testcase time = 0.010 seconds
[04/18 15:01:31   293s] 
[04/18 15:01:31   293s] (I)       totalGlobalPin=11659, totalPins=11837
[04/18 15:01:31   293s] (I)       Model blockage into capacity
[04/18 15:01:31   293s] (I)       Read numBlocks=8641  numPreroutedWires=1008  numCapScreens=0
[04/18 15:01:32   293s] (I)       blocked area on Layer1 : 0  (0.00%)
[04/18 15:01:32   293s] (I)       blocked area on Layer2 : 1191922749550  (74.98%)
[04/18 15:01:32   293s] (I)       blocked area on Layer3 : 1217704051700  (76.60%)
[04/18 15:01:32   293s] (I)       blocked area on Layer4 : 1198112482500  (75.37%)
[04/18 15:01:32   293s] (I)       blocked area on Layer5 : 1200445712100  (75.52%)
[04/18 15:01:32   293s] (I)       blocked area on Layer6 : 1231506249700  (77.47%)
[04/18 15:01:32   293s] (I)       Modeling time = 0.040 seconds
[04/18 15:01:32   293s] 
[04/18 15:01:32   293s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1884.8 MB
[04/18 15:01:32   293s] (I)       Layer1  viaCost=200.00
[04/18 15:01:32   293s] (I)       Layer2  viaCost=100.00
[04/18 15:01:32   293s] (I)       Layer3  viaCost=100.00
[04/18 15:01:32   293s] (I)       Layer4  viaCost=100.00
[04/18 15:01:32   293s] (I)       Layer5  viaCost=200.00
[04/18 15:01:32   293s] (I)       ---------------------Grid Graph Info--------------------
[04/18 15:01:32   293s] (I)       routing area        :  (0, 0) - (1354000, 1174000)
[04/18 15:01:32   293s] (I)       core area           :  (260190, 260470) - (1093850, 909510)
[04/18 15:01:32   293s] (I)       Site Width          :   630  (dbu)
[04/18 15:01:32   293s] (I)       Row Height          :  4880  (dbu)
[04/18 15:01:32   293s] (I)       GCell Width         :  4880  (dbu)
[04/18 15:01:32   293s] (I)       GCell Height        :  4880  (dbu)
[04/18 15:01:32   293s] (I)       grid                :   278   241     6
[04/18 15:01:32   293s] (I)       vertical capacity   :     0  4880     0  4880     0  4880
[04/18 15:01:32   293s] (I)       horizontal capacity :     0     0  4880     0  4880     0
[04/18 15:01:32   293s] (I)       Default wire width  :   230   280   280   280   280   440
[04/18 15:01:32   293s] (I)       Default wire space  :   230   280   280   280   280   460
[04/18 15:01:32   293s] (I)       Default pitch size  :   460   630   610   630   610  1260
[04/18 15:01:32   293s] (I)       First Track Coord   :     0   315   610   315   610   945
[04/18 15:01:32   293s] (I)       Num tracks per GCell:  0.00  7.75  8.00  7.75  8.00  3.87
[04/18 15:01:32   293s] (I)       Total num of tracks :     0  2149  1924  2149  1924  1074
[04/18 15:01:32   293s] (I)       Num of masks        :     1     1     1     1     1     1
[04/18 15:01:32   293s] (I)       --------------------------------------------------------
[04/18 15:01:32   293s] 
[04/18 15:01:32   293s] (I)       After initializing earlyGlobalRoute syMemory usage = 1884.8 MB
[04/18 15:01:32   293s] (I)       Loading and dumping file time : 0.10 seconds
[04/18 15:01:32   293s] (I)       ============= Initialization =============
[04/18 15:01:32   293s] [NR-eagl] EstWL : 42257
[04/18 15:01:32   293s] 
[04/18 15:01:32   293s] (I)       total 2D Cap : 837307 = (379966 H, 457341 V)
[04/18 15:01:32   293s] (I)       botLay=Layer1  topLay=Layer6  numSeg=7977
[04/18 15:01:32   293s] (I)       ============  Phase 1a Route ============
[04/18 15:01:32   293s] (I)       Phase 1a runs 0.01 seconds
[04/18 15:01:32   293s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=12
[04/18 15:01:32   293s] [NR-eagl] Usage: 42260 = (20017 H, 22243 V) = (5.27% H, 5.85% V) = (9.768e+04um H, 1.085e+05um V)
[04/18 15:01:32   293s] [NR-eagl] 
[04/18 15:01:32   293s] (I)       ============  Phase 1b Route ============
[04/18 15:01:32   293s] (I)       Phase 1b runs 0.01 seconds
[04/18 15:01:32   293s] [NR-eagl] Usage: 42261 = (20017 H, 22244 V) = (5.27% H, 5.85% V) = (9.768e+04um H, 1.086e+05um V)
[04/18 15:01:32   293s] [NR-eagl] 
[04/18 15:01:32   293s] (I)       ============  Phase 1c Route ============
[04/18 15:01:32   293s] [NR-eagl] earlyGlobalRoute overflow: 0.01% H + 0.04% V
[04/18 15:01:32   293s] 
[04/18 15:01:32   293s] (I)       Level2 Grid: 56 x 49
[04/18 15:01:32   293s] (I)       Phase 1c runs 0.00 seconds
[04/18 15:01:32   293s] [NR-eagl] Usage: 42260 = (20017 H, 22243 V) = (5.27% H, 5.85% V) = (9.768e+04um H, 1.085e+05um V)
[04/18 15:01:32   293s] [NR-eagl] 
[04/18 15:01:32   293s] (I)       ============  Phase 1d Route ============
[04/18 15:01:32   293s] (I)       Phase 1d runs 0.00 seconds
[04/18 15:01:32   293s] [NR-eagl] Usage: 42260 = (20017 H, 22243 V) = (5.27% H, 5.85% V) = (9.768e+04um H, 1.085e+05um V)
[04/18 15:01:32   293s] [NR-eagl] 
[04/18 15:01:32   293s] (I)       ============  Phase 1e Route ============
[04/18 15:01:32   293s] (I)       Phase 1e runs 0.00 seconds
[04/18 15:01:32   293s] [NR-eagl] Usage: 42260 = (20017 H, 22243 V) = (5.27% H, 5.85% V) = (9.768e+04um H, 1.085e+05um V)
[04/18 15:01:32   293s] [NR-eagl] 
[04/18 15:01:32   293s] (I)       [04/18 15:01:32   293s] [NR-eagl] earlyGlobalRoute overflow: 0.01% H + 0.04% V
[04/18 15:01:32   293s] 
============  Phase 1l Route ============
[04/18 15:01:32   293s] (I)       dpBasedLA: time=0.02  totalOF=504222  totalVia=24565  totalWL=42259  total(Via+WL)=66824 
[04/18 15:01:32   293s] (I)       Total Global Routing Runtime: 0.09 seconds
[04/18 15:01:32   293s] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.03% V
[04/18 15:01:32   293s] [NR-eagl] Overflow after earlyGlobalRoute 0.02% H + 0.05% V
[04/18 15:01:32   293s] 
[04/18 15:01:32   293s] (I)       ============= track Assignment ============
[04/18 15:01:32   293s] (I)       extract Global 3D Wires
[04/18 15:01:32   293s] (I)       Extract Global WL : time=0.00
[04/18 15:01:32   293s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[04/18 15:01:32   293s] (I)       track assignment initialization runtime=16150 millisecond
[04/18 15:01:32   293s] (I)       #threads=1 for track assignment
[04/18 15:01:32   293s] (I)       track assignment kernel runtime=68091 millisecond
[04/18 15:01:32   293s] (I)       End Greedy Track Assignment
[04/18 15:01:32   293s] [NR-eagl] Layer1(MET1)(F) length: 3.630000e+01um, number of vias: 12334
[04/18 15:01:32   293s] [NR-eagl] Layer2(MET2)(V) length: 7.141145e+04um, number of vias: 16534
[04/18 15:01:32   293s] [NR-eagl] Layer3(MET3)(H) length: 7.975983e+04um, number of vias: 2541
[04/18 15:01:32   293s] [NR-eagl] Layer4(MET4)(V) length: 4.178755e+04um, number of vias: 1065
[04/18 15:01:32   293s] [NR-eagl] Layer5(MET5)(H) length: 2.515019e+04um, number of vias: 112
[04/18 15:01:32   293s] [NR-eagl] Layer6(METTP)(V) length: 4.515690e+03um, number of vias: 0
[04/18 15:01:32   293s] [NR-eagl] Total length: 2.226610e+05um, number of vias: 32586
[04/18 15:01:32   293s] [NR-eagl] End Peak syMemory usage = 1870.7 MB
[04/18 15:01:32   293s] [NR-eagl] Early Global Router Kernel+IO runtime : 0.39 seconds
[04/18 15:01:32   293s] Extraction called for design 'NextZ80' of instances=3858 and nets=3855 using extraction engine 'preRoute' .
[04/18 15:01:32   293s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/18 15:01:32   293s] Type 'man IMPEXT-3530' for more detail.
[04/18 15:01:32   293s] PreRoute RC Extraction called for design NextZ80.
[04/18 15:01:32   293s] RC Extraction called in multi-corner(1) mode.
[04/18 15:01:32   293s] RCMode: PreRoute
[04/18 15:01:32   293s]       RC Corner Indexes            0   
[04/18 15:01:32   293s] Capacitance Scaling Factor   : 1.00000 
[04/18 15:01:32   293s] Resistance Scaling Factor    : 1.00000 
[04/18 15:01:32   293s] Clock Cap. Scaling Factor    : 1.00000 
[04/18 15:01:32   293s] Clock Res. Scaling Factor    : 1.00000 
[04/18 15:01:32   293s] Shrink Factor                : 1.00000
[04/18 15:01:32   293s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/18 15:01:32   293s] Using capacitance table file ...
[04/18 15:01:32   293s] Updating RC grid for preRoute extraction ...
[04/18 15:01:32   293s] Initializing multi-corner capacitance tables ... 
[04/18 15:01:32   293s] Initializing multi-corner resistance tables ...
[04/18 15:01:32   293s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1870.684M)
[04/18 15:01:32   294s] Compute RC Scale Done ...
[04/18 15:01:32   294s] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[04/18 15:01:32   294s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/18 15:01:32   294s] 
[04/18 15:01:32   294s] ** np local hotspot detection info verbose **
[04/18 15:01:32   294s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[04/18 15:01:32   294s] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[04/18 15:01:32   294s] level 2: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 72.00 (area is in unit of 4 std-cell row bins)
[04/18 15:01:32   294s] 
[04/18 15:01:32   294s] Adjusting target slack by 0.1 ns for power optimization
[04/18 15:01:32   294s] #################################################################################
[04/18 15:01:32   294s] # Design Stage: PreRoute
[04/18 15:01:32   294s] # Design Name: NextZ80
[04/18 15:01:32   294s] # Design Mode: 90nm
[04/18 15:01:32   294s] # Analysis Mode: MMMC Non-OCV 
[04/18 15:01:32   294s] # Parasitics Mode: No SPEF/RCDB
[04/18 15:01:32   294s] # Signoff Settings: SI Off 
[04/18 15:01:32   294s] #################################################################################
[04/18 15:01:32   294s] Calculate delays in Single mode...
[04/18 15:01:32   294s] Topological Sorting (CPU = 0:00:00.0, MEM = 1946.5M, InitMEM = 1946.5M)
[04/18 15:01:33   296s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/18 15:01:33   296s] End delay calculation. (MEM=2399.11 CPU=0:00:01.5 REAL=0:00:01.0)
[04/18 15:01:33   296s] *** CDM Built up (cpu=0:00:02.1  real=0:00:01.0  mem= 2399.1M) ***
[04/18 15:01:33   297s] 
[04/18 15:01:33   297s] ------------------------------------------------------------
[04/18 15:01:33   297s]         Before Power Reclaim                             
[04/18 15:01:33   297s] ------------------------------------------------------------
[04/18 15:01:33   297s] 
[04/18 15:01:33   297s] Setup views included:
[04/18 15:01:33   297s]  default_emulate_view 
[04/18 15:01:33   297s] 
[04/18 15:01:33   297s] +--------------------+---------+---------+---------+---------+
[04/18 15:01:33   297s] |     Setup mode     |   all   | reg2reg |reg2cgate| default |
[04/18 15:01:33   297s] +--------------------+---------+---------+---------+---------+
[04/18 15:01:33   297s] |           WNS (ns):|  0.010  |  0.010  |  0.030  |  2.255  |
[04/18 15:01:33   297s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
[04/18 15:01:33   297s] |    Violating Paths:|    0    |    0    |    0    |    0    |
[04/18 15:01:33   297s] |          All Paths:|   403   |   356   |   36    |   270   |
[04/18 15:01:33   297s] +--------------------+---------+---------+---------+---------+
[04/18 15:01:33   297s] 
[04/18 15:01:33   297s] +----------------+-------------------------------+------------------+
[04/18 15:01:33   297s] |                |              Real             |       Total      |
[04/18 15:01:33   297s] |    DRVs        +------------------+------------+------------------|
[04/18 15:01:33   297s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[04/18 15:01:33   297s] +----------------+------------------+------------+------------------+
[04/18 15:01:33   297s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[04/18 15:01:33   297s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[04/18 15:01:33   297s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[04/18 15:01:33   297s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[04/18 15:01:33   297s] +----------------+------------------+------------+------------------+
[04/18 15:01:33   297s] 
[04/18 15:01:33   297s] Density: 12.349%
[04/18 15:01:33   297s] ------------------------------------------------------------
[04/18 15:01:33   297s] Info: 102 nets with fixed/cover wires excluded.
[04/18 15:01:33   297s] Info: 102 clock nets excluded from IPO operation.
[04/18 15:01:33   297s] 
[04/18 15:01:33   297s] Begin Power Analysis
[04/18 15:01:33   297s] 
[04/18 15:01:33   297s]     0.00V	    gnd!
[04/18 15:01:33   297s]     0.00V	    gnd
[04/18 15:01:33   297s]     0.00V	    GND
[04/18 15:01:33   297s]     0.00V	    VSS
[04/18 15:01:33   297s]     0.00V	    vdd!
[04/18 15:01:33   297s]     1.80V	    vdd
[04/18 15:01:33   297s]     0.00V	    VDD
[04/18 15:01:33   297s] 
[04/18 15:01:33   297s] Begin Processing Timing Library for Power Calculation
[04/18 15:01:33   297s] 
[04/18 15:01:33   297s] Begin Processing Timing Library for Power Calculation
[04/18 15:01:33   297s] 
[04/18 15:01:33   297s] 
[04/18 15:01:33   297s] 
[04/18 15:01:33   297s] Begin Processing Power Net/Grid for Power Calculation
[04/18 15:01:33   297s] 
[04/18 15:01:33   297s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1358.75MB/1358.75MB)
[04/18 15:01:33   297s] 
[04/18 15:01:33   297s] Begin Processing Timing Window Data for Power Calculation
[04/18 15:01:33   297s] 
[04/18 15:01:33   297s] CK: assigning clock CLK to net CLK
[04/18 15:01:33   297s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1358.75MB/1358.75MB)
[04/18 15:01:33   297s] 
[04/18 15:01:33   297s] Begin Processing User Attributes
[04/18 15:01:33   297s] 
[04/18 15:01:33   297s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1358.75MB/1358.75MB)
[04/18 15:01:33   297s] 
[04/18 15:01:33   297s] Begin Processing Signal Activity
[04/18 15:01:33   297s] 
[04/18 15:01:33   297s] 
[04/18 15:01:33   297s] Starting Levelizing
[04/18 15:01:33   297s] 2022-Apr-18 15:01:33 (2022-Apr-18 18:01:33 GMT)
[04/18 15:01:33   297s] 2022-Apr-18 15:01:33 (2022-Apr-18 18:01:33 GMT): 10%
[04/18 15:01:33   297s] 2022-Apr-18 15:01:33 (2022-Apr-18 18:01:33 GMT): 20%
[04/18 15:01:33   297s] 2022-Apr-18 15:01:33 (2022-Apr-18 18:01:33 GMT): 30%
[04/18 15:01:33   297s] 2022-Apr-18 15:01:33 (2022-Apr-18 18:01:33 GMT): 40%
[04/18 15:01:33   297s] 2022-Apr-18 15:01:33 (2022-Apr-18 18:01:33 GMT): 50%
[04/18 15:01:33   297s] 2022-Apr-18 15:01:33 (2022-Apr-18 18:01:33 GMT): 60%
[04/18 15:01:33   297s] 2022-Apr-18 15:01:33 (2022-Apr-18 18:01:33 GMT): 70%
[04/18 15:01:33   297s] 2022-Apr-18 15:01:33 (2022-Apr-18 18:01:33 GMT): 80%
[04/18 15:01:34   297s] 2022-Apr-18 15:01:33 (2022-Apr-18 18:01:33 GMT): 90%
[04/18 15:01:34   297s] 
[04/18 15:01:34   297s] Finished Levelizing
[04/18 15:01:34   297s] 2022-Apr-18 15:01:34 (2022-Apr-18 18:01:34 GMT)
[04/18 15:01:34   297s] 
[04/18 15:01:34   297s] Starting Activity Propagation
[04/18 15:01:34   297s] 2022-Apr-18 15:01:34 (2022-Apr-18 18:01:34 GMT)
[04/18 15:01:34   297s] 2022-Apr-18 15:01:34 (2022-Apr-18 18:01:34 GMT): 10%
[04/18 15:01:34   297s] 2022-Apr-18 15:01:34 (2022-Apr-18 18:01:34 GMT): 20%
[04/18 15:01:34   297s] 2022-Apr-18 15:01:34 (2022-Apr-18 18:01:34 GMT): 30%
[04/18 15:01:34   297s] 
[04/18 15:01:34   297s] Finished Activity Propagation
[04/18 15:01:34   297s] 2022-Apr-18 15:01:34 (2022-Apr-18 18:01:34 GMT)
[04/18 15:01:34   297s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1358.75MB/1358.75MB)
[04/18 15:01:34   297s] 
[04/18 15:01:34   297s] Begin Power Computation
[04/18 15:01:34   297s] 
[04/18 15:01:34   297s]       ----------------------------------------------------------
[04/18 15:01:34   297s]       # of cell(s) missing both power/leakage table: 0
[04/18 15:01:34   297s]       # of cell(s) missing power table: 0
[04/18 15:01:34   297s]       # of cell(s) missing leakage table: 0
[04/18 15:01:34   297s]       # of MSMV cell(s) missing power_level: 0
[04/18 15:01:34   297s]       ----------------------------------------------------------
[04/18 15:01:34   297s] 
[04/18 15:01:34   297s] 
[04/18 15:01:34   297s] 
[04/18 15:01:34   297s] Starting Calculating power
[04/18 15:01:34   297s] 2022-Apr-18 15:01:34 (2022-Apr-18 18:01:34 GMT)
[04/18 15:01:34   297s] 2022-Apr-18 15:01:34 (2022-Apr-18 18:01:34 GMT): 10%
[04/18 15:01:34   297s] 2022-Apr-18 15:01:34 (2022-Apr-18 18:01:34 GMT): 20%
[04/18 15:01:34   297s] 2022-Apr-18 15:01:34 (2022-Apr-18 18:01:34 GMT): 30%
[04/18 15:01:34   297s] 2022-Apr-18 15:01:34 (2022-Apr-18 18:01:34 GMT): 40%
[04/18 15:01:34   297s] 2022-Apr-18 15:01:34 (2022-Apr-18 18:01:34 GMT): 50%
[04/18 15:01:34   297s] 2022-Apr-18 15:01:34 (2022-Apr-18 18:01:34 GMT): 60%
[04/18 15:01:34   297s] 2022-Apr-18 15:01:34 (2022-Apr-18 18:01:34 GMT): 70%
[04/18 15:01:34   297s] 2022-Apr-18 15:01:34 (2022-Apr-18 18:01:34 GMT): 80%
[04/18 15:01:34   297s] 2022-Apr-18 15:01:34 (2022-Apr-18 18:01:34 GMT): 90%
[04/18 15:01:34   297s] 
[04/18 15:01:34   297s] Finished Calculating power
[04/18 15:01:34   297s] 2022-Apr-18 15:01:34 (2022-Apr-18 18:01:34 GMT)
[04/18 15:01:34   297s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1373.84MB/1373.84MB)
[04/18 15:01:34   297s] 
[04/18 15:01:34   297s] Begin Processing User Attributes
[04/18 15:01:34   297s] 
[04/18 15:01:34   297s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1373.84MB/1373.84MB)
[04/18 15:01:34   297s] 
[04/18 15:01:34   297s] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=1373.84MB/1373.84MB)
[04/18 15:01:34   297s] 
[04/18 15:01:34   297s] Begin Static Power Report Generation
[04/18 15:01:34   297s] *----------------------------------------------------------------------------------------
[04/18 15:01:34   297s] *	Innovus 15.20-p005_1 (64bit) 11/11/2015 11:16 (Linux 2.6.18-194.el5)
[04/18 15:01:34   297s] *	
[04/18 15:01:34   297s] *
[04/18 15:01:34   297s] * 	Date & Time:	2022-Apr-18 15:01:34 (2022-Apr-18 18:01:34 GMT)
[04/18 15:01:34   297s] *
[04/18 15:01:34   297s] *----------------------------------------------------------------------------------------
[04/18 15:01:34   297s] *
[04/18 15:01:34   297s] *	Design: NextZ80
[04/18 15:01:34   297s] *
[04/18 15:01:34   297s] *	Liberty Libraries used:
[04/18 15:01:34   297s] *	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOSST/D_CELLS_MOSST_typ_1_80V_25C.lib
[04/18 15:01:34   297s] *	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOS5ST/IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C.lib
[04/18 15:01:34   297s] *
[04/18 15:01:34   297s] *	Power Domain used:
[04/18 15:01:34   297s] *		Rail:        vdd 	Voltage:        1.8
[04/18 15:01:34   297s] *
[04/18 15:01:34   297s] *       Power View : default_emulate_view
[04/18 15:01:34   297s] *
[04/18 15:01:34   297s] *       User-Defined Activity : N.A.
[04/18 15:01:34   297s] *
[04/18 15:01:34   297s] *       Activity File: N.A.
[04/18 15:01:34   297s] *
[04/18 15:01:34   297s] *       Hierarchical Global Activity: N.A.
[04/18 15:01:34   297s] *
[04/18 15:01:34   297s] *       Global Activity: N.A.
[04/18 15:01:34   297s] *
[04/18 15:01:34   297s] *       Sequential Element Activity: 0.200000
[04/18 15:01:34   297s] *
[04/18 15:01:34   297s] *       Primary Input Activity: 0.200000
[04/18 15:01:34   297s] *
[04/18 15:01:34   297s] *       Default icg ratio: N.A.
[04/18 15:01:34   297s] *
[04/18 15:01:34   297s] *       Global Comb ClockGate Ratio: N.A.
[04/18 15:01:34   297s] *
[04/18 15:01:34   297s] *	Power Units = 1mW
[04/18 15:01:34   297s] *
[04/18 15:01:34   297s] *	Time Units = 1e-09 secs
[04/18 15:01:34   297s] *
[04/18 15:01:34   297s] *       report_power -leakage
[04/18 15:01:34   297s] *
[04/18 15:01:34   297s] -----------------------------------------------------------------------------------------
[04/18 15:01:34   298s] 
[04/18 15:01:34   298s] 
[04/18 15:01:34   298s] Total Power
[04/18 15:01:34   298s] -----------------------------------------------------------------------------------------
[04/18 15:01:34   298s] Total Leakage Power:         0.00017253
[04/18 15:01:34   298s] -----------------------------------------------------------------------------------------
[04/18 15:01:34   298s] 
[04/18 15:01:34   298s] 
[04/18 15:01:34   298s] Group                           Leakage       Percentage 
[04/18 15:01:34   298s]                                 Power         (%)        
[04/18 15:01:34   298s] -----------------------------------------------------------------------------------------
[04/18 15:01:34   298s] Sequential                     4.898e-05       26.62
[04/18 15:01:34   298s] Macro                          2.005e-06        1.09
[04/18 15:01:34   298s] IO                                     0           0
[04/18 15:01:34   298s] Combinational                  0.0001101       59.81
[04/18 15:01:34   298s] Clock (Combinational)          1.148e-05        6.24
[04/18 15:01:34   298s] Clock (Sequential)                     0           0
[04/18 15:01:34   298s] -----------------------------------------------------------------------------------------
[04/18 15:01:34   298s] Total                          0.0001725         100
[04/18 15:01:34   298s] -----------------------------------------------------------------------------------------
[04/18 15:01:34   298s] 
[04/18 15:01:34   298s] 
[04/18 15:01:34   298s] Rail                  Voltage   Leakage       Percentage 
[04/18 15:01:34   298s]                                 Power         (%)        
[04/18 15:01:34   298s] -----------------------------------------------------------------------------------------
[04/18 15:01:34   298s] vdd                       1.8  2.005e-06       1.162
[04/18 15:01:34   298s] Default                   1.8  0.0001705       98.84
[04/18 15:01:34   298s] 
[04/18 15:01:34   298s] 
[04/18 15:01:34   298s] Clock                           Leakage       Percentage 
[04/18 15:01:34   298s]                                 Power         (%)        
[04/18 15:01:34   298s] -----------------------------------------------------------------------------------------
[04/18 15:01:34   298s] CLK                            1.148e-05       6.655
[04/18 15:01:34   298s] -----------------------------------------------------------------------------------------
[04/18 15:01:34   298s] Total                          1.148e-05       6.655
[04/18 15:01:34   298s] -----------------------------------------------------------------------------------------
[04/18 15:01:34   298s]  
[04/18 15:01:34   298s]  
[04/18 15:01:34   298s] -----------------------------------------------------------------------------------------
[04/18 15:01:34   298s] *	Power Distribution Summary: 
[04/18 15:01:34   298s] * 		Highest Average Power:                CLK__L1_I0 (BUX20): 	 6.309e-07
[04/18 15:01:34   298s] * 		Highest Leakage Power:                CLK__L1_I0 (BUX20): 	 6.309e-07
[04/18 15:01:34   298s] * 		Total Cap: 	7.90683e-11 F
[04/18 15:01:34   298s] * 		Total instances in design:  3858
[04/18 15:01:34   298s] * 		Total instances in design with no power:     0
[04/18 15:01:34   298s] *                Total instances in design with no activty:     0
[04/18 15:01:34   298s] 
[04/18 15:01:34   298s] * 		Total Fillers and Decap:    52
[04/18 15:01:34   298s] -----------------------------------------------------------------------------------------
[04/18 15:01:34   298s]  
[04/18 15:01:34   298s] Total leakage power = 0.000172529 mW
[04/18 15:01:34   298s] Cell usage statistics:  
[04/18 15:01:34   298s] Library IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C , 52 cells ( 1.347849%) , 2.00523e-06 mW ( 1.162256% ) 
[04/18 15:01:34   298s] Library D_CELLS_MOSST_typ_1_80V_25C , 3806 cells ( 98.652151%) , 0.000170524 mW ( 98.837744% ) 
[04/18 15:01:34   298s] Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
[04/18 15:01:34   298s] mem(process/total)=1373.84MB/1373.84MB)
[04/18 15:01:34   298s] 
[04/18 15:01:34   298s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[04/18 15:01:34   298s] UM:                                          0.000             0.010  report_power
[04/18 15:01:34   298s] Begin: Leakage Power Optimization
[04/18 15:01:37   301s] PhyDesignGrid: maxLocalDensity 0.98
[04/18 15:01:37   301s] #spOpts: mergeVia=F 
[04/18 15:01:38   301s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 12.35
[04/18 15:01:38   301s] +----------+---------+--------+--------+------------+--------+
[04/18 15:01:38   301s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[04/18 15:01:38   301s] +----------+---------+--------+--------+------------+--------+
[04/18 15:01:38   301s] |    12.35%|        -|   0.000|   0.000|   0:00:00.0| 2671.4M|
[04/18 15:01:58   321s] |    12.35%|        0|   0.000|   0.000|   0:00:20.0| 2671.4M|
[04/18 15:01:58   321s] |    12.35%|        0|   0.000|   0.000|   0:00:00.0| 2671.4M|
[04/18 15:01:58   321s] +----------+---------+--------+--------+------------+--------+
[04/18 15:01:58   321s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 12.35
[04/18 15:01:58   321s] 
[04/18 15:01:58   321s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[04/18 15:01:58   321s] --------------------------------------------------------------
[04/18 15:01:58   321s] |                                   | Total     | Sequential |
[04/18 15:01:58   321s] --------------------------------------------------------------
[04/18 15:01:58   321s] | Num insts resized                 |       0  |       0    |
[04/18 15:01:58   321s] | Num insts undone                  |       0  |       0    |
[04/18 15:01:58   321s] | Num insts Downsized               |       0  |       0    |
[04/18 15:01:58   321s] | Num insts Samesized               |       0  |       0    |
[04/18 15:01:58   321s] | Num insts Upsized                 |       0  |       0    |
[04/18 15:01:58   321s] | Num multiple commits+uncommits    |       0  |       -    |
[04/18 15:01:58   321s] --------------------------------------------------------------
[04/18 15:01:58   321s] ** Finished Core Leakage Power Optimization (cpu = 0:00:23.7) (real = 0:00:24.0) **
[04/18 15:01:58   321s] *** Finished Leakage Power Optimization (cpu=0:00:24, real=0:00:24, mem=1971.61M, totSessionCpu=0:05:20).
[04/18 15:01:58   321s] Begin: GigaOpt postEco DRV Optimization
[04/18 15:01:58   321s] *Info: RC_CG_HIER_INST1 ports set dont-touch
[04/18 15:01:58   321s] *Info: RC_CG_HIER_INST2 ports set dont-touch
[04/18 15:01:58   321s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST11 ports set dont-touch
[04/18 15:01:58   321s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST12 ports set dont-touch
[04/18 15:01:58   321s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST13 ports set dont-touch
[04/18 15:01:58   321s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST14 ports set dont-touch
[04/18 15:01:58   321s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST15 ports set dont-touch
[04/18 15:01:58   321s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST17 ports set dont-touch
[04/18 15:01:58   321s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST18 ports set dont-touch
[04/18 15:01:58   321s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST19 ports set dont-touch
[04/18 15:01:58   321s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST20 ports set dont-touch
[04/18 15:01:58   321s] *Info: RC_CG_HIER_INST3 ports set dont-touch
[04/18 15:01:58   321s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST22 ports set dont-touch
[04/18 15:01:58   321s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST23 ports set dont-touch
[04/18 15:01:58   321s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST24 ports set dont-touch
[04/18 15:01:58   321s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST26 ports set dont-touch
[04/18 15:01:58   321s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST27 ports set dont-touch
[04/18 15:01:58   321s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST28 ports set dont-touch
[04/18 15:01:58   321s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST29 ports set dont-touch
[04/18 15:01:58   321s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST30 ports set dont-touch
[04/18 15:01:58   321s] *Info: RC_CG_HIER_INST4 ports set dont-touch
[04/18 15:01:58   321s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST31 ports set dont-touch
[04/18 15:01:58   321s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST33 ports set dont-touch
[04/18 15:01:58   321s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST34 ports set dont-touch
[04/18 15:01:58   321s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST35 ports set dont-touch
[04/18 15:01:58   321s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST36 ports set dont-touch
[04/18 15:01:58   321s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST38 ports set dont-touch
[04/18 15:01:58   321s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST39 ports set dont-touch
[04/18 15:01:58   321s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST40 ports set dont-touch
[04/18 15:01:58   321s] *Info: CPU_REGS_RC_CG_HIER_INST5 ports set dont-touch
[04/18 15:01:58   321s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST42 ports set dont-touch
[04/18 15:01:58   321s] *Info: CPU_REGS_RC_CG_HIER_INST6 ports set dont-touch
[04/18 15:01:58   321s] *Info: CPU_REGS_RC_CG_HIER_INST7 ports set dont-touch
[04/18 15:01:58   321s] *Info: CPU_REGS_RC_CG_HIER_INST8 ports set dont-touch
[04/18 15:01:58   321s] *Info: CPU_REGS_RC_CG_HIER_INST9 ports set dont-touch
[04/18 15:01:58   321s] *Info: CPU_REGS_RC_CG_HIER_INST10 ports set dont-touch
[04/18 15:01:58   321s] Info: 102 nets with fixed/cover wires excluded.
[04/18 15:01:58   321s] Info: 102 clock nets excluded from IPO operation.
[04/18 15:01:58   321s] PhyDesignGrid: maxLocalDensity 0.98
[04/18 15:01:58   321s] #spOpts: mergeVia=F 
[04/18 15:01:59   323s] DEBUG: @coeDRVCandCache::init.
[04/18 15:01:59   323s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/18 15:01:59   323s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[04/18 15:01:59   323s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/18 15:01:59   323s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[04/18 15:01:59   323s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/18 15:01:59   323s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[04/18 15:01:59   323s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[04/18 15:01:59   323s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/18 15:01:59   323s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 0.01 |          0|          0|          0|  12.35  |            |           |
[04/18 15:01:59   323s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[04/18 15:01:59   323s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[04/18 15:01:59   323s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/18 15:01:59   323s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 0.01 |          0|          0|          0|  12.35  |   0:00:00.0|    2687.4M|
[04/18 15:01:59   323s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/18 15:01:59   323s] 
[04/18 15:01:59   323s] *** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=2687.4M) ***
[04/18 15:01:59   323s] 
[04/18 15:01:59   323s] DEBUG: @coeDRVCandCache::cleanup.
[04/18 15:01:59   323s] End: GigaOpt postEco DRV Optimization
[04/18 15:01:59   323s] **INFO: Flow update: Design timing is met.
[04/18 15:01:59   323s] **INFO: Flow update: Design timing is met.
[04/18 15:01:59   323s] **INFO: Flow update: Design timing is met.
[04/18 15:01:59   323s] *** Steiner Routed Nets: 0.000%; Threshold: 100; Threshold for Hold: 100
[04/18 15:01:59   323s] Re-routed 0 nets
[04/18 15:01:59   323s] **INFO: Flow update: Design timing is met.
[04/18 15:01:59   323s] **INFO : Latch borrow mode reset to max_borrow
[04/18 15:01:59   323s] Multi-CPU acceleration using 8 CPU(s).
[04/18 15:02:00   323s] 
[04/18 15:02:00   323s] Begin Power Analysis
[04/18 15:02:00   323s] 
[04/18 15:02:00   323s]     0.00V	    gnd!
[04/18 15:02:00   323s]     0.00V	    gnd
[04/18 15:02:00   323s]     0.00V	    GND
[04/18 15:02:00   323s]     0.00V	    VSS
[04/18 15:02:00   323s]     0.00V	    vdd!
[04/18 15:02:00   323s]     1.80V	    vdd
[04/18 15:02:00   323s]     0.00V	    VDD
[04/18 15:02:00   323s] Begin Processing Timing Library for Power Calculation
[04/18 15:02:00   323s] 
[04/18 15:02:00   323s] Begin Processing Timing Library for Power Calculation
[04/18 15:02:00   323s] 
[04/18 15:02:00   323s] 
[04/18 15:02:00   323s] 
[04/18 15:02:00   323s] Begin Processing Power Net/Grid for Power Calculation
[04/18 15:02:00   323s] 
[04/18 15:02:00   323s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1239.49MB/1239.49MB)
[04/18 15:02:00   323s] 
[04/18 15:02:00   323s] Begin Processing Timing Window Data for Power Calculation
[04/18 15:02:00   323s] 
[04/18 15:02:00   323s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1239.70MB/1239.70MB)
[04/18 15:02:00   323s] 
[04/18 15:02:00   323s] Begin Processing User Attributes
[04/18 15:02:00   323s] 
[04/18 15:02:00   323s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1239.75MB/1239.75MB)
[04/18 15:02:00   323s] 
[04/18 15:02:00   323s] Begin Processing Signal Activity
[04/18 15:02:00   323s] 
[04/18 15:02:00   323s] 
[04/18 15:02:00   323s] Starting Activity Propagation
[04/18 15:02:00   323s] 2022-Apr-18 15:02:00 (2022-Apr-18 18:02:00 GMT)
[04/18 15:02:00   323s] 2022-Apr-18 15:02:00 (2022-Apr-18 18:02:00 GMT): 10%
[04/18 15:02:00   323s] 2022-Apr-18 15:02:00 (2022-Apr-18 18:02:00 GMT): 20%
[04/18 15:02:00   323s] 2022-Apr-18 15:02:00 (2022-Apr-18 18:02:00 GMT): 30%
[04/18 15:02:00   323s] 
[04/18 15:02:00   323s] Finished Activity Propagation
[04/18 15:02:00   323s] 2022-Apr-18 15:02:00 (2022-Apr-18 18:02:00 GMT)
[04/18 15:02:00   323s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1240.15MB/1240.15MB)
[04/18 15:02:00   323s] 
[04/18 15:02:00   323s] Begin Power Computation
[04/18 15:02:00   323s] 
[04/18 15:02:00   323s]       ----------------------------------------------------------
[04/18 15:02:00   323s]       # of cell(s) missing both power/leakage table: 0
[04/18 15:02:00   323s]       # of cell(s) missing power table: 0
[04/18 15:02:00   323s]       # of cell(s) missing leakage table: 0
[04/18 15:02:00   323s]       # of MSMV cell(s) missing power_level: 0
[04/18 15:02:00   323s]       ----------------------------------------------------------
[04/18 15:02:00   323s] 
[04/18 15:02:00   323s] 
[04/18 15:02:00   323s] 
[04/18 15:02:00   323s] Starting Calculating power
[04/18 15:02:00   323s] 2022-Apr-18 15:02:00 (2022-Apr-18 18:02:00 GMT)
[04/18 15:02:00   323s] 2022-Apr-18 15:02:00 (2022-Apr-18 18:02:00 GMT): 10%
[04/18 15:02:00   323s] 2022-Apr-18 15:02:00 (2022-Apr-18 18:02:00 GMT): 20%
[04/18 15:02:00   323s] 2022-Apr-18 15:02:00 (2022-Apr-18 18:02:00 GMT): 30%
[04/18 15:02:00   323s] 2022-Apr-18 15:02:00 (2022-Apr-18 18:02:00 GMT): 40%
[04/18 15:02:00   323s] 2022-Apr-18 15:02:00 (2022-Apr-18 18:02:00 GMT): 50%
[04/18 15:02:00   323s] 2022-Apr-18 15:02:00 (2022-Apr-18 18:02:00 GMT): 60%
[04/18 15:02:00   323s] 2022-Apr-18 15:02:00 (2022-Apr-18 18:02:00 GMT): 70%
[04/18 15:02:00   323s] 2022-Apr-18 15:02:00 (2022-Apr-18 18:02:00 GMT): 80%
[04/18 15:02:00   323s] 2022-Apr-18 15:02:00 (2022-Apr-18 18:02:00 GMT): 90%
[04/18 15:02:00   323s] 
[04/18 15:02:00   323s] Finished Calculating power
[04/18 15:02:00   323s] 2022-Apr-18 15:02:00 (2022-Apr-18 18:02:00 GMT)
[04/18 15:02:00   323s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1253.72MB/1253.72MB)
[04/18 15:02:00   323s] 
[04/18 15:02:00   323s] Begin Processing User Attributes
[04/18 15:02:00   323s] 
[04/18 15:02:00   323s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1253.72MB/1253.72MB)
[04/18 15:02:00   323s] 
[04/18 15:02:00   323s] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=1253.75MB/1253.75MB)
[04/18 15:02:00   323s] 
[04/18 15:02:00   323s] Begin Static Power Report Generation
[04/18 15:02:00   323s] *----------------------------------------------------------------------------------------
[04/18 15:02:00   323s] *	Innovus 15.20-p005_1 (64bit) 11/11/2015 11:16 (Linux 2.6.18-194.el5)
[04/18 15:02:00   323s] *	
[04/18 15:02:00   323s] *
[04/18 15:02:00   323s] * 	Date & Time:	2022-Apr-18 15:02:00 (2022-Apr-18 18:02:00 GMT)
[04/18 15:02:00   323s] *
[04/18 15:02:00   323s] *----------------------------------------------------------------------------------------
[04/18 15:02:00   323s] *
[04/18 15:02:00   323s] *	Design: NextZ80
[04/18 15:02:00   323s] *
[04/18 15:02:00   323s] *	Liberty Libraries used:
[04/18 15:02:00   323s] *	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOSST/D_CELLS_MOSST_typ_1_80V_25C.lib
[04/18 15:02:00   323s] *	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOS5ST/IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C.lib
[04/18 15:02:00   323s] *
[04/18 15:02:00   323s] *	Power Domain used:
[04/18 15:02:00   323s] *		Rail:        vdd 	Voltage:        1.8
[04/18 15:02:00   323s] *
[04/18 15:02:00   323s] *       Power View : default_emulate_view
[04/18 15:02:00   323s] *
[04/18 15:02:00   323s] *       User-Defined Activity : N.A.
[04/18 15:02:00   323s] *
[04/18 15:02:00   323s] *       Activity File: N.A.
[04/18 15:02:00   323s] *
[04/18 15:02:00   323s] *       Hierarchical Global Activity: N.A.
[04/18 15:02:00   323s] *
[04/18 15:02:00   323s] *       Global Activity: N.A.
[04/18 15:02:00   323s] *
[04/18 15:02:00   323s] *       Sequential Element Activity: 0.200000
[04/18 15:02:00   323s] *
[04/18 15:02:00   323s] *       Primary Input Activity: 0.200000
[04/18 15:02:00   323s] *
[04/18 15:02:00   323s] *       Default icg ratio: N.A.
[04/18 15:02:00   323s] *
[04/18 15:02:00   323s] *       Global Comb ClockGate Ratio: N.A.
[04/18 15:02:00   323s] *
[04/18 15:02:00   323s] *	Power Units = 1mW
[04/18 15:02:00   323s] *
[04/18 15:02:00   323s] *	Time Units = 1e-09 secs
[04/18 15:02:00   323s] *
[04/18 15:02:00   323s] *       report_power -leakage
[04/18 15:02:00   323s] *
[04/18 15:02:00   323s] -----------------------------------------------------------------------------------------
[04/18 15:02:00   323s] 
[04/18 15:02:00   323s] 
[04/18 15:02:00   323s] Total Power
[04/18 15:02:00   323s] -----------------------------------------------------------------------------------------
[04/18 15:02:00   323s] Total Leakage Power:         0.00017253
[04/18 15:02:00   323s] -----------------------------------------------------------------------------------------
[04/18 15:02:00   323s] 
[04/18 15:02:00   323s] 
[04/18 15:02:00   323s] Group                           Leakage       Percentage 
[04/18 15:02:00   323s]                                 Power         (%)        
[04/18 15:02:00   323s] -----------------------------------------------------------------------------------------
[04/18 15:02:00   323s] Sequential                     4.898e-05       26.62
[04/18 15:02:00   323s] Macro                          2.005e-06        1.09
[04/18 15:02:00   323s] IO                                     0           0
[04/18 15:02:00   323s] Combinational                  0.0001101       59.81
[04/18 15:02:00   323s] Clock (Combinational)          1.148e-05        6.24
[04/18 15:02:00   323s] Clock (Sequential)                     0           0
[04/18 15:02:00   323s] -----------------------------------------------------------------------------------------
[04/18 15:02:00   323s] Total                          0.0001725         100
[04/18 15:02:00   323s] -----------------------------------------------------------------------------------------
[04/18 15:02:00   323s] 
[04/18 15:02:00   323s] 
[04/18 15:02:00   323s] Rail                  Voltage   Leakage       Percentage 
[04/18 15:02:00   323s]                                 Power         (%)        
[04/18 15:02:00   323s] -----------------------------------------------------------------------------------------
[04/18 15:02:00   323s] vdd                       1.8  2.005e-06       1.162
[04/18 15:02:00   323s] Default                   1.8  0.0001705       98.84
[04/18 15:02:00   323s] 
[04/18 15:02:00   323s] 
[04/18 15:02:00   323s] Clock                           Leakage       Percentage 
[04/18 15:02:00   323s]                                 Power         (%)        
[04/18 15:02:00   323s] -----------------------------------------------------------------------------------------
[04/18 15:02:00   323s] CLK                            1.148e-05       6.655
[04/18 15:02:00   323s] -----------------------------------------------------------------------------------------
[04/18 15:02:00   323s] Total                          1.148e-05       6.655
[04/18 15:02:00   323s] -----------------------------------------------------------------------------------------
[04/18 15:02:00   323s]  
[04/18 15:02:00   323s]  
[04/18 15:02:00   323s] -----------------------------------------------------------------------------------------
[04/18 15:02:00   323s] *	Power Distribution Summary: 
[04/18 15:02:00   323s] * 		Highest Average Power:                CLK__L1_I0 (BUX20): 	 6.309e-07
[04/18 15:02:00   323s] * 		Highest Leakage Power:                CLK__L1_I0 (BUX20): 	 6.309e-07
[04/18 15:02:00   323s] * 		Total Cap: 	7.90683e-11 F
[04/18 15:02:00   323s] * 		Total instances in design:  3858
[04/18 15:02:00   323s] * 		Total instances in design with no power:     0
[04/18 15:02:00   323s] *                Total instances in design with no activty:     0
[04/18 15:02:00   323s] 
[04/18 15:02:00   323s] * 		Total Fillers and Decap:    52
[04/18 15:02:00   323s] -----------------------------------------------------------------------------------------
[04/18 15:02:00   323s]  
[04/18 15:02:00   323s] Total leakage power = 0.000172529 mW
[04/18 15:02:00   323s] Cell usage statistics:  
[04/18 15:02:00   323s] Library IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C , 52 cells ( 1.347849%) , 2.00523e-06 mW ( 1.162256% ) 
[04/18 15:02:00   323s] Library D_CELLS_MOSST_typ_1_80V_25C , 3806 cells ( 98.652151%) , 0.000170524 mW ( 98.837744% ) 
[04/18 15:02:00   323s] Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
[04/18 15:02:00   323s] mem(process/total)=1254.17MB/1254.17MB)
[04/18 15:02:00   323s] 
[04/18 15:02:01   323s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[04/18 15:02:01   323s] UM:                                                                   report_power
[04/18 15:02:01   324s] doiPBLastSyncSlave
[04/18 15:02:01   324s] <optDesign CMD> Restore Using all VT Cells
[04/18 15:02:01   325s] Reported timing to dir ./timingReports
[04/18 15:02:01   325s] **opt_design ... cpu = 0:00:57, real = 0:00:50, mem = 1971.6M, totSessionCpu=0:05:22 **
[04/18 15:02:02   326s] 
[04/18 15:02:02   326s] ------------------------------------------------------------
[04/18 15:02:02   326s]      opt_design Final Summary                             
[04/18 15:02:02   326s] ------------------------------------------------------------
[04/18 15:02:02   326s] 
[04/18 15:02:02   326s] Setup views included:
[04/18 15:02:02   326s]  default_emulate_view 
[04/18 15:02:02   326s] 
[04/18 15:02:02   326s] +--------------------+---------+---------+---------+---------+
[04/18 15:02:02   326s] |     Setup mode     |   all   | reg2reg |reg2cgate| default |
[04/18 15:02:02   326s] +--------------------+---------+---------+---------+---------+
[04/18 15:02:02   326s] |           WNS (ns):|  0.000  |  0.000  |  0.060  |  0.946  |
[04/18 15:02:02   326s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
[04/18 15:02:02   326s] |    Violating Paths:|    0    |    0    |    0    |    0    |
[04/18 15:02:02   326s] |          All Paths:|   403   |   356   |   36    |   270   |
[04/18 15:02:02   326s] +--------------------+---------+---------+---------+---------+
[04/18 15:02:02   326s] 
[04/18 15:02:02   326s] +----------------+-------------------------------+------------------+
[04/18 15:02:02   326s] |                |              Real             |       Total      |
[04/18 15:02:02   326s] |    DRVs        +------------------+------------+------------------|
[04/18 15:02:02   326s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[04/18 15:02:02   326s] +----------------+------------------+------------+------------------+
[04/18 15:02:02   326s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[04/18 15:02:02   326s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[04/18 15:02:02   326s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[04/18 15:02:02   326s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[04/18 15:02:02   326s] +----------------+------------------+------------+------------------+
[04/18 15:02:02   326s] 
[04/18 15:02:02   326s] Density: 12.349%
[04/18 15:02:02   326s] Routing Overflow: 0.02% H and 0.05% V
[04/18 15:02:02   326s] ------------------------------------------------------------
[04/18 15:02:02   326s] **opt_design ... cpu = 0:00:58, real = 0:00:51, mem = 1971.6M, totSessionCpu=0:05:23 **
[04/18 15:02:02   326s] *** Finished opt_design ***
[04/18 15:02:02   326s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[04/18 15:02:02   326s] UM:                                          0.000             0.000  final
[04/18 15:02:02   326s] WARNING: the TCL for metric messages failed. (error:can't read "last_error_message": no such variable)
[04/18 15:02:02   326s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[04/18 15:02:02   326s] UM:         92.43             76             0.000             0.000  opt_design_postcts
[04/18 15:02:02   326s] 
[04/18 15:02:02   326s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:01:09 real=0:00:59.4)
[04/18 15:02:02   326s] 	OPT_RUNTIME:                tns (count =  2): (cpu=0:00:22.7 real=0:00:17.5)
[04/18 15:02:02   326s] 	OPT_RUNTIME:             tnsOpt (count =  1): (cpu=0:00:06.4 real=0:00:02.2)
[04/18 15:02:02   326s] 	OPT_RUNTIME:          phyUpdate (count =  1): (cpu=0:00:00.5 real=0:00:00.5)
[04/18 15:02:02   326s] 	OPT_RUNTIME:            reclaim (count =  1): (cpu=0:00:00.2 real=0:00:00.2)
[04/18 15:02:02   326s] 	OPT_RUNTIME:          postTROpt (count =  1): (cpu=0:00:01.6 real=0:00:01.5)
[04/18 15:02:02   326s] Info: pop threads available for lower-level modules during optimization.
[04/18 15:02:02   326s] ###############################################################
[04/18 15:02:02   326s] #  Generated by:      Cadence Innovus 15.20-p005_1
[04/18 15:02:02   326s] #  OS:                Linux x86_64(Host ID pgmicro01)
[04/18 15:02:02   326s] #  Generated on:      Mon Apr 18 15:02:02 2022
[04/18 15:02:02   326s] #  Design:            NextZ80
[04/18 15:02:02   326s] #  Command:           report_timing
[04/18 15:02:02   326s] ###############################################################
[04/18 15:02:02   327s] Path 1: MET (0.000 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST20/enl_reg/GN->D 
[04/18 15:02:02   327s]              View:default_emulate_view
[04/18 15:02:02   327s]             Group:CLK
[04/18 15:02:02   327s]        Startpoint:(R) STAGE_reg[0]/C
[04/18 15:02:02   327s]             Clock:(R) CLK
[04/18 15:02:02   327s]          Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST20/enl_reg/D
[04/18 15:02:02   327s]             Clock:(F) CLK
[04/18 15:02:02   327s]  
[04/18 15:02:02   327s]                            Capture             Launch
[04/18 15:02:02   327s]        Clock Edge:+          2.600              0.000
[04/18 15:02:02   327s]       Src Latency:+          0.000              0.000
[04/18 15:02:02   327s]       Net Latency:+          0.242 (P)          0.436 (P)
[04/18 15:02:02   327s]           Arrival:=          2.842              0.436
[04/18 15:02:02   327s]  
[04/18 15:02:02   327s]     Time Borrowed:+          0.965
[04/18 15:02:02   327s]     Required Time:=          3.807
[04/18 15:02:02   327s]      Launch Clock:-          0.436
[04/18 15:02:02   327s]         Data Path:-          3.371
[04/18 15:02:02   327s]             Slack:=          0.000
[04/18 15:02:02   327s] 
[04/18 15:02:02   327s] #-----------------------------------------------------------------------------------------------------------
[04/18 15:02:02   327s] # Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
[04/18 15:02:02   327s] #                                                                                      (ns)    (ns)     (ns)  
[04/18 15:02:02   327s] #-----------------------------------------------------------------------------------------------------------
[04/18 15:02:02   327s]   STAGE_reg[0]/C                                -      C     R     (arrival)       9  0.092       -    0.436  
[04/18 15:02:02   327s]   STAGE_reg[0]/Q                                -      C->Q  R     DFRX4           1      -   0.272    0.708  
[04/18 15:02:02   327s]   FE_OCPC173_STAGE_0_/Q                         -      A->Q  R     BUX8           14  0.081   0.114    0.822  
[04/18 15:02:02   327s]   FE_OFC28_STAGE_0_/Q                           -      A->Q  R     BUX6           22  0.103   0.139    0.961  
[04/18 15:02:02   327s]   g92963/Q                                      -      A->Q  R     AND2X2         11  0.139   0.317    1.279  
[04/18 15:02:02   327s]   g92827/Q                                      -      A->Q  F     INX1            6  0.433   0.205    1.483  
[04/18 15:02:02   327s]   g92393/Q                                      -      A->Q  R     NO2X1           2  0.244   0.258    1.742  
[04/18 15:02:02   327s]   g92120/Q                                      -      D->Q  R     AO211X1         1  0.370   0.166    1.908  
[04/18 15:02:02   327s]   g92030/Q                                      -      A->Q  F     NA2X1           2  0.113   0.073    1.981  
[04/18 15:02:02   327s]   g91858/Q                                      -      C->Q  R     ON211X1         1  0.094   0.140    2.121  
[04/18 15:02:02   327s]   g91669/Q                                      -      E->Q  F     AN221X1         1  0.227   0.088    2.209  
[04/18 15:02:02   327s]   g91597/Q                                      -      A->Q  R     ON21X1          1  0.183   0.175    2.385  
[04/18 15:02:02   327s]   g91536/Q                                      -      C->Q  F     AN221X1         1  0.232   0.141    2.526  
[04/18 15:02:02   327s]   g91520/Q                                      -      F->Q  F     AO321X1         1  0.236   0.336    2.862  
[04/18 15:02:02   327s]   g91469/Q                                      -      A->Q  R     AN21X1          6  0.106   0.484    3.345  
[04/18 15:02:02   327s]   g91455/Q                                      -      A->Q  F     INX1            2  0.822   0.096    3.441  
[04/18 15:02:02   327s]   g91169/Q                                      -      B->Q  R     NA2X1           4  0.175   0.166    3.608  
[04/18 15:02:02   327s]   g90953/Q                                      -      A->Q  F     NO2X1           1  0.210   0.052    3.659  
[04/18 15:02:02   327s]   CPU_REGS_regs_hi_RC_CG_HIER_INST20/g7/Q       -      A->Q  F     OR2X1           1  0.087   0.148    3.807  
[04/18 15:02:02   327s]   CPU_REGS_regs_hi_RC_CG_HIER_INST20/enl_reg/D  -      D     F     DLLQX1          1  0.055   0.000    3.807  
[04/18 15:02:02   327s] #-----------------------------------------------------------------------------------------------------------
[04/18 15:02:02   327s] 
[04/18 15:02:02   327s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[04/18 15:02:02   327s] Type 'man IMPEXT-3493' for more detail.
[04/18 15:02:02   327s] Start to check current routing status for nets...
[04/18 15:02:02   327s] Using hname+ instead name for net compare
[04/18 15:02:02   327s] Activating lazyNetListOrdering
[04/18 15:02:02   327s] Starting trMTAreNetsAlreadyRouted in MT mode ...
[04/18 15:02:02   327s] All nets are already routed correctly.
[04/18 15:02:02   327s] End to check current routing status for nets (mem=1911.4M)
[04/18 15:02:02   327s] Extraction called for design 'NextZ80' of instances=3858 and nets=3855 using extraction engine 'preRoute' .
[04/18 15:02:02   327s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/18 15:02:02   327s] Type 'man IMPEXT-3530' for more detail.
[04/18 15:02:02   327s] PreRoute RC Extraction called for design NextZ80.
[04/18 15:02:02   327s] RC Extraction called in multi-corner(1) mode.
[04/18 15:02:02   327s] RCMode: PreRoute
[04/18 15:02:02   327s]       RC Corner Indexes            0   
[04/18 15:02:02   327s] Capacitance Scaling Factor   : 1.00000 
[04/18 15:02:02   327s] Resistance Scaling Factor    : 1.00000 
[04/18 15:02:02   327s] Clock Cap. Scaling Factor    : 1.00000 
[04/18 15:02:02   327s] Clock Res. Scaling Factor    : 1.00000 
[04/18 15:02:02   327s] Shrink Factor                : 1.00000
[04/18 15:02:02   327s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/18 15:02:02   327s] Using capacitance table file ...
[04/18 15:02:02   327s] Initializing multi-corner capacitance tables ... 
[04/18 15:02:02   327s] Initializing multi-corner resistance tables ...
[04/18 15:02:02   327s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1911.445M)
[04/18 15:02:02   327s] Effort level <high> specified for reg2reg path_group
[04/18 15:02:03   327s] Effort level <high> specified for reg2cgate path_group
[04/18 15:02:03   328s] #################################################################################
[04/18 15:02:03   328s] # Design Stage: PreRoute
[04/18 15:02:03   328s] # Design Name: NextZ80
[04/18 15:02:03   328s] # Design Mode: 90nm
[04/18 15:02:03   328s] # Analysis Mode: MMMC Non-OCV 
[04/18 15:02:03   328s] # Parasitics Mode: No SPEF/RCDB
[04/18 15:02:03   328s] # Signoff Settings: SI Off 
[04/18 15:02:03   328s] #################################################################################
[04/18 15:02:03   328s] Calculate delays in Single mode...
[04/18 15:02:03   328s] Topological Sorting (CPU = 0:00:00.0, MEM = 1847.2M, InitMEM = 1847.2M)
[04/18 15:02:03   329s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/18 15:02:03   329s] End delay calculation. (MEM=2305.03 CPU=0:00:01.5 REAL=0:00:00.0)
[04/18 15:02:03   329s] *** CDM Built up (cpu=0:00:01.6  real=0:00:00.0  mem= 2305.0M) ***
[04/18 15:02:04   329s] *** Done Building Timing Graph (cpu=0:00:01.9 real=0:00:01.0 totSessionCpu=0:05:26 mem=2305.0M)
[04/18 15:02:04   330s] 
[04/18 15:02:04   330s] ------------------------------------------------------------
[04/18 15:02:04   330s]          time_design Summary                             
[04/18 15:02:04   330s] ------------------------------------------------------------
[04/18 15:02:04   330s] 
[04/18 15:02:04   330s] Setup views included:
[04/18 15:02:04   330s]  default_emulate_view 
[04/18 15:02:04   330s] 
[04/18 15:02:04   330s] +--------------------+---------+---------+---------+---------+
[04/18 15:02:04   330s] |     Setup mode     |   all   | reg2reg |reg2cgate| default |
[04/18 15:02:04   330s] +--------------------+---------+---------+---------+---------+
[04/18 15:02:04   330s] |           WNS (ns):|  0.000  |  0.000  |  0.060  |  0.946  |
[04/18 15:02:04   330s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
[04/18 15:02:04   330s] |    Violating Paths:|    0    |    0    |    0    |    0    |
[04/18 15:02:04   330s] |          All Paths:|   403   |   356   |   36    |   270   |
[04/18 15:02:04   330s] +--------------------+---------+---------+---------+---------+
[04/18 15:02:04   330s] 
[04/18 15:02:04   330s] +----------------+-------------------------------+------------------+
[04/18 15:02:04   330s] |                |              Real             |       Total      |
[04/18 15:02:04   330s] |    DRVs        +------------------+------------+------------------|
[04/18 15:02:04   330s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[04/18 15:02:04   330s] +----------------+------------------+------------+------------------+
[04/18 15:02:04   330s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[04/18 15:02:04   330s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[04/18 15:02:04   330s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[04/18 15:02:04   330s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[04/18 15:02:04   330s] +----------------+------------------+------------+------------------+
[04/18 15:02:04   330s] 
[04/18 15:02:04   330s] Density: 12.349%
[04/18 15:02:04   330s] Routing Overflow: 0.02% H and 0.05% V
[04/18 15:02:04   330s] ------------------------------------------------------------
[04/18 15:02:04   331s] WARNING: the TCL for metric messages failed. (error:can't read "last_error_message": no such variable)
[04/18 15:02:04   331s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[04/18 15:02:04   331s] UM:          4.21              2             0.000             0.000  time_design
[04/18 15:02:04   331s] Reported timing to dir ./timingReports
[04/18 15:02:04   331s] Total CPU time: 3.7 sec
[04/18 15:02:04   331s] Total Real time: 2.0 sec
[04/18 15:02:04   331s] Total Memory Usage: 1845.144531 Mbytes
[04/18 15:02:04   331s] [DEV]innovus 4> ls physical
[04/18 15:06:23   380s] [DEV]innovus 5> source physical/4_nano_route.tcl
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1225.30 (MB), peak = 1489.12 (MB)
[04/18 15:06:33   382s] #**INFO: setDesignMode -flowEffort standard
[04/18 15:06:33   382s] #**INFO: mulit-cut via swapping is disabled by user.
[04/18 15:06:33   382s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[04/18 15:06:33   382s] #**INFO: auto set of routeReserveSpaceForMultiCut to true
[04/18 15:06:33   382s] #**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
[04/18 15:06:33   382s] #spOpts: no_cmu 
[04/18 15:06:33   382s] Core basic site is core
[04/18 15:06:33   382s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/18 15:06:33   382s] Begin checking placement ... (start mem=1852.7M, init mem=1852.7M)
[04/18 15:06:33   382s] *info: Placed = 3806           (Fixed = 437)
[04/18 15:06:33   382s] *info: Unplaced = 0           
[04/18 15:06:33   382s] Placement Density:12.35%(66804/540968)
[04/18 15:06:33   382s] Finished checkPlace (cpu: total=0:00:00.2, vio checks=0:00:00.0; mem=1852.7M)
[04/18 15:06:33   382s] #**INFO: auto set of routeWithTimingDriven to true
[04/18 15:06:33   382s] #**INFO: auto set of routeWithSiDriven to true
[04/18 15:06:33   382s] 
[04/18 15:06:33   382s] changeUseClockNetStatus Option :  -noFixedNetWires 
[04/18 15:06:33   382s] *** Changed status on (102) nets in Clock.
[04/18 15:06:33   382s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1852.7M) ***
[04/18 15:06:33   382s] 
[04/18 15:06:33   382s] globalRoute
[04/18 15:06:33   382s] 
[04/18 15:06:33   382s] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[04/18 15:06:33   382s] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[04/18 15:06:33   382s] #setNanoRouteMode -routeWithSiDriven true
[04/18 15:06:33   382s] #setNanoRouteMode -routeWithTimingDriven true
[04/18 15:06:33   382s] #Start globalRoute on Mon Apr 18 15:06:33 2022
[04/18 15:06:33   382s] #
[04/18 15:06:33   382s] Initializing multi-corner capacitance tables ... 
[04/18 15:06:33   382s] Initializing multi-corner resistance tables ...
[04/18 15:06:33   382s] #WARNING (NRIG-34) Power/Ground pin vdd! of instance FE_OCPC182_FE_OFN31_STAGE_1_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/18 15:06:33   382s] #WARNING (NRIG-34) Power/Ground pin gnd! of instance FE_OCPC182_FE_OFN31_STAGE_1_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/18 15:06:33   382s] #WARNING (NRIG-34) Power/Ground pin vdd! of instance FE_OCPC181_n_1582 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/18 15:06:33   382s] #WARNING (NRIG-34) Power/Ground pin gnd! of instance FE_OCPC181_n_1582 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/18 15:06:33   382s] #WARNING (NRIG-34) Power/Ground pin vdd! of instance FE_RC_17_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/18 15:06:33   382s] #WARNING (NRIG-34) Power/Ground pin gnd! of instance FE_RC_17_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/18 15:06:33   382s] #WARNING (NRIG-34) Power/Ground pin vdd! of instance FE_RC_16_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/18 15:06:33   382s] #WARNING (NRIG-34) Power/Ground pin gnd! of instance FE_RC_16_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/18 15:06:33   382s] #WARNING (NRIG-34) Power/Ground pin vdd! of instance FE_RC_15_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/18 15:06:33   382s] #WARNING (NRIG-34) Power/Ground pin gnd! of instance FE_RC_15_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/18 15:06:33   382s] #WARNING (NRIG-34) Power/Ground pin vdd! of instance FE_RC_14_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/18 15:06:33   382s] #WARNING (NRIG-34) Power/Ground pin gnd! of instance FE_RC_14_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/18 15:06:33   382s] #WARNING (NRIG-34) Power/Ground pin vdd! of instance FE_OCPC180_n_1569 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/18 15:06:33   382s] #WARNING (NRIG-34) Power/Ground pin gnd! of instance FE_OCPC180_n_1569 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/18 15:06:33   382s] #WARNING (NRIG-34) Power/Ground pin vdd! of instance FE_OCPC179_n_1569 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/18 15:06:33   382s] #WARNING (NRIG-34) Power/Ground pin gnd! of instance FE_OCPC179_n_1569 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/18 15:06:33   382s] #WARNING (NRIG-34) Power/Ground pin vdd! of instance FE_OCPC178_n_1569 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/18 15:06:33   382s] #WARNING (NRIG-34) Power/Ground pin gnd! of instance FE_OCPC178_n_1569 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/18 15:06:33   382s] #WARNING (NRIG-34) Power/Ground pin vdd! of instance FE_OCPC177_n_383 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/18 15:06:33   382s] #WARNING (NRIG-34) Power/Ground pin gnd! of instance FE_OCPC177_n_383 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/18 15:06:33   382s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[04/18 15:06:33   382s] #To increase the message display limit, refer to the product command reference manual.
[04/18 15:06:33   382s] #NanoRoute Version 15.20-p005_1 NR151028-1715/15_20-UB
[04/18 15:06:33   382s] #Using multithreading with 8 threads.
[04/18 15:06:33   382s] #Start routing data preparation.
[04/18 15:06:33   382s] #Minimum voltage of a net in the design = 0.000.
[04/18 15:06:33   382s] #Maximum voltage of a net in the design = 1.800.
[04/18 15:06:33   382s] #Voltage range [0.000 - 0.000] has 4 nets.
[04/18 15:06:33   382s] #Voltage range [0.000 - 1.800] has 3850 nets.
[04/18 15:06:33   382s] #Voltage range [1.800 - 1.800] has 1 net.
[04/18 15:06:34   383s] # MET1         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.485
[04/18 15:06:34   383s] # MET2         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
[04/18 15:06:34   383s] # MET3         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
[04/18 15:06:34   383s] # MET4         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
[04/18 15:06:34   383s] # MET5         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
[04/18 15:06:34   383s] # METTP        V   Track-Pitch = 1.260    Line-2-Via Pitch = 0.950
[04/18 15:06:34   383s] #Regenerating Ggrids automatically.
[04/18 15:06:34   383s] #Auto generating G-grids with size=15 tracks, using layer MET2's pitch = 0.630.
[04/18 15:06:34   383s] #Using automatically generated G-grids.
[04/18 15:06:34   383s] #Done routing data preparation.
[04/18 15:06:34   383s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1227.23 (MB), peak = 1489.12 (MB)
[04/18 15:06:34   383s] #Merging special wires using 8 threads...
[04/18 15:06:34   383s] #
[04/18 15:06:34   383s] #Connectivity extraction summary:
[04/18 15:06:34   383s] #102 routed nets are imported.
[04/18 15:06:34   383s] #3736 (96.91%) nets are without wires.
[04/18 15:06:34   383s] #17 nets are fixed|skipped|trivial (not extracted).
[04/18 15:06:34   383s] #Total number of nets = 3855.
[04/18 15:06:34   383s] #
[04/18 15:06:34   383s] #Number of eco nets is 0
[04/18 15:06:34   383s] #
[04/18 15:06:34   383s] #Start data preparation...
[04/18 15:06:34   383s] #
[04/18 15:06:34   383s] #Data preparation is done on Mon Apr 18 15:06:34 2022
[04/18 15:06:34   383s] #
[04/18 15:06:34   383s] #Analyzing routing resource...
[04/18 15:06:34   383s] #Routing resource analysis is done on Mon Apr 18 15:06:34 2022
[04/18 15:06:34   383s] #
[04/18 15:06:34   383s] #  Resource Analysis:
[04/18 15:06:34   383s] #
[04/18 15:06:34   383s] #               Routing  #Avail      #Track     #Total     %Gcell
[04/18 15:06:34   383s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[04/18 15:06:34   383s] #  --------------------------------------------------------------
[04/18 15:06:34   383s] #  Metal 1        H         687        1237       17732    67.78%
[04/18 15:06:34   383s] #  Metal 2        V         759        1390       17732    62.34%
[04/18 15:06:34   383s] #  Metal 3        H         688        1236       17732    62.62%
[04/18 15:06:34   383s] #  Metal 4        V         770        1379       17732    62.34%
[04/18 15:06:34   383s] #  Metal 5        H         689        1235       17732    62.62%
[04/18 15:06:34   383s] #  Metal 6        V         384         690       17732    62.88%
[04/18 15:06:34   383s] #  --------------------------------------------------------------
[04/18 15:06:34   383s] #  Total                   3978      64.30%  106392    63.43%
[04/18 15:06:34   383s] #
[04/18 15:06:34   383s] #  102 nets (2.65%) with 1 preferred extra spacing.
[04/18 15:06:34   383s] #
[04/18 15:06:34   383s] #
[04/18 15:06:34   383s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1227.82 (MB), peak = 1489.12 (MB)
[04/18 15:06:34   383s] #
[04/18 15:06:34   383s] #start global routing iteration 1...
[04/18 15:06:35   385s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1245.82 (MB), peak = 1489.12 (MB)
[04/18 15:06:35   385s] #
[04/18 15:06:35   385s] #start global routing iteration 2...
[04/18 15:06:36   385s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1245.91 (MB), peak = 1489.12 (MB)
[04/18 15:06:36   385s] #
[04/18 15:06:36   385s] #
[04/18 15:06:36   385s] #Total number of trivial nets (e.g. < 2 pins) = 17 (skipped).
[04/18 15:06:36   385s] #Total number of routable nets = 3838.
[04/18 15:06:36   385s] #Total number of nets in the design = 3855.
[04/18 15:06:36   385s] #
[04/18 15:06:36   385s] #3736 routable nets have only global wires.
[04/18 15:06:36   385s] #102 routable nets have only detail routed wires.
[04/18 15:06:36   385s] #102 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[04/18 15:06:36   385s] #
[04/18 15:06:36   385s] #Routed nets constraints summary:
[04/18 15:06:36   385s] #-----------------------------
[04/18 15:06:36   385s] #        Rules   Unconstrained  
[04/18 15:06:36   385s] #-----------------------------
[04/18 15:06:36   385s] #      Default            3736  
[04/18 15:06:36   385s] #-----------------------------
[04/18 15:06:36   385s] #        Total            3736  
[04/18 15:06:36   385s] #-----------------------------
[04/18 15:06:36   385s] #
[04/18 15:06:36   385s] #Routing constraints summary of the whole design:
[04/18 15:06:36   385s] #------------------------------------------------
[04/18 15:06:36   385s] #        Rules   Pref Extra Space   Unconstrained  
[04/18 15:06:36   385s] #------------------------------------------------
[04/18 15:06:36   385s] #      Default                102            3736  
[04/18 15:06:36   385s] #------------------------------------------------
[04/18 15:06:36   385s] #        Total                102            3736  
[04/18 15:06:36   385s] #------------------------------------------------
[04/18 15:06:36   385s] #
[04/18 15:06:36   385s] #
[04/18 15:06:36   385s] #  Congestion Analysis: (blocked Gcells are excluded)
[04/18 15:06:36   385s] #
[04/18 15:06:36   385s] #                 OverCon          
[04/18 15:06:36   385s] #                  #Gcell    %Gcell
[04/18 15:06:36   385s] #     Layer           (1)   OverCon
[04/18 15:06:36   385s] #  --------------------------------
[04/18 15:06:36   385s] #   Metal 1      0(0.00%)   (0.00%)
[04/18 15:06:36   385s] #   Metal 2      0(0.00%)   (0.00%)
[04/18 15:06:36   385s] #   Metal 3      0(0.00%)   (0.00%)
[04/18 15:06:36   385s] #   Metal 4      0(0.00%)   (0.00%)
[04/18 15:06:36   385s] #   Metal 5      0(0.00%)   (0.00%)
[04/18 15:06:36   385s] #   Metal 6      8(0.12%)   (0.12%)
[04/18 15:06:36   385s] #  --------------------------------
[04/18 15:06:36   385s] #     Total      8(0.02%)   (0.02%)
[04/18 15:06:36   385s] #
[04/18 15:06:36   385s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[04/18 15:06:36   385s] #  Overflow after GR: 0.00% H + 0.04% V
[04/18 15:06:36   385s] #
[04/18 15:06:36   385s] #Complete Global Routing.
[04/18 15:06:36   385s] #Total number of nets with non-default rule or having extra spacing = 102
[04/18 15:06:36   385s] #Total wire length = 216385 um.
[04/18 15:06:36   385s] #Total half perimeter of net bounding box = 203688 um.
[04/18 15:06:36   385s] #Total wire length on LAYER MET1 = 1860 um.
[04/18 15:06:36   385s] #Total wire length on LAYER MET2 = 62803 um.
[04/18 15:06:36   385s] #Total wire length on LAYER MET3 = 79685 um.
[04/18 15:06:36   385s] #Total wire length on LAYER MET4 = 47546 um.
[04/18 15:06:36   385s] #Total wire length on LAYER MET5 = 19862 um.
[04/18 15:06:36   385s] #Total wire length on LAYER METTP = 4628 um.
[04/18 15:06:36   385s] #Total number of vias = 22134
[04/18 15:06:36   385s] #Up-Via Summary (total 22134):
[04/18 15:06:36   385s] #           
[04/18 15:06:36   385s] #-----------------------
[04/18 15:06:36   385s] #  Metal 1        11817
[04/18 15:06:36   385s] #  Metal 2         7674
[04/18 15:06:36   385s] #  Metal 3         1992
[04/18 15:06:36   385s] #  Metal 4          579
[04/18 15:06:36   385s] #  Metal 5           72
[04/18 15:06:36   385s] #-----------------------
[04/18 15:06:36   385s] #                 22134 
[04/18 15:06:36   385s] #
[04/18 15:06:36   386s] #Max overcon = 1 tracks.
[04/18 15:06:36   386s] #Total overcon = 0.02%.
[04/18 15:06:36   386s] #Worst layer Gcell overcon rate = 0.12%.
[04/18 15:06:36   386s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1245.95 (MB), peak = 1489.12 (MB)
[04/18 15:06:36   386s] #
[04/18 15:06:36   386s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1231.09 (MB), peak = 1489.12 (MB)
[04/18 15:06:36   386s] #Start Track Assignment.
[04/18 15:06:37   386s] #Done with 5076 horizontal wires in 1 hboxes and 5551 vertical wires in 2 hboxes.
[04/18 15:06:38   387s] #Done with 1333 horizontal wires in 1 hboxes and 1319 vertical wires in 2 hboxes.
[04/18 15:06:38   387s] #Complete Track Assignment.
[04/18 15:06:38   387s] #Total number of nets with non-default rule or having extra spacing = 102
[04/18 15:06:38   387s] #Total wire length = 227257 um.
[04/18 15:06:38   387s] #Total half perimeter of net bounding box = 203688 um.
[04/18 15:06:38   387s] #Total wire length on LAYER MET1 = 9731 um.
[04/18 15:06:38   387s] #Total wire length on LAYER MET2 = 62334 um.
[04/18 15:06:38   387s] #Total wire length on LAYER MET3 = 82490 um.
[04/18 15:06:38   387s] #Total wire length on LAYER MET4 = 47779 um.
[04/18 15:06:38   387s] #Total wire length on LAYER MET5 = 20212 um.
[04/18 15:06:38   387s] #Total wire length on LAYER METTP = 4712 um.
[04/18 15:06:38   387s] #Total number of vias = 22134
[04/18 15:06:38   387s] #Up-Via Summary (total 22134):
[04/18 15:06:38   387s] #           
[04/18 15:06:38   387s] #-----------------------
[04/18 15:06:38   387s] #  Metal 1        11817
[04/18 15:06:38   387s] #  Metal 2         7674
[04/18 15:06:38   387s] #  Metal 3         1992
[04/18 15:06:38   387s] #  Metal 4          579
[04/18 15:06:38   387s] #  Metal 5           72
[04/18 15:06:38   387s] #-----------------------
[04/18 15:06:38   387s] #                 22134 
[04/18 15:06:38   387s] #
[04/18 15:06:38   387s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1236.37 (MB), peak = 1489.12 (MB)
[04/18 15:06:38   387s] #
[04/18 15:06:38   387s] #
[04/18 15:06:38   387s] #globalRoute statistics:
[04/18 15:06:38   387s] #Cpu time = 00:00:05
[04/18 15:06:38   387s] #Elapsed time = 00:00:05
[04/18 15:06:38   387s] #Increased memory = -2.06 (MB)
[04/18 15:06:38   387s] #Total memory = 1223.30 (MB)
[04/18 15:06:38   387s] #Peak memory = 1489.12 (MB)
[04/18 15:06:38   387s] #Number of warnings = 21
[04/18 15:06:38   387s] #Total number of warnings = 84
[04/18 15:06:38   387s] #Number of fails = 0
[04/18 15:06:38   387s] #Total number of fails = 0
[04/18 15:06:38   387s] #Complete globalRoute on Mon Apr 18 15:06:38 2022
[04/18 15:06:38   387s] #
[04/18 15:06:38   387s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[04/18 15:06:38   387s] UM:                                                                   final
[04/18 15:06:38   388s] WARNING: the TCL for metric messages failed. (error:can't read "last_error_message": no such variable)
[04/18 15:06:38   388s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[04/18 15:06:38   388s] UM:         57.04            274                                      route_design
[04/18 15:06:38   388s] #routeDesign: cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1223.31 (MB), peak = 1489.12 (MB)
[04/18 15:06:38   388s] *** Message Summary: 0 warning(s), 0 error(s)
[04/18 15:06:38   388s] 
[04/18 15:06:38   388s] 
[04/18 15:06:38   388s] detailRoute
[04/18 15:06:38   388s] 
[04/18 15:06:38   388s] #Start detailRoute on Mon Apr 18 15:06:38 2022
[04/18 15:06:38   388s] #
[04/18 15:06:39   388s] #NanoRoute Version 15.20-p005_1 NR151028-1715/15_20-UB
[04/18 15:06:39   388s] #Using multithreading with 8 threads.
[04/18 15:06:39   388s] #Start routing data preparation.
[04/18 15:06:39   388s] #Minimum voltage of a net in the design = 0.000.
[04/18 15:06:39   388s] #Maximum voltage of a net in the design = 1.800.
[04/18 15:06:39   388s] #Voltage range [0.000 - 0.000] has 4 nets.
[04/18 15:06:39   388s] #Voltage range [0.000 - 1.800] has 3850 nets.
[04/18 15:06:39   388s] #Voltage range [1.800 - 1.800] has 1 net.
[04/18 15:06:39   388s] # MET1         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.485
[04/18 15:06:39   388s] # MET2         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
[04/18 15:06:39   388s] # MET3         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
[04/18 15:06:39   388s] # MET4         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
[04/18 15:06:39   388s] # MET5         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
[04/18 15:06:39   388s] # METTP        V   Track-Pitch = 1.260    Line-2-Via Pitch = 0.950
[04/18 15:06:39   388s] #Using user defined Ggrids in DB.
[04/18 15:06:39   388s] #Done routing data preparation.
[04/18 15:06:39   388s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1227.36 (MB), peak = 1489.12 (MB)
[04/18 15:06:39   388s] #Merging special wires using 8 threads...
[04/18 15:06:39   389s] #
[04/18 15:06:39   389s] #Start Detail Routing..
[04/18 15:06:39   389s] #start initial detail routing ...
[04/18 15:06:43   413s] #    number of violations = 22
[04/18 15:06:43   413s] #
[04/18 15:06:43   413s] #    By Layer and Type :
[04/18 15:06:43   413s] #	         MetSpc    Short   WreExt   Totals
[04/18 15:06:43   413s] #	MET1          0        1        0        1
[04/18 15:06:43   413s] #	MET2          1        1        1        3
[04/18 15:06:43   413s] #	MET3          1        6        0        7
[04/18 15:06:43   413s] #	MET4          1        7        0        8
[04/18 15:06:43   413s] #	MET5          1        1        0        2
[04/18 15:06:43   413s] #	METTP         0        1        0        1
[04/18 15:06:43   413s] #	Totals        4       17        1       22
[04/18 15:06:43   413s] #34 out of 3858 instances need to be verified(marked ipoed).
[04/18 15:06:43   413s] #0.9% of the total area is being checked for drcs
[04/18 15:06:43   413s] #0.9% of the total area was checked
[04/18 15:06:43   413s] #    number of violations = 22
[04/18 15:06:43   413s] #
[04/18 15:06:43   413s] #    By Layer and Type :
[04/18 15:06:43   413s] #	         MetSpc    Short   WreExt   Totals
[04/18 15:06:43   413s] #	MET1          0        1        0        1
[04/18 15:06:43   413s] #	MET2          1        1        1        3
[04/18 15:06:43   413s] #	MET3          1        6        0        7
[04/18 15:06:43   413s] #	MET4          1        7        0        8
[04/18 15:06:43   413s] #	MET5          1        1        0        2
[04/18 15:06:43   413s] #	METTP         0        1        0        1
[04/18 15:06:43   413s] #	Totals        4       17        1       22
[04/18 15:06:43   413s] #cpu time = 00:00:24, elapsed time = 00:00:03, memory = 1550.37 (MB), peak = 1553.23 (MB)
[04/18 15:06:43   413s] #start 1st optimization iteration ...
[04/18 15:06:43   414s] #    number of violations = 0
[04/18 15:06:43   414s] #    number of process antenna violations = 88
[04/18 15:06:43   414s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1273.34 (MB), peak = 1553.23 (MB)
[04/18 15:06:43   414s] #start 2nd optimization iteration ...
[04/18 15:06:43   414s] #    number of violations = 0
[04/18 15:06:43   414s] #    number of process antenna violations = 88
[04/18 15:06:43   414s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1248.44 (MB), peak = 1553.23 (MB)
[04/18 15:06:43   414s] #start 3rd optimization iteration ...
[04/18 15:06:43   414s] #    number of violations = 0
[04/18 15:06:43   414s] #    number of process antenna violations = 54
[04/18 15:06:43   414s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1231.15 (MB), peak = 1553.23 (MB)
[04/18 15:06:43   414s] #start 4th optimization iteration ...
[04/18 15:06:43   414s] #    number of violations = 0
[04/18 15:06:43   414s] #    number of process antenna violations = 54
[04/18 15:06:43   414s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1231.15 (MB), peak = 1553.23 (MB)
[04/18 15:06:43   414s] #start 5th optimization iteration ...
[04/18 15:06:43   414s] #    number of violations = 0
[04/18 15:06:43   414s] #    number of process antenna violations = 54
[04/18 15:06:43   414s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1231.15 (MB), peak = 1553.23 (MB)
[04/18 15:06:43   414s] #start 6th optimization iteration ...
[04/18 15:06:43   414s] #    number of violations = 0
[04/18 15:06:43   414s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1231.15 (MB), peak = 1553.23 (MB)
[04/18 15:06:43   414s] #Complete Detail Routing.
[04/18 15:06:43   414s] #Total number of nets with non-default rule or having extra spacing = 102
[04/18 15:06:43   414s] #Total wire length = 223159 um.
[04/18 15:06:43   414s] #Total half perimeter of net bounding box = 203688 um.
[04/18 15:06:43   414s] #Total wire length on LAYER MET1 = 16331 um.
[04/18 15:06:43   414s] #Total wire length on LAYER MET2 = 71988 um.
[04/18 15:06:43   414s] #Total wire length on LAYER MET3 = 73810 um.
[04/18 15:06:43   414s] #Total wire length on LAYER MET4 = 40992 um.
[04/18 15:06:43   414s] #Total wire length on LAYER MET5 = 15680 um.
[04/18 15:06:43   414s] #Total wire length on LAYER METTP = 4359 um.
[04/18 15:06:43   414s] #Total number of vias = 24374
[04/18 15:06:43   414s] #Up-Via Summary (total 24374):
[04/18 15:06:43   414s] #           
[04/18 15:06:43   414s] #-----------------------
[04/18 15:06:43   414s] #  Metal 1        12866
[04/18 15:06:43   414s] #  Metal 2         8788
[04/18 15:06:43   414s] #  Metal 3         2103
[04/18 15:06:43   414s] #  Metal 4          543
[04/18 15:06:43   414s] #  Metal 5           74
[04/18 15:06:43   414s] #-----------------------
[04/18 15:06:43   414s] #                 24374 
[04/18 15:06:43   414s] #
[04/18 15:06:43   414s] #Total number of DRC violations = 0
[04/18 15:06:43   414s] #Cpu time = 00:00:26
[04/18 15:06:43   414s] #Elapsed time = 00:00:04
[04/18 15:06:43   414s] #Increased memory = 2.43 (MB)
[04/18 15:06:43   414s] #Total memory = 1229.80 (MB)
[04/18 15:06:43   414s] #Peak memory = 1553.23 (MB)
[04/18 15:06:43   414s] #
[04/18 15:06:43   414s] #start routing for process antenna violation fix ...
[04/18 15:06:44   415s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1228.99 (MB), peak = 1553.23 (MB)
[04/18 15:06:44   415s] #
[04/18 15:06:44   415s] #Total number of nets with non-default rule or having extra spacing = 102
[04/18 15:06:44   415s] #Total wire length = 223179 um.
[04/18 15:06:44   415s] #Total half perimeter of net bounding box = 203688 um.
[04/18 15:06:44   415s] #Total wire length on LAYER MET1 = 16331 um.
[04/18 15:06:44   415s] #Total wire length on LAYER MET2 = 71988 um.
[04/18 15:06:44   415s] #Total wire length on LAYER MET3 = 73738 um.
[04/18 15:06:44   415s] #Total wire length on LAYER MET4 = 40956 um.
[04/18 15:06:44   415s] #Total wire length on LAYER MET5 = 15760 um.
[04/18 15:06:44   415s] #Total wire length on LAYER METTP = 4407 um.
[04/18 15:06:44   415s] #Total number of vias = 24434
[04/18 15:06:44   415s] #Up-Via Summary (total 24434):
[04/18 15:06:44   415s] #           
[04/18 15:06:44   415s] #-----------------------
[04/18 15:06:44   415s] #  Metal 1        12866
[04/18 15:06:44   415s] #  Metal 2         8788
[04/18 15:06:44   415s] #  Metal 3         2129
[04/18 15:06:44   415s] #  Metal 4          569
[04/18 15:06:44   415s] #  Metal 5           82
[04/18 15:06:44   415s] #-----------------------
[04/18 15:06:44   415s] #                 24434 
[04/18 15:06:44   415s] #
[04/18 15:06:44   415s] #Total number of DRC violations = 0
[04/18 15:06:44   415s] #Total number of net violated process antenna rule = 1
[04/18 15:06:44   415s] #
[04/18 15:06:44   415s] #
[04/18 15:06:44   415s] #start delete and reroute for process antenna violation fix ...
[04/18 15:06:47   420s] #cpu time = 00:00:05, elapsed time = 00:00:03, memory = 1229.21 (MB), peak = 1553.23 (MB)
[04/18 15:06:47   420s] #Total number of nets with non-default rule or having extra spacing = 102
[04/18 15:06:47   420s] #Total wire length = 223185 um.
[04/18 15:06:47   420s] #Total half perimeter of net bounding box = 203688 um.
[04/18 15:06:47   420s] #Total wire length on LAYER MET1 = 16332 um.
[04/18 15:06:47   420s] #Total wire length on LAYER MET2 = 71991 um.
[04/18 15:06:47   420s] #Total wire length on LAYER MET3 = 73809 um.
[04/18 15:06:47   420s] #Total wire length on LAYER MET4 = 41211 um.
[04/18 15:06:47   420s] #Total wire length on LAYER MET5 = 15696 um.
[04/18 15:06:47   420s] #Total wire length on LAYER METTP = 4147 um.
[04/18 15:06:47   420s] #Total number of vias = 24422
[04/18 15:06:47   420s] #Up-Via Summary (total 24422):
[04/18 15:06:47   420s] #           
[04/18 15:06:47   420s] #-----------------------
[04/18 15:06:47   420s] #  Metal 1        12866
[04/18 15:06:47   420s] #  Metal 2         8786
[04/18 15:06:47   420s] #  Metal 3         2127
[04/18 15:06:47   420s] #  Metal 4          567
[04/18 15:06:47   420s] #  Metal 5           76
[04/18 15:06:47   420s] #-----------------------
[04/18 15:06:47   420s] #                 24422 
[04/18 15:06:47   420s] #
[04/18 15:06:47   420s] #Total number of DRC violations = 0
[04/18 15:06:47   420s] #Total number of net violated process antenna rule = 0
[04/18 15:06:47   420s] #
[04/18 15:06:47   420s] #
[04/18 15:06:47   420s] #detailRoute statistics:
[04/18 15:06:47   420s] #Cpu time = 00:00:33
[04/18 15:06:47   420s] #Elapsed time = 00:00:09
[04/18 15:06:47   420s] #Increased memory = -7.46 (MB)
[04/18 15:06:47   420s] #Total memory = 1215.84 (MB)
[04/18 15:06:47   420s] #Peak memory = 1553.23 (MB)
[04/18 15:06:47   420s] #Number of warnings = 0
[04/18 15:06:47   420s] #Total number of warnings = 84
[04/18 15:06:47   420s] #Number of fails = 0
[04/18 15:06:47   420s] #Total number of fails = 0
[04/18 15:06:47   420s] #Complete detailRoute on Mon Apr 18 15:06:47 2022
[04/18 15:06:47   420s] #
[04/18 15:06:47   420s] 
[04/18 15:06:47   420s] globalDetailRoute
[04/18 15:06:47   420s] 
[04/18 15:06:47   420s] #Start globalDetailRoute on Mon Apr 18 15:06:47 2022
[04/18 15:06:47   420s] #
[04/18 15:06:48   421s] #NanoRoute Version 15.20-p005_1 NR151028-1715/15_20-UB
[04/18 15:06:48   421s] #Using multithreading with 8 threads.
[04/18 15:06:48   421s] #Start routing data preparation.
[04/18 15:06:48   421s] #Minimum voltage of a net in the design = 0.000.
[04/18 15:06:48   421s] #Maximum voltage of a net in the design = 1.800.
[04/18 15:06:48   421s] #Voltage range [0.000 - 0.000] has 4 nets.
[04/18 15:06:48   421s] #Voltage range [0.000 - 1.800] has 3850 nets.
[04/18 15:06:48   421s] #Voltage range [1.800 - 1.800] has 1 net.
[04/18 15:06:48   421s] # MET1         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.485
[04/18 15:06:48   421s] # MET2         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
[04/18 15:06:48   421s] # MET3         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
[04/18 15:06:48   421s] # MET4         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
[04/18 15:06:48   421s] # MET5         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
[04/18 15:06:48   421s] # METTP        V   Track-Pitch = 1.260    Line-2-Via Pitch = 0.950
[04/18 15:06:48   421s] #Regenerating Ggrids automatically.
[04/18 15:06:48   421s] #Auto generating G-grids with size=15 tracks, using layer MET2's pitch = 0.630.
[04/18 15:06:48   421s] #Using automatically generated G-grids.
[04/18 15:06:48   421s] #Done routing data preparation.
[04/18 15:06:48   421s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1210.03 (MB), peak = 1553.23 (MB)
[04/18 15:06:48   421s] #Merging special wires using 8 threads...
[04/18 15:06:48   421s] #WARNING (NRGR-22) Design is already detail routed.
[04/18 15:06:48   421s] #Cpu time = 00:00:00
[04/18 15:06:48   421s] #Elapsed time = 00:00:00
[04/18 15:06:48   421s] #Increased memory = 0.00 (MB)
[04/18 15:06:48   421s] #Total memory = 1210.05 (MB)
[04/18 15:06:48   421s] #Peak memory = 1553.23 (MB)
[04/18 15:06:48   421s] #Using multithreading with 8 threads.
[04/18 15:06:49   422s] #
[04/18 15:06:49   422s] #Start Detail Routing..
[04/18 15:06:49   422s] #start initial detail routing ...
[04/18 15:06:49   422s] #    number of violations = 0
[04/18 15:06:49   422s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1211.65 (MB), peak = 1553.23 (MB)
[04/18 15:06:49   422s] #start 1st optimization iteration ...
[04/18 15:06:49   422s] #    number of violations = 0
[04/18 15:06:49   422s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1211.40 (MB), peak = 1553.23 (MB)
[04/18 15:06:49   422s] #Complete Detail Routing.
[04/18 15:06:49   422s] #Total number of nets with non-default rule or having extra spacing = 102
[04/18 15:06:49   422s] #Total wire length = 223185 um.
[04/18 15:06:49   422s] #Total half perimeter of net bounding box = 203688 um.
[04/18 15:06:49   422s] #Total wire length on LAYER MET1 = 16332 um.
[04/18 15:06:49   422s] #Total wire length on LAYER MET2 = 71991 um.
[04/18 15:06:49   422s] #Total wire length on LAYER MET3 = 73809 um.
[04/18 15:06:49   422s] #Total wire length on LAYER MET4 = 41211 um.
[04/18 15:06:49   422s] #Total wire length on LAYER MET5 = 15696 um.
[04/18 15:06:49   422s] #Total wire length on LAYER METTP = 4147 um.
[04/18 15:06:49   422s] #Total number of vias = 24422
[04/18 15:06:49   422s] #Up-Via Summary (total 24422):
[04/18 15:06:49   422s] #           
[04/18 15:06:49   422s] #-----------------------
[04/18 15:06:49   422s] #  Metal 1        12866
[04/18 15:06:49   422s] #  Metal 2         8786
[04/18 15:06:49   422s] #  Metal 3         2127
[04/18 15:06:49   422s] #  Metal 4          567
[04/18 15:06:49   422s] #  Metal 5           76
[04/18 15:06:49   422s] #-----------------------
[04/18 15:06:49   422s] #                 24422 
[04/18 15:06:49   422s] #
[04/18 15:06:49   422s] #Total number of DRC violations = 0
[04/18 15:06:49   422s] #Cpu time = 00:00:01
[04/18 15:06:49   422s] #Elapsed time = 00:00:00
[04/18 15:06:49   422s] #Increased memory = 0.00 (MB)
[04/18 15:06:49   422s] #Total memory = 1210.05 (MB)
[04/18 15:06:49   422s] #Peak memory = 1553.23 (MB)
[04/18 15:06:49   422s] #
[04/18 15:06:49   422s] #start routing for process antenna violation fix ...
[04/18 15:06:49   422s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1211.38 (MB), peak = 1553.23 (MB)
[04/18 15:06:49   422s] #
[04/18 15:06:49   422s] #Total number of nets with non-default rule or having extra spacing = 102
[04/18 15:06:49   422s] #Total wire length = 223185 um.
[04/18 15:06:49   422s] #Total half perimeter of net bounding box = 203688 um.
[04/18 15:06:49   422s] #Total wire length on LAYER MET1 = 16332 um.
[04/18 15:06:49   422s] #Total wire length on LAYER MET2 = 71991 um.
[04/18 15:06:49   422s] #Total wire length on LAYER MET3 = 73809 um.
[04/18 15:06:49   422s] #Total wire length on LAYER MET4 = 41211 um.
[04/18 15:06:49   422s] #Total wire length on LAYER MET5 = 15696 um.
[04/18 15:06:49   422s] #Total wire length on LAYER METTP = 4147 um.
[04/18 15:06:49   422s] #Total number of vias = 24422
[04/18 15:06:49   422s] #Up-Via Summary (total 24422):
[04/18 15:06:49   422s] #           
[04/18 15:06:49   422s] #-----------------------
[04/18 15:06:49   422s] #  Metal 1        12866
[04/18 15:06:49   422s] #  Metal 2         8786
[04/18 15:06:49   422s] #  Metal 3         2127
[04/18 15:06:49   422s] #  Metal 4          567
[04/18 15:06:49   422s] #  Metal 5           76
[04/18 15:06:49   422s] #-----------------------
[04/18 15:06:49   422s] #                 24422 
[04/18 15:06:49   422s] #
[04/18 15:06:49   422s] #Total number of DRC violations = 0
[04/18 15:06:49   422s] #Total number of net violated process antenna rule = 0
[04/18 15:06:49   422s] #
[04/18 15:06:49   422s] #detailRoute Statistics:
[04/18 15:06:49   422s] #Cpu time = 00:00:01
[04/18 15:06:49   422s] #Elapsed time = 00:00:01
[04/18 15:06:49   422s] #Increased memory = 0.00 (MB)
[04/18 15:06:49   422s] #Total memory = 1210.05 (MB)
[04/18 15:06:49   422s] #Peak memory = 1553.23 (MB)
[04/18 15:06:49   423s] #
[04/18 15:06:49   423s] #globalDetailRoute statistics:
[04/18 15:06:49   423s] #Cpu time = 00:00:02
[04/18 15:06:49   423s] #Elapsed time = 00:00:02
[04/18 15:06:49   423s] #Increased memory = -9.77 (MB)
[04/18 15:06:49   423s] #Total memory = 1206.07 (MB)
[04/18 15:06:49   423s] #Peak memory = 1553.23 (MB)
[04/18 15:06:49   423s] #Number of warnings = 1
[04/18 15:06:49   423s] #Total number of warnings = 85
[04/18 15:06:49   423s] #Number of fails = 0
[04/18 15:06:49   423s] #Total number of fails = 0
[04/18 15:06:49   423s] #Complete globalDetailRoute on Mon Apr 18 15:06:49 2022
[04/18 15:06:49   423s] #
[04/18 15:06:49   423s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[04/18 15:06:49   423s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[04/18 15:06:49   423s] #spOpts: mergeVia=F 
[04/18 15:06:49   423s] Core basic site is core
[04/18 15:06:50   423s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/18 15:06:50   423s] Summary for sequential cells idenfication: 
[04/18 15:06:50   423s] Identified SBFF number: 128
[04/18 15:06:50   423s] Identified MBFF number: 0
[04/18 15:06:50   423s] Not identified SBFF number: 0
[04/18 15:06:50   423s] Not identified MBFF number: 0
[04/18 15:06:50   423s] Number of sequential cells which are not FFs: 106
[04/18 15:06:50   423s] 
[04/18 15:06:50   423s] #spOpts: mergeVia=F 
[04/18 15:06:50   423s] Switching SI Aware to true by default in postroute mode   
[04/18 15:06:50   423s] Info: 8 threads available for lower-level modules during optimization.
[04/18 15:06:50   423s] GigaOpt running with 8 threads.
[04/18 15:06:50   423s] Updating RC grid for preRoute extraction ...
[04/18 15:06:50   423s] Initializing multi-corner capacitance tables ... 
[04/18 15:06:50   423s] Initializing multi-corner resistance tables ...
[04/18 15:06:53   426s] Effort level <high> specified for reg2reg path_group
[04/18 15:06:53   426s] Effort level <high> specified for reg2cgate path_group
[04/18 15:06:53   426s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1891.4M, totSessionCpu=0:07:03 **
[04/18 15:06:53   426s] #Created 1240 library cell signatures
[04/18 15:06:53   426s] #Created 3855 NETS and 0 SPECIALNETS signatures
[04/18 15:06:53   426s] #Created 3859 instance signatures
[04/18 15:06:53   426s] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1230.67 (MB), peak = 1553.23 (MB)
[04/18 15:06:53   426s] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1230.67 (MB), peak = 1553.23 (MB)
[04/18 15:06:53   426s] #spOpts: no_cmu 
[04/18 15:06:53   427s] Begin checking placement ... (start mem=1891.4M, init mem=1891.4M)
[04/18 15:06:53   427s] *info: Placed = 3806           (Fixed = 101)
[04/18 15:06:53   427s] *info: Unplaced = 0           
[04/18 15:06:53   427s] Placement Density:12.35%(66804/540968)
[04/18 15:06:53   427s] Finished checkPlace (cpu: total=0:00:00.2, vio checks=0:00:00.0; mem=1891.4M)
[04/18 15:06:53   427s]  Initial DC engine is -> aae
[04/18 15:06:53   427s]  
[04/18 15:06:53   427s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[04/18 15:06:53   427s]  
[04/18 15:06:53   427s]  
[04/18 15:06:53   427s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[04/18 15:06:53   427s]  
[04/18 15:06:53   427s] Reset EOS DB
[04/18 15:06:53   427s] Ignoring AAE DB Resetting ...
[04/18 15:06:53   427s]  Set Options for AAE Based Opt flow 
[04/18 15:06:53   427s] *** opt_design -post_route ***
[04/18 15:06:53   427s] DRC Margin: user margin 0.0; extra margin 0
[04/18 15:06:53   427s] Setup Target Slack: user slack 0
[04/18 15:06:53   427s] Hold Target Slack: user slack 0
[04/18 15:06:53   427s] **INFO: setOptMode -powerEffort low -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 1.
[04/18 15:06:53   427s] Opt: RC extraction mode changed to 'detail'
[04/18 15:06:54   427s] Multi-VT timing optimization disabled based on library information.
[04/18 15:06:54   427s] Summary for sequential cells idenfication: 
[04/18 15:06:54   427s] Identified SBFF number: 128
[04/18 15:06:54   427s] Identified MBFF number: 0
[04/18 15:06:54   427s] Not identified SBFF number: 0
[04/18 15:06:54   427s] Not identified MBFF number: 0
[04/18 15:06:54   427s] Number of sequential cells which are not FFs: 106
[04/18 15:06:54   427s] 
[04/18 15:06:54   427s] ** INFO : this run is activating 'postRoute' automaton
[04/18 15:06:54   427s] 
[04/18 15:06:54   427s] **WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (default_emulate_view) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_db power_view <view_name>".
[04/18 15:06:54   427s] 
[04/18 15:06:54   427s] Type 'man IMPOPT-3663' for more detail.
[04/18 15:06:55   428s] 
[04/18 15:06:55   428s] Power view               = default_emulate_view
[04/18 15:06:55   428s] Number of VT partitions  = 3
[04/18 15:06:55   428s] Standard cells in design = 810
[04/18 15:06:55   428s] Instances in design      = 3848
[04/18 15:06:55   428s] 
[04/18 15:06:55   428s] Instance distribution across the VT partitions:
[04/18 15:06:55   428s] 
[04/18 15:06:55   428s]  LVT : inst = 2478 (64.4%), cells = 557 (69%)
[04/18 15:06:55   428s]    Lib D_CELLS_MOSST_typ_1_80V_25C : inst = 2478 (64.4%)
[04/18 15:06:55   428s] 
[04/18 15:06:55   428s]  SVT : inst = 1328 (34.5%), cells = 197 (24%)
[04/18 15:06:55   428s]    Lib D_CELLS_MOSST_typ_1_80V_25C : inst = 1328 (34.5%)
[04/18 15:06:55   428s] 
[04/18 15:06:55   428s]  HVT : inst = 0 (0.0%), cells = 29 (4%)
[04/18 15:06:55   428s]    Lib D_CELLS_MOSST_typ_1_80V_25C : inst = 0 (0.0%)
[04/18 15:06:55   428s] 
[04/18 15:06:55   428s] Reporting took 0 sec
[04/18 15:06:55   428s] Extraction called for design 'NextZ80' of instances=3858 and nets=3855 using extraction engine 'postRoute' at effort level 'low' .
[04/18 15:06:55   428s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/18 15:06:55   428s] Type 'man IMPEXT-3530' for more detail.
[04/18 15:06:55   428s] PostRoute (effortLevel low) RC Extraction called for design NextZ80.
[04/18 15:06:55   428s] RC Extraction called in multi-corner(1) mode.
[04/18 15:06:55   428s] Process corner(s) are loaded.
[04/18 15:06:55   428s]  Corner: default_emulate_rc_corner
[04/18 15:06:55   428s] extractDetailRC Option : -outfile /tmp/innovus_temp_20585_pgmicro01_arthur.ferreira_cTKFMx/NextZ80_20585_UQYzsI.rcdb.d  -extended
[04/18 15:06:55   428s] RC Mode: PostRoute effortLevel low [Extended CapTable, RC Table Resistances]
[04/18 15:06:55   428s]       RC Corner Indexes            0   
[04/18 15:06:55   428s] Capacitance Scaling Factor   : 1.00000 
[04/18 15:06:55   428s] Coupling Cap. Scaling Factor : 1.00000 
[04/18 15:06:55   428s] Resistance Scaling Factor    : 1.00000 
[04/18 15:06:55   428s] Clock Cap. Scaling Factor    : 1.00000 
[04/18 15:06:55   428s] Clock Res. Scaling Factor    : 1.00000 
[04/18 15:06:55   428s] Shrink Factor                : 1.00000
[04/18 15:06:55   428s] Initializing multi-corner capacitance tables ... 
[04/18 15:06:55   428s] Initializing multi-corner resistance tables ...
[04/18 15:06:55   428s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1885.4M)
[04/18 15:06:55   428s] Creating parasitic data file '/tmp/innovus_temp_20585_pgmicro01_arthur.ferreira_cTKFMx/NextZ80_20585_UQYzsI.rcdb.d' for storing RC.
[04/18 15:06:55   428s] Extracted 10.0049% (CPU Time= 0:00:00.1  MEM= 1919.9M)
[04/18 15:06:55   428s] Extracted 20.0061% (CPU Time= 0:00:00.2  MEM= 1919.9M)
[04/18 15:06:55   428s] Extracted 30.0072% (CPU Time= 0:00:00.2  MEM= 1919.9M)
[04/18 15:06:55   428s] Extracted 40.0045% (CPU Time= 0:00:00.3  MEM= 1919.9M)
[04/18 15:06:55   428s] Extracted 50.0057% (CPU Time= 0:00:00.3  MEM= 1919.9M)
[04/18 15:06:55   428s] Extracted 60.0068% (CPU Time= 0:00:00.4  MEM= 1919.9M)
[04/18 15:06:55   428s] Extracted 70.0042% (CPU Time= 0:00:00.4  MEM= 1919.9M)
[04/18 15:06:55   428s] Extracted 80.0053% (CPU Time= 0:00:00.4  MEM= 1919.9M)
[04/18 15:06:55   428s] Extracted 90.0064% (CPU Time= 0:00:00.5  MEM= 1919.9M)
[04/18 15:06:55   428s] Extracted 100% (CPU Time= 0:00:00.7  MEM= 1919.9M)
[04/18 15:06:55   428s] Number of Extracted Resistors     : 52654
[04/18 15:06:55   428s] Number of Extracted Ground Cap.   : 54918
[04/18 15:06:55   428s] Number of Extracted Coupling Cap. : 118580
[04/18 15:06:55   428s] Opening parasitic data file '/tmp/innovus_temp_20585_pgmicro01_arthur.ferreira_cTKFMx/NextZ80_20585_UQYzsI.rcdb.d' for reading.
[04/18 15:06:55   428s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[04/18 15:06:55   428s]  Corner: default_emulate_rc_corner
[04/18 15:06:55   428s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1907.8M)
[04/18 15:06:55   428s] Creating parasitic data file '/tmp/innovus_temp_20585_pgmicro01_arthur.ferreira_cTKFMx/NextZ80_20585_UQYzsI.rcdb_Filter.rcdb.d' for storing RC.
[04/18 15:06:55   429s] Closing parasitic data file '/tmp/innovus_temp_20585_pgmicro01_arthur.ferreira_cTKFMx/NextZ80_20585_UQYzsI.rcdb.d'. 3836 times net's RC data read were performed.
[04/18 15:06:56   429s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1907.840M)
[04/18 15:06:56   429s] Opening parasitic data file '/tmp/innovus_temp_20585_pgmicro01_arthur.ferreira_cTKFMx/NextZ80_20585_UQYzsI.rcdb.d' for reading.
[04/18 15:06:56   429s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1903.543M)
[04/18 15:06:56   429s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.0  Real Time: 0:00:01.0  MEM: 1903.543M)
[04/18 15:06:56   429s] Opening parasitic data file '/tmp/innovus_temp_20585_pgmicro01_arthur.ferreira_cTKFMx/NextZ80_20585_UQYzsI.rcdb.d' for reading.
[04/18 15:06:56   429s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1903.5M)
[04/18 15:06:56   429s] Initializing multi-corner capacitance tables ... 
[04/18 15:06:56   429s] Initializing multi-corner resistance tables ...
[04/18 15:06:56   429s] *Info: RC_CG_HIER_INST1 ports set dont-touch
[04/18 15:06:56   429s] *Info: RC_CG_HIER_INST2 ports set dont-touch
[04/18 15:06:56   429s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST11 ports set dont-touch
[04/18 15:06:56   429s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST12 ports set dont-touch
[04/18 15:06:56   429s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST13 ports set dont-touch
[04/18 15:06:56   429s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST14 ports set dont-touch
[04/18 15:06:56   429s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST15 ports set dont-touch
[04/18 15:06:56   429s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST17 ports set dont-touch
[04/18 15:06:56   429s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST18 ports set dont-touch
[04/18 15:06:56   429s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST19 ports set dont-touch
[04/18 15:06:56   429s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST20 ports set dont-touch
[04/18 15:06:56   429s] *Info: RC_CG_HIER_INST3 ports set dont-touch
[04/18 15:06:56   429s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST22 ports set dont-touch
[04/18 15:06:56   429s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST23 ports set dont-touch
[04/18 15:06:56   429s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST24 ports set dont-touch
[04/18 15:06:56   429s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST26 ports set dont-touch
[04/18 15:06:56   429s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST27 ports set dont-touch
[04/18 15:06:56   429s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST28 ports set dont-touch
[04/18 15:06:56   429s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST29 ports set dont-touch
[04/18 15:06:56   429s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST30 ports set dont-touch
[04/18 15:06:56   429s] *Info: RC_CG_HIER_INST4 ports set dont-touch
[04/18 15:06:56   429s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST31 ports set dont-touch
[04/18 15:06:56   429s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST33 ports set dont-touch
[04/18 15:06:56   429s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST34 ports set dont-touch
[04/18 15:06:56   429s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST35 ports set dont-touch
[04/18 15:06:56   429s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST36 ports set dont-touch
[04/18 15:06:56   429s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST38 ports set dont-touch
[04/18 15:06:56   429s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST39 ports set dont-touch
[04/18 15:06:56   429s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST40 ports set dont-touch
[04/18 15:06:56   429s] *Info: CPU_REGS_RC_CG_HIER_INST5 ports set dont-touch
[04/18 15:06:56   429s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST42 ports set dont-touch
[04/18 15:06:56   429s] *Info: CPU_REGS_RC_CG_HIER_INST6 ports set dont-touch
[04/18 15:06:56   429s] *Info: CPU_REGS_RC_CG_HIER_INST7 ports set dont-touch
[04/18 15:06:56   429s] *Info: CPU_REGS_RC_CG_HIER_INST8 ports set dont-touch
[04/18 15:06:56   429s] *Info: CPU_REGS_RC_CG_HIER_INST9 ports set dont-touch
[04/18 15:06:56   429s] *Info: CPU_REGS_RC_CG_HIER_INST10 ports set dont-touch
[04/18 15:06:56   429s]  
[04/18 15:06:56   429s] **INFO: Starting Blocking QThread with 8 CPU
[04/18 15:06:56   429s]    ____________________________________________________________________
[04/18 15:06:56   429s] __/ message from Blocking QThread
[04/18 15:06:56   429s] Multi-CPU acceleration using 8 CPU(s).
