

================================================================
== Vitis HLS Report for 'write_out_stream_direct_Pipeline_ln231_for_each_i'
================================================================
* Date:           Wed Jul 31 17:00:29 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Deit_cpp
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- _ln231_for_each_i  |        ?|        ?|         4|          1|          1|     ?|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%block = alloca i32 1"   --->   Operation 7 'alloca' 'block' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0_031_i = alloca i32 1"   --->   Operation 9 'alloca' 'p_0_0_0_0_0_031_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_0_0_1_0_0_043_i = alloca i32 1"   --->   Operation 10 'alloca' 'p_0_0_1_0_0_043_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_0_0_2_0_0_055_i = alloca i32 1"   --->   Operation 11 'alloca' 'p_0_0_2_0_0_055_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_0_0_3_0_0_067_i = alloca i32 1"   --->   Operation 12 'alloca' 'p_0_0_3_0_0_067_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_0_0_4_0_0_079_i = alloca i32 1"   --->   Operation 13 'alloca' 'p_0_0_4_0_0_079_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_0_0_5_0_0_0811_i = alloca i32 1"   --->   Operation 14 'alloca' 'p_0_0_5_0_0_0811_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_0_0_6_0_0_0913_i = alloca i32 1"   --->   Operation 15 'alloca' 'p_0_0_6_0_0_0913_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_0_0_7_0_0_01015_i = alloca i32 1"   --->   Operation 16 'alloca' 'p_0_0_7_0_0_01015_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_0_0_8_0_0_017_i = alloca i32 1"   --->   Operation 17 'alloca' 'p_0_0_8_0_0_017_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_0_0_9_0_0_019_i = alloca i32 1"   --->   Operation 18 'alloca' 'p_0_0_9_0_0_019_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_0_0_10_0_0_021_i = alloca i32 1"   --->   Operation 19 'alloca' 'p_0_0_10_0_0_021_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_0_0_11_0_0_023_i = alloca i32 1"   --->   Operation 20 'alloca' 'p_0_0_11_0_0_023_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_0_0_12_0_0_025_i = alloca i32 1"   --->   Operation 21 'alloca' 'p_0_0_12_0_0_025_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_0_0_13_0_0_027_i = alloca i32 1"   --->   Operation 22 'alloca' 'p_0_0_13_0_0_027_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_0_0_14_0_0_029_i = alloca i32 1"   --->   Operation 23 'alloca' 'p_0_0_14_0_0_029_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_0_0_15_0_0_031_i = alloca i32 1"   --->   Operation 24 'alloca' 'p_0_0_15_0_0_031_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%iters_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %iters"   --->   Operation 25 'read' 'iters_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln231_read = read i59 @_ssdm_op_Read.ap_auto.i59, i59 %sext_ln231"   --->   Operation 26 'read' 'sext_ln231_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln231_cast = sext i59 %sext_ln231_read"   --->   Operation 27 'sext' 'sext_ln231_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %inout2, void @empty_6, i32 0, i32 0, void @empty_24, i32 0, i32 1, void @empty_8, void @empty_7, void @empty_24, i32 16, i32 16, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %out_stream, void @empty_71, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %i"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 31 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %block"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i"   --->   Operation 32 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.89>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%next_block_2 = load i32 %block" [Deit_cpp/src/linear.cpp:255->Deit_cpp/src/linear.cpp:356]   --->   Operation 33 'load' 'next_block_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%i_1 = load i16 %i" [Deit_cpp/src/linear.cpp:231->Deit_cpp/src/linear.cpp:356]   --->   Operation 34 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.10ns)   --->   "%icmp_ln231 = icmp_eq  i16 %i_1, i16 %iters_read" [Deit_cpp/src/linear.cpp:231->Deit_cpp/src/linear.cpp:356]   --->   Operation 35 'icmp' 'icmp_ln231' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.85ns)   --->   "%add_ln231 = add i16 %i_1, i16 1" [Deit_cpp/src/linear.cpp:231->Deit_cpp/src/linear.cpp:356]   --->   Operation 36 'add' 'add_ln231' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln231 = br i1 %icmp_ln231, void %for.body.split.i, void %write_out_stream_direct.exit.exitStub" [Deit_cpp/src/linear.cpp:231->Deit_cpp/src/linear.cpp:356]   --->   Operation 37 'br' 'br_ln231' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specpipeline_ln233 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_24" [Deit_cpp/src/linear.cpp:233->Deit_cpp/src/linear.cpp:356]   --->   Operation 38 'specpipeline' 'specpipeline_ln233' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specloopname_ln231 = specloopname void @_ssdm_op_SpecLoopName, void @empty_38" [Deit_cpp/src/linear.cpp:231->Deit_cpp/src/linear.cpp:356]   --->   Operation 39 'specloopname' 'specloopname_ln231' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.99ns)   --->   "%icmp_ln236 = icmp_eq  i32 %next_block_2, i32 1" [Deit_cpp/src/linear.cpp:236->Deit_cpp/src/linear.cpp:356]   --->   Operation 40 'icmp' 'icmp_ln236' <Predicate = (!icmp_ln231)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (1.01ns)   --->   "%add_ln236 = add i32 %next_block_2, i32 1" [Deit_cpp/src/linear.cpp:236->Deit_cpp/src/linear.cpp:356]   --->   Operation 41 'add' 'add_ln236' <Predicate = (!icmp_ln231)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.44ns)   --->   "%next_block = select i1 %icmp_ln236, i32 0, i32 %add_ln236" [Deit_cpp/src/linear.cpp:236->Deit_cpp/src/linear.cpp:356]   --->   Operation 42 'select' 'next_block' <Predicate = (!icmp_ln231)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.99ns)   --->   "%icmp_ln238 = icmp_eq  i32 %next_block_2, i32 0" [Deit_cpp/src/linear.cpp:238->Deit_cpp/src/linear.cpp:356]   --->   Operation 43 'icmp' 'icmp_ln238' <Predicate = (!icmp_ln231)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln238 = br i1 %icmp_ln238, void %for.inc25.i, void %xlx_occurrence.for.inc.1.6" [Deit_cpp/src/linear.cpp:238->Deit_cpp/src/linear.cpp:356]   --->   Operation 44 'br' 'br_ln238' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln255 = trunc i32 %next_block_2" [Deit_cpp/src/linear.cpp:255->Deit_cpp/src/linear.cpp:356]   --->   Operation 45 'trunc' 'trunc_ln255' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.42ns)   --->   "%store_ln231 = store i16 %add_ln231, i16 %i" [Deit_cpp/src/linear.cpp:231->Deit_cpp/src/linear.cpp:356]   --->   Operation 46 'store' 'store_ln231' <Predicate = (!icmp_ln231)> <Delay = 0.42>
ST_2 : Operation 47 [1/1] (0.42ns)   --->   "%store_ln231 = store i32 %next_block, i32 %block" [Deit_cpp/src/linear.cpp:231->Deit_cpp/src/linear.cpp:356]   --->   Operation 47 'store' 'store_ln231' <Predicate = (!icmp_ln231)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 1.83>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%rbegin_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_16" [Deit_cpp/src/linear.cpp:238->Deit_cpp/src/linear.cpp:356]   --->   Operation 48 'specregionbegin' 'rbegin_i' <Predicate = (!icmp_ln231 & icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (1.83ns)   --->   "%out_stream_read = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %out_stream" [Deit_cpp/src/linear.cpp:243->Deit_cpp/src/linear.cpp:356]   --->   Operation 49 'read' 'out_stream_read' <Predicate = (!icmp_ln231 & icmp_ln238)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln243 = trunc i512 %out_stream_read" [Deit_cpp/src/linear.cpp:243->Deit_cpp/src/linear.cpp:356]   --->   Operation 50 'trunc' 'trunc_ln243' <Predicate = (!icmp_ln231 & icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln243_1 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %out_stream_read, i32 448, i32 479" [Deit_cpp/src/linear.cpp:243->Deit_cpp/src/linear.cpp:356]   --->   Operation 51 'partselect' 'trunc_ln243_1' <Predicate = (!icmp_ln231 & icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln243_2 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %out_stream_read, i32 480, i32 511" [Deit_cpp/src/linear.cpp:243->Deit_cpp/src/linear.cpp:356]   --->   Operation 52 'partselect' 'trunc_ln243_2' <Predicate = (!icmp_ln231 & icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_i = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %out_stream_read, i32 32, i32 63" [Deit_cpp/src/linear.cpp:243->Deit_cpp/src/linear.cpp:356]   --->   Operation 53 'partselect' 'tmp_i' <Predicate = (!icmp_ln231 & icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_1_i = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %out_stream_read, i32 64, i32 95" [Deit_cpp/src/linear.cpp:243->Deit_cpp/src/linear.cpp:356]   --->   Operation 54 'partselect' 'tmp_1_i' <Predicate = (!icmp_ln231 & icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_2_i = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %out_stream_read, i32 96, i32 127" [Deit_cpp/src/linear.cpp:243->Deit_cpp/src/linear.cpp:356]   --->   Operation 55 'partselect' 'tmp_2_i' <Predicate = (!icmp_ln231 & icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_3_i = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %out_stream_read, i32 128, i32 159" [Deit_cpp/src/linear.cpp:243->Deit_cpp/src/linear.cpp:356]   --->   Operation 56 'partselect' 'tmp_3_i' <Predicate = (!icmp_ln231 & icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_4_i = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %out_stream_read, i32 160, i32 191" [Deit_cpp/src/linear.cpp:243->Deit_cpp/src/linear.cpp:356]   --->   Operation 57 'partselect' 'tmp_4_i' <Predicate = (!icmp_ln231 & icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_5_i = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %out_stream_read, i32 192, i32 223" [Deit_cpp/src/linear.cpp:243->Deit_cpp/src/linear.cpp:356]   --->   Operation 58 'partselect' 'tmp_5_i' <Predicate = (!icmp_ln231 & icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_6_i = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %out_stream_read, i32 224, i32 255" [Deit_cpp/src/linear.cpp:243->Deit_cpp/src/linear.cpp:356]   --->   Operation 59 'partselect' 'tmp_6_i' <Predicate = (!icmp_ln231 & icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_7_i = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %out_stream_read, i32 256, i32 287" [Deit_cpp/src/linear.cpp:243->Deit_cpp/src/linear.cpp:356]   --->   Operation 60 'partselect' 'tmp_7_i' <Predicate = (!icmp_ln231 & icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_8_i = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %out_stream_read, i32 288, i32 319" [Deit_cpp/src/linear.cpp:243->Deit_cpp/src/linear.cpp:356]   --->   Operation 61 'partselect' 'tmp_8_i' <Predicate = (!icmp_ln231 & icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_9_i = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %out_stream_read, i32 320, i32 351" [Deit_cpp/src/linear.cpp:243->Deit_cpp/src/linear.cpp:356]   --->   Operation 62 'partselect' 'tmp_9_i' <Predicate = (!icmp_ln231 & icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_i_174 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %out_stream_read, i32 352, i32 383" [Deit_cpp/src/linear.cpp:243->Deit_cpp/src/linear.cpp:356]   --->   Operation 63 'partselect' 'tmp_i_174' <Predicate = (!icmp_ln231 & icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_10_i = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %out_stream_read, i32 384, i32 415" [Deit_cpp/src/linear.cpp:243->Deit_cpp/src/linear.cpp:356]   --->   Operation 64 'partselect' 'tmp_10_i' <Predicate = (!icmp_ln231 & icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_11_i = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %out_stream_read, i32 416, i32 447" [Deit_cpp/src/linear.cpp:243->Deit_cpp/src/linear.cpp:356]   --->   Operation 65 'partselect' 'tmp_11_i' <Predicate = (!icmp_ln231 & icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%specoccurrence_ln253 = specoccurrence void @_ssdm_op_SpecOccurrence, i64 2, void @empty_24" [Deit_cpp/src/linear.cpp:253->Deit_cpp/src/linear.cpp:356]   --->   Operation 66 'specoccurrence' 'specoccurrence_ln253' <Predicate = (!icmp_ln231 & icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%rend_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_16, i32 %rbegin_i" [Deit_cpp/src/linear.cpp:253->Deit_cpp/src/linear.cpp:356]   --->   Operation 67 'specregionend' 'rend_i' <Predicate = (!icmp_ln231 & icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%store_ln253 = store i32 %trunc_ln243_2, i32 %p_0_0_15_0_0_031_i" [Deit_cpp/src/linear.cpp:253->Deit_cpp/src/linear.cpp:356]   --->   Operation 68 'store' 'store_ln253' <Predicate = (!icmp_ln231 & icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%store_ln253 = store i32 %trunc_ln243_1, i32 %p_0_0_14_0_0_029_i" [Deit_cpp/src/linear.cpp:253->Deit_cpp/src/linear.cpp:356]   --->   Operation 69 'store' 'store_ln253' <Predicate = (!icmp_ln231 & icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%store_ln253 = store i32 %tmp_11_i, i32 %p_0_0_13_0_0_027_i" [Deit_cpp/src/linear.cpp:253->Deit_cpp/src/linear.cpp:356]   --->   Operation 70 'store' 'store_ln253' <Predicate = (!icmp_ln231 & icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%store_ln253 = store i32 %tmp_10_i, i32 %p_0_0_12_0_0_025_i" [Deit_cpp/src/linear.cpp:253->Deit_cpp/src/linear.cpp:356]   --->   Operation 71 'store' 'store_ln253' <Predicate = (!icmp_ln231 & icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%store_ln253 = store i32 %tmp_i_174, i32 %p_0_0_11_0_0_023_i" [Deit_cpp/src/linear.cpp:253->Deit_cpp/src/linear.cpp:356]   --->   Operation 72 'store' 'store_ln253' <Predicate = (!icmp_ln231 & icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%store_ln253 = store i32 %tmp_9_i, i32 %p_0_0_10_0_0_021_i" [Deit_cpp/src/linear.cpp:253->Deit_cpp/src/linear.cpp:356]   --->   Operation 73 'store' 'store_ln253' <Predicate = (!icmp_ln231 & icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%store_ln253 = store i32 %tmp_8_i, i32 %p_0_0_9_0_0_019_i" [Deit_cpp/src/linear.cpp:253->Deit_cpp/src/linear.cpp:356]   --->   Operation 74 'store' 'store_ln253' <Predicate = (!icmp_ln231 & icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%store_ln253 = store i32 %tmp_7_i, i32 %p_0_0_8_0_0_017_i" [Deit_cpp/src/linear.cpp:253->Deit_cpp/src/linear.cpp:356]   --->   Operation 75 'store' 'store_ln253' <Predicate = (!icmp_ln231 & icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%store_ln253 = store i32 %tmp_6_i, i32 %p_0_0_7_0_0_01015_i" [Deit_cpp/src/linear.cpp:253->Deit_cpp/src/linear.cpp:356]   --->   Operation 76 'store' 'store_ln253' <Predicate = (!icmp_ln231 & icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%store_ln253 = store i32 %tmp_5_i, i32 %p_0_0_6_0_0_0913_i" [Deit_cpp/src/linear.cpp:253->Deit_cpp/src/linear.cpp:356]   --->   Operation 77 'store' 'store_ln253' <Predicate = (!icmp_ln231 & icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%store_ln253 = store i32 %tmp_4_i, i32 %p_0_0_5_0_0_0811_i" [Deit_cpp/src/linear.cpp:253->Deit_cpp/src/linear.cpp:356]   --->   Operation 78 'store' 'store_ln253' <Predicate = (!icmp_ln231 & icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%store_ln253 = store i32 %tmp_3_i, i32 %p_0_0_4_0_0_079_i" [Deit_cpp/src/linear.cpp:253->Deit_cpp/src/linear.cpp:356]   --->   Operation 79 'store' 'store_ln253' <Predicate = (!icmp_ln231 & icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%store_ln253 = store i32 %tmp_2_i, i32 %p_0_0_3_0_0_067_i" [Deit_cpp/src/linear.cpp:253->Deit_cpp/src/linear.cpp:356]   --->   Operation 80 'store' 'store_ln253' <Predicate = (!icmp_ln231 & icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%store_ln253 = store i32 %tmp_1_i, i32 %p_0_0_2_0_0_055_i" [Deit_cpp/src/linear.cpp:253->Deit_cpp/src/linear.cpp:356]   --->   Operation 81 'store' 'store_ln253' <Predicate = (!icmp_ln231 & icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%store_ln253 = store i32 %tmp_i, i32 %p_0_0_1_0_0_043_i" [Deit_cpp/src/linear.cpp:253->Deit_cpp/src/linear.cpp:356]   --->   Operation 82 'store' 'store_ln253' <Predicate = (!icmp_ln231 & icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%store_ln253 = store i32 %trunc_ln243, i32 %p_0_0_0_0_0_031_i" [Deit_cpp/src/linear.cpp:253->Deit_cpp/src/linear.cpp:356]   --->   Operation 83 'store' 'store_ln253' <Predicate = (!icmp_ln231 & icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln253 = br void %for.inc25.i" [Deit_cpp/src/linear.cpp:253->Deit_cpp/src/linear.cpp:356]   --->   Operation 84 'br' 'br_ln253' <Predicate = (!icmp_ln231 & icmp_ln238)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.42>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%inout2_addr = getelementptr i256 %inout2, i64 %sext_ln231_cast" [Deit_cpp/src/linear.cpp:231->Deit_cpp/src/linear.cpp:356]   --->   Operation 85 'getelementptr' 'inout2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0_031_i_load = load i32 %p_0_0_0_0_0_031_i" [Deit_cpp/src/linear.cpp:255->Deit_cpp/src/linear.cpp:356]   --->   Operation 86 'load' 'p_0_0_0_0_0_031_i_load' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%p_0_0_1_0_0_043_i_load = load i32 %p_0_0_1_0_0_043_i" [Deit_cpp/src/linear.cpp:255->Deit_cpp/src/linear.cpp:356]   --->   Operation 87 'load' 'p_0_0_1_0_0_043_i_load' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%p_0_0_2_0_0_055_i_load = load i32 %p_0_0_2_0_0_055_i" [Deit_cpp/src/linear.cpp:255->Deit_cpp/src/linear.cpp:356]   --->   Operation 88 'load' 'p_0_0_2_0_0_055_i_load' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%p_0_0_3_0_0_067_i_load = load i32 %p_0_0_3_0_0_067_i" [Deit_cpp/src/linear.cpp:255->Deit_cpp/src/linear.cpp:356]   --->   Operation 89 'load' 'p_0_0_3_0_0_067_i_load' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%p_0_0_4_0_0_079_i_load = load i32 %p_0_0_4_0_0_079_i" [Deit_cpp/src/linear.cpp:255->Deit_cpp/src/linear.cpp:356]   --->   Operation 90 'load' 'p_0_0_4_0_0_079_i_load' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%p_0_0_5_0_0_0811_i_load = load i32 %p_0_0_5_0_0_0811_i" [Deit_cpp/src/linear.cpp:255->Deit_cpp/src/linear.cpp:356]   --->   Operation 91 'load' 'p_0_0_5_0_0_0811_i_load' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%p_0_0_6_0_0_0913_i_load = load i32 %p_0_0_6_0_0_0913_i" [Deit_cpp/src/linear.cpp:255->Deit_cpp/src/linear.cpp:356]   --->   Operation 92 'load' 'p_0_0_6_0_0_0913_i_load' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%p_0_0_7_0_0_01015_i_load = load i32 %p_0_0_7_0_0_01015_i" [Deit_cpp/src/linear.cpp:255->Deit_cpp/src/linear.cpp:356]   --->   Operation 93 'load' 'p_0_0_7_0_0_01015_i_load' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%p_0_0_8_0_0_017_i_load = load i32 %p_0_0_8_0_0_017_i" [Deit_cpp/src/linear.cpp:255->Deit_cpp/src/linear.cpp:356]   --->   Operation 94 'load' 'p_0_0_8_0_0_017_i_load' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%p_0_0_9_0_0_019_i_load = load i32 %p_0_0_9_0_0_019_i" [Deit_cpp/src/linear.cpp:255->Deit_cpp/src/linear.cpp:356]   --->   Operation 95 'load' 'p_0_0_9_0_0_019_i_load' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%p_0_0_10_0_0_021_i_load = load i32 %p_0_0_10_0_0_021_i" [Deit_cpp/src/linear.cpp:255->Deit_cpp/src/linear.cpp:356]   --->   Operation 96 'load' 'p_0_0_10_0_0_021_i_load' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%p_0_0_11_0_0_023_i_load = load i32 %p_0_0_11_0_0_023_i" [Deit_cpp/src/linear.cpp:255->Deit_cpp/src/linear.cpp:356]   --->   Operation 97 'load' 'p_0_0_11_0_0_023_i_load' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%p_0_0_12_0_0_025_i_load = load i32 %p_0_0_12_0_0_025_i" [Deit_cpp/src/linear.cpp:255->Deit_cpp/src/linear.cpp:356]   --->   Operation 98 'load' 'p_0_0_12_0_0_025_i_load' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%p_0_0_13_0_0_027_i_load = load i32 %p_0_0_13_0_0_027_i" [Deit_cpp/src/linear.cpp:255->Deit_cpp/src/linear.cpp:356]   --->   Operation 99 'load' 'p_0_0_13_0_0_027_i_load' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%p_0_0_14_0_0_029_i_load = load i32 %p_0_0_14_0_0_029_i" [Deit_cpp/src/linear.cpp:255->Deit_cpp/src/linear.cpp:356]   --->   Operation 100 'load' 'p_0_0_14_0_0_029_i_load' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%p_0_0_15_0_0_031_i_load = load i32 %p_0_0_15_0_0_031_i" [Deit_cpp/src/linear.cpp:255->Deit_cpp/src/linear.cpp:356]   --->   Operation 101 'load' 'p_0_0_15_0_0_031_i_load' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.42ns)   --->   "%tmp_14_i = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %p_0_0_0_0_0_031_i_load, i32 %p_0_0_8_0_0_017_i_load, i1 %trunc_ln255" [Deit_cpp/src/linear.cpp:255->Deit_cpp/src/linear.cpp:356]   --->   Operation 102 'mux' 'tmp_14_i' <Predicate = (!icmp_ln231)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.42ns)   --->   "%tmp_15_i = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %p_0_0_1_0_0_043_i_load, i32 %p_0_0_9_0_0_019_i_load, i1 %trunc_ln255" [Deit_cpp/src/linear.cpp:255->Deit_cpp/src/linear.cpp:356]   --->   Operation 103 'mux' 'tmp_15_i' <Predicate = (!icmp_ln231)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.42ns)   --->   "%tmp_16_i = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %p_0_0_2_0_0_055_i_load, i32 %p_0_0_10_0_0_021_i_load, i1 %trunc_ln255" [Deit_cpp/src/linear.cpp:255->Deit_cpp/src/linear.cpp:356]   --->   Operation 104 'mux' 'tmp_16_i' <Predicate = (!icmp_ln231)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.42ns)   --->   "%tmp_17_i = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %p_0_0_3_0_0_067_i_load, i32 %p_0_0_11_0_0_023_i_load, i1 %trunc_ln255" [Deit_cpp/src/linear.cpp:255->Deit_cpp/src/linear.cpp:356]   --->   Operation 105 'mux' 'tmp_17_i' <Predicate = (!icmp_ln231)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.42ns)   --->   "%tmp_18_i = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %p_0_0_4_0_0_079_i_load, i32 %p_0_0_12_0_0_025_i_load, i1 %trunc_ln255" [Deit_cpp/src/linear.cpp:255->Deit_cpp/src/linear.cpp:356]   --->   Operation 106 'mux' 'tmp_18_i' <Predicate = (!icmp_ln231)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.42ns)   --->   "%tmp_19_i = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %p_0_0_5_0_0_0811_i_load, i32 %p_0_0_13_0_0_027_i_load, i1 %trunc_ln255" [Deit_cpp/src/linear.cpp:255->Deit_cpp/src/linear.cpp:356]   --->   Operation 107 'mux' 'tmp_19_i' <Predicate = (!icmp_ln231)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.42ns)   --->   "%tmp_20_i = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %p_0_0_6_0_0_0913_i_load, i32 %p_0_0_14_0_0_029_i_load, i1 %trunc_ln255" [Deit_cpp/src/linear.cpp:255->Deit_cpp/src/linear.cpp:356]   --->   Operation 108 'mux' 'tmp_20_i' <Predicate = (!icmp_ln231)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.42ns)   --->   "%tmp_21_i = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %p_0_0_7_0_0_01015_i_load, i32 %p_0_0_15_0_0_031_i_load, i1 %trunc_ln255" [Deit_cpp/src/linear.cpp:255->Deit_cpp/src/linear.cpp:356]   --->   Operation 109 'mux' 'tmp_21_i' <Predicate = (!icmp_ln231)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 113 'ret' 'ret_ln0' <Predicate = (icmp_ln231)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%or_ln255_i = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i32.i32.i32.i32.i32.i32.i32.i32, i32 %tmp_21_i, i32 %tmp_20_i, i32 %tmp_19_i, i32 %tmp_18_i, i32 %tmp_17_i, i32 %tmp_16_i, i32 %tmp_15_i, i32 %tmp_14_i" [Deit_cpp/src/linear.cpp:255->Deit_cpp/src/linear.cpp:356]   --->   Operation 110 'bitconcatenate' 'or_ln255_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (7.30ns)   --->   "%write_ln255 = write void @_ssdm_op_Write.m_axi.p1i256, i256 %inout2_addr, i256 %or_ln255_i, i32 4294967295" [Deit_cpp/src/linear.cpp:255->Deit_cpp/src/linear.cpp:356]   --->   Operation 111 'write' 'write_ln255' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln231 = br void %for.body.i" [Deit_cpp/src/linear.cpp:231->Deit_cpp/src/linear.cpp:356]   --->   Operation 112 'br' 'br_ln231' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('i') [6]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'i' [28]  (0.427 ns)

 <State 2>: 1.89ns
The critical path consists of the following:
	'load' operation ('next_block', Deit_cpp/src/linear.cpp:255->Deit_cpp/src/linear.cpp:356) on local variable 'block' [32]  (0 ns)
	'add' operation ('add_ln236', Deit_cpp/src/linear.cpp:236->Deit_cpp/src/linear.cpp:356) [42]  (1.02 ns)
	'select' operation ('next_block', Deit_cpp/src/linear.cpp:236->Deit_cpp/src/linear.cpp:356) [43]  (0.449 ns)
	'store' operation ('store_ln231', Deit_cpp/src/linear.cpp:231->Deit_cpp/src/linear.cpp:356) of variable 'next_block', Deit_cpp/src/linear.cpp:236->Deit_cpp/src/linear.cpp:356 on local variable 'block' [113]  (0.427 ns)

 <State 3>: 1.84ns
The critical path consists of the following:
	fifo read operation ('out_stream_read', Deit_cpp/src/linear.cpp:243->Deit_cpp/src/linear.cpp:356) on port 'out_stream' (Deit_cpp/src/linear.cpp:243->Deit_cpp/src/linear.cpp:356) [48]  (1.84 ns)

 <State 4>: 0.427ns
The critical path consists of the following:
	'load' operation ('p_0_0_0_0_0_031_i_load', Deit_cpp/src/linear.cpp:255->Deit_cpp/src/linear.cpp:356) on local variable 'p_0_0_0_0_0_031_i' [85]  (0 ns)
	'mux' operation ('tmp_14_i', Deit_cpp/src/linear.cpp:255->Deit_cpp/src/linear.cpp:356) [102]  (0.427 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln255', Deit_cpp/src/linear.cpp:255->Deit_cpp/src/linear.cpp:356) on port 'inout2' (Deit_cpp/src/linear.cpp:255->Deit_cpp/src/linear.cpp:356) [111]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
