

================================================================
== Vivado HLS Report for 'dc_blocker'
================================================================
* Date:           Sun Jun 25 00:32:15 2017

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        dc_blocker
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k410tffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.67|      3.99|        0.58|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+-------+------+-------+---------+
    |    Latency   |   Interval   | Pipeline|
    |  min |  max  |  min |  max  |   Type  |
    +------+-------+------+-------+---------+
    |  7771|  17499|  7772|  17500|   none  |
    +------+-------+------+-------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------+-----------------+------+-------+------+-------+---------+
        |                             |                 |    Latency   |   Interval   | Pipeline|
        |           Instance          |      Module     |  min |  max  |  min |  max  |   Type  |
        +-----------------------------+-----------------+------+-------+------+-------+---------+
        |grp_dc_blocker_work_fu_2876  |dc_blocker_work  |  7385|  17113|  7385|  17113|   none  |
        +-----------------------------+-----------------+------+-------+------+-------+---------+

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- memset_dcr_in  |  127|  127|         1|          -|          -|   128|    no    |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|      11|
|FIFO             |        -|      -|       -|       -|
|Instance         |        0|      7|    4480|    2157|
|Memory           |        4|      -|       0|       0|
|Multiplexer      |        -|      -|       -|    2259|
|Register         |        -|      -|     429|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        4|      7|    4909|    4427|
+-----------------+---------+-------+--------+--------+
|Available        |     1590|   1540|  508400|  254200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |       1|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-----------------------------+-----------------+---------+-------+------+------+
    |           Instance          |      Module     | BRAM_18K| DSP48E|  FF  |  LUT |
    +-----------------------------+-----------------+---------+-------+------+------+
    |grp_dc_blocker_work_fu_2876  |dc_blocker_work  |        0|      7|  4480|  2157|
    +-----------------------------+-----------------+---------+-------+------+------+
    |Total                        |                 |        0|      7|  4480|  2157|
    +-----------------------------+-----------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    +-----------+--------------------+---------+---+----+------+-----+------+-------------+
    |   Memory  |       Module       | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------+--------------------+---------+---+----+------+-----+------+-------------+
    |dcr_in_U   |dc_blocker_dcr_in   |        2|  0|   0|   128|   32|     1|         4096|
    |dcr_out_U  |dc_blocker_dcr_out  |        1|  0|   0|   128|   32|     1|         4096|
    |last_U     |dc_blocker_last     |        1|  0|   0|   128|    1|     1|          128|
    +-----------+--------------------+---------+---+----+------+-----+------+-------------+
    |Total      |                    |        4|  0|   0|   384|   65|     3|         8320|
    +-----------+--------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |indvarinc_fu_2965_p2  |     +    |      0|  0|   7|           7|           1|
    |ap_sig_bdd_304        |    and   |      0|  0|   1|           1|           1|
    |tmp_s_fu_2976_p2      |   icmp   |      0|  0|   3|           7|           2|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0|  11|          15|           4|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+-----+-----------+-----+-----------+
    |            Name           | LUT | Input Size| Bits| Total Bits|
    +---------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                  |  765|        261|    1|        261|
    |ap_sig_ioackin_out_TREADY  |    1|          2|    1|          2|
    |dcr_in_address0            |  147|         67|    7|        469|
    |dcr_in_address1            |  147|         65|    7|        455|
    |dcr_in_ce0                 |    1|          3|    1|          3|
    |dcr_in_d0                  |   32|          4|   32|        128|
    |dcr_out_address0           |  294|        130|    7|        910|
    |dcr_out_ce0                |    1|          3|    1|          3|
    |dcr_out_we0                |    1|          2|    1|          2|
    |invdar_reg_2865            |    7|          2|    7|         14|
    |last_address0              |  294|        129|    7|        903|
    |last_address1              |  294|        129|    7|        903|
    |last_d0                    |    1|          3|    1|          3|
    |last_d1                    |  273|        127|    1|        127|
    |out_TLAST                  |    1|          3|    1|          3|
    +---------------------------+-----+-----------+-----+-----------+
    |Total                      | 2259|        930|   82|       4186|
    +---------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------+-----+----+-----+-----------+
    |                        Name                       |  FF | LUT| Bits| Const Bits|
    +---------------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                          |  260|   0|  260|          0|
    |ap_reg_ioackin_out_TREADY                          |    1|   0|    1|          0|
    |grp_dc_blocker_work_fu_2876_ap_start_ap_start_reg  |    1|   0|    1|          0|
    |in_data_val_reg_2990                               |   32|   0|   32|          0|
    |in_last_V_val100_reg_3495                          |    1|   0|    1|          0|
    |in_last_V_val101_reg_3500                          |    1|   0|    1|          0|
    |in_last_V_val102_reg_3505                          |    1|   0|    1|          0|
    |in_last_V_val103_reg_3510                          |    1|   0|    1|          0|
    |in_last_V_val104_reg_3515                          |    1|   0|    1|          0|
    |in_last_V_val105_reg_3520                          |    1|   0|    1|          0|
    |in_last_V_val106_reg_3525                          |    1|   0|    1|          0|
    |in_last_V_val107_reg_3530                          |    1|   0|    1|          0|
    |in_last_V_val108_reg_3535                          |    1|   0|    1|          0|
    |in_last_V_val109_reg_3540                          |    1|   0|    1|          0|
    |in_last_V_val10_reg_3045                           |    1|   0|    1|          0|
    |in_last_V_val110_reg_3545                          |    1|   0|    1|          0|
    |in_last_V_val111_reg_3550                          |    1|   0|    1|          0|
    |in_last_V_val112_reg_3555                          |    1|   0|    1|          0|
    |in_last_V_val113_reg_3560                          |    1|   0|    1|          0|
    |in_last_V_val114_reg_3565                          |    1|   0|    1|          0|
    |in_last_V_val115_reg_3570                          |    1|   0|    1|          0|
    |in_last_V_val116_reg_3575                          |    1|   0|    1|          0|
    |in_last_V_val117_reg_3580                          |    1|   0|    1|          0|
    |in_last_V_val118_reg_3585                          |    1|   0|    1|          0|
    |in_last_V_val119_reg_3590                          |    1|   0|    1|          0|
    |in_last_V_val11_reg_3050                           |    1|   0|    1|          0|
    |in_last_V_val120_reg_3595                          |    1|   0|    1|          0|
    |in_last_V_val121_reg_3600                          |    1|   0|    1|          0|
    |in_last_V_val122_reg_3605                          |    1|   0|    1|          0|
    |in_last_V_val123_reg_3610                          |    1|   0|    1|          0|
    |in_last_V_val124_reg_3615                          |    1|   0|    1|          0|
    |in_last_V_val125_reg_3620                          |    1|   0|    1|          0|
    |in_last_V_val126_reg_3625                          |    1|   0|    1|          0|
    |in_last_V_val127_reg_3630                          |    1|   0|    1|          0|
    |in_last_V_val12_reg_3055                           |    1|   0|    1|          0|
    |in_last_V_val13_reg_3060                           |    1|   0|    1|          0|
    |in_last_V_val14_reg_3065                           |    1|   0|    1|          0|
    |in_last_V_val15_reg_3070                           |    1|   0|    1|          0|
    |in_last_V_val16_reg_3075                           |    1|   0|    1|          0|
    |in_last_V_val17_reg_3080                           |    1|   0|    1|          0|
    |in_last_V_val18_reg_3085                           |    1|   0|    1|          0|
    |in_last_V_val19_reg_3090                           |    1|   0|    1|          0|
    |in_last_V_val1_reg_3000                            |    1|   0|    1|          0|
    |in_last_V_val20_reg_3095                           |    1|   0|    1|          0|
    |in_last_V_val21_reg_3100                           |    1|   0|    1|          0|
    |in_last_V_val22_reg_3105                           |    1|   0|    1|          0|
    |in_last_V_val23_reg_3110                           |    1|   0|    1|          0|
    |in_last_V_val24_reg_3115                           |    1|   0|    1|          0|
    |in_last_V_val25_reg_3120                           |    1|   0|    1|          0|
    |in_last_V_val26_reg_3125                           |    1|   0|    1|          0|
    |in_last_V_val27_reg_3130                           |    1|   0|    1|          0|
    |in_last_V_val28_reg_3135                           |    1|   0|    1|          0|
    |in_last_V_val29_reg_3140                           |    1|   0|    1|          0|
    |in_last_V_val2_reg_3005                            |    1|   0|    1|          0|
    |in_last_V_val30_reg_3145                           |    1|   0|    1|          0|
    |in_last_V_val31_reg_3150                           |    1|   0|    1|          0|
    |in_last_V_val32_reg_3155                           |    1|   0|    1|          0|
    |in_last_V_val33_reg_3160                           |    1|   0|    1|          0|
    |in_last_V_val34_reg_3165                           |    1|   0|    1|          0|
    |in_last_V_val35_reg_3170                           |    1|   0|    1|          0|
    |in_last_V_val36_reg_3175                           |    1|   0|    1|          0|
    |in_last_V_val37_reg_3180                           |    1|   0|    1|          0|
    |in_last_V_val38_reg_3185                           |    1|   0|    1|          0|
    |in_last_V_val39_reg_3190                           |    1|   0|    1|          0|
    |in_last_V_val3_reg_3010                            |    1|   0|    1|          0|
    |in_last_V_val40_reg_3195                           |    1|   0|    1|          0|
    |in_last_V_val41_reg_3200                           |    1|   0|    1|          0|
    |in_last_V_val42_reg_3205                           |    1|   0|    1|          0|
    |in_last_V_val43_reg_3210                           |    1|   0|    1|          0|
    |in_last_V_val44_reg_3215                           |    1|   0|    1|          0|
    |in_last_V_val45_reg_3220                           |    1|   0|    1|          0|
    |in_last_V_val46_reg_3225                           |    1|   0|    1|          0|
    |in_last_V_val47_reg_3230                           |    1|   0|    1|          0|
    |in_last_V_val48_reg_3235                           |    1|   0|    1|          0|
    |in_last_V_val49_reg_3240                           |    1|   0|    1|          0|
    |in_last_V_val4_reg_3015                            |    1|   0|    1|          0|
    |in_last_V_val50_reg_3245                           |    1|   0|    1|          0|
    |in_last_V_val51_reg_3250                           |    1|   0|    1|          0|
    |in_last_V_val52_reg_3255                           |    1|   0|    1|          0|
    |in_last_V_val53_reg_3260                           |    1|   0|    1|          0|
    |in_last_V_val54_reg_3265                           |    1|   0|    1|          0|
    |in_last_V_val55_reg_3270                           |    1|   0|    1|          0|
    |in_last_V_val56_reg_3275                           |    1|   0|    1|          0|
    |in_last_V_val57_reg_3280                           |    1|   0|    1|          0|
    |in_last_V_val58_reg_3285                           |    1|   0|    1|          0|
    |in_last_V_val59_reg_3290                           |    1|   0|    1|          0|
    |in_last_V_val5_reg_3020                            |    1|   0|    1|          0|
    |in_last_V_val60_reg_3295                           |    1|   0|    1|          0|
    |in_last_V_val61_reg_3300                           |    1|   0|    1|          0|
    |in_last_V_val62_reg_3305                           |    1|   0|    1|          0|
    |in_last_V_val63_reg_3310                           |    1|   0|    1|          0|
    |in_last_V_val64_reg_3315                           |    1|   0|    1|          0|
    |in_last_V_val65_reg_3320                           |    1|   0|    1|          0|
    |in_last_V_val66_reg_3325                           |    1|   0|    1|          0|
    |in_last_V_val67_reg_3330                           |    1|   0|    1|          0|
    |in_last_V_val68_reg_3335                           |    1|   0|    1|          0|
    |in_last_V_val69_reg_3340                           |    1|   0|    1|          0|
    |in_last_V_val6_reg_3025                            |    1|   0|    1|          0|
    |in_last_V_val70_reg_3345                           |    1|   0|    1|          0|
    |in_last_V_val71_reg_3350                           |    1|   0|    1|          0|
    |in_last_V_val72_reg_3355                           |    1|   0|    1|          0|
    |in_last_V_val73_reg_3360                           |    1|   0|    1|          0|
    |in_last_V_val74_reg_3365                           |    1|   0|    1|          0|
    |in_last_V_val75_reg_3370                           |    1|   0|    1|          0|
    |in_last_V_val76_reg_3375                           |    1|   0|    1|          0|
    |in_last_V_val77_reg_3380                           |    1|   0|    1|          0|
    |in_last_V_val78_reg_3385                           |    1|   0|    1|          0|
    |in_last_V_val79_reg_3390                           |    1|   0|    1|          0|
    |in_last_V_val7_reg_3030                            |    1|   0|    1|          0|
    |in_last_V_val80_reg_3395                           |    1|   0|    1|          0|
    |in_last_V_val81_reg_3400                           |    1|   0|    1|          0|
    |in_last_V_val82_reg_3405                           |    1|   0|    1|          0|
    |in_last_V_val83_reg_3410                           |    1|   0|    1|          0|
    |in_last_V_val84_reg_3415                           |    1|   0|    1|          0|
    |in_last_V_val85_reg_3420                           |    1|   0|    1|          0|
    |in_last_V_val86_reg_3425                           |    1|   0|    1|          0|
    |in_last_V_val87_reg_3430                           |    1|   0|    1|          0|
    |in_last_V_val88_reg_3435                           |    1|   0|    1|          0|
    |in_last_V_val89_reg_3440                           |    1|   0|    1|          0|
    |in_last_V_val8_reg_3035                            |    1|   0|    1|          0|
    |in_last_V_val90_reg_3445                           |    1|   0|    1|          0|
    |in_last_V_val91_reg_3450                           |    1|   0|    1|          0|
    |in_last_V_val92_reg_3455                           |    1|   0|    1|          0|
    |in_last_V_val93_reg_3460                           |    1|   0|    1|          0|
    |in_last_V_val94_reg_3465                           |    1|   0|    1|          0|
    |in_last_V_val95_reg_3470                           |    1|   0|    1|          0|
    |in_last_V_val96_reg_3475                           |    1|   0|    1|          0|
    |in_last_V_val97_reg_3480                           |    1|   0|    1|          0|
    |in_last_V_val98_reg_3485                           |    1|   0|    1|          0|
    |in_last_V_val99_reg_3490                           |    1|   0|    1|          0|
    |in_last_V_val9_reg_3040                            |    1|   0|    1|          0|
    |in_last_V_val_reg_2995                             |    1|   0|    1|          0|
    |invdar_reg_2865                                    |    7|   0|    7|          0|
    |last_addr_100_reg_4135                             |    0|   0|    7|          7|
    |last_addr_101_reg_4140                             |    0|   0|    7|          7|
    |last_addr_102_reg_4145                             |    0|   0|    7|          7|
    |last_addr_103_reg_4150                             |    0|   0|    7|          7|
    |last_addr_104_reg_4155                             |    0|   0|    7|          7|
    |last_addr_105_reg_4160                             |    0|   0|    7|          7|
    |last_addr_106_reg_4165                             |    0|   0|    7|          7|
    |last_addr_107_reg_4170                             |    0|   0|    7|          7|
    |last_addr_108_reg_4175                             |    0|   0|    7|          7|
    |last_addr_109_reg_4180                             |    0|   0|    7|          7|
    |last_addr_10_reg_3685                              |    0|   0|    7|          7|
    |last_addr_110_reg_4185                             |    0|   0|    7|          7|
    |last_addr_111_reg_4190                             |    0|   0|    7|          7|
    |last_addr_112_reg_4195                             |    0|   0|    7|          7|
    |last_addr_113_reg_4200                             |    0|   0|    7|          7|
    |last_addr_114_reg_4205                             |    0|   0|    7|          7|
    |last_addr_115_reg_4210                             |    0|   0|    7|          7|
    |last_addr_116_reg_4215                             |    0|   0|    7|          7|
    |last_addr_117_reg_4220                             |    0|   0|    7|          7|
    |last_addr_118_reg_4225                             |    0|   0|    7|          7|
    |last_addr_119_reg_4230                             |    0|   0|    7|          7|
    |last_addr_11_reg_3690                              |    0|   0|    7|          7|
    |last_addr_120_reg_4235                             |    0|   0|    7|          7|
    |last_addr_121_reg_4240                             |    0|   0|    7|          7|
    |last_addr_122_reg_4245                             |    0|   0|    7|          7|
    |last_addr_123_reg_4250                             |    0|   0|    7|          7|
    |last_addr_124_reg_4255                             |    0|   0|    7|          7|
    |last_addr_125_reg_4260                             |    0|   0|    7|          7|
    |last_addr_126_reg_4265                             |    0|   0|    7|          7|
    |last_addr_127_reg_4270                             |    0|   0|    7|          7|
    |last_addr_12_reg_3695                              |    0|   0|    7|          7|
    |last_addr_13_reg_3700                              |    0|   0|    7|          7|
    |last_addr_14_reg_3705                              |    0|   0|    7|          7|
    |last_addr_15_reg_3710                              |    0|   0|    7|          7|
    |last_addr_16_reg_3715                              |    0|   0|    7|          7|
    |last_addr_17_reg_3720                              |    0|   0|    7|          7|
    |last_addr_18_reg_3725                              |    0|   0|    7|          7|
    |last_addr_19_reg_3730                              |    0|   0|    7|          7|
    |last_addr_1_reg_3640                               |    0|   0|    7|          7|
    |last_addr_20_reg_3735                              |    0|   0|    7|          7|
    |last_addr_21_reg_3740                              |    0|   0|    7|          7|
    |last_addr_22_reg_3745                              |    0|   0|    7|          7|
    |last_addr_23_reg_3750                              |    0|   0|    7|          7|
    |last_addr_24_reg_3755                              |    0|   0|    7|          7|
    |last_addr_25_reg_3760                              |    0|   0|    7|          7|
    |last_addr_26_reg_3765                              |    0|   0|    7|          7|
    |last_addr_27_reg_3770                              |    0|   0|    7|          7|
    |last_addr_28_reg_3775                              |    0|   0|    7|          7|
    |last_addr_29_reg_3780                              |    0|   0|    7|          7|
    |last_addr_2_reg_3645                               |    0|   0|    7|          7|
    |last_addr_30_reg_3785                              |    0|   0|    7|          7|
    |last_addr_31_reg_3790                              |    0|   0|    7|          7|
    |last_addr_32_reg_3795                              |    0|   0|    7|          7|
    |last_addr_33_reg_3800                              |    0|   0|    7|          7|
    |last_addr_34_reg_3805                              |    0|   0|    7|          7|
    |last_addr_35_reg_3810                              |    0|   0|    7|          7|
    |last_addr_36_reg_3815                              |    0|   0|    7|          7|
    |last_addr_37_reg_3820                              |    0|   0|    7|          7|
    |last_addr_38_reg_3825                              |    0|   0|    7|          7|
    |last_addr_39_reg_3830                              |    0|   0|    7|          7|
    |last_addr_3_reg_3650                               |    0|   0|    7|          7|
    |last_addr_40_reg_3835                              |    0|   0|    7|          7|
    |last_addr_41_reg_3840                              |    0|   0|    7|          7|
    |last_addr_42_reg_3845                              |    0|   0|    7|          7|
    |last_addr_43_reg_3850                              |    0|   0|    7|          7|
    |last_addr_44_reg_3855                              |    0|   0|    7|          7|
    |last_addr_45_reg_3860                              |    0|   0|    7|          7|
    |last_addr_46_reg_3865                              |    0|   0|    7|          7|
    |last_addr_47_reg_3870                              |    0|   0|    7|          7|
    |last_addr_48_reg_3875                              |    0|   0|    7|          7|
    |last_addr_49_reg_3880                              |    0|   0|    7|          7|
    |last_addr_4_reg_3655                               |    0|   0|    7|          7|
    |last_addr_50_reg_3885                              |    0|   0|    7|          7|
    |last_addr_51_reg_3890                              |    0|   0|    7|          7|
    |last_addr_52_reg_3895                              |    0|   0|    7|          7|
    |last_addr_53_reg_3900                              |    0|   0|    7|          7|
    |last_addr_54_reg_3905                              |    0|   0|    7|          7|
    |last_addr_55_reg_3910                              |    0|   0|    7|          7|
    |last_addr_56_reg_3915                              |    0|   0|    7|          7|
    |last_addr_57_reg_3920                              |    0|   0|    7|          7|
    |last_addr_58_reg_3925                              |    0|   0|    7|          7|
    |last_addr_59_reg_3930                              |    0|   0|    7|          7|
    |last_addr_5_reg_3660                               |    0|   0|    7|          7|
    |last_addr_60_reg_3935                              |    0|   0|    7|          7|
    |last_addr_61_reg_3940                              |    0|   0|    7|          7|
    |last_addr_62_reg_3945                              |    0|   0|    7|          7|
    |last_addr_63_reg_3950                              |    0|   0|    7|          7|
    |last_addr_64_reg_3955                              |    0|   0|    7|          7|
    |last_addr_65_reg_3960                              |    0|   0|    7|          7|
    |last_addr_66_reg_3965                              |    0|   0|    7|          7|
    |last_addr_67_reg_3970                              |    0|   0|    7|          7|
    |last_addr_68_reg_3975                              |    0|   0|    7|          7|
    |last_addr_69_reg_3980                              |    0|   0|    7|          7|
    |last_addr_6_reg_3665                               |    0|   0|    7|          7|
    |last_addr_70_reg_3985                              |    0|   0|    7|          7|
    |last_addr_71_reg_3990                              |    0|   0|    7|          7|
    |last_addr_72_reg_3995                              |    0|   0|    7|          7|
    |last_addr_73_reg_4000                              |    0|   0|    7|          7|
    |last_addr_74_reg_4005                              |    0|   0|    7|          7|
    |last_addr_75_reg_4010                              |    0|   0|    7|          7|
    |last_addr_76_reg_4015                              |    0|   0|    7|          7|
    |last_addr_77_reg_4020                              |    0|   0|    7|          7|
    |last_addr_78_reg_4025                              |    0|   0|    7|          7|
    |last_addr_79_reg_4030                              |    0|   0|    7|          7|
    |last_addr_7_reg_3670                               |    0|   0|    7|          7|
    |last_addr_80_reg_4035                              |    0|   0|    7|          7|
    |last_addr_81_reg_4040                              |    0|   0|    7|          7|
    |last_addr_82_reg_4045                              |    0|   0|    7|          7|
    |last_addr_83_reg_4050                              |    0|   0|    7|          7|
    |last_addr_84_reg_4055                              |    0|   0|    7|          7|
    |last_addr_85_reg_4060                              |    0|   0|    7|          7|
    |last_addr_86_reg_4065                              |    0|   0|    7|          7|
    |last_addr_87_reg_4070                              |    0|   0|    7|          7|
    |last_addr_88_reg_4075                              |    0|   0|    7|          7|
    |last_addr_89_reg_4080                              |    0|   0|    7|          7|
    |last_addr_8_reg_3675                               |    0|   0|    7|          7|
    |last_addr_90_reg_4085                              |    0|   0|    7|          7|
    |last_addr_91_reg_4090                              |    0|   0|    7|          7|
    |last_addr_92_reg_4095                              |    0|   0|    7|          7|
    |last_addr_93_reg_4100                              |    0|   0|    7|          7|
    |last_addr_94_reg_4105                              |    0|   0|    7|          7|
    |last_addr_95_reg_4110                              |    0|   0|    7|          7|
    |last_addr_96_reg_4115                              |    0|   0|    7|          7|
    |last_addr_97_reg_4120                              |    0|   0|    7|          7|
    |last_addr_98_reg_4125                              |    0|   0|    7|          7|
    |last_addr_99_reg_4130                              |    0|   0|    7|          7|
    |last_addr_9_reg_3680                               |    0|   0|    7|          7|
    |last_addr_reg_3635                                 |    0|   0|    7|          7|
    +---------------------------------------------------+-----+----+-----+-----------+
    |Total                                              |  429|   0| 1325|        896|
    +---------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+--------------+--------------+--------------+
|  RTL Ports | Dir | Bits|   Protocol   | Source Object|    C Type    |
+------------+-----+-----+--------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_none |  dc_blocker  | return value |
|ap_rst_n    |  in |    1| ap_ctrl_none |  dc_blocker  | return value |
|in_TDATA    |  in |   32|     axis     |    in_data   |    pointer   |
|in_TVALID   |  in |    1|     axis     |    in_data   |    pointer   |
|in_TREADY   | out |    1|     axis     |   in_last_V  |    pointer   |
|in_TLAST    |  in |    1|     axis     |   in_last_V  |    pointer   |
|out_TDATA   | out |   32|     axis     |   out_data   |    pointer   |
|out_TVALID  | out |    1|     axis     |  out_last_V  |    pointer   |
|out_TREADY  |  in |    1|     axis     |  out_last_V  |    pointer   |
|out_TLAST   | out |    1|     axis     |  out_last_V  |    pointer   |
+------------+-----+-----+--------------+--------------+--------------+

