{"rule":"UPPERCASE_SENTENCE_START","sentence":"^\\Qtableh1 G E tableh2L 0 0 1 X 1 0 1 X 0 L determining truth table\\E$"}
{"rule":"MORFOLOGIK_RULE_EN_GB","sentence":"^\\QSchematic Testbench Simulation Comparator schematic The simulation indicates the correct outputs for the given binary inputs.\\E$"}
{"rule":"MORFOLOGIK_RULE_EN_GB","sentence":"^\\QSecondly, the rise and fall of the test bench simulation signals fall within the threshold voltage of the MOSFETs used.\\E$"}
{"rule":"CD_NN","sentence":"^\\QThe standard cell height allows for efficient routing, with vertical connections within a cell on the metal 3 layer, and horizontal connections between cells on metal 4 layer.\\E$"}
{"rule":"CD_NN","sentence":"^\\QFinally, pins and power are exposed on metal 5 layer.\\E$"}
{"rule":"COMMA_PARENTHESIS_WHITESPACE","sentence":"^\\QThe placement report calculates area efficiency to be 102.233 , requiring a chip area of 19.365 .\\E$"}
{"rule":"COMMA_PARENTHESIS_WHITESPACE","sentence":"^\\QObserving the transient output of E in \\E(?:Dummy|Ina|Jimmy-)[0-9]+\\Q indicates that, the comparator may require at least three times this value (300 ) to settle, suggesting an absolute maximum clock speed of 3.33 .\\E$"}
{"rule":"UPPERCASE_SENTENCE_START","sentence":"^\\Qtableh1 Gate Inputs Quantity NOT 1 9 2*NAND 2 10 3 3 2*NOR 2 1 3 1 Gate usage\\E$"}
{"rule":"MORFOLOGIK_RULE_EN_GB","sentence":"^\\QHowever, it is possible to reduce the number of transistors or the number of gate ICs.\\E$"}
{"rule":"UPPERCASE_SENTENCE_START","sentence":"^\\Qtableh1Path effort tableh1 Circuit gE gL NOR-3, \\E(?:Dummy|Ina|Jimmy-)[0-9]+\\Q \\E(?:Dummy|Ina|Jimmy-)[0-9]+\\Q \\E(?:Dummy|Ina|Jimmy-)[0-9]+\\Q NOR-2, \\E(?:Dummy|Ina|Jimmy-)[0-9]+\\Q \\E(?:Dummy|Ina|Jimmy-)[0-9]+\\Q \\E(?:Dummy|Ina|Jimmy-)[0-9]+\\Q NAND, \\E(?:Dummy|Ina|Jimmy-)[0-9]+\\Q \\E(?:Dummy|Ina|Jimmy-)[0-9]+\\Q \\E(?:Dummy|Ina|Jimmy-)[0-9]+\\Q Logical effort A brief study on the logical effort (\\E(?:Dummy|Ina|Jimmy-)[0-9]+\\Q) of each circuit indicates how, as the number of paths grow in the alternative circuits, the effort required escalates rapidly.\\E$"}
{"rule":"MORFOLOGIK_RULE_EN_GB","sentence":"^\\Qtableh1Path effort tableh1 Circuit gE gL NOR-3, \\E(?:Dummy|Ina|Jimmy-)[0-9]+\\Q \\E(?:Dummy|Ina|Jimmy-)[0-9]+\\Q \\E(?:Dummy|Ina|Jimmy-)[0-9]+\\Q NOR-2, \\E(?:Dummy|Ina|Jimmy-)[0-9]+\\Q \\E(?:Dummy|Ina|Jimmy-)[0-9]+\\Q \\E(?:Dummy|Ina|Jimmy-)[0-9]+\\Q NAND, \\E(?:Dummy|Ina|Jimmy-)[0-9]+\\Q \\E(?:Dummy|Ina|Jimmy-)[0-9]+\\Q \\E(?:Dummy|Ina|Jimmy-)[0-9]+\\Q Logical effort A brief study on the logical effort (\\E(?:Dummy|Ina|Jimmy-)[0-9]+\\Q) of each circuit indicates how, as the number of paths grow in the alternative circuits, the effort required escalates rapidly.\\E$"}
{"rule":"MORFOLOGIK_RULE_EN_GB","sentence":"^\\QThe design uses a reasonably low number of transistors, at 86, spread across five gate ICs.\\E$"}
{"rule":"MORFOLOGIK_RULE_EN_GB","sentence":"^\\QDue to the level of complexity of the design, and thereby the number of transistors used, the static power dissipation is in the region of yW and therefore negligible.\\E$"}
{"rule":"COMMA_PARENTHESIS_WHITESPACE","sentence":"^\\QSome general rules were observed during the design, particularly layout, of each gate: In order to manage the complexity of the comparator layout, the gate cells were standardised in height (1.315 ).\\E$"}
{"rule":"MORFOLOGIK_RULE_EN_GB","sentence":"^\\QA NAND-only solution also suffers from a greater number of gate ICs required for the same logic.\\E$"}
{"rule":"COMMA_PARENTHESIS_WHITESPACE","sentence":"^\\QWhile an output may rise or fall within 100 , the transient output takes longer to settle.\\E$"}
{"rule":"MORFOLOGIK_RULE_EN_GB","sentence":"^\\QDue to the level of complexity of the design, and thereby the number of transistors used, the static power dissipation is in the region of yW and therefore negligible by itself.\\E$"}
