{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1693138099704 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1693138099704 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 27 13:08:19 2023 " "Processing started: Sun Aug 27 13:08:19 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1693138099704 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693138099704 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DigitalClock -c DigitalClock " "Command: quartus_map --read_settings_files=on --write_settings_files=off DigitalClock -c DigitalClock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693138099705 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1693138100107 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1693138100107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifty_mhz_1hz_2hz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifty_mhz_1hz_2hz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifty_mhz_1hz_2hz-converter " "Found design unit 1: fifty_mhz_1hz_2hz-converter" {  } { { "fifty_mhz_1hz_2hz.vhd" "" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/fifty_mhz_1hz_2hz.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693138113163 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifty_mhz_1hz_2hz " "Found entity 1: fifty_mhz_1hz_2hz" {  } { { "fifty_mhz_1hz_2hz.vhd" "" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/fifty_mhz_1hz_2hz.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693138113163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693138113163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "time_incrementer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file time_incrementer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 time_incrementer-logic " "Found design unit 1: time_incrementer-logic" {  } { { "time_incrementer.vhd" "" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/time_incrementer.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693138113165 ""} { "Info" "ISGN_ENTITY_NAME" "1 time_incrementer " "Found entity 1: time_incrementer" {  } { { "time_incrementer.vhd" "" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/time_incrementer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693138113165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693138113165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitalclock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file digitalclock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DigitalClock-logic " "Found design unit 1: DigitalClock-logic" {  } { { "DigitalClock.vhd" "" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/DigitalClock.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693138113166 ""} { "Info" "ISGN_ENTITY_NAME" "1 DigitalClock " "Found entity 1: DigitalClock" {  } { { "DigitalClock.vhd" "" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/DigitalClock.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693138113166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693138113166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seven_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_seg-decode " "Found design unit 1: seven_seg-decode" {  } { { "seven_seg.vhd" "" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/seven_seg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693138113168 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_seg " "Found entity 1: seven_seg" {  } { { "seven_seg.vhd" "" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/seven_seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693138113168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693138113168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "second_indicator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file second_indicator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 second_indicator-controller " "Found design unit 1: second_indicator-controller" {  } { { "second_indicator.vhd" "" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/second_indicator.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693138113169 ""} { "Info" "ISGN_ENTITY_NAME" "1 second_indicator " "Found entity 1: second_indicator" {  } { { "second_indicator.vhd" "" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/second_indicator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693138113169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693138113169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hour_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hour_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hour_controller-controller " "Found design unit 1: hour_controller-controller" {  } { { "hour_controller.vhd" "" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/hour_controller.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693138113170 ""} { "Info" "ISGN_ENTITY_NAME" "1 hour_controller " "Found entity 1: hour_controller" {  } { { "hour_controller.vhd" "" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/hour_controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693138113170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693138113170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minute_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file minute_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 minute_controller-controller " "Found design unit 1: minute_controller-controller" {  } { { "minute_controller.vhd" "" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/minute_controller.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693138113172 ""} { "Info" "ISGN_ENTITY_NAME" "1 minute_controller " "Found entity 1: minute_controller" {  } { { "minute_controller.vhd" "" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/minute_controller.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693138113172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693138113172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_select.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_select.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_select-selector " "Found design unit 1: mux_select-selector" {  } { { "mux_select.vhd" "" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/mux_select.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693138113174 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_select " "Found entity 1: mux_select" {  } { { "mux_select.vhd" "" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/mux_select.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693138113174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693138113174 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"in\";  expecting an identifier (\"in\" is a reserved keyword), or a string literal test_bench.vhd(19) " "VHDL syntax error at test_bench.vhd(19) near text \"in\";  expecting an identifier (\"in\" is a reserved keyword), or a string literal" {  } { { "test_bench.vhd" "" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/test_bench.vhd" 19 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693138113175 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"out\";  expecting an identifier (\"out\" is a reserved keyword), or a string literal test_bench.vhd(20) " "VHDL syntax error at test_bench.vhd(20) near text \"out\";  expecting an identifier (\"out\" is a reserved keyword), or a string literal" {  } { { "test_bench.vhd" "" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/test_bench.vhd" 20 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693138113175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_bench.vhd 0 0 " "Found 0 design units, including 0 entities, in source file test_bench.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693138113176 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4779 " "Peak virtual memory: 4779 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1693138113288 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Aug 27 13:08:33 2023 " "Processing ended: Sun Aug 27 13:08:33 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1693138113288 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1693138113288 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1693138113288 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1693138113288 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1693138113888 ""}
