#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015

# Start of session at: Sun Jan 10 17:47:36 2016
# Process ID: 6368
# Current directory: F:/SeniorProj/FFT_DMA_24102015
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8848 F:\SeniorProj\FFT_DMA_24102015\FFT_DMA_24102015.xpr
# Log file: F:/SeniorProj/FFT_DMA_24102015/vivado.log
# Journal file: F:/SeniorProj/FFT_DMA_24102015\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/SeniorProj/FFT_DMA_24102015/FFT_DMA_24102015.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx2016/Vivado/2015.4/data/ip'.
open_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:15 . Memory (MB): peak = 834.961 ; gain = 271.906
open_bd_design {F:/SeniorProj/FFT_DMA_24102015/FFT_DMA_24102015.srcs/sources_1/bd/FFTDMADesign/FFTDMADesign.bd}
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_50M
Adding component instance block -- xilinx.com:ip:xfft:9.0 - xfft_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Successfully read diagram <FFTDMADesign> from BD file <F:/SeniorProj/FFT_DMA_24102015/FFT_DMA_24102015.srcs/sources_1/bd/FFTDMADesign/FFTDMADesign.bd>
open_bd_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 976.105 ; gain = 141.145
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jan 10 17:48:50 2016...

