// Seed: 2711102892
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  module_2 modCall_1 ();
  assign id_2 = ~"";
  assign module_1.id_2 = 0;
endmodule
module module_1;
  assign id_1 = id_1;
  assign id_2 = id_1 & id_2;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_2
  );
endmodule
module module_2;
endmodule
module module_3 (
    id_1
);
  input wire id_1;
  logic [7:0] id_2;
  assign id_3 = id_2;
  module_2 modCall_1 ();
  tri1 id_4;
  initial id_2 = ~{id_1, id_4, (id_4 & id_2[-1])};
  wire id_5;
endmodule
