# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do eatercpu_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/eatercpu.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:31:47 on Nov 27,2023
# vcom -reportprogress 300 -93 -work work C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/eatercpu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity eatercpu
# -- Compiling architecture behaviour of eatercpu
# End time: 19:31:47 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.eatercpu
# vsim work.eatercpu 
# Start time: 19:31:51 on Nov 27,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.eatercpu(behaviour)
add wave -position end  sim:/eatercpu/input
add wave -position end  sim:/eatercpu/output
# WARNING: No extended dataflow license exists
# Load canceled
restart
add wave -position insertpoint  \
sim:/eatercpu/input
# End time: 10:57:37 on Nov 29,2023, Elapsed time: 39:25:46
# Errors: 1, Warnings: 1
