Info: Generated by version: 22.2 build 94
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\clt\Desktop\U_12G_SDI\U_3GSDIx4_OUT_PCB1.0_v0.07_250815\U_3GSDIx4_OUT_PCB1.0_v0.07_250107\src\sdi_out\sdi_driver\tx\ip\sdi_tx_sys\sdi_tx_sys_tx_sdi_clkout.ip --block-symbol-file --output-directory=C:\Users\clt\Desktop\U_12G_SDI\U_3GSDIx4_OUT_PCB1.0_v0.07_250815\U_3GSDIx4_OUT_PCB1.0_v0.07_250107\src\sdi_out\sdi_driver\tx\ip\sdi_tx_sys\sdi_tx_sys_tx_sdi_clkout --family="Arria 10" --part=10AX048H3F34E2SG
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\clt\Desktop\U_12G_SDI\U_3GSDIx4_OUT_PCB1.0_v0.07_250815\U_3GSDIx4_OUT_PCB1.0_v0.07_250107\src\sdi_out\sdi_driver\tx\ip\sdi_tx_sys\sdi_tx_sys_tx_sdi_clkout.ip --synthesis=VHDL --output-directory=C:\Users\clt\Desktop\U_12G_SDI\U_3GSDIx4_OUT_PCB1.0_v0.07_250815\U_3GSDIx4_OUT_PCB1.0_v0.07_250107\src\sdi_out\sdi_driver\tx\ip\sdi_tx_sys\sdi_tx_sys_tx_sdi_clkout --family="Arria 10" --part=10AX048H3F34E2SG
Info: sdi_tx_sys_tx_sdi_clkout: "Transforming system: sdi_tx_sys_tx_sdi_clkout"
Info: sdi_tx_sys_tx_sdi_clkout: "Naming system components in system: sdi_tx_sys_tx_sdi_clkout"
Info: sdi_tx_sys_tx_sdi_clkout: "Processing generation queue"
Info: sdi_tx_sys_tx_sdi_clkout: "Generating: sdi_tx_sys_tx_sdi_clkout"
Info: sdi_tx_sys_tx_sdi_clkout: Done "sdi_tx_sys_tx_sdi_clkout" with 1 modules, 1 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
