INFO:sim:172 - Generating IP...
Resolving generics for 'ram_16384x16'...
Applying external generics to 'ram_16384x16'...
Delivering associated files for 'ram_16384x16'...
Delivering EJava files for 'ram_16384x16'...
Generating implementation netlist for 'ram_16384x16'...
INFO:sim - Pre-processing HDL files for 'ram_16384x16'...
Running synthesis for 'ram_16384x16'
Running ngcbuild...
Writing VEO instantiation template for 'ram_16384x16'...
Writing Verilog behavioral simulation model for 'ram_16384x16'...
WARNING:sim - Overwriting existing file
   D:/download1/fpga/ISE/ISE_pro/eth_udp_pc_copy_04/prj/eth_udp_loop/ipcore_dir/
   tmp/_cg/ram_16384x16/doc/blk_mem_gen_v7_3_vinfo.html with file from view
   xilinx_documentation
Delivered 1 file into directory
D:/download1/fpga/ISE/ISE_pro/eth_udp_pc_copy_04/prj/eth_udp_loop/ipcore_dir/tmp
/_cg/ram_16384x16
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'ram_16384x16'...
Generating metadata file...
Generating ISE project file for 'ram_16384x16'...
Generating ISE project...
XCO file found: ram_16384x16.xco
XMDF file found: ram_16384x16_xmdf.tcl
Adding
D:/download1/fpga/ISE/ISE_pro/eth_udp_pc_copy_04/prj/eth_udp_loop/ipcore_dir/tmp
/_cg/ram_16384x16.asy -view all -origin_type imported
Adding
D:/download1/fpga/ISE/ISE_pro/eth_udp_pc_copy_04/prj/eth_udp_loop/ipcore_dir/tmp
/_cg/ram_16384x16.ngc -view all -origin_type created
Checking file
"D:/download1/fpga/ISE/ISE_pro/eth_udp_pc_copy_04/prj/eth_udp_loop/ipcore_dir/tm
p/_cg/ram_16384x16.ngc" for project device match ...
File
"D:/download1/fpga/ISE/ISE_pro/eth_udp_pc_copy_04/prj/eth_udp_loop/ipcore_dir/tm
p/_cg/ram_16384x16.ngc" device information matches project device.
Adding
D:/download1/fpga/ISE/ISE_pro/eth_udp_pc_copy_04/prj/eth_udp_loop/ipcore_dir/tmp
/_cg/ram_16384x16.sym -view all -origin_type imported
Adding
D:/download1/fpga/ISE/ISE_pro/eth_udp_pc_copy_04/prj/eth_udp_loop/ipcore_dir/tmp
/_cg/ram_16384x16.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "D:/download1/fpga/ISE/ISE_pro/eth_udp_pc_copy_04/prj/eth_udp_loop/ipcore_dir
   /tmp/_cg/ram_16384x16.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
D:/download1/fpga/ISE/ISE_pro/eth_udp_pc_copy_04/prj/eth_udp_loop/ipcore_dir/tmp
/_cg/ram_16384x16.veo -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/ram_16384x16"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'ram_16384x16'.
