<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › alpha › kernel › sys_ruffian.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>sys_ruffian.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *	linux/arch/alpha/kernel/sys_ruffian.c</span>
<span class="cm"> *</span>
<span class="cm"> *	Copyright (C) 1995 David A Rusling</span>
<span class="cm"> *	Copyright (C) 1996 Jay A Estabrook</span>
<span class="cm"> *	Copyright (C) 1998, 1999, 2000 Richard Henderson</span>
<span class="cm"> *</span>
<span class="cm"> * Code supporting the RUFFIAN.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/types.h&gt;</span>
<span class="cp">#include &lt;linux/mm.h&gt;</span>
<span class="cp">#include &lt;linux/sched.h&gt;</span>
<span class="cp">#include &lt;linux/pci.h&gt;</span>
<span class="cp">#include &lt;linux/ioport.h&gt;</span>
<span class="cp">#include &lt;linux/timex.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>

<span class="cp">#include &lt;asm/ptrace.h&gt;</span>
<span class="cp">#include &lt;asm/dma.h&gt;</span>
<span class="cp">#include &lt;asm/irq.h&gt;</span>
<span class="cp">#include &lt;asm/mmu_context.h&gt;</span>
<span class="cp">#include &lt;asm/io.h&gt;</span>
<span class="cp">#include &lt;asm/pgtable.h&gt;</span>
<span class="cp">#include &lt;asm/core_cia.h&gt;</span>
<span class="cp">#include &lt;asm/tlbflush.h&gt;</span>

<span class="cp">#include &quot;proto.h&quot;</span>
<span class="cp">#include &quot;irq_impl.h&quot;</span>
<span class="cp">#include &quot;pci_impl.h&quot;</span>
<span class="cp">#include &quot;machvec_impl.h&quot;</span>


<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span>
<span class="nf">ruffian_init_irq</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* Invert 6&amp;7 for i82371 */</span>
	<span class="o">*</span><span class="p">(</span><span class="n">vulp</span><span class="p">)</span><span class="n">PYXIS_INT_HILO</span>  <span class="o">=</span> <span class="mh">0x000000c0UL</span><span class="p">;</span> <span class="n">mb</span><span class="p">();</span>
	<span class="o">*</span><span class="p">(</span><span class="n">vulp</span><span class="p">)</span><span class="n">PYXIS_INT_CNFG</span>  <span class="o">=</span> <span class="mh">0x00002064UL</span><span class="p">;</span> <span class="n">mb</span><span class="p">();</span>	 <span class="cm">/* all clear */</span>

	<span class="n">outb</span><span class="p">(</span><span class="mh">0x11</span><span class="p">,</span><span class="mh">0xA0</span><span class="p">);</span>
	<span class="n">outb</span><span class="p">(</span><span class="mh">0x08</span><span class="p">,</span><span class="mh">0xA1</span><span class="p">);</span>
	<span class="n">outb</span><span class="p">(</span><span class="mh">0x02</span><span class="p">,</span><span class="mh">0xA1</span><span class="p">);</span>
	<span class="n">outb</span><span class="p">(</span><span class="mh">0x01</span><span class="p">,</span><span class="mh">0xA1</span><span class="p">);</span>
	<span class="n">outb</span><span class="p">(</span><span class="mh">0xFF</span><span class="p">,</span><span class="mh">0xA1</span><span class="p">);</span>
	
	<span class="n">outb</span><span class="p">(</span><span class="mh">0x11</span><span class="p">,</span><span class="mh">0x20</span><span class="p">);</span>
	<span class="n">outb</span><span class="p">(</span><span class="mh">0x00</span><span class="p">,</span><span class="mh">0x21</span><span class="p">);</span>
	<span class="n">outb</span><span class="p">(</span><span class="mh">0x04</span><span class="p">,</span><span class="mh">0x21</span><span class="p">);</span>
	<span class="n">outb</span><span class="p">(</span><span class="mh">0x01</span><span class="p">,</span><span class="mh">0x21</span><span class="p">);</span>
	<span class="n">outb</span><span class="p">(</span><span class="mh">0xFF</span><span class="p">,</span><span class="mh">0x21</span><span class="p">);</span>
	
	<span class="cm">/* Finish writing the 82C59A PIC Operation Control Words */</span>
	<span class="n">outb</span><span class="p">(</span><span class="mh">0x20</span><span class="p">,</span><span class="mh">0xA0</span><span class="p">);</span>
	<span class="n">outb</span><span class="p">(</span><span class="mh">0x20</span><span class="p">,</span><span class="mh">0x20</span><span class="p">);</span>
	
	<span class="n">init_i8259a_irqs</span><span class="p">();</span>

	<span class="cm">/* Not interested in the bogus interrupts (0,3,6),</span>
<span class="cm">	   NMI (1), HALT (2), flash (5), or 21142 (8).  */</span>
	<span class="n">init_pyxis_irqs</span><span class="p">(</span><span class="mh">0x16f0000</span><span class="p">);</span>

	<span class="n">common_init_isa_dma</span><span class="p">();</span>
<span class="p">}</span>

<span class="cp">#define RUFFIAN_LATCH	DIV_ROUND_CLOSEST(PIT_TICK_RATE, HZ)</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span>
<span class="nf">ruffian_init_rtc</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* Ruffian does not have the RTC connected to the CPU timer</span>
<span class="cm">	   interrupt.  Instead, it uses the PIT connected to IRQ 0.  */</span>

	<span class="cm">/* Setup interval timer.  */</span>
	<span class="n">outb</span><span class="p">(</span><span class="mh">0x34</span><span class="p">,</span> <span class="mh">0x43</span><span class="p">);</span>		<span class="cm">/* binary, mode 2, LSB/MSB, ch 0 */</span>
	<span class="n">outb</span><span class="p">(</span><span class="n">RUFFIAN_LATCH</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">,</span> <span class="mh">0x40</span><span class="p">);</span>	<span class="cm">/* LSB */</span>
	<span class="n">outb</span><span class="p">(</span><span class="n">RUFFIAN_LATCH</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">,</span> <span class="mh">0x40</span><span class="p">);</span>		<span class="cm">/* MSB */</span>

	<span class="n">outb</span><span class="p">(</span><span class="mh">0xb6</span><span class="p">,</span> <span class="mh">0x43</span><span class="p">);</span>		<span class="cm">/* pit counter 2: speaker */</span>
	<span class="n">outb</span><span class="p">(</span><span class="mh">0x31</span><span class="p">,</span> <span class="mh">0x42</span><span class="p">);</span>
	<span class="n">outb</span><span class="p">(</span><span class="mh">0x13</span><span class="p">,</span> <span class="mh">0x42</span><span class="p">);</span>

	<span class="n">setup_irq</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">timer_irqaction</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">ruffian_kill_arch</span> <span class="p">(</span><span class="kt">int</span> <span class="n">mode</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">cia_kill_arch</span><span class="p">(</span><span class="n">mode</span><span class="p">);</span>
<span class="cp">#if 0</span><span class="c"></span>
<span class="c">	/* This only causes re-entry to ARCSBIOS */</span>
<span class="c">	/* Perhaps this works for other PYXIS as well?  */</span>
<span class="c">	*(vuip) PYXIS_RESET = 0x0000dead;</span>
<span class="c">	mb();</span>
<span class="cp">#endif</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> *  Interrupt routing:</span>
<span class="cm"> *</span>
<span class="cm"> *		Primary bus</span>
<span class="cm"> *	  IdSel		INTA	INTB	INTC	INTD</span>
<span class="cm"> * 21052   13		  -	  -	  -	  -</span>
<span class="cm"> * SIO	   14		 23	  -	  -	  -</span>
<span class="cm"> * 21143   15		 44	  -	  -	  -</span>
<span class="cm"> * Slot 0  17		 43	 42	 41	 40</span>
<span class="cm"> *</span>
<span class="cm"> *		Secondary bus</span>
<span class="cm"> *	  IdSel		INTA	INTB	INTC	INTD</span>
<span class="cm"> * Slot 0   8 (18)	 19	 18	 17	 16</span>
<span class="cm"> * Slot 1   9 (19)	 31	 30	 29	 28</span>
<span class="cm"> * Slot 2  10 (20)	 27	 26	 25	 24</span>
<span class="cm"> * Slot 3  11 (21)	 39	 38	 37	 36</span>
<span class="cm"> * Slot 4  12 (22)	 35	 34	 33	 32</span>
<span class="cm"> * 53c875  13 (23)	 20	  -	  -	  -</span>
<span class="cm"> *</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span>
<span class="nf">ruffian_map_irq</span><span class="p">(</span><span class="k">const</span> <span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u8</span> <span class="n">slot</span><span class="p">,</span> <span class="n">u8</span> <span class="n">pin</span><span class="p">)</span>
<span class="p">{</span>
        <span class="k">static</span> <span class="kt">char</span> <span class="n">irq_tab</span><span class="p">[</span><span class="mi">11</span><span class="p">][</span><span class="mi">5</span><span class="p">]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	      <span class="cm">/*INT  INTA INTB INTC INTD */</span>
		<span class="p">{</span><span class="o">-</span><span class="mi">1</span><span class="p">,</span>  <span class="o">-</span><span class="mi">1</span><span class="p">,</span>  <span class="o">-</span><span class="mi">1</span><span class="p">,</span>  <span class="o">-</span><span class="mi">1</span><span class="p">,</span>  <span class="o">-</span><span class="mi">1</span><span class="p">},</span>  <span class="cm">/* IdSel 13,  21052	     */</span>
		<span class="p">{</span><span class="o">-</span><span class="mi">1</span><span class="p">,</span>  <span class="o">-</span><span class="mi">1</span><span class="p">,</span>  <span class="o">-</span><span class="mi">1</span><span class="p">,</span>  <span class="o">-</span><span class="mi">1</span><span class="p">,</span>  <span class="o">-</span><span class="mi">1</span><span class="p">},</span>  <span class="cm">/* IdSel 14,  SIO	     */</span>
		<span class="p">{</span><span class="mi">44</span><span class="p">,</span>  <span class="mi">44</span><span class="p">,</span>  <span class="mi">44</span><span class="p">,</span>  <span class="mi">44</span><span class="p">,</span>  <span class="mi">44</span><span class="p">},</span>  <span class="cm">/* IdSel 15,  21143	     */</span>
		<span class="p">{</span><span class="o">-</span><span class="mi">1</span><span class="p">,</span>  <span class="o">-</span><span class="mi">1</span><span class="p">,</span>  <span class="o">-</span><span class="mi">1</span><span class="p">,</span>  <span class="o">-</span><span class="mi">1</span><span class="p">,</span>  <span class="o">-</span><span class="mi">1</span><span class="p">},</span>  <span class="cm">/* IdSel 16,  none	     */</span>
		<span class="p">{</span><span class="mi">43</span><span class="p">,</span>  <span class="mi">43</span><span class="p">,</span>  <span class="mi">42</span><span class="p">,</span>  <span class="mi">41</span><span class="p">,</span>  <span class="mi">40</span><span class="p">},</span>  <span class="cm">/* IdSel 17,  64-bit slot */</span>
		<span class="cm">/* the next 6 are actually on PCI bus 1, across the bridge */</span>
		<span class="p">{</span><span class="mi">19</span><span class="p">,</span>  <span class="mi">19</span><span class="p">,</span>  <span class="mi">18</span><span class="p">,</span>  <span class="mi">17</span><span class="p">,</span>  <span class="mi">16</span><span class="p">},</span>  <span class="cm">/* IdSel  8,  slot 0	     */</span>
		<span class="p">{</span><span class="mi">31</span><span class="p">,</span>  <span class="mi">31</span><span class="p">,</span>  <span class="mi">30</span><span class="p">,</span>  <span class="mi">29</span><span class="p">,</span>  <span class="mi">28</span><span class="p">},</span>  <span class="cm">/* IdSel  9,  slot 1	     */</span>
		<span class="p">{</span><span class="mi">27</span><span class="p">,</span>  <span class="mi">27</span><span class="p">,</span>  <span class="mi">26</span><span class="p">,</span>  <span class="mi">25</span><span class="p">,</span>  <span class="mi">24</span><span class="p">},</span>  <span class="cm">/* IdSel 10,  slot 2	     */</span>
		<span class="p">{</span><span class="mi">39</span><span class="p">,</span>  <span class="mi">39</span><span class="p">,</span>  <span class="mi">38</span><span class="p">,</span>  <span class="mi">37</span><span class="p">,</span>  <span class="mi">36</span><span class="p">},</span>  <span class="cm">/* IdSel 11,  slot 3	     */</span>
		<span class="p">{</span><span class="mi">35</span><span class="p">,</span>  <span class="mi">35</span><span class="p">,</span>  <span class="mi">34</span><span class="p">,</span>  <span class="mi">33</span><span class="p">,</span>  <span class="mi">32</span><span class="p">},</span>  <span class="cm">/* IdSel 12,  slot 4	     */</span>
		<span class="p">{</span><span class="mi">20</span><span class="p">,</span>  <span class="mi">20</span><span class="p">,</span>  <span class="mi">20</span><span class="p">,</span>  <span class="mi">20</span><span class="p">,</span>  <span class="mi">20</span><span class="p">},</span>  <span class="cm">/* IdSel 13,  53c875	     */</span>
        <span class="p">};</span>
	<span class="k">const</span> <span class="kt">long</span> <span class="n">min_idsel</span> <span class="o">=</span> <span class="mi">13</span><span class="p">,</span> <span class="n">max_idsel</span> <span class="o">=</span> <span class="mi">23</span><span class="p">,</span> <span class="n">irqs_per_slot</span> <span class="o">=</span> <span class="mi">5</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">COMMON_TABLE_LOOKUP</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u8</span> <span class="n">__init</span>
<span class="nf">ruffian_swizzle</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u8</span> <span class="o">*</span><span class="n">pinp</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">slot</span><span class="p">,</span> <span class="n">pin</span> <span class="o">=</span> <span class="o">*</span><span class="n">pinp</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">number</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">slot</span> <span class="o">=</span> <span class="n">PCI_SLOT</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">devfn</span><span class="p">);</span>
	<span class="p">}</span>		
	<span class="cm">/* Check for the built-in bridge.  */</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">PCI_SLOT</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">self</span><span class="o">-&gt;</span><span class="n">devfn</span><span class="p">)</span> <span class="o">==</span> <span class="mi">13</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">slot</span> <span class="o">=</span> <span class="n">PCI_SLOT</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">devfn</span><span class="p">)</span> <span class="o">+</span> <span class="mi">10</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">else</span> 
	<span class="p">{</span>
		<span class="cm">/* Must be a card-based bridge.  */</span>
		<span class="k">do</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">PCI_SLOT</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">self</span><span class="o">-&gt;</span><span class="n">devfn</span><span class="p">)</span> <span class="o">==</span> <span class="mi">13</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">slot</span> <span class="o">=</span> <span class="n">PCI_SLOT</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">devfn</span><span class="p">)</span> <span class="o">+</span> <span class="mi">10</span><span class="p">;</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="n">pin</span> <span class="o">=</span> <span class="n">pci_swizzle_interrupt_pin</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pin</span><span class="p">);</span>

			<span class="cm">/* Move up the chain of bridges.  */</span>
			<span class="n">dev</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">self</span><span class="p">;</span>
			<span class="cm">/* Slot of the next bridge.  */</span>
			<span class="n">slot</span> <span class="o">=</span> <span class="n">PCI_SLOT</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">devfn</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">self</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="o">*</span><span class="n">pinp</span> <span class="o">=</span> <span class="n">pin</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">slot</span><span class="p">;</span>
<span class="p">}</span>

<span class="cp">#ifdef BUILDING_FOR_MILO</span>
<span class="cm">/*</span>
<span class="cm"> * The DeskStation Ruffian motherboard firmware does not place</span>
<span class="cm"> * the memory size in the PALimpure area.  Therefore, we use</span>
<span class="cm"> * the Bank Configuration Registers in PYXIS to obtain the size.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">__init</span>
<span class="nf">ruffian_get_bank_size</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">offset</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">bank_addr</span><span class="p">,</span> <span class="n">bank</span><span class="p">,</span> <span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* Valid offsets are: 0x800, 0x840 and 0x880</span>
<span class="cm">	   since Ruffian only uses three banks.  */</span>
	<span class="n">bank_addr</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">PYXIS_MCR</span> <span class="o">+</span> <span class="n">offset</span><span class="p">;</span>
	<span class="n">bank</span> <span class="o">=</span> <span class="o">*</span><span class="p">(</span><span class="n">vulp</span><span class="p">)</span><span class="n">bank_addr</span><span class="p">;</span>

	<span class="cm">/* Check BANK_ENABLE */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">bank</span> <span class="o">&amp;</span> <span class="mh">0x01</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">size</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
			<span class="mh">0x40000000UL</span><span class="p">,</span> <span class="cm">/* 0x00,   1G */</span>
			<span class="mh">0x20000000UL</span><span class="p">,</span> <span class="cm">/* 0x02, 512M */</span>
			<span class="mh">0x10000000UL</span><span class="p">,</span> <span class="cm">/* 0x04, 256M */</span>
			<span class="mh">0x08000000UL</span><span class="p">,</span> <span class="cm">/* 0x06, 128M */</span>
			<span class="mh">0x04000000UL</span><span class="p">,</span> <span class="cm">/* 0x08,  64M */</span>
			<span class="mh">0x02000000UL</span><span class="p">,</span> <span class="cm">/* 0x0a,  32M */</span>
			<span class="mh">0x01000000UL</span><span class="p">,</span> <span class="cm">/* 0x0c,  16M */</span>
			<span class="mh">0x00800000UL</span><span class="p">,</span> <span class="cm">/* 0x0e,   8M */</span>
			<span class="mh">0x80000000UL</span><span class="p">,</span> <span class="cm">/* 0x10,   2G */</span>
		<span class="p">};</span>

		<span class="n">bank</span> <span class="o">=</span> <span class="p">(</span><span class="n">bank</span> <span class="o">&amp;</span> <span class="mh">0x1e</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">1</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">bank</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">size</span><span class="p">))</span>
			<span class="n">ret</span> <span class="o">=</span> <span class="n">size</span><span class="p">[</span><span class="n">bank</span><span class="p">];</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>
<span class="cp">#endif </span><span class="cm">/* BUILDING_FOR_MILO */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * The System Vector</span>
<span class="cm"> */</span>

<span class="k">struct</span> <span class="n">alpha_machine_vector</span> <span class="n">ruffian_mv</span> <span class="n">__initmv</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">vector_name</span>		<span class="o">=</span> <span class="s">&quot;Ruffian&quot;</span><span class="p">,</span>
	<span class="n">DO_EV5_MMU</span><span class="p">,</span>
	<span class="n">DO_DEFAULT_RTC</span><span class="p">,</span>
	<span class="n">DO_PYXIS_IO</span><span class="p">,</span>
	<span class="p">.</span><span class="n">machine_check</span>		<span class="o">=</span> <span class="n">cia_machine_check</span><span class="p">,</span>
	<span class="p">.</span><span class="n">max_isa_dma_address</span>	<span class="o">=</span> <span class="n">ALPHA_RUFFIAN_MAX_ISA_DMA_ADDRESS</span><span class="p">,</span>
	<span class="p">.</span><span class="n">min_io_address</span>		<span class="o">=</span> <span class="n">DEFAULT_IO_BASE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">min_mem_address</span>	<span class="o">=</span> <span class="n">DEFAULT_MEM_BASE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pci_dac_offset</span>		<span class="o">=</span> <span class="n">PYXIS_DAC_OFFSET</span><span class="p">,</span>

	<span class="p">.</span><span class="n">nr_irqs</span>		<span class="o">=</span> <span class="mi">48</span><span class="p">,</span>
	<span class="p">.</span><span class="n">device_interrupt</span>	<span class="o">=</span> <span class="n">pyxis_device_interrupt</span><span class="p">,</span>

	<span class="p">.</span><span class="n">init_arch</span>		<span class="o">=</span> <span class="n">pyxis_init_arch</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init_irq</span>		<span class="o">=</span> <span class="n">ruffian_init_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init_rtc</span>		<span class="o">=</span> <span class="n">ruffian_init_rtc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init_pci</span>		<span class="o">=</span> <span class="n">cia_init_pci</span><span class="p">,</span>
	<span class="p">.</span><span class="n">kill_arch</span>		<span class="o">=</span> <span class="n">ruffian_kill_arch</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pci_map_irq</span>		<span class="o">=</span> <span class="n">ruffian_map_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pci_swizzle</span>		<span class="o">=</span> <span class="n">ruffian_swizzle</span><span class="p">,</span>
<span class="p">};</span>
<span class="n">ALIAS_MV</span><span class="p">(</span><span class="n">ruffian</span><span class="p">)</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
