// Seed: 927351170
module module_0 ();
endmodule
module module_1 #(
    parameter id_1 = 32'd99,
    parameter id_2 = 32'd51
) (
    _id_1,
    _id_2,
    id_3,
    id_4,
    id_5
);
  inout wand id_5;
  output wire id_4;
  output wire id_3;
  input wire _id_2;
  inout wire _id_1;
  logic id_6;
  ;
  assign id_5 = 1;
  module_0 modCall_1 ();
  logic [7:0][-1 : id_1] id_7;
  assign id_7[id_2] = 1 ? -1 : id_1 ? -1 : 1'b0 - id_7 ? 1 : id_7[id_1] ? 1'h0 : 1 ? -1 : id_1;
  wire id_8;
  wire id_9;
endmodule
