# LowPowerHRDDesign
This project includes three phases: <br/>
1. Implement embedded design through C in both adaptive and non-adaptive PPG design 
2. Implement VLSI transistor design through Cadence ASAP7 for adaptive locked loop design
3. Optimization 
