
---------- Begin Simulation Statistics ----------
final_tick                                 6083231500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 132860                       # Simulator instruction rate (inst/s)
host_mem_usage                                8608172                       # Number of bytes of host memory used
host_op_rate                                   232742                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    82.79                       # Real time elapsed on the host
host_tick_rate                               60324293                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11000002                       # Number of instructions simulated
sim_ops                                      19269684                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.004995                       # Number of seconds simulated
sim_ticks                                  4994506500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          324                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1207                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads          13340423                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         11348194                       # number of cc regfile writes
system.switch_cpus.committedInsts            10000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              17415167                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.998901                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.998901                       # CPI: Total CPI of All Threads
system.switch_cpus.fp_regfile_reads             42497                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes            49481                       # number of floating regfile writes
system.switch_cpus.idleCycles                   63786                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       488026                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          2199239                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             2.422806                       # Inst execution rate
system.switch_cpus.iew.exec_refs              4696036                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1420126                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         1181795                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       3671869                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        68711                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1881330                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     28817718                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3275910                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      1077264                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      24201445                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents              0                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents          1498                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         431873                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles          1497                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents         2408                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       231063                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       256963                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          26297236                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              23695070                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.649282                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          17074315                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               2.372113                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               23884823                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         36740437                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        20452781                       # number of integer regfile writes
system.switch_cpus.ipc                       1.001100                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.001100                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        51324      0.20%      0.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      19907308     78.75%     78.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       305712      1.21%     80.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv          2429      0.01%     80.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd          614      0.00%     80.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     80.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     80.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     80.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     80.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     80.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     80.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     80.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     80.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     80.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu          152      0.00%     80.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     80.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     80.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc         2798      0.01%     80.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     80.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     80.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     80.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     80.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     80.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     80.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     80.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     80.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     80.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     80.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     80.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     80.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     80.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     80.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     80.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     80.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     80.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     80.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     80.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     80.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     80.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     80.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     80.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     80.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3465917     13.71%     93.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1454974      5.76%     99.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead        51079      0.20%     99.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite        36407      0.14%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       25278714                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses           99898                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads       191889                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses        83837                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes       114610                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              503439                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.019916                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          433555     86.12%     86.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     86.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     86.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     86.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     86.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     86.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     86.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     86.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     86.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     86.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     86.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     86.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     86.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     86.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     86.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     86.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     86.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     86.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     86.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     86.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     86.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     86.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     86.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     86.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     86.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     86.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     86.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     86.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     86.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     86.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     86.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     86.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     86.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     86.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     86.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     86.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     86.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     86.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     86.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     86.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     86.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     86.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     86.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     86.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     86.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     86.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          40972      8.14%     94.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         20486      4.07%     98.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead         5568      1.11%     99.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite         2858      0.57%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       25630931                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     60949710                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     23611233                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     40107847                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           28817718                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          25278714                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     11402473                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       155510                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined     14617879                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      9925227                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.546915                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.591036                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      3841839     38.71%     38.71% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       855909      8.62%     47.33% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       744524      7.50%     54.83% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       823232      8.29%     63.13% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       881357      8.88%     72.01% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       879141      8.86%     80.86% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       952386      9.60%     90.46% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       746100      7.52%     97.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       200739      2.02%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      9925227                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   2.530652                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads       146113                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        77692                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      3671869                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1881330                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         9624969                       # number of misc regfile reads
system.switch_cpus.numCycles                  9989013                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                    1446                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         5135                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            5                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        10289                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              5                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                       0                       # Number of BP lookups
system.cpu.branchPred.condPredicted                 0                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect                 0                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct                   nan                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.switch_cpus.data      4192758                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4192758                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      4192758                       # number of overall hits
system.cpu.dcache.overall_hits::total         4192758                       # number of overall hits
system.cpu.dcache.demand_misses::.switch_cpus.data          131                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            131                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.switch_cpus.data          131                       # number of overall misses
system.cpu.dcache.overall_misses::total           131                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data      6618500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      6618500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data      6618500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      6618500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.switch_cpus.data      4192889                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4192889                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      4192889                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4192889                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.000031                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000031                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.000031                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000031                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 50522.900763                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 50522.900763                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 50522.900763                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 50522.900763                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          109                       # number of writebacks
system.cpu.dcache.writebacks::total               109                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data           12                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data           12                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data          119                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          119                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data          119                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          119                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data      6176500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      6176500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data      6176500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      6176500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.000028                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.000028                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 51903.361345                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 51903.361345                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 51903.361345                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 51903.361345                       # average overall mshr miss latency
system.cpu.dcache.replacements                    119                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      3131031                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3131031                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data           46                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            46                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data      1092000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      1092000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      3131077                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3131077                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.000015                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000015                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 23739.130435                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 23739.130435                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data           12                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data           34                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data       735000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total       735000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 21617.647059                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 21617.647059                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1061727                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1061727                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data           85                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           85                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data      5526500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      5526500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1061812                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1061812                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000080                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000080                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 65017.647059                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 65017.647059                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data           85                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           85                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data      5441500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      5441500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000080                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000080                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 64017.647059                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 64017.647059                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   6083231500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4406936                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1143                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           3855.587052                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   940.737495                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    83.262505                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.918689                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.081311                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         1022                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           8385897                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          8385897                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6083231500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6083231500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6083231500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6083231500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.switch_cpus.inst      2854485                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2854485                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst      2854485                       # number of overall hits
system.cpu.icache.overall_hits::total         2854485                       # number of overall hits
system.cpu.icache.demand_misses::.switch_cpus.inst         5971                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5971                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.switch_cpus.inst         5971                       # number of overall misses
system.cpu.icache.overall_misses::total          5971                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    136746000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    136746000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    136746000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    136746000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.switch_cpus.inst      2860456                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2860456                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      2860456                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2860456                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.002087                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002087                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.002087                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002087                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 22901.691509                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 22901.691509                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 22901.691509                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 22901.691509                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           48                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           48                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         5016                       # number of writebacks
system.cpu.icache.writebacks::total              5016                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          936                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          936                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          936                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          936                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         5035                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         5035                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         5035                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         5035                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    112249000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    112249000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    112249000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    112249000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.001760                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001760                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.001760                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001760                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 22293.743793                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 22293.743793                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 22293.743793                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 22293.743793                       # average overall mshr miss latency
system.cpu.icache.replacements                   5016                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      2854485                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2854485                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         5971                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5971                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    136746000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    136746000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      2860456                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2860456                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.002087                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002087                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 22901.691509                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 22901.691509                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          936                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          936                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         5035                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         5035                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    112249000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    112249000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.001760                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001760                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 22293.743793                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 22293.743793                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   6083231500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse          1021.415395                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3629091                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              6040                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            600.842881                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   320.062701                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   701.352694                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.312561                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.684915                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.997476                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          433                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          252                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          339                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5725947                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5725947                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6083231500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6083231500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6083231500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6083231500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF   4994506500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.inst         4229                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data           42                       # number of demand (read+write) hits
system.l2.demand_hits::total                     4271                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst         4229                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data           42                       # number of overall hits
system.l2.overall_hits::total                    4271                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst          806                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data           77                       # number of demand (read+write) misses
system.l2.demand_misses::total                    883                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst          806                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data           77                       # number of overall misses
system.l2.overall_misses::total                   883                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     60180000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data      5553000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         65733000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     60180000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data      5553000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        65733000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst         5035                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data          119                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 5154                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         5035                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data          119                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                5154                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.160079                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.647059                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.171323                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.160079                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.647059                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.171323                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 74665.012407                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 72116.883117                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 74442.808607                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 74665.012407                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 72116.883117                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 74442.808607                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                  70                       # number of writebacks
system.l2.writebacks::total                        70                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          806                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data           77                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               883                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          806                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data           77                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              883                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     52120000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data      4783000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     56903000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     52120000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data      4783000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     56903000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.160079                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.647059                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.171323                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.160079                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.647059                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.171323                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 64665.012407                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 62116.883117                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 64442.808607                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 64665.012407                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 62116.883117                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 64442.808607                       # average overall mshr miss latency
system.l2.replacements                            329                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          109                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              109                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          109                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          109                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         5015                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             5015                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         5015                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         5015                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus.data           13                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    13                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data           72                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  72                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data      5175500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       5175500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data           85                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                85                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.847059                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.847059                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 71881.944444                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 71881.944444                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data           72                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             72                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data      4455500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      4455500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.847059                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.847059                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 61881.944444                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 61881.944444                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst         4229                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               4229                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst          806                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              806                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     60180000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     60180000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         5035                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           5035                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.160079                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.160079                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 74665.012407                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 74665.012407                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          806                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          806                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     52120000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     52120000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.160079                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.160079                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 64665.012407                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 64665.012407                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data           29                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                29                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data            5                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total               5                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data       377500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total       377500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data           34                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total            34                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.147059                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.147059                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data        75500                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total        75500                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data            5                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total            5                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data       327500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total       327500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.147059                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.147059                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data        65500                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total        65500                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   6083231500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7321.515521                       # Cycle average of tags in use
system.l2.tags.total_refs                       24822                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      7769                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.195006                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      32.700262                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      2366.170967                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4237.736147                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst   624.330186                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data    60.577958                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003992                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.288839                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.517302                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.076212                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.007395                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.893740                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          7440                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         7408                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.908203                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     83195                       # Number of tag accesses
system.l2.tags.data_accesses                    83195                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6083231500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples        70.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       806.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples        77.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002153156500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            3                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            3                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                3113                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 45                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         883                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         70                       # Number of write requests accepted
system.mem_ctrls.readBursts                       883                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       70                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      18.58                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   883                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   70                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     766                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     111                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples            3                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     260.333333                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    183.519976                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    263.143180                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             1     33.33%     33.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            1     33.33%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            1     33.33%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             3                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            3                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                3    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             3                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                   56512                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 4480                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     11.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.90                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    4978506000                       # Total gap between requests
system.mem_ctrls.avgGap                    5224035.68                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst        51584                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data         4928                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks         3072                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 10328147.535697471350                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 986684.069787475513                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 615075.783763621119                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst          806                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data           77                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks           70                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst     18969000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data      1623750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks  18043451500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     23534.74                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     21087.66                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 257763592.86                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst        51584                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data         4928                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total         56512                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst        51584                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        51584                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks         4480                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total         4480                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst          806                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data           77                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total            883                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks           70                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total            70                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.switch_cpus.inst     10328148                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data       986684                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         11314832                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst     10328148                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     10328148                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks       896986                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total          896986                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks       896986                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst     10328148                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data       986684                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        12211817                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                  883                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                  48                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0            6                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1           22                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2            7                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3           82                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          106                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5           41                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6           65                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7           25                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8           39                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9           64                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10           33                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11           63                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          127                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          117                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14           75                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15           11                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            5                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            4                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            4                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            2                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            8                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            7                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14           18                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                 4036500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat               4415000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat           20592750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 4571.35                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           23321.35                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                 740                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                 38                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            83.81                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           79.17                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples          153                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   389.437908                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   231.133333                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   369.840539                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127           44     28.76%     28.76% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255           32     20.92%     49.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383           20     13.07%     62.75% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511            7      4.58%     67.32% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           10      6.54%     73.86% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767            5      3.27%     77.12% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895            2      1.31%     78.43% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023            3      1.96%     80.39% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151           30     19.61%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total          153                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                 56512                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten               3072                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               11.314832                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                0.615076                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.09                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.09                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               83.57                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   6083231500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy          492660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy          261855                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy        2527560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy         46980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 393984240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    170285220                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   1774464960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    2342063475                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   468.927906                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   4611581000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    166660000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    216265500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy          599760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy          318780                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy        3777060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy        203580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 393984240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    163583160                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   1779712800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    2342179380                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   468.951113                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   4626309750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    166660000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    201536750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   6083231500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                811                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           70                       # Transaction distribution
system.membus.trans_dist::CleanEvict              254                       # Transaction distribution
system.membus.trans_dist::ReadExReq                72                       # Transaction distribution
system.membus.trans_dist::ReadExResp               72                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           811                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port         2090                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total         2090                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                   2090                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port        60992                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total        60992                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                   60992                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               883                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     883    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 883                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   6083231500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy             1757000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            4670250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups         3626204                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted      2930966                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect       476980                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups      2732819                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits         2446838                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     89.535311                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed           21277                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect            4                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups        26296                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits        22916                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses         3380                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted          134                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts     11402504                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.branchMispredicts       430048                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples      8311559                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     2.095295                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     2.747968                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0      3769471     45.35%     45.35% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1      1394813     16.78%     62.13% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2       317545      3.82%     65.95% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3       856925     10.31%     76.26% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4       468004      5.63%     81.90% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::5       205015      2.47%     84.36% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::6       144745      1.74%     86.10% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::7       191400      2.30%     88.41% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::8       963641     11.59%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total      8311559                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted     10000001                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted       17415167                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs             3143599                       # Number of memory references committed
system.switch_cpus.commit.loads               2081995                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches            1739521                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating              73566                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer            17366994                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls         15487                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass        36443      0.21%      0.21% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu     14002554     80.40%     80.61% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult       226662      1.30%     81.92% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv         2429      0.01%     81.93% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd          614      0.00%     81.93% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     81.93% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     81.93% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     81.93% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     81.93% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     81.93% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     81.93% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     81.93% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     81.93% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     81.93% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu           68      0.00%     81.93% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     81.93% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt            0      0.00%     81.93% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc         2798      0.02%     81.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     81.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     81.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     81.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     81.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     81.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     81.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     81.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     81.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     81.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     81.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     81.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     81.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     81.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     81.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     81.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     81.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead      2048071     11.76%     93.71% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite      1025864      5.89%     99.60% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead        33924      0.19%     99.79% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite        35740      0.21%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total     17415167                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples       963641                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles          2844023                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles       1366847                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles           4855516                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles        426965                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles         431873                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved      2300766                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred         53458                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts       35003697                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts        107488                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.rdAccesses             3276066                       # TLB accesses on read requests
system.switch_cpus.dtb.wrAccesses             1420340                       # TLB accesses on write requests
system.switch_cpus.dtb.rdMisses                    22                       # TLB misses on read requests
system.switch_cpus.dtb.wrMisses                    12                       # TLB misses on write requests
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6083231500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles      3210916                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts               21844488                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches             3626204                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      2491031                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles               6235488                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles          957610                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.miscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.icacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.cacheLines           2860456                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes        115731                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples      9925227                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      3.776192                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     3.507020                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0          3925732     39.55%     39.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1           210542      2.12%     41.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2           208478      2.10%     43.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3           577951      5.82%     49.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4           615129      6.20%     55.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5           455413      4.59%     60.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6           305223      3.08%     63.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7           464784      4.68%     68.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8          3161975     31.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total      9925227                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.363019                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.186851                       # Number of inst fetches per cycle
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.wrAccesses             2860456                       # TLB accesses on write requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrMisses                    42                       # TLB misses on write requests
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6083231500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads              144968                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads         1589868                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses         4660                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation         2408                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores         819726                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads            8                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache              0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF   6083231500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles         431873                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles          3205489                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles         1185261                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles           4843118                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles        259482                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts       32880266                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          6350                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          49037                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents           1156                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents         114163                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.renamedOperands     44120646                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups            83455557                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups         51733984                       # Number of integer rename lookups
system.switch_cpus.rename.fpLookups             57117                       # Number of floating rename lookups
system.switch_cpus.rename.committedMaps      23516782                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps         20603688                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing               0                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           1009737                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                 36165576                       # The number of ROB reads
system.switch_cpus.rob.writes                59254892                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts         10000001                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps           17415167                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp              5069                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          179                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         5016                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             269                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq               85                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp              85                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          5035                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq           34                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        15086                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port          357                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                 15443                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       643264                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        14592                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                 657856                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                             329                       # Total snoops (count)
system.tol2bus.snoopTraffic                      4480                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             5483                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001094                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.033065                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   5477     99.89%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      6      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               5483                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   6083231500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy           10269500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           7552500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            178500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
