LOAD 0 0
LOAD 0 1
LOAD 0 2
LOAD 0 3
LOAD 0 4
LOAD 0 5
# CONTEXT 0
CPU 1 0
CPU 2 0
CPU 3 0
CPU 4 0
CPU 5 0
CPU 6 0
CPU 7 0
BLOCK 8 0
# CONTEXT 8
UNBLOCK 9 0
CPU 9 1
CPU 10 1
CPU 11 1
CPU 12 1
CPU 13 1
CPU 14 1
CPU 15 1
BLOCK 16 1
# CONTEXT 16
UNBLOCK 17 1
CPU 17 2
BLOCK 18 2
# CONTEXT 18
UNBLOCK 19 2
CPU 19 3
CPU 20 3
CPU 21 3
BLOCK 22 3
# CONTEXT 22
UNBLOCK 23 3
CPU 23 4
CPU 24 4
CPU 25 4
CPU 26 4
CPU 27 4
CPU 28 4
CPU 29 4
BLOCK 30 4
# CONTEXT 30
UNBLOCK 31 4
CPU 31 5
CPU 32 5
CPU 33 5
CPU 34 5
CPU 35 5
BLOCK 36 5
# CONTEXT 36
UNBLOCK 37 5
CPU 37 0
CPU 38 0
CPU 39 0
EXIT 40 0
# CONTEXT 40
CPU 41 1
CPU 42 1
CPU 43 1
CPU 44 1
CPU 45 1
CPU 46 1
CPU 47 1
# CONTEXT 48
CPU 49 2
CPU 50 2
CPU 51 2
CPU 52 2
CPU 53 2
BLOCK 54 2
# CONTEXT 54
UNBLOCK 55 2
CPU 55 3
CPU 56 3
BLOCK 57 3
# CONTEXT 57
UNBLOCK 58 3
CPU 58 4
CPU 59 4
CPU 60 4
CPU 61 4
CPU 62 4
CPU 63 4
CPU 64 4
# CONTEXT 65
CPU 66 5
CPU 67 5
CPU 68 5
CPU 69 5
CPU 70 5
CPU 71 5
EXIT 72 5
# CONTEXT 72
CPU 73 1
CPU 74 1
CPU 75 1
BLOCK 76 1
# CONTEXT 76
UNBLOCK 77 1
CPU 77 2
CPU 78 2
BLOCK 79 2
# CONTEXT 79
UNBLOCK 80 2
CPU 80 3
CPU 81 3
CPU 82 3
CPU 83 3
CPU 84 3
CPU 85 3
BLOCK 86 3
# CONTEXT 86
UNBLOCK 87 3
CPU 87 4
CPU 88 4
CPU 89 4
CPU 90 4
CPU 91 4
BLOCK 92 4
# CONTEXT 92
UNBLOCK 93 4
CPU 93 1
CPU 94 1
EXIT 95 1
# CONTEXT 95
CPU 96 2
CPU 97 2
CPU 98 2
EXIT 99 2
# CONTEXT 99
CPU 100 3
CPU 101 3
CPU 102 3
CPU 103 3
EXIT 104 3
# CONTEXT 104
CPU 105 4
CPU 106 4
CPU 107 4
CPU 108 4
CPU 109 4
CPU 110 4
CPU 111 4
EXIT 112 4
# CONTEXT 112
CPU 113 -1
