#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Jul 17 17:39:56 2025
# Process ID: 85011
# Current directory: /home/marko/Documents/vivadoProjekti/BCDstoperica/BCDstoperica.runs/synth_1
# Command line: vivado -log sseg_mux.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source sseg_mux.tcl
# Log file: /home/marko/Documents/vivadoProjekti/BCDstoperica/BCDstoperica.runs/synth_1/sseg_mux.vds
# Journal file: /home/marko/Documents/vivadoProjekti/BCDstoperica/BCDstoperica.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source sseg_mux.tcl -notrace
Command: synth_design -top sseg_mux -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 85053 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1805.590 ; gain = 202.719 ; free physical = 5525 ; free virtual = 26308
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'sseg_mux' [/home/marko/Documents/vivadoProjekti/BCDstoperica/BCDstoperica.srcs/sources_1/new/sseg_mux.vhd:38]
INFO: [Synth 8-3491] module 'stop_watch' declared at '/home/marko/Documents/vivadoProjekti/BCDstoperica/BCDstoperica.srcs/sources_1/new/BCDstoperica.vhd:27' bound to instance 'st1' of component 'stop_watch' [/home/marko/Documents/vivadoProjekti/BCDstoperica/BCDstoperica.srcs/sources_1/new/sseg_mux.vhd:55]
INFO: [Synth 8-638] synthesizing module 'stop_watch' [/home/marko/Documents/vivadoProjekti/BCDstoperica/BCDstoperica.srcs/sources_1/new/BCDstoperica.vhd:36]
INFO: [Synth 8-3491] module 'bcd' declared at '/home/marko/Documents/vivadoProjekti/BCDstoperica/BCDstoperica.srcs/sources_1/new/bcd.vhd:24' bound to instance 'count0' of component 'bcd' [/home/marko/Documents/vivadoProjekti/BCDstoperica/BCDstoperica.srcs/sources_1/new/BCDstoperica.vhd:49]
INFO: [Synth 8-638] synthesizing module 'bcd' [/home/marko/Documents/vivadoProjekti/BCDstoperica/BCDstoperica.srcs/sources_1/new/bcd.vhd:31]
WARNING: [Synth 8-6014] Unused sequential element coutS_reg was removed.  [/home/marko/Documents/vivadoProjekti/BCDstoperica/BCDstoperica.srcs/sources_1/new/bcd.vhd:39]
WARNING: [Synth 8-3848] Net cout in module/entity bcd does not have driver. [/home/marko/Documents/vivadoProjekti/BCDstoperica/BCDstoperica.srcs/sources_1/new/bcd.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'bcd' (1#1) [/home/marko/Documents/vivadoProjekti/BCDstoperica/BCDstoperica.srcs/sources_1/new/bcd.vhd:31]
INFO: [Synth 8-3491] module 'bcd' declared at '/home/marko/Documents/vivadoProjekti/BCDstoperica/BCDstoperica.srcs/sources_1/new/bcd.vhd:24' bound to instance 'count1' of component 'bcd' [/home/marko/Documents/vivadoProjekti/BCDstoperica/BCDstoperica.srcs/sources_1/new/BCDstoperica.vhd:51]
INFO: [Synth 8-3491] module 'bcd' declared at '/home/marko/Documents/vivadoProjekti/BCDstoperica/BCDstoperica.srcs/sources_1/new/bcd.vhd:24' bound to instance 'count2' of component 'bcd' [/home/marko/Documents/vivadoProjekti/BCDstoperica/BCDstoperica.srcs/sources_1/new/BCDstoperica.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'stop_watch' (2#1) [/home/marko/Documents/vivadoProjekti/BCDstoperica/BCDstoperica.srcs/sources_1/new/BCDstoperica.vhd:36]
WARNING: [Synth 8-6014] Unused sequential element d_reg was removed.  [/home/marko/Documents/vivadoProjekti/BCDstoperica/BCDstoperica.srcs/sources_1/new/sseg_mux.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'sseg_mux' (3#1) [/home/marko/Documents/vivadoProjekti/BCDstoperica/BCDstoperica.srcs/sources_1/new/sseg_mux.vhd:38]
WARNING: [Synth 8-3331] design bcd has unconnected port cout
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1867.340 ; gain = 264.469 ; free physical = 5448 ; free virtual = 26231
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1867.340 ; gain = 264.469 ; free physical = 5448 ; free virtual = 26231
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1867.340 ; gain = 264.469 ; free physical = 5448 ; free virtual = 26231
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1867.340 ; gain = 0.000 ; free physical = 5448 ; free virtual = 26231
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/marko/Downloads/Basys3_Master.xdc]
Finished Parsing XDC File [/home/marko/Downloads/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/marko/Downloads/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/sseg_mux_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/sseg_mux_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2072.121 ; gain = 0.000 ; free physical = 5389 ; free virtual = 26173
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2072.121 ; gain = 0.000 ; free physical = 5389 ; free virtual = 26173
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 2072.121 ; gain = 469.250 ; free physical = 5498 ; free virtual = 26281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 2072.121 ; gain = 469.250 ; free physical = 5498 ; free virtual = 26281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 2072.121 ; gain = 469.250 ; free physical = 5498 ; free virtual = 26281
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'pr_state_reg' in module 'bcd'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s0 |                       0000000001 |                             0000
                      s1 |                       0000000010 |                             0001
                      s2 |                       0000000100 |                             0010
                      s3 |                       0000001000 |                             0011
                      s4 |                       0000010000 |                             0100
                      s5 |                       0000100000 |                             0101
                      s6 |                       0001000000 |                             0110
                      s7 |                       0010000000 |                             0111
                      s8 |                       0100000000 |                             1000
                      s9 |                       1000000000 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pr_state_reg' using encoding 'one-hot' in module 'bcd'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 2072.121 ; gain = 469.250 ; free physical = 5485 ; free virtual = 26269
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	  10 Input      4 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sseg_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
Module bcd 
Detailed RTL Component Info : 
+---Muxes : 
	  10 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design sseg_mux has port an[3] driven by constant 1
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\st1/count1/FSM_onehot_pr_state_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\st1/count2/FSM_onehot_pr_state_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\st1/count1/FSM_onehot_pr_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\st1/count2/FSM_onehot_pr_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\st1/count1/FSM_onehot_pr_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\st1/count1/FSM_onehot_pr_state_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\st1/count2/FSM_onehot_pr_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\st1/count2/FSM_onehot_pr_state_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\st1/count1/FSM_onehot_pr_state_reg[6] )
INFO: [Synth 8-3886] merging instance 'st1/count1/FSM_onehot_pr_state_reg[7]' (FDCE) to 'st1/count1/FSM_onehot_pr_state_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\st1/count1/FSM_onehot_pr_state_reg[5] )
INFO: [Synth 8-3886] merging instance 'st1/count1/FSM_onehot_pr_state_reg[4]' (FDCE) to 'st1/count1/FSM_onehot_pr_state_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\st1/count2/FSM_onehot_pr_state_reg[6] )
INFO: [Synth 8-3886] merging instance 'st1/count2/FSM_onehot_pr_state_reg[7]' (FDCE) to 'st1/count2/FSM_onehot_pr_state_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\st1/count2/FSM_onehot_pr_state_reg[5] )
INFO: [Synth 8-3886] merging instance 'st1/count2/FSM_onehot_pr_state_reg[4]' (FDCE) to 'st1/count2/FSM_onehot_pr_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'st1/count1/FSM_onehot_pr_state_reg[8]' (FDCE) to 'st1/count1/FSM_onehot_pr_state_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\st1/count1/FSM_onehot_pr_state_reg[9] )
INFO: [Synth 8-3886] merging instance 'st1/count2/FSM_onehot_pr_state_reg[8]' (FDCE) to 'st1/count2/FSM_onehot_pr_state_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\st1/count2/FSM_onehot_pr_state_reg[9] )
INFO: [Synth 8-3886] merging instance 'st1/count1/FSM_onehot_pr_state_reg[3]' (FDCE) to 'st1/count1/FSM_onehot_pr_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'st1/count1/FSM_onehot_pr_state_reg[6]' (FDCE) to 'st1/count1/FSM_onehot_pr_state_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\st1/count1/FSM_onehot_pr_state_reg[2] )
INFO: [Synth 8-3886] merging instance 'st1/count2/FSM_onehot_pr_state_reg[3]' (FDCE) to 'st1/count2/FSM_onehot_pr_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'st1/count2/FSM_onehot_pr_state_reg[6]' (FDCE) to 'st1/count2/FSM_onehot_pr_state_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\st1/count2/FSM_onehot_pr_state_reg[2] )
INFO: [Synth 8-3886] merging instance 'st1/count1/FSM_onehot_pr_state_reg[5]' (FDCE) to 'st1/count1/FSM_onehot_pr_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'st1/count2/FSM_onehot_pr_state_reg[5]' (FDCE) to 'st1/count2/FSM_onehot_pr_state_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\st1/count1/FSM_onehot_pr_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\st1/count2/FSM_onehot_pr_state_reg[2] )
WARNING: [Synth 8-3332] Sequential element (st1/count1/FSM_onehot_pr_state_reg[9]) is unused and will be removed from module sseg_mux.
WARNING: [Synth 8-3332] Sequential element (st1/count1/FSM_onehot_pr_state_reg[2]) is unused and will be removed from module sseg_mux.
WARNING: [Synth 8-3332] Sequential element (st1/count1/FSM_onehot_pr_state_reg[1]) is unused and will be removed from module sseg_mux.
WARNING: [Synth 8-3332] Sequential element (st1/count1/FSM_onehot_pr_state_reg[0]) is unused and will be removed from module sseg_mux.
WARNING: [Synth 8-3332] Sequential element (st1/count2/FSM_onehot_pr_state_reg[9]) is unused and will be removed from module sseg_mux.
WARNING: [Synth 8-3332] Sequential element (st1/count2/FSM_onehot_pr_state_reg[2]) is unused and will be removed from module sseg_mux.
WARNING: [Synth 8-3332] Sequential element (st1/count2/FSM_onehot_pr_state_reg[1]) is unused and will be removed from module sseg_mux.
WARNING: [Synth 8-3332] Sequential element (st1/count2/FSM_onehot_pr_state_reg[0]) is unused and will be removed from module sseg_mux.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 2072.121 ; gain = 469.250 ; free physical = 5477 ; free virtual = 26264
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 2072.121 ; gain = 469.250 ; free physical = 5400 ; free virtual = 26187
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 2072.121 ; gain = 469.250 ; free physical = 5392 ; free virtual = 26179
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 2072.121 ; gain = 469.250 ; free physical = 5390 ; free virtual = 26177
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 2072.121 ; gain = 469.250 ; free physical = 5396 ; free virtual = 26183
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 2072.121 ; gain = 469.250 ; free physical = 5396 ; free virtual = 26183
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 2072.121 ; gain = 469.250 ; free physical = 5396 ; free virtual = 26183
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 2072.121 ; gain = 469.250 ; free physical = 5396 ; free virtual = 26183
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 2072.121 ; gain = 469.250 ; free physical = 5396 ; free virtual = 26183
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 2072.121 ; gain = 469.250 ; free physical = 5396 ; free virtual = 26183
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     7|
|3     |LUT1   |     1|
|4     |LUT2   |     3|
|5     |LUT4   |     2|
|6     |LUT5   |     1|
|7     |LUT6   |     8|
|8     |FDCE   |    34|
|9     |FDPE   |     1|
|10    |IBUF   |     3|
|11    |OBUF   |    11|
+------+-------+------+

Report Instance Areas: 
+------+-----------+-----------+------+
|      |Instance   |Module     |Cells |
+------+-----------+-----------+------+
|1     |top        |           |    72|
|2     |  st1      |stop_watch |    21|
|3     |    count0 |bcd        |    21|
+------+-----------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 2072.121 ; gain = 469.250 ; free physical = 5396 ; free virtual = 26183
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 2072.121 ; gain = 264.469 ; free physical = 5422 ; free virtual = 26209
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 2072.121 ; gain = 469.250 ; free physical = 5422 ; free virtual = 26209
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2072.121 ; gain = 0.000 ; free physical = 5455 ; free virtual = 26246
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2081.027 ; gain = 0.000 ; free physical = 5387 ; free virtual = 26193
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
54 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:44 . Memory (MB): peak = 2081.027 ; gain = 619.555 ; free physical = 5470 ; free virtual = 26278
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2081.027 ; gain = 0.000 ; free physical = 5470 ; free virtual = 26277
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/marko/Documents/vivadoProjekti/BCDstoperica/BCDstoperica.runs/synth_1/sseg_mux.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file sseg_mux_utilization_synth.rpt -pb sseg_mux_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jul 17 17:40:48 2025...
