

================================================================
== Vivado HLS Report for 'dataflow_stalls_kernel'
================================================================
* Date:           Tue Apr 14 07:39:18 2020

* Version:        2017.1 (Build 1846317 on Thu Jun 22 18:17:09 MDT 2017)
* Project:        dataflow_stalls_kernel
* Solution:       solution_OCL_REGION_0
* Product family: virtex7
* Target device:  xc7vx690tffg1157-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      3.65|        1.35|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    ?|    ?|    ?|    ?| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 10
* Pipeline: 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 10, States = { 1 2 3 4 5 6 7 8 9 10 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
* FSM state operations: 

 <State 1>: 2.15ns
ST_1: data_count_read (6)  [1/1] 1.00ns
:0  %data_count_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %data_count)

ST_1: input_ddr0_read (7)  [1/1] 1.00ns
:1  %input_ddr0_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %input_ddr0)

ST_1: output_ddr0_read (8)  [1/1] 1.00ns
:2  %output_ddr0_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %output_ddr0)

ST_1: output_ddr0_c (9)  [1/1] 0.00ns
:3  %output_ddr0_c = alloca i64, align 8

ST_1: data_count_c10 (12)  [1/1] 0.00ns
:6  %data_count_c10 = alloca i32, align 4

ST_1: data_count_c9 (13)  [1/1] 0.00ns
:7  %data_count_c9 = alloca i32, align 4

ST_1: data_count_c8 (14)  [1/1] 0.00ns
:8  %data_count_c8 = alloca i32, align 4

ST_1: data_count_c7 (15)  [1/1] 0.00ns
:9  %data_count_c7 = alloca i32, align 4

ST_1: data_count_c (16)  [1/1] 0.00ns
:10  %data_count_c = alloca i32, align 4

ST_1: data_stage0_V (20)  [1/1] 0.00ns  loc: /rsgs/pool0/esingh/aqed4saranyu/results/dataflow/dataflow-stalls_ab/src/dataflow_stalls_kernel.cpp:106
:14  %data_stage0_V = alloca i64, align 8

ST_1: data_stage1_V (23)  [1/1] 0.00ns  loc: /rsgs/pool0/esingh/aqed4saranyu/results/dataflow/dataflow-stalls_ab/src/dataflow_stalls_kernel.cpp:107
:17  %data_stage1_V = alloca i64, align 8

ST_1: data_stage2_V (26)  [1/1] 0.00ns  loc: /rsgs/pool0/esingh/aqed4saranyu/results/dataflow/dataflow-stalls_ab/src/dataflow_stalls_kernel.cpp:108
:20  %data_stage2_V = alloca i64, align 8

ST_1: data_stage3_V (29)  [1/1] 0.00ns  loc: /rsgs/pool0/esingh/aqed4saranyu/results/dataflow/dataflow-stalls_ab/src/dataflow_stalls_kernel.cpp:109
:23  %data_stage3_V = alloca i64, align 8

ST_1: data_stage4_V (32)  [1/1] 0.00ns  loc: /rsgs/pool0/esingh/aqed4saranyu/results/dataflow/dataflow-stalls_ab/src/dataflow_stalls_kernel.cpp:110
:26  %data_stage4_V = alloca i64, align 8

ST_1: data_stage5_V (35)  [1/1] 0.00ns  loc: /rsgs/pool0/esingh/aqed4saranyu/results/dataflow/dataflow-stalls_ab/src/dataflow_stalls_kernel.cpp:111
:29  %data_stage5_V = alloca i64, align 8

ST_1: StgValue_26 (48)  [2/2] 1.15ns
:42  call fastcc void @load5(i64* %data_stage0_V, i64* %gmemi, i64 %input_ddr0_read, i32 %data_count_read, i32* %data_count_c, i64 %output_ddr0_read, i64* %output_ddr0_c)


 <State 2>: 0.00ns
ST_2: StgValue_27 (48)  [1/2] 0.00ns
:42  call fastcc void @load5(i64* %data_stage0_V, i64* %gmemi, i64 %input_ddr0_read, i32 %data_count_read, i32* %data_count_c, i64 %output_ddr0_read, i64* %output_ddr0_c)


 <State 3>: 0.00ns
ST_3: StgValue_28 (53)  [2/2] 0.00ns  loc: /rsgs/pool0/esingh/aqed4saranyu/results/dataflow/dataflow-stalls_ab/src/dataflow_stalls_kernel.cpp:122
:47  call fastcc void @scatter(i64* %data_stage1_V, i64* %data_stage2_V, i64* %data_stage0_V, i32* nocapture %data_count_c, i32* %data_count_c7, i32* %data_count_c8) nounwind


 <State 4>: 0.00ns
ST_4: StgValue_29 (53)  [1/2] 0.00ns  loc: /rsgs/pool0/esingh/aqed4saranyu/results/dataflow/dataflow-stalls_ab/src/dataflow_stalls_kernel.cpp:122
:47  call fastcc void @scatter(i64* %data_stage1_V, i64* %data_stage2_V, i64* %data_stage0_V, i32* nocapture %data_count_c, i32* %data_count_c7, i32* %data_count_c8) nounwind


 <State 5>: 0.00ns
ST_5: StgValue_30 (56)  [2/2] 0.00ns  loc: /rsgs/pool0/esingh/aqed4saranyu/results/dataflow/dataflow-stalls_ab/src/dataflow_stalls_kernel.cpp:123
:50  call fastcc void @compute1(i64* %data_stage3_V, i64* %data_stage1_V, i32* nocapture %data_count_c7, i32* %data_count_c9) nounwind

ST_5: StgValue_31 (57)  [2/2] 0.00ns  loc: /rsgs/pool0/esingh/aqed4saranyu/results/dataflow/dataflow-stalls_ab/src/dataflow_stalls_kernel.cpp:124
:51  call fastcc void @compute2(i64* %data_stage4_V, i64* %data_stage2_V, i32* nocapture %data_count_c8) nounwind


 <State 6>: 0.00ns
ST_6: StgValue_32 (56)  [1/2] 0.00ns  loc: /rsgs/pool0/esingh/aqed4saranyu/results/dataflow/dataflow-stalls_ab/src/dataflow_stalls_kernel.cpp:123
:50  call fastcc void @compute1(i64* %data_stage3_V, i64* %data_stage1_V, i32* nocapture %data_count_c7, i32* %data_count_c9) nounwind

ST_6: StgValue_33 (57)  [1/2] 0.00ns  loc: /rsgs/pool0/esingh/aqed4saranyu/results/dataflow/dataflow-stalls_ab/src/dataflow_stalls_kernel.cpp:124
:51  call fastcc void @compute2(i64* %data_stage4_V, i64* %data_stage2_V, i32* nocapture %data_count_c8) nounwind


 <State 7>: 0.00ns
ST_7: StgValue_34 (60)  [2/2] 0.00ns  loc: /rsgs/pool0/esingh/aqed4saranyu/results/dataflow/dataflow-stalls_ab/src/dataflow_stalls_kernel.cpp:125
:54  call fastcc void @gather(i64* %data_stage5_V, i64* %data_stage3_V, i64* %data_stage4_V, i32* nocapture %data_count_c9, i32* %data_count_c10) nounwind


 <State 8>: 0.00ns
ST_8: StgValue_35 (60)  [1/2] 0.00ns  loc: /rsgs/pool0/esingh/aqed4saranyu/results/dataflow/dataflow-stalls_ab/src/dataflow_stalls_kernel.cpp:125
:54  call fastcc void @gather(i64* %data_stage5_V, i64* %data_stage3_V, i64* %data_stage4_V, i32* nocapture %data_count_c9, i32* %data_count_c10) nounwind


 <State 9>: 0.00ns
ST_9: StgValue_36 (61)  [2/2] 0.00ns  loc: /rsgs/pool0/esingh/aqed4saranyu/results/dataflow/dataflow-stalls_ab/src/dataflow_stalls_kernel.cpp:126
:55  call fastcc void @store(i64* %gmemo, i64* nocapture %output_ddr0_c, i64* %data_stage5_V, i32* nocapture %data_count_c10)


 <State 10>: 0.00ns
ST_10: StgValue_37 (10)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i64* %gmemi), !map !50

ST_10: StgValue_38 (11)  [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i64* %gmemo), !map !56

ST_10: StgValue_39 (17)  [1/1] 0.00ns  loc: /rsgs/pool0/esingh/aqed4saranyu/results/dataflow/dataflow-stalls_ab/src/dataflow_stalls_kernel.cpp:120
:11  call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str1) nounwind

ST_10: StgValue_40 (18)  [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecBitsMap(i32 %data_count) nounwind, !map !60

ST_10: StgValue_41 (19)  [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecTopModule([23 x i8]* @dataflow_stalls_kernel_str) nounwind

ST_10: empty (21)  [1/1] 0.00ns
:15  %empty = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @data_stage0_OC_V_str, i32 1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, i32 10, i32 10, i64* %data_stage0_V, i64* %data_stage0_V) nounwind

ST_10: StgValue_43 (22)  [1/1] 0.00ns
:16  call void (...)* @_ssdm_op_SpecInterface(i64* %data_stage0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str14, i32 0, i32 0, [1 x i8]* @p_str15, [1 x i8]* @p_str16, [1 x i8]* @p_str17, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str18, [1 x i8]* @p_str19)

ST_10: empty_7 (24)  [1/1] 0.00ns
:18  %empty_7 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @data_stage1_OC_V_str, i32 1, [1 x i8]* @p_str20, [1 x i8]* @p_str20, i32 1, i32 1, i64* %data_stage1_V, i64* %data_stage1_V) nounwind

ST_10: StgValue_45 (25)  [1/1] 0.00ns
:19  call void (...)* @_ssdm_op_SpecInterface(i64* %data_stage1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str21, i32 0, i32 0, [1 x i8]* @p_str22, [1 x i8]* @p_str23, [1 x i8]* @p_str24, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str25, [1 x i8]* @p_str26)

ST_10: empty_8 (27)  [1/1] 0.00ns
:21  %empty_8 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @data_stage2_OC_V_str, i32 1, [1 x i8]* @p_str27, [1 x i8]* @p_str27, i32 1, i32 1, i64* %data_stage2_V, i64* %data_stage2_V) nounwind

ST_10: StgValue_47 (28)  [1/1] 0.00ns
:22  call void (...)* @_ssdm_op_SpecInterface(i64* %data_stage2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str28, i32 0, i32 0, [1 x i8]* @p_str29, [1 x i8]* @p_str30, [1 x i8]* @p_str31, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str32, [1 x i8]* @p_str33)

ST_10: empty_9 (30)  [1/1] 0.00ns
:24  %empty_9 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @data_stage3_OC_V_str, i32 1, [1 x i8]* @p_str34, [1 x i8]* @p_str34, i32 5, i32 5, i64* %data_stage3_V, i64* %data_stage3_V) nounwind

ST_10: StgValue_49 (31)  [1/1] 0.00ns
:25  call void (...)* @_ssdm_op_SpecInterface(i64* %data_stage3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str35, i32 0, i32 0, [1 x i8]* @p_str36, [1 x i8]* @p_str37, [1 x i8]* @p_str38, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str39, [1 x i8]* @p_str40)

ST_10: empty_10 (33)  [1/1] 0.00ns
:27  %empty_10 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @data_stage4_OC_V_str, i32 1, [1 x i8]* @p_str41, [1 x i8]* @p_str41, i32 1, i32 1, i64* %data_stage4_V, i64* %data_stage4_V) nounwind

ST_10: StgValue_51 (34)  [1/1] 0.00ns
:28  call void (...)* @_ssdm_op_SpecInterface(i64* %data_stage4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str42, i32 0, i32 0, [1 x i8]* @p_str43, [1 x i8]* @p_str44, [1 x i8]* @p_str45, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str46, [1 x i8]* @p_str47)

ST_10: empty_11 (36)  [1/1] 0.00ns
:30  %empty_11 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @data_stage5_OC_V_str, i32 1, [1 x i8]* @p_str48, [1 x i8]* @p_str48, i32 10, i32 10, i64* %data_stage5_V, i64* %data_stage5_V) nounwind

ST_10: StgValue_53 (37)  [1/1] 0.00ns
:31  call void (...)* @_ssdm_op_SpecInterface(i64* %data_stage5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str49, i32 0, i32 0, [1 x i8]* @p_str50, [1 x i8]* @p_str51, [1 x i8]* @p_str52, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str53, [1 x i8]* @p_str54)

ST_10: StgValue_54 (38)  [1/1] 0.00ns  loc: /rsgs/pool0/esingh/aqed4saranyu/results/dataflow/dataflow-stalls_ab/src/dataflow_stalls_kernel.cpp:98
:32  call void (...)* @_ssdm_op_SpecInterface(i64* %gmemo, [6 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 65536, [6 x i8]* @p_str8, [6 x i8]* @p_str9, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_10: StgValue_55 (39)  [1/1] 0.00ns  loc: /rsgs/pool0/esingh/aqed4saranyu/results/dataflow/dataflow-stalls_ab/src/dataflow_stalls_kernel.cpp:99
:33  call void (...)* @_ssdm_op_SpecInterface(i64* %gmemi, [6 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 65536, [6 x i8]* @p_str10, [6 x i8]* @p_str9, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_10: StgValue_56 (40)  [1/1] 0.00ns  loc: /rsgs/pool0/esingh/aqed4saranyu/results/dataflow/dataflow-stalls_ab/src/dataflow_stalls_kernel.cpp:101
:34  call void (...)* @_ssdm_op_SpecInterface(i64 %output_ddr0, [10 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str12, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_10: StgValue_57 (41)  [1/1] 0.00ns  loc: /rsgs/pool0/esingh/aqed4saranyu/results/dataflow/dataflow-stalls_ab/src/dataflow_stalls_kernel.cpp:102
:35  call void (...)* @_ssdm_op_SpecInterface(i64 %input_ddr0, [10 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str12, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_10: StgValue_58 (42)  [1/1] 0.00ns  loc: /rsgs/pool0/esingh/aqed4saranyu/results/dataflow/dataflow-stalls_ab/src/dataflow_stalls_kernel.cpp:103
:36  call void (...)* @_ssdm_op_SpecInterface(i32 %data_count, [10 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str12, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_10: StgValue_59 (43)  [1/1] 0.00ns  loc: /rsgs/pool0/esingh/aqed4saranyu/results/dataflow/dataflow-stalls_ab/src/dataflow_stalls_kernel.cpp:104
:37  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str12, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_10: empty_12 (44)  [1/1] 0.00ns
:38  %empty_12 = call i32 (...)* @_ssdm_op_SpecChannel([13 x i8]* @data_count_c_str, i32 1, [1 x i8]* @p_str62, [1 x i8]* @p_str62, i32 1, i32 0, i32* %data_count_c, i32* %data_count_c) nounwind

ST_10: StgValue_61 (45)  [1/1] 0.00ns
:39  call void (...)* @_ssdm_op_SpecInterface(i32* %data_count_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str63, i32 0, i32 0, [1 x i8]* @p_str64, [1 x i8]* @p_str65, [1 x i8]* @p_str66, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str67, [1 x i8]* @p_str68)

ST_10: empty_13 (46)  [1/1] 0.00ns
:40  %empty_13 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @output_ddr0_c_str, i32 1, [1 x i8]* @p_str156, [1 x i8]* @p_str156, i32 4, i32 0, i64* %output_ddr0_c, i64* %output_ddr0_c)

ST_10: StgValue_63 (47)  [1/1] 0.00ns
:41  call void (...)* @_ssdm_op_SpecInterface(i64* %output_ddr0_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str157, i32 0, i32 0, [1 x i8]* @p_str158, [1 x i8]* @p_str159, [1 x i8]* @p_str160, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str161, [1 x i8]* @p_str162)

ST_10: empty_14 (49)  [1/1] 0.00ns
:43  %empty_14 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @data_count_c7_str, i32 1, [1 x i8]* @p_str88, [1 x i8]* @p_str88, i32 1, i32 0, i32* %data_count_c7, i32* %data_count_c7) nounwind

ST_10: StgValue_65 (50)  [1/1] 0.00ns
:44  call void (...)* @_ssdm_op_SpecInterface(i32* %data_count_c7, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str89, i32 0, i32 0, [1 x i8]* @p_str90, [1 x i8]* @p_str91, [1 x i8]* @p_str92, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str93, [1 x i8]* @p_str94)

ST_10: empty_15 (51)  [1/1] 0.00ns
:45  %empty_15 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @data_count_c8_str, i32 1, [1 x i8]* @p_str95, [1 x i8]* @p_str95, i32 1, i32 0, i32* %data_count_c8, i32* %data_count_c8) nounwind

ST_10: StgValue_67 (52)  [1/1] 0.00ns
:46  call void (...)* @_ssdm_op_SpecInterface(i32* %data_count_c8, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str96, i32 0, i32 0, [1 x i8]* @p_str97, [1 x i8]* @p_str98, [1 x i8]* @p_str99, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str100, [1 x i8]* @p_str101)

ST_10: empty_16 (54)  [1/1] 0.00ns
:48  %empty_16 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @data_count_c9_str, i32 1, [1 x i8]* @p_str115, [1 x i8]* @p_str115, i32 1, i32 0, i32* %data_count_c9, i32* %data_count_c9) nounwind

ST_10: StgValue_69 (55)  [1/1] 0.00ns
:49  call void (...)* @_ssdm_op_SpecInterface(i32* %data_count_c9, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str116, i32 0, i32 0, [1 x i8]* @p_str117, [1 x i8]* @p_str118, [1 x i8]* @p_str119, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str120, [1 x i8]* @p_str121)

ST_10: empty_17 (58)  [1/1] 0.00ns
:52  %empty_17 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @data_count_c10_str, i32 1, [1 x i8]* @p_str142, [1 x i8]* @p_str142, i32 1, i32 0, i32* %data_count_c10, i32* %data_count_c10) nounwind

ST_10: StgValue_71 (59)  [1/1] 0.00ns
:53  call void (...)* @_ssdm_op_SpecInterface(i32* %data_count_c10, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str143, i32 0, i32 0, [1 x i8]* @p_str144, [1 x i8]* @p_str145, [1 x i8]* @p_str146, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str147, [1 x i8]* @p_str148)

ST_10: StgValue_72 (61)  [1/2] 0.00ns  loc: /rsgs/pool0/esingh/aqed4saranyu/results/dataflow/dataflow-stalls_ab/src/dataflow_stalls_kernel.cpp:126
:55  call fastcc void @store(i64* %gmemo, i64* nocapture %output_ddr0_c, i64* %data_stage5_V, i32* nocapture %data_count_c10)

ST_10: StgValue_73 (62)  [1/1] 0.00ns  loc: /rsgs/pool0/esingh/aqed4saranyu/results/dataflow/dataflow-stalls_ab/src/dataflow_stalls_kernel.cpp:127
:56  ret void



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 2.15ns
The critical path consists of the following:
	s_axi read on port 'data_count' [6]  (1 ns)
	'call' operation to 'load5' [48]  (1.15 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
