// Copyright (C) 2016  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition"

// DATE "06/27/2017 14:57:32"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Datapath (
	clock,
	reset,
	processIn,
	keys,
	outALU,
	outmuxPC,
	outDisplayUnidade,
	outDisplayDezena);
input 	clock;
input 	reset;
input 	processIn;
input 	[5:0] keys;
output 	[31:0] outALU;
output 	[3:0] outmuxPC;
output 	[6:0] outDisplayUnidade;
output 	[6:0] outDisplayDezena;

// Design Ports Information
// outALU[0]	=>  Location: PIN_A26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outALU[1]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outALU[2]	=>  Location: PIN_A23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outALU[3]	=>  Location: PIN_C25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outALU[4]	=>  Location: PIN_D25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outALU[5]	=>  Location: PIN_B23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outALU[6]	=>  Location: PIN_F25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outALU[7]	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outALU[8]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outALU[9]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outALU[10]	=>  Location: PIN_D23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outALU[11]	=>  Location: PIN_C23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outALU[12]	=>  Location: PIN_D24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outALU[13]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outALU[14]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outALU[15]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outALU[16]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outALU[17]	=>  Location: PIN_G24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outALU[18]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outALU[19]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outALU[20]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outALU[21]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outALU[22]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outALU[23]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outALU[24]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outALU[25]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outALU[26]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outALU[27]	=>  Location: PIN_G23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outALU[28]	=>  Location: PIN_C24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outALU[29]	=>  Location: PIN_A25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outALU[30]	=>  Location: PIN_B25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outALU[31]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outmuxPC[0]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outmuxPC[1]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outmuxPC[2]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outmuxPC[3]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outDisplayUnidade[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outDisplayUnidade[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outDisplayUnidade[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outDisplayUnidade[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outDisplayUnidade[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outDisplayUnidade[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outDisplayUnidade[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outDisplayDezena[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outDisplayDezena[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outDisplayDezena[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outDisplayDezena[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outDisplayDezena[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outDisplayDezena[5]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outDisplayDezena[6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keys[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keys[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keys[2]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keys[3]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keys[4]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keys[5]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// processIn	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("Raiden_7_1200mv_85c_v_slow.sdo");
// synopsys translate_on

wire \outALU[0]~output_o ;
wire \outALU[1]~output_o ;
wire \outALU[2]~output_o ;
wire \outALU[3]~output_o ;
wire \outALU[4]~output_o ;
wire \outALU[5]~output_o ;
wire \outALU[6]~output_o ;
wire \outALU[7]~output_o ;
wire \outALU[8]~output_o ;
wire \outALU[9]~output_o ;
wire \outALU[10]~output_o ;
wire \outALU[11]~output_o ;
wire \outALU[12]~output_o ;
wire \outALU[13]~output_o ;
wire \outALU[14]~output_o ;
wire \outALU[15]~output_o ;
wire \outALU[16]~output_o ;
wire \outALU[17]~output_o ;
wire \outALU[18]~output_o ;
wire \outALU[19]~output_o ;
wire \outALU[20]~output_o ;
wire \outALU[21]~output_o ;
wire \outALU[22]~output_o ;
wire \outALU[23]~output_o ;
wire \outALU[24]~output_o ;
wire \outALU[25]~output_o ;
wire \outALU[26]~output_o ;
wire \outALU[27]~output_o ;
wire \outALU[28]~output_o ;
wire \outALU[29]~output_o ;
wire \outALU[30]~output_o ;
wire \outALU[31]~output_o ;
wire \outmuxPC[0]~output_o ;
wire \outmuxPC[1]~output_o ;
wire \outmuxPC[2]~output_o ;
wire \outmuxPC[3]~output_o ;
wire \outDisplayUnidade[0]~output_o ;
wire \outDisplayUnidade[1]~output_o ;
wire \outDisplayUnidade[2]~output_o ;
wire \outDisplayUnidade[3]~output_o ;
wire \outDisplayUnidade[4]~output_o ;
wire \outDisplayUnidade[5]~output_o ;
wire \outDisplayUnidade[6]~output_o ;
wire \outDisplayDezena[0]~output_o ;
wire \outDisplayDezena[1]~output_o ;
wire \outDisplayDezena[2]~output_o ;
wire \outDisplayDezena[3]~output_o ;
wire \outDisplayDezena[4]~output_o ;
wire \outDisplayDezena[5]~output_o ;
wire \outDisplayDezena[6]~output_o ;
wire \keys[0]~input_o ;
wire \clock~input_o ;
wire \clock~inputclkctrl_outclk ;
wire \instance_PC|Add0~0_combout ;
wire \reset~input_o ;
wire \processIn~input_o ;
wire \instance_PC|Add1~0_combout ;
wire \instance_PC|Add0~3 ;
wire \instance_PC|Add0~4_combout ;
wire \instance_PC|Add1~1 ;
wire \instance_PC|Add1~3 ;
wire \instance_PC|Add1~4_combout ;
wire \instance_PC|outPC[2]~1_combout ;
wire \instance_PC|Add1~5 ;
wire \instance_PC|Add1~6_combout ;
wire \instance_PC|Add0~5 ;
wire \instance_PC|Add0~6_combout ;
wire \instance_PC|outPC[3]~0_combout ;
wire \instance_InstructionMemory|InstrctionsMemory~0_combout ;
wire \instance_InstructionMemory|InstrctionsMemory~1_combout ;
wire \instance_ALU|Equal0~4_combout ;
wire \instance_PC|outPC[0]~3_combout ;
wire \instance_PC|Add0~1 ;
wire \instance_PC|Add0~2_combout ;
wire \instance_PC|Add1~2_combout ;
wire \instance_PC|outPC[1]~2_combout ;
wire \instance_muxOperandOut|out[5]~78_combout ;
wire \instance_RegisterBank|registers~544_combout ;
wire \instance_RegisterBank|registers~0_q ;
wire \instance_RegisterBank|registers~546_combout ;
wire \instance_RegisterBank|registers~64_q ;
wire \instance_InstructionMemory|InstrctionsMemory~2_combout ;
wire \instance_RegisterBank|registers~512_combout ;
wire \instance_RegisterBank|registers~545_combout ;
wire \instance_RegisterBank|registers~32_q ;
wire \instance_ALU|Add0~0_combout ;
wire \instance_ALU|Add0~1_combout ;
wire \instance_ALU|Add0~2_combout ;
wire \instance_muxOperandOut|out[0]~14_combout ;
wire \instance_muxOperandOut|out[0]~15_combout ;
wire \keys[1]~input_o ;
wire \instance_RegisterBank|registers~1_q ;
wire \instance_RegisterBank|registers~65_q ;
wire \instance_RegisterBank|registers~513_combout ;
wire \instance_RegisterBank|registers~33_q ;
wire \instance_ALU|Add0~4_combout ;
wire \instance_ALU|Add0~5_combout ;
wire \instance_ALU|Add0~3 ;
wire \instance_ALU|Add0~6_combout ;
wire \instance_muxOperandOut|out[1]~16_combout ;
wire \instance_muxOperandOut|out[1]~17_combout ;
wire \keys[2]~input_o ;
wire \instance_RegisterBank|registers~66_q ;
wire \instance_RegisterBank|registers~2_q ;
wire \instance_RegisterBank|registers~514_combout ;
wire \instance_RegisterBank|registers~34_q ;
wire \instance_ALU|Add0~8_combout ;
wire \instance_ALU|Add0~9_combout ;
wire \instance_ALU|Add0~7 ;
wire \instance_ALU|Add0~10_combout ;
wire \instance_muxOperandOut|out[2]~18_combout ;
wire \instance_muxOperandOut|out[2]~19_combout ;
wire \instance_RegisterBank|registers~3_q ;
wire \instance_RegisterBank|registers~67_q ;
wire \instance_RegisterBank|registers~515_combout ;
wire \instance_muxOperandOut|out[3]~79_combout ;
wire \keys[3]~input_o ;
wire \instance_muxOperandOut|out[3]~20_combout ;
wire \instance_ALU|always0~2_combout ;
wire \instance_RegisterBank|registers~35_q ;
wire \instance_ALU|Add0~12_combout ;
wire \instance_ALU|Add0~13_combout ;
wire \instance_ALU|Add0~11 ;
wire \instance_ALU|Add0~14_combout ;
wire \instance_muxOperandOut|out[3]~21_combout ;
wire \keys[4]~input_o ;
wire \instance_RegisterBank|registers~4_q ;
wire \instance_RegisterBank|registers~68_q ;
wire \instance_RegisterBank|registers~516_combout ;
wire \instance_muxOperandOut|out[4]~22_combout ;
wire \instance_RegisterBank|registers~36_q ;
wire \instance_ALU|Add0~16_combout ;
wire \instance_ALU|Add0~17_combout ;
wire \instance_ALU|Add0~15 ;
wire \instance_ALU|Add0~18_combout ;
wire \instance_muxOperandOut|out[4]~23_combout ;
wire \keys[5]~input_o ;
wire \instance_RegisterBank|registers~5_q ;
wire \instance_RegisterBank|registers~69_q ;
wire \instance_RegisterBank|registers~517_combout ;
wire \instance_muxOperandOut|out[5]~24_combout ;
wire \instance_RegisterBank|registers~37_q ;
wire \instance_ALU|Add0~20_combout ;
wire \instance_ALU|Add0~21_combout ;
wire \instance_ALU|Add0~19 ;
wire \instance_ALU|Add0~22_combout ;
wire \instance_muxOperandOut|out[5]~25_combout ;
wire \instance_RegisterBank|registers~549_combout ;
wire \instance_RegisterBank|registers~70_q ;
wire \instance_RegisterBank|registers~547_combout ;
wire \instance_RegisterBank|registers~6_q ;
wire \instance_muxOperandOut|out[6]~26_combout ;
wire \instance_muxOperandOut|out[7]~80_combout ;
wire \instance_RegisterBank|registers~518_combout ;
wire \instance_RegisterBank|registers~548_combout ;
wire \instance_RegisterBank|registers~38_q ;
wire \instance_ALU|Add0~24_combout ;
wire \instance_ALU|Add0~25_combout ;
wire \instance_ALU|Add0~23 ;
wire \instance_ALU|Add0~26_combout ;
wire \instance_muxOperandOut|out[6]~27_combout ;
wire \instance_RegisterBank|registers~7_q ;
wire \instance_RegisterBank|registers~71_q ;
wire \instance_RegisterBank|registers~519_combout ;
wire \instance_RegisterBank|registers~39_q ;
wire \instance_ALU|Add0~28_combout ;
wire \instance_ALU|Add0~29_combout ;
wire \instance_ALU|Add0~27 ;
wire \instance_ALU|Add0~30_combout ;
wire \instance_muxOperandOut|out[7]~28_combout ;
wire \instance_muxOperandOut|out[7]~29_combout ;
wire \instance_RegisterBank|registers~8feeder_combout ;
wire \instance_RegisterBank|registers~8_q ;
wire \instance_RegisterBank|registers~72_q ;
wire \instance_RegisterBank|registers~520_combout ;
wire \instance_RegisterBank|registers~40_q ;
wire \instance_ALU|Add0~32_combout ;
wire \instance_ALU|Add0~31 ;
wire \instance_ALU|Add0~33_combout ;
wire \instance_muxOperandOut|out[8]~30_combout ;
wire \instance_muxOperandOut|out[8]~31_combout ;
wire \instance_RegisterBank|registers~73_q ;
wire \instance_RegisterBank|registers~9_q ;
wire \instance_RegisterBank|registers~521_combout ;
wire \instance_RegisterBank|registers~41_q ;
wire \instance_ALU|Add0~35_combout ;
wire \instance_ALU|Add0~34 ;
wire \instance_ALU|Add0~36_combout ;
wire \instance_muxOperandOut|out[9]~32_combout ;
wire \instance_muxOperandOut|out[9]~33_combout ;
wire \instance_RegisterBank|registers~10_q ;
wire \instance_RegisterBank|registers~74_q ;
wire \instance_RegisterBank|registers~522_combout ;
wire \instance_RegisterBank|registers~42_q ;
wire \instance_ALU|Add0~38_combout ;
wire \instance_ALU|Add0~37 ;
wire \instance_ALU|Add0~39_combout ;
wire \instance_muxOperandOut|out[10]~34_combout ;
wire \instance_muxOperandOut|out[10]~35_combout ;
wire \instance_RegisterBank|registers~75_q ;
wire \instance_RegisterBank|registers~11_q ;
wire \instance_RegisterBank|registers~523_combout ;
wire \instance_RegisterBank|registers~43_q ;
wire \instance_ALU|Add0~41_combout ;
wire \instance_ALU|Add0~42_combout ;
wire \instance_ALU|Add0~40 ;
wire \instance_ALU|Add0~43_combout ;
wire \instance_muxOperandOut|out[11]~36_combout ;
wire \instance_muxOperandOut|out[11]~37_combout ;
wire \instance_RegisterBank|registers~76_q ;
wire \instance_RegisterBank|registers~12_q ;
wire \instance_RegisterBank|registers~524_combout ;
wire \instance_RegisterBank|registers~44_q ;
wire \instance_ALU|Add0~45_combout ;
wire \instance_ALU|Add0~44 ;
wire \instance_ALU|Add0~46_combout ;
wire \instance_muxOperandOut|out[12]~38_combout ;
wire \instance_muxOperandOut|out[12]~39_combout ;
wire \instance_RegisterBank|registers~13_q ;
wire \instance_RegisterBank|registers~77_q ;
wire \instance_RegisterBank|registers~525_combout ;
wire \instance_RegisterBank|registers~45_q ;
wire \instance_ALU|Add0~48_combout ;
wire \instance_ALU|Add0~47 ;
wire \instance_ALU|Add0~49_combout ;
wire \instance_muxOperandOut|out[13]~40_combout ;
wire \instance_muxOperandOut|out[13]~41_combout ;
wire \instance_RegisterBank|registers~78_q ;
wire \instance_RegisterBank|registers~14_q ;
wire \instance_RegisterBank|registers~526_combout ;
wire \instance_RegisterBank|registers~46_q ;
wire \instance_ALU|Add0~51_combout ;
wire \instance_ALU|Add0~50 ;
wire \instance_ALU|Add0~52_combout ;
wire \instance_muxOperandOut|out[14]~42_combout ;
wire \instance_muxOperandOut|out[14]~43_combout ;
wire \instance_RegisterBank|registers~79_q ;
wire \instance_RegisterBank|registers~15_q ;
wire \instance_RegisterBank|registers~527_combout ;
wire \instance_RegisterBank|registers~47_q ;
wire \instance_ALU|Add0~54_combout ;
wire \instance_ALU|Add0~53 ;
wire \instance_ALU|Add0~55_combout ;
wire \instance_muxOperandOut|out[15]~44_combout ;
wire \instance_muxOperandOut|out[15]~45_combout ;
wire \instance_RegisterBank|registers~16_q ;
wire \instance_RegisterBank|registers~48_q ;
wire \instance_ALU|Add0~57_combout ;
wire \instance_RegisterBank|registers~80_q ;
wire \instance_RegisterBank|registers~528_combout ;
wire \instance_ALU|Add0~56 ;
wire \instance_ALU|Add0~58_combout ;
wire \instance_muxOperandOut|out[16]~46_combout ;
wire \instance_muxOperandOut|out[16]~47_combout ;
wire \instance_RegisterBank|registers~81_q ;
wire \instance_RegisterBank|registers~17_q ;
wire \instance_RegisterBank|registers~529_combout ;
wire \instance_RegisterBank|registers~49_q ;
wire \instance_ALU|Add0~60_combout ;
wire \instance_ALU|Add0~61_combout ;
wire \instance_ALU|Add0~59 ;
wire \instance_ALU|Add0~62_combout ;
wire \instance_muxOperandOut|out[17]~48_combout ;
wire \instance_muxOperandOut|out[17]~49_combout ;
wire \instance_RegisterBank|registers~82_q ;
wire \instance_RegisterBank|registers~18_q ;
wire \instance_RegisterBank|registers~530_combout ;
wire \instance_RegisterBank|registers~50_q ;
wire \instance_ALU|Add0~64_combout ;
wire \instance_ALU|Add0~63 ;
wire \instance_ALU|Add0~65_combout ;
wire \instance_muxOperandOut|out[18]~50_combout ;
wire \instance_muxOperandOut|out[18]~51_combout ;
wire \instance_RegisterBank|registers~19_q ;
wire \instance_RegisterBank|registers~83_q ;
wire \instance_RegisterBank|registers~531_combout ;
wire \instance_RegisterBank|registers~51_q ;
wire \instance_ALU|Add0~67_combout ;
wire \instance_ALU|Add0~66 ;
wire \instance_ALU|Add0~68_combout ;
wire \instance_muxOperandOut|out[19]~52_combout ;
wire \instance_muxOperandOut|out[19]~53_combout ;
wire \instance_RegisterBank|registers~84_q ;
wire \instance_RegisterBank|registers~20feeder_combout ;
wire \instance_RegisterBank|registers~20_q ;
wire \instance_RegisterBank|registers~532_combout ;
wire \instance_RegisterBank|registers~52feeder_combout ;
wire \instance_RegisterBank|registers~52_q ;
wire \instance_ALU|Add0~70_combout ;
wire \instance_ALU|Add0~69 ;
wire \instance_ALU|Add0~71_combout ;
wire \instance_muxOperandOut|out[20]~54_combout ;
wire \instance_muxOperandOut|out[20]~55_combout ;
wire \instance_RegisterBank|registers~21feeder_combout ;
wire \instance_RegisterBank|registers~21_q ;
wire \instance_RegisterBank|registers~53feeder_combout ;
wire \instance_RegisterBank|registers~53_q ;
wire \instance_ALU|Add0~73_combout ;
wire \instance_RegisterBank|registers~85_q ;
wire \instance_RegisterBank|registers~533_combout ;
wire \instance_ALU|Add0~72 ;
wire \instance_ALU|Add0~74_combout ;
wire \instance_muxOperandOut|out[21]~56_combout ;
wire \instance_muxOperandOut|out[21]~57_combout ;
wire \instance_RegisterBank|registers~86_q ;
wire \instance_RegisterBank|registers~22feeder_combout ;
wire \instance_RegisterBank|registers~22_q ;
wire \instance_RegisterBank|registers~534_combout ;
wire \instance_RegisterBank|registers~54_q ;
wire \instance_ALU|Add0~76_combout ;
wire \instance_ALU|Add0~75 ;
wire \instance_ALU|Add0~77_combout ;
wire \instance_muxOperandOut|out[22]~58_combout ;
wire \instance_muxOperandOut|out[22]~59_combout ;
wire \instance_RegisterBank|registers~23feeder_combout ;
wire \instance_RegisterBank|registers~23_q ;
wire \instance_RegisterBank|registers~87_q ;
wire \instance_RegisterBank|registers~535_combout ;
wire \instance_RegisterBank|registers~55_q ;
wire \instance_ALU|Add0~79_combout ;
wire \instance_ALU|Add0~78 ;
wire \instance_ALU|Add0~80_combout ;
wire \instance_muxOperandOut|out[23]~60_combout ;
wire \instance_muxOperandOut|out[23]~61_combout ;
wire \instance_RegisterBank|registers~24feeder_combout ;
wire \instance_RegisterBank|registers~24_q ;
wire \instance_RegisterBank|registers~88_q ;
wire \instance_RegisterBank|registers~536_combout ;
wire \instance_RegisterBank|registers~56_q ;
wire \instance_ALU|Add0~82_combout ;
wire \instance_ALU|Add0~81 ;
wire \instance_ALU|Add0~83_combout ;
wire \instance_muxOperandOut|out[24]~62_combout ;
wire \instance_muxOperandOut|out[24]~63_combout ;
wire \instance_RegisterBank|registers~89_q ;
wire \instance_RegisterBank|registers~25feeder_combout ;
wire \instance_RegisterBank|registers~25_q ;
wire \instance_muxOperandOut|out[25]~64_combout ;
wire \instance_RegisterBank|registers~57_q ;
wire \instance_ALU|Add0~85_combout ;
wire \instance_RegisterBank|registers~537_combout ;
wire \instance_ALU|Add0~84 ;
wire \instance_ALU|Add0~86_combout ;
wire \instance_muxOperandOut|out[25]~65_combout ;
wire \instance_RegisterBank|registers~26feeder_combout ;
wire \instance_RegisterBank|registers~26_q ;
wire \instance_RegisterBank|registers~58_q ;
wire \instance_ALU|Add0~88_combout ;
wire \instance_RegisterBank|registers~90_q ;
wire \instance_RegisterBank|registers~538_combout ;
wire \instance_ALU|Add0~87 ;
wire \instance_ALU|Add0~89_combout ;
wire \instance_muxOperandOut|out[26]~66_combout ;
wire \instance_muxOperandOut|out[26]~67_combout ;
wire \instance_RegisterBank|registers~91_q ;
wire \instance_RegisterBank|registers~27_q ;
wire \instance_RegisterBank|registers~539_combout ;
wire \instance_RegisterBank|registers~59_q ;
wire \instance_ALU|Add0~91_combout ;
wire \instance_ALU|Add0~90 ;
wire \instance_ALU|Add0~92_combout ;
wire \instance_muxOperandOut|out[27]~68_combout ;
wire \instance_muxOperandOut|out[27]~69_combout ;
wire \instance_RegisterBank|registers~92_q ;
wire \instance_RegisterBank|registers~28_q ;
wire \instance_RegisterBank|registers~540_combout ;
wire \instance_RegisterBank|registers~60_q ;
wire \instance_ALU|Add0~94_combout ;
wire \instance_ALU|Add0~93 ;
wire \instance_ALU|Add0~95_combout ;
wire \instance_muxOperandOut|out[28]~70_combout ;
wire \instance_muxOperandOut|out[28]~71_combout ;
wire \instance_RegisterBank|registers~29_q ;
wire \instance_RegisterBank|registers~93_q ;
wire \instance_RegisterBank|registers~541_combout ;
wire \instance_RegisterBank|registers~61_q ;
wire \instance_ALU|Add0~97_combout ;
wire \instance_ALU|Add0~96 ;
wire \instance_ALU|Add0~98_combout ;
wire \instance_muxOperandOut|out[29]~72_combout ;
wire \instance_muxOperandOut|out[29]~73_combout ;
wire \instance_RegisterBank|registers~94_q ;
wire \instance_RegisterBank|registers~30_q ;
wire \instance_RegisterBank|registers~542_combout ;
wire \instance_RegisterBank|registers~62_q ;
wire \instance_ALU|Add0~100_combout ;
wire \instance_ALU|Add0~99 ;
wire \instance_ALU|Add0~101_combout ;
wire \instance_muxOperandOut|out[30]~74_combout ;
wire \instance_muxOperandOut|out[30]~75_combout ;
wire \instance_RegisterBank|registers~95_q ;
wire \instance_RegisterBank|registers~31_q ;
wire \instance_RegisterBank|registers~543_combout ;
wire \instance_RegisterBank|registers~63_q ;
wire \instance_ALU|Add0~103_combout ;
wire \instance_ALU|Add0~102 ;
wire \instance_ALU|Add0~104_combout ;
wire \instance_muxOperandOut|out[31]~76_combout ;
wire \instance_muxOperandOut|out[31]~77_combout ;
wire \instance_BinToBCD2|Equal0~1_combout ;
wire \instance_BinToBCD2|Equal0~0_combout ;
wire \instance_BinToBCD2|Equal0~2_combout ;
wire \instance_BinToBCD2|Ones~0_combout ;
wire \instance_BinToBCD2|Ones~1_combout ;
wire \instance_BinToBCD2|Ones~2_combout ;
wire \instance_BinToBCD2|Ones~3_combout ;
wire \instance_BinToBCD2|Ones~5_combout ;
wire \instance_BinToBCD2|Ones~4_combout ;
wire \instance_BinToBCD2|LessThan4~0_combout ;
wire \instance_BinToBCD2|LessThan2~0_combout ;
wire \instance_BinToBCD2|Add4~0_combout ;
wire \instance_BinToBCD2|Ones[3]~8_combout ;
wire \instance_BinToBCD2|Ones[1]~6_combout ;
wire \instance_BinToBCD2|Ones[2]~7_combout ;
wire \instance7_display7|WideOr6~0_combout ;
wire \instance7_display7|WideOr5~0_combout ;
wire \instance7_display7|WideOr4~0_combout ;
wire \instance7_display7|WideOr3~0_combout ;
wire \instance7_display7|WideOr2~0_combout ;
wire \instance7_display7|WideOr1~0_combout ;
wire \instance7_display7|WideOr0~0_combout ;
wire \instance_BinToBCD2|Ones~9_combout ;
wire \instance_BinToBCD2|Tens[2]~3_combout ;
wire \instance_BinToBCD2|Ones~10_combout ;
wire \instance_BinToBCD2|Tens[2]~4_combout ;
wire \instance_BinToBCD2|Add0~0_combout ;
wire \instance_BinToBCD2|Tens[1]~1_combout ;
wire \instance_BinToBCD2|Tens[3]~5_combout ;
wire \instance_BinToBCD2|Tens[3]~6_combout ;
wire \instance_BinToBCD2|Tens[1]~2_combout ;
wire \instance_BinToBCD2|LessThan4~1_combout ;
wire \instance_BinToBCD2|Tens[0]~0_combout ;
wire \instance6_display7|WideOr6~0_combout ;
wire \instance6_display7|WideOr5~0_combout ;
wire \instance6_display7|WideOr4~0_combout ;
wire \instance6_display7|WideOr3~0_combout ;
wire \instance6_display7|WideOr2~0_combout ;
wire \instance6_display7|WideOr1~0_combout ;
wire \instance6_display7|WideOr0~0_combout ;
wire [31:0] \instance_PC|outPC ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X109_Y73_N2
cycloneive_io_obuf \outALU[0]~output (
	.i(\instance_muxOperandOut|out[0]~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outALU[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \outALU[0]~output .bus_hold = "false";
defparam \outALU[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N16
cycloneive_io_obuf \outALU[1]~output (
	.i(\instance_muxOperandOut|out[1]~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outALU[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \outALU[1]~output .bus_hold = "false";
defparam \outALU[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y73_N2
cycloneive_io_obuf \outALU[2]~output (
	.i(\instance_muxOperandOut|out[2]~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outALU[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \outALU[2]~output .bus_hold = "false";
defparam \outALU[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y73_N9
cycloneive_io_obuf \outALU[3]~output (
	.i(\instance_muxOperandOut|out[3]~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outALU[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \outALU[3]~output .bus_hold = "false";
defparam \outALU[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y73_N2
cycloneive_io_obuf \outALU[4]~output (
	.i(\instance_muxOperandOut|out[4]~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outALU[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \outALU[4]~output .bus_hold = "false";
defparam \outALU[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y73_N9
cycloneive_io_obuf \outALU[5]~output (
	.i(\instance_muxOperandOut|out[5]~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outALU[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \outALU[5]~output .bus_hold = "false";
defparam \outALU[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y68_N23
cycloneive_io_obuf \outALU[6]~output (
	.i(!\instance_muxOperandOut|out[6]~27_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outALU[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \outALU[6]~output .bus_hold = "false";
defparam \outALU[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N9
cycloneive_io_obuf \outALU[7]~output (
	.i(\instance_muxOperandOut|out[7]~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outALU[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \outALU[7]~output .bus_hold = "false";
defparam \outALU[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N16
cycloneive_io_obuf \outALU[8]~output (
	.i(\instance_muxOperandOut|out[8]~31_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outALU[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \outALU[8]~output .bus_hold = "false";
defparam \outALU[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N2
cycloneive_io_obuf \outALU[9]~output (
	.i(\instance_muxOperandOut|out[9]~33_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outALU[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \outALU[9]~output .bus_hold = "false";
defparam \outALU[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y73_N16
cycloneive_io_obuf \outALU[10]~output (
	.i(\instance_muxOperandOut|out[10]~35_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outALU[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \outALU[10]~output .bus_hold = "false";
defparam \outALU[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y73_N23
cycloneive_io_obuf \outALU[11]~output (
	.i(\instance_muxOperandOut|out[11]~37_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outALU[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \outALU[11]~output .bus_hold = "false";
defparam \outALU[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y73_N23
cycloneive_io_obuf \outALU[12]~output (
	.i(\instance_muxOperandOut|out[12]~39_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outALU[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \outALU[12]~output .bus_hold = "false";
defparam \outALU[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y73_N23
cycloneive_io_obuf \outALU[13]~output (
	.i(\instance_muxOperandOut|out[13]~41_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outALU[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \outALU[13]~output .bus_hold = "false";
defparam \outALU[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \outALU[14]~output (
	.i(\instance_muxOperandOut|out[14]~43_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outALU[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \outALU[14]~output .bus_hold = "false";
defparam \outALU[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N23
cycloneive_io_obuf \outALU[15]~output (
	.i(\instance_muxOperandOut|out[15]~45_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outALU[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \outALU[15]~output .bus_hold = "false";
defparam \outALU[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y73_N16
cycloneive_io_obuf \outALU[16]~output (
	.i(\instance_muxOperandOut|out[16]~47_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outALU[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \outALU[16]~output .bus_hold = "false";
defparam \outALU[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N23
cycloneive_io_obuf \outALU[17]~output (
	.i(\instance_muxOperandOut|out[17]~49_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outALU[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \outALU[17]~output .bus_hold = "false";
defparam \outALU[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N9
cycloneive_io_obuf \outALU[18]~output (
	.i(\instance_muxOperandOut|out[18]~51_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outALU[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \outALU[18]~output .bus_hold = "false";
defparam \outALU[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \outALU[19]~output (
	.i(\instance_muxOperandOut|out[19]~53_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outALU[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \outALU[19]~output .bus_hold = "false";
defparam \outALU[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N16
cycloneive_io_obuf \outALU[20]~output (
	.i(\instance_muxOperandOut|out[20]~55_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outALU[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \outALU[20]~output .bus_hold = "false";
defparam \outALU[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N9
cycloneive_io_obuf \outALU[21]~output (
	.i(\instance_muxOperandOut|out[21]~57_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outALU[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \outALU[21]~output .bus_hold = "false";
defparam \outALU[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \outALU[22]~output (
	.i(\instance_muxOperandOut|out[22]~59_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outALU[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \outALU[22]~output .bus_hold = "false";
defparam \outALU[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N2
cycloneive_io_obuf \outALU[23]~output (
	.i(\instance_muxOperandOut|out[23]~61_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outALU[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \outALU[23]~output .bus_hold = "false";
defparam \outALU[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \outALU[24]~output (
	.i(\instance_muxOperandOut|out[24]~63_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outALU[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \outALU[24]~output .bus_hold = "false";
defparam \outALU[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N9
cycloneive_io_obuf \outALU[25]~output (
	.i(\instance_muxOperandOut|out[25]~65_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outALU[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \outALU[25]~output .bus_hold = "false";
defparam \outALU[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N23
cycloneive_io_obuf \outALU[26]~output (
	.i(\instance_muxOperandOut|out[26]~67_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outALU[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \outALU[26]~output .bus_hold = "false";
defparam \outALU[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N16
cycloneive_io_obuf \outALU[27]~output (
	.i(\instance_muxOperandOut|out[27]~69_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outALU[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \outALU[27]~output .bus_hold = "false";
defparam \outALU[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y73_N16
cycloneive_io_obuf \outALU[28]~output (
	.i(\instance_muxOperandOut|out[28]~71_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outALU[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \outALU[28]~output .bus_hold = "false";
defparam \outALU[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y73_N9
cycloneive_io_obuf \outALU[29]~output (
	.i(\instance_muxOperandOut|out[29]~73_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outALU[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \outALU[29]~output .bus_hold = "false";
defparam \outALU[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N2
cycloneive_io_obuf \outALU[30]~output (
	.i(\instance_muxOperandOut|out[30]~75_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outALU[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \outALU[30]~output .bus_hold = "false";
defparam \outALU[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y73_N16
cycloneive_io_obuf \outALU[31]~output (
	.i(\instance_muxOperandOut|out[31]~77_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outALU[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \outALU[31]~output .bus_hold = "false";
defparam \outALU[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N9
cycloneive_io_obuf \outmuxPC[0]~output (
	.i(\instance_PC|outPC [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outmuxPC[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \outmuxPC[0]~output .bus_hold = "false";
defparam \outmuxPC[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N9
cycloneive_io_obuf \outmuxPC[1]~output (
	.i(\instance_PC|outPC [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outmuxPC[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \outmuxPC[1]~output .bus_hold = "false";
defparam \outmuxPC[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N2
cycloneive_io_obuf \outmuxPC[2]~output (
	.i(\instance_PC|outPC [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outmuxPC[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \outmuxPC[2]~output .bus_hold = "false";
defparam \outmuxPC[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N23
cycloneive_io_obuf \outmuxPC[3]~output (
	.i(\instance_PC|outPC [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outmuxPC[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \outmuxPC[3]~output .bus_hold = "false";
defparam \outmuxPC[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \outDisplayUnidade[0]~output (
	.i(\instance7_display7|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outDisplayUnidade[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \outDisplayUnidade[0]~output .bus_hold = "false";
defparam \outDisplayUnidade[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \outDisplayUnidade[1]~output (
	.i(\instance7_display7|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outDisplayUnidade[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \outDisplayUnidade[1]~output .bus_hold = "false";
defparam \outDisplayUnidade[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \outDisplayUnidade[2]~output (
	.i(!\instance7_display7|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outDisplayUnidade[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \outDisplayUnidade[2]~output .bus_hold = "false";
defparam \outDisplayUnidade[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \outDisplayUnidade[3]~output (
	.i(\instance7_display7|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outDisplayUnidade[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \outDisplayUnidade[3]~output .bus_hold = "false";
defparam \outDisplayUnidade[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \outDisplayUnidade[4]~output (
	.i(\instance7_display7|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outDisplayUnidade[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \outDisplayUnidade[4]~output .bus_hold = "false";
defparam \outDisplayUnidade[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y67_N16
cycloneive_io_obuf \outDisplayUnidade[5]~output (
	.i(!\instance7_display7|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outDisplayUnidade[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \outDisplayUnidade[5]~output .bus_hold = "false";
defparam \outDisplayUnidade[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N2
cycloneive_io_obuf \outDisplayUnidade[6]~output (
	.i(\instance7_display7|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outDisplayUnidade[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \outDisplayUnidade[6]~output .bus_hold = "false";
defparam \outDisplayUnidade[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \outDisplayDezena[0]~output (
	.i(\instance6_display7|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outDisplayDezena[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \outDisplayDezena[0]~output .bus_hold = "false";
defparam \outDisplayDezena[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \outDisplayDezena[1]~output (
	.i(\instance6_display7|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outDisplayDezena[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \outDisplayDezena[1]~output .bus_hold = "false";
defparam \outDisplayDezena[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \outDisplayDezena[2]~output (
	.i(\instance6_display7|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outDisplayDezena[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \outDisplayDezena[2]~output .bus_hold = "false";
defparam \outDisplayDezena[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \outDisplayDezena[3]~output (
	.i(\instance6_display7|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outDisplayDezena[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \outDisplayDezena[3]~output .bus_hold = "false";
defparam \outDisplayDezena[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N9
cycloneive_io_obuf \outDisplayDezena[4]~output (
	.i(\instance6_display7|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outDisplayDezena[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \outDisplayDezena[4]~output .bus_hold = "false";
defparam \outDisplayDezena[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \outDisplayDezena[5]~output (
	.i(\instance6_display7|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outDisplayDezena[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \outDisplayDezena[5]~output .bus_hold = "false";
defparam \outDisplayDezena[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \outDisplayDezena[6]~output (
	.i(!\instance6_display7|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outDisplayDezena[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \outDisplayDezena[6]~output .bus_hold = "false";
defparam \outDisplayDezena[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X115_Y17_N1
cycloneive_io_ibuf \keys[0]~input (
	.i(keys[0]),
	.ibar(gnd),
	.o(\keys[0]~input_o ));
// synopsys translate_off
defparam \keys[0]~input .bus_hold = "false";
defparam \keys[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y37_N15
cycloneive_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G9
cycloneive_clkctrl \clock~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clock~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clock~inputclkctrl .clock_type = "global clock";
defparam \clock~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X100_Y70_N12
cycloneive_lcell_comb \instance_PC|Add0~0 (
// Equation(s):
// \instance_PC|Add0~0_combout  = \instance_PC|outPC [0] $ (VCC)
// \instance_PC|Add0~1  = CARRY(\instance_PC|outPC [0])

	.dataa(gnd),
	.datab(\instance_PC|outPC [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\instance_PC|Add0~0_combout ),
	.cout(\instance_PC|Add0~1 ));
// synopsys translate_off
defparam \instance_PC|Add0~0 .lut_mask = 16'h33CC;
defparam \instance_PC|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X111_Y73_N1
cycloneive_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X85_Y73_N15
cycloneive_io_ibuf \processIn~input (
	.i(processIn),
	.ibar(gnd),
	.o(\processIn~input_o ));
// synopsys translate_off
defparam \processIn~input .bus_hold = "false";
defparam \processIn~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X96_Y70_N12
cycloneive_lcell_comb \instance_PC|Add1~0 (
// Equation(s):
// \instance_PC|Add1~0_combout  = (\processIn~input_o  & (\instance_PC|outPC [0] $ (VCC))) # (!\processIn~input_o  & (\instance_PC|outPC [0] & VCC))
// \instance_PC|Add1~1  = CARRY((\processIn~input_o  & \instance_PC|outPC [0]))

	.dataa(\processIn~input_o ),
	.datab(\instance_PC|outPC [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\instance_PC|Add1~0_combout ),
	.cout(\instance_PC|Add1~1 ));
// synopsys translate_off
defparam \instance_PC|Add1~0 .lut_mask = 16'h6688;
defparam \instance_PC|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y70_N14
cycloneive_lcell_comb \instance_PC|Add0~2 (
// Equation(s):
// \instance_PC|Add0~2_combout  = (\instance_PC|outPC [1] & (!\instance_PC|Add0~1 )) # (!\instance_PC|outPC [1] & ((\instance_PC|Add0~1 ) # (GND)))
// \instance_PC|Add0~3  = CARRY((!\instance_PC|Add0~1 ) # (!\instance_PC|outPC [1]))

	.dataa(gnd),
	.datab(\instance_PC|outPC [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\instance_PC|Add0~1 ),
	.combout(\instance_PC|Add0~2_combout ),
	.cout(\instance_PC|Add0~3 ));
// synopsys translate_off
defparam \instance_PC|Add0~2 .lut_mask = 16'h3C3F;
defparam \instance_PC|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X100_Y70_N16
cycloneive_lcell_comb \instance_PC|Add0~4 (
// Equation(s):
// \instance_PC|Add0~4_combout  = (\instance_PC|outPC [2] & (\instance_PC|Add0~3  $ (GND))) # (!\instance_PC|outPC [2] & (!\instance_PC|Add0~3  & VCC))
// \instance_PC|Add0~5  = CARRY((\instance_PC|outPC [2] & !\instance_PC|Add0~3 ))

	.dataa(gnd),
	.datab(\instance_PC|outPC [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\instance_PC|Add0~3 ),
	.combout(\instance_PC|Add0~4_combout ),
	.cout(\instance_PC|Add0~5 ));
// synopsys translate_off
defparam \instance_PC|Add0~4 .lut_mask = 16'hC30C;
defparam \instance_PC|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X96_Y70_N14
cycloneive_lcell_comb \instance_PC|Add1~2 (
// Equation(s):
// \instance_PC|Add1~2_combout  = (\instance_PC|outPC [1] & (!\instance_PC|Add1~1 )) # (!\instance_PC|outPC [1] & ((\instance_PC|Add1~1 ) # (GND)))
// \instance_PC|Add1~3  = CARRY((!\instance_PC|Add1~1 ) # (!\instance_PC|outPC [1]))

	.dataa(gnd),
	.datab(\instance_PC|outPC [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\instance_PC|Add1~1 ),
	.combout(\instance_PC|Add1~2_combout ),
	.cout(\instance_PC|Add1~3 ));
// synopsys translate_off
defparam \instance_PC|Add1~2 .lut_mask = 16'h3C3F;
defparam \instance_PC|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X96_Y70_N16
cycloneive_lcell_comb \instance_PC|Add1~4 (
// Equation(s):
// \instance_PC|Add1~4_combout  = (\instance_PC|outPC [2] & (\instance_PC|Add1~3  $ (GND))) # (!\instance_PC|outPC [2] & (!\instance_PC|Add1~3  & VCC))
// \instance_PC|Add1~5  = CARRY((\instance_PC|outPC [2] & !\instance_PC|Add1~3 ))

	.dataa(gnd),
	.datab(\instance_PC|outPC [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\instance_PC|Add1~3 ),
	.combout(\instance_PC|Add1~4_combout ),
	.cout(\instance_PC|Add1~5 ));
// synopsys translate_off
defparam \instance_PC|Add1~4 .lut_mask = 16'hC30C;
defparam \instance_PC|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X100_Y70_N26
cycloneive_lcell_comb \instance_PC|outPC[2]~1 (
// Equation(s):
// \instance_PC|outPC[2]~1_combout  = (\reset~input_o  & ((\instance_ALU|Equal0~4_combout  & ((\instance_PC|Add1~4_combout ))) # (!\instance_ALU|Equal0~4_combout  & (\instance_PC|Add0~4_combout ))))

	.dataa(\instance_PC|Add0~4_combout ),
	.datab(\instance_PC|Add1~4_combout ),
	.datac(\reset~input_o ),
	.datad(\instance_ALU|Equal0~4_combout ),
	.cin(gnd),
	.combout(\instance_PC|outPC[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \instance_PC|outPC[2]~1 .lut_mask = 16'hC0A0;
defparam \instance_PC|outPC[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y70_N27
dffeas \instance_PC|outPC[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\instance_PC|outPC[2]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instance_PC|outPC [2]),
	.prn(vcc));
// synopsys translate_off
defparam \instance_PC|outPC[2] .is_wysiwyg = "true";
defparam \instance_PC|outPC[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y70_N18
cycloneive_lcell_comb \instance_PC|Add1~6 (
// Equation(s):
// \instance_PC|Add1~6_combout  = \instance_PC|outPC [3] $ (\instance_PC|Add1~5 )

	.dataa(\instance_PC|outPC [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\instance_PC|Add1~5 ),
	.combout(\instance_PC|Add1~6_combout ),
	.cout());
// synopsys translate_off
defparam \instance_PC|Add1~6 .lut_mask = 16'h5A5A;
defparam \instance_PC|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X100_Y70_N18
cycloneive_lcell_comb \instance_PC|Add0~6 (
// Equation(s):
// \instance_PC|Add0~6_combout  = \instance_PC|Add0~5  $ (\instance_PC|outPC [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\instance_PC|outPC [3]),
	.cin(\instance_PC|Add0~5 ),
	.combout(\instance_PC|Add0~6_combout ),
	.cout());
// synopsys translate_off
defparam \instance_PC|Add0~6 .lut_mask = 16'h0FF0;
defparam \instance_PC|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X100_Y70_N4
cycloneive_lcell_comb \instance_PC|outPC[3]~0 (
// Equation(s):
// \instance_PC|outPC[3]~0_combout  = (\reset~input_o  & ((\instance_ALU|Equal0~4_combout  & (\instance_PC|Add1~6_combout )) # (!\instance_ALU|Equal0~4_combout  & ((\instance_PC|Add0~6_combout )))))

	.dataa(\instance_PC|Add1~6_combout ),
	.datab(\instance_PC|Add0~6_combout ),
	.datac(\reset~input_o ),
	.datad(\instance_ALU|Equal0~4_combout ),
	.cin(gnd),
	.combout(\instance_PC|outPC[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \instance_PC|outPC[3]~0 .lut_mask = 16'hA0C0;
defparam \instance_PC|outPC[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y70_N5
dffeas \instance_PC|outPC[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\instance_PC|outPC[3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instance_PC|outPC [3]),
	.prn(vcc));
// synopsys translate_off
defparam \instance_PC|outPC[3] .is_wysiwyg = "true";
defparam \instance_PC|outPC[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y70_N28
cycloneive_lcell_comb \instance_InstructionMemory|InstrctionsMemory~0 (
// Equation(s):
// \instance_InstructionMemory|InstrctionsMemory~0_combout  = (!\instance_PC|outPC [3] & !\instance_PC|outPC [2])

	.dataa(\instance_PC|outPC [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\instance_PC|outPC [2]),
	.cin(gnd),
	.combout(\instance_InstructionMemory|InstrctionsMemory~0_combout ),
	.cout());
// synopsys translate_off
defparam \instance_InstructionMemory|InstrctionsMemory~0 .lut_mask = 16'h0055;
defparam \instance_InstructionMemory|InstrctionsMemory~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y70_N8
cycloneive_lcell_comb \instance_InstructionMemory|InstrctionsMemory~1 (
// Equation(s):
// \instance_InstructionMemory|InstrctionsMemory~1_combout  = (\instance_PC|outPC [3]) # ((\instance_PC|outPC [2]) # ((!\instance_PC|outPC [0] & \instance_PC|outPC [1])))

	.dataa(\instance_PC|outPC [0]),
	.datab(\instance_PC|outPC [1]),
	.datac(\instance_PC|outPC [3]),
	.datad(\instance_PC|outPC [2]),
	.cin(gnd),
	.combout(\instance_InstructionMemory|InstrctionsMemory~1_combout ),
	.cout());
// synopsys translate_off
defparam \instance_InstructionMemory|InstrctionsMemory~1 .lut_mask = 16'hFFF4;
defparam \instance_InstructionMemory|InstrctionsMemory~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y69_N18
cycloneive_lcell_comb \instance_ALU|Equal0~4 (
// Equation(s):
// \instance_ALU|Equal0~4_combout  = (!\instance_InstructionMemory|InstrctionsMemory~1_combout  & (((\instance_PC|outPC [0]) # (!\instance_InstructionMemory|InstrctionsMemory~0_combout )) # (!\instance_PC|outPC [1])))

	.dataa(\instance_PC|outPC [1]),
	.datab(\instance_InstructionMemory|InstrctionsMemory~0_combout ),
	.datac(\instance_PC|outPC [0]),
	.datad(\instance_InstructionMemory|InstrctionsMemory~1_combout ),
	.cin(gnd),
	.combout(\instance_ALU|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \instance_ALU|Equal0~4 .lut_mask = 16'h00F7;
defparam \instance_ALU|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y70_N30
cycloneive_lcell_comb \instance_PC|outPC[0]~3 (
// Equation(s):
// \instance_PC|outPC[0]~3_combout  = (\reset~input_o  & ((\instance_ALU|Equal0~4_combout  & ((\instance_PC|Add1~0_combout ))) # (!\instance_ALU|Equal0~4_combout  & (\instance_PC|Add0~0_combout ))))

	.dataa(\instance_PC|Add0~0_combout ),
	.datab(\reset~input_o ),
	.datac(\instance_PC|Add1~0_combout ),
	.datad(\instance_ALU|Equal0~4_combout ),
	.cin(gnd),
	.combout(\instance_PC|outPC[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \instance_PC|outPC[0]~3 .lut_mask = 16'hC088;
defparam \instance_PC|outPC[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y70_N31
dffeas \instance_PC|outPC[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\instance_PC|outPC[0]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instance_PC|outPC [0]),
	.prn(vcc));
// synopsys translate_off
defparam \instance_PC|outPC[0] .is_wysiwyg = "true";
defparam \instance_PC|outPC[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y70_N20
cycloneive_lcell_comb \instance_PC|outPC[1]~2 (
// Equation(s):
// \instance_PC|outPC[1]~2_combout  = (\reset~input_o  & ((\instance_ALU|Equal0~4_combout  & ((\instance_PC|Add1~2_combout ))) # (!\instance_ALU|Equal0~4_combout  & (\instance_PC|Add0~2_combout ))))

	.dataa(\instance_PC|Add0~2_combout ),
	.datab(\reset~input_o ),
	.datac(\instance_PC|Add1~2_combout ),
	.datad(\instance_ALU|Equal0~4_combout ),
	.cin(gnd),
	.combout(\instance_PC|outPC[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \instance_PC|outPC[1]~2 .lut_mask = 16'hC088;
defparam \instance_PC|outPC[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y70_N25
dffeas \instance_PC|outPC[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\instance_PC|outPC[1]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instance_PC|outPC [1]),
	.prn(vcc));
// synopsys translate_off
defparam \instance_PC|outPC[1] .is_wysiwyg = "true";
defparam \instance_PC|outPC[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y70_N18
cycloneive_lcell_comb \instance_muxOperandOut|out[5]~78 (
// Equation(s):
// \instance_muxOperandOut|out[5]~78_combout  = (!\instance_PC|outPC [1] & (!\instance_PC|outPC [2] & !\instance_PC|outPC [3]))

	.dataa(gnd),
	.datab(\instance_PC|outPC [1]),
	.datac(\instance_PC|outPC [2]),
	.datad(\instance_PC|outPC [3]),
	.cin(gnd),
	.combout(\instance_muxOperandOut|out[5]~78_combout ),
	.cout());
// synopsys translate_off
defparam \instance_muxOperandOut|out[5]~78 .lut_mask = 16'h0003;
defparam \instance_muxOperandOut|out[5]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y70_N20
cycloneive_lcell_comb \instance_RegisterBank|registers~544 (
// Equation(s):
// \instance_RegisterBank|registers~544_combout  = (\instance_InstructionMemory|InstrctionsMemory~0_combout  & (\instance_PC|outPC [0] & (\instance_PC|outPC [1] & \instance_InstructionMemory|InstrctionsMemory~1_combout ))) # 
// (!\instance_InstructionMemory|InstrctionsMemory~0_combout  & (((!\instance_InstructionMemory|InstrctionsMemory~1_combout ))))

	.dataa(\instance_PC|outPC [0]),
	.datab(\instance_InstructionMemory|InstrctionsMemory~0_combout ),
	.datac(\instance_PC|outPC [1]),
	.datad(\instance_InstructionMemory|InstrctionsMemory~1_combout ),
	.cin(gnd),
	.combout(\instance_RegisterBank|registers~544_combout ),
	.cout());
// synopsys translate_off
defparam \instance_RegisterBank|registers~544 .lut_mask = 16'h8033;
defparam \instance_RegisterBank|registers~544 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y69_N13
dffeas \instance_RegisterBank|registers~0 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\instance_muxOperandOut|out[0]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instance_RegisterBank|registers~544_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instance_RegisterBank|registers~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instance_RegisterBank|registers~0 .is_wysiwyg = "true";
defparam \instance_RegisterBank|registers~0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y70_N30
cycloneive_lcell_comb \instance_RegisterBank|registers~546 (
// Equation(s):
// \instance_RegisterBank|registers~546_combout  = (!\instance_PC|outPC [0] & (\instance_InstructionMemory|InstrctionsMemory~0_combout  & (\instance_InstructionMemory|InstrctionsMemory~1_combout  $ (!\instance_PC|outPC [1]))))

	.dataa(\instance_PC|outPC [0]),
	.datab(\instance_InstructionMemory|InstrctionsMemory~1_combout ),
	.datac(\instance_PC|outPC [1]),
	.datad(\instance_InstructionMemory|InstrctionsMemory~0_combout ),
	.cin(gnd),
	.combout(\instance_RegisterBank|registers~546_combout ),
	.cout());
// synopsys translate_off
defparam \instance_RegisterBank|registers~546 .lut_mask = 16'h4100;
defparam \instance_RegisterBank|registers~546 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y69_N9
dffeas \instance_RegisterBank|registers~64 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\instance_muxOperandOut|out[0]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instance_RegisterBank|registers~546_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instance_RegisterBank|registers~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instance_RegisterBank|registers~64 .is_wysiwyg = "true";
defparam \instance_RegisterBank|registers~64 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y70_N6
cycloneive_lcell_comb \instance_InstructionMemory|InstrctionsMemory~2 (
// Equation(s):
// \instance_InstructionMemory|InstrctionsMemory~2_combout  = (!\instance_PC|outPC [2] & (!\instance_PC|outPC [3] & \instance_PC|outPC [1]))

	.dataa(\instance_PC|outPC [2]),
	.datab(gnd),
	.datac(\instance_PC|outPC [3]),
	.datad(\instance_PC|outPC [1]),
	.cin(gnd),
	.combout(\instance_InstructionMemory|InstrctionsMemory~2_combout ),
	.cout());
// synopsys translate_off
defparam \instance_InstructionMemory|InstrctionsMemory~2 .lut_mask = 16'h0500;
defparam \instance_InstructionMemory|InstrctionsMemory~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y69_N0
cycloneive_lcell_comb \instance_RegisterBank|registers~512 (
// Equation(s):
// \instance_RegisterBank|registers~512_combout  = (\instance_InstructionMemory|InstrctionsMemory~2_combout  & ((\instance_RegisterBank|registers~64_q ))) # (!\instance_InstructionMemory|InstrctionsMemory~2_combout  & (\instance_RegisterBank|registers~0_q ))

	.dataa(\instance_RegisterBank|registers~0_q ),
	.datab(gnd),
	.datac(\instance_RegisterBank|registers~64_q ),
	.datad(\instance_InstructionMemory|InstrctionsMemory~2_combout ),
	.cin(gnd),
	.combout(\instance_RegisterBank|registers~512_combout ),
	.cout());
// synopsys translate_off
defparam \instance_RegisterBank|registers~512 .lut_mask = 16'hF0AA;
defparam \instance_RegisterBank|registers~512 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y70_N6
cycloneive_lcell_comb \instance_RegisterBank|registers~545 (
// Equation(s):
// \instance_RegisterBank|registers~545_combout  = (\instance_PC|outPC [0] & (\instance_InstructionMemory|InstrctionsMemory~0_combout  & (!\instance_PC|outPC [1] & !\instance_InstructionMemory|InstrctionsMemory~1_combout )))

	.dataa(\instance_PC|outPC [0]),
	.datab(\instance_InstructionMemory|InstrctionsMemory~0_combout ),
	.datac(\instance_PC|outPC [1]),
	.datad(\instance_InstructionMemory|InstrctionsMemory~1_combout ),
	.cin(gnd),
	.combout(\instance_RegisterBank|registers~545_combout ),
	.cout());
// synopsys translate_off
defparam \instance_RegisterBank|registers~545 .lut_mask = 16'h0008;
defparam \instance_RegisterBank|registers~545 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y69_N11
dffeas \instance_RegisterBank|registers~32 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\instance_muxOperandOut|out[0]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instance_RegisterBank|registers~545_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instance_RegisterBank|registers~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instance_RegisterBank|registers~32 .is_wysiwyg = "true";
defparam \instance_RegisterBank|registers~32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y69_N10
cycloneive_lcell_comb \instance_ALU|Add0~0 (
// Equation(s):
// \instance_ALU|Add0~0_combout  = (\instance_PC|outPC [0] & (\instance_RegisterBank|registers~0_q )) # (!\instance_PC|outPC [0] & ((!\instance_RegisterBank|registers~32_q )))

	.dataa(\instance_RegisterBank|registers~0_q ),
	.datab(gnd),
	.datac(\instance_RegisterBank|registers~32_q ),
	.datad(\instance_PC|outPC [0]),
	.cin(gnd),
	.combout(\instance_ALU|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \instance_ALU|Add0~0 .lut_mask = 16'hAA0F;
defparam \instance_ALU|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y70_N20
cycloneive_lcell_comb \instance_ALU|Add0~1 (
// Equation(s):
// \instance_ALU|Add0~1_combout  = ((\instance_ALU|Add0~0_combout ) # (!\instance_InstructionMemory|InstrctionsMemory~1_combout )) # (!\instance_InstructionMemory|InstrctionsMemory~2_combout )

	.dataa(\instance_InstructionMemory|InstrctionsMemory~2_combout ),
	.datab(gnd),
	.datac(\instance_InstructionMemory|InstrctionsMemory~1_combout ),
	.datad(\instance_ALU|Add0~0_combout ),
	.cin(gnd),
	.combout(\instance_ALU|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \instance_ALU|Add0~1 .lut_mask = 16'hFF5F;
defparam \instance_ALU|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y70_N0
cycloneive_lcell_comb \instance_ALU|Add0~2 (
// Equation(s):
// \instance_ALU|Add0~2_combout  = (\instance_ALU|Add0~1_combout  & ((\instance_RegisterBank|registers~512_combout ) # (GND))) # (!\instance_ALU|Add0~1_combout  & (\instance_RegisterBank|registers~512_combout  $ (VCC)))
// \instance_ALU|Add0~3  = CARRY((\instance_ALU|Add0~1_combout ) # (\instance_RegisterBank|registers~512_combout ))

	.dataa(\instance_ALU|Add0~1_combout ),
	.datab(\instance_RegisterBank|registers~512_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\instance_ALU|Add0~2_combout ),
	.cout(\instance_ALU|Add0~3 ));
// synopsys translate_off
defparam \instance_ALU|Add0~2 .lut_mask = 16'h99EE;
defparam \instance_ALU|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X101_Y69_N14
cycloneive_lcell_comb \instance_muxOperandOut|out[0]~14 (
// Equation(s):
// \instance_muxOperandOut|out[0]~14_combout  = (\instance_InstructionMemory|InstrctionsMemory~1_combout  & ((\instance_InstructionMemory|InstrctionsMemory~2_combout  & ((\instance_ALU|Add0~2_combout ))) # 
// (!\instance_InstructionMemory|InstrctionsMemory~2_combout  & (\instance_RegisterBank|registers~512_combout )))) # (!\instance_InstructionMemory|InstrctionsMemory~1_combout  & (\instance_RegisterBank|registers~512_combout  & 
// (\instance_InstructionMemory|InstrctionsMemory~2_combout )))

	.dataa(\instance_InstructionMemory|InstrctionsMemory~1_combout ),
	.datab(\instance_RegisterBank|registers~512_combout ),
	.datac(\instance_InstructionMemory|InstrctionsMemory~2_combout ),
	.datad(\instance_ALU|Add0~2_combout ),
	.cin(gnd),
	.combout(\instance_muxOperandOut|out[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \instance_muxOperandOut|out[0]~14 .lut_mask = 16'hE848;
defparam \instance_muxOperandOut|out[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y69_N22
cycloneive_lcell_comb \instance_muxOperandOut|out[0]~15 (
// Equation(s):
// \instance_muxOperandOut|out[0]~15_combout  = (\instance_muxOperandOut|out[5]~78_combout  & (\keys[0]~input_o )) # (!\instance_muxOperandOut|out[5]~78_combout  & ((\instance_muxOperandOut|out[0]~14_combout )))

	.dataa(\keys[0]~input_o ),
	.datab(\instance_muxOperandOut|out[5]~78_combout ),
	.datac(gnd),
	.datad(\instance_muxOperandOut|out[0]~14_combout ),
	.cin(gnd),
	.combout(\instance_muxOperandOut|out[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \instance_muxOperandOut|out[0]~15 .lut_mask = 16'hBB88;
defparam \instance_muxOperandOut|out[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N1
cycloneive_io_ibuf \keys[1]~input (
	.i(keys[1]),
	.ibar(gnd),
	.o(\keys[1]~input_o ));
// synopsys translate_off
defparam \keys[1]~input .bus_hold = "false";
defparam \keys[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X101_Y70_N5
dffeas \instance_RegisterBank|registers~1 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\instance_muxOperandOut|out[1]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instance_RegisterBank|registers~544_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instance_RegisterBank|registers~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instance_RegisterBank|registers~1 .is_wysiwyg = "true";
defparam \instance_RegisterBank|registers~1 .power_up = "low";
// synopsys translate_on

// Location: FF_X102_Y70_N29
dffeas \instance_RegisterBank|registers~65 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\instance_muxOperandOut|out[1]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instance_RegisterBank|registers~546_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instance_RegisterBank|registers~65_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instance_RegisterBank|registers~65 .is_wysiwyg = "true";
defparam \instance_RegisterBank|registers~65 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y70_N8
cycloneive_lcell_comb \instance_RegisterBank|registers~513 (
// Equation(s):
// \instance_RegisterBank|registers~513_combout  = (\instance_InstructionMemory|InstrctionsMemory~2_combout  & ((\instance_RegisterBank|registers~65_q ))) # (!\instance_InstructionMemory|InstrctionsMemory~2_combout  & (\instance_RegisterBank|registers~1_q ))

	.dataa(gnd),
	.datab(\instance_RegisterBank|registers~1_q ),
	.datac(\instance_InstructionMemory|InstrctionsMemory~2_combout ),
	.datad(\instance_RegisterBank|registers~65_q ),
	.cin(gnd),
	.combout(\instance_RegisterBank|registers~513_combout ),
	.cout());
// synopsys translate_off
defparam \instance_RegisterBank|registers~513 .lut_mask = 16'hFC0C;
defparam \instance_RegisterBank|registers~513 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y70_N19
dffeas \instance_RegisterBank|registers~33 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\instance_muxOperandOut|out[1]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instance_RegisterBank|registers~545_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instance_RegisterBank|registers~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instance_RegisterBank|registers~33 .is_wysiwyg = "true";
defparam \instance_RegisterBank|registers~33 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y70_N18
cycloneive_lcell_comb \instance_ALU|Add0~4 (
// Equation(s):
// \instance_ALU|Add0~4_combout  = (\instance_PC|outPC [0] & (\instance_RegisterBank|registers~1_q )) # (!\instance_PC|outPC [0] & ((!\instance_RegisterBank|registers~33_q )))

	.dataa(gnd),
	.datab(\instance_RegisterBank|registers~1_q ),
	.datac(\instance_RegisterBank|registers~33_q ),
	.datad(\instance_PC|outPC [0]),
	.cin(gnd),
	.combout(\instance_ALU|Add0~4_combout ),
	.cout());
// synopsys translate_off
defparam \instance_ALU|Add0~4 .lut_mask = 16'hCC0F;
defparam \instance_ALU|Add0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y70_N10
cycloneive_lcell_comb \instance_ALU|Add0~5 (
// Equation(s):
// \instance_ALU|Add0~5_combout  = ((\instance_ALU|Add0~4_combout ) # (!\instance_InstructionMemory|InstrctionsMemory~1_combout )) # (!\instance_InstructionMemory|InstrctionsMemory~2_combout )

	.dataa(\instance_InstructionMemory|InstrctionsMemory~2_combout ),
	.datab(gnd),
	.datac(\instance_InstructionMemory|InstrctionsMemory~1_combout ),
	.datad(\instance_ALU|Add0~4_combout ),
	.cin(gnd),
	.combout(\instance_ALU|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \instance_ALU|Add0~5 .lut_mask = 16'hFF5F;
defparam \instance_ALU|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y70_N2
cycloneive_lcell_comb \instance_ALU|Add0~6 (
// Equation(s):
// \instance_ALU|Add0~6_combout  = (\instance_RegisterBank|registers~513_combout  & ((\instance_ALU|Add0~5_combout  & (\instance_ALU|Add0~3  & VCC)) # (!\instance_ALU|Add0~5_combout  & (!\instance_ALU|Add0~3 )))) # 
// (!\instance_RegisterBank|registers~513_combout  & ((\instance_ALU|Add0~5_combout  & (!\instance_ALU|Add0~3 )) # (!\instance_ALU|Add0~5_combout  & ((\instance_ALU|Add0~3 ) # (GND)))))
// \instance_ALU|Add0~7  = CARRY((\instance_RegisterBank|registers~513_combout  & (!\instance_ALU|Add0~5_combout  & !\instance_ALU|Add0~3 )) # (!\instance_RegisterBank|registers~513_combout  & ((!\instance_ALU|Add0~3 ) # (!\instance_ALU|Add0~5_combout ))))

	.dataa(\instance_RegisterBank|registers~513_combout ),
	.datab(\instance_ALU|Add0~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\instance_ALU|Add0~3 ),
	.combout(\instance_ALU|Add0~6_combout ),
	.cout(\instance_ALU|Add0~7 ));
// synopsys translate_off
defparam \instance_ALU|Add0~6 .lut_mask = 16'h9617;
defparam \instance_ALU|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X101_Y70_N6
cycloneive_lcell_comb \instance_muxOperandOut|out[1]~16 (
// Equation(s):
// \instance_muxOperandOut|out[1]~16_combout  = (\instance_InstructionMemory|InstrctionsMemory~2_combout  & ((\instance_InstructionMemory|InstrctionsMemory~1_combout  & ((\instance_ALU|Add0~6_combout ))) # 
// (!\instance_InstructionMemory|InstrctionsMemory~1_combout  & (\instance_RegisterBank|registers~513_combout )))) # (!\instance_InstructionMemory|InstrctionsMemory~2_combout  & (\instance_RegisterBank|registers~513_combout  & 
// ((\instance_InstructionMemory|InstrctionsMemory~1_combout ))))

	.dataa(\instance_RegisterBank|registers~513_combout ),
	.datab(\instance_InstructionMemory|InstrctionsMemory~2_combout ),
	.datac(\instance_ALU|Add0~6_combout ),
	.datad(\instance_InstructionMemory|InstrctionsMemory~1_combout ),
	.cin(gnd),
	.combout(\instance_muxOperandOut|out[1]~16_combout ),
	.cout());
// synopsys translate_off
defparam \instance_muxOperandOut|out[1]~16 .lut_mask = 16'hE288;
defparam \instance_muxOperandOut|out[1]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y70_N16
cycloneive_lcell_comb \instance_muxOperandOut|out[1]~17 (
// Equation(s):
// \instance_muxOperandOut|out[1]~17_combout  = (\instance_muxOperandOut|out[5]~78_combout  & (\keys[1]~input_o )) # (!\instance_muxOperandOut|out[5]~78_combout  & ((\instance_muxOperandOut|out[1]~16_combout )))

	.dataa(\keys[1]~input_o ),
	.datab(\instance_muxOperandOut|out[5]~78_combout ),
	.datac(gnd),
	.datad(\instance_muxOperandOut|out[1]~16_combout ),
	.cin(gnd),
	.combout(\instance_muxOperandOut|out[1]~17_combout ),
	.cout());
// synopsys translate_off
defparam \instance_muxOperandOut|out[1]~17 .lut_mask = 16'hBB88;
defparam \instance_muxOperandOut|out[1]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N8
cycloneive_io_ibuf \keys[2]~input (
	.i(keys[2]),
	.ibar(gnd),
	.o(\keys[2]~input_o ));
// synopsys translate_off
defparam \keys[2]~input .bus_hold = "false";
defparam \keys[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X102_Y70_N11
dffeas \instance_RegisterBank|registers~66 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\instance_muxOperandOut|out[2]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instance_RegisterBank|registers~546_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instance_RegisterBank|registers~66_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instance_RegisterBank|registers~66 .is_wysiwyg = "true";
defparam \instance_RegisterBank|registers~66 .power_up = "low";
// synopsys translate_on

// Location: FF_X101_Y70_N17
dffeas \instance_RegisterBank|registers~2 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\instance_muxOperandOut|out[2]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instance_RegisterBank|registers~544_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instance_RegisterBank|registers~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instance_RegisterBank|registers~2 .is_wysiwyg = "true";
defparam \instance_RegisterBank|registers~2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y70_N12
cycloneive_lcell_comb \instance_RegisterBank|registers~514 (
// Equation(s):
// \instance_RegisterBank|registers~514_combout  = (\instance_InstructionMemory|InstrctionsMemory~2_combout  & (\instance_RegisterBank|registers~66_q )) # (!\instance_InstructionMemory|InstrctionsMemory~2_combout  & ((\instance_RegisterBank|registers~2_q )))

	.dataa(gnd),
	.datab(\instance_RegisterBank|registers~66_q ),
	.datac(\instance_InstructionMemory|InstrctionsMemory~2_combout ),
	.datad(\instance_RegisterBank|registers~2_q ),
	.cin(gnd),
	.combout(\instance_RegisterBank|registers~514_combout ),
	.cout());
// synopsys translate_off
defparam \instance_RegisterBank|registers~514 .lut_mask = 16'hCFC0;
defparam \instance_RegisterBank|registers~514 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y70_N11
dffeas \instance_RegisterBank|registers~34 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\instance_muxOperandOut|out[2]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instance_RegisterBank|registers~545_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instance_RegisterBank|registers~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instance_RegisterBank|registers~34 .is_wysiwyg = "true";
defparam \instance_RegisterBank|registers~34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y70_N10
cycloneive_lcell_comb \instance_ALU|Add0~8 (
// Equation(s):
// \instance_ALU|Add0~8_combout  = (\instance_PC|outPC [0] & (\instance_RegisterBank|registers~2_q )) # (!\instance_PC|outPC [0] & ((!\instance_RegisterBank|registers~34_q )))

	.dataa(gnd),
	.datab(\instance_RegisterBank|registers~2_q ),
	.datac(\instance_RegisterBank|registers~34_q ),
	.datad(\instance_PC|outPC [0]),
	.cin(gnd),
	.combout(\instance_ALU|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \instance_ALU|Add0~8 .lut_mask = 16'hCC0F;
defparam \instance_ALU|Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y70_N0
cycloneive_lcell_comb \instance_ALU|Add0~9 (
// Equation(s):
// \instance_ALU|Add0~9_combout  = ((\instance_ALU|Add0~8_combout ) # (!\instance_InstructionMemory|InstrctionsMemory~2_combout )) # (!\instance_InstructionMemory|InstrctionsMemory~1_combout )

	.dataa(gnd),
	.datab(\instance_InstructionMemory|InstrctionsMemory~1_combout ),
	.datac(\instance_ALU|Add0~8_combout ),
	.datad(\instance_InstructionMemory|InstrctionsMemory~2_combout ),
	.cin(gnd),
	.combout(\instance_ALU|Add0~9_combout ),
	.cout());
// synopsys translate_off
defparam \instance_ALU|Add0~9 .lut_mask = 16'hF3FF;
defparam \instance_ALU|Add0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y70_N4
cycloneive_lcell_comb \instance_ALU|Add0~10 (
// Equation(s):
// \instance_ALU|Add0~10_combout  = ((\instance_RegisterBank|registers~514_combout  $ (\instance_ALU|Add0~9_combout  $ (!\instance_ALU|Add0~7 )))) # (GND)
// \instance_ALU|Add0~11  = CARRY((\instance_RegisterBank|registers~514_combout  & ((\instance_ALU|Add0~9_combout ) # (!\instance_ALU|Add0~7 ))) # (!\instance_RegisterBank|registers~514_combout  & (\instance_ALU|Add0~9_combout  & !\instance_ALU|Add0~7 )))

	.dataa(\instance_RegisterBank|registers~514_combout ),
	.datab(\instance_ALU|Add0~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\instance_ALU|Add0~7 ),
	.combout(\instance_ALU|Add0~10_combout ),
	.cout(\instance_ALU|Add0~11 ));
// synopsys translate_off
defparam \instance_ALU|Add0~10 .lut_mask = 16'h698E;
defparam \instance_ALU|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X101_Y70_N2
cycloneive_lcell_comb \instance_muxOperandOut|out[2]~18 (
// Equation(s):
// \instance_muxOperandOut|out[2]~18_combout  = (\instance_InstructionMemory|InstrctionsMemory~1_combout  & ((\instance_InstructionMemory|InstrctionsMemory~2_combout  & ((\instance_ALU|Add0~10_combout ))) # 
// (!\instance_InstructionMemory|InstrctionsMemory~2_combout  & (\instance_RegisterBank|registers~514_combout )))) # (!\instance_InstructionMemory|InstrctionsMemory~1_combout  & (\instance_RegisterBank|registers~514_combout  & 
// (\instance_InstructionMemory|InstrctionsMemory~2_combout )))

	.dataa(\instance_RegisterBank|registers~514_combout ),
	.datab(\instance_InstructionMemory|InstrctionsMemory~1_combout ),
	.datac(\instance_InstructionMemory|InstrctionsMemory~2_combout ),
	.datad(\instance_ALU|Add0~10_combout ),
	.cin(gnd),
	.combout(\instance_muxOperandOut|out[2]~18_combout ),
	.cout());
// synopsys translate_off
defparam \instance_muxOperandOut|out[2]~18 .lut_mask = 16'hE828;
defparam \instance_muxOperandOut|out[2]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y70_N4
cycloneive_lcell_comb \instance_muxOperandOut|out[2]~19 (
// Equation(s):
// \instance_muxOperandOut|out[2]~19_combout  = (\instance_muxOperandOut|out[5]~78_combout  & (\keys[2]~input_o )) # (!\instance_muxOperandOut|out[5]~78_combout  & ((\instance_muxOperandOut|out[2]~18_combout )))

	.dataa(\instance_muxOperandOut|out[5]~78_combout ),
	.datab(\keys[2]~input_o ),
	.datac(gnd),
	.datad(\instance_muxOperandOut|out[2]~18_combout ),
	.cin(gnd),
	.combout(\instance_muxOperandOut|out[2]~19_combout ),
	.cout());
// synopsys translate_off
defparam \instance_muxOperandOut|out[2]~19 .lut_mask = 16'hDD88;
defparam \instance_muxOperandOut|out[2]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y70_N1
dffeas \instance_RegisterBank|registers~3 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\instance_muxOperandOut|out[3]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instance_RegisterBank|registers~544_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instance_RegisterBank|registers~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instance_RegisterBank|registers~3 .is_wysiwyg = "true";
defparam \instance_RegisterBank|registers~3 .power_up = "low";
// synopsys translate_on

// Location: FF_X102_Y70_N13
dffeas \instance_RegisterBank|registers~67 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\instance_muxOperandOut|out[3]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instance_RegisterBank|registers~546_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instance_RegisterBank|registers~67_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instance_RegisterBank|registers~67 .is_wysiwyg = "true";
defparam \instance_RegisterBank|registers~67 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y70_N12
cycloneive_lcell_comb \instance_RegisterBank|registers~515 (
// Equation(s):
// \instance_RegisterBank|registers~515_combout  = (\instance_InstructionMemory|InstrctionsMemory~2_combout  & ((\instance_RegisterBank|registers~67_q ))) # (!\instance_InstructionMemory|InstrctionsMemory~2_combout  & (\instance_RegisterBank|registers~3_q ))

	.dataa(\instance_RegisterBank|registers~3_q ),
	.datab(gnd),
	.datac(\instance_RegisterBank|registers~67_q ),
	.datad(\instance_InstructionMemory|InstrctionsMemory~2_combout ),
	.cin(gnd),
	.combout(\instance_RegisterBank|registers~515_combout ),
	.cout());
// synopsys translate_off
defparam \instance_RegisterBank|registers~515 .lut_mask = 16'hF0AA;
defparam \instance_RegisterBank|registers~515 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y70_N24
cycloneive_lcell_comb \instance_muxOperandOut|out[3]~79 (
// Equation(s):
// \instance_muxOperandOut|out[3]~79_combout  = (\instance_PC|outPC [3]) # ((\instance_PC|outPC [2]) # ((\instance_PC|outPC [0] & \instance_PC|outPC [1])))

	.dataa(\instance_PC|outPC [0]),
	.datab(\instance_PC|outPC [3]),
	.datac(\instance_PC|outPC [2]),
	.datad(\instance_PC|outPC [1]),
	.cin(gnd),
	.combout(\instance_muxOperandOut|out[3]~79_combout ),
	.cout());
// synopsys translate_off
defparam \instance_muxOperandOut|out[3]~79 .lut_mask = 16'hFEFC;
defparam \instance_muxOperandOut|out[3]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N8
cycloneive_io_ibuf \keys[3]~input (
	.i(keys[3]),
	.ibar(gnd),
	.o(\keys[3]~input_o ));
// synopsys translate_off
defparam \keys[3]~input .bus_hold = "false";
defparam \keys[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X102_Y70_N2
cycloneive_lcell_comb \instance_muxOperandOut|out[3]~20 (
// Equation(s):
// \instance_muxOperandOut|out[3]~20_combout  = (\instance_RegisterBank|registers~515_combout  & ((\instance_muxOperandOut|out[3]~79_combout ) # ((\keys[3]~input_o  & \instance_muxOperandOut|out[5]~78_combout )))) # 
// (!\instance_RegisterBank|registers~515_combout  & (((\keys[3]~input_o  & \instance_muxOperandOut|out[5]~78_combout ))))

	.dataa(\instance_RegisterBank|registers~515_combout ),
	.datab(\instance_muxOperandOut|out[3]~79_combout ),
	.datac(\keys[3]~input_o ),
	.datad(\instance_muxOperandOut|out[5]~78_combout ),
	.cin(gnd),
	.combout(\instance_muxOperandOut|out[3]~20_combout ),
	.cout());
// synopsys translate_off
defparam \instance_muxOperandOut|out[3]~20 .lut_mask = 16'hF888;
defparam \instance_muxOperandOut|out[3]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y70_N24
cycloneive_lcell_comb \instance_ALU|always0~2 (
// Equation(s):
// \instance_ALU|always0~2_combout  = (!\instance_PC|outPC [0] & (!\instance_PC|outPC [3] & (\instance_PC|outPC [1] & !\instance_PC|outPC [2])))

	.dataa(\instance_PC|outPC [0]),
	.datab(\instance_PC|outPC [3]),
	.datac(\instance_PC|outPC [1]),
	.datad(\instance_PC|outPC [2]),
	.cin(gnd),
	.combout(\instance_ALU|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \instance_ALU|always0~2 .lut_mask = 16'h0010;
defparam \instance_ALU|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y70_N23
dffeas \instance_RegisterBank|registers~35 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\instance_muxOperandOut|out[3]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instance_RegisterBank|registers~545_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instance_RegisterBank|registers~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instance_RegisterBank|registers~35 .is_wysiwyg = "true";
defparam \instance_RegisterBank|registers~35 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y70_N22
cycloneive_lcell_comb \instance_ALU|Add0~12 (
// Equation(s):
// \instance_ALU|Add0~12_combout  = (\instance_PC|outPC [0] & (\instance_RegisterBank|registers~3_q )) # (!\instance_PC|outPC [0] & ((!\instance_RegisterBank|registers~35_q )))

	.dataa(gnd),
	.datab(\instance_RegisterBank|registers~3_q ),
	.datac(\instance_RegisterBank|registers~35_q ),
	.datad(\instance_PC|outPC [0]),
	.cin(gnd),
	.combout(\instance_ALU|Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \instance_ALU|Add0~12 .lut_mask = 16'hCC0F;
defparam \instance_ALU|Add0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y70_N2
cycloneive_lcell_comb \instance_ALU|Add0~13 (
// Equation(s):
// \instance_ALU|Add0~13_combout  = ((\instance_ALU|Add0~12_combout ) # (!\instance_InstructionMemory|InstrctionsMemory~1_combout )) # (!\instance_InstructionMemory|InstrctionsMemory~2_combout )

	.dataa(\instance_InstructionMemory|InstrctionsMemory~2_combout ),
	.datab(gnd),
	.datac(\instance_InstructionMemory|InstrctionsMemory~1_combout ),
	.datad(\instance_ALU|Add0~12_combout ),
	.cin(gnd),
	.combout(\instance_ALU|Add0~13_combout ),
	.cout());
// synopsys translate_off
defparam \instance_ALU|Add0~13 .lut_mask = 16'hFF5F;
defparam \instance_ALU|Add0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y70_N6
cycloneive_lcell_comb \instance_ALU|Add0~14 (
// Equation(s):
// \instance_ALU|Add0~14_combout  = (\instance_ALU|Add0~13_combout  & ((\instance_RegisterBank|registers~515_combout  & (\instance_ALU|Add0~11  & VCC)) # (!\instance_RegisterBank|registers~515_combout  & (!\instance_ALU|Add0~11 )))) # 
// (!\instance_ALU|Add0~13_combout  & ((\instance_RegisterBank|registers~515_combout  & (!\instance_ALU|Add0~11 )) # (!\instance_RegisterBank|registers~515_combout  & ((\instance_ALU|Add0~11 ) # (GND)))))
// \instance_ALU|Add0~15  = CARRY((\instance_ALU|Add0~13_combout  & (!\instance_RegisterBank|registers~515_combout  & !\instance_ALU|Add0~11 )) # (!\instance_ALU|Add0~13_combout  & ((!\instance_ALU|Add0~11 ) # (!\instance_RegisterBank|registers~515_combout 
// ))))

	.dataa(\instance_ALU|Add0~13_combout ),
	.datab(\instance_RegisterBank|registers~515_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\instance_ALU|Add0~11 ),
	.combout(\instance_ALU|Add0~14_combout ),
	.cout(\instance_ALU|Add0~15 ));
// synopsys translate_off
defparam \instance_ALU|Add0~14 .lut_mask = 16'h9617;
defparam \instance_ALU|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X101_Y70_N0
cycloneive_lcell_comb \instance_muxOperandOut|out[3]~21 (
// Equation(s):
// \instance_muxOperandOut|out[3]~21_combout  = (\instance_muxOperandOut|out[3]~20_combout ) # ((\instance_ALU|always0~2_combout  & (!\instance_muxOperandOut|out[5]~78_combout  & \instance_ALU|Add0~14_combout )))

	.dataa(\instance_muxOperandOut|out[3]~20_combout ),
	.datab(\instance_ALU|always0~2_combout ),
	.datac(\instance_muxOperandOut|out[5]~78_combout ),
	.datad(\instance_ALU|Add0~14_combout ),
	.cin(gnd),
	.combout(\instance_muxOperandOut|out[3]~21_combout ),
	.cout());
// synopsys translate_off
defparam \instance_muxOperandOut|out[3]~21 .lut_mask = 16'hAEAA;
defparam \instance_muxOperandOut|out[3]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y18_N8
cycloneive_io_ibuf \keys[4]~input (
	.i(keys[4]),
	.ibar(gnd),
	.o(\keys[4]~input_o ));
// synopsys translate_off
defparam \keys[4]~input .bus_hold = "false";
defparam \keys[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X101_Y70_N25
dffeas \instance_RegisterBank|registers~4 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\instance_muxOperandOut|out[4]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instance_RegisterBank|registers~544_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instance_RegisterBank|registers~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instance_RegisterBank|registers~4 .is_wysiwyg = "true";
defparam \instance_RegisterBank|registers~4 .power_up = "low";
// synopsys translate_on

// Location: FF_X102_Y70_N5
dffeas \instance_RegisterBank|registers~68 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\instance_muxOperandOut|out[4]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instance_RegisterBank|registers~546_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instance_RegisterBank|registers~68_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instance_RegisterBank|registers~68 .is_wysiwyg = "true";
defparam \instance_RegisterBank|registers~68 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y70_N4
cycloneive_lcell_comb \instance_RegisterBank|registers~516 (
// Equation(s):
// \instance_RegisterBank|registers~516_combout  = (\instance_InstructionMemory|InstrctionsMemory~2_combout  & ((\instance_RegisterBank|registers~68_q ))) # (!\instance_InstructionMemory|InstrctionsMemory~2_combout  & (\instance_RegisterBank|registers~4_q ))

	.dataa(gnd),
	.datab(\instance_RegisterBank|registers~4_q ),
	.datac(\instance_RegisterBank|registers~68_q ),
	.datad(\instance_InstructionMemory|InstrctionsMemory~2_combout ),
	.cin(gnd),
	.combout(\instance_RegisterBank|registers~516_combout ),
	.cout());
// synopsys translate_off
defparam \instance_RegisterBank|registers~516 .lut_mask = 16'hF0CC;
defparam \instance_RegisterBank|registers~516 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y70_N30
cycloneive_lcell_comb \instance_muxOperandOut|out[4]~22 (
// Equation(s):
// \instance_muxOperandOut|out[4]~22_combout  = (\keys[4]~input_o  & ((\instance_muxOperandOut|out[5]~78_combout ) # ((\instance_muxOperandOut|out[3]~79_combout  & \instance_RegisterBank|registers~516_combout )))) # (!\keys[4]~input_o  & 
// (\instance_muxOperandOut|out[3]~79_combout  & (\instance_RegisterBank|registers~516_combout )))

	.dataa(\keys[4]~input_o ),
	.datab(\instance_muxOperandOut|out[3]~79_combout ),
	.datac(\instance_RegisterBank|registers~516_combout ),
	.datad(\instance_muxOperandOut|out[5]~78_combout ),
	.cin(gnd),
	.combout(\instance_muxOperandOut|out[4]~22_combout ),
	.cout());
// synopsys translate_off
defparam \instance_muxOperandOut|out[4]~22 .lut_mask = 16'hEAC0;
defparam \instance_muxOperandOut|out[4]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y70_N27
dffeas \instance_RegisterBank|registers~36 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\instance_muxOperandOut|out[4]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instance_RegisterBank|registers~545_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instance_RegisterBank|registers~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instance_RegisterBank|registers~36 .is_wysiwyg = "true";
defparam \instance_RegisterBank|registers~36 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y70_N24
cycloneive_lcell_comb \instance_ALU|Add0~16 (
// Equation(s):
// \instance_ALU|Add0~16_combout  = (\instance_PC|outPC [0] & ((\instance_RegisterBank|registers~4_q ))) # (!\instance_PC|outPC [0] & (!\instance_RegisterBank|registers~36_q ))

	.dataa(\instance_RegisterBank|registers~36_q ),
	.datab(gnd),
	.datac(\instance_RegisterBank|registers~4_q ),
	.datad(\instance_PC|outPC [0]),
	.cin(gnd),
	.combout(\instance_ALU|Add0~16_combout ),
	.cout());
// synopsys translate_off
defparam \instance_ALU|Add0~16 .lut_mask = 16'hF055;
defparam \instance_ALU|Add0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y70_N28
cycloneive_lcell_comb \instance_ALU|Add0~17 (
// Equation(s):
// \instance_ALU|Add0~17_combout  = ((\instance_ALU|Add0~16_combout ) # (!\instance_InstructionMemory|InstrctionsMemory~1_combout )) # (!\instance_InstructionMemory|InstrctionsMemory~2_combout )

	.dataa(\instance_InstructionMemory|InstrctionsMemory~2_combout ),
	.datab(\instance_InstructionMemory|InstrctionsMemory~1_combout ),
	.datac(gnd),
	.datad(\instance_ALU|Add0~16_combout ),
	.cin(gnd),
	.combout(\instance_ALU|Add0~17_combout ),
	.cout());
// synopsys translate_off
defparam \instance_ALU|Add0~17 .lut_mask = 16'hFF77;
defparam \instance_ALU|Add0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y70_N8
cycloneive_lcell_comb \instance_ALU|Add0~18 (
// Equation(s):
// \instance_ALU|Add0~18_combout  = ((\instance_RegisterBank|registers~516_combout  $ (\instance_ALU|Add0~17_combout  $ (!\instance_ALU|Add0~15 )))) # (GND)
// \instance_ALU|Add0~19  = CARRY((\instance_RegisterBank|registers~516_combout  & ((\instance_ALU|Add0~17_combout ) # (!\instance_ALU|Add0~15 ))) # (!\instance_RegisterBank|registers~516_combout  & (\instance_ALU|Add0~17_combout  & !\instance_ALU|Add0~15 
// )))

	.dataa(\instance_RegisterBank|registers~516_combout ),
	.datab(\instance_ALU|Add0~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\instance_ALU|Add0~15 ),
	.combout(\instance_ALU|Add0~18_combout ),
	.cout(\instance_ALU|Add0~19 ));
// synopsys translate_off
defparam \instance_ALU|Add0~18 .lut_mask = 16'h698E;
defparam \instance_ALU|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X101_Y70_N26
cycloneive_lcell_comb \instance_muxOperandOut|out[4]~23 (
// Equation(s):
// \instance_muxOperandOut|out[4]~23_combout  = (\instance_muxOperandOut|out[4]~22_combout ) # ((!\instance_muxOperandOut|out[5]~78_combout  & (\instance_ALU|always0~2_combout  & \instance_ALU|Add0~18_combout )))

	.dataa(\instance_muxOperandOut|out[4]~22_combout ),
	.datab(\instance_muxOperandOut|out[5]~78_combout ),
	.datac(\instance_ALU|always0~2_combout ),
	.datad(\instance_ALU|Add0~18_combout ),
	.cin(gnd),
	.combout(\instance_muxOperandOut|out[4]~23_combout ),
	.cout());
// synopsys translate_off
defparam \instance_muxOperandOut|out[4]~23 .lut_mask = 16'hBAAA;
defparam \instance_muxOperandOut|out[4]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y11_N8
cycloneive_io_ibuf \keys[5]~input (
	.i(keys[5]),
	.ibar(gnd),
	.o(\keys[5]~input_o ));
// synopsys translate_off
defparam \keys[5]~input .bus_hold = "false";
defparam \keys[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X100_Y69_N3
dffeas \instance_RegisterBank|registers~5 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\instance_muxOperandOut|out[5]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instance_RegisterBank|registers~544_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instance_RegisterBank|registers~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instance_RegisterBank|registers~5 .is_wysiwyg = "true";
defparam \instance_RegisterBank|registers~5 .power_up = "low";
// synopsys translate_on

// Location: FF_X100_Y69_N21
dffeas \instance_RegisterBank|registers~69 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\instance_muxOperandOut|out[5]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instance_RegisterBank|registers~546_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instance_RegisterBank|registers~69_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instance_RegisterBank|registers~69 .is_wysiwyg = "true";
defparam \instance_RegisterBank|registers~69 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y69_N20
cycloneive_lcell_comb \instance_RegisterBank|registers~517 (
// Equation(s):
// \instance_RegisterBank|registers~517_combout  = (\instance_InstructionMemory|InstrctionsMemory~2_combout  & ((\instance_RegisterBank|registers~69_q ))) # (!\instance_InstructionMemory|InstrctionsMemory~2_combout  & (\instance_RegisterBank|registers~5_q ))

	.dataa(gnd),
	.datab(\instance_RegisterBank|registers~5_q ),
	.datac(\instance_RegisterBank|registers~69_q ),
	.datad(\instance_InstructionMemory|InstrctionsMemory~2_combout ),
	.cin(gnd),
	.combout(\instance_RegisterBank|registers~517_combout ),
	.cout());
// synopsys translate_off
defparam \instance_RegisterBank|registers~517 .lut_mask = 16'hF0CC;
defparam \instance_RegisterBank|registers~517 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y70_N0
cycloneive_lcell_comb \instance_muxOperandOut|out[5]~24 (
// Equation(s):
// \instance_muxOperandOut|out[5]~24_combout  = (\keys[5]~input_o  & ((\instance_muxOperandOut|out[5]~78_combout ) # ((\instance_muxOperandOut|out[3]~79_combout  & \instance_RegisterBank|registers~517_combout )))) # (!\keys[5]~input_o  & 
// (\instance_muxOperandOut|out[3]~79_combout  & (\instance_RegisterBank|registers~517_combout )))

	.dataa(\keys[5]~input_o ),
	.datab(\instance_muxOperandOut|out[3]~79_combout ),
	.datac(\instance_RegisterBank|registers~517_combout ),
	.datad(\instance_muxOperandOut|out[5]~78_combout ),
	.cin(gnd),
	.combout(\instance_muxOperandOut|out[5]~24_combout ),
	.cout());
// synopsys translate_off
defparam \instance_muxOperandOut|out[5]~24 .lut_mask = 16'hEAC0;
defparam \instance_muxOperandOut|out[5]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y69_N15
dffeas \instance_RegisterBank|registers~37 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\instance_muxOperandOut|out[5]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instance_RegisterBank|registers~545_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instance_RegisterBank|registers~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instance_RegisterBank|registers~37 .is_wysiwyg = "true";
defparam \instance_RegisterBank|registers~37 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y69_N4
cycloneive_lcell_comb \instance_ALU|Add0~20 (
// Equation(s):
// \instance_ALU|Add0~20_combout  = (\instance_PC|outPC [0] & (\instance_RegisterBank|registers~5_q )) # (!\instance_PC|outPC [0] & ((!\instance_RegisterBank|registers~37_q )))

	.dataa(\instance_PC|outPC [0]),
	.datab(\instance_RegisterBank|registers~5_q ),
	.datac(gnd),
	.datad(\instance_RegisterBank|registers~37_q ),
	.cin(gnd),
	.combout(\instance_ALU|Add0~20_combout ),
	.cout());
// synopsys translate_off
defparam \instance_ALU|Add0~20 .lut_mask = 16'h88DD;
defparam \instance_ALU|Add0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y69_N10
cycloneive_lcell_comb \instance_ALU|Add0~21 (
// Equation(s):
// \instance_ALU|Add0~21_combout  = (\instance_ALU|Add0~20_combout ) # ((!\instance_InstructionMemory|InstrctionsMemory~1_combout ) # (!\instance_InstructionMemory|InstrctionsMemory~2_combout ))

	.dataa(gnd),
	.datab(\instance_ALU|Add0~20_combout ),
	.datac(\instance_InstructionMemory|InstrctionsMemory~2_combout ),
	.datad(\instance_InstructionMemory|InstrctionsMemory~1_combout ),
	.cin(gnd),
	.combout(\instance_ALU|Add0~21_combout ),
	.cout());
// synopsys translate_off
defparam \instance_ALU|Add0~21 .lut_mask = 16'hCFFF;
defparam \instance_ALU|Add0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y70_N10
cycloneive_lcell_comb \instance_ALU|Add0~22 (
// Equation(s):
// \instance_ALU|Add0~22_combout  = (\instance_RegisterBank|registers~517_combout  & ((\instance_ALU|Add0~21_combout  & (\instance_ALU|Add0~19  & VCC)) # (!\instance_ALU|Add0~21_combout  & (!\instance_ALU|Add0~19 )))) # 
// (!\instance_RegisterBank|registers~517_combout  & ((\instance_ALU|Add0~21_combout  & (!\instance_ALU|Add0~19 )) # (!\instance_ALU|Add0~21_combout  & ((\instance_ALU|Add0~19 ) # (GND)))))
// \instance_ALU|Add0~23  = CARRY((\instance_RegisterBank|registers~517_combout  & (!\instance_ALU|Add0~21_combout  & !\instance_ALU|Add0~19 )) # (!\instance_RegisterBank|registers~517_combout  & ((!\instance_ALU|Add0~19 ) # (!\instance_ALU|Add0~21_combout 
// ))))

	.dataa(\instance_RegisterBank|registers~517_combout ),
	.datab(\instance_ALU|Add0~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\instance_ALU|Add0~19 ),
	.combout(\instance_ALU|Add0~22_combout ),
	.cout(\instance_ALU|Add0~23 ));
// synopsys translate_off
defparam \instance_ALU|Add0~22 .lut_mask = 16'h9617;
defparam \instance_ALU|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X98_Y70_N20
cycloneive_lcell_comb \instance_muxOperandOut|out[5]~25 (
// Equation(s):
// \instance_muxOperandOut|out[5]~25_combout  = (\instance_muxOperandOut|out[5]~24_combout ) # ((\instance_ALU|always0~2_combout  & (\instance_ALU|Add0~22_combout  & !\instance_muxOperandOut|out[5]~78_combout )))

	.dataa(\instance_muxOperandOut|out[5]~24_combout ),
	.datab(\instance_ALU|always0~2_combout ),
	.datac(\instance_ALU|Add0~22_combout ),
	.datad(\instance_muxOperandOut|out[5]~78_combout ),
	.cin(gnd),
	.combout(\instance_muxOperandOut|out[5]~25_combout ),
	.cout());
// synopsys translate_off
defparam \instance_muxOperandOut|out[5]~25 .lut_mask = 16'hAAEA;
defparam \instance_muxOperandOut|out[5]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y69_N6
cycloneive_lcell_comb \instance_RegisterBank|registers~549 (
// Equation(s):
// \instance_RegisterBank|registers~549_combout  = !\instance_muxOperandOut|out[6]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\instance_muxOperandOut|out[6]~27_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\instance_RegisterBank|registers~549_combout ),
	.cout());
// synopsys translate_off
defparam \instance_RegisterBank|registers~549 .lut_mask = 16'h0F0F;
defparam \instance_RegisterBank|registers~549 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y69_N7
dffeas \instance_RegisterBank|registers~70 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\instance_RegisterBank|registers~549_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instance_RegisterBank|registers~546_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instance_RegisterBank|registers~70_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instance_RegisterBank|registers~70 .is_wysiwyg = "true";
defparam \instance_RegisterBank|registers~70 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y69_N24
cycloneive_lcell_comb \instance_RegisterBank|registers~547 (
// Equation(s):
// \instance_RegisterBank|registers~547_combout  = !\instance_muxOperandOut|out[6]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\instance_muxOperandOut|out[6]~27_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\instance_RegisterBank|registers~547_combout ),
	.cout());
// synopsys translate_off
defparam \instance_RegisterBank|registers~547 .lut_mask = 16'h0F0F;
defparam \instance_RegisterBank|registers~547 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y69_N25
dffeas \instance_RegisterBank|registers~6 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\instance_RegisterBank|registers~547_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instance_RegisterBank|registers~544_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instance_RegisterBank|registers~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instance_RegisterBank|registers~6 .is_wysiwyg = "true";
defparam \instance_RegisterBank|registers~6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y69_N30
cycloneive_lcell_comb \instance_muxOperandOut|out[6]~26 (
// Equation(s):
// \instance_muxOperandOut|out[6]~26_combout  = (\instance_InstructionMemory|InstrctionsMemory~1_combout  & (((\instance_RegisterBank|registers~6_q  & !\instance_InstructionMemory|InstrctionsMemory~2_combout )))) # 
// (!\instance_InstructionMemory|InstrctionsMemory~1_combout  & (\instance_RegisterBank|registers~70_q  & ((\instance_InstructionMemory|InstrctionsMemory~2_combout ))))

	.dataa(\instance_RegisterBank|registers~70_q ),
	.datab(\instance_RegisterBank|registers~6_q ),
	.datac(\instance_InstructionMemory|InstrctionsMemory~1_combout ),
	.datad(\instance_InstructionMemory|InstrctionsMemory~2_combout ),
	.cin(gnd),
	.combout(\instance_muxOperandOut|out[6]~26_combout ),
	.cout());
// synopsys translate_off
defparam \instance_muxOperandOut|out[6]~26 .lut_mask = 16'h0AC0;
defparam \instance_muxOperandOut|out[6]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y70_N22
cycloneive_lcell_comb \instance_muxOperandOut|out[7]~80 (
// Equation(s):
// \instance_muxOperandOut|out[7]~80_combout  = (\instance_PC|outPC [3]) # ((\instance_PC|outPC [1]) # (\instance_PC|outPC [2]))

	.dataa(\instance_PC|outPC [3]),
	.datab(\instance_PC|outPC [1]),
	.datac(gnd),
	.datad(\instance_PC|outPC [2]),
	.cin(gnd),
	.combout(\instance_muxOperandOut|out[7]~80_combout ),
	.cout());
// synopsys translate_off
defparam \instance_muxOperandOut|out[7]~80 .lut_mask = 16'hFFEE;
defparam \instance_muxOperandOut|out[7]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y69_N8
cycloneive_lcell_comb \instance_RegisterBank|registers~518 (
// Equation(s):
// \instance_RegisterBank|registers~518_combout  = (\instance_InstructionMemory|InstrctionsMemory~2_combout  & (\instance_RegisterBank|registers~70_q )) # (!\instance_InstructionMemory|InstrctionsMemory~2_combout  & ((\instance_RegisterBank|registers~6_q )))

	.dataa(\instance_RegisterBank|registers~70_q ),
	.datab(gnd),
	.datac(\instance_InstructionMemory|InstrctionsMemory~2_combout ),
	.datad(\instance_RegisterBank|registers~6_q ),
	.cin(gnd),
	.combout(\instance_RegisterBank|registers~518_combout ),
	.cout());
// synopsys translate_off
defparam \instance_RegisterBank|registers~518 .lut_mask = 16'hAFA0;
defparam \instance_RegisterBank|registers~518 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y69_N24
cycloneive_lcell_comb \instance_RegisterBank|registers~548 (
// Equation(s):
// \instance_RegisterBank|registers~548_combout  = !\instance_muxOperandOut|out[6]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\instance_muxOperandOut|out[6]~27_combout ),
	.cin(gnd),
	.combout(\instance_RegisterBank|registers~548_combout ),
	.cout());
// synopsys translate_off
defparam \instance_RegisterBank|registers~548 .lut_mask = 16'h00FF;
defparam \instance_RegisterBank|registers~548 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y69_N25
dffeas \instance_RegisterBank|registers~38 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\instance_RegisterBank|registers~548_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instance_RegisterBank|registers~545_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instance_RegisterBank|registers~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instance_RegisterBank|registers~38 .is_wysiwyg = "true";
defparam \instance_RegisterBank|registers~38 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y69_N18
cycloneive_lcell_comb \instance_ALU|Add0~24 (
// Equation(s):
// \instance_ALU|Add0~24_combout  = (\instance_PC|outPC [0] & (\instance_RegisterBank|registers~6_q )) # (!\instance_PC|outPC [0] & ((!\instance_RegisterBank|registers~38_q )))

	.dataa(gnd),
	.datab(\instance_RegisterBank|registers~6_q ),
	.datac(\instance_PC|outPC [0]),
	.datad(\instance_RegisterBank|registers~38_q ),
	.cin(gnd),
	.combout(\instance_ALU|Add0~24_combout ),
	.cout());
// synopsys translate_off
defparam \instance_ALU|Add0~24 .lut_mask = 16'hC0CF;
defparam \instance_ALU|Add0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y69_N0
cycloneive_lcell_comb \instance_ALU|Add0~25 (
// Equation(s):
// \instance_ALU|Add0~25_combout  = (\instance_ALU|Add0~24_combout ) # ((!\instance_InstructionMemory|InstrctionsMemory~1_combout ) # (!\instance_InstructionMemory|InstrctionsMemory~2_combout ))

	.dataa(gnd),
	.datab(\instance_ALU|Add0~24_combout ),
	.datac(\instance_InstructionMemory|InstrctionsMemory~2_combout ),
	.datad(\instance_InstructionMemory|InstrctionsMemory~1_combout ),
	.cin(gnd),
	.combout(\instance_ALU|Add0~25_combout ),
	.cout());
// synopsys translate_off
defparam \instance_ALU|Add0~25 .lut_mask = 16'hCFFF;
defparam \instance_ALU|Add0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y70_N12
cycloneive_lcell_comb \instance_ALU|Add0~26 (
// Equation(s):
// \instance_ALU|Add0~26_combout  = ((\instance_RegisterBank|registers~518_combout  $ (\instance_ALU|Add0~25_combout  $ (!\instance_ALU|Add0~23 )))) # (GND)
// \instance_ALU|Add0~27  = CARRY((\instance_RegisterBank|registers~518_combout  & ((\instance_ALU|Add0~25_combout ) # (!\instance_ALU|Add0~23 ))) # (!\instance_RegisterBank|registers~518_combout  & (\instance_ALU|Add0~25_combout  & !\instance_ALU|Add0~23 
// )))

	.dataa(\instance_RegisterBank|registers~518_combout ),
	.datab(\instance_ALU|Add0~25_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\instance_ALU|Add0~23 ),
	.combout(\instance_ALU|Add0~26_combout ),
	.cout(\instance_ALU|Add0~27 ));
// synopsys translate_off
defparam \instance_ALU|Add0~26 .lut_mask = 16'h698E;
defparam \instance_ALU|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X100_Y69_N22
cycloneive_lcell_comb \instance_muxOperandOut|out[6]~27 (
// Equation(s):
// \instance_muxOperandOut|out[6]~27_combout  = ((!\instance_muxOperandOut|out[6]~26_combout  & ((!\instance_ALU|Add0~26_combout ) # (!\instance_ALU|always0~2_combout )))) # (!\instance_muxOperandOut|out[7]~80_combout )

	.dataa(\instance_muxOperandOut|out[6]~26_combout ),
	.datab(\instance_muxOperandOut|out[7]~80_combout ),
	.datac(\instance_ALU|always0~2_combout ),
	.datad(\instance_ALU|Add0~26_combout ),
	.cin(gnd),
	.combout(\instance_muxOperandOut|out[6]~27_combout ),
	.cout());
// synopsys translate_off
defparam \instance_muxOperandOut|out[6]~27 .lut_mask = 16'h3777;
defparam \instance_muxOperandOut|out[6]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y70_N25
dffeas \instance_RegisterBank|registers~7 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\instance_muxOperandOut|out[7]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instance_RegisterBank|registers~544_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instance_RegisterBank|registers~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instance_RegisterBank|registers~7 .is_wysiwyg = "true";
defparam \instance_RegisterBank|registers~7 .power_up = "low";
// synopsys translate_on

// Location: FF_X97_Y70_N23
dffeas \instance_RegisterBank|registers~71 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\instance_muxOperandOut|out[7]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instance_RegisterBank|registers~546_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instance_RegisterBank|registers~71_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instance_RegisterBank|registers~71 .is_wysiwyg = "true";
defparam \instance_RegisterBank|registers~71 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y70_N22
cycloneive_lcell_comb \instance_RegisterBank|registers~519 (
// Equation(s):
// \instance_RegisterBank|registers~519_combout  = (\instance_InstructionMemory|InstrctionsMemory~2_combout  & ((\instance_RegisterBank|registers~71_q ))) # (!\instance_InstructionMemory|InstrctionsMemory~2_combout  & (\instance_RegisterBank|registers~7_q ))

	.dataa(gnd),
	.datab(\instance_RegisterBank|registers~7_q ),
	.datac(\instance_RegisterBank|registers~71_q ),
	.datad(\instance_InstructionMemory|InstrctionsMemory~2_combout ),
	.cin(gnd),
	.combout(\instance_RegisterBank|registers~519_combout ),
	.cout());
// synopsys translate_off
defparam \instance_RegisterBank|registers~519 .lut_mask = 16'hF0CC;
defparam \instance_RegisterBank|registers~519 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y70_N3
dffeas \instance_RegisterBank|registers~39 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\instance_muxOperandOut|out[7]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instance_RegisterBank|registers~545_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instance_RegisterBank|registers~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instance_RegisterBank|registers~39 .is_wysiwyg = "true";
defparam \instance_RegisterBank|registers~39 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y70_N2
cycloneive_lcell_comb \instance_ALU|Add0~28 (
// Equation(s):
// \instance_ALU|Add0~28_combout  = (\instance_PC|outPC [0] & (\instance_RegisterBank|registers~7_q )) # (!\instance_PC|outPC [0] & ((!\instance_RegisterBank|registers~39_q )))

	.dataa(gnd),
	.datab(\instance_RegisterBank|registers~7_q ),
	.datac(\instance_RegisterBank|registers~39_q ),
	.datad(\instance_PC|outPC [0]),
	.cin(gnd),
	.combout(\instance_ALU|Add0~28_combout ),
	.cout());
// synopsys translate_off
defparam \instance_ALU|Add0~28 .lut_mask = 16'hCC0F;
defparam \instance_ALU|Add0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y70_N0
cycloneive_lcell_comb \instance_ALU|Add0~29 (
// Equation(s):
// \instance_ALU|Add0~29_combout  = ((\instance_ALU|Add0~28_combout ) # (!\instance_InstructionMemory|InstrctionsMemory~1_combout )) # (!\instance_InstructionMemory|InstrctionsMemory~2_combout )

	.dataa(\instance_InstructionMemory|InstrctionsMemory~2_combout ),
	.datab(\instance_InstructionMemory|InstrctionsMemory~1_combout ),
	.datac(gnd),
	.datad(\instance_ALU|Add0~28_combout ),
	.cin(gnd),
	.combout(\instance_ALU|Add0~29_combout ),
	.cout());
// synopsys translate_off
defparam \instance_ALU|Add0~29 .lut_mask = 16'hFF77;
defparam \instance_ALU|Add0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y70_N14
cycloneive_lcell_comb \instance_ALU|Add0~30 (
// Equation(s):
// \instance_ALU|Add0~30_combout  = (\instance_ALU|Add0~29_combout  & ((\instance_RegisterBank|registers~519_combout  & (\instance_ALU|Add0~27  & VCC)) # (!\instance_RegisterBank|registers~519_combout  & (!\instance_ALU|Add0~27 )))) # 
// (!\instance_ALU|Add0~29_combout  & ((\instance_RegisterBank|registers~519_combout  & (!\instance_ALU|Add0~27 )) # (!\instance_RegisterBank|registers~519_combout  & ((\instance_ALU|Add0~27 ) # (GND)))))
// \instance_ALU|Add0~31  = CARRY((\instance_ALU|Add0~29_combout  & (!\instance_RegisterBank|registers~519_combout  & !\instance_ALU|Add0~27 )) # (!\instance_ALU|Add0~29_combout  & ((!\instance_ALU|Add0~27 ) # (!\instance_RegisterBank|registers~519_combout 
// ))))

	.dataa(\instance_ALU|Add0~29_combout ),
	.datab(\instance_RegisterBank|registers~519_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\instance_ALU|Add0~27 ),
	.combout(\instance_ALU|Add0~30_combout ),
	.cout(\instance_ALU|Add0~31 ));
// synopsys translate_off
defparam \instance_ALU|Add0~30 .lut_mask = 16'h9617;
defparam \instance_ALU|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X96_Y70_N10
cycloneive_lcell_comb \instance_muxOperandOut|out[7]~28 (
// Equation(s):
// \instance_muxOperandOut|out[7]~28_combout  = (\instance_InstructionMemory|InstrctionsMemory~1_combout  & ((\instance_InstructionMemory|InstrctionsMemory~2_combout  & ((\instance_ALU|Add0~30_combout ))) # 
// (!\instance_InstructionMemory|InstrctionsMemory~2_combout  & (\instance_RegisterBank|registers~519_combout )))) # (!\instance_InstructionMemory|InstrctionsMemory~1_combout  & (\instance_RegisterBank|registers~519_combout  & 
// (\instance_InstructionMemory|InstrctionsMemory~2_combout )))

	.dataa(\instance_InstructionMemory|InstrctionsMemory~1_combout ),
	.datab(\instance_RegisterBank|registers~519_combout ),
	.datac(\instance_InstructionMemory|InstrctionsMemory~2_combout ),
	.datad(\instance_ALU|Add0~30_combout ),
	.cin(gnd),
	.combout(\instance_muxOperandOut|out[7]~28_combout ),
	.cout());
// synopsys translate_off
defparam \instance_muxOperandOut|out[7]~28 .lut_mask = 16'hE848;
defparam \instance_muxOperandOut|out[7]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y70_N0
cycloneive_lcell_comb \instance_muxOperandOut|out[7]~29 (
// Equation(s):
// \instance_muxOperandOut|out[7]~29_combout  = (!\instance_muxOperandOut|out[5]~78_combout  & (\instance_muxOperandOut|out[7]~28_combout  & ((\instance_PC|outPC [1]) # (!\instance_InstructionMemory|InstrctionsMemory~0_combout ))))

	.dataa(\instance_muxOperandOut|out[5]~78_combout ),
	.datab(\instance_InstructionMemory|InstrctionsMemory~0_combout ),
	.datac(\instance_PC|outPC [1]),
	.datad(\instance_muxOperandOut|out[7]~28_combout ),
	.cin(gnd),
	.combout(\instance_muxOperandOut|out[7]~29_combout ),
	.cout());
// synopsys translate_off
defparam \instance_muxOperandOut|out[7]~29 .lut_mask = 16'h5100;
defparam \instance_muxOperandOut|out[7]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y70_N26
cycloneive_lcell_comb \instance_RegisterBank|registers~8feeder (
// Equation(s):
// \instance_RegisterBank|registers~8feeder_combout  = \instance_muxOperandOut|out[8]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\instance_muxOperandOut|out[8]~31_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\instance_RegisterBank|registers~8feeder_combout ),
	.cout());
// synopsys translate_off
defparam \instance_RegisterBank|registers~8feeder .lut_mask = 16'hF0F0;
defparam \instance_RegisterBank|registers~8feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y70_N27
dffeas \instance_RegisterBank|registers~8 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\instance_RegisterBank|registers~8feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instance_RegisterBank|registers~544_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instance_RegisterBank|registers~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instance_RegisterBank|registers~8 .is_wysiwyg = "true";
defparam \instance_RegisterBank|registers~8 .power_up = "low";
// synopsys translate_on

// Location: FF_X97_Y70_N21
dffeas \instance_RegisterBank|registers~72 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\instance_muxOperandOut|out[8]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instance_RegisterBank|registers~546_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instance_RegisterBank|registers~72_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instance_RegisterBank|registers~72 .is_wysiwyg = "true";
defparam \instance_RegisterBank|registers~72 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y70_N26
cycloneive_lcell_comb \instance_RegisterBank|registers~520 (
// Equation(s):
// \instance_RegisterBank|registers~520_combout  = (\instance_InstructionMemory|InstrctionsMemory~2_combout  & ((\instance_RegisterBank|registers~72_q ))) # (!\instance_InstructionMemory|InstrctionsMemory~2_combout  & (\instance_RegisterBank|registers~8_q ))

	.dataa(\instance_RegisterBank|registers~8_q ),
	.datab(\instance_RegisterBank|registers~72_q ),
	.datac(gnd),
	.datad(\instance_InstructionMemory|InstrctionsMemory~2_combout ),
	.cin(gnd),
	.combout(\instance_RegisterBank|registers~520_combout ),
	.cout());
// synopsys translate_off
defparam \instance_RegisterBank|registers~520 .lut_mask = 16'hCCAA;
defparam \instance_RegisterBank|registers~520 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y70_N5
dffeas \instance_RegisterBank|registers~40 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\instance_muxOperandOut|out[8]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instance_RegisterBank|registers~545_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instance_RegisterBank|registers~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instance_RegisterBank|registers~40 .is_wysiwyg = "true";
defparam \instance_RegisterBank|registers~40 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y70_N4
cycloneive_lcell_comb \instance_ALU|Add0~32 (
// Equation(s):
// \instance_ALU|Add0~32_combout  = ((\instance_PC|outPC [0] & (\instance_RegisterBank|registers~8_q )) # (!\instance_PC|outPC [0] & ((!\instance_RegisterBank|registers~40_q )))) # (!\instance_ALU|always0~2_combout )

	.dataa(\instance_RegisterBank|registers~8_q ),
	.datab(\instance_PC|outPC [0]),
	.datac(\instance_RegisterBank|registers~40_q ),
	.datad(\instance_ALU|always0~2_combout ),
	.cin(gnd),
	.combout(\instance_ALU|Add0~32_combout ),
	.cout());
// synopsys translate_off
defparam \instance_ALU|Add0~32 .lut_mask = 16'h8BFF;
defparam \instance_ALU|Add0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y70_N16
cycloneive_lcell_comb \instance_ALU|Add0~33 (
// Equation(s):
// \instance_ALU|Add0~33_combout  = ((\instance_RegisterBank|registers~520_combout  $ (\instance_ALU|Add0~32_combout  $ (!\instance_ALU|Add0~31 )))) # (GND)
// \instance_ALU|Add0~34  = CARRY((\instance_RegisterBank|registers~520_combout  & ((\instance_ALU|Add0~32_combout ) # (!\instance_ALU|Add0~31 ))) # (!\instance_RegisterBank|registers~520_combout  & (\instance_ALU|Add0~32_combout  & !\instance_ALU|Add0~31 
// )))

	.dataa(\instance_RegisterBank|registers~520_combout ),
	.datab(\instance_ALU|Add0~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\instance_ALU|Add0~31 ),
	.combout(\instance_ALU|Add0~33_combout ),
	.cout(\instance_ALU|Add0~34 ));
// synopsys translate_off
defparam \instance_ALU|Add0~33 .lut_mask = 16'h698E;
defparam \instance_ALU|Add0~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X98_Y70_N22
cycloneive_lcell_comb \instance_muxOperandOut|out[8]~30 (
// Equation(s):
// \instance_muxOperandOut|out[8]~30_combout  = (\instance_InstructionMemory|InstrctionsMemory~1_combout  & ((\instance_InstructionMemory|InstrctionsMemory~2_combout  & (\instance_ALU|Add0~33_combout )) # 
// (!\instance_InstructionMemory|InstrctionsMemory~2_combout  & ((\instance_RegisterBank|registers~520_combout ))))) # (!\instance_InstructionMemory|InstrctionsMemory~1_combout  & (\instance_InstructionMemory|InstrctionsMemory~2_combout  & 
// ((\instance_RegisterBank|registers~520_combout ))))

	.dataa(\instance_InstructionMemory|InstrctionsMemory~1_combout ),
	.datab(\instance_InstructionMemory|InstrctionsMemory~2_combout ),
	.datac(\instance_ALU|Add0~33_combout ),
	.datad(\instance_RegisterBank|registers~520_combout ),
	.cin(gnd),
	.combout(\instance_muxOperandOut|out[8]~30_combout ),
	.cout());
// synopsys translate_off
defparam \instance_muxOperandOut|out[8]~30 .lut_mask = 16'hE680;
defparam \instance_muxOperandOut|out[8]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y70_N20
cycloneive_lcell_comb \instance_muxOperandOut|out[8]~31 (
// Equation(s):
// \instance_muxOperandOut|out[8]~31_combout  = (!\instance_muxOperandOut|out[5]~78_combout  & (\instance_muxOperandOut|out[8]~30_combout  & ((\instance_PC|outPC [1]) # (!\instance_InstructionMemory|InstrctionsMemory~0_combout ))))

	.dataa(\instance_muxOperandOut|out[5]~78_combout ),
	.datab(\instance_InstructionMemory|InstrctionsMemory~0_combout ),
	.datac(\instance_PC|outPC [1]),
	.datad(\instance_muxOperandOut|out[8]~30_combout ),
	.cin(gnd),
	.combout(\instance_muxOperandOut|out[8]~31_combout ),
	.cout());
// synopsys translate_off
defparam \instance_muxOperandOut|out[8]~31 .lut_mask = 16'h5100;
defparam \instance_muxOperandOut|out[8]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y70_N11
dffeas \instance_RegisterBank|registers~73 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\instance_muxOperandOut|out[9]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instance_RegisterBank|registers~546_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instance_RegisterBank|registers~73_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instance_RegisterBank|registers~73 .is_wysiwyg = "true";
defparam \instance_RegisterBank|registers~73 .power_up = "low";
// synopsys translate_on

// Location: FF_X97_Y70_N29
dffeas \instance_RegisterBank|registers~9 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\instance_muxOperandOut|out[9]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instance_RegisterBank|registers~544_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instance_RegisterBank|registers~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instance_RegisterBank|registers~9 .is_wysiwyg = "true";
defparam \instance_RegisterBank|registers~9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y70_N4
cycloneive_lcell_comb \instance_RegisterBank|registers~521 (
// Equation(s):
// \instance_RegisterBank|registers~521_combout  = (\instance_InstructionMemory|InstrctionsMemory~2_combout  & (\instance_RegisterBank|registers~73_q )) # (!\instance_InstructionMemory|InstrctionsMemory~2_combout  & ((\instance_RegisterBank|registers~9_q )))

	.dataa(\instance_RegisterBank|registers~73_q ),
	.datab(\instance_RegisterBank|registers~9_q ),
	.datac(gnd),
	.datad(\instance_InstructionMemory|InstrctionsMemory~2_combout ),
	.cin(gnd),
	.combout(\instance_RegisterBank|registers~521_combout ),
	.cout());
// synopsys translate_off
defparam \instance_RegisterBank|registers~521 .lut_mask = 16'hAACC;
defparam \instance_RegisterBank|registers~521 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y70_N3
dffeas \instance_RegisterBank|registers~41 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\instance_muxOperandOut|out[9]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instance_RegisterBank|registers~545_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instance_RegisterBank|registers~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instance_RegisterBank|registers~41 .is_wysiwyg = "true";
defparam \instance_RegisterBank|registers~41 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y70_N2
cycloneive_lcell_comb \instance_ALU|Add0~35 (
// Equation(s):
// \instance_ALU|Add0~35_combout  = ((\instance_PC|outPC [0] & (\instance_RegisterBank|registers~9_q )) # (!\instance_PC|outPC [0] & ((!\instance_RegisterBank|registers~41_q )))) # (!\instance_ALU|always0~2_combout )

	.dataa(\instance_PC|outPC [0]),
	.datab(\instance_RegisterBank|registers~9_q ),
	.datac(\instance_RegisterBank|registers~41_q ),
	.datad(\instance_ALU|always0~2_combout ),
	.cin(gnd),
	.combout(\instance_ALU|Add0~35_combout ),
	.cout());
// synopsys translate_off
defparam \instance_ALU|Add0~35 .lut_mask = 16'h8DFF;
defparam \instance_ALU|Add0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y70_N18
cycloneive_lcell_comb \instance_ALU|Add0~36 (
// Equation(s):
// \instance_ALU|Add0~36_combout  = (\instance_RegisterBank|registers~521_combout  & ((\instance_ALU|Add0~35_combout  & (\instance_ALU|Add0~34  & VCC)) # (!\instance_ALU|Add0~35_combout  & (!\instance_ALU|Add0~34 )))) # 
// (!\instance_RegisterBank|registers~521_combout  & ((\instance_ALU|Add0~35_combout  & (!\instance_ALU|Add0~34 )) # (!\instance_ALU|Add0~35_combout  & ((\instance_ALU|Add0~34 ) # (GND)))))
// \instance_ALU|Add0~37  = CARRY((\instance_RegisterBank|registers~521_combout  & (!\instance_ALU|Add0~35_combout  & !\instance_ALU|Add0~34 )) # (!\instance_RegisterBank|registers~521_combout  & ((!\instance_ALU|Add0~34 ) # (!\instance_ALU|Add0~35_combout 
// ))))

	.dataa(\instance_RegisterBank|registers~521_combout ),
	.datab(\instance_ALU|Add0~35_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\instance_ALU|Add0~34 ),
	.combout(\instance_ALU|Add0~36_combout ),
	.cout(\instance_ALU|Add0~37 ));
// synopsys translate_off
defparam \instance_ALU|Add0~36 .lut_mask = 16'h9617;
defparam \instance_ALU|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X98_Y70_N28
cycloneive_lcell_comb \instance_muxOperandOut|out[9]~32 (
// Equation(s):
// \instance_muxOperandOut|out[9]~32_combout  = (\instance_InstructionMemory|InstrctionsMemory~1_combout  & ((\instance_InstructionMemory|InstrctionsMemory~2_combout  & ((\instance_ALU|Add0~36_combout ))) # 
// (!\instance_InstructionMemory|InstrctionsMemory~2_combout  & (\instance_RegisterBank|registers~521_combout )))) # (!\instance_InstructionMemory|InstrctionsMemory~1_combout  & (\instance_InstructionMemory|InstrctionsMemory~2_combout  & 
// (\instance_RegisterBank|registers~521_combout )))

	.dataa(\instance_InstructionMemory|InstrctionsMemory~1_combout ),
	.datab(\instance_InstructionMemory|InstrctionsMemory~2_combout ),
	.datac(\instance_RegisterBank|registers~521_combout ),
	.datad(\instance_ALU|Add0~36_combout ),
	.cin(gnd),
	.combout(\instance_muxOperandOut|out[9]~32_combout ),
	.cout());
// synopsys translate_off
defparam \instance_muxOperandOut|out[9]~32 .lut_mask = 16'hE860;
defparam \instance_muxOperandOut|out[9]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y70_N10
cycloneive_lcell_comb \instance_muxOperandOut|out[9]~33 (
// Equation(s):
// \instance_muxOperandOut|out[9]~33_combout  = (!\instance_muxOperandOut|out[5]~78_combout  & (\instance_muxOperandOut|out[9]~32_combout  & ((\instance_PC|outPC [1]) # (!\instance_InstructionMemory|InstrctionsMemory~0_combout ))))

	.dataa(\instance_muxOperandOut|out[5]~78_combout ),
	.datab(\instance_InstructionMemory|InstrctionsMemory~0_combout ),
	.datac(\instance_PC|outPC [1]),
	.datad(\instance_muxOperandOut|out[9]~32_combout ),
	.cin(gnd),
	.combout(\instance_muxOperandOut|out[9]~33_combout ),
	.cout());
// synopsys translate_off
defparam \instance_muxOperandOut|out[9]~33 .lut_mask = 16'h5100;
defparam \instance_muxOperandOut|out[9]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y70_N3
dffeas \instance_RegisterBank|registers~10 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\instance_muxOperandOut|out[10]~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instance_RegisterBank|registers~544_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instance_RegisterBank|registers~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instance_RegisterBank|registers~10 .is_wysiwyg = "true";
defparam \instance_RegisterBank|registers~10 .power_up = "low";
// synopsys translate_on

// Location: FF_X98_Y70_N17
dffeas \instance_RegisterBank|registers~74 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\instance_muxOperandOut|out[10]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instance_RegisterBank|registers~546_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instance_RegisterBank|registers~74_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instance_RegisterBank|registers~74 .is_wysiwyg = "true";
defparam \instance_RegisterBank|registers~74 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y70_N30
cycloneive_lcell_comb \instance_RegisterBank|registers~522 (
// Equation(s):
// \instance_RegisterBank|registers~522_combout  = (\instance_InstructionMemory|InstrctionsMemory~2_combout  & ((\instance_RegisterBank|registers~74_q ))) # (!\instance_InstructionMemory|InstrctionsMemory~2_combout  & (\instance_RegisterBank|registers~10_q 
// ))

	.dataa(\instance_RegisterBank|registers~10_q ),
	.datab(\instance_RegisterBank|registers~74_q ),
	.datac(gnd),
	.datad(\instance_InstructionMemory|InstrctionsMemory~2_combout ),
	.cin(gnd),
	.combout(\instance_RegisterBank|registers~522_combout ),
	.cout());
// synopsys translate_off
defparam \instance_RegisterBank|registers~522 .lut_mask = 16'hCCAA;
defparam \instance_RegisterBank|registers~522 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y70_N15
dffeas \instance_RegisterBank|registers~42 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\instance_muxOperandOut|out[10]~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instance_RegisterBank|registers~545_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instance_RegisterBank|registers~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instance_RegisterBank|registers~42 .is_wysiwyg = "true";
defparam \instance_RegisterBank|registers~42 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y70_N14
cycloneive_lcell_comb \instance_ALU|Add0~38 (
// Equation(s):
// \instance_ALU|Add0~38_combout  = ((\instance_PC|outPC [0] & ((\instance_RegisterBank|registers~10_q ))) # (!\instance_PC|outPC [0] & (!\instance_RegisterBank|registers~42_q ))) # (!\instance_ALU|always0~2_combout )

	.dataa(\instance_ALU|always0~2_combout ),
	.datab(\instance_PC|outPC [0]),
	.datac(\instance_RegisterBank|registers~42_q ),
	.datad(\instance_RegisterBank|registers~10_q ),
	.cin(gnd),
	.combout(\instance_ALU|Add0~38_combout ),
	.cout());
// synopsys translate_off
defparam \instance_ALU|Add0~38 .lut_mask = 16'hDF57;
defparam \instance_ALU|Add0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y70_N20
cycloneive_lcell_comb \instance_ALU|Add0~39 (
// Equation(s):
// \instance_ALU|Add0~39_combout  = ((\instance_ALU|Add0~38_combout  $ (\instance_RegisterBank|registers~522_combout  $ (!\instance_ALU|Add0~37 )))) # (GND)
// \instance_ALU|Add0~40  = CARRY((\instance_ALU|Add0~38_combout  & ((\instance_RegisterBank|registers~522_combout ) # (!\instance_ALU|Add0~37 ))) # (!\instance_ALU|Add0~38_combout  & (\instance_RegisterBank|registers~522_combout  & !\instance_ALU|Add0~37 
// )))

	.dataa(\instance_ALU|Add0~38_combout ),
	.datab(\instance_RegisterBank|registers~522_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\instance_ALU|Add0~37 ),
	.combout(\instance_ALU|Add0~39_combout ),
	.cout(\instance_ALU|Add0~40 ));
// synopsys translate_off
defparam \instance_ALU|Add0~39 .lut_mask = 16'h698E;
defparam \instance_ALU|Add0~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X98_Y70_N12
cycloneive_lcell_comb \instance_muxOperandOut|out[10]~34 (
// Equation(s):
// \instance_muxOperandOut|out[10]~34_combout  = (\instance_InstructionMemory|InstrctionsMemory~2_combout  & ((\instance_InstructionMemory|InstrctionsMemory~1_combout  & ((\instance_ALU|Add0~39_combout ))) # 
// (!\instance_InstructionMemory|InstrctionsMemory~1_combout  & (\instance_RegisterBank|registers~522_combout )))) # (!\instance_InstructionMemory|InstrctionsMemory~2_combout  & (\instance_RegisterBank|registers~522_combout  & 
// ((\instance_InstructionMemory|InstrctionsMemory~1_combout ))))

	.dataa(\instance_RegisterBank|registers~522_combout ),
	.datab(\instance_InstructionMemory|InstrctionsMemory~2_combout ),
	.datac(\instance_ALU|Add0~39_combout ),
	.datad(\instance_InstructionMemory|InstrctionsMemory~1_combout ),
	.cin(gnd),
	.combout(\instance_muxOperandOut|out[10]~34_combout ),
	.cout());
// synopsys translate_off
defparam \instance_muxOperandOut|out[10]~34 .lut_mask = 16'hE288;
defparam \instance_muxOperandOut|out[10]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y70_N16
cycloneive_lcell_comb \instance_muxOperandOut|out[10]~35 (
// Equation(s):
// \instance_muxOperandOut|out[10]~35_combout  = (!\instance_muxOperandOut|out[5]~78_combout  & (\instance_muxOperandOut|out[10]~34_combout  & ((\instance_PC|outPC [1]) # (!\instance_InstructionMemory|InstrctionsMemory~0_combout ))))

	.dataa(\instance_muxOperandOut|out[5]~78_combout ),
	.datab(\instance_InstructionMemory|InstrctionsMemory~0_combout ),
	.datac(\instance_PC|outPC [1]),
	.datad(\instance_muxOperandOut|out[10]~34_combout ),
	.cin(gnd),
	.combout(\instance_muxOperandOut|out[10]~35_combout ),
	.cout());
// synopsys translate_off
defparam \instance_muxOperandOut|out[10]~35 .lut_mask = 16'h5100;
defparam \instance_muxOperandOut|out[10]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y70_N9
dffeas \instance_RegisterBank|registers~75 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\instance_muxOperandOut|out[11]~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instance_RegisterBank|registers~546_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instance_RegisterBank|registers~75_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instance_RegisterBank|registers~75 .is_wysiwyg = "true";
defparam \instance_RegisterBank|registers~75 .power_up = "low";
// synopsys translate_on

// Location: FF_X100_Y70_N29
dffeas \instance_RegisterBank|registers~11 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\instance_muxOperandOut|out[11]~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instance_RegisterBank|registers~544_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instance_RegisterBank|registers~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instance_RegisterBank|registers~11 .is_wysiwyg = "true";
defparam \instance_RegisterBank|registers~11 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y70_N12
cycloneive_lcell_comb \instance_RegisterBank|registers~523 (
// Equation(s):
// \instance_RegisterBank|registers~523_combout  = (\instance_InstructionMemory|InstrctionsMemory~2_combout  & (\instance_RegisterBank|registers~75_q )) # (!\instance_InstructionMemory|InstrctionsMemory~2_combout  & ((\instance_RegisterBank|registers~11_q 
// )))

	.dataa(gnd),
	.datab(\instance_RegisterBank|registers~75_q ),
	.datac(\instance_InstructionMemory|InstrctionsMemory~2_combout ),
	.datad(\instance_RegisterBank|registers~11_q ),
	.cin(gnd),
	.combout(\instance_RegisterBank|registers~523_combout ),
	.cout());
// synopsys translate_off
defparam \instance_RegisterBank|registers~523 .lut_mask = 16'hCFC0;
defparam \instance_RegisterBank|registers~523 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y70_N11
dffeas \instance_RegisterBank|registers~43 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\instance_muxOperandOut|out[11]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instance_RegisterBank|registers~545_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instance_RegisterBank|registers~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instance_RegisterBank|registers~43 .is_wysiwyg = "true";
defparam \instance_RegisterBank|registers~43 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y70_N30
cycloneive_lcell_comb \instance_ALU|Add0~41 (
// Equation(s):
// \instance_ALU|Add0~41_combout  = ((\instance_InstructionMemory|InstrctionsMemory~1_combout  & (!\instance_PC|outPC [0] & !\instance_RegisterBank|registers~43_q ))) # (!\instance_InstructionMemory|InstrctionsMemory~2_combout )

	.dataa(\instance_InstructionMemory|InstrctionsMemory~2_combout ),
	.datab(\instance_InstructionMemory|InstrctionsMemory~1_combout ),
	.datac(\instance_PC|outPC [0]),
	.datad(\instance_RegisterBank|registers~43_q ),
	.cin(gnd),
	.combout(\instance_ALU|Add0~41_combout ),
	.cout());
// synopsys translate_off
defparam \instance_ALU|Add0~41 .lut_mask = 16'h555D;
defparam \instance_ALU|Add0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y70_N22
cycloneive_lcell_comb \instance_ALU|Add0~42 (
// Equation(s):
// \instance_ALU|Add0~42_combout  = (\instance_ALU|Add0~41_combout ) # ((\instance_PC|outPC [0] & ((\instance_RegisterBank|registers~11_q ) # (!\instance_InstructionMemory|InstrctionsMemory~1_combout ))))

	.dataa(\instance_ALU|Add0~41_combout ),
	.datab(\instance_PC|outPC [0]),
	.datac(\instance_InstructionMemory|InstrctionsMemory~1_combout ),
	.datad(\instance_RegisterBank|registers~11_q ),
	.cin(gnd),
	.combout(\instance_ALU|Add0~42_combout ),
	.cout());
// synopsys translate_off
defparam \instance_ALU|Add0~42 .lut_mask = 16'hEEAE;
defparam \instance_ALU|Add0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y70_N22
cycloneive_lcell_comb \instance_ALU|Add0~43 (
// Equation(s):
// \instance_ALU|Add0~43_combout  = (\instance_RegisterBank|registers~523_combout  & ((\instance_ALU|Add0~42_combout  & (\instance_ALU|Add0~40  & VCC)) # (!\instance_ALU|Add0~42_combout  & (!\instance_ALU|Add0~40 )))) # 
// (!\instance_RegisterBank|registers~523_combout  & ((\instance_ALU|Add0~42_combout  & (!\instance_ALU|Add0~40 )) # (!\instance_ALU|Add0~42_combout  & ((\instance_ALU|Add0~40 ) # (GND)))))
// \instance_ALU|Add0~44  = CARRY((\instance_RegisterBank|registers~523_combout  & (!\instance_ALU|Add0~42_combout  & !\instance_ALU|Add0~40 )) # (!\instance_RegisterBank|registers~523_combout  & ((!\instance_ALU|Add0~40 ) # (!\instance_ALU|Add0~42_combout 
// ))))

	.dataa(\instance_RegisterBank|registers~523_combout ),
	.datab(\instance_ALU|Add0~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\instance_ALU|Add0~40 ),
	.combout(\instance_ALU|Add0~43_combout ),
	.cout(\instance_ALU|Add0~44 ));
// synopsys translate_off
defparam \instance_ALU|Add0~43 .lut_mask = 16'h9617;
defparam \instance_ALU|Add0~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X95_Y70_N8
cycloneive_lcell_comb \instance_muxOperandOut|out[11]~36 (
// Equation(s):
// \instance_muxOperandOut|out[11]~36_combout  = (\instance_InstructionMemory|InstrctionsMemory~2_combout  & (((\instance_RegisterBank|registers~75_q  & !\instance_InstructionMemory|InstrctionsMemory~1_combout )))) # 
// (!\instance_InstructionMemory|InstrctionsMemory~2_combout  & (\instance_RegisterBank|registers~11_q  & ((\instance_InstructionMemory|InstrctionsMemory~1_combout ))))

	.dataa(\instance_RegisterBank|registers~11_q ),
	.datab(\instance_InstructionMemory|InstrctionsMemory~2_combout ),
	.datac(\instance_RegisterBank|registers~75_q ),
	.datad(\instance_InstructionMemory|InstrctionsMemory~1_combout ),
	.cin(gnd),
	.combout(\instance_muxOperandOut|out[11]~36_combout ),
	.cout());
// synopsys translate_off
defparam \instance_muxOperandOut|out[11]~36 .lut_mask = 16'h22C0;
defparam \instance_muxOperandOut|out[11]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y70_N10
cycloneive_lcell_comb \instance_muxOperandOut|out[11]~37 (
// Equation(s):
// \instance_muxOperandOut|out[11]~37_combout  = (\instance_muxOperandOut|out[7]~80_combout  & ((\instance_muxOperandOut|out[11]~36_combout ) # ((\instance_ALU|always0~2_combout  & \instance_ALU|Add0~43_combout ))))

	.dataa(\instance_muxOperandOut|out[7]~80_combout ),
	.datab(\instance_ALU|always0~2_combout ),
	.datac(\instance_ALU|Add0~43_combout ),
	.datad(\instance_muxOperandOut|out[11]~36_combout ),
	.cin(gnd),
	.combout(\instance_muxOperandOut|out[11]~37_combout ),
	.cout());
// synopsys translate_off
defparam \instance_muxOperandOut|out[11]~37 .lut_mask = 16'hAA80;
defparam \instance_muxOperandOut|out[11]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y70_N25
dffeas \instance_RegisterBank|registers~76 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\instance_muxOperandOut|out[12]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instance_RegisterBank|registers~546_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instance_RegisterBank|registers~76_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instance_RegisterBank|registers~76 .is_wysiwyg = "true";
defparam \instance_RegisterBank|registers~76 .power_up = "low";
// synopsys translate_on

// Location: FF_X97_Y70_N15
dffeas \instance_RegisterBank|registers~12 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\instance_muxOperandOut|out[12]~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instance_RegisterBank|registers~544_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instance_RegisterBank|registers~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instance_RegisterBank|registers~12 .is_wysiwyg = "true";
defparam \instance_RegisterBank|registers~12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y70_N14
cycloneive_lcell_comb \instance_RegisterBank|registers~524 (
// Equation(s):
// \instance_RegisterBank|registers~524_combout  = (\instance_InstructionMemory|InstrctionsMemory~2_combout  & (\instance_RegisterBank|registers~76_q )) # (!\instance_InstructionMemory|InstrctionsMemory~2_combout  & ((\instance_RegisterBank|registers~12_q 
// )))

	.dataa(gnd),
	.datab(\instance_RegisterBank|registers~76_q ),
	.datac(\instance_RegisterBank|registers~12_q ),
	.datad(\instance_InstructionMemory|InstrctionsMemory~2_combout ),
	.cin(gnd),
	.combout(\instance_RegisterBank|registers~524_combout ),
	.cout());
// synopsys translate_off
defparam \instance_RegisterBank|registers~524 .lut_mask = 16'hCCF0;
defparam \instance_RegisterBank|registers~524 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y70_N27
dffeas \instance_RegisterBank|registers~44 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\instance_muxOperandOut|out[12]~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instance_RegisterBank|registers~545_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instance_RegisterBank|registers~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instance_RegisterBank|registers~44 .is_wysiwyg = "true";
defparam \instance_RegisterBank|registers~44 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y70_N26
cycloneive_lcell_comb \instance_ALU|Add0~45 (
// Equation(s):
// \instance_ALU|Add0~45_combout  = ((\instance_PC|outPC [0] & ((\instance_RegisterBank|registers~12_q ))) # (!\instance_PC|outPC [0] & (!\instance_RegisterBank|registers~44_q ))) # (!\instance_ALU|always0~2_combout )

	.dataa(\instance_ALU|always0~2_combout ),
	.datab(\instance_PC|outPC [0]),
	.datac(\instance_RegisterBank|registers~44_q ),
	.datad(\instance_RegisterBank|registers~12_q ),
	.cin(gnd),
	.combout(\instance_ALU|Add0~45_combout ),
	.cout());
// synopsys translate_off
defparam \instance_ALU|Add0~45 .lut_mask = 16'hDF57;
defparam \instance_ALU|Add0~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y70_N24
cycloneive_lcell_comb \instance_ALU|Add0~46 (
// Equation(s):
// \instance_ALU|Add0~46_combout  = ((\instance_RegisterBank|registers~524_combout  $ (\instance_ALU|Add0~45_combout  $ (!\instance_ALU|Add0~44 )))) # (GND)
// \instance_ALU|Add0~47  = CARRY((\instance_RegisterBank|registers~524_combout  & ((\instance_ALU|Add0~45_combout ) # (!\instance_ALU|Add0~44 ))) # (!\instance_RegisterBank|registers~524_combout  & (\instance_ALU|Add0~45_combout  & !\instance_ALU|Add0~44 
// )))

	.dataa(\instance_RegisterBank|registers~524_combout ),
	.datab(\instance_ALU|Add0~45_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\instance_ALU|Add0~44 ),
	.combout(\instance_ALU|Add0~46_combout ),
	.cout(\instance_ALU|Add0~47 ));
// synopsys translate_off
defparam \instance_ALU|Add0~46 .lut_mask = 16'h698E;
defparam \instance_ALU|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X98_Y70_N10
cycloneive_lcell_comb \instance_muxOperandOut|out[12]~38 (
// Equation(s):
// \instance_muxOperandOut|out[12]~38_combout  = (\instance_InstructionMemory|InstrctionsMemory~1_combout  & ((\instance_InstructionMemory|InstrctionsMemory~2_combout  & ((\instance_ALU|Add0~46_combout ))) # 
// (!\instance_InstructionMemory|InstrctionsMemory~2_combout  & (\instance_RegisterBank|registers~524_combout )))) # (!\instance_InstructionMemory|InstrctionsMemory~1_combout  & (\instance_RegisterBank|registers~524_combout  & 
// ((\instance_InstructionMemory|InstrctionsMemory~2_combout ))))

	.dataa(\instance_InstructionMemory|InstrctionsMemory~1_combout ),
	.datab(\instance_RegisterBank|registers~524_combout ),
	.datac(\instance_ALU|Add0~46_combout ),
	.datad(\instance_InstructionMemory|InstrctionsMemory~2_combout ),
	.cin(gnd),
	.combout(\instance_muxOperandOut|out[12]~38_combout ),
	.cout());
// synopsys translate_off
defparam \instance_muxOperandOut|out[12]~38 .lut_mask = 16'hE488;
defparam \instance_muxOperandOut|out[12]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y70_N24
cycloneive_lcell_comb \instance_muxOperandOut|out[12]~39 (
// Equation(s):
// \instance_muxOperandOut|out[12]~39_combout  = (!\instance_muxOperandOut|out[5]~78_combout  & (\instance_muxOperandOut|out[12]~38_combout  & ((\instance_PC|outPC [1]) # (!\instance_InstructionMemory|InstrctionsMemory~0_combout ))))

	.dataa(\instance_muxOperandOut|out[5]~78_combout ),
	.datab(\instance_InstructionMemory|InstrctionsMemory~0_combout ),
	.datac(\instance_PC|outPC [1]),
	.datad(\instance_muxOperandOut|out[12]~38_combout ),
	.cin(gnd),
	.combout(\instance_muxOperandOut|out[12]~39_combout ),
	.cout());
// synopsys translate_off
defparam \instance_muxOperandOut|out[12]~39 .lut_mask = 16'h5100;
defparam \instance_muxOperandOut|out[12]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y70_N27
dffeas \instance_RegisterBank|registers~13 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\instance_muxOperandOut|out[13]~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instance_RegisterBank|registers~544_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instance_RegisterBank|registers~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instance_RegisterBank|registers~13 .is_wysiwyg = "true";
defparam \instance_RegisterBank|registers~13 .power_up = "low";
// synopsys translate_on

// Location: FF_X97_Y70_N17
dffeas \instance_RegisterBank|registers~77 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\instance_muxOperandOut|out[13]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instance_RegisterBank|registers~546_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instance_RegisterBank|registers~77_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instance_RegisterBank|registers~77 .is_wysiwyg = "true";
defparam \instance_RegisterBank|registers~77 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y70_N18
cycloneive_lcell_comb \instance_RegisterBank|registers~525 (
// Equation(s):
// \instance_RegisterBank|registers~525_combout  = (\instance_InstructionMemory|InstrctionsMemory~2_combout  & ((\instance_RegisterBank|registers~77_q ))) # (!\instance_InstructionMemory|InstrctionsMemory~2_combout  & (\instance_RegisterBank|registers~13_q 
// ))

	.dataa(\instance_RegisterBank|registers~13_q ),
	.datab(\instance_RegisterBank|registers~77_q ),
	.datac(gnd),
	.datad(\instance_InstructionMemory|InstrctionsMemory~2_combout ),
	.cin(gnd),
	.combout(\instance_RegisterBank|registers~525_combout ),
	.cout());
// synopsys translate_off
defparam \instance_RegisterBank|registers~525 .lut_mask = 16'hCCAA;
defparam \instance_RegisterBank|registers~525 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y70_N25
dffeas \instance_RegisterBank|registers~45 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\instance_muxOperandOut|out[13]~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instance_RegisterBank|registers~545_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instance_RegisterBank|registers~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instance_RegisterBank|registers~45 .is_wysiwyg = "true";
defparam \instance_RegisterBank|registers~45 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y70_N24
cycloneive_lcell_comb \instance_ALU|Add0~48 (
// Equation(s):
// \instance_ALU|Add0~48_combout  = ((\instance_PC|outPC [0] & (\instance_RegisterBank|registers~13_q )) # (!\instance_PC|outPC [0] & ((!\instance_RegisterBank|registers~45_q )))) # (!\instance_ALU|always0~2_combout )

	.dataa(\instance_PC|outPC [0]),
	.datab(\instance_RegisterBank|registers~13_q ),
	.datac(\instance_RegisterBank|registers~45_q ),
	.datad(\instance_ALU|always0~2_combout ),
	.cin(gnd),
	.combout(\instance_ALU|Add0~48_combout ),
	.cout());
// synopsys translate_off
defparam \instance_ALU|Add0~48 .lut_mask = 16'h8DFF;
defparam \instance_ALU|Add0~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y70_N26
cycloneive_lcell_comb \instance_ALU|Add0~49 (
// Equation(s):
// \instance_ALU|Add0~49_combout  = (\instance_ALU|Add0~48_combout  & ((\instance_RegisterBank|registers~525_combout  & (\instance_ALU|Add0~47  & VCC)) # (!\instance_RegisterBank|registers~525_combout  & (!\instance_ALU|Add0~47 )))) # 
// (!\instance_ALU|Add0~48_combout  & ((\instance_RegisterBank|registers~525_combout  & (!\instance_ALU|Add0~47 )) # (!\instance_RegisterBank|registers~525_combout  & ((\instance_ALU|Add0~47 ) # (GND)))))
// \instance_ALU|Add0~50  = CARRY((\instance_ALU|Add0~48_combout  & (!\instance_RegisterBank|registers~525_combout  & !\instance_ALU|Add0~47 )) # (!\instance_ALU|Add0~48_combout  & ((!\instance_ALU|Add0~47 ) # (!\instance_RegisterBank|registers~525_combout 
// ))))

	.dataa(\instance_ALU|Add0~48_combout ),
	.datab(\instance_RegisterBank|registers~525_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\instance_ALU|Add0~47 ),
	.combout(\instance_ALU|Add0~49_combout ),
	.cout(\instance_ALU|Add0~50 ));
// synopsys translate_off
defparam \instance_ALU|Add0~49 .lut_mask = 16'h9617;
defparam \instance_ALU|Add0~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X98_Y70_N4
cycloneive_lcell_comb \instance_muxOperandOut|out[13]~40 (
// Equation(s):
// \instance_muxOperandOut|out[13]~40_combout  = (\instance_InstructionMemory|InstrctionsMemory~1_combout  & ((\instance_InstructionMemory|InstrctionsMemory~2_combout  & ((\instance_ALU|Add0~49_combout ))) # 
// (!\instance_InstructionMemory|InstrctionsMemory~2_combout  & (\instance_RegisterBank|registers~525_combout )))) # (!\instance_InstructionMemory|InstrctionsMemory~1_combout  & (\instance_RegisterBank|registers~525_combout  & 
// (\instance_InstructionMemory|InstrctionsMemory~2_combout )))

	.dataa(\instance_InstructionMemory|InstrctionsMemory~1_combout ),
	.datab(\instance_RegisterBank|registers~525_combout ),
	.datac(\instance_InstructionMemory|InstrctionsMemory~2_combout ),
	.datad(\instance_ALU|Add0~49_combout ),
	.cin(gnd),
	.combout(\instance_muxOperandOut|out[13]~40_combout ),
	.cout());
// synopsys translate_off
defparam \instance_muxOperandOut|out[13]~40 .lut_mask = 16'hE848;
defparam \instance_muxOperandOut|out[13]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y70_N16
cycloneive_lcell_comb \instance_muxOperandOut|out[13]~41 (
// Equation(s):
// \instance_muxOperandOut|out[13]~41_combout  = (!\instance_muxOperandOut|out[5]~78_combout  & (\instance_muxOperandOut|out[13]~40_combout  & ((\instance_PC|outPC [1]) # (!\instance_InstructionMemory|InstrctionsMemory~0_combout ))))

	.dataa(\instance_muxOperandOut|out[5]~78_combout ),
	.datab(\instance_InstructionMemory|InstrctionsMemory~0_combout ),
	.datac(\instance_PC|outPC [1]),
	.datad(\instance_muxOperandOut|out[13]~40_combout ),
	.cin(gnd),
	.combout(\instance_muxOperandOut|out[13]~41_combout ),
	.cout());
// synopsys translate_off
defparam \instance_muxOperandOut|out[13]~41 .lut_mask = 16'h5100;
defparam \instance_muxOperandOut|out[13]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y70_N1
dffeas \instance_RegisterBank|registers~78 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\instance_muxOperandOut|out[14]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instance_RegisterBank|registers~546_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instance_RegisterBank|registers~78_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instance_RegisterBank|registers~78 .is_wysiwyg = "true";
defparam \instance_RegisterBank|registers~78 .power_up = "low";
// synopsys translate_on

// Location: FF_X96_Y70_N29
dffeas \instance_RegisterBank|registers~14 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\instance_muxOperandOut|out[14]~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instance_RegisterBank|registers~544_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instance_RegisterBank|registers~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instance_RegisterBank|registers~14 .is_wysiwyg = "true";
defparam \instance_RegisterBank|registers~14 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y70_N18
cycloneive_lcell_comb \instance_RegisterBank|registers~526 (
// Equation(s):
// \instance_RegisterBank|registers~526_combout  = (\instance_InstructionMemory|InstrctionsMemory~2_combout  & (\instance_RegisterBank|registers~78_q )) # (!\instance_InstructionMemory|InstrctionsMemory~2_combout  & ((\instance_RegisterBank|registers~14_q 
// )))

	.dataa(gnd),
	.datab(\instance_RegisterBank|registers~78_q ),
	.datac(\instance_InstructionMemory|InstrctionsMemory~2_combout ),
	.datad(\instance_RegisterBank|registers~14_q ),
	.cin(gnd),
	.combout(\instance_RegisterBank|registers~526_combout ),
	.cout());
// synopsys translate_off
defparam \instance_RegisterBank|registers~526 .lut_mask = 16'hCFC0;
defparam \instance_RegisterBank|registers~526 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y70_N7
dffeas \instance_RegisterBank|registers~46 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\instance_muxOperandOut|out[14]~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instance_RegisterBank|registers~545_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instance_RegisterBank|registers~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instance_RegisterBank|registers~46 .is_wysiwyg = "true";
defparam \instance_RegisterBank|registers~46 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y70_N6
cycloneive_lcell_comb \instance_ALU|Add0~51 (
// Equation(s):
// \instance_ALU|Add0~51_combout  = ((\instance_PC|outPC [0] & (\instance_RegisterBank|registers~14_q )) # (!\instance_PC|outPC [0] & ((!\instance_RegisterBank|registers~46_q )))) # (!\instance_ALU|always0~2_combout )

	.dataa(\instance_PC|outPC [0]),
	.datab(\instance_RegisterBank|registers~14_q ),
	.datac(\instance_RegisterBank|registers~46_q ),
	.datad(\instance_ALU|always0~2_combout ),
	.cin(gnd),
	.combout(\instance_ALU|Add0~51_combout ),
	.cout());
// synopsys translate_off
defparam \instance_ALU|Add0~51 .lut_mask = 16'h8DFF;
defparam \instance_ALU|Add0~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y70_N28
cycloneive_lcell_comb \instance_ALU|Add0~52 (
// Equation(s):
// \instance_ALU|Add0~52_combout  = ((\instance_ALU|Add0~51_combout  $ (\instance_RegisterBank|registers~526_combout  $ (!\instance_ALU|Add0~50 )))) # (GND)
// \instance_ALU|Add0~53  = CARRY((\instance_ALU|Add0~51_combout  & ((\instance_RegisterBank|registers~526_combout ) # (!\instance_ALU|Add0~50 ))) # (!\instance_ALU|Add0~51_combout  & (\instance_RegisterBank|registers~526_combout  & !\instance_ALU|Add0~50 
// )))

	.dataa(\instance_ALU|Add0~51_combout ),
	.datab(\instance_RegisterBank|registers~526_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\instance_ALU|Add0~50 ),
	.combout(\instance_ALU|Add0~52_combout ),
	.cout(\instance_ALU|Add0~53 ));
// synopsys translate_off
defparam \instance_ALU|Add0~52 .lut_mask = 16'h698E;
defparam \instance_ALU|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X95_Y70_N24
cycloneive_lcell_comb \instance_muxOperandOut|out[14]~42 (
// Equation(s):
// \instance_muxOperandOut|out[14]~42_combout  = (\instance_InstructionMemory|InstrctionsMemory~1_combout  & ((\instance_InstructionMemory|InstrctionsMemory~2_combout  & ((\instance_ALU|Add0~52_combout ))) # 
// (!\instance_InstructionMemory|InstrctionsMemory~2_combout  & (\instance_RegisterBank|registers~526_combout )))) # (!\instance_InstructionMemory|InstrctionsMemory~1_combout  & (\instance_RegisterBank|registers~526_combout  & 
// (\instance_InstructionMemory|InstrctionsMemory~2_combout )))

	.dataa(\instance_RegisterBank|registers~526_combout ),
	.datab(\instance_InstructionMemory|InstrctionsMemory~1_combout ),
	.datac(\instance_InstructionMemory|InstrctionsMemory~2_combout ),
	.datad(\instance_ALU|Add0~52_combout ),
	.cin(gnd),
	.combout(\instance_muxOperandOut|out[14]~42_combout ),
	.cout());
// synopsys translate_off
defparam \instance_muxOperandOut|out[14]~42 .lut_mask = 16'hE828;
defparam \instance_muxOperandOut|out[14]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y70_N0
cycloneive_lcell_comb \instance_muxOperandOut|out[14]~43 (
// Equation(s):
// \instance_muxOperandOut|out[14]~43_combout  = (!\instance_muxOperandOut|out[5]~78_combout  & (\instance_muxOperandOut|out[14]~42_combout  & ((\instance_PC|outPC [1]) # (!\instance_InstructionMemory|InstrctionsMemory~0_combout ))))

	.dataa(\instance_muxOperandOut|out[5]~78_combout ),
	.datab(\instance_InstructionMemory|InstrctionsMemory~0_combout ),
	.datac(\instance_PC|outPC [1]),
	.datad(\instance_muxOperandOut|out[14]~42_combout ),
	.cin(gnd),
	.combout(\instance_muxOperandOut|out[14]~43_combout ),
	.cout());
// synopsys translate_off
defparam \instance_muxOperandOut|out[14]~43 .lut_mask = 16'h5100;
defparam \instance_muxOperandOut|out[14]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y70_N31
dffeas \instance_RegisterBank|registers~79 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\instance_muxOperandOut|out[15]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instance_RegisterBank|registers~546_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instance_RegisterBank|registers~79_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instance_RegisterBank|registers~79 .is_wysiwyg = "true";
defparam \instance_RegisterBank|registers~79 .power_up = "low";
// synopsys translate_on

// Location: FF_X97_Y70_N1
dffeas \instance_RegisterBank|registers~15 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\instance_muxOperandOut|out[15]~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instance_RegisterBank|registers~544_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instance_RegisterBank|registers~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instance_RegisterBank|registers~15 .is_wysiwyg = "true";
defparam \instance_RegisterBank|registers~15 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y70_N0
cycloneive_lcell_comb \instance_RegisterBank|registers~527 (
// Equation(s):
// \instance_RegisterBank|registers~527_combout  = (\instance_InstructionMemory|InstrctionsMemory~2_combout  & (\instance_RegisterBank|registers~79_q )) # (!\instance_InstructionMemory|InstrctionsMemory~2_combout  & ((\instance_RegisterBank|registers~15_q 
// )))

	.dataa(\instance_RegisterBank|registers~79_q ),
	.datab(gnd),
	.datac(\instance_RegisterBank|registers~15_q ),
	.datad(\instance_InstructionMemory|InstrctionsMemory~2_combout ),
	.cin(gnd),
	.combout(\instance_RegisterBank|registers~527_combout ),
	.cout());
// synopsys translate_off
defparam \instance_RegisterBank|registers~527 .lut_mask = 16'hAAF0;
defparam \instance_RegisterBank|registers~527 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y70_N31
dffeas \instance_RegisterBank|registers~47 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\instance_muxOperandOut|out[15]~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instance_RegisterBank|registers~545_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instance_RegisterBank|registers~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instance_RegisterBank|registers~47 .is_wysiwyg = "true";
defparam \instance_RegisterBank|registers~47 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y70_N30
cycloneive_lcell_comb \instance_ALU|Add0~54 (
// Equation(s):
// \instance_ALU|Add0~54_combout  = ((\instance_PC|outPC [0] & (\instance_RegisterBank|registers~15_q )) # (!\instance_PC|outPC [0] & ((!\instance_RegisterBank|registers~47_q )))) # (!\instance_ALU|always0~2_combout )

	.dataa(\instance_PC|outPC [0]),
	.datab(\instance_RegisterBank|registers~15_q ),
	.datac(\instance_RegisterBank|registers~47_q ),
	.datad(\instance_ALU|always0~2_combout ),
	.cin(gnd),
	.combout(\instance_ALU|Add0~54_combout ),
	.cout());
// synopsys translate_off
defparam \instance_ALU|Add0~54 .lut_mask = 16'h8DFF;
defparam \instance_ALU|Add0~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y70_N30
cycloneive_lcell_comb \instance_ALU|Add0~55 (
// Equation(s):
// \instance_ALU|Add0~55_combout  = (\instance_ALU|Add0~54_combout  & ((\instance_RegisterBank|registers~527_combout  & (\instance_ALU|Add0~53  & VCC)) # (!\instance_RegisterBank|registers~527_combout  & (!\instance_ALU|Add0~53 )))) # 
// (!\instance_ALU|Add0~54_combout  & ((\instance_RegisterBank|registers~527_combout  & (!\instance_ALU|Add0~53 )) # (!\instance_RegisterBank|registers~527_combout  & ((\instance_ALU|Add0~53 ) # (GND)))))
// \instance_ALU|Add0~56  = CARRY((\instance_ALU|Add0~54_combout  & (!\instance_RegisterBank|registers~527_combout  & !\instance_ALU|Add0~53 )) # (!\instance_ALU|Add0~54_combout  & ((!\instance_ALU|Add0~53 ) # (!\instance_RegisterBank|registers~527_combout 
// ))))

	.dataa(\instance_ALU|Add0~54_combout ),
	.datab(\instance_RegisterBank|registers~527_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\instance_ALU|Add0~53 ),
	.combout(\instance_ALU|Add0~55_combout ),
	.cout(\instance_ALU|Add0~56 ));
// synopsys translate_off
defparam \instance_ALU|Add0~55 .lut_mask = 16'h9617;
defparam \instance_ALU|Add0~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X98_Y70_N6
cycloneive_lcell_comb \instance_muxOperandOut|out[15]~44 (
// Equation(s):
// \instance_muxOperandOut|out[15]~44_combout  = (\instance_InstructionMemory|InstrctionsMemory~2_combout  & ((\instance_InstructionMemory|InstrctionsMemory~1_combout  & ((\instance_ALU|Add0~55_combout ))) # 
// (!\instance_InstructionMemory|InstrctionsMemory~1_combout  & (\instance_RegisterBank|registers~527_combout )))) # (!\instance_InstructionMemory|InstrctionsMemory~2_combout  & (\instance_RegisterBank|registers~527_combout  & 
// ((\instance_InstructionMemory|InstrctionsMemory~1_combout ))))

	.dataa(\instance_RegisterBank|registers~527_combout ),
	.datab(\instance_InstructionMemory|InstrctionsMemory~2_combout ),
	.datac(\instance_ALU|Add0~55_combout ),
	.datad(\instance_InstructionMemory|InstrctionsMemory~1_combout ),
	.cin(gnd),
	.combout(\instance_muxOperandOut|out[15]~44_combout ),
	.cout());
// synopsys translate_off
defparam \instance_muxOperandOut|out[15]~44 .lut_mask = 16'hE288;
defparam \instance_muxOperandOut|out[15]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y70_N30
cycloneive_lcell_comb \instance_muxOperandOut|out[15]~45 (
// Equation(s):
// \instance_muxOperandOut|out[15]~45_combout  = (!\instance_muxOperandOut|out[5]~78_combout  & (\instance_muxOperandOut|out[15]~44_combout  & ((\instance_PC|outPC [1]) # (!\instance_InstructionMemory|InstrctionsMemory~0_combout ))))

	.dataa(\instance_muxOperandOut|out[5]~78_combout ),
	.datab(\instance_InstructionMemory|InstrctionsMemory~0_combout ),
	.datac(\instance_PC|outPC [1]),
	.datad(\instance_muxOperandOut|out[15]~44_combout ),
	.cin(gnd),
	.combout(\instance_muxOperandOut|out[15]~45_combout ),
	.cout());
// synopsys translate_off
defparam \instance_muxOperandOut|out[15]~45 .lut_mask = 16'h5100;
defparam \instance_muxOperandOut|out[15]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y70_N19
dffeas \instance_RegisterBank|registers~16 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\instance_muxOperandOut|out[16]~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instance_RegisterBank|registers~544_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instance_RegisterBank|registers~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instance_RegisterBank|registers~16 .is_wysiwyg = "true";
defparam \instance_RegisterBank|registers~16 .power_up = "low";
// synopsys translate_on

// Location: FF_X96_Y70_N9
dffeas \instance_RegisterBank|registers~48 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\instance_muxOperandOut|out[16]~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instance_RegisterBank|registers~545_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instance_RegisterBank|registers~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instance_RegisterBank|registers~48 .is_wysiwyg = "true";
defparam \instance_RegisterBank|registers~48 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y70_N8
cycloneive_lcell_comb \instance_ALU|Add0~57 (
// Equation(s):
// \instance_ALU|Add0~57_combout  = ((\instance_PC|outPC [0] & (\instance_RegisterBank|registers~16_q )) # (!\instance_PC|outPC [0] & ((!\instance_RegisterBank|registers~48_q )))) # (!\instance_ALU|always0~2_combout )

	.dataa(\instance_PC|outPC [0]),
	.datab(\instance_RegisterBank|registers~16_q ),
	.datac(\instance_RegisterBank|registers~48_q ),
	.datad(\instance_ALU|always0~2_combout ),
	.cin(gnd),
	.combout(\instance_ALU|Add0~57_combout ),
	.cout());
// synopsys translate_off
defparam \instance_ALU|Add0~57 .lut_mask = 16'h8DFF;
defparam \instance_ALU|Add0~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y70_N9
dffeas \instance_RegisterBank|registers~80 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\instance_muxOperandOut|out[16]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instance_RegisterBank|registers~546_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instance_RegisterBank|registers~80_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instance_RegisterBank|registers~80 .is_wysiwyg = "true";
defparam \instance_RegisterBank|registers~80 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y69_N28
cycloneive_lcell_comb \instance_RegisterBank|registers~528 (
// Equation(s):
// \instance_RegisterBank|registers~528_combout  = (\instance_InstructionMemory|InstrctionsMemory~2_combout  & ((\instance_RegisterBank|registers~80_q ))) # (!\instance_InstructionMemory|InstrctionsMemory~2_combout  & (\instance_RegisterBank|registers~16_q 
// ))

	.dataa(gnd),
	.datab(\instance_RegisterBank|registers~16_q ),
	.datac(\instance_RegisterBank|registers~80_q ),
	.datad(\instance_InstructionMemory|InstrctionsMemory~2_combout ),
	.cin(gnd),
	.combout(\instance_RegisterBank|registers~528_combout ),
	.cout());
// synopsys translate_off
defparam \instance_RegisterBank|registers~528 .lut_mask = 16'hF0CC;
defparam \instance_RegisterBank|registers~528 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y69_N0
cycloneive_lcell_comb \instance_ALU|Add0~58 (
// Equation(s):
// \instance_ALU|Add0~58_combout  = ((\instance_ALU|Add0~57_combout  $ (\instance_RegisterBank|registers~528_combout  $ (!\instance_ALU|Add0~56 )))) # (GND)
// \instance_ALU|Add0~59  = CARRY((\instance_ALU|Add0~57_combout  & ((\instance_RegisterBank|registers~528_combout ) # (!\instance_ALU|Add0~56 ))) # (!\instance_ALU|Add0~57_combout  & (\instance_RegisterBank|registers~528_combout  & !\instance_ALU|Add0~56 
// )))

	.dataa(\instance_ALU|Add0~57_combout ),
	.datab(\instance_RegisterBank|registers~528_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\instance_ALU|Add0~56 ),
	.combout(\instance_ALU|Add0~58_combout ),
	.cout(\instance_ALU|Add0~59 ));
// synopsys translate_off
defparam \instance_ALU|Add0~58 .lut_mask = 16'h698E;
defparam \instance_ALU|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X98_Y69_N6
cycloneive_lcell_comb \instance_muxOperandOut|out[16]~46 (
// Equation(s):
// \instance_muxOperandOut|out[16]~46_combout  = (\instance_InstructionMemory|InstrctionsMemory~1_combout  & ((\instance_InstructionMemory|InstrctionsMemory~2_combout  & (\instance_ALU|Add0~58_combout )) # 
// (!\instance_InstructionMemory|InstrctionsMemory~2_combout  & ((\instance_RegisterBank|registers~528_combout ))))) # (!\instance_InstructionMemory|InstrctionsMemory~1_combout  & (\instance_InstructionMemory|InstrctionsMemory~2_combout  & 
// ((\instance_RegisterBank|registers~528_combout ))))

	.dataa(\instance_InstructionMemory|InstrctionsMemory~1_combout ),
	.datab(\instance_InstructionMemory|InstrctionsMemory~2_combout ),
	.datac(\instance_ALU|Add0~58_combout ),
	.datad(\instance_RegisterBank|registers~528_combout ),
	.cin(gnd),
	.combout(\instance_muxOperandOut|out[16]~46_combout ),
	.cout());
// synopsys translate_off
defparam \instance_muxOperandOut|out[16]~46 .lut_mask = 16'hE680;
defparam \instance_muxOperandOut|out[16]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y70_N8
cycloneive_lcell_comb \instance_muxOperandOut|out[16]~47 (
// Equation(s):
// \instance_muxOperandOut|out[16]~47_combout  = (!\instance_muxOperandOut|out[5]~78_combout  & (\instance_muxOperandOut|out[16]~46_combout  & ((\instance_PC|outPC [1]) # (!\instance_InstructionMemory|InstrctionsMemory~0_combout ))))

	.dataa(\instance_muxOperandOut|out[5]~78_combout ),
	.datab(\instance_InstructionMemory|InstrctionsMemory~0_combout ),
	.datac(\instance_PC|outPC [1]),
	.datad(\instance_muxOperandOut|out[16]~46_combout ),
	.cin(gnd),
	.combout(\instance_muxOperandOut|out[16]~47_combout ),
	.cout());
// synopsys translate_off
defparam \instance_muxOperandOut|out[16]~47 .lut_mask = 16'h5100;
defparam \instance_muxOperandOut|out[16]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y69_N27
dffeas \instance_RegisterBank|registers~81 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\instance_muxOperandOut|out[17]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instance_RegisterBank|registers~546_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instance_RegisterBank|registers~81_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instance_RegisterBank|registers~81 .is_wysiwyg = "true";
defparam \instance_RegisterBank|registers~81 .power_up = "low";
// synopsys translate_on

// Location: FF_X100_Y69_N13
dffeas \instance_RegisterBank|registers~17 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\instance_muxOperandOut|out[17]~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instance_RegisterBank|registers~544_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instance_RegisterBank|registers~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instance_RegisterBank|registers~17 .is_wysiwyg = "true";
defparam \instance_RegisterBank|registers~17 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y69_N12
cycloneive_lcell_comb \instance_RegisterBank|registers~529 (
// Equation(s):
// \instance_RegisterBank|registers~529_combout  = (\instance_InstructionMemory|InstrctionsMemory~2_combout  & (\instance_RegisterBank|registers~81_q )) # (!\instance_InstructionMemory|InstrctionsMemory~2_combout  & ((\instance_RegisterBank|registers~17_q 
// )))

	.dataa(\instance_RegisterBank|registers~81_q ),
	.datab(gnd),
	.datac(\instance_RegisterBank|registers~17_q ),
	.datad(\instance_InstructionMemory|InstrctionsMemory~2_combout ),
	.cin(gnd),
	.combout(\instance_RegisterBank|registers~529_combout ),
	.cout());
// synopsys translate_off
defparam \instance_RegisterBank|registers~529 .lut_mask = 16'hAAF0;
defparam \instance_RegisterBank|registers~529 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y69_N1
dffeas \instance_RegisterBank|registers~49 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\instance_muxOperandOut|out[17]~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instance_RegisterBank|registers~545_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instance_RegisterBank|registers~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instance_RegisterBank|registers~49 .is_wysiwyg = "true";
defparam \instance_RegisterBank|registers~49 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y69_N0
cycloneive_lcell_comb \instance_ALU|Add0~60 (
// Equation(s):
// \instance_ALU|Add0~60_combout  = (\instance_PC|outPC [0] & ((\instance_RegisterBank|registers~17_q ))) # (!\instance_PC|outPC [0] & (!\instance_RegisterBank|registers~49_q ))

	.dataa(gnd),
	.datab(\instance_PC|outPC [0]),
	.datac(\instance_RegisterBank|registers~49_q ),
	.datad(\instance_RegisterBank|registers~17_q ),
	.cin(gnd),
	.combout(\instance_ALU|Add0~60_combout ),
	.cout());
// synopsys translate_off
defparam \instance_ALU|Add0~60 .lut_mask = 16'hCF03;
defparam \instance_ALU|Add0~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y69_N14
cycloneive_lcell_comb \instance_ALU|Add0~61 (
// Equation(s):
// \instance_ALU|Add0~61_combout  = ((\instance_InstructionMemory|InstrctionsMemory~1_combout  & \instance_ALU|Add0~60_combout )) # (!\instance_InstructionMemory|InstrctionsMemory~2_combout )

	.dataa(\instance_InstructionMemory|InstrctionsMemory~2_combout ),
	.datab(gnd),
	.datac(\instance_InstructionMemory|InstrctionsMemory~1_combout ),
	.datad(\instance_ALU|Add0~60_combout ),
	.cin(gnd),
	.combout(\instance_ALU|Add0~61_combout ),
	.cout());
// synopsys translate_off
defparam \instance_ALU|Add0~61 .lut_mask = 16'hF555;
defparam \instance_ALU|Add0~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y69_N2
cycloneive_lcell_comb \instance_ALU|Add0~62 (
// Equation(s):
// \instance_ALU|Add0~62_combout  = (\instance_ALU|Add0~61_combout  & ((\instance_RegisterBank|registers~529_combout  & (\instance_ALU|Add0~59  & VCC)) # (!\instance_RegisterBank|registers~529_combout  & (!\instance_ALU|Add0~59 )))) # 
// (!\instance_ALU|Add0~61_combout  & ((\instance_RegisterBank|registers~529_combout  & (!\instance_ALU|Add0~59 )) # (!\instance_RegisterBank|registers~529_combout  & ((\instance_ALU|Add0~59 ) # (GND)))))
// \instance_ALU|Add0~63  = CARRY((\instance_ALU|Add0~61_combout  & (!\instance_RegisterBank|registers~529_combout  & !\instance_ALU|Add0~59 )) # (!\instance_ALU|Add0~61_combout  & ((!\instance_ALU|Add0~59 ) # (!\instance_RegisterBank|registers~529_combout 
// ))))

	.dataa(\instance_ALU|Add0~61_combout ),
	.datab(\instance_RegisterBank|registers~529_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\instance_ALU|Add0~59 ),
	.combout(\instance_ALU|Add0~62_combout ),
	.cout(\instance_ALU|Add0~63 ));
// synopsys translate_off
defparam \instance_ALU|Add0~62 .lut_mask = 16'h9617;
defparam \instance_ALU|Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X100_Y69_N28
cycloneive_lcell_comb \instance_muxOperandOut|out[17]~48 (
// Equation(s):
// \instance_muxOperandOut|out[17]~48_combout  = (\instance_InstructionMemory|InstrctionsMemory~1_combout  & ((\instance_InstructionMemory|InstrctionsMemory~2_combout  & ((\instance_ALU|Add0~62_combout ))) # 
// (!\instance_InstructionMemory|InstrctionsMemory~2_combout  & (\instance_RegisterBank|registers~529_combout )))) # (!\instance_InstructionMemory|InstrctionsMemory~1_combout  & (\instance_RegisterBank|registers~529_combout  & 
// (\instance_InstructionMemory|InstrctionsMemory~2_combout )))

	.dataa(\instance_RegisterBank|registers~529_combout ),
	.datab(\instance_InstructionMemory|InstrctionsMemory~1_combout ),
	.datac(\instance_InstructionMemory|InstrctionsMemory~2_combout ),
	.datad(\instance_ALU|Add0~62_combout ),
	.cin(gnd),
	.combout(\instance_muxOperandOut|out[17]~48_combout ),
	.cout());
// synopsys translate_off
defparam \instance_muxOperandOut|out[17]~48 .lut_mask = 16'hE828;
defparam \instance_muxOperandOut|out[17]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y69_N26
cycloneive_lcell_comb \instance_muxOperandOut|out[17]~49 (
// Equation(s):
// \instance_muxOperandOut|out[17]~49_combout  = (!\instance_muxOperandOut|out[5]~78_combout  & (\instance_muxOperandOut|out[17]~48_combout  & ((\instance_PC|outPC [1]) # (!\instance_InstructionMemory|InstrctionsMemory~0_combout ))))

	.dataa(\instance_PC|outPC [1]),
	.datab(\instance_muxOperandOut|out[5]~78_combout ),
	.datac(\instance_InstructionMemory|InstrctionsMemory~0_combout ),
	.datad(\instance_muxOperandOut|out[17]~48_combout ),
	.cin(gnd),
	.combout(\instance_muxOperandOut|out[17]~49_combout ),
	.cout());
// synopsys translate_off
defparam \instance_muxOperandOut|out[17]~49 .lut_mask = 16'h2300;
defparam \instance_muxOperandOut|out[17]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y70_N5
dffeas \instance_RegisterBank|registers~82 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\instance_muxOperandOut|out[18]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instance_RegisterBank|registers~546_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instance_RegisterBank|registers~82_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instance_RegisterBank|registers~82 .is_wysiwyg = "true";
defparam \instance_RegisterBank|registers~82 .power_up = "low";
// synopsys translate_on

// Location: FF_X96_Y70_N23
dffeas \instance_RegisterBank|registers~18 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\instance_muxOperandOut|out[18]~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instance_RegisterBank|registers~544_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instance_RegisterBank|registers~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instance_RegisterBank|registers~18 .is_wysiwyg = "true";
defparam \instance_RegisterBank|registers~18 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y70_N2
cycloneive_lcell_comb \instance_RegisterBank|registers~530 (
// Equation(s):
// \instance_RegisterBank|registers~530_combout  = (\instance_InstructionMemory|InstrctionsMemory~2_combout  & (\instance_RegisterBank|registers~82_q )) # (!\instance_InstructionMemory|InstrctionsMemory~2_combout  & ((\instance_RegisterBank|registers~18_q 
// )))

	.dataa(gnd),
	.datab(\instance_RegisterBank|registers~82_q ),
	.datac(\instance_InstructionMemory|InstrctionsMemory~2_combout ),
	.datad(\instance_RegisterBank|registers~18_q ),
	.cin(gnd),
	.combout(\instance_RegisterBank|registers~530_combout ),
	.cout());
// synopsys translate_off
defparam \instance_RegisterBank|registers~530 .lut_mask = 16'hCFC0;
defparam \instance_RegisterBank|registers~530 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y70_N23
dffeas \instance_RegisterBank|registers~50 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\instance_muxOperandOut|out[18]~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instance_RegisterBank|registers~545_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instance_RegisterBank|registers~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instance_RegisterBank|registers~50 .is_wysiwyg = "true";
defparam \instance_RegisterBank|registers~50 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y70_N22
cycloneive_lcell_comb \instance_ALU|Add0~64 (
// Equation(s):
// \instance_ALU|Add0~64_combout  = ((\instance_PC|outPC [0] & (\instance_RegisterBank|registers~18_q )) # (!\instance_PC|outPC [0] & ((!\instance_RegisterBank|registers~50_q )))) # (!\instance_ALU|always0~2_combout )

	.dataa(\instance_PC|outPC [0]),
	.datab(\instance_RegisterBank|registers~18_q ),
	.datac(\instance_RegisterBank|registers~50_q ),
	.datad(\instance_ALU|always0~2_combout ),
	.cin(gnd),
	.combout(\instance_ALU|Add0~64_combout ),
	.cout());
// synopsys translate_off
defparam \instance_ALU|Add0~64 .lut_mask = 16'h8DFF;
defparam \instance_ALU|Add0~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y69_N4
cycloneive_lcell_comb \instance_ALU|Add0~65 (
// Equation(s):
// \instance_ALU|Add0~65_combout  = ((\instance_RegisterBank|registers~530_combout  $ (\instance_ALU|Add0~64_combout  $ (!\instance_ALU|Add0~63 )))) # (GND)
// \instance_ALU|Add0~66  = CARRY((\instance_RegisterBank|registers~530_combout  & ((\instance_ALU|Add0~64_combout ) # (!\instance_ALU|Add0~63 ))) # (!\instance_RegisterBank|registers~530_combout  & (\instance_ALU|Add0~64_combout  & !\instance_ALU|Add0~63 
// )))

	.dataa(\instance_RegisterBank|registers~530_combout ),
	.datab(\instance_ALU|Add0~64_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\instance_ALU|Add0~63 ),
	.combout(\instance_ALU|Add0~65_combout ),
	.cout(\instance_ALU|Add0~66 ));
// synopsys translate_off
defparam \instance_ALU|Add0~65 .lut_mask = 16'h698E;
defparam \instance_ALU|Add0~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X95_Y70_N28
cycloneive_lcell_comb \instance_muxOperandOut|out[18]~50 (
// Equation(s):
// \instance_muxOperandOut|out[18]~50_combout  = (\instance_InstructionMemory|InstrctionsMemory~2_combout  & ((\instance_InstructionMemory|InstrctionsMemory~1_combout  & ((\instance_ALU|Add0~65_combout ))) # 
// (!\instance_InstructionMemory|InstrctionsMemory~1_combout  & (\instance_RegisterBank|registers~530_combout )))) # (!\instance_InstructionMemory|InstrctionsMemory~2_combout  & (\instance_InstructionMemory|InstrctionsMemory~1_combout  & 
// (\instance_RegisterBank|registers~530_combout )))

	.dataa(\instance_InstructionMemory|InstrctionsMemory~2_combout ),
	.datab(\instance_InstructionMemory|InstrctionsMemory~1_combout ),
	.datac(\instance_RegisterBank|registers~530_combout ),
	.datad(\instance_ALU|Add0~65_combout ),
	.cin(gnd),
	.combout(\instance_muxOperandOut|out[18]~50_combout ),
	.cout());
// synopsys translate_off
defparam \instance_muxOperandOut|out[18]~50 .lut_mask = 16'hE860;
defparam \instance_muxOperandOut|out[18]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y70_N4
cycloneive_lcell_comb \instance_muxOperandOut|out[18]~51 (
// Equation(s):
// \instance_muxOperandOut|out[18]~51_combout  = (!\instance_muxOperandOut|out[5]~78_combout  & (\instance_muxOperandOut|out[18]~50_combout  & ((\instance_PC|outPC [1]) # (!\instance_InstructionMemory|InstrctionsMemory~0_combout ))))

	.dataa(\instance_muxOperandOut|out[5]~78_combout ),
	.datab(\instance_InstructionMemory|InstrctionsMemory~0_combout ),
	.datac(\instance_PC|outPC [1]),
	.datad(\instance_muxOperandOut|out[18]~50_combout ),
	.cin(gnd),
	.combout(\instance_muxOperandOut|out[18]~51_combout ),
	.cout());
// synopsys translate_off
defparam \instance_muxOperandOut|out[18]~51 .lut_mask = 16'h5100;
defparam \instance_muxOperandOut|out[18]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y70_N13
dffeas \instance_RegisterBank|registers~19 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\instance_muxOperandOut|out[19]~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instance_RegisterBank|registers~544_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instance_RegisterBank|registers~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instance_RegisterBank|registers~19 .is_wysiwyg = "true";
defparam \instance_RegisterBank|registers~19 .power_up = "low";
// synopsys translate_on

// Location: FF_X95_Y70_N17
dffeas \instance_RegisterBank|registers~83 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\instance_muxOperandOut|out[19]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instance_RegisterBank|registers~546_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instance_RegisterBank|registers~83_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instance_RegisterBank|registers~83 .is_wysiwyg = "true";
defparam \instance_RegisterBank|registers~83 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y70_N26
cycloneive_lcell_comb \instance_RegisterBank|registers~531 (
// Equation(s):
// \instance_RegisterBank|registers~531_combout  = (\instance_InstructionMemory|InstrctionsMemory~2_combout  & ((\instance_RegisterBank|registers~83_q ))) # (!\instance_InstructionMemory|InstrctionsMemory~2_combout  & (\instance_RegisterBank|registers~19_q 
// ))

	.dataa(gnd),
	.datab(\instance_RegisterBank|registers~19_q ),
	.datac(\instance_InstructionMemory|InstrctionsMemory~2_combout ),
	.datad(\instance_RegisterBank|registers~83_q ),
	.cin(gnd),
	.combout(\instance_RegisterBank|registers~531_combout ),
	.cout());
// synopsys translate_off
defparam \instance_RegisterBank|registers~531 .lut_mask = 16'hFC0C;
defparam \instance_RegisterBank|registers~531 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y70_N15
dffeas \instance_RegisterBank|registers~51 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\instance_muxOperandOut|out[19]~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instance_RegisterBank|registers~545_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instance_RegisterBank|registers~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instance_RegisterBank|registers~51 .is_wysiwyg = "true";
defparam \instance_RegisterBank|registers~51 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y70_N14
cycloneive_lcell_comb \instance_ALU|Add0~67 (
// Equation(s):
// \instance_ALU|Add0~67_combout  = ((\instance_PC|outPC [0] & (\instance_RegisterBank|registers~19_q )) # (!\instance_PC|outPC [0] & ((!\instance_RegisterBank|registers~51_q )))) # (!\instance_ALU|always0~2_combout )

	.dataa(\instance_PC|outPC [0]),
	.datab(\instance_RegisterBank|registers~19_q ),
	.datac(\instance_RegisterBank|registers~51_q ),
	.datad(\instance_ALU|always0~2_combout ),
	.cin(gnd),
	.combout(\instance_ALU|Add0~67_combout ),
	.cout());
// synopsys translate_off
defparam \instance_ALU|Add0~67 .lut_mask = 16'h8DFF;
defparam \instance_ALU|Add0~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y69_N6
cycloneive_lcell_comb \instance_ALU|Add0~68 (
// Equation(s):
// \instance_ALU|Add0~68_combout  = (\instance_RegisterBank|registers~531_combout  & ((\instance_ALU|Add0~67_combout  & (\instance_ALU|Add0~66  & VCC)) # (!\instance_ALU|Add0~67_combout  & (!\instance_ALU|Add0~66 )))) # 
// (!\instance_RegisterBank|registers~531_combout  & ((\instance_ALU|Add0~67_combout  & (!\instance_ALU|Add0~66 )) # (!\instance_ALU|Add0~67_combout  & ((\instance_ALU|Add0~66 ) # (GND)))))
// \instance_ALU|Add0~69  = CARRY((\instance_RegisterBank|registers~531_combout  & (!\instance_ALU|Add0~67_combout  & !\instance_ALU|Add0~66 )) # (!\instance_RegisterBank|registers~531_combout  & ((!\instance_ALU|Add0~66 ) # (!\instance_ALU|Add0~67_combout 
// ))))

	.dataa(\instance_RegisterBank|registers~531_combout ),
	.datab(\instance_ALU|Add0~67_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\instance_ALU|Add0~66 ),
	.combout(\instance_ALU|Add0~68_combout ),
	.cout(\instance_ALU|Add0~69 ));
// synopsys translate_off
defparam \instance_ALU|Add0~68 .lut_mask = 16'h9617;
defparam \instance_ALU|Add0~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X95_Y70_N20
cycloneive_lcell_comb \instance_muxOperandOut|out[19]~52 (
// Equation(s):
// \instance_muxOperandOut|out[19]~52_combout  = (\instance_InstructionMemory|InstrctionsMemory~1_combout  & ((\instance_InstructionMemory|InstrctionsMemory~2_combout  & ((\instance_ALU|Add0~68_combout ))) # 
// (!\instance_InstructionMemory|InstrctionsMemory~2_combout  & (\instance_RegisterBank|registers~531_combout )))) # (!\instance_InstructionMemory|InstrctionsMemory~1_combout  & (\instance_RegisterBank|registers~531_combout  & 
// (\instance_InstructionMemory|InstrctionsMemory~2_combout )))

	.dataa(\instance_RegisterBank|registers~531_combout ),
	.datab(\instance_InstructionMemory|InstrctionsMemory~1_combout ),
	.datac(\instance_InstructionMemory|InstrctionsMemory~2_combout ),
	.datad(\instance_ALU|Add0~68_combout ),
	.cin(gnd),
	.combout(\instance_muxOperandOut|out[19]~52_combout ),
	.cout());
// synopsys translate_off
defparam \instance_muxOperandOut|out[19]~52 .lut_mask = 16'hE828;
defparam \instance_muxOperandOut|out[19]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y70_N16
cycloneive_lcell_comb \instance_muxOperandOut|out[19]~53 (
// Equation(s):
// \instance_muxOperandOut|out[19]~53_combout  = (!\instance_muxOperandOut|out[5]~78_combout  & (\instance_muxOperandOut|out[19]~52_combout  & ((\instance_PC|outPC [1]) # (!\instance_InstructionMemory|InstrctionsMemory~0_combout ))))

	.dataa(\instance_muxOperandOut|out[5]~78_combout ),
	.datab(\instance_InstructionMemory|InstrctionsMemory~0_combout ),
	.datac(\instance_PC|outPC [1]),
	.datad(\instance_muxOperandOut|out[19]~52_combout ),
	.cin(gnd),
	.combout(\instance_muxOperandOut|out[19]~53_combout ),
	.cout());
// synopsys translate_off
defparam \instance_muxOperandOut|out[19]~53 .lut_mask = 16'h5100;
defparam \instance_muxOperandOut|out[19]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y69_N3
dffeas \instance_RegisterBank|registers~84 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\instance_muxOperandOut|out[20]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instance_RegisterBank|registers~546_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instance_RegisterBank|registers~84_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instance_RegisterBank|registers~84 .is_wysiwyg = "true";
defparam \instance_RegisterBank|registers~84 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y69_N20
cycloneive_lcell_comb \instance_RegisterBank|registers~20feeder (
// Equation(s):
// \instance_RegisterBank|registers~20feeder_combout  = \instance_muxOperandOut|out[20]~55_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\instance_muxOperandOut|out[20]~55_combout ),
	.cin(gnd),
	.combout(\instance_RegisterBank|registers~20feeder_combout ),
	.cout());
// synopsys translate_off
defparam \instance_RegisterBank|registers~20feeder .lut_mask = 16'hFF00;
defparam \instance_RegisterBank|registers~20feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y69_N21
dffeas \instance_RegisterBank|registers~20 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\instance_RegisterBank|registers~20feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instance_RegisterBank|registers~544_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instance_RegisterBank|registers~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instance_RegisterBank|registers~20 .is_wysiwyg = "true";
defparam \instance_RegisterBank|registers~20 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y69_N20
cycloneive_lcell_comb \instance_RegisterBank|registers~532 (
// Equation(s):
// \instance_RegisterBank|registers~532_combout  = (\instance_InstructionMemory|InstrctionsMemory~2_combout  & (\instance_RegisterBank|registers~84_q )) # (!\instance_InstructionMemory|InstrctionsMemory~2_combout  & ((\instance_RegisterBank|registers~20_q 
// )))

	.dataa(\instance_RegisterBank|registers~84_q ),
	.datab(gnd),
	.datac(\instance_RegisterBank|registers~20_q ),
	.datad(\instance_InstructionMemory|InstrctionsMemory~2_combout ),
	.cin(gnd),
	.combout(\instance_RegisterBank|registers~532_combout ),
	.cout());
// synopsys translate_off
defparam \instance_RegisterBank|registers~532 .lut_mask = 16'hAAF0;
defparam \instance_RegisterBank|registers~532 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y69_N16
cycloneive_lcell_comb \instance_RegisterBank|registers~52feeder (
// Equation(s):
// \instance_RegisterBank|registers~52feeder_combout  = \instance_muxOperandOut|out[20]~55_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\instance_muxOperandOut|out[20]~55_combout ),
	.cin(gnd),
	.combout(\instance_RegisterBank|registers~52feeder_combout ),
	.cout());
// synopsys translate_off
defparam \instance_RegisterBank|registers~52feeder .lut_mask = 16'hFF00;
defparam \instance_RegisterBank|registers~52feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y69_N17
dffeas \instance_RegisterBank|registers~52 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\instance_RegisterBank|registers~52feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instance_RegisterBank|registers~545_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instance_RegisterBank|registers~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instance_RegisterBank|registers~52 .is_wysiwyg = "true";
defparam \instance_RegisterBank|registers~52 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y69_N30
cycloneive_lcell_comb \instance_ALU|Add0~70 (
// Equation(s):
// \instance_ALU|Add0~70_combout  = ((\instance_PC|outPC [0] & ((\instance_RegisterBank|registers~20_q ))) # (!\instance_PC|outPC [0] & (!\instance_RegisterBank|registers~52_q ))) # (!\instance_ALU|always0~2_combout )

	.dataa(\instance_RegisterBank|registers~52_q ),
	.datab(\instance_ALU|always0~2_combout ),
	.datac(\instance_PC|outPC [0]),
	.datad(\instance_RegisterBank|registers~20_q ),
	.cin(gnd),
	.combout(\instance_ALU|Add0~70_combout ),
	.cout());
// synopsys translate_off
defparam \instance_ALU|Add0~70 .lut_mask = 16'hF737;
defparam \instance_ALU|Add0~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y69_N8
cycloneive_lcell_comb \instance_ALU|Add0~71 (
// Equation(s):
// \instance_ALU|Add0~71_combout  = ((\instance_RegisterBank|registers~532_combout  $ (\instance_ALU|Add0~70_combout  $ (!\instance_ALU|Add0~69 )))) # (GND)
// \instance_ALU|Add0~72  = CARRY((\instance_RegisterBank|registers~532_combout  & ((\instance_ALU|Add0~70_combout ) # (!\instance_ALU|Add0~69 ))) # (!\instance_RegisterBank|registers~532_combout  & (\instance_ALU|Add0~70_combout  & !\instance_ALU|Add0~69 
// )))

	.dataa(\instance_RegisterBank|registers~532_combout ),
	.datab(\instance_ALU|Add0~70_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\instance_ALU|Add0~69 ),
	.combout(\instance_ALU|Add0~71_combout ),
	.cout(\instance_ALU|Add0~72 ));
// synopsys translate_off
defparam \instance_ALU|Add0~71 .lut_mask = 16'h698E;
defparam \instance_ALU|Add0~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X96_Y69_N6
cycloneive_lcell_comb \instance_muxOperandOut|out[20]~54 (
// Equation(s):
// \instance_muxOperandOut|out[20]~54_combout  = (\instance_InstructionMemory|InstrctionsMemory~1_combout  & ((\instance_InstructionMemory|InstrctionsMemory~2_combout  & ((\instance_ALU|Add0~71_combout ))) # 
// (!\instance_InstructionMemory|InstrctionsMemory~2_combout  & (\instance_RegisterBank|registers~532_combout )))) # (!\instance_InstructionMemory|InstrctionsMemory~1_combout  & (\instance_RegisterBank|registers~532_combout  & 
// ((\instance_InstructionMemory|InstrctionsMemory~2_combout ))))

	.dataa(\instance_RegisterBank|registers~532_combout ),
	.datab(\instance_InstructionMemory|InstrctionsMemory~1_combout ),
	.datac(\instance_ALU|Add0~71_combout ),
	.datad(\instance_InstructionMemory|InstrctionsMemory~2_combout ),
	.cin(gnd),
	.combout(\instance_muxOperandOut|out[20]~54_combout ),
	.cout());
// synopsys translate_off
defparam \instance_muxOperandOut|out[20]~54 .lut_mask = 16'hE288;
defparam \instance_muxOperandOut|out[20]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y69_N2
cycloneive_lcell_comb \instance_muxOperandOut|out[20]~55 (
// Equation(s):
// \instance_muxOperandOut|out[20]~55_combout  = (!\instance_muxOperandOut|out[5]~78_combout  & (\instance_muxOperandOut|out[20]~54_combout  & ((\instance_PC|outPC [1]) # (!\instance_InstructionMemory|InstrctionsMemory~0_combout ))))

	.dataa(\instance_PC|outPC [1]),
	.datab(\instance_InstructionMemory|InstrctionsMemory~0_combout ),
	.datac(\instance_muxOperandOut|out[5]~78_combout ),
	.datad(\instance_muxOperandOut|out[20]~54_combout ),
	.cin(gnd),
	.combout(\instance_muxOperandOut|out[20]~55_combout ),
	.cout());
// synopsys translate_off
defparam \instance_muxOperandOut|out[20]~55 .lut_mask = 16'h0B00;
defparam \instance_muxOperandOut|out[20]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y69_N24
cycloneive_lcell_comb \instance_RegisterBank|registers~21feeder (
// Equation(s):
// \instance_RegisterBank|registers~21feeder_combout  = \instance_muxOperandOut|out[21]~57_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\instance_muxOperandOut|out[21]~57_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\instance_RegisterBank|registers~21feeder_combout ),
	.cout());
// synopsys translate_off
defparam \instance_RegisterBank|registers~21feeder .lut_mask = 16'hF0F0;
defparam \instance_RegisterBank|registers~21feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y69_N25
dffeas \instance_RegisterBank|registers~21 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\instance_RegisterBank|registers~21feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instance_RegisterBank|registers~544_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instance_RegisterBank|registers~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instance_RegisterBank|registers~21 .is_wysiwyg = "true";
defparam \instance_RegisterBank|registers~21 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y69_N0
cycloneive_lcell_comb \instance_RegisterBank|registers~53feeder (
// Equation(s):
// \instance_RegisterBank|registers~53feeder_combout  = \instance_muxOperandOut|out[21]~57_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\instance_muxOperandOut|out[21]~57_combout ),
	.cin(gnd),
	.combout(\instance_RegisterBank|registers~53feeder_combout ),
	.cout());
// synopsys translate_off
defparam \instance_RegisterBank|registers~53feeder .lut_mask = 16'hFF00;
defparam \instance_RegisterBank|registers~53feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y69_N1
dffeas \instance_RegisterBank|registers~53 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\instance_RegisterBank|registers~53feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instance_RegisterBank|registers~545_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instance_RegisterBank|registers~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instance_RegisterBank|registers~53 .is_wysiwyg = "true";
defparam \instance_RegisterBank|registers~53 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y69_N12
cycloneive_lcell_comb \instance_ALU|Add0~73 (
// Equation(s):
// \instance_ALU|Add0~73_combout  = ((\instance_PC|outPC [0] & (\instance_RegisterBank|registers~21_q )) # (!\instance_PC|outPC [0] & ((!\instance_RegisterBank|registers~53_q )))) # (!\instance_ALU|always0~2_combout )

	.dataa(\instance_ALU|always0~2_combout ),
	.datab(\instance_RegisterBank|registers~21_q ),
	.datac(\instance_RegisterBank|registers~53_q ),
	.datad(\instance_PC|outPC [0]),
	.cin(gnd),
	.combout(\instance_ALU|Add0~73_combout ),
	.cout());
// synopsys translate_off
defparam \instance_ALU|Add0~73 .lut_mask = 16'hDD5F;
defparam \instance_ALU|Add0~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y69_N27
dffeas \instance_RegisterBank|registers~85 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\instance_muxOperandOut|out[21]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instance_RegisterBank|registers~546_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instance_RegisterBank|registers~85_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instance_RegisterBank|registers~85 .is_wysiwyg = "true";
defparam \instance_RegisterBank|registers~85 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y69_N8
cycloneive_lcell_comb \instance_RegisterBank|registers~533 (
// Equation(s):
// \instance_RegisterBank|registers~533_combout  = (\instance_InstructionMemory|InstrctionsMemory~2_combout  & (\instance_RegisterBank|registers~85_q )) # (!\instance_InstructionMemory|InstrctionsMemory~2_combout  & ((\instance_RegisterBank|registers~21_q 
// )))

	.dataa(\instance_RegisterBank|registers~85_q ),
	.datab(\instance_RegisterBank|registers~21_q ),
	.datac(gnd),
	.datad(\instance_InstructionMemory|InstrctionsMemory~2_combout ),
	.cin(gnd),
	.combout(\instance_RegisterBank|registers~533_combout ),
	.cout());
// synopsys translate_off
defparam \instance_RegisterBank|registers~533 .lut_mask = 16'hAACC;
defparam \instance_RegisterBank|registers~533 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y69_N10
cycloneive_lcell_comb \instance_ALU|Add0~74 (
// Equation(s):
// \instance_ALU|Add0~74_combout  = (\instance_ALU|Add0~73_combout  & ((\instance_RegisterBank|registers~533_combout  & (\instance_ALU|Add0~72  & VCC)) # (!\instance_RegisterBank|registers~533_combout  & (!\instance_ALU|Add0~72 )))) # 
// (!\instance_ALU|Add0~73_combout  & ((\instance_RegisterBank|registers~533_combout  & (!\instance_ALU|Add0~72 )) # (!\instance_RegisterBank|registers~533_combout  & ((\instance_ALU|Add0~72 ) # (GND)))))
// \instance_ALU|Add0~75  = CARRY((\instance_ALU|Add0~73_combout  & (!\instance_RegisterBank|registers~533_combout  & !\instance_ALU|Add0~72 )) # (!\instance_ALU|Add0~73_combout  & ((!\instance_ALU|Add0~72 ) # (!\instance_RegisterBank|registers~533_combout 
// ))))

	.dataa(\instance_ALU|Add0~73_combout ),
	.datab(\instance_RegisterBank|registers~533_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\instance_ALU|Add0~72 ),
	.combout(\instance_ALU|Add0~74_combout ),
	.cout(\instance_ALU|Add0~75 ));
// synopsys translate_off
defparam \instance_ALU|Add0~74 .lut_mask = 16'h9617;
defparam \instance_ALU|Add0~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X96_Y69_N18
cycloneive_lcell_comb \instance_muxOperandOut|out[21]~56 (
// Equation(s):
// \instance_muxOperandOut|out[21]~56_combout  = (\instance_InstructionMemory|InstrctionsMemory~2_combout  & ((\instance_InstructionMemory|InstrctionsMemory~1_combout  & (\instance_ALU|Add0~74_combout )) # 
// (!\instance_InstructionMemory|InstrctionsMemory~1_combout  & ((\instance_RegisterBank|registers~533_combout ))))) # (!\instance_InstructionMemory|InstrctionsMemory~2_combout  & (\instance_InstructionMemory|InstrctionsMemory~1_combout  & 
// ((\instance_RegisterBank|registers~533_combout ))))

	.dataa(\instance_InstructionMemory|InstrctionsMemory~2_combout ),
	.datab(\instance_InstructionMemory|InstrctionsMemory~1_combout ),
	.datac(\instance_ALU|Add0~74_combout ),
	.datad(\instance_RegisterBank|registers~533_combout ),
	.cin(gnd),
	.combout(\instance_muxOperandOut|out[21]~56_combout ),
	.cout());
// synopsys translate_off
defparam \instance_muxOperandOut|out[21]~56 .lut_mask = 16'hE680;
defparam \instance_muxOperandOut|out[21]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y69_N26
cycloneive_lcell_comb \instance_muxOperandOut|out[21]~57 (
// Equation(s):
// \instance_muxOperandOut|out[21]~57_combout  = (!\instance_muxOperandOut|out[5]~78_combout  & (\instance_muxOperandOut|out[21]~56_combout  & ((\instance_PC|outPC [1]) # (!\instance_InstructionMemory|InstrctionsMemory~0_combout ))))

	.dataa(\instance_PC|outPC [1]),
	.datab(\instance_InstructionMemory|InstrctionsMemory~0_combout ),
	.datac(\instance_muxOperandOut|out[5]~78_combout ),
	.datad(\instance_muxOperandOut|out[21]~56_combout ),
	.cin(gnd),
	.combout(\instance_muxOperandOut|out[21]~57_combout ),
	.cout());
// synopsys translate_off
defparam \instance_muxOperandOut|out[21]~57 .lut_mask = 16'h0B00;
defparam \instance_muxOperandOut|out[21]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y69_N13
dffeas \instance_RegisterBank|registers~86 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\instance_muxOperandOut|out[22]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instance_RegisterBank|registers~546_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instance_RegisterBank|registers~86_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instance_RegisterBank|registers~86 .is_wysiwyg = "true";
defparam \instance_RegisterBank|registers~86 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y69_N14
cycloneive_lcell_comb \instance_RegisterBank|registers~22feeder (
// Equation(s):
// \instance_RegisterBank|registers~22feeder_combout  = \instance_muxOperandOut|out[22]~59_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\instance_muxOperandOut|out[22]~59_combout ),
	.cin(gnd),
	.combout(\instance_RegisterBank|registers~22feeder_combout ),
	.cout());
// synopsys translate_off
defparam \instance_RegisterBank|registers~22feeder .lut_mask = 16'hFF00;
defparam \instance_RegisterBank|registers~22feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y69_N15
dffeas \instance_RegisterBank|registers~22 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\instance_RegisterBank|registers~22feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instance_RegisterBank|registers~544_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instance_RegisterBank|registers~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instance_RegisterBank|registers~22 .is_wysiwyg = "true";
defparam \instance_RegisterBank|registers~22 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y69_N8
cycloneive_lcell_comb \instance_RegisterBank|registers~534 (
// Equation(s):
// \instance_RegisterBank|registers~534_combout  = (\instance_InstructionMemory|InstrctionsMemory~2_combout  & (\instance_RegisterBank|registers~86_q )) # (!\instance_InstructionMemory|InstrctionsMemory~2_combout  & ((\instance_RegisterBank|registers~22_q 
// )))

	.dataa(\instance_InstructionMemory|InstrctionsMemory~2_combout ),
	.datab(gnd),
	.datac(\instance_RegisterBank|registers~86_q ),
	.datad(\instance_RegisterBank|registers~22_q ),
	.cin(gnd),
	.combout(\instance_RegisterBank|registers~534_combout ),
	.cout());
// synopsys translate_off
defparam \instance_RegisterBank|registers~534 .lut_mask = 16'hF5A0;
defparam \instance_RegisterBank|registers~534 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y69_N9
dffeas \instance_RegisterBank|registers~54 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\instance_muxOperandOut|out[22]~59_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instance_RegisterBank|registers~545_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instance_RegisterBank|registers~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instance_RegisterBank|registers~54 .is_wysiwyg = "true";
defparam \instance_RegisterBank|registers~54 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y69_N18
cycloneive_lcell_comb \instance_ALU|Add0~76 (
// Equation(s):
// \instance_ALU|Add0~76_combout  = ((\instance_PC|outPC [0] & (\instance_RegisterBank|registers~22_q )) # (!\instance_PC|outPC [0] & ((!\instance_RegisterBank|registers~54_q )))) # (!\instance_ALU|always0~2_combout )

	.dataa(\instance_RegisterBank|registers~22_q ),
	.datab(\instance_PC|outPC [0]),
	.datac(\instance_RegisterBank|registers~54_q ),
	.datad(\instance_ALU|always0~2_combout ),
	.cin(gnd),
	.combout(\instance_ALU|Add0~76_combout ),
	.cout());
// synopsys translate_off
defparam \instance_ALU|Add0~76 .lut_mask = 16'h8BFF;
defparam \instance_ALU|Add0~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y69_N12
cycloneive_lcell_comb \instance_ALU|Add0~77 (
// Equation(s):
// \instance_ALU|Add0~77_combout  = ((\instance_RegisterBank|registers~534_combout  $ (\instance_ALU|Add0~76_combout  $ (!\instance_ALU|Add0~75 )))) # (GND)
// \instance_ALU|Add0~78  = CARRY((\instance_RegisterBank|registers~534_combout  & ((\instance_ALU|Add0~76_combout ) # (!\instance_ALU|Add0~75 ))) # (!\instance_RegisterBank|registers~534_combout  & (\instance_ALU|Add0~76_combout  & !\instance_ALU|Add0~75 
// )))

	.dataa(\instance_RegisterBank|registers~534_combout ),
	.datab(\instance_ALU|Add0~76_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\instance_ALU|Add0~75 ),
	.combout(\instance_ALU|Add0~77_combout ),
	.cout(\instance_ALU|Add0~78 ));
// synopsys translate_off
defparam \instance_ALU|Add0~77 .lut_mask = 16'h698E;
defparam \instance_ALU|Add0~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X96_Y69_N30
cycloneive_lcell_comb \instance_muxOperandOut|out[22]~58 (
// Equation(s):
// \instance_muxOperandOut|out[22]~58_combout  = (\instance_InstructionMemory|InstrctionsMemory~2_combout  & ((\instance_InstructionMemory|InstrctionsMemory~1_combout  & ((\instance_ALU|Add0~77_combout ))) # 
// (!\instance_InstructionMemory|InstrctionsMemory~1_combout  & (\instance_RegisterBank|registers~534_combout )))) # (!\instance_InstructionMemory|InstrctionsMemory~2_combout  & (\instance_RegisterBank|registers~534_combout  & 
// ((\instance_InstructionMemory|InstrctionsMemory~1_combout ))))

	.dataa(\instance_InstructionMemory|InstrctionsMemory~2_combout ),
	.datab(\instance_RegisterBank|registers~534_combout ),
	.datac(\instance_ALU|Add0~77_combout ),
	.datad(\instance_InstructionMemory|InstrctionsMemory~1_combout ),
	.cin(gnd),
	.combout(\instance_muxOperandOut|out[22]~58_combout ),
	.cout());
// synopsys translate_off
defparam \instance_muxOperandOut|out[22]~58 .lut_mask = 16'hE488;
defparam \instance_muxOperandOut|out[22]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y69_N12
cycloneive_lcell_comb \instance_muxOperandOut|out[22]~59 (
// Equation(s):
// \instance_muxOperandOut|out[22]~59_combout  = (!\instance_muxOperandOut|out[5]~78_combout  & (\instance_muxOperandOut|out[22]~58_combout  & ((\instance_PC|outPC [1]) # (!\instance_InstructionMemory|InstrctionsMemory~0_combout ))))

	.dataa(\instance_PC|outPC [1]),
	.datab(\instance_InstructionMemory|InstrctionsMemory~0_combout ),
	.datac(\instance_muxOperandOut|out[5]~78_combout ),
	.datad(\instance_muxOperandOut|out[22]~58_combout ),
	.cin(gnd),
	.combout(\instance_muxOperandOut|out[22]~59_combout ),
	.cout());
// synopsys translate_off
defparam \instance_muxOperandOut|out[22]~59 .lut_mask = 16'h0B00;
defparam \instance_muxOperandOut|out[22]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y69_N28
cycloneive_lcell_comb \instance_RegisterBank|registers~23feeder (
// Equation(s):
// \instance_RegisterBank|registers~23feeder_combout  = \instance_muxOperandOut|out[23]~61_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\instance_muxOperandOut|out[23]~61_combout ),
	.cin(gnd),
	.combout(\instance_RegisterBank|registers~23feeder_combout ),
	.cout());
// synopsys translate_off
defparam \instance_RegisterBank|registers~23feeder .lut_mask = 16'hFF00;
defparam \instance_RegisterBank|registers~23feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y69_N29
dffeas \instance_RegisterBank|registers~23 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\instance_RegisterBank|registers~23feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instance_RegisterBank|registers~544_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instance_RegisterBank|registers~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instance_RegisterBank|registers~23 .is_wysiwyg = "true";
defparam \instance_RegisterBank|registers~23 .power_up = "low";
// synopsys translate_on

// Location: FF_X96_Y69_N23
dffeas \instance_RegisterBank|registers~87 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\instance_muxOperandOut|out[23]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instance_RegisterBank|registers~546_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instance_RegisterBank|registers~87_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instance_RegisterBank|registers~87 .is_wysiwyg = "true";
defparam \instance_RegisterBank|registers~87 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y69_N28
cycloneive_lcell_comb \instance_RegisterBank|registers~535 (
// Equation(s):
// \instance_RegisterBank|registers~535_combout  = (\instance_InstructionMemory|InstrctionsMemory~2_combout  & ((\instance_RegisterBank|registers~87_q ))) # (!\instance_InstructionMemory|InstrctionsMemory~2_combout  & (\instance_RegisterBank|registers~23_q 
// ))

	.dataa(\instance_RegisterBank|registers~23_q ),
	.datab(\instance_RegisterBank|registers~87_q ),
	.datac(gnd),
	.datad(\instance_InstructionMemory|InstrctionsMemory~2_combout ),
	.cin(gnd),
	.combout(\instance_RegisterBank|registers~535_combout ),
	.cout());
// synopsys translate_off
defparam \instance_RegisterBank|registers~535 .lut_mask = 16'hCCAA;
defparam \instance_RegisterBank|registers~535 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y69_N29
dffeas \instance_RegisterBank|registers~55 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\instance_muxOperandOut|out[23]~61_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instance_RegisterBank|registers~545_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instance_RegisterBank|registers~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instance_RegisterBank|registers~55 .is_wysiwyg = "true";
defparam \instance_RegisterBank|registers~55 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y69_N2
cycloneive_lcell_comb \instance_ALU|Add0~79 (
// Equation(s):
// \instance_ALU|Add0~79_combout  = ((\instance_PC|outPC [0] & ((\instance_RegisterBank|registers~23_q ))) # (!\instance_PC|outPC [0] & (!\instance_RegisterBank|registers~55_q ))) # (!\instance_ALU|always0~2_combout )

	.dataa(\instance_PC|outPC [0]),
	.datab(\instance_RegisterBank|registers~55_q ),
	.datac(\instance_ALU|always0~2_combout ),
	.datad(\instance_RegisterBank|registers~23_q ),
	.cin(gnd),
	.combout(\instance_ALU|Add0~79_combout ),
	.cout());
// synopsys translate_off
defparam \instance_ALU|Add0~79 .lut_mask = 16'hBF1F;
defparam \instance_ALU|Add0~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y69_N14
cycloneive_lcell_comb \instance_ALU|Add0~80 (
// Equation(s):
// \instance_ALU|Add0~80_combout  = (\instance_ALU|Add0~79_combout  & ((\instance_RegisterBank|registers~535_combout  & (\instance_ALU|Add0~78  & VCC)) # (!\instance_RegisterBank|registers~535_combout  & (!\instance_ALU|Add0~78 )))) # 
// (!\instance_ALU|Add0~79_combout  & ((\instance_RegisterBank|registers~535_combout  & (!\instance_ALU|Add0~78 )) # (!\instance_RegisterBank|registers~535_combout  & ((\instance_ALU|Add0~78 ) # (GND)))))
// \instance_ALU|Add0~81  = CARRY((\instance_ALU|Add0~79_combout  & (!\instance_RegisterBank|registers~535_combout  & !\instance_ALU|Add0~78 )) # (!\instance_ALU|Add0~79_combout  & ((!\instance_ALU|Add0~78 ) # (!\instance_RegisterBank|registers~535_combout 
// ))))

	.dataa(\instance_ALU|Add0~79_combout ),
	.datab(\instance_RegisterBank|registers~535_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\instance_ALU|Add0~78 ),
	.combout(\instance_ALU|Add0~80_combout ),
	.cout(\instance_ALU|Add0~81 ));
// synopsys translate_off
defparam \instance_ALU|Add0~80 .lut_mask = 16'h9617;
defparam \instance_ALU|Add0~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X96_Y69_N24
cycloneive_lcell_comb \instance_muxOperandOut|out[23]~60 (
// Equation(s):
// \instance_muxOperandOut|out[23]~60_combout  = (\instance_InstructionMemory|InstrctionsMemory~2_combout  & ((\instance_InstructionMemory|InstrctionsMemory~1_combout  & ((\instance_ALU|Add0~80_combout ))) # 
// (!\instance_InstructionMemory|InstrctionsMemory~1_combout  & (\instance_RegisterBank|registers~535_combout )))) # (!\instance_InstructionMemory|InstrctionsMemory~2_combout  & (\instance_InstructionMemory|InstrctionsMemory~1_combout  & 
// (\instance_RegisterBank|registers~535_combout )))

	.dataa(\instance_InstructionMemory|InstrctionsMemory~2_combout ),
	.datab(\instance_InstructionMemory|InstrctionsMemory~1_combout ),
	.datac(\instance_RegisterBank|registers~535_combout ),
	.datad(\instance_ALU|Add0~80_combout ),
	.cin(gnd),
	.combout(\instance_muxOperandOut|out[23]~60_combout ),
	.cout());
// synopsys translate_off
defparam \instance_muxOperandOut|out[23]~60 .lut_mask = 16'hE860;
defparam \instance_muxOperandOut|out[23]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y69_N22
cycloneive_lcell_comb \instance_muxOperandOut|out[23]~61 (
// Equation(s):
// \instance_muxOperandOut|out[23]~61_combout  = (!\instance_muxOperandOut|out[5]~78_combout  & (\instance_muxOperandOut|out[23]~60_combout  & ((\instance_PC|outPC [1]) # (!\instance_InstructionMemory|InstrctionsMemory~0_combout ))))

	.dataa(\instance_PC|outPC [1]),
	.datab(\instance_InstructionMemory|InstrctionsMemory~0_combout ),
	.datac(\instance_muxOperandOut|out[5]~78_combout ),
	.datad(\instance_muxOperandOut|out[23]~60_combout ),
	.cin(gnd),
	.combout(\instance_muxOperandOut|out[23]~61_combout ),
	.cout());
// synopsys translate_off
defparam \instance_muxOperandOut|out[23]~61 .lut_mask = 16'h0B00;
defparam \instance_muxOperandOut|out[23]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y69_N4
cycloneive_lcell_comb \instance_RegisterBank|registers~24feeder (
// Equation(s):
// \instance_RegisterBank|registers~24feeder_combout  = \instance_muxOperandOut|out[24]~63_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\instance_muxOperandOut|out[24]~63_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\instance_RegisterBank|registers~24feeder_combout ),
	.cout());
// synopsys translate_off
defparam \instance_RegisterBank|registers~24feeder .lut_mask = 16'hF0F0;
defparam \instance_RegisterBank|registers~24feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y69_N5
dffeas \instance_RegisterBank|registers~24 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\instance_RegisterBank|registers~24feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instance_RegisterBank|registers~544_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instance_RegisterBank|registers~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instance_RegisterBank|registers~24 .is_wysiwyg = "true";
defparam \instance_RegisterBank|registers~24 .power_up = "low";
// synopsys translate_on

// Location: FF_X96_Y69_N5
dffeas \instance_RegisterBank|registers~88 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\instance_muxOperandOut|out[24]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instance_RegisterBank|registers~546_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instance_RegisterBank|registers~88_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instance_RegisterBank|registers~88 .is_wysiwyg = "true";
defparam \instance_RegisterBank|registers~88 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y69_N14
cycloneive_lcell_comb \instance_RegisterBank|registers~536 (
// Equation(s):
// \instance_RegisterBank|registers~536_combout  = (\instance_InstructionMemory|InstrctionsMemory~2_combout  & ((\instance_RegisterBank|registers~88_q ))) # (!\instance_InstructionMemory|InstrctionsMemory~2_combout  & (\instance_RegisterBank|registers~24_q 
// ))

	.dataa(\instance_RegisterBank|registers~24_q ),
	.datab(\instance_RegisterBank|registers~88_q ),
	.datac(gnd),
	.datad(\instance_InstructionMemory|InstrctionsMemory~2_combout ),
	.cin(gnd),
	.combout(\instance_RegisterBank|registers~536_combout ),
	.cout());
// synopsys translate_off
defparam \instance_RegisterBank|registers~536 .lut_mask = 16'hCCAA;
defparam \instance_RegisterBank|registers~536 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y69_N15
dffeas \instance_RegisterBank|registers~56 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\instance_muxOperandOut|out[24]~63_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instance_RegisterBank|registers~545_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instance_RegisterBank|registers~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instance_RegisterBank|registers~56 .is_wysiwyg = "true";
defparam \instance_RegisterBank|registers~56 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y69_N22
cycloneive_lcell_comb \instance_ALU|Add0~82 (
// Equation(s):
// \instance_ALU|Add0~82_combout  = ((\instance_PC|outPC [0] & (\instance_RegisterBank|registers~24_q )) # (!\instance_PC|outPC [0] & ((!\instance_RegisterBank|registers~56_q )))) # (!\instance_ALU|always0~2_combout )

	.dataa(\instance_PC|outPC [0]),
	.datab(\instance_RegisterBank|registers~24_q ),
	.datac(\instance_ALU|always0~2_combout ),
	.datad(\instance_RegisterBank|registers~56_q ),
	.cin(gnd),
	.combout(\instance_ALU|Add0~82_combout ),
	.cout());
// synopsys translate_off
defparam \instance_ALU|Add0~82 .lut_mask = 16'h8FDF;
defparam \instance_ALU|Add0~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y69_N16
cycloneive_lcell_comb \instance_ALU|Add0~83 (
// Equation(s):
// \instance_ALU|Add0~83_combout  = ((\instance_ALU|Add0~82_combout  $ (\instance_RegisterBank|registers~536_combout  $ (!\instance_ALU|Add0~81 )))) # (GND)
// \instance_ALU|Add0~84  = CARRY((\instance_ALU|Add0~82_combout  & ((\instance_RegisterBank|registers~536_combout ) # (!\instance_ALU|Add0~81 ))) # (!\instance_ALU|Add0~82_combout  & (\instance_RegisterBank|registers~536_combout  & !\instance_ALU|Add0~81 
// )))

	.dataa(\instance_ALU|Add0~82_combout ),
	.datab(\instance_RegisterBank|registers~536_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\instance_ALU|Add0~81 ),
	.combout(\instance_ALU|Add0~83_combout ),
	.cout(\instance_ALU|Add0~84 ));
// synopsys translate_off
defparam \instance_ALU|Add0~83 .lut_mask = 16'h698E;
defparam \instance_ALU|Add0~83 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X96_Y69_N10
cycloneive_lcell_comb \instance_muxOperandOut|out[24]~62 (
// Equation(s):
// \instance_muxOperandOut|out[24]~62_combout  = (\instance_InstructionMemory|InstrctionsMemory~2_combout  & ((\instance_InstructionMemory|InstrctionsMemory~1_combout  & ((\instance_ALU|Add0~83_combout ))) # 
// (!\instance_InstructionMemory|InstrctionsMemory~1_combout  & (\instance_RegisterBank|registers~536_combout )))) # (!\instance_InstructionMemory|InstrctionsMemory~2_combout  & (\instance_InstructionMemory|InstrctionsMemory~1_combout  & 
// (\instance_RegisterBank|registers~536_combout )))

	.dataa(\instance_InstructionMemory|InstrctionsMemory~2_combout ),
	.datab(\instance_InstructionMemory|InstrctionsMemory~1_combout ),
	.datac(\instance_RegisterBank|registers~536_combout ),
	.datad(\instance_ALU|Add0~83_combout ),
	.cin(gnd),
	.combout(\instance_muxOperandOut|out[24]~62_combout ),
	.cout());
// synopsys translate_off
defparam \instance_muxOperandOut|out[24]~62 .lut_mask = 16'hE860;
defparam \instance_muxOperandOut|out[24]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y69_N4
cycloneive_lcell_comb \instance_muxOperandOut|out[24]~63 (
// Equation(s):
// \instance_muxOperandOut|out[24]~63_combout  = (!\instance_muxOperandOut|out[5]~78_combout  & (\instance_muxOperandOut|out[24]~62_combout  & ((\instance_PC|outPC [1]) # (!\instance_InstructionMemory|InstrctionsMemory~0_combout ))))

	.dataa(\instance_PC|outPC [1]),
	.datab(\instance_InstructionMemory|InstrctionsMemory~0_combout ),
	.datac(\instance_muxOperandOut|out[5]~78_combout ),
	.datad(\instance_muxOperandOut|out[24]~62_combout ),
	.cin(gnd),
	.combout(\instance_muxOperandOut|out[24]~63_combout ),
	.cout());
// synopsys translate_off
defparam \instance_muxOperandOut|out[24]~63 .lut_mask = 16'h0B00;
defparam \instance_muxOperandOut|out[24]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y69_N31
dffeas \instance_RegisterBank|registers~89 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\instance_muxOperandOut|out[25]~65_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instance_RegisterBank|registers~546_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instance_RegisterBank|registers~89_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instance_RegisterBank|registers~89 .is_wysiwyg = "true";
defparam \instance_RegisterBank|registers~89 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y69_N12
cycloneive_lcell_comb \instance_RegisterBank|registers~25feeder (
// Equation(s):
// \instance_RegisterBank|registers~25feeder_combout  = \instance_muxOperandOut|out[25]~65_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\instance_muxOperandOut|out[25]~65_combout ),
	.cin(gnd),
	.combout(\instance_RegisterBank|registers~25feeder_combout ),
	.cout());
// synopsys translate_off
defparam \instance_RegisterBank|registers~25feeder .lut_mask = 16'hFF00;
defparam \instance_RegisterBank|registers~25feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y69_N13
dffeas \instance_RegisterBank|registers~25 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\instance_RegisterBank|registers~25feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instance_RegisterBank|registers~544_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instance_RegisterBank|registers~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instance_RegisterBank|registers~25 .is_wysiwyg = "true";
defparam \instance_RegisterBank|registers~25 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y69_N26
cycloneive_lcell_comb \instance_muxOperandOut|out[25]~64 (
// Equation(s):
// \instance_muxOperandOut|out[25]~64_combout  = (\instance_InstructionMemory|InstrctionsMemory~2_combout  & (\instance_RegisterBank|registers~89_q  & ((!\instance_InstructionMemory|InstrctionsMemory~1_combout )))) # 
// (!\instance_InstructionMemory|InstrctionsMemory~2_combout  & (((\instance_RegisterBank|registers~25_q  & \instance_InstructionMemory|InstrctionsMemory~1_combout ))))

	.dataa(\instance_RegisterBank|registers~89_q ),
	.datab(\instance_RegisterBank|registers~25_q ),
	.datac(\instance_InstructionMemory|InstrctionsMemory~2_combout ),
	.datad(\instance_InstructionMemory|InstrctionsMemory~1_combout ),
	.cin(gnd),
	.combout(\instance_muxOperandOut|out[25]~64_combout ),
	.cout());
// synopsys translate_off
defparam \instance_muxOperandOut|out[25]~64 .lut_mask = 16'h0CA0;
defparam \instance_muxOperandOut|out[25]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y69_N5
dffeas \instance_RegisterBank|registers~57 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\instance_muxOperandOut|out[25]~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instance_RegisterBank|registers~545_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instance_RegisterBank|registers~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instance_RegisterBank|registers~57 .is_wysiwyg = "true";
defparam \instance_RegisterBank|registers~57 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y69_N10
cycloneive_lcell_comb \instance_ALU|Add0~85 (
// Equation(s):
// \instance_ALU|Add0~85_combout  = ((\instance_PC|outPC [0] & (\instance_RegisterBank|registers~25_q )) # (!\instance_PC|outPC [0] & ((!\instance_RegisterBank|registers~57_q )))) # (!\instance_ALU|always0~2_combout )

	.dataa(\instance_RegisterBank|registers~25_q ),
	.datab(\instance_PC|outPC [0]),
	.datac(\instance_RegisterBank|registers~57_q ),
	.datad(\instance_ALU|always0~2_combout ),
	.cin(gnd),
	.combout(\instance_ALU|Add0~85_combout ),
	.cout());
// synopsys translate_off
defparam \instance_ALU|Add0~85 .lut_mask = 16'h8BFF;
defparam \instance_ALU|Add0~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y69_N30
cycloneive_lcell_comb \instance_RegisterBank|registers~537 (
// Equation(s):
// \instance_RegisterBank|registers~537_combout  = (\instance_InstructionMemory|InstrctionsMemory~2_combout  & ((\instance_RegisterBank|registers~89_q ))) # (!\instance_InstructionMemory|InstrctionsMemory~2_combout  & (\instance_RegisterBank|registers~25_q 
// ))

	.dataa(\instance_RegisterBank|registers~25_q ),
	.datab(gnd),
	.datac(\instance_RegisterBank|registers~89_q ),
	.datad(\instance_InstructionMemory|InstrctionsMemory~2_combout ),
	.cin(gnd),
	.combout(\instance_RegisterBank|registers~537_combout ),
	.cout());
// synopsys translate_off
defparam \instance_RegisterBank|registers~537 .lut_mask = 16'hF0AA;
defparam \instance_RegisterBank|registers~537 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y69_N18
cycloneive_lcell_comb \instance_ALU|Add0~86 (
// Equation(s):
// \instance_ALU|Add0~86_combout  = (\instance_ALU|Add0~85_combout  & ((\instance_RegisterBank|registers~537_combout  & (\instance_ALU|Add0~84  & VCC)) # (!\instance_RegisterBank|registers~537_combout  & (!\instance_ALU|Add0~84 )))) # 
// (!\instance_ALU|Add0~85_combout  & ((\instance_RegisterBank|registers~537_combout  & (!\instance_ALU|Add0~84 )) # (!\instance_RegisterBank|registers~537_combout  & ((\instance_ALU|Add0~84 ) # (GND)))))
// \instance_ALU|Add0~87  = CARRY((\instance_ALU|Add0~85_combout  & (!\instance_RegisterBank|registers~537_combout  & !\instance_ALU|Add0~84 )) # (!\instance_ALU|Add0~85_combout  & ((!\instance_ALU|Add0~84 ) # (!\instance_RegisterBank|registers~537_combout 
// ))))

	.dataa(\instance_ALU|Add0~85_combout ),
	.datab(\instance_RegisterBank|registers~537_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\instance_ALU|Add0~84 ),
	.combout(\instance_ALU|Add0~86_combout ),
	.cout(\instance_ALU|Add0~87 ));
// synopsys translate_off
defparam \instance_ALU|Add0~86 .lut_mask = 16'h9617;
defparam \instance_ALU|Add0~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X98_Y69_N4
cycloneive_lcell_comb \instance_muxOperandOut|out[25]~65 (
// Equation(s):
// \instance_muxOperandOut|out[25]~65_combout  = (\instance_muxOperandOut|out[7]~80_combout  & ((\instance_muxOperandOut|out[25]~64_combout ) # ((\instance_ALU|always0~2_combout  & \instance_ALU|Add0~86_combout ))))

	.dataa(\instance_ALU|always0~2_combout ),
	.datab(\instance_muxOperandOut|out[7]~80_combout ),
	.datac(\instance_muxOperandOut|out[25]~64_combout ),
	.datad(\instance_ALU|Add0~86_combout ),
	.cin(gnd),
	.combout(\instance_muxOperandOut|out[25]~65_combout ),
	.cout());
// synopsys translate_off
defparam \instance_muxOperandOut|out[25]~65 .lut_mask = 16'hC8C0;
defparam \instance_muxOperandOut|out[25]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y69_N8
cycloneive_lcell_comb \instance_RegisterBank|registers~26feeder (
// Equation(s):
// \instance_RegisterBank|registers~26feeder_combout  = \instance_muxOperandOut|out[26]~67_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\instance_muxOperandOut|out[26]~67_combout ),
	.cin(gnd),
	.combout(\instance_RegisterBank|registers~26feeder_combout ),
	.cout());
// synopsys translate_off
defparam \instance_RegisterBank|registers~26feeder .lut_mask = 16'hFF00;
defparam \instance_RegisterBank|registers~26feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y69_N9
dffeas \instance_RegisterBank|registers~26 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\instance_RegisterBank|registers~26feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instance_RegisterBank|registers~544_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instance_RegisterBank|registers~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instance_RegisterBank|registers~26 .is_wysiwyg = "true";
defparam \instance_RegisterBank|registers~26 .power_up = "low";
// synopsys translate_on

// Location: FF_X98_Y69_N17
dffeas \instance_RegisterBank|registers~58 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\instance_muxOperandOut|out[26]~67_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instance_RegisterBank|registers~545_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instance_RegisterBank|registers~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instance_RegisterBank|registers~58 .is_wysiwyg = "true";
defparam \instance_RegisterBank|registers~58 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y69_N16
cycloneive_lcell_comb \instance_ALU|Add0~88 (
// Equation(s):
// \instance_ALU|Add0~88_combout  = ((\instance_PC|outPC [0] & (\instance_RegisterBank|registers~26_q )) # (!\instance_PC|outPC [0] & ((!\instance_RegisterBank|registers~58_q )))) # (!\instance_ALU|always0~2_combout )

	.dataa(\instance_RegisterBank|registers~26_q ),
	.datab(\instance_PC|outPC [0]),
	.datac(\instance_RegisterBank|registers~58_q ),
	.datad(\instance_ALU|always0~2_combout ),
	.cin(gnd),
	.combout(\instance_ALU|Add0~88_combout ),
	.cout());
// synopsys translate_off
defparam \instance_ALU|Add0~88 .lut_mask = 16'h8BFF;
defparam \instance_ALU|Add0~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y69_N27
dffeas \instance_RegisterBank|registers~90 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\instance_muxOperandOut|out[26]~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instance_RegisterBank|registers~546_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instance_RegisterBank|registers~90_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instance_RegisterBank|registers~90 .is_wysiwyg = "true";
defparam \instance_RegisterBank|registers~90 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y69_N24
cycloneive_lcell_comb \instance_RegisterBank|registers~538 (
// Equation(s):
// \instance_RegisterBank|registers~538_combout  = (\instance_InstructionMemory|InstrctionsMemory~2_combout  & (\instance_RegisterBank|registers~90_q )) # (!\instance_InstructionMemory|InstrctionsMemory~2_combout  & ((\instance_RegisterBank|registers~26_q 
// )))

	.dataa(gnd),
	.datab(\instance_RegisterBank|registers~90_q ),
	.datac(\instance_InstructionMemory|InstrctionsMemory~2_combout ),
	.datad(\instance_RegisterBank|registers~26_q ),
	.cin(gnd),
	.combout(\instance_RegisterBank|registers~538_combout ),
	.cout());
// synopsys translate_off
defparam \instance_RegisterBank|registers~538 .lut_mask = 16'hCFC0;
defparam \instance_RegisterBank|registers~538 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y69_N20
cycloneive_lcell_comb \instance_ALU|Add0~89 (
// Equation(s):
// \instance_ALU|Add0~89_combout  = ((\instance_ALU|Add0~88_combout  $ (\instance_RegisterBank|registers~538_combout  $ (!\instance_ALU|Add0~87 )))) # (GND)
// \instance_ALU|Add0~90  = CARRY((\instance_ALU|Add0~88_combout  & ((\instance_RegisterBank|registers~538_combout ) # (!\instance_ALU|Add0~87 ))) # (!\instance_ALU|Add0~88_combout  & (\instance_RegisterBank|registers~538_combout  & !\instance_ALU|Add0~87 
// )))

	.dataa(\instance_ALU|Add0~88_combout ),
	.datab(\instance_RegisterBank|registers~538_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\instance_ALU|Add0~87 ),
	.combout(\instance_ALU|Add0~89_combout ),
	.cout(\instance_ALU|Add0~90 ));
// synopsys translate_off
defparam \instance_ALU|Add0~89 .lut_mask = 16'h698E;
defparam \instance_ALU|Add0~89 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X98_Y69_N2
cycloneive_lcell_comb \instance_muxOperandOut|out[26]~66 (
// Equation(s):
// \instance_muxOperandOut|out[26]~66_combout  = (\instance_InstructionMemory|InstrctionsMemory~1_combout  & ((\instance_InstructionMemory|InstrctionsMemory~2_combout  & (\instance_ALU|Add0~89_combout )) # 
// (!\instance_InstructionMemory|InstrctionsMemory~2_combout  & ((\instance_RegisterBank|registers~538_combout ))))) # (!\instance_InstructionMemory|InstrctionsMemory~1_combout  & (\instance_InstructionMemory|InstrctionsMemory~2_combout  & 
// ((\instance_RegisterBank|registers~538_combout ))))

	.dataa(\instance_InstructionMemory|InstrctionsMemory~1_combout ),
	.datab(\instance_InstructionMemory|InstrctionsMemory~2_combout ),
	.datac(\instance_ALU|Add0~89_combout ),
	.datad(\instance_RegisterBank|registers~538_combout ),
	.cin(gnd),
	.combout(\instance_muxOperandOut|out[26]~66_combout ),
	.cout());
// synopsys translate_off
defparam \instance_muxOperandOut|out[26]~66 .lut_mask = 16'hE680;
defparam \instance_muxOperandOut|out[26]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y69_N26
cycloneive_lcell_comb \instance_muxOperandOut|out[26]~67 (
// Equation(s):
// \instance_muxOperandOut|out[26]~67_combout  = (!\instance_muxOperandOut|out[5]~78_combout  & (\instance_muxOperandOut|out[26]~66_combout  & ((\instance_PC|outPC [1]) # (!\instance_InstructionMemory|InstrctionsMemory~0_combout ))))

	.dataa(\instance_InstructionMemory|InstrctionsMemory~0_combout ),
	.datab(\instance_PC|outPC [1]),
	.datac(\instance_muxOperandOut|out[5]~78_combout ),
	.datad(\instance_muxOperandOut|out[26]~66_combout ),
	.cin(gnd),
	.combout(\instance_muxOperandOut|out[26]~67_combout ),
	.cout());
// synopsys translate_off
defparam \instance_muxOperandOut|out[26]~67 .lut_mask = 16'h0D00;
defparam \instance_muxOperandOut|out[26]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y69_N31
dffeas \instance_RegisterBank|registers~91 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\instance_muxOperandOut|out[27]~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instance_RegisterBank|registers~546_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instance_RegisterBank|registers~91_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instance_RegisterBank|registers~91 .is_wysiwyg = "true";
defparam \instance_RegisterBank|registers~91 .power_up = "low";
// synopsys translate_on

// Location: FF_X100_Y69_N5
dffeas \instance_RegisterBank|registers~27 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\instance_muxOperandOut|out[27]~69_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instance_RegisterBank|registers~544_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instance_RegisterBank|registers~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instance_RegisterBank|registers~27 .is_wysiwyg = "true";
defparam \instance_RegisterBank|registers~27 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y69_N2
cycloneive_lcell_comb \instance_RegisterBank|registers~539 (
// Equation(s):
// \instance_RegisterBank|registers~539_combout  = (\instance_InstructionMemory|InstrctionsMemory~2_combout  & (\instance_RegisterBank|registers~91_q )) # (!\instance_InstructionMemory|InstrctionsMemory~2_combout  & ((\instance_RegisterBank|registers~27_q 
// )))

	.dataa(\instance_InstructionMemory|InstrctionsMemory~2_combout ),
	.datab(\instance_RegisterBank|registers~91_q ),
	.datac(gnd),
	.datad(\instance_RegisterBank|registers~27_q ),
	.cin(gnd),
	.combout(\instance_RegisterBank|registers~539_combout ),
	.cout());
// synopsys translate_off
defparam \instance_RegisterBank|registers~539 .lut_mask = 16'hDD88;
defparam \instance_RegisterBank|registers~539 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y69_N29
dffeas \instance_RegisterBank|registers~59 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\instance_muxOperandOut|out[27]~69_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instance_RegisterBank|registers~545_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instance_RegisterBank|registers~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instance_RegisterBank|registers~59 .is_wysiwyg = "true";
defparam \instance_RegisterBank|registers~59 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y69_N20
cycloneive_lcell_comb \instance_ALU|Add0~91 (
// Equation(s):
// \instance_ALU|Add0~91_combout  = ((\instance_PC|outPC [0] & (\instance_RegisterBank|registers~27_q )) # (!\instance_PC|outPC [0] & ((!\instance_RegisterBank|registers~59_q )))) # (!\instance_ALU|always0~2_combout )

	.dataa(\instance_RegisterBank|registers~27_q ),
	.datab(\instance_PC|outPC [0]),
	.datac(\instance_RegisterBank|registers~59_q ),
	.datad(\instance_ALU|always0~2_combout ),
	.cin(gnd),
	.combout(\instance_ALU|Add0~91_combout ),
	.cout());
// synopsys translate_off
defparam \instance_ALU|Add0~91 .lut_mask = 16'h8BFF;
defparam \instance_ALU|Add0~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y69_N22
cycloneive_lcell_comb \instance_ALU|Add0~92 (
// Equation(s):
// \instance_ALU|Add0~92_combout  = (\instance_RegisterBank|registers~539_combout  & ((\instance_ALU|Add0~91_combout  & (\instance_ALU|Add0~90  & VCC)) # (!\instance_ALU|Add0~91_combout  & (!\instance_ALU|Add0~90 )))) # 
// (!\instance_RegisterBank|registers~539_combout  & ((\instance_ALU|Add0~91_combout  & (!\instance_ALU|Add0~90 )) # (!\instance_ALU|Add0~91_combout  & ((\instance_ALU|Add0~90 ) # (GND)))))
// \instance_ALU|Add0~93  = CARRY((\instance_RegisterBank|registers~539_combout  & (!\instance_ALU|Add0~91_combout  & !\instance_ALU|Add0~90 )) # (!\instance_RegisterBank|registers~539_combout  & ((!\instance_ALU|Add0~90 ) # (!\instance_ALU|Add0~91_combout 
// ))))

	.dataa(\instance_RegisterBank|registers~539_combout ),
	.datab(\instance_ALU|Add0~91_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\instance_ALU|Add0~90 ),
	.combout(\instance_ALU|Add0~92_combout ),
	.cout(\instance_ALU|Add0~93 ));
// synopsys translate_off
defparam \instance_ALU|Add0~92 .lut_mask = 16'h9617;
defparam \instance_ALU|Add0~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X100_Y69_N16
cycloneive_lcell_comb \instance_muxOperandOut|out[27]~68 (
// Equation(s):
// \instance_muxOperandOut|out[27]~68_combout  = (\instance_InstructionMemory|InstrctionsMemory~2_combout  & ((\instance_InstructionMemory|InstrctionsMemory~1_combout  & ((\instance_ALU|Add0~92_combout ))) # 
// (!\instance_InstructionMemory|InstrctionsMemory~1_combout  & (\instance_RegisterBank|registers~539_combout )))) # (!\instance_InstructionMemory|InstrctionsMemory~2_combout  & (\instance_InstructionMemory|InstrctionsMemory~1_combout  & 
// (\instance_RegisterBank|registers~539_combout )))

	.dataa(\instance_InstructionMemory|InstrctionsMemory~2_combout ),
	.datab(\instance_InstructionMemory|InstrctionsMemory~1_combout ),
	.datac(\instance_RegisterBank|registers~539_combout ),
	.datad(\instance_ALU|Add0~92_combout ),
	.cin(gnd),
	.combout(\instance_muxOperandOut|out[27]~68_combout ),
	.cout());
// synopsys translate_off
defparam \instance_muxOperandOut|out[27]~68 .lut_mask = 16'hE860;
defparam \instance_muxOperandOut|out[27]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y69_N30
cycloneive_lcell_comb \instance_muxOperandOut|out[27]~69 (
// Equation(s):
// \instance_muxOperandOut|out[27]~69_combout  = (!\instance_muxOperandOut|out[5]~78_combout  & (\instance_muxOperandOut|out[27]~68_combout  & ((\instance_PC|outPC [1]) # (!\instance_InstructionMemory|InstrctionsMemory~0_combout ))))

	.dataa(\instance_PC|outPC [1]),
	.datab(\instance_muxOperandOut|out[5]~78_combout ),
	.datac(\instance_InstructionMemory|InstrctionsMemory~0_combout ),
	.datad(\instance_muxOperandOut|out[27]~68_combout ),
	.cin(gnd),
	.combout(\instance_muxOperandOut|out[27]~69_combout ),
	.cout());
// synopsys translate_off
defparam \instance_muxOperandOut|out[27]~69 .lut_mask = 16'h2300;
defparam \instance_muxOperandOut|out[27]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y70_N7
dffeas \instance_RegisterBank|registers~92 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\instance_muxOperandOut|out[28]~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instance_RegisterBank|registers~546_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instance_RegisterBank|registers~92_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instance_RegisterBank|registers~92 .is_wysiwyg = "true";
defparam \instance_RegisterBank|registers~92 .power_up = "low";
// synopsys translate_on

// Location: FF_X97_Y70_N5
dffeas \instance_RegisterBank|registers~28 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\instance_muxOperandOut|out[28]~71_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instance_RegisterBank|registers~544_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instance_RegisterBank|registers~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instance_RegisterBank|registers~28 .is_wysiwyg = "true";
defparam \instance_RegisterBank|registers~28 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y70_N28
cycloneive_lcell_comb \instance_RegisterBank|registers~540 (
// Equation(s):
// \instance_RegisterBank|registers~540_combout  = (\instance_InstructionMemory|InstrctionsMemory~2_combout  & (\instance_RegisterBank|registers~92_q )) # (!\instance_InstructionMemory|InstrctionsMemory~2_combout  & ((\instance_RegisterBank|registers~28_q 
// )))

	.dataa(\instance_RegisterBank|registers~92_q ),
	.datab(\instance_RegisterBank|registers~28_q ),
	.datac(gnd),
	.datad(\instance_InstructionMemory|InstrctionsMemory~2_combout ),
	.cin(gnd),
	.combout(\instance_RegisterBank|registers~540_combout ),
	.cout());
// synopsys translate_off
defparam \instance_RegisterBank|registers~540 .lut_mask = 16'hAACC;
defparam \instance_RegisterBank|registers~540 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y70_N1
dffeas \instance_RegisterBank|registers~60 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\instance_muxOperandOut|out[28]~71_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instance_RegisterBank|registers~545_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instance_RegisterBank|registers~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instance_RegisterBank|registers~60 .is_wysiwyg = "true";
defparam \instance_RegisterBank|registers~60 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y69_N22
cycloneive_lcell_comb \instance_ALU|Add0~94 (
// Equation(s):
// \instance_ALU|Add0~94_combout  = ((\instance_PC|outPC [0] & (\instance_RegisterBank|registers~28_q )) # (!\instance_PC|outPC [0] & ((!\instance_RegisterBank|registers~60_q )))) # (!\instance_ALU|always0~2_combout )

	.dataa(\instance_ALU|always0~2_combout ),
	.datab(\instance_RegisterBank|registers~28_q ),
	.datac(\instance_RegisterBank|registers~60_q ),
	.datad(\instance_PC|outPC [0]),
	.cin(gnd),
	.combout(\instance_ALU|Add0~94_combout ),
	.cout());
// synopsys translate_off
defparam \instance_ALU|Add0~94 .lut_mask = 16'hDD5F;
defparam \instance_ALU|Add0~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y69_N24
cycloneive_lcell_comb \instance_ALU|Add0~95 (
// Equation(s):
// \instance_ALU|Add0~95_combout  = ((\instance_RegisterBank|registers~540_combout  $ (\instance_ALU|Add0~94_combout  $ (!\instance_ALU|Add0~93 )))) # (GND)
// \instance_ALU|Add0~96  = CARRY((\instance_RegisterBank|registers~540_combout  & ((\instance_ALU|Add0~94_combout ) # (!\instance_ALU|Add0~93 ))) # (!\instance_RegisterBank|registers~540_combout  & (\instance_ALU|Add0~94_combout  & !\instance_ALU|Add0~93 
// )))

	.dataa(\instance_RegisterBank|registers~540_combout ),
	.datab(\instance_ALU|Add0~94_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\instance_ALU|Add0~93 ),
	.combout(\instance_ALU|Add0~95_combout ),
	.cout(\instance_ALU|Add0~96 ));
// synopsys translate_off
defparam \instance_ALU|Add0~95 .lut_mask = 16'h698E;
defparam \instance_ALU|Add0~95 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X97_Y70_N12
cycloneive_lcell_comb \instance_muxOperandOut|out[28]~70 (
// Equation(s):
// \instance_muxOperandOut|out[28]~70_combout  = (\instance_InstructionMemory|InstrctionsMemory~2_combout  & ((\instance_InstructionMemory|InstrctionsMemory~1_combout  & ((\instance_ALU|Add0~95_combout ))) # 
// (!\instance_InstructionMemory|InstrctionsMemory~1_combout  & (\instance_RegisterBank|registers~540_combout )))) # (!\instance_InstructionMemory|InstrctionsMemory~2_combout  & (\instance_RegisterBank|registers~540_combout  & 
// (\instance_InstructionMemory|InstrctionsMemory~1_combout )))

	.dataa(\instance_InstructionMemory|InstrctionsMemory~2_combout ),
	.datab(\instance_RegisterBank|registers~540_combout ),
	.datac(\instance_InstructionMemory|InstrctionsMemory~1_combout ),
	.datad(\instance_ALU|Add0~95_combout ),
	.cin(gnd),
	.combout(\instance_muxOperandOut|out[28]~70_combout ),
	.cout());
// synopsys translate_off
defparam \instance_muxOperandOut|out[28]~70 .lut_mask = 16'hE848;
defparam \instance_muxOperandOut|out[28]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y70_N6
cycloneive_lcell_comb \instance_muxOperandOut|out[28]~71 (
// Equation(s):
// \instance_muxOperandOut|out[28]~71_combout  = (!\instance_muxOperandOut|out[5]~78_combout  & (\instance_muxOperandOut|out[28]~70_combout  & ((\instance_PC|outPC [1]) # (!\instance_InstructionMemory|InstrctionsMemory~0_combout ))))

	.dataa(\instance_muxOperandOut|out[5]~78_combout ),
	.datab(\instance_InstructionMemory|InstrctionsMemory~0_combout ),
	.datac(\instance_PC|outPC [1]),
	.datad(\instance_muxOperandOut|out[28]~70_combout ),
	.cin(gnd),
	.combout(\instance_muxOperandOut|out[28]~71_combout ),
	.cout());
// synopsys translate_off
defparam \instance_muxOperandOut|out[28]~71 .lut_mask = 16'h5100;
defparam \instance_muxOperandOut|out[28]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y69_N5
dffeas \instance_RegisterBank|registers~29 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\instance_muxOperandOut|out[29]~73_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instance_RegisterBank|registers~544_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instance_RegisterBank|registers~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instance_RegisterBank|registers~29 .is_wysiwyg = "true";
defparam \instance_RegisterBank|registers~29 .power_up = "low";
// synopsys translate_on

// Location: FF_X102_Y69_N21
dffeas \instance_RegisterBank|registers~93 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\instance_muxOperandOut|out[29]~73_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instance_RegisterBank|registers~546_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instance_RegisterBank|registers~93_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instance_RegisterBank|registers~93 .is_wysiwyg = "true";
defparam \instance_RegisterBank|registers~93 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y69_N2
cycloneive_lcell_comb \instance_RegisterBank|registers~541 (
// Equation(s):
// \instance_RegisterBank|registers~541_combout  = (\instance_InstructionMemory|InstrctionsMemory~2_combout  & ((\instance_RegisterBank|registers~93_q ))) # (!\instance_InstructionMemory|InstrctionsMemory~2_combout  & (\instance_RegisterBank|registers~29_q 
// ))

	.dataa(gnd),
	.datab(\instance_RegisterBank|registers~29_q ),
	.datac(\instance_RegisterBank|registers~93_q ),
	.datad(\instance_InstructionMemory|InstrctionsMemory~2_combout ),
	.cin(gnd),
	.combout(\instance_RegisterBank|registers~541_combout ),
	.cout());
// synopsys translate_off
defparam \instance_RegisterBank|registers~541 .lut_mask = 16'hF0CC;
defparam \instance_RegisterBank|registers~541 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y69_N17
dffeas \instance_RegisterBank|registers~61 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\instance_muxOperandOut|out[29]~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instance_RegisterBank|registers~545_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instance_RegisterBank|registers~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instance_RegisterBank|registers~61 .is_wysiwyg = "true";
defparam \instance_RegisterBank|registers~61 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y69_N4
cycloneive_lcell_comb \instance_ALU|Add0~97 (
// Equation(s):
// \instance_ALU|Add0~97_combout  = ((\instance_PC|outPC [0] & ((\instance_RegisterBank|registers~29_q ))) # (!\instance_PC|outPC [0] & (!\instance_RegisterBank|registers~61_q ))) # (!\instance_ALU|always0~2_combout )

	.dataa(\instance_ALU|always0~2_combout ),
	.datab(\instance_RegisterBank|registers~61_q ),
	.datac(\instance_RegisterBank|registers~29_q ),
	.datad(\instance_PC|outPC [0]),
	.cin(gnd),
	.combout(\instance_ALU|Add0~97_combout ),
	.cout());
// synopsys translate_off
defparam \instance_ALU|Add0~97 .lut_mask = 16'hF577;
defparam \instance_ALU|Add0~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y69_N26
cycloneive_lcell_comb \instance_ALU|Add0~98 (
// Equation(s):
// \instance_ALU|Add0~98_combout  = (\instance_RegisterBank|registers~541_combout  & ((\instance_ALU|Add0~97_combout  & (\instance_ALU|Add0~96  & VCC)) # (!\instance_ALU|Add0~97_combout  & (!\instance_ALU|Add0~96 )))) # 
// (!\instance_RegisterBank|registers~541_combout  & ((\instance_ALU|Add0~97_combout  & (!\instance_ALU|Add0~96 )) # (!\instance_ALU|Add0~97_combout  & ((\instance_ALU|Add0~96 ) # (GND)))))
// \instance_ALU|Add0~99  = CARRY((\instance_RegisterBank|registers~541_combout  & (!\instance_ALU|Add0~97_combout  & !\instance_ALU|Add0~96 )) # (!\instance_RegisterBank|registers~541_combout  & ((!\instance_ALU|Add0~96 ) # (!\instance_ALU|Add0~97_combout 
// ))))

	.dataa(\instance_RegisterBank|registers~541_combout ),
	.datab(\instance_ALU|Add0~97_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\instance_ALU|Add0~96 ),
	.combout(\instance_ALU|Add0~98_combout ),
	.cout(\instance_ALU|Add0~99 ));
// synopsys translate_off
defparam \instance_ALU|Add0~98 .lut_mask = 16'h9617;
defparam \instance_ALU|Add0~98 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X100_Y69_N14
cycloneive_lcell_comb \instance_muxOperandOut|out[29]~72 (
// Equation(s):
// \instance_muxOperandOut|out[29]~72_combout  = (\instance_InstructionMemory|InstrctionsMemory~2_combout  & ((\instance_InstructionMemory|InstrctionsMemory~1_combout  & (\instance_ALU|Add0~98_combout )) # 
// (!\instance_InstructionMemory|InstrctionsMemory~1_combout  & ((\instance_RegisterBank|registers~541_combout ))))) # (!\instance_InstructionMemory|InstrctionsMemory~2_combout  & (\instance_InstructionMemory|InstrctionsMemory~1_combout  & 
// ((\instance_RegisterBank|registers~541_combout ))))

	.dataa(\instance_InstructionMemory|InstrctionsMemory~2_combout ),
	.datab(\instance_InstructionMemory|InstrctionsMemory~1_combout ),
	.datac(\instance_ALU|Add0~98_combout ),
	.datad(\instance_RegisterBank|registers~541_combout ),
	.cin(gnd),
	.combout(\instance_muxOperandOut|out[29]~72_combout ),
	.cout());
// synopsys translate_off
defparam \instance_muxOperandOut|out[29]~72 .lut_mask = 16'hE680;
defparam \instance_muxOperandOut|out[29]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y69_N16
cycloneive_lcell_comb \instance_muxOperandOut|out[29]~73 (
// Equation(s):
// \instance_muxOperandOut|out[29]~73_combout  = (!\instance_muxOperandOut|out[5]~78_combout  & (\instance_muxOperandOut|out[29]~72_combout  & ((\instance_PC|outPC [1]) # (!\instance_InstructionMemory|InstrctionsMemory~0_combout ))))

	.dataa(\instance_PC|outPC [1]),
	.datab(\instance_InstructionMemory|InstrctionsMemory~0_combout ),
	.datac(\instance_muxOperandOut|out[5]~78_combout ),
	.datad(\instance_muxOperandOut|out[29]~72_combout ),
	.cin(gnd),
	.combout(\instance_muxOperandOut|out[29]~73_combout ),
	.cout());
// synopsys translate_off
defparam \instance_muxOperandOut|out[29]~73 .lut_mask = 16'h0B00;
defparam \instance_muxOperandOut|out[29]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y69_N23
dffeas \instance_RegisterBank|registers~94 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\instance_muxOperandOut|out[30]~75_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instance_RegisterBank|registers~546_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instance_RegisterBank|registers~94_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instance_RegisterBank|registers~94 .is_wysiwyg = "true";
defparam \instance_RegisterBank|registers~94 .power_up = "low";
// synopsys translate_on

// Location: FF_X101_Y69_N23
dffeas \instance_RegisterBank|registers~30 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\instance_muxOperandOut|out[30]~75_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instance_RegisterBank|registers~544_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instance_RegisterBank|registers~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instance_RegisterBank|registers~30 .is_wysiwyg = "true";
defparam \instance_RegisterBank|registers~30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y69_N8
cycloneive_lcell_comb \instance_RegisterBank|registers~542 (
// Equation(s):
// \instance_RegisterBank|registers~542_combout  = (\instance_InstructionMemory|InstrctionsMemory~2_combout  & (\instance_RegisterBank|registers~94_q )) # (!\instance_InstructionMemory|InstrctionsMemory~2_combout  & ((\instance_RegisterBank|registers~30_q 
// )))

	.dataa(gnd),
	.datab(\instance_RegisterBank|registers~94_q ),
	.datac(\instance_RegisterBank|registers~30_q ),
	.datad(\instance_InstructionMemory|InstrctionsMemory~2_combout ),
	.cin(gnd),
	.combout(\instance_RegisterBank|registers~542_combout ),
	.cout());
// synopsys translate_off
defparam \instance_RegisterBank|registers~542 .lut_mask = 16'hCCF0;
defparam \instance_RegisterBank|registers~542 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y69_N7
dffeas \instance_RegisterBank|registers~62 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\instance_muxOperandOut|out[30]~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instance_RegisterBank|registers~545_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instance_RegisterBank|registers~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instance_RegisterBank|registers~62 .is_wysiwyg = "true";
defparam \instance_RegisterBank|registers~62 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y69_N22
cycloneive_lcell_comb \instance_ALU|Add0~100 (
// Equation(s):
// \instance_ALU|Add0~100_combout  = ((\instance_PC|outPC [0] & ((\instance_RegisterBank|registers~30_q ))) # (!\instance_PC|outPC [0] & (!\instance_RegisterBank|registers~62_q ))) # (!\instance_ALU|always0~2_combout )

	.dataa(\instance_RegisterBank|registers~62_q ),
	.datab(\instance_ALU|always0~2_combout ),
	.datac(\instance_RegisterBank|registers~30_q ),
	.datad(\instance_PC|outPC [0]),
	.cin(gnd),
	.combout(\instance_ALU|Add0~100_combout ),
	.cout());
// synopsys translate_off
defparam \instance_ALU|Add0~100 .lut_mask = 16'hF377;
defparam \instance_ALU|Add0~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y69_N28
cycloneive_lcell_comb \instance_ALU|Add0~101 (
// Equation(s):
// \instance_ALU|Add0~101_combout  = ((\instance_ALU|Add0~100_combout  $ (\instance_RegisterBank|registers~542_combout  $ (!\instance_ALU|Add0~99 )))) # (GND)
// \instance_ALU|Add0~102  = CARRY((\instance_ALU|Add0~100_combout  & ((\instance_RegisterBank|registers~542_combout ) # (!\instance_ALU|Add0~99 ))) # (!\instance_ALU|Add0~100_combout  & (\instance_RegisterBank|registers~542_combout  & !\instance_ALU|Add0~99 
// )))

	.dataa(\instance_ALU|Add0~100_combout ),
	.datab(\instance_RegisterBank|registers~542_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\instance_ALU|Add0~99 ),
	.combout(\instance_ALU|Add0~101_combout ),
	.cout(\instance_ALU|Add0~102 ));
// synopsys translate_off
defparam \instance_ALU|Add0~101 .lut_mask = 16'h698E;
defparam \instance_ALU|Add0~101 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X101_Y69_N28
cycloneive_lcell_comb \instance_muxOperandOut|out[30]~74 (
// Equation(s):
// \instance_muxOperandOut|out[30]~74_combout  = (\instance_InstructionMemory|InstrctionsMemory~2_combout  & ((\instance_InstructionMemory|InstrctionsMemory~1_combout  & ((\instance_ALU|Add0~101_combout ))) # 
// (!\instance_InstructionMemory|InstrctionsMemory~1_combout  & (\instance_RegisterBank|registers~542_combout )))) # (!\instance_InstructionMemory|InstrctionsMemory~2_combout  & (\instance_RegisterBank|registers~542_combout  & 
// (\instance_InstructionMemory|InstrctionsMemory~1_combout )))

	.dataa(\instance_RegisterBank|registers~542_combout ),
	.datab(\instance_InstructionMemory|InstrctionsMemory~2_combout ),
	.datac(\instance_InstructionMemory|InstrctionsMemory~1_combout ),
	.datad(\instance_ALU|Add0~101_combout ),
	.cin(gnd),
	.combout(\instance_muxOperandOut|out[30]~74_combout ),
	.cout());
// synopsys translate_off
defparam \instance_muxOperandOut|out[30]~74 .lut_mask = 16'hE828;
defparam \instance_muxOperandOut|out[30]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y69_N6
cycloneive_lcell_comb \instance_muxOperandOut|out[30]~75 (
// Equation(s):
// \instance_muxOperandOut|out[30]~75_combout  = (!\instance_muxOperandOut|out[5]~78_combout  & (\instance_muxOperandOut|out[30]~74_combout  & ((\instance_PC|outPC [1]) # (!\instance_InstructionMemory|InstrctionsMemory~0_combout ))))

	.dataa(\instance_PC|outPC [1]),
	.datab(\instance_InstructionMemory|InstrctionsMemory~0_combout ),
	.datac(\instance_muxOperandOut|out[5]~78_combout ),
	.datad(\instance_muxOperandOut|out[30]~74_combout ),
	.cin(gnd),
	.combout(\instance_muxOperandOut|out[30]~75_combout ),
	.cout());
// synopsys translate_off
defparam \instance_muxOperandOut|out[30]~75 .lut_mask = 16'h0B00;
defparam \instance_muxOperandOut|out[30]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y70_N31
dffeas \instance_RegisterBank|registers~95 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\instance_muxOperandOut|out[31]~77_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instance_RegisterBank|registers~546_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instance_RegisterBank|registers~95_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instance_RegisterBank|registers~95 .is_wysiwyg = "true";
defparam \instance_RegisterBank|registers~95 .power_up = "low";
// synopsys translate_on

// Location: FF_X97_Y70_N3
dffeas \instance_RegisterBank|registers~31 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\instance_muxOperandOut|out[31]~77_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instance_RegisterBank|registers~544_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instance_RegisterBank|registers~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instance_RegisterBank|registers~31 .is_wysiwyg = "true";
defparam \instance_RegisterBank|registers~31 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y70_N24
cycloneive_lcell_comb \instance_RegisterBank|registers~543 (
// Equation(s):
// \instance_RegisterBank|registers~543_combout  = (\instance_InstructionMemory|InstrctionsMemory~2_combout  & (\instance_RegisterBank|registers~95_q )) # (!\instance_InstructionMemory|InstrctionsMemory~2_combout  & ((\instance_RegisterBank|registers~31_q 
// )))

	.dataa(\instance_RegisterBank|registers~95_q ),
	.datab(\instance_RegisterBank|registers~31_q ),
	.datac(gnd),
	.datad(\instance_InstructionMemory|InstrctionsMemory~2_combout ),
	.cin(gnd),
	.combout(\instance_RegisterBank|registers~543_combout ),
	.cout());
// synopsys translate_off
defparam \instance_RegisterBank|registers~543 .lut_mask = 16'hAACC;
defparam \instance_RegisterBank|registers~543 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y70_N9
dffeas \instance_RegisterBank|registers~63 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\instance_muxOperandOut|out[31]~77_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instance_RegisterBank|registers~545_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instance_RegisterBank|registers~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instance_RegisterBank|registers~63 .is_wysiwyg = "true";
defparam \instance_RegisterBank|registers~63 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y70_N2
cycloneive_lcell_comb \instance_ALU|Add0~103 (
// Equation(s):
// \instance_ALU|Add0~103_combout  = ((\instance_PC|outPC [0] & ((\instance_RegisterBank|registers~31_q ))) # (!\instance_PC|outPC [0] & (!\instance_RegisterBank|registers~63_q ))) # (!\instance_ALU|always0~2_combout )

	.dataa(\instance_RegisterBank|registers~63_q ),
	.datab(\instance_PC|outPC [0]),
	.datac(\instance_RegisterBank|registers~31_q ),
	.datad(\instance_ALU|always0~2_combout ),
	.cin(gnd),
	.combout(\instance_ALU|Add0~103_combout ),
	.cout());
// synopsys translate_off
defparam \instance_ALU|Add0~103 .lut_mask = 16'hD1FF;
defparam \instance_ALU|Add0~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y69_N30
cycloneive_lcell_comb \instance_ALU|Add0~104 (
// Equation(s):
// \instance_ALU|Add0~104_combout  = \instance_RegisterBank|registers~543_combout  $ (\instance_ALU|Add0~102  $ (\instance_ALU|Add0~103_combout ))

	.dataa(gnd),
	.datab(\instance_RegisterBank|registers~543_combout ),
	.datac(gnd),
	.datad(\instance_ALU|Add0~103_combout ),
	.cin(\instance_ALU|Add0~102 ),
	.combout(\instance_ALU|Add0~104_combout ),
	.cout());
// synopsys translate_off
defparam \instance_ALU|Add0~104 .lut_mask = 16'hC33C;
defparam \instance_ALU|Add0~104 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X98_Y70_N18
cycloneive_lcell_comb \instance_muxOperandOut|out[31]~76 (
// Equation(s):
// \instance_muxOperandOut|out[31]~76_combout  = (\instance_InstructionMemory|InstrctionsMemory~1_combout  & ((\instance_InstructionMemory|InstrctionsMemory~2_combout  & ((\instance_ALU|Add0~104_combout ))) # 
// (!\instance_InstructionMemory|InstrctionsMemory~2_combout  & (\instance_RegisterBank|registers~543_combout )))) # (!\instance_InstructionMemory|InstrctionsMemory~1_combout  & (\instance_InstructionMemory|InstrctionsMemory~2_combout  & 
// (\instance_RegisterBank|registers~543_combout )))

	.dataa(\instance_InstructionMemory|InstrctionsMemory~1_combout ),
	.datab(\instance_InstructionMemory|InstrctionsMemory~2_combout ),
	.datac(\instance_RegisterBank|registers~543_combout ),
	.datad(\instance_ALU|Add0~104_combout ),
	.cin(gnd),
	.combout(\instance_muxOperandOut|out[31]~76_combout ),
	.cout());
// synopsys translate_off
defparam \instance_muxOperandOut|out[31]~76 .lut_mask = 16'hE860;
defparam \instance_muxOperandOut|out[31]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y70_N8
cycloneive_lcell_comb \instance_muxOperandOut|out[31]~77 (
// Equation(s):
// \instance_muxOperandOut|out[31]~77_combout  = (!\instance_muxOperandOut|out[5]~78_combout  & (\instance_muxOperandOut|out[31]~76_combout  & ((\instance_PC|outPC [1]) # (!\instance_InstructionMemory|InstrctionsMemory~0_combout ))))

	.dataa(\instance_muxOperandOut|out[5]~78_combout ),
	.datab(\instance_InstructionMemory|InstrctionsMemory~0_combout ),
	.datac(\instance_PC|outPC [1]),
	.datad(\instance_muxOperandOut|out[31]~76_combout ),
	.cin(gnd),
	.combout(\instance_muxOperandOut|out[31]~77_combout ),
	.cout());
// synopsys translate_off
defparam \instance_muxOperandOut|out[31]~77 .lut_mask = 16'h5100;
defparam \instance_muxOperandOut|out[31]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y70_N28
cycloneive_lcell_comb \instance_BinToBCD2|Equal0~1 (
// Equation(s):
// \instance_BinToBCD2|Equal0~1_combout  = (!\instance_muxOperandOut|out[6]~27_combout  & (\instance_muxOperandOut|out[5]~25_combout  & ((!\instance_muxOperandOut|out[7]~80_combout ) # (!\instance_muxOperandOut|out[7]~28_combout ))))

	.dataa(\instance_muxOperandOut|out[6]~27_combout ),
	.datab(\instance_muxOperandOut|out[7]~28_combout ),
	.datac(\instance_muxOperandOut|out[7]~80_combout ),
	.datad(\instance_muxOperandOut|out[5]~25_combout ),
	.cin(gnd),
	.combout(\instance_BinToBCD2|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \instance_BinToBCD2|Equal0~1 .lut_mask = 16'h1500;
defparam \instance_BinToBCD2|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y70_N10
cycloneive_lcell_comb \instance_BinToBCD2|Equal0~0 (
// Equation(s):
// \instance_BinToBCD2|Equal0~0_combout  = (\instance_muxOperandOut|out[4]~23_combout  & \instance_muxOperandOut|out[3]~21_combout )

	.dataa(\instance_muxOperandOut|out[4]~23_combout ),
	.datab(\instance_muxOperandOut|out[3]~21_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\instance_BinToBCD2|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \instance_BinToBCD2|Equal0~0 .lut_mask = 16'h8888;
defparam \instance_BinToBCD2|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y70_N16
cycloneive_lcell_comb \instance_BinToBCD2|Equal0~2 (
// Equation(s):
// \instance_BinToBCD2|Equal0~2_combout  = (\instance_muxOperandOut|out[1]~17_combout  & (\instance_BinToBCD2|Equal0~1_combout  & (\instance_muxOperandOut|out[2]~19_combout  & \instance_BinToBCD2|Equal0~0_combout )))

	.dataa(\instance_muxOperandOut|out[1]~17_combout ),
	.datab(\instance_BinToBCD2|Equal0~1_combout ),
	.datac(\instance_muxOperandOut|out[2]~19_combout ),
	.datad(\instance_BinToBCD2|Equal0~0_combout ),
	.cin(gnd),
	.combout(\instance_BinToBCD2|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \instance_BinToBCD2|Equal0~2 .lut_mask = 16'h8000;
defparam \instance_BinToBCD2|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y70_N22
cycloneive_lcell_comb \instance_BinToBCD2|Ones~0 (
// Equation(s):
// \instance_BinToBCD2|Ones~0_combout  = (\instance_muxOperandOut|out[6]~27_combout  & (\instance_muxOperandOut|out[4]~23_combout  & ((\instance_muxOperandOut|out[3]~21_combout ) # (!\instance_muxOperandOut|out[5]~25_combout )))) # 
// (!\instance_muxOperandOut|out[6]~27_combout  & (!\instance_muxOperandOut|out[4]~23_combout  & ((\instance_muxOperandOut|out[5]~25_combout ) # (!\instance_muxOperandOut|out[3]~21_combout ))))

	.dataa(\instance_muxOperandOut|out[6]~27_combout ),
	.datab(\instance_muxOperandOut|out[3]~21_combout ),
	.datac(\instance_muxOperandOut|out[4]~23_combout ),
	.datad(\instance_muxOperandOut|out[5]~25_combout ),
	.cin(gnd),
	.combout(\instance_BinToBCD2|Ones~0_combout ),
	.cout());
// synopsys translate_off
defparam \instance_BinToBCD2|Ones~0 .lut_mask = 16'h85A1;
defparam \instance_BinToBCD2|Ones~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y70_N8
cycloneive_lcell_comb \instance_BinToBCD2|Ones~1 (
// Equation(s):
// \instance_BinToBCD2|Ones~1_combout  = (\instance_muxOperandOut|out[3]~21_combout  & (\instance_muxOperandOut|out[5]~25_combout  $ (((!\instance_muxOperandOut|out[6]~27_combout  & !\instance_muxOperandOut|out[4]~23_combout ))))) # 
// (!\instance_muxOperandOut|out[3]~21_combout  & ((\instance_muxOperandOut|out[6]~27_combout  & ((!\instance_muxOperandOut|out[5]~25_combout ) # (!\instance_muxOperandOut|out[4]~23_combout ))) # (!\instance_muxOperandOut|out[6]~27_combout  & 
// ((\instance_muxOperandOut|out[4]~23_combout ) # (\instance_muxOperandOut|out[5]~25_combout )))))

	.dataa(\instance_muxOperandOut|out[6]~27_combout ),
	.datab(\instance_muxOperandOut|out[3]~21_combout ),
	.datac(\instance_muxOperandOut|out[4]~23_combout ),
	.datad(\instance_muxOperandOut|out[5]~25_combout ),
	.cin(gnd),
	.combout(\instance_BinToBCD2|Ones~1_combout ),
	.cout());
// synopsys translate_off
defparam \instance_BinToBCD2|Ones~1 .lut_mask = 16'hDB36;
defparam \instance_BinToBCD2|Ones~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y70_N18
cycloneive_lcell_comb \instance_BinToBCD2|Ones~2 (
// Equation(s):
// \instance_BinToBCD2|Ones~2_combout  = (\instance_muxOperandOut|out[3]~21_combout  & (!\instance_muxOperandOut|out[6]~27_combout  & (!\instance_muxOperandOut|out[4]~23_combout  & !\instance_muxOperandOut|out[5]~25_combout ))) # 
// (!\instance_muxOperandOut|out[3]~21_combout  & (\instance_muxOperandOut|out[5]~25_combout  & (\instance_muxOperandOut|out[6]~27_combout  $ (\instance_muxOperandOut|out[4]~23_combout ))))

	.dataa(\instance_muxOperandOut|out[6]~27_combout ),
	.datab(\instance_muxOperandOut|out[3]~21_combout ),
	.datac(\instance_muxOperandOut|out[4]~23_combout ),
	.datad(\instance_muxOperandOut|out[5]~25_combout ),
	.cin(gnd),
	.combout(\instance_BinToBCD2|Ones~2_combout ),
	.cout());
// synopsys translate_off
defparam \instance_BinToBCD2|Ones~2 .lut_mask = 16'h1204;
defparam \instance_BinToBCD2|Ones~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y69_N10
cycloneive_lcell_comb \instance_BinToBCD2|Ones~3 (
// Equation(s):
// \instance_BinToBCD2|Ones~3_combout  = (\instance_BinToBCD2|Ones~0_combout  & ((\instance_muxOperandOut|out[2]~19_combout ) # ((\instance_BinToBCD2|Ones~1_combout  & !\instance_BinToBCD2|Ones~2_combout )))) # (!\instance_BinToBCD2|Ones~0_combout  & 
// ((\instance_muxOperandOut|out[2]~19_combout  $ (!\instance_BinToBCD2|Ones~2_combout ))))

	.dataa(\instance_BinToBCD2|Ones~0_combout ),
	.datab(\instance_BinToBCD2|Ones~1_combout ),
	.datac(\instance_muxOperandOut|out[2]~19_combout ),
	.datad(\instance_BinToBCD2|Ones~2_combout ),
	.cin(gnd),
	.combout(\instance_BinToBCD2|Ones~3_combout ),
	.cout());
// synopsys translate_off
defparam \instance_BinToBCD2|Ones~3 .lut_mask = 16'hF0AD;
defparam \instance_BinToBCD2|Ones~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y69_N14
cycloneive_lcell_comb \instance_BinToBCD2|Ones~5 (
// Equation(s):
// \instance_BinToBCD2|Ones~5_combout  = (\instance_BinToBCD2|Ones~0_combout  & (\instance_BinToBCD2|Ones~1_combout  & (!\instance_muxOperandOut|out[2]~19_combout ))) # (!\instance_BinToBCD2|Ones~0_combout  & (\instance_BinToBCD2|Ones~2_combout  & 
// ((\instance_muxOperandOut|out[2]~19_combout ) # (!\instance_BinToBCD2|Ones~1_combout ))))

	.dataa(\instance_BinToBCD2|Ones~0_combout ),
	.datab(\instance_BinToBCD2|Ones~1_combout ),
	.datac(\instance_muxOperandOut|out[2]~19_combout ),
	.datad(\instance_BinToBCD2|Ones~2_combout ),
	.cin(gnd),
	.combout(\instance_BinToBCD2|Ones~5_combout ),
	.cout());
// synopsys translate_off
defparam \instance_BinToBCD2|Ones~5 .lut_mask = 16'h5908;
defparam \instance_BinToBCD2|Ones~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y69_N28
cycloneive_lcell_comb \instance_BinToBCD2|Ones~4 (
// Equation(s):
// \instance_BinToBCD2|Ones~4_combout  = (\instance_BinToBCD2|Ones~1_combout  & (((!\instance_muxOperandOut|out[2]~19_combout  & \instance_BinToBCD2|Ones~2_combout )))) # (!\instance_BinToBCD2|Ones~1_combout  & ((\instance_muxOperandOut|out[2]~19_combout ) # 
// ((!\instance_BinToBCD2|Ones~0_combout  & !\instance_BinToBCD2|Ones~2_combout ))))

	.dataa(\instance_BinToBCD2|Ones~0_combout ),
	.datab(\instance_BinToBCD2|Ones~1_combout ),
	.datac(\instance_muxOperandOut|out[2]~19_combout ),
	.datad(\instance_BinToBCD2|Ones~2_combout ),
	.cin(gnd),
	.combout(\instance_BinToBCD2|Ones~4_combout ),
	.cout());
// synopsys translate_off
defparam \instance_BinToBCD2|Ones~4 .lut_mask = 16'h3C31;
defparam \instance_BinToBCD2|Ones~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y69_N24
cycloneive_lcell_comb \instance_BinToBCD2|LessThan4~0 (
// Equation(s):
// \instance_BinToBCD2|LessThan4~0_combout  = (!\instance_BinToBCD2|Ones~5_combout  & (((\instance_BinToBCD2|Ones~3_combout  & !\instance_muxOperandOut|out[1]~17_combout )) # (!\instance_BinToBCD2|Ones~4_combout )))

	.dataa(\instance_BinToBCD2|Ones~3_combout ),
	.datab(\instance_muxOperandOut|out[1]~17_combout ),
	.datac(\instance_BinToBCD2|Ones~5_combout ),
	.datad(\instance_BinToBCD2|Ones~4_combout ),
	.cin(gnd),
	.combout(\instance_BinToBCD2|LessThan4~0_combout ),
	.cout());
// synopsys translate_off
defparam \instance_BinToBCD2|LessThan4~0 .lut_mask = 16'h020F;
defparam \instance_BinToBCD2|LessThan4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y69_N12
cycloneive_lcell_comb \instance_BinToBCD2|LessThan2~0 (
// Equation(s):
// \instance_BinToBCD2|LessThan2~0_combout  = (!\instance_BinToBCD2|Ones~2_combout  & (((\instance_BinToBCD2|Ones~1_combout  & !\instance_muxOperandOut|out[2]~19_combout )) # (!\instance_BinToBCD2|Ones~0_combout )))

	.dataa(\instance_BinToBCD2|Ones~0_combout ),
	.datab(\instance_BinToBCD2|Ones~1_combout ),
	.datac(\instance_muxOperandOut|out[2]~19_combout ),
	.datad(\instance_BinToBCD2|Ones~2_combout ),
	.cin(gnd),
	.combout(\instance_BinToBCD2|LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \instance_BinToBCD2|LessThan2~0 .lut_mask = 16'h005D;
defparam \instance_BinToBCD2|LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y69_N30
cycloneive_lcell_comb \instance_BinToBCD2|Add4~0 (
// Equation(s):
// \instance_BinToBCD2|Add4~0_combout  = \instance_BinToBCD2|Ones~1_combout  $ (((\instance_BinToBCD2|LessThan2~0_combout  & (!\instance_muxOperandOut|out[2]~19_combout  & !\instance_muxOperandOut|out[1]~17_combout )) # 
// (!\instance_BinToBCD2|LessThan2~0_combout  & ((!\instance_muxOperandOut|out[1]~17_combout ) # (!\instance_muxOperandOut|out[2]~19_combout )))))

	.dataa(\instance_BinToBCD2|LessThan2~0_combout ),
	.datab(\instance_muxOperandOut|out[2]~19_combout ),
	.datac(\instance_muxOperandOut|out[1]~17_combout ),
	.datad(\instance_BinToBCD2|Ones~1_combout ),
	.cin(gnd),
	.combout(\instance_BinToBCD2|Add4~0_combout ),
	.cout());
// synopsys translate_off
defparam \instance_BinToBCD2|Add4~0 .lut_mask = 16'hE817;
defparam \instance_BinToBCD2|Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y69_N0
cycloneive_lcell_comb \instance_BinToBCD2|Ones[3]~8 (
// Equation(s):
// \instance_BinToBCD2|Ones[3]~8_combout  = (!\instance_BinToBCD2|Equal0~2_combout  & ((\instance_BinToBCD2|LessThan4~0_combout  & ((\instance_BinToBCD2|Ones~4_combout ))) # (!\instance_BinToBCD2|LessThan4~0_combout  & (\instance_BinToBCD2|Add4~0_combout 
// ))))

	.dataa(\instance_BinToBCD2|Equal0~2_combout ),
	.datab(\instance_BinToBCD2|LessThan4~0_combout ),
	.datac(\instance_BinToBCD2|Add4~0_combout ),
	.datad(\instance_BinToBCD2|Ones~4_combout ),
	.cin(gnd),
	.combout(\instance_BinToBCD2|Ones[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \instance_BinToBCD2|Ones[3]~8 .lut_mask = 16'h5410;
defparam \instance_BinToBCD2|Ones[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y69_N20
cycloneive_lcell_comb \instance_BinToBCD2|Ones[1]~6 (
// Equation(s):
// \instance_BinToBCD2|Ones[1]~6_combout  = (\instance_BinToBCD2|Equal0~2_combout ) # (\instance_muxOperandOut|out[1]~17_combout  $ (\instance_BinToBCD2|LessThan4~0_combout ))

	.dataa(\instance_BinToBCD2|Equal0~2_combout ),
	.datab(\instance_muxOperandOut|out[1]~17_combout ),
	.datac(gnd),
	.datad(\instance_BinToBCD2|LessThan4~0_combout ),
	.cin(gnd),
	.combout(\instance_BinToBCD2|Ones[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \instance_BinToBCD2|Ones[1]~6 .lut_mask = 16'hBBEE;
defparam \instance_BinToBCD2|Ones[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y69_N18
cycloneive_lcell_comb \instance_BinToBCD2|Ones[2]~7 (
// Equation(s):
// \instance_BinToBCD2|Ones[2]~7_combout  = (\instance_BinToBCD2|Equal0~2_combout ) # (\instance_BinToBCD2|Ones~3_combout  $ (((\instance_BinToBCD2|LessThan4~0_combout ) # (\instance_muxOperandOut|out[1]~17_combout ))))

	.dataa(\instance_BinToBCD2|Ones~3_combout ),
	.datab(\instance_BinToBCD2|LessThan4~0_combout ),
	.datac(\instance_muxOperandOut|out[1]~17_combout ),
	.datad(\instance_BinToBCD2|Equal0~2_combout ),
	.cin(gnd),
	.combout(\instance_BinToBCD2|Ones[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \instance_BinToBCD2|Ones[2]~7 .lut_mask = 16'hFF56;
defparam \instance_BinToBCD2|Ones[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y69_N26
cycloneive_lcell_comb \instance7_display7|WideOr6~0 (
// Equation(s):
// \instance7_display7|WideOr6~0_combout  = (\instance_BinToBCD2|Ones[1]~6_combout  & (\instance_BinToBCD2|Ones[2]~7_combout  $ (((\instance_muxOperandOut|out[0]~15_combout  & !\instance_BinToBCD2|Ones[3]~8_combout ))))) # 
// (!\instance_BinToBCD2|Ones[1]~6_combout  & (((\instance_BinToBCD2|Ones[3]~8_combout ))))

	.dataa(\instance_muxOperandOut|out[0]~15_combout ),
	.datab(\instance_BinToBCD2|Ones[3]~8_combout ),
	.datac(\instance_BinToBCD2|Ones[1]~6_combout ),
	.datad(\instance_BinToBCD2|Ones[2]~7_combout ),
	.cin(gnd),
	.combout(\instance7_display7|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \instance7_display7|WideOr6~0 .lut_mask = 16'hDC2C;
defparam \instance7_display7|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y69_N2
cycloneive_lcell_comb \instance7_display7|WideOr5~0 (
// Equation(s):
// \instance7_display7|WideOr5~0_combout  = (\instance_BinToBCD2|Ones[2]~7_combout  & ((\instance_BinToBCD2|Ones[3]~8_combout ) # (\instance_BinToBCD2|Ones[1]~6_combout  $ (!\instance_muxOperandOut|out[0]~15_combout )))) # 
// (!\instance_BinToBCD2|Ones[2]~7_combout  & (!\instance_BinToBCD2|Ones[1]~6_combout  & ((\instance_BinToBCD2|Ones[3]~8_combout ))))

	.dataa(\instance_BinToBCD2|Ones[1]~6_combout ),
	.datab(\instance_BinToBCD2|Ones[2]~7_combout ),
	.datac(\instance_muxOperandOut|out[0]~15_combout ),
	.datad(\instance_BinToBCD2|Ones[3]~8_combout ),
	.cin(gnd),
	.combout(\instance7_display7|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \instance7_display7|WideOr5~0 .lut_mask = 16'hDD84;
defparam \instance7_display7|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y69_N12
cycloneive_lcell_comb \instance7_display7|WideOr4~0 (
// Equation(s):
// \instance7_display7|WideOr4~0_combout  = (\instance_BinToBCD2|Ones[2]~7_combout  & (((!\instance_BinToBCD2|Ones[3]~8_combout )))) # (!\instance_BinToBCD2|Ones[2]~7_combout  & ((\instance_BinToBCD2|Ones[1]~6_combout ) # 
// ((!\instance_BinToBCD2|Ones[3]~8_combout  & \instance_muxOperandOut|out[0]~15_combout ))))

	.dataa(\instance_BinToBCD2|Ones[1]~6_combout ),
	.datab(\instance_BinToBCD2|Ones[3]~8_combout ),
	.datac(\instance_muxOperandOut|out[0]~15_combout ),
	.datad(\instance_BinToBCD2|Ones[2]~7_combout ),
	.cin(gnd),
	.combout(\instance7_display7|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \instance7_display7|WideOr4~0 .lut_mask = 16'h33BA;
defparam \instance7_display7|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y69_N8
cycloneive_lcell_comb \instance7_display7|WideOr3~0 (
// Equation(s):
// \instance7_display7|WideOr3~0_combout  = (\instance_BinToBCD2|Ones[1]~6_combout  & (\instance_BinToBCD2|Ones[2]~7_combout  $ (((\instance_muxOperandOut|out[0]~15_combout  & !\instance_BinToBCD2|Ones[3]~8_combout ))))) # 
// (!\instance_BinToBCD2|Ones[1]~6_combout  & ((\instance_BinToBCD2|Ones[3]~8_combout ) # ((\instance_BinToBCD2|Ones[2]~7_combout  & \instance_muxOperandOut|out[0]~15_combout ))))

	.dataa(\instance_BinToBCD2|Ones[1]~6_combout ),
	.datab(\instance_BinToBCD2|Ones[2]~7_combout ),
	.datac(\instance_muxOperandOut|out[0]~15_combout ),
	.datad(\instance_BinToBCD2|Ones[3]~8_combout ),
	.cin(gnd),
	.combout(\instance7_display7|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \instance7_display7|WideOr3~0 .lut_mask = 16'hDD68;
defparam \instance7_display7|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y69_N16
cycloneive_lcell_comb \instance7_display7|WideOr2~0 (
// Equation(s):
// \instance7_display7|WideOr2~0_combout  = (\instance_muxOperandOut|out[0]~15_combout ) # ((\instance_BinToBCD2|Ones[1]~6_combout  & (\instance_BinToBCD2|Ones[2]~7_combout )) # (!\instance_BinToBCD2|Ones[1]~6_combout  & 
// ((\instance_BinToBCD2|Ones[3]~8_combout ))))

	.dataa(\instance_BinToBCD2|Ones[1]~6_combout ),
	.datab(\instance_BinToBCD2|Ones[2]~7_combout ),
	.datac(\instance_muxOperandOut|out[0]~15_combout ),
	.datad(\instance_BinToBCD2|Ones[3]~8_combout ),
	.cin(gnd),
	.combout(\instance7_display7|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \instance7_display7|WideOr2~0 .lut_mask = 16'hFDF8;
defparam \instance7_display7|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y69_N26
cycloneive_lcell_comb \instance7_display7|WideOr1~0 (
// Equation(s):
// \instance7_display7|WideOr1~0_combout  = (\instance_BinToBCD2|Ones[2]~7_combout  & (!\instance_BinToBCD2|Ones[3]~8_combout  & ((\instance_BinToBCD2|Ones[1]~6_combout ) # (!\instance_muxOperandOut|out[0]~15_combout )))) # 
// (!\instance_BinToBCD2|Ones[2]~7_combout  & (\instance_BinToBCD2|Ones[1]~6_combout  & ((\instance_BinToBCD2|Ones[3]~8_combout ) # (!\instance_muxOperandOut|out[0]~15_combout ))))

	.dataa(\instance_BinToBCD2|Ones[1]~6_combout ),
	.datab(\instance_BinToBCD2|Ones[2]~7_combout ),
	.datac(\instance_muxOperandOut|out[0]~15_combout ),
	.datad(\instance_BinToBCD2|Ones[3]~8_combout ),
	.cin(gnd),
	.combout(\instance7_display7|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \instance7_display7|WideOr1~0 .lut_mask = 16'h228E;
defparam \instance7_display7|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y69_N20
cycloneive_lcell_comb \instance7_display7|WideOr0~0 (
// Equation(s):
// \instance7_display7|WideOr0~0_combout  = (!\instance_BinToBCD2|Ones[3]~8_combout  & ((\instance_BinToBCD2|Ones[1]~6_combout  & ((!\instance_BinToBCD2|Ones[2]~7_combout ))) # (!\instance_BinToBCD2|Ones[1]~6_combout  & 
// (\instance_muxOperandOut|out[0]~15_combout  & \instance_BinToBCD2|Ones[2]~7_combout ))))

	.dataa(\instance_muxOperandOut|out[0]~15_combout ),
	.datab(\instance_BinToBCD2|Ones[3]~8_combout ),
	.datac(\instance_BinToBCD2|Ones[1]~6_combout ),
	.datad(\instance_BinToBCD2|Ones[2]~7_combout ),
	.cin(gnd),
	.combout(\instance7_display7|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \instance7_display7|WideOr0~0 .lut_mask = 16'h0230;
defparam \instance7_display7|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y69_N0
cycloneive_lcell_comb \instance_BinToBCD2|Ones~9 (
// Equation(s):
// \instance_BinToBCD2|Ones~9_combout  = \instance_BinToBCD2|Ones~2_combout  $ ((((\instance_BinToBCD2|Ones~1_combout  & !\instance_muxOperandOut|out[2]~19_combout )) # (!\instance_BinToBCD2|Ones~0_combout )))

	.dataa(\instance_BinToBCD2|Ones~1_combout ),
	.datab(\instance_BinToBCD2|Ones~0_combout ),
	.datac(\instance_BinToBCD2|Ones~2_combout ),
	.datad(\instance_muxOperandOut|out[2]~19_combout ),
	.cin(gnd),
	.combout(\instance_BinToBCD2|Ones~9_combout ),
	.cout());
// synopsys translate_off
defparam \instance_BinToBCD2|Ones~9 .lut_mask = 16'hC34B;
defparam \instance_BinToBCD2|Ones~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y70_N0
cycloneive_lcell_comb \instance_BinToBCD2|Tens[2]~3 (
// Equation(s):
// \instance_BinToBCD2|Tens[2]~3_combout  = (\instance_muxOperandOut|out[6]~27_combout  & (\instance_muxOperandOut|out[5]~25_combout  & ((\instance_muxOperandOut|out[3]~21_combout ) # (\instance_muxOperandOut|out[4]~23_combout )))) # 
// (!\instance_muxOperandOut|out[6]~27_combout  & (((!\instance_muxOperandOut|out[4]~23_combout  & !\instance_muxOperandOut|out[5]~25_combout ))))

	.dataa(\instance_muxOperandOut|out[6]~27_combout ),
	.datab(\instance_muxOperandOut|out[3]~21_combout ),
	.datac(\instance_muxOperandOut|out[4]~23_combout ),
	.datad(\instance_muxOperandOut|out[5]~25_combout ),
	.cin(gnd),
	.combout(\instance_BinToBCD2|Tens[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \instance_BinToBCD2|Tens[2]~3 .lut_mask = 16'hA805;
defparam \instance_BinToBCD2|Tens[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y70_N20
cycloneive_lcell_comb \instance_BinToBCD2|Ones~10 (
// Equation(s):
// \instance_BinToBCD2|Ones~10_combout  = (\instance_muxOperandOut|out[6]~27_combout  & (((!\instance_muxOperandOut|out[3]~21_combout  & !\instance_muxOperandOut|out[4]~23_combout )) # (!\instance_muxOperandOut|out[5]~25_combout ))) # 
// (!\instance_muxOperandOut|out[6]~27_combout  & ((\instance_muxOperandOut|out[4]~23_combout  & ((!\instance_muxOperandOut|out[5]~25_combout ) # (!\instance_muxOperandOut|out[3]~21_combout ))) # (!\instance_muxOperandOut|out[4]~23_combout  & 
// ((\instance_muxOperandOut|out[5]~25_combout )))))

	.dataa(\instance_muxOperandOut|out[6]~27_combout ),
	.datab(\instance_muxOperandOut|out[3]~21_combout ),
	.datac(\instance_muxOperandOut|out[4]~23_combout ),
	.datad(\instance_muxOperandOut|out[5]~25_combout ),
	.cin(gnd),
	.combout(\instance_BinToBCD2|Ones~10_combout ),
	.cout());
// synopsys translate_off
defparam \instance_BinToBCD2|Ones~10 .lut_mask = 16'h17FA;
defparam \instance_BinToBCD2|Ones~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y70_N6
cycloneive_lcell_comb \instance_BinToBCD2|Tens[2]~4 (
// Equation(s):
// \instance_BinToBCD2|Tens[2]~4_combout  = (\instance_BinToBCD2|Tens[2]~3_combout ) # ((\instance_BinToBCD2|Equal0~2_combout ) # ((!\instance_BinToBCD2|Ones~9_combout  & !\instance_BinToBCD2|Ones~10_combout )))

	.dataa(\instance_BinToBCD2|Ones~9_combout ),
	.datab(\instance_BinToBCD2|Tens[2]~3_combout ),
	.datac(\instance_BinToBCD2|Ones~10_combout ),
	.datad(\instance_BinToBCD2|Equal0~2_combout ),
	.cin(gnd),
	.combout(\instance_BinToBCD2|Tens[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \instance_BinToBCD2|Tens[2]~4 .lut_mask = 16'hFFCD;
defparam \instance_BinToBCD2|Tens[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y70_N14
cycloneive_lcell_comb \instance_BinToBCD2|Add0~0 (
// Equation(s):
// \instance_BinToBCD2|Add0~0_combout  = (\instance_InstructionMemory|InstrctionsMemory~1_combout  & ((\instance_InstructionMemory|InstrctionsMemory~2_combout  & ((\instance_ALU|Add0~18_combout ))) # (!\instance_InstructionMemory|InstrctionsMemory~2_combout  
// & (\instance_RegisterBank|registers~516_combout )))) # (!\instance_InstructionMemory|InstrctionsMemory~1_combout  & (\instance_RegisterBank|registers~516_combout  & (\instance_InstructionMemory|InstrctionsMemory~2_combout )))

	.dataa(\instance_RegisterBank|registers~516_combout ),
	.datab(\instance_InstructionMemory|InstrctionsMemory~1_combout ),
	.datac(\instance_InstructionMemory|InstrctionsMemory~2_combout ),
	.datad(\instance_ALU|Add0~18_combout ),
	.cin(gnd),
	.combout(\instance_BinToBCD2|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \instance_BinToBCD2|Add0~0 .lut_mask = 16'hE828;
defparam \instance_BinToBCD2|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y70_N28
cycloneive_lcell_comb \instance_BinToBCD2|Tens[1]~1 (
// Equation(s):
// \instance_BinToBCD2|Tens[1]~1_combout  = (!\instance_muxOperandOut|out[6]~27_combout  & ((\instance_muxOperandOut|out[4]~23_combout ) # (\instance_muxOperandOut|out[5]~25_combout )))

	.dataa(\instance_muxOperandOut|out[4]~23_combout ),
	.datab(\instance_muxOperandOut|out[5]~25_combout ),
	.datac(gnd),
	.datad(\instance_muxOperandOut|out[6]~27_combout ),
	.cin(gnd),
	.combout(\instance_BinToBCD2|Tens[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \instance_BinToBCD2|Tens[1]~1 .lut_mask = 16'h00EE;
defparam \instance_BinToBCD2|Tens[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y70_N24
cycloneive_lcell_comb \instance_BinToBCD2|Tens[3]~5 (
// Equation(s):
// \instance_BinToBCD2|Tens[3]~5_combout  = (\instance_BinToBCD2|Ones~9_combout  & (!\instance_BinToBCD2|Equal0~2_combout  & \instance_BinToBCD2|Tens[1]~1_combout ))

	.dataa(\instance_BinToBCD2|Ones~9_combout ),
	.datab(\instance_BinToBCD2|Equal0~2_combout ),
	.datac(gnd),
	.datad(\instance_BinToBCD2|Tens[1]~1_combout ),
	.cin(gnd),
	.combout(\instance_BinToBCD2|Tens[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \instance_BinToBCD2|Tens[3]~5 .lut_mask = 16'h2200;
defparam \instance_BinToBCD2|Tens[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y70_N26
cycloneive_lcell_comb \instance_BinToBCD2|Tens[3]~6 (
// Equation(s):
// \instance_BinToBCD2|Tens[3]~6_combout  = (\instance_BinToBCD2|Tens[3]~5_combout  & (\instance_BinToBCD2|Ones~10_combout  & ((\instance_BinToBCD2|Add0~0_combout ) # (\instance_muxOperandOut|out[5]~25_combout ))))

	.dataa(\instance_BinToBCD2|Add0~0_combout ),
	.datab(\instance_BinToBCD2|Tens[3]~5_combout ),
	.datac(\instance_BinToBCD2|Ones~10_combout ),
	.datad(\instance_muxOperandOut|out[5]~25_combout ),
	.cin(gnd),
	.combout(\instance_BinToBCD2|Tens[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \instance_BinToBCD2|Tens[3]~6 .lut_mask = 16'hC080;
defparam \instance_BinToBCD2|Tens[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y70_N14
cycloneive_lcell_comb \instance_BinToBCD2|Tens[1]~2 (
// Equation(s):
// \instance_BinToBCD2|Tens[1]~2_combout  = (!\instance_BinToBCD2|Equal0~2_combout  & ((\instance_BinToBCD2|Ones~9_combout  & (!\instance_BinToBCD2|Ones~10_combout  & \instance_BinToBCD2|Tens[1]~1_combout )) # (!\instance_BinToBCD2|Ones~9_combout  & 
// ((!\instance_BinToBCD2|Tens[1]~1_combout )))))

	.dataa(\instance_BinToBCD2|Ones~9_combout ),
	.datab(\instance_BinToBCD2|Equal0~2_combout ),
	.datac(\instance_BinToBCD2|Ones~10_combout ),
	.datad(\instance_BinToBCD2|Tens[1]~1_combout ),
	.cin(gnd),
	.combout(\instance_BinToBCD2|Tens[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \instance_BinToBCD2|Tens[1]~2 .lut_mask = 16'h0211;
defparam \instance_BinToBCD2|Tens[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y69_N4
cycloneive_lcell_comb \instance_BinToBCD2|LessThan4~1 (
// Equation(s):
// \instance_BinToBCD2|LessThan4~1_combout  = (\instance_BinToBCD2|LessThan2~0_combout  & ((\instance_BinToBCD2|Ones~1_combout ) # ((!\instance_muxOperandOut|out[2]~19_combout  & !\instance_muxOperandOut|out[1]~17_combout )))) # 
// (!\instance_BinToBCD2|LessThan2~0_combout  & ((\instance_muxOperandOut|out[2]~19_combout  & ((\instance_BinToBCD2|Ones~1_combout ) # (!\instance_muxOperandOut|out[1]~17_combout ))) # (!\instance_muxOperandOut|out[2]~19_combout  & 
// ((!\instance_BinToBCD2|Ones~1_combout )))))

	.dataa(\instance_BinToBCD2|LessThan2~0_combout ),
	.datab(\instance_muxOperandOut|out[2]~19_combout ),
	.datac(\instance_muxOperandOut|out[1]~17_combout ),
	.datad(\instance_BinToBCD2|Ones~1_combout ),
	.cin(gnd),
	.combout(\instance_BinToBCD2|LessThan4~1_combout ),
	.cout());
// synopsys translate_off
defparam \instance_BinToBCD2|LessThan4~1 .lut_mask = 16'hEE17;
defparam \instance_BinToBCD2|LessThan4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y69_N6
cycloneive_lcell_comb \instance_BinToBCD2|Tens[0]~0 (
// Equation(s):
// \instance_BinToBCD2|Tens[0]~0_combout  = (\instance_BinToBCD2|Equal0~2_combout  & (\instance_muxOperandOut|out[0]~15_combout )) # (!\instance_BinToBCD2|Equal0~2_combout  & ((\instance_BinToBCD2|Ones~5_combout  $ (!\instance_BinToBCD2|LessThan4~1_combout 
// ))))

	.dataa(\instance_muxOperandOut|out[0]~15_combout ),
	.datab(\instance_BinToBCD2|Ones~5_combout ),
	.datac(\instance_BinToBCD2|LessThan4~1_combout ),
	.datad(\instance_BinToBCD2|Equal0~2_combout ),
	.cin(gnd),
	.combout(\instance_BinToBCD2|Tens[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \instance_BinToBCD2|Tens[0]~0 .lut_mask = 16'hAAC3;
defparam \instance_BinToBCD2|Tens[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y50_N0
cycloneive_lcell_comb \instance6_display7|WideOr6~0 (
// Equation(s):
// \instance6_display7|WideOr6~0_combout  = (\instance_BinToBCD2|Tens[1]~2_combout  & (((\instance_BinToBCD2|Tens[3]~6_combout )))) # (!\instance_BinToBCD2|Tens[1]~2_combout  & (\instance_BinToBCD2|Tens[2]~4_combout  $ 
// (((!\instance_BinToBCD2|Tens[3]~6_combout  & \instance_BinToBCD2|Tens[0]~0_combout )))))

	.dataa(\instance_BinToBCD2|Tens[2]~4_combout ),
	.datab(\instance_BinToBCD2|Tens[3]~6_combout ),
	.datac(\instance_BinToBCD2|Tens[1]~2_combout ),
	.datad(\instance_BinToBCD2|Tens[0]~0_combout ),
	.cin(gnd),
	.combout(\instance6_display7|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \instance6_display7|WideOr6~0 .lut_mask = 16'hC9CA;
defparam \instance6_display7|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y50_N10
cycloneive_lcell_comb \instance6_display7|WideOr5~0 (
// Equation(s):
// \instance6_display7|WideOr5~0_combout  = (\instance_BinToBCD2|Tens[2]~4_combout  & ((\instance_BinToBCD2|Tens[3]~6_combout ) # (\instance_BinToBCD2|Tens[1]~2_combout  $ (\instance_BinToBCD2|Tens[0]~0_combout )))) # (!\instance_BinToBCD2|Tens[2]~4_combout  
// & (\instance_BinToBCD2|Tens[3]~6_combout  & (\instance_BinToBCD2|Tens[1]~2_combout )))

	.dataa(\instance_BinToBCD2|Tens[2]~4_combout ),
	.datab(\instance_BinToBCD2|Tens[3]~6_combout ),
	.datac(\instance_BinToBCD2|Tens[1]~2_combout ),
	.datad(\instance_BinToBCD2|Tens[0]~0_combout ),
	.cin(gnd),
	.combout(\instance6_display7|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \instance6_display7|WideOr5~0 .lut_mask = 16'hCAE8;
defparam \instance6_display7|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y50_N24
cycloneive_lcell_comb \instance6_display7|WideOr4~0 (
// Equation(s):
// \instance6_display7|WideOr4~0_combout  = (\instance_BinToBCD2|Tens[2]~4_combout  & (\instance_BinToBCD2|Tens[3]~6_combout )) # (!\instance_BinToBCD2|Tens[2]~4_combout  & (\instance_BinToBCD2|Tens[1]~2_combout  & ((\instance_BinToBCD2|Tens[3]~6_combout ) # 
// (!\instance_BinToBCD2|Tens[0]~0_combout ))))

	.dataa(\instance_BinToBCD2|Tens[2]~4_combout ),
	.datab(\instance_BinToBCD2|Tens[3]~6_combout ),
	.datac(\instance_BinToBCD2|Tens[1]~2_combout ),
	.datad(\instance_BinToBCD2|Tens[0]~0_combout ),
	.cin(gnd),
	.combout(\instance6_display7|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \instance6_display7|WideOr4~0 .lut_mask = 16'hC8D8;
defparam \instance6_display7|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y50_N14
cycloneive_lcell_comb \instance6_display7|WideOr3~0 (
// Equation(s):
// \instance6_display7|WideOr3~0_combout  = (\instance_BinToBCD2|Tens[1]~2_combout  & ((\instance_BinToBCD2|Tens[3]~6_combout ) # ((\instance_BinToBCD2|Tens[2]~4_combout  & \instance_BinToBCD2|Tens[0]~0_combout )))) # (!\instance_BinToBCD2|Tens[1]~2_combout  
// & (\instance_BinToBCD2|Tens[2]~4_combout  $ (((!\instance_BinToBCD2|Tens[3]~6_combout  & \instance_BinToBCD2|Tens[0]~0_combout )))))

	.dataa(\instance_BinToBCD2|Tens[2]~4_combout ),
	.datab(\instance_BinToBCD2|Tens[3]~6_combout ),
	.datac(\instance_BinToBCD2|Tens[1]~2_combout ),
	.datad(\instance_BinToBCD2|Tens[0]~0_combout ),
	.cin(gnd),
	.combout(\instance6_display7|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \instance6_display7|WideOr3~0 .lut_mask = 16'hE9CA;
defparam \instance6_display7|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y50_N12
cycloneive_lcell_comb \instance6_display7|WideOr2~0 (
// Equation(s):
// \instance6_display7|WideOr2~0_combout  = (\instance_BinToBCD2|Tens[0]~0_combout ) # ((\instance_BinToBCD2|Tens[1]~2_combout  & ((\instance_BinToBCD2|Tens[3]~6_combout ))) # (!\instance_BinToBCD2|Tens[1]~2_combout  & (\instance_BinToBCD2|Tens[2]~4_combout 
// )))

	.dataa(\instance_BinToBCD2|Tens[2]~4_combout ),
	.datab(\instance_BinToBCD2|Tens[3]~6_combout ),
	.datac(\instance_BinToBCD2|Tens[1]~2_combout ),
	.datad(\instance_BinToBCD2|Tens[0]~0_combout ),
	.cin(gnd),
	.combout(\instance6_display7|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \instance6_display7|WideOr2~0 .lut_mask = 16'hFFCA;
defparam \instance6_display7|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y50_N26
cycloneive_lcell_comb \instance6_display7|WideOr1~0 (
// Equation(s):
// \instance6_display7|WideOr1~0_combout  = (\instance_BinToBCD2|Tens[2]~4_combout  & ((\instance_BinToBCD2|Tens[3]~6_combout ) # ((\instance_BinToBCD2|Tens[1]~2_combout  & \instance_BinToBCD2|Tens[0]~0_combout )))) # (!\instance_BinToBCD2|Tens[2]~4_combout  
// & ((\instance_BinToBCD2|Tens[1]~2_combout ) # ((!\instance_BinToBCD2|Tens[3]~6_combout  & \instance_BinToBCD2|Tens[0]~0_combout ))))

	.dataa(\instance_BinToBCD2|Tens[2]~4_combout ),
	.datab(\instance_BinToBCD2|Tens[3]~6_combout ),
	.datac(\instance_BinToBCD2|Tens[1]~2_combout ),
	.datad(\instance_BinToBCD2|Tens[0]~0_combout ),
	.cin(gnd),
	.combout(\instance6_display7|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \instance6_display7|WideOr1~0 .lut_mask = 16'hF9D8;
defparam \instance6_display7|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y50_N4
cycloneive_lcell_comb \instance6_display7|WideOr0~0 (
// Equation(s):
// \instance6_display7|WideOr0~0_combout  = (\instance_BinToBCD2|Tens[3]~6_combout ) # ((\instance_BinToBCD2|Tens[2]~4_combout  & ((!\instance_BinToBCD2|Tens[0]~0_combout ) # (!\instance_BinToBCD2|Tens[1]~2_combout ))) # 
// (!\instance_BinToBCD2|Tens[2]~4_combout  & (\instance_BinToBCD2|Tens[1]~2_combout )))

	.dataa(\instance_BinToBCD2|Tens[2]~4_combout ),
	.datab(\instance_BinToBCD2|Tens[3]~6_combout ),
	.datac(\instance_BinToBCD2|Tens[1]~2_combout ),
	.datad(\instance_BinToBCD2|Tens[0]~0_combout ),
	.cin(gnd),
	.combout(\instance6_display7|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \instance6_display7|WideOr0~0 .lut_mask = 16'hDEFE;
defparam \instance6_display7|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

assign outALU[0] = \outALU[0]~output_o ;

assign outALU[1] = \outALU[1]~output_o ;

assign outALU[2] = \outALU[2]~output_o ;

assign outALU[3] = \outALU[3]~output_o ;

assign outALU[4] = \outALU[4]~output_o ;

assign outALU[5] = \outALU[5]~output_o ;

assign outALU[6] = \outALU[6]~output_o ;

assign outALU[7] = \outALU[7]~output_o ;

assign outALU[8] = \outALU[8]~output_o ;

assign outALU[9] = \outALU[9]~output_o ;

assign outALU[10] = \outALU[10]~output_o ;

assign outALU[11] = \outALU[11]~output_o ;

assign outALU[12] = \outALU[12]~output_o ;

assign outALU[13] = \outALU[13]~output_o ;

assign outALU[14] = \outALU[14]~output_o ;

assign outALU[15] = \outALU[15]~output_o ;

assign outALU[16] = \outALU[16]~output_o ;

assign outALU[17] = \outALU[17]~output_o ;

assign outALU[18] = \outALU[18]~output_o ;

assign outALU[19] = \outALU[19]~output_o ;

assign outALU[20] = \outALU[20]~output_o ;

assign outALU[21] = \outALU[21]~output_o ;

assign outALU[22] = \outALU[22]~output_o ;

assign outALU[23] = \outALU[23]~output_o ;

assign outALU[24] = \outALU[24]~output_o ;

assign outALU[25] = \outALU[25]~output_o ;

assign outALU[26] = \outALU[26]~output_o ;

assign outALU[27] = \outALU[27]~output_o ;

assign outALU[28] = \outALU[28]~output_o ;

assign outALU[29] = \outALU[29]~output_o ;

assign outALU[30] = \outALU[30]~output_o ;

assign outALU[31] = \outALU[31]~output_o ;

assign outmuxPC[0] = \outmuxPC[0]~output_o ;

assign outmuxPC[1] = \outmuxPC[1]~output_o ;

assign outmuxPC[2] = \outmuxPC[2]~output_o ;

assign outmuxPC[3] = \outmuxPC[3]~output_o ;

assign outDisplayUnidade[0] = \outDisplayUnidade[0]~output_o ;

assign outDisplayUnidade[1] = \outDisplayUnidade[1]~output_o ;

assign outDisplayUnidade[2] = \outDisplayUnidade[2]~output_o ;

assign outDisplayUnidade[3] = \outDisplayUnidade[3]~output_o ;

assign outDisplayUnidade[4] = \outDisplayUnidade[4]~output_o ;

assign outDisplayUnidade[5] = \outDisplayUnidade[5]~output_o ;

assign outDisplayUnidade[6] = \outDisplayUnidade[6]~output_o ;

assign outDisplayDezena[0] = \outDisplayDezena[0]~output_o ;

assign outDisplayDezena[1] = \outDisplayDezena[1]~output_o ;

assign outDisplayDezena[2] = \outDisplayDezena[2]~output_o ;

assign outDisplayDezena[3] = \outDisplayDezena[3]~output_o ;

assign outDisplayDezena[4] = \outDisplayDezena[4]~output_o ;

assign outDisplayDezena[5] = \outDisplayDezena[5]~output_o ;

assign outDisplayDezena[6] = \outDisplayDezena[6]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
