{"Sriram Vajapeyam": [0, ["Improving Superscalar Instruction Dispatch and Issue by Exploiting Dynamic Code Sequences", ["Sriram Vajapeyam", "Tulika Mitra"], "https://doi.org/10.1145/264107.264119", "isca", 1997]], "Tulika Mitra": [0, ["Improving Superscalar Instruction Dispatch and Issue by Exploiting Dynamic Code Sequences", ["Sriram Vajapeyam", "Tulika Mitra"], "https://doi.org/10.1145/264107.264119", "isca", 1997]], "Ravi Nair": [0, ["Exploiting Instruction Level Parallelism in Processors by Caching Scheduled Groups", ["Ravi Nair", "Martin E. Hopkins"], "https://doi.org/10.1145/264107.264125", "isca", 1997]], "Martin E. Hopkins": [0, ["Exploiting Instruction Level Parallelism in Processors by Caching Scheduled Groups", ["Ravi Nair", "Martin E. Hopkins"], "https://doi.org/10.1145/264107.264125", "isca", 1997]], "Kemal Ebcioglu": [0, ["DAISY: Dynamic Compilation for 100% Architectural Compatibility", ["Kemal Ebcioglu", "Erik R. Altman"], "https://doi.org/10.1145/264107.264126", "isca", 1997]], "Erik R. Altman": [0, ["DAISY: Dynamic Compilation for 100% Architectural Compatibility", ["Kemal Ebcioglu", "Erik R. Altman"], "https://doi.org/10.1145/264107.264126", "isca", 1997]], "Timothy Mark Pinkston": [0, ["On Deadlocks in Interconnection Networks", ["Timothy Mark Pinkston", "Sugath Warnakulasuriya"], "https://doi.org/10.1145/264107.264127", "isca", 1997]], "Sugath Warnakulasuriya": [0, ["On Deadlocks in Interconnection Networks", ["Timothy Mark Pinkston", "Sugath Warnakulasuriya"], "https://doi.org/10.1145/264107.264127", "isca", 1997]], "Craig B. Stunkel": [0, ["Implementing Multidestination Worms in Switch-Based Parallel Systems: Architectural Alternatives and their Impact", ["Craig B. Stunkel", "Rajeev Sivaram", "Dhabaleswar K. Panda"], "https://doi.org/10.1145/264107.264129", "isca", 1997]], "Rajeev Sivaram": [0, ["Implementing Multidestination Worms in Switch-Based Parallel Systems: Architectural Alternatives and their Impact", ["Craig B. Stunkel", "Rajeev Sivaram", "Dhabaleswar K. Panda"], "https://doi.org/10.1145/264107.264129", "isca", 1997]], "Dhabaleswar K. Panda": [0, ["Implementing Multidestination Worms in Switch-Based Parallel Systems: Architectural Alternatives and their Impact", ["Craig B. Stunkel", "Rajeev Sivaram", "Dhabaleswar K. Panda"], "https://doi.org/10.1145/264107.264129", "isca", 1997]], "Guillermo A. Alvarez": [0, ["Tolerating Multiple Failures in RAID Architectures with Optimal Storage and Uniform Declustering", ["Guillermo A. Alvarez", "Walter A. Burkhard", "Flaviu Cristian"], "https://doi.org/10.1145/264107.264132", "isca", 1997]], "Walter A. Burkhard": [0, ["Tolerating Multiple Failures in RAID Architectures with Optimal Storage and Uniform Declustering", ["Guillermo A. Alvarez", "Walter A. Burkhard", "Flaviu Cristian"], "https://doi.org/10.1145/264107.264132", "isca", 1997]], "Flaviu Cristian": [0, ["Tolerating Multiple Failures in RAID Architectures with Optimal Storage and Uniform Declustering", ["Guillermo A. Alvarez", "Walter A. Burkhard", "Flaviu Cristian"], "https://doi.org/10.1145/264107.264132", "isca", 1997]], "Dan Teodosiu": [0, ["Hardware Fault Containment in Scalable Shared-Memory Multiprocessors", ["Dan Teodosiu", "Joel Baxter", "Kinshuk Govil", "John Chapin", "Mendel Rosenblum", "Mark Horowitz"], "https://doi.org/10.1145/264107.264141", "isca", 1997]], "Joel Baxter": [0, ["Hardware Fault Containment in Scalable Shared-Memory Multiprocessors", ["Dan Teodosiu", "Joel Baxter", "Kinshuk Govil", "John Chapin", "Mendel Rosenblum", "Mark Horowitz"], "https://doi.org/10.1145/264107.264141", "isca", 1997]], "Kinshuk Govil": [0, ["Hardware Fault Containment in Scalable Shared-Memory Multiprocessors", ["Dan Teodosiu", "Joel Baxter", "Kinshuk Govil", "John Chapin", "Mendel Rosenblum", "Mark Horowitz"], "https://doi.org/10.1145/264107.264141", "isca", 1997]], "John Chapin": [0, ["Hardware Fault Containment in Scalable Shared-Memory Multiprocessors", ["Dan Teodosiu", "Joel Baxter", "Kinshuk Govil", "John Chapin", "Mendel Rosenblum", "Mark Horowitz"], "https://doi.org/10.1145/264107.264141", "isca", 1997]], "Mendel Rosenblum": [0, ["Hardware Fault Containment in Scalable Shared-Memory Multiprocessors", ["Dan Teodosiu", "Joel Baxter", "Kinshuk Govil", "John Chapin", "Mendel Rosenblum", "Mark Horowitz"], "https://doi.org/10.1145/264107.264141", "isca", 1997]], "Mark Horowitz": [0, ["Hardware Fault Containment in Scalable Shared-Memory Multiprocessors", ["Dan Teodosiu", "Joel Baxter", "Kinshuk Govil", "John Chapin", "Mendel Rosenblum", "Mark Horowitz"], "https://doi.org/10.1145/264107.264141", "isca", 1997]], "Richard P. Martin": [0, ["Effects of Communication Latency, Overhead, and Bandwidth in a Cluster Architecture", ["Richard P. Martin", "Amin Vahdat", "David E. Culler", "Thomas E. Anderson"], "https://doi.org/10.1145/264107.264146", "isca", 1997]], "Amin Vahdat": [0, ["Effects of Communication Latency, Overhead, and Bandwidth in a Cluster Architecture", ["Richard P. Martin", "Amin Vahdat", "David E. Culler", "Thomas E. Anderson"], "https://doi.org/10.1145/264107.264146", "isca", 1997]], "David E. Culler": [0, ["Effects of Communication Latency, Overhead, and Bandwidth in a Cluster Architecture", ["Richard P. Martin", "Amin Vahdat", "David E. Culler", "Thomas E. Anderson"], "https://doi.org/10.1145/264107.264146", "isca", 1997]], "Thomas E. Anderson": [0, ["Effects of Communication Latency, Overhead, and Bandwidth in a Cluster Architecture", ["Richard P. Martin", "Amin Vahdat", "David E. Culler", "Thomas E. Anderson"], "https://doi.org/10.1145/264107.264146", "isca", 1997], ["The Energy Efficiency of IRAM Architectures", ["Richard Fromm", "Stylianos Perissakis", "Neal Cardwell", "Christoforos E. Kozyrakis", "Bruce McGaughy", "David A. Patterson", "Thomas E. Anderson", "Katherine A. Yelick"], "https://doi.org/10.1145/264107.264214", "isca", 1997]], "Wolf-Dietrich Weber": [0, ["The Mercury Interconnect Architecture: A Cost-effective Infrastructure for High-performance Servers", ["Wolf-Dietrich Weber", "Stephen Gold", "Pat Helland", "Takeshi Shimizu", "Thomas Wicki", "Winfried W. Wilcke"], "https://doi.org/10.1145/264107.264149", "isca", 1997]], "Stephen Gold": [0, ["The Mercury Interconnect Architecture: A Cost-effective Infrastructure for High-performance Servers", ["Wolf-Dietrich Weber", "Stephen Gold", "Pat Helland", "Takeshi Shimizu", "Thomas Wicki", "Winfried W. Wilcke"], "https://doi.org/10.1145/264107.264149", "isca", 1997]], "Pat Helland": [0, ["The Mercury Interconnect Architecture: A Cost-effective Infrastructure for High-performance Servers", ["Wolf-Dietrich Weber", "Stephen Gold", "Pat Helland", "Takeshi Shimizu", "Thomas Wicki", "Winfried W. Wilcke"], "https://doi.org/10.1145/264107.264149", "isca", 1997]], "Takeshi Shimizu": [0, ["The Mercury Interconnect Architecture: A Cost-effective Infrastructure for High-performance Servers", ["Wolf-Dietrich Weber", "Stephen Gold", "Pat Helland", "Takeshi Shimizu", "Thomas Wicki", "Winfried W. Wilcke"], "https://doi.org/10.1145/264107.264149", "isca", 1997]], "Thomas Wicki": [0, ["The Mercury Interconnect Architecture: A Cost-effective Infrastructure for High-performance Servers", ["Wolf-Dietrich Weber", "Stephen Gold", "Pat Helland", "Takeshi Shimizu", "Thomas Wicki", "Winfried W. Wilcke"], "https://doi.org/10.1145/264107.264149", "isca", 1997]], "Winfried W. Wilcke": [0, ["The Mercury Interconnect Architecture: A Cost-effective Infrastructure for High-performance Servers", ["Wolf-Dietrich Weber", "Stephen Gold", "Pat Helland", "Takeshi Shimizu", "Thomas Wicki", "Winfried W. Wilcke"], "https://doi.org/10.1145/264107.264149", "isca", 1997]], "Ziyad S. Hakura": [0, ["The Design and Analysis of a Cache Architecture for Texture Mapping", ["Ziyad S. Hakura", "Anoop Gupta"], "https://doi.org/10.1145/264107.264152", "isca", 1997]], "Anoop Gupta": [0, ["The Design and Analysis of a Cache Architecture for Texture Mapping", ["Ziyad S. Hakura", "Anoop Gupta"], "https://doi.org/10.1145/264107.264152", "isca", 1997]], "Kenneth M. Wilson": [0, ["Designing High Bandwidth On-Chip Caches", ["Kenneth M. Wilson", "Kunle Olukotun"], "https://doi.org/10.1145/264107.264153", "isca", 1997]], "Kunle Olukotun": [0, ["Designing High Bandwidth On-Chip Caches", ["Kenneth M. Wilson", "Kunle Olukotun"], "https://doi.org/10.1145/264107.264153", "isca", 1997]], "Keith I. Farkas": [0, ["Memory-System Design Considerations for Dynamically-Scheduled Processors", ["Keith I. Farkas", "Paul Chow", "Norman P. Jouppi", "Zvonko G. Vranesic"], "https://doi.org/10.1145/264107.264156", "isca", 1997]], "Paul Chow": [0, ["Memory-System Design Considerations for Dynamically-Scheduled Processors", ["Keith I. Farkas", "Paul Chow", "Norman P. Jouppi", "Zvonko G. Vranesic"], "https://doi.org/10.1145/264107.264156", "isca", 1997]], "Norman P. Jouppi": [0, ["Memory-System Design Considerations for Dynamically-Scheduled Processors", ["Keith I. Farkas", "Paul Chow", "Norman P. Jouppi", "Zvonko G. Vranesic"], "https://doi.org/10.1145/264107.264156", "isca", 1997], ["Complexity-Effective Superscalar Processors", ["Subbarao Palacharla", "Norman P. Jouppi", "James E. Smith"], "https://doi.org/10.1145/264107.264201", "isca", 1997]], "Zvonko G. Vranesic": [0, ["Memory-System Design Considerations for Dynamically-Scheduled Processors", ["Keith I. Farkas", "Paul Chow", "Norman P. Jouppi", "Zvonko G. Vranesic"], "https://doi.org/10.1145/264107.264156", "isca", 1997]], "Parthasarathy Ranganathan": [0, ["The Interaction of Software Prefetching with ILP Processors in Shared-Memory Systems", ["Parthasarathy Ranganathan", "Vijay S. Pai", "Hazim Abdel-Shafi", "Sarita V. Adve"], "https://doi.org/10.1145/264107.264158", "isca", 1997]], "Vijay S. Pai": [1.395970139483893e-08, ["The Interaction of Software Prefetching with ILP Processors in Shared-Memory Systems", ["Parthasarathy Ranganathan", "Vijay S. Pai", "Hazim Abdel-Shafi", "Sarita V. Adve"], "https://doi.org/10.1145/264107.264158", "isca", 1997]], "Hazim Abdel-Shafi": [0, ["The Interaction of Software Prefetching with ILP Processors in Shared-Memory Systems", ["Parthasarathy Ranganathan", "Vijay S. Pai", "Hazim Abdel-Shafi", "Sarita V. Adve"], "https://doi.org/10.1145/264107.264158", "isca", 1997]], "Sarita V. Adve": [0, ["The Interaction of Software Prefetching with ILP Processors in Shared-Memory Systems", ["Parthasarathy Ranganathan", "Vijay S. Pai", "Hazim Abdel-Shafi", "Sarita V. Adve"], "https://doi.org/10.1145/264107.264158", "isca", 1997]], "Leonidas I. Kontothanassis": [0, ["VM-Based Shared Memory on Low-Latency, Remote-Memory-Access Networks", ["Leonidas I. Kontothanassis", "Galen C. Hunt", "Robert Stets", "Nikos Hardavellas", "Michal Cierniak", "Srinivasan Parthasarathy", "Wagner Meira Jr.", "Sandhya Dwarkadas", "Michael L. Scott"], "https://doi.org/10.1145/264107.264163", "isca", 1997]], "Galen C. Hunt": [0, ["VM-Based Shared Memory on Low-Latency, Remote-Memory-Access Networks", ["Leonidas I. Kontothanassis", "Galen C. Hunt", "Robert Stets", "Nikos Hardavellas", "Michal Cierniak", "Srinivasan Parthasarathy", "Wagner Meira Jr.", "Sandhya Dwarkadas", "Michael L. Scott"], "https://doi.org/10.1145/264107.264163", "isca", 1997]], "Robert Stets": [0, ["VM-Based Shared Memory on Low-Latency, Remote-Memory-Access Networks", ["Leonidas I. Kontothanassis", "Galen C. Hunt", "Robert Stets", "Nikos Hardavellas", "Michal Cierniak", "Srinivasan Parthasarathy", "Wagner Meira Jr.", "Sandhya Dwarkadas", "Michael L. Scott"], "https://doi.org/10.1145/264107.264163", "isca", 1997]], "Nikos Hardavellas": [0, ["VM-Based Shared Memory on Low-Latency, Remote-Memory-Access Networks", ["Leonidas I. Kontothanassis", "Galen C. Hunt", "Robert Stets", "Nikos Hardavellas", "Michal Cierniak", "Srinivasan Parthasarathy", "Wagner Meira Jr.", "Sandhya Dwarkadas", "Michael L. Scott"], "https://doi.org/10.1145/264107.264163", "isca", 1997]], "Michal Cierniak": [0, ["VM-Based Shared Memory on Low-Latency, Remote-Memory-Access Networks", ["Leonidas I. Kontothanassis", "Galen C. Hunt", "Robert Stets", "Nikos Hardavellas", "Michal Cierniak", "Srinivasan Parthasarathy", "Wagner Meira Jr.", "Sandhya Dwarkadas", "Michael L. Scott"], "https://doi.org/10.1145/264107.264163", "isca", 1997]], "Srinivasan Parthasarathy": [0, ["VM-Based Shared Memory on Low-Latency, Remote-Memory-Access Networks", ["Leonidas I. Kontothanassis", "Galen C. Hunt", "Robert Stets", "Nikos Hardavellas", "Michal Cierniak", "Srinivasan Parthasarathy", "Wagner Meira Jr.", "Sandhya Dwarkadas", "Michael L. Scott"], "https://doi.org/10.1145/264107.264163", "isca", 1997]], "Wagner Meira Jr.": [0, ["VM-Based Shared Memory on Low-Latency, Remote-Memory-Access Networks", ["Leonidas I. Kontothanassis", "Galen C. Hunt", "Robert Stets", "Nikos Hardavellas", "Michal Cierniak", "Srinivasan Parthasarathy", "Wagner Meira Jr.", "Sandhya Dwarkadas", "Michael L. Scott"], "https://doi.org/10.1145/264107.264163", "isca", 1997]], "Sandhya Dwarkadas": [0, ["VM-Based Shared Memory on Low-Latency, Remote-Memory-Access Networks", ["Leonidas I. Kontothanassis", "Galen C. Hunt", "Robert Stets", "Nikos Hardavellas", "Michal Cierniak", "Srinivasan Parthasarathy", "Wagner Meira Jr.", "Sandhya Dwarkadas", "Michael L. Scott"], "https://doi.org/10.1145/264107.264163", "isca", 1997]], "Michael L. Scott": [0, ["VM-Based Shared Memory on Low-Latency, Remote-Memory-Access Networks", ["Leonidas I. Kontothanassis", "Galen C. Hunt", "Robert Stets", "Nikos Hardavellas", "Michal Cierniak", "Srinivasan Parthasarathy", "Wagner Meira Jr.", "Sandhya Dwarkadas", "Michael L. Scott"], "https://doi.org/10.1145/264107.264163", "isca", 1997], ["Coherence Controller Architectures for SMP-Based CC-NUMA Multiprocessors", ["Maged M. Michael", "Ashwini K. Nanda", "Beng-Hong Lim", "Michael L. Scott"], "https://doi.org/10.1145/264107.264203", "isca", 1997]], "Alain Kagi": [0, ["Efficient Synchronization: Let Them Eat QOLB", ["Alain Kagi", "Doug Burger", "James R. Goodman"], "https://doi.org/10.1145/264107.264166", "isca", 1997]], "Doug Burger": [0, ["Efficient Synchronization: Let Them Eat QOLB", ["Alain Kagi", "Doug Burger", "James R. Goodman"], "https://doi.org/10.1145/264107.264166", "isca", 1997], ["DataScalar Architectures", ["Doug Burger", "Stefanos Kaxiras", "James R. Goodman"], "https://doi.org/10.1145/264107.264215", "isca", 1997]], "James R. Goodman": [0, ["Efficient Synchronization: Let Them Eat QOLB", ["Alain Kagi", "Doug Burger", "James R. Goodman"], "https://doi.org/10.1145/264107.264166", "isca", 1997], ["DataScalar Architectures", ["Doug Burger", "Stefanos Kaxiras", "James R. Goodman"], "https://doi.org/10.1145/264107.264215", "isca", 1997]], "Andreas Moshovos": [0, ["Dynamic Speculation and Synchronization of Data Dependences", ["Andreas Moshovos", "Scott E. Breach", "T. N. Vijaykumar", "Gurindar S. Sohi"], "https://doi.org/10.1145/264107.264189", "isca", 1997]], "Scott E. Breach": [0, ["Dynamic Speculation and Synchronization of Data Dependences", ["Andreas Moshovos", "Scott E. Breach", "T. N. Vijaykumar", "Gurindar S. Sohi"], "https://doi.org/10.1145/264107.264189", "isca", 1997]], "T. N. Vijaykumar": [0, ["Dynamic Speculation and Synchronization of Data Dependences", ["Andreas Moshovos", "Scott E. Breach", "T. N. Vijaykumar", "Gurindar S. Sohi"], "https://doi.org/10.1145/264107.264189", "isca", 1997]], "Gurindar S. Sohi": [0, ["Dynamic Speculation and Synchronization of Data Dependences", ["Andreas Moshovos", "Scott E. Breach", "T. N. Vijaykumar", "Gurindar S. Sohi"], "https://doi.org/10.1145/264107.264189", "isca", 1997], ["Dynamic Instruction Reuse", ["Avinash Sodani", "Gurindar S. Sohi"], "https://doi.org/10.1145/264107.264200", "isca", 1997]], "Avinash Sodani": [0, ["Dynamic Instruction Reuse", ["Avinash Sodani", "Gurindar S. Sohi"], "https://doi.org/10.1145/264107.264200", "isca", 1997]], "Subbarao Palacharla": [0, ["Complexity-Effective Superscalar Processors", ["Subbarao Palacharla", "Norman P. Jouppi", "James E. Smith"], "https://doi.org/10.1145/264107.264201", "isca", 1997]], "James E. Smith": [0, ["Complexity-Effective Superscalar Processors", ["Subbarao Palacharla", "Norman P. Jouppi", "James E. Smith"], "https://doi.org/10.1145/264107.264201", "isca", 1997]], "Maged M. Michael": [0, ["Coherence Controller Architectures for SMP-Based CC-NUMA Multiprocessors", ["Maged M. Michael", "Ashwini K. Nanda", "Beng-Hong Lim", "Michael L. Scott"], "https://doi.org/10.1145/264107.264203", "isca", 1997]], "Ashwini K. Nanda": [0, ["Coherence Controller Architectures for SMP-Based CC-NUMA Multiprocessors", ["Maged M. Michael", "Ashwini K. Nanda", "Beng-Hong Lim", "Michael L. Scott"], "https://doi.org/10.1145/264107.264203", "isca", 1997]], "Beng-Hong Lim": [0.010547901503741741, ["Coherence Controller Architectures for SMP-Based CC-NUMA Multiprocessors", ["Maged M. Michael", "Ashwini K. Nanda", "Beng-Hong Lim", "Michael L. Scott"], "https://doi.org/10.1145/264107.264203", "isca", 1997]], "Babak Falsafi": [0, ["Reactive NUMA: A Design for Unifying S-COMA and CC-NUMA", ["Babak Falsafi", "David A. Wood"], "https://doi.org/10.1145/264107.264205", "isca", 1997]], "David A. Wood": [0, ["Reactive NUMA: A Design for Unifying S-COMA and CC-NUMA", ["Babak Falsafi", "David A. Wood"], "https://doi.org/10.1145/264107.264205", "isca", 1997]], "James Laudon": [0, ["The SGI Origin: A ccNUMA Highly Scalable Server", ["James Laudon", "Daniel Lenoski"], "https://doi.org/10.1145/264107.264206", "isca", 1997]], "Daniel Lenoski": [0, ["The SGI Origin: A ccNUMA Highly Scalable Server", ["James Laudon", "Daniel Lenoski"], "https://doi.org/10.1145/264107.264206", "isca", 1997]], "Doug Joseph": [0, ["Prefetching Using Markov Predictors", ["Doug Joseph", "Dirk Grunwald"], "https://doi.org/10.1145/264107.264207", "isca", 1997]], "Dirk Grunwald": [0, ["Prefetching Using Markov Predictors", ["Doug Joseph", "Dirk Grunwald"], "https://doi.org/10.1145/264107.264207", "isca", 1997]], "Vatsa Santhanam": [0, ["Data Prefetching on the HP PA-8000", ["Vatsa Santhanam", "Edward H. Gornish", "Wei-Chung Hsu"], "https://doi.org/10.1145/264107.264208", "isca", 1997]], "Edward H. Gornish": [0, ["Data Prefetching on the HP PA-8000", ["Vatsa Santhanam", "Edward H. Gornish", "Wei-Chung Hsu"], "https://doi.org/10.1145/264107.264208", "isca", 1997]], "Wei-Chung Hsu": [0, ["Data Prefetching on the HP PA-8000", ["Vatsa Santhanam", "Edward H. Gornish", "Wei-Chung Hsu"], "https://doi.org/10.1145/264107.264208", "isca", 1997]], "Po-Yung Chang": [0.17367224022746086, ["Target Prediction for Indirect Jumps", ["Po-Yung Chang", "Eric Hao", "Yale N. Patt"], "https://doi.org/10.1145/264107.264209", "isca", 1997]], "Eric Hao": [0, ["Target Prediction for Indirect Jumps", ["Po-Yung Chang", "Eric Hao", "Yale N. Patt"], "https://doi.org/10.1145/264107.264209", "isca", 1997]], "Yale N. Patt": [0, ["Target Prediction for Indirect Jumps", ["Po-Yung Chang", "Eric Hao", "Yale N. Patt"], "https://doi.org/10.1145/264107.264209", "isca", 1997], ["The Agree Predictor: A Mechanism for Reducing Negative Branch History Interference", ["Eric Sprangle", "Robert S. Chappell", "Mitch Alsup", "Yale N. Patt"], "https://doi.org/10.1145/264107.264210", "isca", 1997]], "Eric Sprangle": [0, ["The Agree Predictor: A Mechanism for Reducing Negative Branch History Interference", ["Eric Sprangle", "Robert S. Chappell", "Mitch Alsup", "Yale N. Patt"], "https://doi.org/10.1145/264107.264210", "isca", 1997]], "Robert S. Chappell": [0, ["The Agree Predictor: A Mechanism for Reducing Negative Branch History Interference", ["Eric Sprangle", "Robert S. Chappell", "Mitch Alsup", "Yale N. Patt"], "https://doi.org/10.1145/264107.264210", "isca", 1997]], "Mitch Alsup": [0, ["The Agree Predictor: A Mechanism for Reducing Negative Branch History Interference", ["Eric Sprangle", "Robert S. Chappell", "Mitch Alsup", "Yale N. Patt"], "https://doi.org/10.1145/264107.264210", "isca", 1997]], "Pierre Michaud": [0, ["Trading Conflict and Capacity Aliasing in Conditional Branch Predictors", ["Pierre Michaud", "Andre Seznec", "Richard Uhlig"], "https://doi.org/10.1145/264107.264211", "isca", 1997]], "Andre Seznec": [0, ["Trading Conflict and Capacity Aliasing in Conditional Branch Predictors", ["Pierre Michaud", "Andre Seznec", "Richard Uhlig"], "https://doi.org/10.1145/264107.264211", "isca", 1997]], "Richard Uhlig": [0, ["Trading Conflict and Capacity Aliasing in Conditional Branch Predictors", ["Pierre Michaud", "Andre Seznec", "Richard Uhlig"], "https://doi.org/10.1145/264107.264211", "isca", 1997]], "Joel S. Emer": [0, ["A Language for Describing Predictors and Its Application to Automatic Synthesis", ["Joel S. Emer", "Nicholas C. Gloy"], "https://doi.org/10.1145/264107.264212", "isca", 1997]], "Nicholas C. Gloy": [0, ["A Language for Describing Predictors and Its Application to Automatic Synthesis", ["Joel S. Emer", "Nicholas C. Gloy"], "https://doi.org/10.1145/264107.264212", "isca", 1997]], "Teresa L. Johnson": [0, ["Run-Time Adaptive Cache Hierarchy Management via Reference Analysis", ["Teresa L. Johnson", "Wen-mei W. Hwu"], "https://doi.org/10.1145/264107.264213", "isca", 1997]], "Wen-mei W. Hwu": [0, ["Run-Time Adaptive Cache Hierarchy Management via Reference Analysis", ["Teresa L. Johnson", "Wen-mei W. Hwu"], "https://doi.org/10.1145/264107.264213", "isca", 1997]], "Richard Fromm": [0, ["The Energy Efficiency of IRAM Architectures", ["Richard Fromm", "Stylianos Perissakis", "Neal Cardwell", "Christoforos E. Kozyrakis", "Bruce McGaughy", "David A. Patterson", "Thomas E. Anderson", "Katherine A. Yelick"], "https://doi.org/10.1145/264107.264214", "isca", 1997]], "Stylianos Perissakis": [0, ["The Energy Efficiency of IRAM Architectures", ["Richard Fromm", "Stylianos Perissakis", "Neal Cardwell", "Christoforos E. Kozyrakis", "Bruce McGaughy", "David A. Patterson", "Thomas E. Anderson", "Katherine A. Yelick"], "https://doi.org/10.1145/264107.264214", "isca", 1997]], "Neal Cardwell": [0, ["The Energy Efficiency of IRAM Architectures", ["Richard Fromm", "Stylianos Perissakis", "Neal Cardwell", "Christoforos E. Kozyrakis", "Bruce McGaughy", "David A. Patterson", "Thomas E. Anderson", "Katherine A. Yelick"], "https://doi.org/10.1145/264107.264214", "isca", 1997]], "Christoforos E. Kozyrakis": [0, ["The Energy Efficiency of IRAM Architectures", ["Richard Fromm", "Stylianos Perissakis", "Neal Cardwell", "Christoforos E. Kozyrakis", "Bruce McGaughy", "David A. Patterson", "Thomas E. Anderson", "Katherine A. Yelick"], "https://doi.org/10.1145/264107.264214", "isca", 1997]], "Bruce McGaughy": [0, ["The Energy Efficiency of IRAM Architectures", ["Richard Fromm", "Stylianos Perissakis", "Neal Cardwell", "Christoforos E. Kozyrakis", "Bruce McGaughy", "David A. Patterson", "Thomas E. Anderson", "Katherine A. Yelick"], "https://doi.org/10.1145/264107.264214", "isca", 1997]], "David A. Patterson": [0, ["The Energy Efficiency of IRAM Architectures", ["Richard Fromm", "Stylianos Perissakis", "Neal Cardwell", "Christoforos E. Kozyrakis", "Bruce McGaughy", "David A. Patterson", "Thomas E. Anderson", "Katherine A. Yelick"], "https://doi.org/10.1145/264107.264214", "isca", 1997]], "Katherine A. Yelick": [0, ["The Energy Efficiency of IRAM Architectures", ["Richard Fromm", "Stylianos Perissakis", "Neal Cardwell", "Christoforos E. Kozyrakis", "Bruce McGaughy", "David A. Patterson", "Thomas E. Anderson", "Katherine A. Yelick"], "https://doi.org/10.1145/264107.264214", "isca", 1997]], "Stefanos Kaxiras": [0, ["DataScalar Architectures", ["Doug Burger", "Stefanos Kaxiras", "James R. Goodman"], "https://doi.org/10.1145/264107.264215", "isca", 1997]]}