// Seed: 2427846937
module module_0 ();
  assign id_1 = id_1;
  assign id_1 = id_1;
endmodule
module module_1;
  id_1 :
  assert property (@(posedge 1 or negedge 1 or posedge 1) id_1)
    if (id_1) @(posedge id_1 + ~1) fork @(1 or id_1 or posedge id_1) id_1 = id_1; join_any
  assign id_1 = 0;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22
);
  output wire id_22;
  inout wire id_21;
  output wire id_20;
  input wire id_19;
  inout wire id_18;
  inout wire id_17;
  input wire id_16;
  input wire id_15;
  inout wire id_14;
  inout wire id_13;
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_6 = id_9;
  wire id_23;
  module_0 modCall_1 ();
  for (id_24 = id_19; 1; id_7 += 1 - id_16 - 1) begin : LABEL_0
    wire id_25, id_26;
  end
  wire id_27;
  xor primCall (
      id_1,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_2,
      id_21,
      id_23,
      id_3,
      id_4,
      id_5,
      id_9
  );
  integer id_28 (
      .id_0(id_3),
      .id_1(id_15),
      .id_2(id_27)
  );
  id_29(
      id_18
  );
  assign id_13 = id_27;
endmodule
