// Seed: 278399488
module module_0;
  logic id_1;
  wire  id_2;
endmodule
module module_1;
  logic id_1;
  logic id_2;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output tri1 id_0,
    output tri id_1,
    output logic id_2
    , id_16,
    output supply1 id_3,
    input wire id_4,
    input wand id_5[-1 : -1 'b0],
    input supply1 id_6,
    input uwire id_7,
    input supply1 id_8,
    input wor id_9,
    output wand id_10,
    output wand id_11,
    output logic id_12,
    output tri1 id_13,
    input tri0 id_14
);
  initial id_16 <= -1;
  initial begin : LABEL_0
    id_2 = 1;
  end
  assign id_16 = id_6;
  wire [1 : -1] id_17;
  final id_12 = new[id_17 + ~id_5];
  module_0 modCall_1 ();
endmodule
