** Name: SimpleTwoStageOpAmp_SimpleOpAmp79_1

.MACRO SimpleTwoStageOpAmp_SimpleOpAmp79_1 ibias in1 in2 out sourceNmos sourcePmos
mDiodeTransistorNmos1 inputVoltageBiasXXnXX1 inputVoltageBiasXXnXX1 sourceNmos sourceNmos nmos4 L=7e-6 W=47e-6
mDiodeTransistorNmos2 ibias ibias sourceNmos sourceNmos nmos4 L=6e-6 W=10e-6
mDiodeTransistorPmos3 outVoltageBiasXXpXX1 outVoltageBiasXXpXX1 sourcePmos sourcePmos pmos4 L=1e-6 W=33e-6
mDiodeTransistorPmos4 outVoltageBiasXXpXX2 outVoltageBiasXXpXX2 sourcePmos sourcePmos pmos4 L=1e-6 W=85e-6
mNormalTransistorNmos5 outVoltageBiasXXpXX1 ibias sourceNmos sourceNmos nmos4 L=6e-6 W=341e-6
mNormalTransistorNmos6 outVoltageBiasXXpXX2 ibias sourceNmos sourceNmos nmos4 L=6e-6 W=203e-6
mNormalTransistorNmos7 outFirstStage inputVoltageBiasXXnXX1 FirstStageYinnerTransistorStack2Load2 FirstStageYinnerTransistorStack2Load2 nmos4 L=7e-6 W=257e-6
mNormalTransistorNmos8 out outFirstStage sourceNmos sourceNmos nmos4 L=1e-6 W=86e-6
mNormalTransistorNmos9 FirstStageYsourceTransconductance inputVoltageBiasXXnXX1 FirstStageYinnerStageBias FirstStageYinnerStageBias nmos4 L=7e-6 W=341e-6
mNormalTransistorNmos10 FirstStageYsourceGCC2 in2 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=2e-6 W=49e-6
mNormalTransistorNmos11 FirstStageYinnerTransistorStack2Load2 FirstStageYout1 sourceNmos sourceNmos nmos4 L=6e-6 W=113e-6
mNormalTransistorNmos12 FirstStageYout1 inputVoltageBiasXXnXX1 FirstStageYinnerTransistorStack1Load2 FirstStageYinnerTransistorStack1Load2 nmos4 L=7e-6 W=257e-6
mNormalTransistorNmos13 FirstStageYinnerStageBias ibias sourceNmos sourceNmos nmos4 L=6e-6 W=95e-6
mNormalTransistorNmos14 FirstStageYinnerTransistorStack1Load2 FirstStageYout1 sourceNmos sourceNmos nmos4 L=6e-6 W=113e-6
mNormalTransistorNmos15 FirstStageYsourceGCC1 in1 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=2e-6 W=49e-6
mNormalTransistorPmos16 outFirstStage outVoltageBiasXXpXX1 FirstStageYsourceGCC2 FirstStageYsourceGCC2 pmos4 L=1e-6 W=192e-6
mNormalTransistorPmos17 out outVoltageBiasXXpXX2 sourcePmos sourcePmos pmos4 L=1e-6 W=573e-6
mNormalTransistorPmos18 FirstStageYsourceGCC2 outVoltageBiasXXpXX2 sourcePmos sourcePmos pmos4 L=1e-6 W=54e-6
mNormalTransistorPmos19 FirstStageYout1 outVoltageBiasXXpXX1 FirstStageYsourceGCC1 FirstStageYsourceGCC1 pmos4 L=1e-6 W=192e-6
mNormalTransistorPmos20 inputVoltageBiasXXnXX1 outVoltageBiasXXpXX2 sourcePmos sourcePmos pmos4 L=1e-6 W=93e-6
mNormalTransistorPmos21 FirstStageYsourceGCC1 outVoltageBiasXXpXX2 sourcePmos sourcePmos pmos4 L=1e-6 W=54e-6
Capacitor1 outFirstStage out 7.20001e-12
Capacitor2 out sourceNmos 10e-12
.EOM SimpleTwoStageOpAmp_SimpleOpAmp79_1

** Expected Performance Values: 
** Gain: 128 dB
** Power consumption: 11.7971 mW
** Area: 13122 (mu_m)^2
** Transit frequency: 13.4981 MHz
** Transit frequency with error factor: 13.4981 MHz
** Slew rate: 11.6755 V/mu_s
** Phase margin: 60.1606Â°
** CMRR: 145 dB
** VoutMax: 4.64001 V
** VoutMin: 0.430001 V
** VcmMax: 5.04001 V
** VcmMin: 1.37001 V


** Expected Currents: 
** NormalTransistorNmos: 335.062 muA
** NormalTransistorNmos: 199.95 muA
** NormalTransistorPmos: -217.14 muA
** NormalTransistorPmos: -77.9779 muA
** NormalTransistorPmos: -124.642 muA
** NormalTransistorPmos: -77.9779 muA
** NormalTransistorPmos: -124.642 muA
** NormalTransistorNmos: 77.9771 muA
** NormalTransistorNmos: 77.9761 muA
** NormalTransistorNmos: 77.9771 muA
** NormalTransistorNmos: 77.9761 muA
** NormalTransistorNmos: 93.3271 muA
** NormalTransistorNmos: 93.3261 muA
** NormalTransistorNmos: 46.6641 muA
** NormalTransistorNmos: 46.6641 muA
** NormalTransistorNmos: 1347.91 muA
** NormalTransistorPmos: -1347.9 muA
** DiodeTransistorNmos: 217.141 muA
** DiodeTransistorNmos: 9.99901 muA
** DiodeTransistorPmos: -335.061 muA
** DiodeTransistorPmos: -199.949 muA


** Expected Voltages: 
** ibias: 0.670001  V
** in1: 2.5  V
** in2: 2.5  V
** inputVoltageBiasXXnXX1: 1.02001  V
** out: 2.5  V
** outFirstStage: 0.834001  V
** outVoltageBiasXXpXX1: 3.68601  V
** outVoltageBiasXXpXX2: 4.07501  V
** sourceNmos: 0  V
** sourcePmos: 5  V
** innerStageBias: 0.465001  V
** innerTransistorStack1Load2: 0.456001  V
** innerTransistorStack2Load2: 0.456001  V
** out1: 0.626001  V
** sourceGCC1: 4.40001  V
** sourceGCC2: 4.40001  V
** sourceTransconductance: 1.94501  V


.END