# Synchronous-FIFO-Design-and-Verification-using-SystemVerilog-and-UVM.
This repository contains the RTL design and verification of a Synchronous FIFO implemented in SystemVerilog. The project includes a robust UVM-based verification environment with structured components such as driver, monitor, sequencer, scoreboard, and coverage model.
