HelpInfo,C:\tools\Microsemi\Libero_SoC_v11.7\\\Synplify\\lib\html,fpgahelp.qhc,errormessages.mp,C:\tools\Microsemi\Libero_SoC_v11.7\\\Synplify\\bin\mbin\assistant
Implementation;Synthesis;RootName:LedBlinkingDSpeed
Implementation;Synthesis|| CD638 ||@W:Signal scale_factor0 is undriven ||LedBlinkingDSpeed.srr(23);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab2_VHDL\synthesis\LedBlinkingDSpeed.srr'/linenumber/23||LedBlinkingDSpeed.vhd(93);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab2_VHDL\hdl\LedBlinkingDSpeed.vhd'/linenumber/93
Implementation;Synthesis|| CD638 ||@W:Signal scale_factor1 is undriven ||LedBlinkingDSpeed.srr(24);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab2_VHDL\synthesis\LedBlinkingDSpeed.srr'/linenumber/24||LedBlinkingDSpeed.vhd(94);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab2_VHDL\hdl\LedBlinkingDSpeed.vhd'/linenumber/94
Implementation;Synthesis|| CD638 ||@W:Signal scale_factor3 is undriven ||LedBlinkingDSpeed.srr(25);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab2_VHDL\synthesis\LedBlinkingDSpeed.srr'/linenumber/25||LedBlinkingDSpeed.vhd(95);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab2_VHDL\hdl\LedBlinkingDSpeed.vhd'/linenumber/95
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list - assuming completeness||LedBlinkingDSpeed.srr(27);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab2_VHDL\synthesis\LedBlinkingDSpeed.srr'/linenumber/27||Display.vhd(77);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab2_VHDL\hdl\Display.vhd'/linenumber/77
Implementation;Synthesis|| CG290 ||@W:Referenced variable sw2 is not in sensitivity list||LedBlinkingDSpeed.srr(28);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab2_VHDL\synthesis\LedBlinkingDSpeed.srr'/linenumber/28||Display.vhd(82);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab2_VHDL\hdl\Display.vhd'/linenumber/82
Implementation;Synthesis|| CG290 ||@W:Referenced variable sw1 is not in sensitivity list||LedBlinkingDSpeed.srr(29);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab2_VHDL\synthesis\LedBlinkingDSpeed.srr'/linenumber/29||Display.vhd(82);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab2_VHDL\hdl\Display.vhd'/linenumber/82
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to red_led1 assign '0'; register removed by optimization||LedBlinkingDSpeed.srr(31);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab2_VHDL\synthesis\LedBlinkingDSpeed.srr'/linenumber/31||Display.vhd(84);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab2_VHDL\hdl\Display.vhd'/linenumber/84
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to green_led2 assign '0'; register removed by optimization||LedBlinkingDSpeed.srr(32);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab2_VHDL\synthesis\LedBlinkingDSpeed.srr'/linenumber/32||Display.vhd(84);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab2_VHDL\hdl\Display.vhd'/linenumber/84
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list - assuming completeness||LedBlinkingDSpeed.srr(34);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab2_VHDL\synthesis\LedBlinkingDSpeed.srr'/linenumber/34||ClkGen.vhd(76);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab2_VHDL\hdl\ClkGen.vhd'/linenumber/76
Implementation;Synthesis|| CG290 ||@W:Referenced variable scale is not in sensitivity list||LedBlinkingDSpeed.srr(35);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab2_VHDL\synthesis\LedBlinkingDSpeed.srr'/linenumber/35||ClkGen.vhd(79);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab2_VHDL\hdl\ClkGen.vhd'/linenumber/79
Implementation;Synthesis|| CG290 ||@W:Referenced variable sw is not in sensitivity list||LedBlinkingDSpeed.srr(36);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab2_VHDL\synthesis\LedBlinkingDSpeed.srr'/linenumber/36||ClkGen.vhd(83);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab2_VHDL\hdl\ClkGen.vhd'/linenumber/83
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal cnt[31:0].||LedBlinkingDSpeed.srr(38);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab2_VHDL\synthesis\LedBlinkingDSpeed.srr'/linenumber/38||ClkGen.vhd(80);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab2_VHDL\hdl\ClkGen.vhd'/linenumber/80
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tmp_clk.||LedBlinkingDSpeed.srr(39);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab2_VHDL\synthesis\LedBlinkingDSpeed.srr'/linenumber/39||ClkGen.vhd(80);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab2_VHDL\hdl\ClkGen.vhd'/linenumber/80
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list - assuming completeness||LedBlinkingDSpeed.srr(41);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab2_VHDL\synthesis\LedBlinkingDSpeed.srr'/linenumber/41||ClkGenNoSwitch.vhd(77);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab2_VHDL\hdl\ClkGenNoSwitch.vhd'/linenumber/77
Implementation;Synthesis|| CG290 ||@W:Referenced variable scale is not in sensitivity list||LedBlinkingDSpeed.srr(42);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab2_VHDL\synthesis\LedBlinkingDSpeed.srr'/linenumber/42||ClkGenNoSwitch.vhd(80);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab2_VHDL\hdl\ClkGenNoSwitch.vhd'/linenumber/80
Implementation;Synthesis|| CD630 ||@N: Synthesizing work.reset_out.architecture_reset_out ||LedBlinkingDSpeed.srr(44);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab2_VHDL\synthesis\LedBlinkingDSpeed.srr'/linenumber/44||Reset_out.vhd(55);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab2_VHDL\hdl\Reset_out.vhd'/linenumber/55
Implementation;Synthesis||null||@N: Running in 64-bit mode||LedBlinkingDSpeed.srr(55);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab2_VHDL\synthesis\LedBlinkingDSpeed.srr'/linenumber/55||null;null
Implementation;Synthesis||null||@N: Running in 64-bit mode||LedBlinkingDSpeed.srr(73);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab2_VHDL\synthesis\LedBlinkingDSpeed.srr'/linenumber/73||null;null
Implementation;Synthesis|| MF248 ||@N: Running in 64-bit mode.||LedBlinkingDSpeed.srr(93);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab2_VHDL\synthesis\LedBlinkingDSpeed.srr'/linenumber/93||null;null
Implementation;Synthesis|| MF667 ||@N: Clock conversion disabled ||LedBlinkingDSpeed.srr(94);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab2_VHDL\synthesis\LedBlinkingDSpeed.srr'/linenumber/94||null;null
Implementation;Synthesis|| BN225 ||@N: Writing default property annotation file C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab2_VHDL\synthesis\LedBlinkingDSpeed.sap.||LedBlinkingDSpeed.srr(123);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab2_VHDL\synthesis\LedBlinkingDSpeed.srr'/linenumber/123||null;null
Implementation;Synthesis|| MF248 ||@N: Running in 64-bit mode.||LedBlinkingDSpeed.srr(140);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab2_VHDL\synthesis\LedBlinkingDSpeed.srr'/linenumber/140||null;null
Implementation;Synthesis|| MF667 ||@N: Clock conversion disabled ||LedBlinkingDSpeed.srr(141);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab2_VHDL\synthesis\LedBlinkingDSpeed.srr'/linenumber/141||null;null
Implementation;Synthesis||null||@N: Found counter in view:work.ClkGenNoSwitch(architecture_clkgennoswitch) inst cnt[31:0]||LedBlinkingDSpeed.srr(165);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab2_VHDL\synthesis\LedBlinkingDSpeed.srr'/linenumber/165||clkgennoswitch.vhd(81);liberoaction://cross_probe/hdl/file/'c:\future\fpga\microsemi\creativeboard\igloo2\lab2_vhdl\hdl\clkgennoswitch.vhd'/linenumber/81
Implementation;Synthesis||null||@N: Found counter in view:work.ClkGen(architecture_clkgen) inst cnt[31:0]||LedBlinkingDSpeed.srr(166);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab2_VHDL\synthesis\LedBlinkingDSpeed.srr'/linenumber/166||clkgen.vhd(80);liberoaction://cross_probe/hdl/file/'c:\future\fpga\microsemi\creativeboard\igloo2\lab2_vhdl\hdl\clkgen.vhd'/linenumber/80
Implementation;Synthesis||null||@N: Found counter in view:work.ClkGenNoSwitch_0(architecture_clkgennoswitch) inst cnt[31:0]||LedBlinkingDSpeed.srr(167);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab2_VHDL\synthesis\LedBlinkingDSpeed.srr'/linenumber/167||clkgennoswitch.vhd(81);liberoaction://cross_probe/hdl/file/'c:\future\fpga\microsemi\creativeboard\igloo2\lab2_vhdl\hdl\clkgennoswitch.vhd'/linenumber/81
Implementation;Synthesis||null||@N: Found counter in view:work.ClkGen_0(architecture_clkgen) inst cnt[31:0]||LedBlinkingDSpeed.srr(168);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab2_VHDL\synthesis\LedBlinkingDSpeed.srr'/linenumber/168||clkgen.vhd(80);liberoaction://cross_probe/hdl/file/'c:\future\fpga\microsemi\creativeboard\igloo2\lab2_vhdl\hdl\clkgen.vhd'/linenumber/80
Implementation;Synthesis|| BN362 ||@N: Removing sequential instance Initial_blinking_SW1.cnt[27] in hierarchy view:work.LedBlinkingDSpeed(architecture_ledblinkingdspeed) because there are no references to its outputs ||LedBlinkingDSpeed.srr(190);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab2_VHDL\synthesis\LedBlinkingDSpeed.srr'/linenumber/190||clkgennoswitch.vhd(81);liberoaction://cross_probe/hdl/file/'c:\future\fpga\microsemi\creativeboard\igloo2\lab2_vhdl\hdl\clkgennoswitch.vhd'/linenumber/81
Implementation;Synthesis|| BN362 ||@N: Removing sequential instance Initial_blinking_SW1.cnt[28] in hierarchy view:work.LedBlinkingDSpeed(architecture_ledblinkingdspeed) because there are no references to its outputs ||LedBlinkingDSpeed.srr(191);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab2_VHDL\synthesis\LedBlinkingDSpeed.srr'/linenumber/191||clkgennoswitch.vhd(81);liberoaction://cross_probe/hdl/file/'c:\future\fpga\microsemi\creativeboard\igloo2\lab2_vhdl\hdl\clkgennoswitch.vhd'/linenumber/81
Implementation;Synthesis|| BN362 ||@N: Removing sequential instance Initial_blinking_SW1.cnt[29] in hierarchy view:work.LedBlinkingDSpeed(architecture_ledblinkingdspeed) because there are no references to its outputs ||LedBlinkingDSpeed.srr(192);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab2_VHDL\synthesis\LedBlinkingDSpeed.srr'/linenumber/192||clkgennoswitch.vhd(81);liberoaction://cross_probe/hdl/file/'c:\future\fpga\microsemi\creativeboard\igloo2\lab2_vhdl\hdl\clkgennoswitch.vhd'/linenumber/81
Implementation;Synthesis|| BN362 ||@N: Removing sequential instance Initial_blinking_SW1.cnt[30] in hierarchy view:work.LedBlinkingDSpeed(architecture_ledblinkingdspeed) because there are no references to its outputs ||LedBlinkingDSpeed.srr(193);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab2_VHDL\synthesis\LedBlinkingDSpeed.srr'/linenumber/193||clkgennoswitch.vhd(81);liberoaction://cross_probe/hdl/file/'c:\future\fpga\microsemi\creativeboard\igloo2\lab2_vhdl\hdl\clkgennoswitch.vhd'/linenumber/81
Implementation;Synthesis|| BN362 ||@N: Removing sequential instance Initial_blinking_SW1.cnt[31] in hierarchy view:work.LedBlinkingDSpeed(architecture_ledblinkingdspeed) because there are no references to its outputs ||LedBlinkingDSpeed.srr(194);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab2_VHDL\synthesis\LedBlinkingDSpeed.srr'/linenumber/194||clkgennoswitch.vhd(81);liberoaction://cross_probe/hdl/file/'c:\future\fpga\microsemi\creativeboard\igloo2\lab2_vhdl\hdl\clkgennoswitch.vhd'/linenumber/81
Implementation;Synthesis|| BN362 ||@N: Removing sequential instance Fast_clk_SW1.cnt[26] in hierarchy view:work.LedBlinkingDSpeed(architecture_ledblinkingdspeed) because there are no references to its outputs ||LedBlinkingDSpeed.srr(195);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab2_VHDL\synthesis\LedBlinkingDSpeed.srr'/linenumber/195||clkgen.vhd(80);liberoaction://cross_probe/hdl/file/'c:\future\fpga\microsemi\creativeboard\igloo2\lab2_vhdl\hdl\clkgen.vhd'/linenumber/80
Implementation;Synthesis|| BN362 ||@N: Removing sequential instance Fast_clk_SW1.cnt[27] in hierarchy view:work.LedBlinkingDSpeed(architecture_ledblinkingdspeed) because there are no references to its outputs ||LedBlinkingDSpeed.srr(196);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab2_VHDL\synthesis\LedBlinkingDSpeed.srr'/linenumber/196||clkgen.vhd(80);liberoaction://cross_probe/hdl/file/'c:\future\fpga\microsemi\creativeboard\igloo2\lab2_vhdl\hdl\clkgen.vhd'/linenumber/80
Implementation;Synthesis|| BN362 ||@N: Removing sequential instance Fast_clk_SW1.cnt[28] in hierarchy view:work.LedBlinkingDSpeed(architecture_ledblinkingdspeed) because there are no references to its outputs ||LedBlinkingDSpeed.srr(197);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab2_VHDL\synthesis\LedBlinkingDSpeed.srr'/linenumber/197||clkgen.vhd(80);liberoaction://cross_probe/hdl/file/'c:\future\fpga\microsemi\creativeboard\igloo2\lab2_vhdl\hdl\clkgen.vhd'/linenumber/80
Implementation;Synthesis|| BN362 ||@N: Removing sequential instance Fast_clk_SW1.cnt[29] in hierarchy view:work.LedBlinkingDSpeed(architecture_ledblinkingdspeed) because there are no references to its outputs ||LedBlinkingDSpeed.srr(198);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab2_VHDL\synthesis\LedBlinkingDSpeed.srr'/linenumber/198||clkgen.vhd(80);liberoaction://cross_probe/hdl/file/'c:\future\fpga\microsemi\creativeboard\igloo2\lab2_vhdl\hdl\clkgen.vhd'/linenumber/80
Implementation;Synthesis|| BN362 ||@N: Removing sequential instance Fast_clk_SW1.cnt[30] in hierarchy view:work.LedBlinkingDSpeed(architecture_ledblinkingdspeed) because there are no references to its outputs ||LedBlinkingDSpeed.srr(199);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab2_VHDL\synthesis\LedBlinkingDSpeed.srr'/linenumber/199||clkgen.vhd(80);liberoaction://cross_probe/hdl/file/'c:\future\fpga\microsemi\creativeboard\igloo2\lab2_vhdl\hdl\clkgen.vhd'/linenumber/80
Implementation;Synthesis|| BN362 ||@N: Removing sequential instance Fast_clk_SW1.cnt[31] in hierarchy view:work.LedBlinkingDSpeed(architecture_ledblinkingdspeed) because there are no references to its outputs ||LedBlinkingDSpeed.srr(200);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab2_VHDL\synthesis\LedBlinkingDSpeed.srr'/linenumber/200||clkgen.vhd(80);liberoaction://cross_probe/hdl/file/'c:\future\fpga\microsemi\creativeboard\igloo2\lab2_vhdl\hdl\clkgen.vhd'/linenumber/80
Implementation;Synthesis|| BN362 ||@N: Removing sequential instance Initial_blinking_SW2.cnt[28] in hierarchy view:work.LedBlinkingDSpeed(architecture_ledblinkingdspeed) because there are no references to its outputs ||LedBlinkingDSpeed.srr(201);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab2_VHDL\synthesis\LedBlinkingDSpeed.srr'/linenumber/201||clkgennoswitch.vhd(81);liberoaction://cross_probe/hdl/file/'c:\future\fpga\microsemi\creativeboard\igloo2\lab2_vhdl\hdl\clkgennoswitch.vhd'/linenumber/81
Implementation;Synthesis|| BN362 ||@N: Removing sequential instance Initial_blinking_SW2.cnt[29] in hierarchy view:work.LedBlinkingDSpeed(architecture_ledblinkingdspeed) because there are no references to its outputs ||LedBlinkingDSpeed.srr(202);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab2_VHDL\synthesis\LedBlinkingDSpeed.srr'/linenumber/202||clkgennoswitch.vhd(81);liberoaction://cross_probe/hdl/file/'c:\future\fpga\microsemi\creativeboard\igloo2\lab2_vhdl\hdl\clkgennoswitch.vhd'/linenumber/81
Implementation;Synthesis|| BN362 ||@N: Removing sequential instance Initial_blinking_SW2.cnt[30] in hierarchy view:work.LedBlinkingDSpeed(architecture_ledblinkingdspeed) because there are no references to its outputs ||LedBlinkingDSpeed.srr(203);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab2_VHDL\synthesis\LedBlinkingDSpeed.srr'/linenumber/203||clkgennoswitch.vhd(81);liberoaction://cross_probe/hdl/file/'c:\future\fpga\microsemi\creativeboard\igloo2\lab2_vhdl\hdl\clkgennoswitch.vhd'/linenumber/81
Implementation;Synthesis|| BN362 ||@N: Removing sequential instance Initial_blinking_SW2.cnt[31] in hierarchy view:work.LedBlinkingDSpeed(architecture_ledblinkingdspeed) because there are no references to its outputs ||LedBlinkingDSpeed.srr(204);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab2_VHDL\synthesis\LedBlinkingDSpeed.srr'/linenumber/204||clkgennoswitch.vhd(81);liberoaction://cross_probe/hdl/file/'c:\future\fpga\microsemi\creativeboard\igloo2\lab2_vhdl\hdl\clkgennoswitch.vhd'/linenumber/81
Implementation;Synthesis|| BN362 ||@N: Removing sequential instance Fast_clk_SW2.cnt[27] in hierarchy view:work.LedBlinkingDSpeed(architecture_ledblinkingdspeed) because there are no references to its outputs ||LedBlinkingDSpeed.srr(205);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab2_VHDL\synthesis\LedBlinkingDSpeed.srr'/linenumber/205||clkgen.vhd(80);liberoaction://cross_probe/hdl/file/'c:\future\fpga\microsemi\creativeboard\igloo2\lab2_vhdl\hdl\clkgen.vhd'/linenumber/80
Implementation;Synthesis|| BN362 ||@N: Removing sequential instance Fast_clk_SW2.cnt[28] in hierarchy view:work.LedBlinkingDSpeed(architecture_ledblinkingdspeed) because there are no references to its outputs ||LedBlinkingDSpeed.srr(206);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab2_VHDL\synthesis\LedBlinkingDSpeed.srr'/linenumber/206||clkgen.vhd(80);liberoaction://cross_probe/hdl/file/'c:\future\fpga\microsemi\creativeboard\igloo2\lab2_vhdl\hdl\clkgen.vhd'/linenumber/80
Implementation;Synthesis|| BN362 ||@N: Removing sequential instance Fast_clk_SW2.cnt[29] in hierarchy view:work.LedBlinkingDSpeed(architecture_ledblinkingdspeed) because there are no references to its outputs ||LedBlinkingDSpeed.srr(207);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab2_VHDL\synthesis\LedBlinkingDSpeed.srr'/linenumber/207||clkgen.vhd(80);liberoaction://cross_probe/hdl/file/'c:\future\fpga\microsemi\creativeboard\igloo2\lab2_vhdl\hdl\clkgen.vhd'/linenumber/80
Implementation;Synthesis|| BN362 ||@N: Removing sequential instance Fast_clk_SW2.cnt[30] in hierarchy view:work.LedBlinkingDSpeed(architecture_ledblinkingdspeed) because there are no references to its outputs ||LedBlinkingDSpeed.srr(208);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab2_VHDL\synthesis\LedBlinkingDSpeed.srr'/linenumber/208||clkgen.vhd(80);liberoaction://cross_probe/hdl/file/'c:\future\fpga\microsemi\creativeboard\igloo2\lab2_vhdl\hdl\clkgen.vhd'/linenumber/80
Implementation;Synthesis|| BN362 ||@N: Removing sequential instance Fast_clk_SW2.cnt[31] in hierarchy view:work.LedBlinkingDSpeed(architecture_ledblinkingdspeed) because there are no references to its outputs ||LedBlinkingDSpeed.srr(209);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab2_VHDL\synthesis\LedBlinkingDSpeed.srr'/linenumber/209||clkgen.vhd(80);liberoaction://cross_probe/hdl/file/'c:\future\fpga\microsemi\creativeboard\igloo2\lab2_vhdl\hdl\clkgen.vhd'/linenumber/80
Implementation;Synthesis|| FP130 ||@N: Promoting Net reset on CLKINT  I_103 ||LedBlinkingDSpeed.srr(216);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab2_VHDL\synthesis\LedBlinkingDSpeed.srr'/linenumber/216||null;null
Implementation;Synthesis|| FP130 ||@N: Promoting Net clk_c on CLKINT  I_104 ||LedBlinkingDSpeed.srr(217);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab2_VHDL\synthesis\LedBlinkingDSpeed.srr'/linenumber/217||null;null
Implementation;Synthesis|| BW103 ||@N: Synopsys Constraint File time units using default value of 1ns ||LedBlinkingDSpeed.srr(255);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab2_VHDL\synthesis\LedBlinkingDSpeed.srr'/linenumber/255||null;null
Implementation;Synthesis|| BW107 ||@N: Synopsys Constraint File capacitance units using default value of 1pF ||LedBlinkingDSpeed.srr(256);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab2_VHDL\synthesis\LedBlinkingDSpeed.srr'/linenumber/256||null;null
Implementation;Synthesis|| MT320 ||@N: Timing report estimates place and route data. Please look at the place and route timing report for final timing.||LedBlinkingDSpeed.srr(278);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab2_VHDL\synthesis\LedBlinkingDSpeed.srr'/linenumber/278||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints cover only FF-to-FF paths associated with the clock.||LedBlinkingDSpeed.srr(280);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab2_VHDL\synthesis\LedBlinkingDSpeed.srr'/linenumber/280||null;null
Implementation;Synthesis||(null)||Please refer to the log file for details about 15 Warning(s)||LedBlinkingDSpeed.srr;liberoaction://open_report/file/LedBlinkingDSpeed.srr||(null);(null)
Implementation;Place and Route;RootName:LedBlinkingDSpeed
Implementation;Place and Route||(null)||Please refer to the log file for details about 3 Info(s)||LedBlinkingDSpeed_layout_log.log;liberoaction://open_report/file/LedBlinkingDSpeed_layout_log.log||(null);(null)
Implementation;Generate Bitstream;RootName:LedBlinkingDSpeed
Implementation;Generate Bitstream||(null)||Please refer to the log file for details||LedBlinkingDSpeed_generateBitstream.log;liberoaction://open_report/file/LedBlinkingDSpeed_generateBitstream.log||(null);(null)
