The following files were generated for 'blk_mem_gen_v7_3' in directory
/home/anindya/Desktop/Anubhav_coa_lab/upsc/KGP_RISC_GR_10/ipcore_dir/

Customization Generator:
   Please see the core data sheet.

   * blk_mem_gen_v7_3.mif
   * summary.log

Model Parameter Resolution:
   Resolves generated model parameter values on the component instance.

   * blk_mem_gen_v7_3.mif
   * summary.log

Generate XCO file:
   CORE Generator input file containing the parameters used to generate a core.

   * blk_mem_gen_v7_3.xco

Associated Files Generator:
   Please see the core data sheet.

   * blk_mem_gen_v7_3/blk_mem_gen_v7_3_readme.txt
   * blk_mem_gen_v7_3/doc/blk_mem_gen_v7_3_vinfo.html
   * blk_mem_gen_v7_3/doc/pg058-blk-mem-gen.pdf

Generate Implementation Netlist:
   Binary Xilinx implementation netlist files containing the information
   required to implement the module in a Xilinx (R) FPGA.

   * blk_mem_gen_v7_3.ngc

Generate Instantiation Templates:
   Template files containing code that can be used as a model for instantiating
   a CORE Generator module in an HDL design.

   * blk_mem_gen_v7_3.veo

Structural Simulation Model:
   Unisim VHDL or Verilog files containing the information required to simulate
   the module.

   * blk_mem_gen_v7_3.v

All Documents Generator:
   Please see the core data sheet.

   * blk_mem_gen_v7_3/doc/blk_mem_gen_v7_3_vinfo.html

Deliver IP Symbol:
   Graphical symbol information file. Used by the ISE tools and some third party
   tools to create a symbol representing the core.

   * blk_mem_gen_v7_3.asy
   * blk_mem_gen_v7_3.mif
   * summary.log

SYM file generator:
   Generate a SYM file for compatibility with legacy flows

   * blk_mem_gen_v7_3.sym

Generate XMDF file:
   ISE Project Navigator interface file. ISE uses this file to determine how the
   files output by CORE Generator for the core can be integrated into your ISE
   project.

   * blk_mem_gen_v7_3_xmdf.tcl

Synthesis ISE Generator:
   Please see the core data sheet.

   * blk_mem_gen_v7_3.gise
   * blk_mem_gen_v7_3.xise

Generate ISE project file:
   ISE Project Navigator support files. These are generated files and should not
   be edited directly.

   * _dbg/xil_155.in
   * blk_mem_gen_v7_3.gise

Deliver Readme:
   Readme file for the IP.

   * blk_mem_gen_v7_3_readme.txt

Generate FLIST file:
   Text file listing all of the output files produced when a customized core was
   generated in the CORE Generator.

   * blk_mem_gen_v7_3_flist.txt

Please see the Xilinx CORE Generator online help for further details on
generated files and how to use them.

