<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>TP_Automatique_doxygen: RCC Exported Macros</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">TP_Automatique_doxygen
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.5 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#groups">Modules</a> &#124;
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">RCC Exported Macros<div class="ingroups"><a class="el" href="group___s_t_m32_g4xx___h_a_l___driver.html">STM32G4xx_HAL_Driver</a> &raquo; <a class="el" href="group___r_c_c.html">RCC</a></div></div></div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="groups" name="groups"></a>
Modules</h2></td></tr>
<tr class="memitem:group___r_c_c___a_h_b1___peripheral___clock___enable___disable"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b1___peripheral___clock___enable___disable.html">AHB1 Peripheral Clock Enable Disable</a></td></tr>
<tr class="memdesc:group___r_c_c___a_h_b1___peripheral___clock___enable___disable"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable or disable the AHB1 peripheral clock. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_c_c___a_h_b2___peripheral___clock___enable___disable"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b2___peripheral___clock___enable___disable.html">AHB2 Peripheral Clock Enable Disable</a></td></tr>
<tr class="memdesc:group___r_c_c___a_h_b2___peripheral___clock___enable___disable"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable or disable the AHB2 peripheral clock. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_c_c___a_h_b3___clock___enable___disable"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b3___clock___enable___disable.html">AHB3 Peripheral Clock Enable Disable</a></td></tr>
<tr class="memdesc:group___r_c_c___a_h_b3___clock___enable___disable"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable or disable the AHB3 peripheral clock. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_c_c___a_p_b1___clock___enable___disable"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable.html">APB1 Peripheral Clock Enable Disable</a></td></tr>
<tr class="memdesc:group___r_c_c___a_p_b1___clock___enable___disable"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable or disable the APB1 peripheral clock. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_c_c___a_p_b2___clock___enable___disable"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___enable___disable.html">APB2 Peripheral Clock Enable Disable</a></td></tr>
<tr class="memdesc:group___r_c_c___a_p_b2___clock___enable___disable"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable or disable the APB2 peripheral clock. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_c_c___a_h_b1___peripheral___clock___enable___disable___status"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b1___peripheral___clock___enable___disable___status.html">AHB1 Peripheral Clock Enabled or Disabled Status</a></td></tr>
<tr class="memdesc:group___r_c_c___a_h_b1___peripheral___clock___enable___disable___status"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check whether the AHB1 peripheral clock is enabled or not. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_c_c___a_h_b2___clock___enable___disable___status"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b2___clock___enable___disable___status.html">AHB2 Peripheral Clock Enabled or Disabled Status</a></td></tr>
<tr class="memdesc:group___r_c_c___a_h_b2___clock___enable___disable___status"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check whether the AHB2 peripheral clock is enabled or not. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_c_c___a_h_b3___clock___enable___disable___status"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b3___clock___enable___disable___status.html">AHB3 Peripheral Clock Enabled or Disabled Status</a></td></tr>
<tr class="memdesc:group___r_c_c___a_h_b3___clock___enable___disable___status"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check whether the AHB3 peripheral clock is enabled or not. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_c_c___a_p_b1___clock___enable___disable___status"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable___status.html">APB1 Peripheral Clock Enabled or Disabled Status</a></td></tr>
<tr class="memdesc:group___r_c_c___a_p_b1___clock___enable___disable___status"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check whether the APB1 peripheral clock is enabled or not. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_c_c___a_p_b2___clock___enable___disable___status"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___enable___disable___status.html">APB2 Peripheral Clock Enabled or Disabled Status</a></td></tr>
<tr class="memdesc:group___r_c_c___a_p_b2___clock___enable___disable___status"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check whether the APB2 peripheral clock is enabled or not. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_c_c___a_h_b1___force___release___reset"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b1___force___release___reset.html">AHB1 Peripheral Force Release Reset</a></td></tr>
<tr class="memdesc:group___r_c_c___a_h_b1___force___release___reset"><td class="mdescLeft">&#160;</td><td class="mdescRight">Force or release AHB1 peripheral reset. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_c_c___a_h_b2___force___release___reset"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b2___force___release___reset.html">AHB2 Peripheral Force Release Reset</a></td></tr>
<tr class="memdesc:group___r_c_c___a_h_b2___force___release___reset"><td class="mdescLeft">&#160;</td><td class="mdescRight">Force or release AHB2 peripheral reset. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_c_c___a_h_b3___force___release___reset"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b3___force___release___reset.html">AHB3 Peripheral Force Release Reset</a></td></tr>
<tr class="memdesc:group___r_c_c___a_h_b3___force___release___reset"><td class="mdescLeft">&#160;</td><td class="mdescRight">Force or release AHB3 peripheral reset. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_c_c___a_p_b1___force___release___reset"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___force___release___reset.html">APB1 Peripheral Force Release Reset</a></td></tr>
<tr class="memdesc:group___r_c_c___a_p_b1___force___release___reset"><td class="mdescLeft">&#160;</td><td class="mdescRight">Force or release APB1 peripheral reset. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_c_c___a_p_b2___force___release___reset"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___force___release___reset.html">APB2 Peripheral Force Release Reset</a></td></tr>
<tr class="memdesc:group___r_c_c___a_p_b2___force___release___reset"><td class="mdescLeft">&#160;</td><td class="mdescRight">Force or release APB2 peripheral reset. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_c_c___a_h_b1___clock___sleep___enable___disable"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b1___clock___sleep___enable___disable.html">AHB1 Peripheral Clock Sleep Enable Disable</a></td></tr>
<tr class="memdesc:group___r_c_c___a_h_b1___clock___sleep___enable___disable"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable or disable the AHB1 peripheral clock during Low Power (Sleep) mode. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_c_c___a_h_b2___clock___sleep___enable___disable"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b2___clock___sleep___enable___disable.html">AHB2 Peripheral Clock Sleep Enable Disable</a></td></tr>
<tr class="memdesc:group___r_c_c___a_h_b2___clock___sleep___enable___disable"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable or disable the AHB2 peripheral clock during Low Power (Sleep) mode. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_c_c___a_h_b3___clock___sleep___enable___disable"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b3___clock___sleep___enable___disable.html">AHB3 Peripheral Clock Sleep Enable Disable</a></td></tr>
<tr class="memdesc:group___r_c_c___a_h_b3___clock___sleep___enable___disable"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable or disable the AHB3 peripheral clock during Low Power (Sleep) mode. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_c_c___a_p_b1___clock___sleep___enable___disable"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html">APB1 Peripheral Clock Sleep Enable Disable</a></td></tr>
<tr class="memdesc:group___r_c_c___a_p_b1___clock___sleep___enable___disable"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable or disable the APB1 peripheral clock during Low Power (Sleep) mode. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_c_c___a_p_b2___clock___sleep___enable___disable"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___sleep___enable___disable.html">APB2 Peripheral Clock Sleep Enable Disable</a></td></tr>
<tr class="memdesc:group___r_c_c___a_p_b2___clock___sleep___enable___disable"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable or disable the APB2 peripheral clock during Low Power (Sleep) mode. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_c_c___a_h_b1___clock___sleep___enable___disable___status"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b1___clock___sleep___enable___disable___status.html">AHB1 Peripheral Clock Sleep Enabled or Disabled Status</a></td></tr>
<tr class="memdesc:group___r_c_c___a_h_b1___clock___sleep___enable___disable___status"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check whether the AHB1 peripheral clock during Low Power (Sleep) mode is enabled or not. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_c_c___a_h_b2___clock___sleep___enable___disable___status"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b2___clock___sleep___enable___disable___status.html">AHB2 Peripheral Clock Sleep Enabled or Disabled Status</a></td></tr>
<tr class="memdesc:group___r_c_c___a_h_b2___clock___sleep___enable___disable___status"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check whether the AHB2 peripheral clock during Low Power (Sleep) mode is enabled or not. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_c_c___a_h_b3___clock___sleep___enable___disable___status"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b3___clock___sleep___enable___disable___status.html">AHB3 Peripheral Clock Sleep Enabled or Disabled Status</a></td></tr>
<tr class="memdesc:group___r_c_c___a_h_b3___clock___sleep___enable___disable___status"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check whether the AHB3 peripheral clock during Low Power (Sleep) mode is enabled or not. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_c_c___a_p_b1___clock___sleep___enable___disable___status"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable___status.html">APB1 Peripheral Clock Sleep Enabled or Disabled Status</a></td></tr>
<tr class="memdesc:group___r_c_c___a_p_b1___clock___sleep___enable___disable___status"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check whether the APB1 peripheral clock during Low Power (Sleep) mode is enabled or not. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_c_c___a_p_b2___clock___sleep___enable___disable___status"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___sleep___enable___disable___status.html">APB2 Peripheral Clock Sleep Enabled or Disabled Status</a></td></tr>
<tr class="memdesc:group___r_c_c___a_p_b2___clock___sleep___enable___disable___status"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check whether the APB2 peripheral clock during Low Power (Sleep) mode is enabled or not. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_c_c___backup___domain___reset"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___backup___domain___reset.html">RCC Backup Domain Reset</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_c_c___r_t_c___clock___configuration"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___configuration.html">RCC RTC Clock Configuration</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_c_c___flags___interrupts___management"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flags___interrupts___management.html">Flags Interrupts Management</a></td></tr>
<tr class="memdesc:group___r_c_c___flags___interrupts___management"><td class="mdescLeft">&#160;</td><td class="mdescRight">macros to manage the specified RCC Flags and interrupts. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gaab944f562b53fc74bcc0e4958388fd42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaab944f562b53fc74bcc0e4958388fd42">__HAL_RCC_HSI_ENABLE</a>()&#160;&#160;&#160;SET_BIT(RCC-&gt;CR, <a class="el" href="group___peripheral___registers___bits___definition.html#gaf4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a>)</td></tr>
<tr class="memdesc:gaab944f562b53fc74bcc0e4958388fd42"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macros to enable or disable the Internal High Speed 16MHz oscillator (HSI).  <a href="group___r_c_c___exported___macros.html#gaab944f562b53fc74bcc0e4958388fd42">More...</a><br /></td></tr>
<tr class="separator:gaab944f562b53fc74bcc0e4958388fd42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c0dc8bc0ef58703782f45b4e487c031"><td class="memItemLeft" align="right" valign="top"><a id="ga0c0dc8bc0ef58703782f45b4e487c031" name="ga0c0dc8bc0ef58703782f45b4e487c031"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_HSI_DISABLE</b>()&#160;&#160;&#160;CLEAR_BIT(RCC-&gt;CR, <a class="el" href="group___peripheral___registers___bits___definition.html#gaf4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a>)</td></tr>
<tr class="separator:ga0c0dc8bc0ef58703782f45b4e487c031"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74c3b20fdb9a7672c50aa97bb46537b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga74c3b20fdb9a7672c50aa97bb46537b1">__HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST</a>(__HSICALIBRATIONVALUE__)&#160;&#160;&#160;                  MODIFY_REG(RCC-&gt;ICSCR, <a class="el" href="group___peripheral___registers___bits___definition.html#gab79c333962d5bd80636eca9997759804">RCC_ICSCR_HSITRIM</a>, (__HSICALIBRATIONVALUE__) &lt;&lt; RCC_ICSCR_HSITRIM_Pos)</td></tr>
<tr class="memdesc:ga74c3b20fdb9a7672c50aa97bb46537b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to adjust the Internal High Speed 16MHz oscillator (HSI) calibration value.  <a href="group___r_c_c___exported___macros.html#ga74c3b20fdb9a7672c50aa97bb46537b1">More...</a><br /></td></tr>
<tr class="separator:ga74c3b20fdb9a7672c50aa97bb46537b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae069a430441e0547d753a7b47feaebd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gae069a430441e0547d753a7b47feaebd1">__HAL_RCC_HSISTOP_ENABLE</a>()&#160;&#160;&#160;SET_BIT(RCC-&gt;CR, <a class="el" href="group___peripheral___registers___bits___definition.html#gaa9172ae30b26b2daad9442579b8e2dd0">RCC_CR_HSIKERON</a>)</td></tr>
<tr class="memdesc:gae069a430441e0547d753a7b47feaebd1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macros to enable or disable the force of the Internal High Speed oscillator (HSI) in STOP mode to be quickly available as kernel clock for USARTs and I2Cs.  <a href="group___r_c_c___exported___macros.html#gae069a430441e0547d753a7b47feaebd1">More...</a><br /></td></tr>
<tr class="separator:gae069a430441e0547d753a7b47feaebd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca5ca4b6c2cbd0e638b4c3b8b71cbc61"><td class="memItemLeft" align="right" valign="top"><a id="gaca5ca4b6c2cbd0e638b4c3b8b71cbc61" name="gaca5ca4b6c2cbd0e638b4c3b8b71cbc61"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_HSISTOP_DISABLE</b>()&#160;&#160;&#160;CLEAR_BIT(RCC-&gt;CR, <a class="el" href="group___peripheral___registers___bits___definition.html#gaa9172ae30b26b2daad9442579b8e2dd0">RCC_CR_HSIKERON</a>)</td></tr>
<tr class="separator:gaca5ca4b6c2cbd0e638b4c3b8b71cbc61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga560de8b8991db4a296de878a7a8aa58b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga560de8b8991db4a296de878a7a8aa58b">__HAL_RCC_LSI_ENABLE</a>()&#160;&#160;&#160;SET_BIT(RCC-&gt;CSR, RCC_CSR_LSION)</td></tr>
<tr class="memdesc:ga560de8b8991db4a296de878a7a8aa58b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macros to enable or disable the Internal Low Speed oscillator (LSI).  <a href="group___r_c_c___exported___macros.html#ga560de8b8991db4a296de878a7a8aa58b">More...</a><br /></td></tr>
<tr class="separator:ga560de8b8991db4a296de878a7a8aa58b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f96095bb4acda60b7f66d5d927da181"><td class="memItemLeft" align="right" valign="top"><a id="ga4f96095bb4acda60b7f66d5d927da181" name="ga4f96095bb4acda60b7f66d5d927da181"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_LSI_DISABLE</b>()&#160;&#160;&#160;CLEAR_BIT(RCC-&gt;CSR, RCC_CSR_LSION)</td></tr>
<tr class="separator:ga4f96095bb4acda60b7f66d5d927da181"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3d98648399f15d02645ef84f6ca8e4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaa3d98648399f15d02645ef84f6ca8e4b">__HAL_RCC_HSE_CONFIG</a>(__STATE__)</td></tr>
<tr class="memdesc:gaa3d98648399f15d02645ef84f6ca8e4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the External High Speed oscillator (HSE).  <a href="group___r_c_c___exported___macros.html#gaa3d98648399f15d02645ef84f6ca8e4b">More...</a><br /></td></tr>
<tr class="separator:gaa3d98648399f15d02645ef84f6ca8e4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b2b48f429e347c1c9c469122c64798b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga6b2b48f429e347c1c9c469122c64798b">__HAL_RCC_LSE_CONFIG</a>(__STATE__)</td></tr>
<tr class="memdesc:ga6b2b48f429e347c1c9c469122c64798b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the External Low Speed oscillator (LSE).  <a href="group___r_c_c___exported___macros.html#ga6b2b48f429e347c1c9c469122c64798b">More...</a><br /></td></tr>
<tr class="separator:ga6b2b48f429e347c1c9c469122c64798b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93d851ecdcd6c910044b0533261945f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga93d851ecdcd6c910044b0533261945f3">__HAL_RCC_HSI48_ENABLE</a>()&#160;&#160;&#160;SET_BIT(RCC-&gt;CRRCR, RCC_CRRCR_HSI48ON)</td></tr>
<tr class="memdesc:ga93d851ecdcd6c910044b0533261945f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macros to enable or disable the Internal High Speed 48MHz oscillator (HSI48).  <a href="group___r_c_c___exported___macros.html#ga93d851ecdcd6c910044b0533261945f3">More...</a><br /></td></tr>
<tr class="separator:ga93d851ecdcd6c910044b0533261945f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga963c000b8bce770c16acb68476919120"><td class="memItemLeft" align="right" valign="top"><a id="ga963c000b8bce770c16acb68476919120" name="ga963c000b8bce770c16acb68476919120"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_HSI48_DISABLE</b>()&#160;&#160;&#160;CLEAR_BIT(RCC-&gt;CRRCR, RCC_CRRCR_HSI48ON)</td></tr>
<tr class="separator:ga963c000b8bce770c16acb68476919120"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d6c4c7e951bfd007d26988fbfe6eaa4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga2d6c4c7e951bfd007d26988fbfe6eaa4">__HAL_RCC_RTC_CONFIG</a>(__RTC_CLKSOURCE__)&#160;&#160;&#160;                  MODIFY_REG( RCC-&gt;BDCR, RCC_BDCR_RTCSEL, (__RTC_CLKSOURCE__))</td></tr>
<tr class="memdesc:ga2d6c4c7e951bfd007d26988fbfe6eaa4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macros to configure the RTC clock (RTCCLK).  <a href="group___r_c_c___exported___macros.html#ga2d6c4c7e951bfd007d26988fbfe6eaa4">More...</a><br /></td></tr>
<tr class="separator:ga2d6c4c7e951bfd007d26988fbfe6eaa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad40d00ff1c984ebd011ea9f6e7f93c44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gad40d00ff1c984ebd011ea9f6e7f93c44">__HAL_RCC_GET_RTC_SOURCE</a>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;BDCR, RCC_BDCR_RTCSEL))</td></tr>
<tr class="memdesc:gad40d00ff1c984ebd011ea9f6e7f93c44"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the RTC clock source.  <a href="group___r_c_c___exported___macros.html#gad40d00ff1c984ebd011ea9f6e7f93c44">More...</a><br /></td></tr>
<tr class="separator:gad40d00ff1c984ebd011ea9f6e7f93c44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf196a2df41b0bcbc32745c2b218e696"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaaf196a2df41b0bcbc32745c2b218e696">__HAL_RCC_PLL_ENABLE</a>()&#160;&#160;&#160;SET_BIT(RCC-&gt;CR, <a class="el" href="group___peripheral___registers___bits___definition.html#gad0e73d5b0a4883e074d40029b49ee47e">RCC_CR_PLLON</a>)</td></tr>
<tr class="memdesc:gaaf196a2df41b0bcbc32745c2b218e696"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macros to enable or disable the main PLL.  <a href="group___r_c_c___exported___macros.html#gaaf196a2df41b0bcbc32745c2b218e696">More...</a><br /></td></tr>
<tr class="separator:gaaf196a2df41b0bcbc32745c2b218e696"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga718a6afcb1492cc2796be78445a7d5ab"><td class="memItemLeft" align="right" valign="top"><a id="ga718a6afcb1492cc2796be78445a7d5ab" name="ga718a6afcb1492cc2796be78445a7d5ab"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_PLL_DISABLE</b>()&#160;&#160;&#160;CLEAR_BIT(RCC-&gt;CR, <a class="el" href="group___peripheral___registers___bits___definition.html#gad0e73d5b0a4883e074d40029b49ee47e">RCC_CR_PLLON</a>)</td></tr>
<tr class="separator:ga718a6afcb1492cc2796be78445a7d5ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9a8466f991888332ec978dc92c62d7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaf9a8466f991888332ec978dc92c62d7d">__HAL_RCC_PLL_PLLSOURCE_CONFIG</a>(__PLLSOURCE__)&#160;&#160;&#160;                  MODIFY_REG(RCC-&gt;PLLCFGR, RCC_PLLCFGR_PLLSRC, (__PLLSOURCE__))</td></tr>
<tr class="memdesc:gaf9a8466f991888332ec978dc92c62d7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the PLL clock source.  <a href="group___r_c_c___exported___macros.html#gaf9a8466f991888332ec978dc92c62d7d">More...</a><br /></td></tr>
<tr class="separator:gaf9a8466f991888332ec978dc92c62d7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabca62f581e6c2553cca7ef0d7a2a4b7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gabca62f581e6c2553cca7ef0d7a2a4b7f">__HAL_RCC_PLL_PLLM_CONFIG</a>(__PLLM__)&#160;&#160;&#160;                  MODIFY_REG(RCC-&gt;PLLCFGR, RCC_PLLCFGR_PLLM, ((__PLLM__) - 1) &lt;&lt; RCC_PLLCFGR_PLLM_Pos)</td></tr>
<tr class="memdesc:gabca62f581e6c2553cca7ef0d7a2a4b7f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the PLL source division factor M.  <a href="group___r_c_c___exported___macros.html#gabca62f581e6c2553cca7ef0d7a2a4b7f">More...</a><br /></td></tr>
<tr class="separator:gabca62f581e6c2553cca7ef0d7a2a4b7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e63bb89de4a4f0c2365fe9033bd4f48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga2e63bb89de4a4f0c2365fe9033bd4f48">__HAL_RCC_PLL_CONFIG</a>(__PLLSOURCE__,  __PLLM__,  __PLLN__,  __PLLP__,  __PLLQ__,  __PLLR__)</td></tr>
<tr class="memdesc:ga2e63bb89de4a4f0c2365fe9033bd4f48"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the main PLL clock source, multiplication and division factors.  <a href="group___r_c_c___exported___macros.html#ga2e63bb89de4a4f0c2365fe9033bd4f48">More...</a><br /></td></tr>
<tr class="separator:ga2e63bb89de4a4f0c2365fe9033bd4f48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ea1390f8124e2b3b8d53e95541d6e53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga3ea1390f8124e2b3b8d53e95541d6e53">__HAL_RCC_GET_PLL_OSCSOURCE</a>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;PLLCFGR, RCC_PLLCFGR_PLLSRC))</td></tr>
<tr class="memdesc:ga3ea1390f8124e2b3b8d53e95541d6e53"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the oscillator used as PLL clock source.  <a href="group___r_c_c___exported___macros.html#ga3ea1390f8124e2b3b8d53e95541d6e53">More...</a><br /></td></tr>
<tr class="separator:ga3ea1390f8124e2b3b8d53e95541d6e53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab70beccea4c82e4acc69befcdb5e862"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaab70beccea4c82e4acc69befcdb5e862">__HAL_RCC_PLLCLKOUT_ENABLE</a>(__PLLCLOCKOUT__)&#160;&#160;&#160;SET_BIT(RCC-&gt;PLLCFGR, (__PLLCLOCKOUT__))</td></tr>
<tr class="memdesc:gaab70beccea4c82e4acc69befcdb5e862"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable or disable each clock output (RCC_PLL_SYSCLK, RCC_PLL_48M1CLK, RCC_PLL_ADCCLK)  <a href="group___r_c_c___exported___macros.html#gaab70beccea4c82e4acc69befcdb5e862">More...</a><br /></td></tr>
<tr class="separator:gaab70beccea4c82e4acc69befcdb5e862"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee19cf9a5cb792b5c9a94ad88103ab93"><td class="memItemLeft" align="right" valign="top"><a id="gaee19cf9a5cb792b5c9a94ad88103ab93" name="gaee19cf9a5cb792b5c9a94ad88103ab93"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_PLLCLKOUT_DISABLE</b>(__PLLCLOCKOUT__)&#160;&#160;&#160;CLEAR_BIT(RCC-&gt;PLLCFGR, (__PLLCLOCKOUT__))</td></tr>
<tr class="separator:gaee19cf9a5cb792b5c9a94ad88103ab93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8df63b4aaea1551f9d4ba3fe22360cbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga8df63b4aaea1551f9d4ba3fe22360cbb">__HAL_RCC_GET_PLLCLKOUT_CONFIG</a>(__PLLCLOCKOUT__)&#160;&#160;&#160;READ_BIT(RCC-&gt;PLLCFGR, (__PLLCLOCKOUT__))</td></tr>
<tr class="memdesc:ga8df63b4aaea1551f9d4ba3fe22360cbb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get clock output enable status (RCC_PLL_SYSCLK, RCC_PLL_48M1CLK, RCC_PLL_SAI3CLK)  <a href="group___r_c_c___exported___macros.html#ga8df63b4aaea1551f9d4ba3fe22360cbb">More...</a><br /></td></tr>
<tr class="separator:ga8df63b4aaea1551f9d4ba3fe22360cbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa29be28740b3d480e83efbc2e695c1b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaa29be28740b3d480e83efbc2e695c1b8">__HAL_RCC_SYSCLK_CONFIG</a>(__SYSCLKSOURCE__)&#160;&#160;&#160;                  MODIFY_REG(RCC-&gt;CFGR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga0eea5e5f7743a7e8995b8beeb18355c1">RCC_CFGR_SW</a>, (__SYSCLKSOURCE__))</td></tr>
<tr class="memdesc:gaa29be28740b3d480e83efbc2e695c1b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the system clock source.  <a href="group___r_c_c___exported___macros.html#gaa29be28740b3d480e83efbc2e695c1b8">More...</a><br /></td></tr>
<tr class="separator:gaa29be28740b3d480e83efbc2e695c1b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac99c2453d9e77c8b457acc0210e754c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gac99c2453d9e77c8b457acc0210e754c2">__HAL_RCC_GET_SYSCLK_SOURCE</a>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;CFGR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a>))</td></tr>
<tr class="memdesc:gac99c2453d9e77c8b457acc0210e754c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the clock source used as system clock.  <a href="group___r_c_c___exported___macros.html#gac99c2453d9e77c8b457acc0210e754c2">More...</a><br /></td></tr>
<tr class="separator:gac99c2453d9e77c8b457acc0210e754c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6731530ebbbcc0696e9bd94eb0d2724"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gad6731530ebbbcc0696e9bd94eb0d2724">__HAL_RCC_LSEDRIVE_CONFIG</a>(__LSEDRIVE__)&#160;&#160;&#160;                  MODIFY_REG(RCC-&gt;BDCR, RCC_BDCR_LSEDRV, (__LSEDRIVE__))</td></tr>
<tr class="memdesc:gad6731530ebbbcc0696e9bd94eb0d2724"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the External Low Speed oscillator (LSE) drive capability.  <a href="group___r_c_c___exported___macros.html#gad6731530ebbbcc0696e9bd94eb0d2724">More...</a><br /></td></tr>
<tr class="separator:gad6731530ebbbcc0696e9bd94eb0d2724"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e5f7f1efc92794b6f0e96068240b45e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga7e5f7f1efc92794b6f0e96068240b45e">__HAL_RCC_MCO1_CONFIG</a>(__MCOCLKSOURCE__,  __MCODIV__)&#160;&#160;&#160;                 MODIFY_REG(RCC-&gt;CFGR, (<a class="el" href="group___peripheral___registers___bits___definition.html#ga76304e842d0244575776a28f82cafcfd">RCC_CFGR_MCOSEL</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga2c2055812655d6acfda9a73dd2e94e10">RCC_CFGR_MCOPRE</a>), ((__MCOCLKSOURCE__) | (__MCODIV__)))</td></tr>
<tr class="memdesc:ga7e5f7f1efc92794b6f0e96068240b45e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the MCO clock.  <a href="group___r_c_c___exported___macros.html#ga7e5f7f1efc92794b6f0e96068240b45e">More...</a><br /></td></tr>
<tr class="separator:ga7e5f7f1efc92794b6f0e96068240b45e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga3ea1390f8124e2b3b8d53e95541d6e53" name="ga3ea1390f8124e2b3b8d53e95541d6e53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3ea1390f8124e2b3b8d53e95541d6e53">&#9670;&#160;</a></span>__HAL_RCC_GET_PLL_OSCSOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_PLL_OSCSOURCE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(READ_BIT(RCC-&gt;PLLCFGR, RCC_PLLCFGR_PLLSRC))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to get the oscillator used as PLL clock source. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>oscillator used as PLL clock source. The returned value can be one of the following:<ul>
<li>RCC_PLLSOURCE_NONE: No oscillator is used as PLL clock source.</li>
<li>RCC_PLLSOURCE_HSI: HSI oscillator is used as PLL clock source.</li>
<li>RCC_PLLSOURCE_HSE: HSE oscillator is used as PLL clock source. </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga8df63b4aaea1551f9d4ba3fe22360cbb" name="ga8df63b4aaea1551f9d4ba3fe22360cbb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8df63b4aaea1551f9d4ba3fe22360cbb">&#9670;&#160;</a></span>__HAL_RCC_GET_PLLCLKOUT_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_PLLCLKOUT_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__PLLCLOCKOUT__</td><td>)</td>
          <td>&#160;&#160;&#160;READ_BIT(RCC-&gt;PLLCFGR, (__PLLCLOCKOUT__))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get clock output enable status (RCC_PLL_SYSCLK, RCC_PLL_48M1CLK, RCC_PLL_SAI3CLK) </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">__PLLCLOCKOUT__</td><td>specifies the output PLL clock to be checked. This parameter can be one of the following values: <ul>
<li><a class="el" href="group___r_c_c___p_l_l___clock___output.html#ga7f19981d05140dd69dd3ead7bcc70dc3">RCC_PLL_ADCCLK</a> This clock is used to generate a clock on ADC. </li>
<li><a class="el" href="group___r_c_c___p_l_l___clock___output.html#ga951a7b0946764a1067f5dbcb359761cf">RCC_PLL_48M1CLK</a> This Clock is used to generate the clock for the USB (48 MHz), FDCAN (&lt;=48 MHz) and QSPI (&lt;=48 MHz). </li>
<li><a class="el" href="group___r_c_c___p_l_l___clock___output.html#ga2452d1b434015696d6129a247e9bfee9">RCC_PLL_SYSCLK</a> This Clock is used to generate the high speed system clock (up to 170MHz) </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">SET</td><td>/ RESET </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gad40d00ff1c984ebd011ea9f6e7f93c44" name="gad40d00ff1c984ebd011ea9f6e7f93c44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad40d00ff1c984ebd011ea9f6e7f93c44">&#9670;&#160;</a></span>__HAL_RCC_GET_RTC_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_RTC_SOURCE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(READ_BIT(RCC-&gt;BDCR, RCC_BDCR_RTCSEL))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to get the RTC clock source. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>returned value can be one of the following: <ul>
<li>RCC_RTCCLKSOURCE_NONE No clock selected as RTC clock. </li>
<li><a class="el" href="group___r_c_c___r_t_c___clock___source.html#ga5dca8d63f250a20bd6bc005670d0c150">RCC_RTCCLKSOURCE_LSE</a> LSE selected as RTC clock. </li>
<li><a class="el" href="group___r_c_c___r_t_c___clock___source.html#gab47a1afb8b5eef9f20f4772961d0a5f4">RCC_RTCCLKSOURCE_LSI</a> LSI selected as RTC clock. </li>
<li><a class="el" href="group___r_c_c___r_t_c___clock___source.html#ga070b819c6eca00d4b89cbf35216c3a92">RCC_RTCCLKSOURCE_HSE_DIV32</a> HSE clock divided by 32 selected </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gac99c2453d9e77c8b457acc0210e754c2" name="gac99c2453d9e77c8b457acc0210e754c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac99c2453d9e77c8b457acc0210e754c2">&#9670;&#160;</a></span>__HAL_RCC_GET_SYSCLK_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_SYSCLK_SOURCE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(READ_BIT(RCC-&gt;CFGR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to get the clock source used as system clock. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source used as system clock. The returned value can be one of the following:<ul>
<li>RCC_SYSCLKSOURCE_STATUS_HSI: HSI used as system clock.</li>
<li>RCC_SYSCLKSOURCE_STATUS_HSE: HSE used as system clock.</li>
<li>RCC_SYSCLKSOURCE_STATUS_PLLCLK: PLL used as system clock. </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaa3d98648399f15d02645ef84f6ca8e4b" name="gaa3d98648399f15d02645ef84f6ca8e4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa3d98648399f15d02645ef84f6ca8e4b">&#9670;&#160;</a></span>__HAL_RCC_HSE_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_HSE_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__STATE__</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">                    <span class="keywordflow">do</span> {                                                   \</div>
<div class="line">                      if((__STATE__) == <a class="code hl_define" href="group___r_c_c___h_s_e___config.html#gabc4f70a44776c557af20496b04d9a9db">RCC_HSE_ON</a>)                        \</div>
<div class="line">                      {                                                    \</div>
<div class="line">                        SET_BIT(RCC-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a>);                    \</div>
<div class="line">                      }                                                    \</div>
<div class="line">                      <span class="keywordflow">else</span> <span class="keywordflow">if</span>((__STATE__) == <a class="code hl_define" href="group___r_c_c___h_s_e___config.html#ga5ca515db2d5c4d5bdb9ee3d154df2704">RCC_HSE_BYPASS</a>)               \</div>
<div class="line">                      {                                                    \</div>
<div class="line">                        SET_BIT(RCC-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa3288090671af5a959aae4d7f7696d55">RCC_CR_HSEBYP</a>);                   \</div>
<div class="line">                        SET_BIT(RCC-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a>);                    \</div>
<div class="line">                      }                                                    \</div>
<div class="line">                      <span class="keywordflow">else</span>                                                 \</div>
<div class="line">                      {                                                    \</div>
<div class="line">                        CLEAR_BIT(RCC-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a>);                  \</div>
<div class="line">                        CLEAR_BIT(RCC-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa3288090671af5a959aae4d7f7696d55">RCC_CR_HSEBYP</a>);                 \</div>
<div class="line">                      }                                                    \</div>
<div class="line">                    } <span class="keywordflow">while</span>(0)</div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaa3288090671af5a959aae4d7f7696d55"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa3288090671af5a959aae4d7f7696d55">RCC_CR_HSEBYP</a></div><div class="ttdeci">#define RCC_CR_HSEBYP</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:11847</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gadb8228c9020595b4cf9995137b8c9a7d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a></div><div class="ttdeci">#define RCC_CR_HSEON</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:11841</div></div>
<div class="ttc" id="agroup___r_c_c___h_s_e___config_html_ga5ca515db2d5c4d5bdb9ee3d154df2704"><div class="ttname"><a href="group___r_c_c___h_s_e___config.html#ga5ca515db2d5c4d5bdb9ee3d154df2704">RCC_HSE_BYPASS</a></div><div class="ttdeci">#define RCC_HSE_BYPASS</div><div class="ttdef"><b>Definition:</b> stm32g4xx_hal_rcc.h:159</div></div>
<div class="ttc" id="agroup___r_c_c___h_s_e___config_html_gabc4f70a44776c557af20496b04d9a9db"><div class="ttname"><a href="group___r_c_c___h_s_e___config.html#gabc4f70a44776c557af20496b04d9a9db">RCC_HSE_ON</a></div><div class="ttdeci">#define RCC_HSE_ON</div><div class="ttdef"><b>Definition:</b> stm32g4xx_hal_rcc.h:158</div></div>
</div><!-- fragment -->
<p>Macro to configure the External High Speed oscillator (HSE). </p>
<dl class="section note"><dt>Note</dt><dd>Transition HSE Bypass to HSE On and HSE On to HSE Bypass are not supported by this macro. User should request a transition to HSE Off first and then HSE On or HSE Bypass. </dd>
<dd>
After enabling the HSE (RCC_HSE_ON or RCC_HSE_Bypass), the application software should wait on HSERDY flag to be set indicating that HSE clock is stable and can be used to clock the PLL and/or system clock. </dd>
<dd>
HSE state can not be changed if it is used directly or through the PLL as system clock. In this case, you have to select another source of the system clock then change the HSE state (ex. disable it). </dd>
<dd>
The HSE is stopped by hardware when entering STOP and STANDBY modes. </dd>
<dd>
This function reset the CSSON bit, so if the clock security system(CSS) was previously enabled you have to enable it again after calling this function. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">__STATE__</td><td>specifies the new state of the HSE. This parameter can be one of the following values: <ul>
<li><a class="el" href="group___r_c_c___h_s_e___config.html#ga1616626d23fbce440398578855df6f97">RCC_HSE_OFF</a> Turn OFF the HSE oscillator, HSERDY flag goes low after 6 HSE oscillator clock cycles. </li>
<li><a class="el" href="group___r_c_c___h_s_e___config.html#gabc4f70a44776c557af20496b04d9a9db">RCC_HSE_ON</a> Turn ON the HSE oscillator. </li>
<li><a class="el" href="group___r_c_c___h_s_e___config.html#ga5ca515db2d5c4d5bdb9ee3d154df2704">RCC_HSE_BYPASS</a> HSE oscillator bypassed with external clock. </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga93d851ecdcd6c910044b0533261945f3" name="ga93d851ecdcd6c910044b0533261945f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga93d851ecdcd6c910044b0533261945f3">&#9670;&#160;</a></span>__HAL_RCC_HSI48_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_HSI48_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;SET_BIT(RCC-&gt;CRRCR, RCC_CRRCR_HSI48ON)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macros to enable or disable the Internal High Speed 48MHz oscillator (HSI48). </p>
<dl class="section note"><dt>Note</dt><dd>The HSI48 is stopped by hardware when entering STOP and STANDBY modes. </dd>
<dd>
After enabling the HSI48, the application software should wait on HSI48RDY flag to be set indicating that HSI48 clock is stable. This parameter can be: ENABLE or DISABLE. </dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga74c3b20fdb9a7672c50aa97bb46537b1" name="ga74c3b20fdb9a7672c50aa97bb46537b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga74c3b20fdb9a7672c50aa97bb46537b1">&#9670;&#160;</a></span>__HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__HSICALIBRATIONVALUE__</td><td>)</td>
          <td>&#160;&#160;&#160;                  MODIFY_REG(RCC-&gt;ICSCR, <a class="el" href="group___peripheral___registers___bits___definition.html#gab79c333962d5bd80636eca9997759804">RCC_ICSCR_HSITRIM</a>, (__HSICALIBRATIONVALUE__) &lt;&lt; RCC_ICSCR_HSITRIM_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to adjust the Internal High Speed 16MHz oscillator (HSI) calibration value. </p>
<dl class="section note"><dt>Note</dt><dd>The calibration is used to compensate for the variations in voltage and temperature that influence the frequency of the internal HSI RC. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">__HSICALIBRATIONVALUE__</td><td>specifies the calibration trimming value (default is RCC_HSICALIBRATION_DEFAULT). This parameter must be a number between 0 and 0x7F. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaab944f562b53fc74bcc0e4958388fd42" name="gaab944f562b53fc74bcc0e4958388fd42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaab944f562b53fc74bcc0e4958388fd42">&#9670;&#160;</a></span>__HAL_RCC_HSI_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_HSI_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;SET_BIT(RCC-&gt;CR, <a class="el" href="group___peripheral___registers___bits___definition.html#gaf4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macros to enable or disable the Internal High Speed 16MHz oscillator (HSI). </p>
<dl class="section note"><dt>Note</dt><dd>The HSI is stopped by hardware when entering STOP and STANDBY modes. It is used (enabled by hardware) as system clock source after startup from Reset, wakeup from STOP and STANDBY mode, or in case of failure of the HSE used directly or indirectly as system clock (if the Clock Security System CSS is enabled). </dd>
<dd>
HSI can not be stopped if it is used as system clock source. In this case, you have to select another source of the system clock then stop the HSI. </dd>
<dd>
After enabling the HSI, the application software should wait on HSIRDY flag to be set indicating that HSI clock is stable and can be used as system clock source. This parameter can be: ENABLE or DISABLE. </dd>
<dd>
When the HSI is stopped, HSIRDY flag goes low after 6 HSI oscillator clock cycles. </dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gae069a430441e0547d753a7b47feaebd1" name="gae069a430441e0547d753a7b47feaebd1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae069a430441e0547d753a7b47feaebd1">&#9670;&#160;</a></span>__HAL_RCC_HSISTOP_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_HSISTOP_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;SET_BIT(RCC-&gt;CR, <a class="el" href="group___peripheral___registers___bits___definition.html#gaa9172ae30b26b2daad9442579b8e2dd0">RCC_CR_HSIKERON</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macros to enable or disable the force of the Internal High Speed oscillator (HSI) in STOP mode to be quickly available as kernel clock for USARTs and I2Cs. </p>
<dl class="section note"><dt>Note</dt><dd>Keeping the HSI ON in STOP mode allows to avoid slowing down the communication speed because of the HSI startup time. </dd>
<dd>
The enable of this function has not effect on the HSION bit. This parameter can be: ENABLE or DISABLE. </dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga6b2b48f429e347c1c9c469122c64798b" name="ga6b2b48f429e347c1c9c469122c64798b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6b2b48f429e347c1c9c469122c64798b">&#9670;&#160;</a></span>__HAL_RCC_LSE_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_LSE_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__STATE__</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">                    <span class="keywordflow">do</span> {                                                       \</div>
<div class="line">                      if((__STATE__) == <a class="code hl_define" href="group___r_c_c___l_s_e___config.html#gac981ea636c2f215e4473901e0912f55a">RCC_LSE_ON</a>)                            \</div>
<div class="line">                      {                                                        \</div>
<div class="line">                        SET_BIT(RCC-&gt;BDCR, RCC_BDCR_LSEON);                    \</div>
<div class="line">                      }                                                        \</div>
<div class="line">                      <span class="keywordflow">else</span> <span class="keywordflow">if</span>((__STATE__) == <a class="code hl_define" href="group___r_c_c___l_s_e___config.html#gaad580157edbae878edbcc83c5a68e767">RCC_LSE_BYPASS</a>)                   \</div>
<div class="line">                      {                                                        \</div>
<div class="line">                        SET_BIT(RCC-&gt;BDCR, RCC_BDCR_LSEBYP);                   \</div>
<div class="line">                        SET_BIT(RCC-&gt;BDCR, RCC_BDCR_LSEON);                    \</div>
<div class="line">                      }                                                        \</div>
<div class="line">                      <span class="keywordflow">else</span>                                                     \</div>
<div class="line">                      {                                                        \</div>
<div class="line">                        CLEAR_BIT(RCC-&gt;BDCR, RCC_BDCR_LSEON);                  \</div>
<div class="line">                        CLEAR_BIT(RCC-&gt;BDCR, RCC_BDCR_LSEBYP);                 \</div>
<div class="line">                      }                                                        \</div>
<div class="line">                    } <span class="keywordflow">while</span>(0)</div>
<div class="ttc" id="agroup___r_c_c___l_s_e___config_html_gaad580157edbae878edbcc83c5a68e767"><div class="ttname"><a href="group___r_c_c___l_s_e___config.html#gaad580157edbae878edbcc83c5a68e767">RCC_LSE_BYPASS</a></div><div class="ttdeci">#define RCC_LSE_BYPASS</div><div class="ttdef"><b>Definition:</b> stm32g4xx_hal_rcc.h:169</div></div>
<div class="ttc" id="agroup___r_c_c___l_s_e___config_html_gac981ea636c2f215e4473901e0912f55a"><div class="ttname"><a href="group___r_c_c___l_s_e___config.html#gac981ea636c2f215e4473901e0912f55a">RCC_LSE_ON</a></div><div class="ttdeci">#define RCC_LSE_ON</div><div class="ttdef"><b>Definition:</b> stm32g4xx_hal_rcc.h:168</div></div>
</div><!-- fragment -->
<p>Macro to configure the External Low Speed oscillator (LSE). </p>
<dl class="section note"><dt>Note</dt><dd>Transitions LSE Bypass to LSE On and LSE On to LSE Bypass are not supported by this macro. User should request a transition to LSE Off first and then LSE On or LSE Bypass. </dd>
<dd>
As the LSE is in the Backup domain and write access is denied to this domain after reset, you have to enable write access using HAL_PWR_EnableBkUpAccess() function before to configure the LSE (to be done once after reset). </dd>
<dd>
After enabling the LSE (RCC_LSE_ON or RCC_LSE_BYPASS), the application software should wait on LSERDY flag to be set indicating that LSE clock is stable and can be used to clock the RTC. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">__STATE__</td><td>specifies the new state of the LSE. This parameter can be one of the following values: <ul>
<li><a class="el" href="group___r_c_c___l_s_e___config.html#ga6645c27708d0cad1a4ab61d2abb24c77">RCC_LSE_OFF</a> Turn OFF the LSE oscillator, LSERDY flag goes low after 6 LSE oscillator clock cycles. </li>
<li><a class="el" href="group___r_c_c___l_s_e___config.html#gac981ea636c2f215e4473901e0912f55a">RCC_LSE_ON</a> Turn ON the LSE oscillator. </li>
<li><a class="el" href="group___r_c_c___l_s_e___config.html#gaad580157edbae878edbcc83c5a68e767">RCC_LSE_BYPASS</a> LSE oscillator bypassed with external clock. </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gad6731530ebbbcc0696e9bd94eb0d2724" name="gad6731530ebbbcc0696e9bd94eb0d2724"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad6731530ebbbcc0696e9bd94eb0d2724">&#9670;&#160;</a></span>__HAL_RCC_LSEDRIVE_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_LSEDRIVE_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__LSEDRIVE__</td><td>)</td>
          <td>&#160;&#160;&#160;                  MODIFY_REG(RCC-&gt;BDCR, RCC_BDCR_LSEDRV, (__LSEDRIVE__))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to configure the External Low Speed oscillator (LSE) drive capability. </p>
<dl class="section note"><dt>Note</dt><dd>As the LSE is in the Backup domain and write access is denied to this domain after reset, you have to enable write access using HAL_PWR_EnableBkUpAccess() function before to configure the LSE (to be done once after reset). </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">__LSEDRIVE__</td><td>specifies the new state of the LSE drive capability. This parameter can be one of the following values: <ul>
<li><a class="el" href="group___r_c_c___l_s_e_drive___config.html#gab5fa5b50304710db2d7f6d583a225da3">RCC_LSEDRIVE_LOW</a> LSE oscillator low drive capability. </li>
<li><a class="el" href="group___r_c_c___l_s_e_drive___config.html#ga1151beb7f9869e91fe7617936ad0efff">RCC_LSEDRIVE_MEDIUMLOW</a> LSE oscillator medium low drive capability. </li>
<li><a class="el" href="group___r_c_c___l_s_e_drive___config.html#ga295eed1e1368d526fa0f6356ceecbc48">RCC_LSEDRIVE_MEDIUMHIGH</a> LSE oscillator medium high drive capability. </li>
<li><a class="el" href="group___r_c_c___l_s_e_drive___config.html#ga90b0854f3813d7ab2781519bfa58fd95">RCC_LSEDRIVE_HIGH</a> LSE oscillator high drive capability. </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga560de8b8991db4a296de878a7a8aa58b" name="ga560de8b8991db4a296de878a7a8aa58b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga560de8b8991db4a296de878a7a8aa58b">&#9670;&#160;</a></span>__HAL_RCC_LSI_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_LSI_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;SET_BIT(RCC-&gt;CSR, RCC_CSR_LSION)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macros to enable or disable the Internal Low Speed oscillator (LSI). </p>
<dl class="section note"><dt>Note</dt><dd>After enabling the LSI, the application software should wait on LSIRDY flag to be set indicating that LSI clock is stable and can be used to clock the IWDG and/or the RTC. </dd>
<dd>
LSI can not be disabled if the IWDG is running. </dd>
<dd>
When the LSI is stopped, LSIRDY flag goes low after 6 LSI oscillator clock cycles. </dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga7e5f7f1efc92794b6f0e96068240b45e" name="ga7e5f7f1efc92794b6f0e96068240b45e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7e5f7f1efc92794b6f0e96068240b45e">&#9670;&#160;</a></span>__HAL_RCC_MCO1_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_MCO1_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__MCOCLKSOURCE__, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__MCODIV__&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;                 MODIFY_REG(RCC-&gt;CFGR, (<a class="el" href="group___peripheral___registers___bits___definition.html#ga76304e842d0244575776a28f82cafcfd">RCC_CFGR_MCOSEL</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga2c2055812655d6acfda9a73dd2e94e10">RCC_CFGR_MCOPRE</a>), ((__MCOCLKSOURCE__) | (__MCODIV__)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to configure the MCO clock. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">__MCOCLKSOURCE__</td><td>specifies the MCO clock source. This parameter can be one of the following values: <ul>
<li><a class="el" href="group___r_c_c___m_c_o1___clock___source.html#ga725a16362f3324ef5866dc5a1ff07cf5">RCC_MCO1SOURCE_NOCLOCK</a> MCO output disabled </li>
<li><a class="el" href="group___r_c_c___m_c_o1___clock___source.html#gae8ca2959a1252ecd319843da02c79526">RCC_MCO1SOURCE_SYSCLK</a> System clock selected as MCO source </li>
<li><a class="el" href="group___r_c_c___m_c_o1___clock___source.html#gad99c388c455852143220397db3730635">RCC_MCO1SOURCE_HSI</a> HSI clock selected as MCO source </li>
<li><a class="el" href="group___r_c_c___m_c_o1___clock___source.html#ga5582d2ab152eb440a6cc3ae4833b043f">RCC_MCO1SOURCE_HSE</a> HSE clock selected as MCO sourcee </li>
<li><a class="el" href="group___r_c_c___m_c_o1___clock___source.html#ga79d888f2238eaa4e4b8d02b3900ea18b">RCC_MCO1SOURCE_PLLCLK</a> Main PLL clock selected as MCO source </li>
<li><a class="el" href="group___r_c_c___m_c_o1___clock___source.html#ga4ada18d28374df66c1b6da16606c23d8">RCC_MCO1SOURCE_LSI</a> LSI clock selected as MCO source </li>
<li><a class="el" href="group___r_c_c___m_c_o1___clock___source.html#gaa01b6cb196df3a4ad690f8bcaa4d0621">RCC_MCO1SOURCE_LSE</a> LSE clock selected as MCO source </li>
<li><a class="el" href="group___r_c_c___m_c_o1___clock___source.html#ga488078873284a8d9cbb85bd867b83b75">RCC_MCO1SOURCE_HSI48</a> HSI48 clock selected as MCO source for devices with HSI48 </li>
</ul>
</td></tr>
    <tr><td class="paramname">__MCODIV__</td><td>specifies the MCO clock prescaler. This parameter can be one of the following values: <ul>
<li><a class="el" href="group___r_c_c___m_c_ox___clock___prescaler.html#ga438d8c3bead4e1ec5dd5757cb0313d53">RCC_MCODIV_1</a> MCO clock source is divided by 1 </li>
<li><a class="el" href="group___r_c_c___m_c_ox___clock___prescaler.html#ga6198330847077f4da351915518140bfc">RCC_MCODIV_2</a> MCO clock source is divided by 2 </li>
<li><a class="el" href="group___r_c_c___m_c_ox___clock___prescaler.html#ga1bdc2eb56aaeb53dc3ca5cd72f22d4c8">RCC_MCODIV_4</a> MCO clock source is divided by 4 </li>
<li><a class="el" href="group___r_c_c___m_c_ox___clock___prescaler.html#gadb84d9a10db2c49376be8fada619fe08">RCC_MCODIV_8</a> MCO clock source is divided by 8 </li>
<li><a class="el" href="group___r_c_c___m_c_ox___clock___prescaler.html#ga3ab3ab9547ef8800355111517b547882">RCC_MCODIV_16</a> MCO clock source is divided by 16 </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga2e63bb89de4a4f0c2365fe9033bd4f48" name="ga2e63bb89de4a4f0c2365fe9033bd4f48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2e63bb89de4a4f0c2365fe9033bd4f48">&#9670;&#160;</a></span>__HAL_RCC_PLL_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_PLL_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__PLLSOURCE__, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__PLLM__, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__PLLN__, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__PLLP__, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__PLLQ__, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__PLLR__&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">                  MODIFY_REG(RCC-&gt;PLLCFGR, \</div>
<div class="line">                             (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | \</div>
<div class="line">                              RCC_PLLCFGR_PLLQ | RCC_PLLCFGR_PLLR | RCC_PLLCFGR_PLLPDIV), \</div>
<div class="line">                             ((__PLLSOURCE__) | \</div>
<div class="line">                              (((__PLLM__) - 1U) &lt;&lt; RCC_PLLCFGR_PLLM_Pos) | \</div>
<div class="line">                              ((__PLLN__) &lt;&lt; RCC_PLLCFGR_PLLN_Pos) | \</div>
<div class="line">                              ((((__PLLQ__) &gt;&gt; 1U) - 1U) &lt;&lt; RCC_PLLCFGR_PLLQ_Pos) | \</div>
<div class="line">                              ((((__PLLR__) &gt;&gt; 1U) - 1U) &lt;&lt; RCC_PLLCFGR_PLLR_Pos) | \</div>
<div class="line">                              ((__PLLP__) &lt;&lt; RCC_PLLCFGR_PLLPDIV_Pos)))</div>
</div><!-- fragment -->
<p>Macro to configure the main PLL clock source, multiplication and division factors. </p>
<dl class="section note"><dt>Note</dt><dd>This macro must be used only when the main PLL is disabled. </dd>
<dd>
This macro preserves the PLL's output clocks enable state.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">__PLLSOURCE__</td><td>specifies the PLL entry clock source. This parameter can be one of the following values: <ul>
<li><a class="el" href="group___r_c_c___p_l_l___clock___source.html#ga2a440b01eaeb8f3a6282598fc748ef1f">RCC_PLLSOURCE_NONE</a> No clock selected as PLL clock entry </li>
<li><a class="el" href="group___r_c_c___p_l_l___clock___source.html#ga0e07703f1ccb3d60f8a47a2dc631c218">RCC_PLLSOURCE_HSI</a> HSI oscillator clock selected as PLL clock entry </li>
<li><a class="el" href="group___r_c_c___p_l_l___clock___source.html#ga197cea7fe5c2db26fe7fcdb0f99dd4d7">RCC_PLLSOURCE_HSE</a> HSE oscillator clock selected as PLL clock entry</li>
</ul>
</td></tr>
    <tr><td class="paramname">__PLLM__</td><td>specifies the division factor for PLL VCO input clock. This parameter must be a value of <a class="el" href="group___r_c_c___p_l_l_m___clock___divider.html">PLLM Clock Divider</a> </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>You have to set the PLLM parameter correctly to ensure that the VCO input frequency ranges from 2.66 to 8 MHz. It is recommended to select a frequency of 8 MHz to limit PLL jitter.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">__PLLN__</td><td>specifies the multiplication factor for PLL VCO output clock. This parameter must be a number between 8 and 127. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>You have to set the PLLN parameter correctly to ensure that the VCO output frequency is between 64 and 344 MHz.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">__PLLP__</td><td>specifies the division factor for SAI clock. This parameter must be a number in the range (2 to 31).</td></tr>
    <tr><td class="paramname">__PLLQ__</td><td>specifies the division factor for OTG FS, SDMMC1 and RNG clocks. This parameter must be in the range (2, 4, 6 or 8). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>If the USB OTG FS is used in your application, you have to set the PLLQ parameter correctly to have 48 MHz clock for the USB. However, the SDMMC1 and RNG need a frequency lower than or equal to 48 MHz to work correctly. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">__PLLR__</td><td>specifies the division factor for the main system clock. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>You have to set the PLLR parameter correctly to not exceed 170MHZ. This parameter must be in the range (2, 4, 6 or 8). </dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaaf196a2df41b0bcbc32745c2b218e696" name="gaaf196a2df41b0bcbc32745c2b218e696"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaf196a2df41b0bcbc32745c2b218e696">&#9670;&#160;</a></span>__HAL_RCC_PLL_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_PLL_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;SET_BIT(RCC-&gt;CR, <a class="el" href="group___peripheral___registers___bits___definition.html#gad0e73d5b0a4883e074d40029b49ee47e">RCC_CR_PLLON</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macros to enable or disable the main PLL. </p>
<dl class="section note"><dt>Note</dt><dd>After enabling the main PLL, the application software should wait on PLLRDY flag to be set indicating that PLL clock is stable and can be used as system clock source. </dd>
<dd>
The main PLL can not be disabled if it is used as system clock source </dd>
<dd>
The main PLL is disabled by hardware when entering STOP and STANDBY modes. </dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gabca62f581e6c2553cca7ef0d7a2a4b7f" name="gabca62f581e6c2553cca7ef0d7a2a4b7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabca62f581e6c2553cca7ef0d7a2a4b7f">&#9670;&#160;</a></span>__HAL_RCC_PLL_PLLM_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_PLL_PLLM_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__PLLM__</td><td>)</td>
          <td>&#160;&#160;&#160;                  MODIFY_REG(RCC-&gt;PLLCFGR, RCC_PLLCFGR_PLLM, ((__PLLM__) - 1) &lt;&lt; RCC_PLLCFGR_PLLM_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to configure the PLL source division factor M. </p>
<dl class="section note"><dt>Note</dt><dd>This function must be used only when the main PLL is disabled. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">__PLLM__</td><td>specifies the division factor for PLL VCO input clock This parameter must be a value of <a class="el" href="group___r_c_c___p_l_l_m___clock___divider.html">PLLM Clock Divider</a>. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>You have to set the PLLM parameter correctly to ensure that the VCO input frequency ranges from 2.66 to 8 MHz. It is recommended to select a frequency of 8 MHz to limit PLL jitter. </dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaf9a8466f991888332ec978dc92c62d7d" name="gaf9a8466f991888332ec978dc92c62d7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf9a8466f991888332ec978dc92c62d7d">&#9670;&#160;</a></span>__HAL_RCC_PLL_PLLSOURCE_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_PLL_PLLSOURCE_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__PLLSOURCE__</td><td>)</td>
          <td>&#160;&#160;&#160;                  MODIFY_REG(RCC-&gt;PLLCFGR, RCC_PLLCFGR_PLLSRC, (__PLLSOURCE__))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to configure the PLL clock source. </p>
<dl class="section note"><dt>Note</dt><dd>This function must be used only when the main PLL is disabled. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">__PLLSOURCE__</td><td>specifies the PLL entry clock source. This parameter can be one of the following values: <ul>
<li><a class="el" href="group___r_c_c___p_l_l___clock___source.html#ga2a440b01eaeb8f3a6282598fc748ef1f">RCC_PLLSOURCE_NONE</a> No clock selected as PLL clock entry </li>
<li><a class="el" href="group___r_c_c___p_l_l___clock___source.html#ga0e07703f1ccb3d60f8a47a2dc631c218">RCC_PLLSOURCE_HSI</a> HSI oscillator clock selected as PLL clock entry </li>
<li><a class="el" href="group___r_c_c___p_l_l___clock___source.html#ga197cea7fe5c2db26fe7fcdb0f99dd4d7">RCC_PLLSOURCE_HSE</a> HSE oscillator clock selected as PLL clock entry </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaab70beccea4c82e4acc69befcdb5e862" name="gaab70beccea4c82e4acc69befcdb5e862"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaab70beccea4c82e4acc69befcdb5e862">&#9670;&#160;</a></span>__HAL_RCC_PLLCLKOUT_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_PLLCLKOUT_ENABLE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__PLLCLOCKOUT__</td><td>)</td>
          <td>&#160;&#160;&#160;SET_BIT(RCC-&gt;PLLCFGR, (__PLLCLOCKOUT__))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable or disable each clock output (RCC_PLL_SYSCLK, RCC_PLL_48M1CLK, RCC_PLL_ADCCLK) </p>
<dl class="section note"><dt>Note</dt><dd>Enabling/disabling clock outputs RCC_PLL_ADCCLK and RCC_PLL_48M1CLK can be done at anytime without the need to stop the PLL in order to save power. But RCC_PLL_SYSCLK cannot be stopped if used as System Clock. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">__PLLCLOCKOUT__</td><td>specifies the PLL clock to be output. This parameter can be one or a combination of the following values: <ul>
<li><a class="el" href="group___r_c_c___p_l_l___clock___output.html#ga7f19981d05140dd69dd3ead7bcc70dc3">RCC_PLL_ADCCLK</a> This clock is used to generate a clock on ADC. </li>
<li><a class="el" href="group___r_c_c___p_l_l___clock___output.html#ga951a7b0946764a1067f5dbcb359761cf">RCC_PLL_48M1CLK</a> This Clock is used to generate the clock for the USB (48 MHz), FDCAN (&lt;=48 MHz) and QSPI (&lt;=48 MHz). </li>
<li><a class="el" href="group___r_c_c___p_l_l___clock___output.html#ga2452d1b434015696d6129a247e9bfee9">RCC_PLL_SYSCLK</a> This Clock is used to generate the high speed system clock (up to 170MHz) </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga2d6c4c7e951bfd007d26988fbfe6eaa4" name="ga2d6c4c7e951bfd007d26988fbfe6eaa4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2d6c4c7e951bfd007d26988fbfe6eaa4">&#9670;&#160;</a></span>__HAL_RCC_RTC_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_RTC_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__RTC_CLKSOURCE__</td><td>)</td>
          <td>&#160;&#160;&#160;                  MODIFY_REG( RCC-&gt;BDCR, RCC_BDCR_RTCSEL, (__RTC_CLKSOURCE__))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macros to configure the RTC clock (RTCCLK). </p>
<dl class="section note"><dt>Note</dt><dd>As the RTC clock configuration bits are in the Backup domain and write access is denied to this domain after reset, you have to enable write access using the Power Backup Access macro before to configure the RTC clock source (to be done once after reset). </dd>
<dd>
Once the RTC clock is configured it cannot be changed unless the Backup domain is reset using <a class="el" href="group___r_c_c___backup___domain___reset.html#ga3bf7da608ff985873ca8e248fb1dc4f0" title="Macros to force or release the Backup domain reset.">__HAL_RCC_BACKUPRESET_FORCE()</a> macro, or by a Power On Reset (POR).</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">__RTC_CLKSOURCE__</td><td>specifies the RTC clock source. This parameter can be one of the following values: <ul>
<li>RCC_RTCCLKSOURCE_NONE No clock selected as RTC clock. </li>
<li><a class="el" href="group___r_c_c___r_t_c___clock___source.html#ga5dca8d63f250a20bd6bc005670d0c150">RCC_RTCCLKSOURCE_LSE</a> LSE selected as RTC clock. </li>
<li><a class="el" href="group___r_c_c___r_t_c___clock___source.html#gab47a1afb8b5eef9f20f4772961d0a5f4">RCC_RTCCLKSOURCE_LSI</a> LSI selected as RTC clock. </li>
<li><a class="el" href="group___r_c_c___r_t_c___clock___source.html#ga070b819c6eca00d4b89cbf35216c3a92">RCC_RTCCLKSOURCE_HSE_DIV32</a> HSE clock divided by 32 selected</li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>If the LSE or LSI is used as RTC clock source, the RTC continues to work in STOP and STANDBY modes, and can be used as wakeup source. However, when the HSE clock is used as RTC clock source, the RTC cannot be used in STOP and STANDBY modes. </dd>
<dd>
The maximum input clock frequency for RTC is 1MHz (when using HSE as RTC clock source). </dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaa29be28740b3d480e83efbc2e695c1b8" name="gaa29be28740b3d480e83efbc2e695c1b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa29be28740b3d480e83efbc2e695c1b8">&#9670;&#160;</a></span>__HAL_RCC_SYSCLK_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_SYSCLK_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__SYSCLKSOURCE__</td><td>)</td>
          <td>&#160;&#160;&#160;                  MODIFY_REG(RCC-&gt;CFGR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga0eea5e5f7743a7e8995b8beeb18355c1">RCC_CFGR_SW</a>, (__SYSCLKSOURCE__))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to configure the system clock source. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">__SYSCLKSOURCE__</td><td>specifies the system clock source. This parameter can be one of the following values:<ul>
<li>RCC_SYSCLKSOURCE_HSI: HSI oscillator is used as system clock source.</li>
<li>RCC_SYSCLKSOURCE_HSE: HSE oscillator is used as system clock source.</li>
<li>RCC_SYSCLKSOURCE_PLLCLK: PLL output is used as system clock source. </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5
</small></address>
</body>
</html>
