

================================================================
== Vivado HLS Report for 'dense_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_3u_config26_s'
================================================================
* Date:           Thu Dec 12 22:34:57 2019

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 5.988 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       54|       54| 0.323 us | 0.323 us |   54|   54|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------------------+------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                                                             |                                                                  |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |                                   Instance                                  |                              Module                              |   min   |   max   |    min   |    max   | min | max |   Type   |
        +-----------------------------------------------------------------------------+------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |grp_dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config26_s_fu_111  |dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config26_s  |       52|       52| 0.311 us | 0.311 us |   53|   53| function |
        +-----------------------------------------------------------------------------+------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|      6|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      1|    1903|   1266|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    430|    -|
|Register         |        -|      -|     438|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      1|    2341|   1702|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |       2|      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------------------+------------------------------------------------------------------+---------+-------+------+------+-----+
    |                                   Instance                                  |                              Module                              | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +-----------------------------------------------------------------------------+------------------------------------------------------------------+---------+-------+------+------+-----+
    |grp_dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config26_s_fu_111  |dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config26_s  |        0|      1|  1903|  1266|    0|
    +-----------------------------------------------------------------------------+------------------------------------------------------------------+---------+-------+------+------+-----+
    |Total                                                                        |                                                                  |        0|      1|  1903|  1266|    0|
    +-----------------------------------------------------------------------------+------------------------------------------------------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |io_acc_block_signal_op150  |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op56   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state1            |    or    |      0|  0|   2|           1|           1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0|   6|           3|           3|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+-----+-----------+-----+-----------+
    |              Name             | LUT | Input Size| Bits| Total Bits|
    +-------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                      |  241|         56|    1|         56|
    |ap_done                        |    9|          2|    1|          2|
    |data_stream_V_data_0_V_blk_n   |    9|          2|    1|          2|
    |data_stream_V_data_10_V_blk_n  |    9|          2|    1|          2|
    |data_stream_V_data_11_V_blk_n  |    9|          2|    1|          2|
    |data_stream_V_data_12_V_blk_n  |    9|          2|    1|          2|
    |data_stream_V_data_13_V_blk_n  |    9|          2|    1|          2|
    |data_stream_V_data_14_V_blk_n  |    9|          2|    1|          2|
    |data_stream_V_data_15_V_blk_n  |    9|          2|    1|          2|
    |data_stream_V_data_1_V_blk_n   |    9|          2|    1|          2|
    |data_stream_V_data_2_V_blk_n   |    9|          2|    1|          2|
    |data_stream_V_data_3_V_blk_n   |    9|          2|    1|          2|
    |data_stream_V_data_4_V_blk_n   |    9|          2|    1|          2|
    |data_stream_V_data_5_V_blk_n   |    9|          2|    1|          2|
    |data_stream_V_data_6_V_blk_n   |    9|          2|    1|          2|
    |data_stream_V_data_7_V_blk_n   |    9|          2|    1|          2|
    |data_stream_V_data_8_V_blk_n   |    9|          2|    1|          2|
    |data_stream_V_data_9_V_blk_n   |    9|          2|    1|          2|
    |real_start                     |    9|          2|    1|          2|
    |res_stream_V_data_0_V_blk_n    |    9|          2|    1|          2|
    |res_stream_V_data_1_V_blk_n    |    9|          2|    1|          2|
    |res_stream_V_data_2_V_blk_n    |    9|          2|    1|          2|
    +-------------------------------+-----+-----------+-----+-----------+
    |Total                          |  430|         98|   22|         98|
    +-------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                           Name                                           | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                                 |  55|   0|   55|          0|
    |ap_done_reg                                                                               |   1|   0|    1|          0|
    |data_0_V_reg_207                                                                          |  20|   0|   20|          0|
    |data_10_V_reg_257                                                                         |  20|   0|   20|          0|
    |data_11_V_reg_262                                                                         |  20|   0|   20|          0|
    |data_12_V_reg_267                                                                         |  20|   0|   20|          0|
    |data_13_V_reg_272                                                                         |  20|   0|   20|          0|
    |data_14_V_reg_277                                                                         |  20|   0|   20|          0|
    |data_15_V_reg_282                                                                         |  20|   0|   20|          0|
    |data_1_V_reg_212                                                                          |  20|   0|   20|          0|
    |data_2_V_reg_217                                                                          |  20|   0|   20|          0|
    |data_3_V_reg_222                                                                          |  20|   0|   20|          0|
    |data_4_V_reg_227                                                                          |  20|   0|   20|          0|
    |data_5_V_reg_232                                                                          |  20|   0|   20|          0|
    |data_6_V_reg_237                                                                          |  20|   0|   20|          0|
    |data_7_V_reg_242                                                                          |  20|   0|   20|          0|
    |data_8_V_reg_247                                                                          |  20|   0|   20|          0|
    |data_9_V_reg_252                                                                          |  20|   0|   20|          0|
    |grp_dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config26_s_fu_111_ap_start_reg  |   1|   0|    1|          0|
    |res_0_V_reg_287                                                                           |  20|   0|   20|          0|
    |res_1_V_reg_292                                                                           |  20|   0|   20|          0|
    |res_2_V_reg_297                                                                           |  20|   0|   20|          0|
    |start_once_reg                                                                            |   1|   0|    1|          0|
    +------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                     | 438|   0|  438|          0|
    +------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |                            Source Object                           |    C Type    |
+---------------------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+
|ap_clk                           |  in |    1| ap_ctrl_hs | dense<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,3u>,config26> | return value |
|ap_rst                           |  in |    1| ap_ctrl_hs | dense<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,3u>,config26> | return value |
|ap_start                         |  in |    1| ap_ctrl_hs | dense<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,3u>,config26> | return value |
|start_full_n                     |  in |    1| ap_ctrl_hs | dense<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,3u>,config26> | return value |
|ap_done                          | out |    1| ap_ctrl_hs | dense<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,3u>,config26> | return value |
|ap_continue                      |  in |    1| ap_ctrl_hs | dense<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,3u>,config26> | return value |
|ap_idle                          | out |    1| ap_ctrl_hs | dense<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,3u>,config26> | return value |
|ap_ready                         | out |    1| ap_ctrl_hs | dense<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,3u>,config26> | return value |
|start_out                        | out |    1| ap_ctrl_hs | dense<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,3u>,config26> | return value |
|start_write                      | out |    1| ap_ctrl_hs | dense<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,3u>,config26> | return value |
|data_stream_V_data_0_V_dout      |  in |   20|   ap_fifo  |                       data_stream_V_data_0_V                       |    pointer   |
|data_stream_V_data_0_V_empty_n   |  in |    1|   ap_fifo  |                       data_stream_V_data_0_V                       |    pointer   |
|data_stream_V_data_0_V_read      | out |    1|   ap_fifo  |                       data_stream_V_data_0_V                       |    pointer   |
|data_stream_V_data_1_V_dout      |  in |   20|   ap_fifo  |                       data_stream_V_data_1_V                       |    pointer   |
|data_stream_V_data_1_V_empty_n   |  in |    1|   ap_fifo  |                       data_stream_V_data_1_V                       |    pointer   |
|data_stream_V_data_1_V_read      | out |    1|   ap_fifo  |                       data_stream_V_data_1_V                       |    pointer   |
|data_stream_V_data_2_V_dout      |  in |   20|   ap_fifo  |                       data_stream_V_data_2_V                       |    pointer   |
|data_stream_V_data_2_V_empty_n   |  in |    1|   ap_fifo  |                       data_stream_V_data_2_V                       |    pointer   |
|data_stream_V_data_2_V_read      | out |    1|   ap_fifo  |                       data_stream_V_data_2_V                       |    pointer   |
|data_stream_V_data_3_V_dout      |  in |   20|   ap_fifo  |                       data_stream_V_data_3_V                       |    pointer   |
|data_stream_V_data_3_V_empty_n   |  in |    1|   ap_fifo  |                       data_stream_V_data_3_V                       |    pointer   |
|data_stream_V_data_3_V_read      | out |    1|   ap_fifo  |                       data_stream_V_data_3_V                       |    pointer   |
|data_stream_V_data_4_V_dout      |  in |   20|   ap_fifo  |                       data_stream_V_data_4_V                       |    pointer   |
|data_stream_V_data_4_V_empty_n   |  in |    1|   ap_fifo  |                       data_stream_V_data_4_V                       |    pointer   |
|data_stream_V_data_4_V_read      | out |    1|   ap_fifo  |                       data_stream_V_data_4_V                       |    pointer   |
|data_stream_V_data_5_V_dout      |  in |   20|   ap_fifo  |                       data_stream_V_data_5_V                       |    pointer   |
|data_stream_V_data_5_V_empty_n   |  in |    1|   ap_fifo  |                       data_stream_V_data_5_V                       |    pointer   |
|data_stream_V_data_5_V_read      | out |    1|   ap_fifo  |                       data_stream_V_data_5_V                       |    pointer   |
|data_stream_V_data_6_V_dout      |  in |   20|   ap_fifo  |                       data_stream_V_data_6_V                       |    pointer   |
|data_stream_V_data_6_V_empty_n   |  in |    1|   ap_fifo  |                       data_stream_V_data_6_V                       |    pointer   |
|data_stream_V_data_6_V_read      | out |    1|   ap_fifo  |                       data_stream_V_data_6_V                       |    pointer   |
|data_stream_V_data_7_V_dout      |  in |   20|   ap_fifo  |                       data_stream_V_data_7_V                       |    pointer   |
|data_stream_V_data_7_V_empty_n   |  in |    1|   ap_fifo  |                       data_stream_V_data_7_V                       |    pointer   |
|data_stream_V_data_7_V_read      | out |    1|   ap_fifo  |                       data_stream_V_data_7_V                       |    pointer   |
|data_stream_V_data_8_V_dout      |  in |   20|   ap_fifo  |                       data_stream_V_data_8_V                       |    pointer   |
|data_stream_V_data_8_V_empty_n   |  in |    1|   ap_fifo  |                       data_stream_V_data_8_V                       |    pointer   |
|data_stream_V_data_8_V_read      | out |    1|   ap_fifo  |                       data_stream_V_data_8_V                       |    pointer   |
|data_stream_V_data_9_V_dout      |  in |   20|   ap_fifo  |                       data_stream_V_data_9_V                       |    pointer   |
|data_stream_V_data_9_V_empty_n   |  in |    1|   ap_fifo  |                       data_stream_V_data_9_V                       |    pointer   |
|data_stream_V_data_9_V_read      | out |    1|   ap_fifo  |                       data_stream_V_data_9_V                       |    pointer   |
|data_stream_V_data_10_V_dout     |  in |   20|   ap_fifo  |                       data_stream_V_data_10_V                      |    pointer   |
|data_stream_V_data_10_V_empty_n  |  in |    1|   ap_fifo  |                       data_stream_V_data_10_V                      |    pointer   |
|data_stream_V_data_10_V_read     | out |    1|   ap_fifo  |                       data_stream_V_data_10_V                      |    pointer   |
|data_stream_V_data_11_V_dout     |  in |   20|   ap_fifo  |                       data_stream_V_data_11_V                      |    pointer   |
|data_stream_V_data_11_V_empty_n  |  in |    1|   ap_fifo  |                       data_stream_V_data_11_V                      |    pointer   |
|data_stream_V_data_11_V_read     | out |    1|   ap_fifo  |                       data_stream_V_data_11_V                      |    pointer   |
|data_stream_V_data_12_V_dout     |  in |   20|   ap_fifo  |                       data_stream_V_data_12_V                      |    pointer   |
|data_stream_V_data_12_V_empty_n  |  in |    1|   ap_fifo  |                       data_stream_V_data_12_V                      |    pointer   |
|data_stream_V_data_12_V_read     | out |    1|   ap_fifo  |                       data_stream_V_data_12_V                      |    pointer   |
|data_stream_V_data_13_V_dout     |  in |   20|   ap_fifo  |                       data_stream_V_data_13_V                      |    pointer   |
|data_stream_V_data_13_V_empty_n  |  in |    1|   ap_fifo  |                       data_stream_V_data_13_V                      |    pointer   |
|data_stream_V_data_13_V_read     | out |    1|   ap_fifo  |                       data_stream_V_data_13_V                      |    pointer   |
|data_stream_V_data_14_V_dout     |  in |   20|   ap_fifo  |                       data_stream_V_data_14_V                      |    pointer   |
|data_stream_V_data_14_V_empty_n  |  in |    1|   ap_fifo  |                       data_stream_V_data_14_V                      |    pointer   |
|data_stream_V_data_14_V_read     | out |    1|   ap_fifo  |                       data_stream_V_data_14_V                      |    pointer   |
|data_stream_V_data_15_V_dout     |  in |   20|   ap_fifo  |                       data_stream_V_data_15_V                      |    pointer   |
|data_stream_V_data_15_V_empty_n  |  in |    1|   ap_fifo  |                       data_stream_V_data_15_V                      |    pointer   |
|data_stream_V_data_15_V_read     | out |    1|   ap_fifo  |                       data_stream_V_data_15_V                      |    pointer   |
|res_stream_V_data_0_V_din        | out |   20|   ap_fifo  |                        res_stream_V_data_0_V                       |    pointer   |
|res_stream_V_data_0_V_full_n     |  in |    1|   ap_fifo  |                        res_stream_V_data_0_V                       |    pointer   |
|res_stream_V_data_0_V_write      | out |    1|   ap_fifo  |                        res_stream_V_data_0_V                       |    pointer   |
|res_stream_V_data_1_V_din        | out |   20|   ap_fifo  |                        res_stream_V_data_1_V                       |    pointer   |
|res_stream_V_data_1_V_full_n     |  in |    1|   ap_fifo  |                        res_stream_V_data_1_V                       |    pointer   |
|res_stream_V_data_1_V_write      | out |    1|   ap_fifo  |                        res_stream_V_data_1_V                       |    pointer   |
|res_stream_V_data_2_V_din        | out |   20|   ap_fifo  |                        res_stream_V_data_2_V                       |    pointer   |
|res_stream_V_data_2_V_full_n     |  in |    1|   ap_fifo  |                        res_stream_V_data_2_V                       |    pointer   |
|res_stream_V_data_2_V_write      | out |    1|   ap_fifo  |                        res_stream_V_data_2_V                       |    pointer   |
+---------------------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 55
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.18>
ST_1 : Operation 56 [1/1] (2.18ns)   --->   "%empty = call { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } @_ssdm_op_Read.ap_fifo.volatile.i20P.i20P.i20P.i20P.i20P.i20P.i20P.i20P.i20P.i20P.i20P.i20P.i20P.i20P.i20P.i20P(i20* %data_stream_V_data_0_V, i20* %data_stream_V_data_1_V, i20* %data_stream_V_data_2_V, i20* %data_stream_V_data_3_V, i20* %data_stream_V_data_4_V, i20* %data_stream_V_data_5_V, i20* %data_stream_V_data_6_V, i20* %data_stream_V_data_7_V, i20* %data_stream_V_data_8_V, i20* %data_stream_V_data_9_V, i20* %data_stream_V_data_10_V, i20* %data_stream_V_data_11_V, i20* %data_stream_V_data_12_V, i20* %data_stream_V_data_13_V, i20* %data_stream_V_data_14_V, i20* %data_stream_V_data_15_V)" [firmware/nnet_utils/nnet_dense_stream.h:40]   --->   Operation 56 'read' 'empty' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 20> <Depth = 1> <FIFO>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%data_0_V = extractvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %empty, 0" [firmware/nnet_utils/nnet_dense_stream.h:40]   --->   Operation 57 'extractvalue' 'data_0_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%data_1_V = extractvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %empty, 1" [firmware/nnet_utils/nnet_dense_stream.h:40]   --->   Operation 58 'extractvalue' 'data_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%data_2_V = extractvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %empty, 2" [firmware/nnet_utils/nnet_dense_stream.h:40]   --->   Operation 59 'extractvalue' 'data_2_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%data_3_V = extractvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %empty, 3" [firmware/nnet_utils/nnet_dense_stream.h:40]   --->   Operation 60 'extractvalue' 'data_3_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%data_4_V = extractvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %empty, 4" [firmware/nnet_utils/nnet_dense_stream.h:40]   --->   Operation 61 'extractvalue' 'data_4_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%data_5_V = extractvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %empty, 5" [firmware/nnet_utils/nnet_dense_stream.h:40]   --->   Operation 62 'extractvalue' 'data_5_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%data_6_V = extractvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %empty, 6" [firmware/nnet_utils/nnet_dense_stream.h:40]   --->   Operation 63 'extractvalue' 'data_6_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%data_7_V = extractvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %empty, 7" [firmware/nnet_utils/nnet_dense_stream.h:40]   --->   Operation 64 'extractvalue' 'data_7_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%data_8_V = extractvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %empty, 8" [firmware/nnet_utils/nnet_dense_stream.h:40]   --->   Operation 65 'extractvalue' 'data_8_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%data_9_V = extractvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %empty, 9" [firmware/nnet_utils/nnet_dense_stream.h:40]   --->   Operation 66 'extractvalue' 'data_9_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%data_10_V = extractvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %empty, 10" [firmware/nnet_utils/nnet_dense_stream.h:40]   --->   Operation 67 'extractvalue' 'data_10_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%data_11_V = extractvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %empty, 11" [firmware/nnet_utils/nnet_dense_stream.h:40]   --->   Operation 68 'extractvalue' 'data_11_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%data_12_V = extractvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %empty, 12" [firmware/nnet_utils/nnet_dense_stream.h:40]   --->   Operation 69 'extractvalue' 'data_12_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%data_13_V = extractvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %empty, 13" [firmware/nnet_utils/nnet_dense_stream.h:40]   --->   Operation 70 'extractvalue' 'data_13_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%data_14_V = extractvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %empty, 14" [firmware/nnet_utils/nnet_dense_stream.h:40]   --->   Operation 71 'extractvalue' 'data_14_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%data_15_V = extractvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %empty, 15" [firmware/nnet_utils/nnet_dense_stream.h:40]   --->   Operation 72 'extractvalue' 'data_15_V' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.22>
ST_2 : Operation 73 [53/53] (4.22ns)   --->   "%call_ret = call fastcc { i20, i20, i20 } @"dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config26>"(i20 %data_0_V, i20 %data_1_V, i20 %data_2_V, i20 %data_3_V, i20 %data_4_V, i20 %data_5_V, i20 %data_6_V, i20 %data_7_V, i20 %data_8_V, i20 %data_9_V, i20 %data_10_V, i20 %data_11_V, i20 %data_12_V, i20 %data_13_V, i20 %data_14_V, i20 %data_15_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 73 'call' 'call_ret' <Predicate = true> <Delay = 4.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 4.37>
ST_3 : Operation 74 [52/53] (4.37ns)   --->   "%call_ret = call fastcc { i20, i20, i20 } @"dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config26>"(i20 %data_0_V, i20 %data_1_V, i20 %data_2_V, i20 %data_3_V, i20 %data_4_V, i20 %data_5_V, i20 %data_6_V, i20 %data_7_V, i20 %data_8_V, i20 %data_9_V, i20 %data_10_V, i20 %data_11_V, i20 %data_12_V, i20 %data_13_V, i20 %data_14_V, i20 %data_15_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 74 'call' 'call_ret' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 4.37>
ST_4 : Operation 75 [51/53] (4.37ns)   --->   "%call_ret = call fastcc { i20, i20, i20 } @"dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config26>"(i20 %data_0_V, i20 %data_1_V, i20 %data_2_V, i20 %data_3_V, i20 %data_4_V, i20 %data_5_V, i20 %data_6_V, i20 %data_7_V, i20 %data_8_V, i20 %data_9_V, i20 %data_10_V, i20 %data_11_V, i20 %data_12_V, i20 %data_13_V, i20 %data_14_V, i20 %data_15_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 75 'call' 'call_ret' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 4.37>
ST_5 : Operation 76 [50/53] (4.37ns)   --->   "%call_ret = call fastcc { i20, i20, i20 } @"dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config26>"(i20 %data_0_V, i20 %data_1_V, i20 %data_2_V, i20 %data_3_V, i20 %data_4_V, i20 %data_5_V, i20 %data_6_V, i20 %data_7_V, i20 %data_8_V, i20 %data_9_V, i20 %data_10_V, i20 %data_11_V, i20 %data_12_V, i20 %data_13_V, i20 %data_14_V, i20 %data_15_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 76 'call' 'call_ret' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 4.37>
ST_6 : Operation 77 [49/53] (4.37ns)   --->   "%call_ret = call fastcc { i20, i20, i20 } @"dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config26>"(i20 %data_0_V, i20 %data_1_V, i20 %data_2_V, i20 %data_3_V, i20 %data_4_V, i20 %data_5_V, i20 %data_6_V, i20 %data_7_V, i20 %data_8_V, i20 %data_9_V, i20 %data_10_V, i20 %data_11_V, i20 %data_12_V, i20 %data_13_V, i20 %data_14_V, i20 %data_15_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 77 'call' 'call_ret' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 4.37>
ST_7 : Operation 78 [48/53] (4.37ns)   --->   "%call_ret = call fastcc { i20, i20, i20 } @"dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config26>"(i20 %data_0_V, i20 %data_1_V, i20 %data_2_V, i20 %data_3_V, i20 %data_4_V, i20 %data_5_V, i20 %data_6_V, i20 %data_7_V, i20 %data_8_V, i20 %data_9_V, i20 %data_10_V, i20 %data_11_V, i20 %data_12_V, i20 %data_13_V, i20 %data_14_V, i20 %data_15_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 78 'call' 'call_ret' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 4.37>
ST_8 : Operation 79 [47/53] (4.37ns)   --->   "%call_ret = call fastcc { i20, i20, i20 } @"dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config26>"(i20 %data_0_V, i20 %data_1_V, i20 %data_2_V, i20 %data_3_V, i20 %data_4_V, i20 %data_5_V, i20 %data_6_V, i20 %data_7_V, i20 %data_8_V, i20 %data_9_V, i20 %data_10_V, i20 %data_11_V, i20 %data_12_V, i20 %data_13_V, i20 %data_14_V, i20 %data_15_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 79 'call' 'call_ret' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 4.37>
ST_9 : Operation 80 [46/53] (4.37ns)   --->   "%call_ret = call fastcc { i20, i20, i20 } @"dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config26>"(i20 %data_0_V, i20 %data_1_V, i20 %data_2_V, i20 %data_3_V, i20 %data_4_V, i20 %data_5_V, i20 %data_6_V, i20 %data_7_V, i20 %data_8_V, i20 %data_9_V, i20 %data_10_V, i20 %data_11_V, i20 %data_12_V, i20 %data_13_V, i20 %data_14_V, i20 %data_15_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 80 'call' 'call_ret' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 4.37>
ST_10 : Operation 81 [45/53] (4.37ns)   --->   "%call_ret = call fastcc { i20, i20, i20 } @"dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config26>"(i20 %data_0_V, i20 %data_1_V, i20 %data_2_V, i20 %data_3_V, i20 %data_4_V, i20 %data_5_V, i20 %data_6_V, i20 %data_7_V, i20 %data_8_V, i20 %data_9_V, i20 %data_10_V, i20 %data_11_V, i20 %data_12_V, i20 %data_13_V, i20 %data_14_V, i20 %data_15_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 81 'call' 'call_ret' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 4.37>
ST_11 : Operation 82 [44/53] (4.37ns)   --->   "%call_ret = call fastcc { i20, i20, i20 } @"dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config26>"(i20 %data_0_V, i20 %data_1_V, i20 %data_2_V, i20 %data_3_V, i20 %data_4_V, i20 %data_5_V, i20 %data_6_V, i20 %data_7_V, i20 %data_8_V, i20 %data_9_V, i20 %data_10_V, i20 %data_11_V, i20 %data_12_V, i20 %data_13_V, i20 %data_14_V, i20 %data_15_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 82 'call' 'call_ret' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 4.37>
ST_12 : Operation 83 [43/53] (4.37ns)   --->   "%call_ret = call fastcc { i20, i20, i20 } @"dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config26>"(i20 %data_0_V, i20 %data_1_V, i20 %data_2_V, i20 %data_3_V, i20 %data_4_V, i20 %data_5_V, i20 %data_6_V, i20 %data_7_V, i20 %data_8_V, i20 %data_9_V, i20 %data_10_V, i20 %data_11_V, i20 %data_12_V, i20 %data_13_V, i20 %data_14_V, i20 %data_15_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 83 'call' 'call_ret' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 4.37>
ST_13 : Operation 84 [42/53] (4.37ns)   --->   "%call_ret = call fastcc { i20, i20, i20 } @"dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config26>"(i20 %data_0_V, i20 %data_1_V, i20 %data_2_V, i20 %data_3_V, i20 %data_4_V, i20 %data_5_V, i20 %data_6_V, i20 %data_7_V, i20 %data_8_V, i20 %data_9_V, i20 %data_10_V, i20 %data_11_V, i20 %data_12_V, i20 %data_13_V, i20 %data_14_V, i20 %data_15_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 84 'call' 'call_ret' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 4.37>
ST_14 : Operation 85 [41/53] (4.37ns)   --->   "%call_ret = call fastcc { i20, i20, i20 } @"dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config26>"(i20 %data_0_V, i20 %data_1_V, i20 %data_2_V, i20 %data_3_V, i20 %data_4_V, i20 %data_5_V, i20 %data_6_V, i20 %data_7_V, i20 %data_8_V, i20 %data_9_V, i20 %data_10_V, i20 %data_11_V, i20 %data_12_V, i20 %data_13_V, i20 %data_14_V, i20 %data_15_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 85 'call' 'call_ret' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 4.37>
ST_15 : Operation 86 [40/53] (4.37ns)   --->   "%call_ret = call fastcc { i20, i20, i20 } @"dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config26>"(i20 %data_0_V, i20 %data_1_V, i20 %data_2_V, i20 %data_3_V, i20 %data_4_V, i20 %data_5_V, i20 %data_6_V, i20 %data_7_V, i20 %data_8_V, i20 %data_9_V, i20 %data_10_V, i20 %data_11_V, i20 %data_12_V, i20 %data_13_V, i20 %data_14_V, i20 %data_15_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 86 'call' 'call_ret' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 4.37>
ST_16 : Operation 87 [39/53] (4.37ns)   --->   "%call_ret = call fastcc { i20, i20, i20 } @"dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config26>"(i20 %data_0_V, i20 %data_1_V, i20 %data_2_V, i20 %data_3_V, i20 %data_4_V, i20 %data_5_V, i20 %data_6_V, i20 %data_7_V, i20 %data_8_V, i20 %data_9_V, i20 %data_10_V, i20 %data_11_V, i20 %data_12_V, i20 %data_13_V, i20 %data_14_V, i20 %data_15_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 87 'call' 'call_ret' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 4.37>
ST_17 : Operation 88 [38/53] (4.37ns)   --->   "%call_ret = call fastcc { i20, i20, i20 } @"dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config26>"(i20 %data_0_V, i20 %data_1_V, i20 %data_2_V, i20 %data_3_V, i20 %data_4_V, i20 %data_5_V, i20 %data_6_V, i20 %data_7_V, i20 %data_8_V, i20 %data_9_V, i20 %data_10_V, i20 %data_11_V, i20 %data_12_V, i20 %data_13_V, i20 %data_14_V, i20 %data_15_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 88 'call' 'call_ret' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 4.37>
ST_18 : Operation 89 [37/53] (4.37ns)   --->   "%call_ret = call fastcc { i20, i20, i20 } @"dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config26>"(i20 %data_0_V, i20 %data_1_V, i20 %data_2_V, i20 %data_3_V, i20 %data_4_V, i20 %data_5_V, i20 %data_6_V, i20 %data_7_V, i20 %data_8_V, i20 %data_9_V, i20 %data_10_V, i20 %data_11_V, i20 %data_12_V, i20 %data_13_V, i20 %data_14_V, i20 %data_15_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 89 'call' 'call_ret' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 4.37>
ST_19 : Operation 90 [36/53] (4.37ns)   --->   "%call_ret = call fastcc { i20, i20, i20 } @"dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config26>"(i20 %data_0_V, i20 %data_1_V, i20 %data_2_V, i20 %data_3_V, i20 %data_4_V, i20 %data_5_V, i20 %data_6_V, i20 %data_7_V, i20 %data_8_V, i20 %data_9_V, i20 %data_10_V, i20 %data_11_V, i20 %data_12_V, i20 %data_13_V, i20 %data_14_V, i20 %data_15_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 90 'call' 'call_ret' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 4.37>
ST_20 : Operation 91 [35/53] (4.37ns)   --->   "%call_ret = call fastcc { i20, i20, i20 } @"dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config26>"(i20 %data_0_V, i20 %data_1_V, i20 %data_2_V, i20 %data_3_V, i20 %data_4_V, i20 %data_5_V, i20 %data_6_V, i20 %data_7_V, i20 %data_8_V, i20 %data_9_V, i20 %data_10_V, i20 %data_11_V, i20 %data_12_V, i20 %data_13_V, i20 %data_14_V, i20 %data_15_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 91 'call' 'call_ret' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 4.37>
ST_21 : Operation 92 [34/53] (4.37ns)   --->   "%call_ret = call fastcc { i20, i20, i20 } @"dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config26>"(i20 %data_0_V, i20 %data_1_V, i20 %data_2_V, i20 %data_3_V, i20 %data_4_V, i20 %data_5_V, i20 %data_6_V, i20 %data_7_V, i20 %data_8_V, i20 %data_9_V, i20 %data_10_V, i20 %data_11_V, i20 %data_12_V, i20 %data_13_V, i20 %data_14_V, i20 %data_15_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 92 'call' 'call_ret' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 4.37>
ST_22 : Operation 93 [33/53] (4.37ns)   --->   "%call_ret = call fastcc { i20, i20, i20 } @"dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config26>"(i20 %data_0_V, i20 %data_1_V, i20 %data_2_V, i20 %data_3_V, i20 %data_4_V, i20 %data_5_V, i20 %data_6_V, i20 %data_7_V, i20 %data_8_V, i20 %data_9_V, i20 %data_10_V, i20 %data_11_V, i20 %data_12_V, i20 %data_13_V, i20 %data_14_V, i20 %data_15_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 93 'call' 'call_ret' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 4.37>
ST_23 : Operation 94 [32/53] (4.37ns)   --->   "%call_ret = call fastcc { i20, i20, i20 } @"dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config26>"(i20 %data_0_V, i20 %data_1_V, i20 %data_2_V, i20 %data_3_V, i20 %data_4_V, i20 %data_5_V, i20 %data_6_V, i20 %data_7_V, i20 %data_8_V, i20 %data_9_V, i20 %data_10_V, i20 %data_11_V, i20 %data_12_V, i20 %data_13_V, i20 %data_14_V, i20 %data_15_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 94 'call' 'call_ret' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 4.37>
ST_24 : Operation 95 [31/53] (4.37ns)   --->   "%call_ret = call fastcc { i20, i20, i20 } @"dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config26>"(i20 %data_0_V, i20 %data_1_V, i20 %data_2_V, i20 %data_3_V, i20 %data_4_V, i20 %data_5_V, i20 %data_6_V, i20 %data_7_V, i20 %data_8_V, i20 %data_9_V, i20 %data_10_V, i20 %data_11_V, i20 %data_12_V, i20 %data_13_V, i20 %data_14_V, i20 %data_15_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 95 'call' 'call_ret' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 4.37>
ST_25 : Operation 96 [30/53] (4.37ns)   --->   "%call_ret = call fastcc { i20, i20, i20 } @"dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config26>"(i20 %data_0_V, i20 %data_1_V, i20 %data_2_V, i20 %data_3_V, i20 %data_4_V, i20 %data_5_V, i20 %data_6_V, i20 %data_7_V, i20 %data_8_V, i20 %data_9_V, i20 %data_10_V, i20 %data_11_V, i20 %data_12_V, i20 %data_13_V, i20 %data_14_V, i20 %data_15_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 96 'call' 'call_ret' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 4.37>
ST_26 : Operation 97 [29/53] (4.37ns)   --->   "%call_ret = call fastcc { i20, i20, i20 } @"dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config26>"(i20 %data_0_V, i20 %data_1_V, i20 %data_2_V, i20 %data_3_V, i20 %data_4_V, i20 %data_5_V, i20 %data_6_V, i20 %data_7_V, i20 %data_8_V, i20 %data_9_V, i20 %data_10_V, i20 %data_11_V, i20 %data_12_V, i20 %data_13_V, i20 %data_14_V, i20 %data_15_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 97 'call' 'call_ret' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 4.37>
ST_27 : Operation 98 [28/53] (4.37ns)   --->   "%call_ret = call fastcc { i20, i20, i20 } @"dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config26>"(i20 %data_0_V, i20 %data_1_V, i20 %data_2_V, i20 %data_3_V, i20 %data_4_V, i20 %data_5_V, i20 %data_6_V, i20 %data_7_V, i20 %data_8_V, i20 %data_9_V, i20 %data_10_V, i20 %data_11_V, i20 %data_12_V, i20 %data_13_V, i20 %data_14_V, i20 %data_15_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 98 'call' 'call_ret' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 4.37>
ST_28 : Operation 99 [27/53] (4.37ns)   --->   "%call_ret = call fastcc { i20, i20, i20 } @"dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config26>"(i20 %data_0_V, i20 %data_1_V, i20 %data_2_V, i20 %data_3_V, i20 %data_4_V, i20 %data_5_V, i20 %data_6_V, i20 %data_7_V, i20 %data_8_V, i20 %data_9_V, i20 %data_10_V, i20 %data_11_V, i20 %data_12_V, i20 %data_13_V, i20 %data_14_V, i20 %data_15_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 99 'call' 'call_ret' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 4.37>
ST_29 : Operation 100 [26/53] (4.37ns)   --->   "%call_ret = call fastcc { i20, i20, i20 } @"dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config26>"(i20 %data_0_V, i20 %data_1_V, i20 %data_2_V, i20 %data_3_V, i20 %data_4_V, i20 %data_5_V, i20 %data_6_V, i20 %data_7_V, i20 %data_8_V, i20 %data_9_V, i20 %data_10_V, i20 %data_11_V, i20 %data_12_V, i20 %data_13_V, i20 %data_14_V, i20 %data_15_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 100 'call' 'call_ret' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 4.37>
ST_30 : Operation 101 [25/53] (4.37ns)   --->   "%call_ret = call fastcc { i20, i20, i20 } @"dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config26>"(i20 %data_0_V, i20 %data_1_V, i20 %data_2_V, i20 %data_3_V, i20 %data_4_V, i20 %data_5_V, i20 %data_6_V, i20 %data_7_V, i20 %data_8_V, i20 %data_9_V, i20 %data_10_V, i20 %data_11_V, i20 %data_12_V, i20 %data_13_V, i20 %data_14_V, i20 %data_15_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 101 'call' 'call_ret' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 30> <Delay = 4.37>
ST_31 : Operation 102 [24/53] (4.37ns)   --->   "%call_ret = call fastcc { i20, i20, i20 } @"dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config26>"(i20 %data_0_V, i20 %data_1_V, i20 %data_2_V, i20 %data_3_V, i20 %data_4_V, i20 %data_5_V, i20 %data_6_V, i20 %data_7_V, i20 %data_8_V, i20 %data_9_V, i20 %data_10_V, i20 %data_11_V, i20 %data_12_V, i20 %data_13_V, i20 %data_14_V, i20 %data_15_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 102 'call' 'call_ret' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 4.37>
ST_32 : Operation 103 [23/53] (4.37ns)   --->   "%call_ret = call fastcc { i20, i20, i20 } @"dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config26>"(i20 %data_0_V, i20 %data_1_V, i20 %data_2_V, i20 %data_3_V, i20 %data_4_V, i20 %data_5_V, i20 %data_6_V, i20 %data_7_V, i20 %data_8_V, i20 %data_9_V, i20 %data_10_V, i20 %data_11_V, i20 %data_12_V, i20 %data_13_V, i20 %data_14_V, i20 %data_15_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 103 'call' 'call_ret' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 32> <Delay = 4.37>
ST_33 : Operation 104 [22/53] (4.37ns)   --->   "%call_ret = call fastcc { i20, i20, i20 } @"dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config26>"(i20 %data_0_V, i20 %data_1_V, i20 %data_2_V, i20 %data_3_V, i20 %data_4_V, i20 %data_5_V, i20 %data_6_V, i20 %data_7_V, i20 %data_8_V, i20 %data_9_V, i20 %data_10_V, i20 %data_11_V, i20 %data_12_V, i20 %data_13_V, i20 %data_14_V, i20 %data_15_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 104 'call' 'call_ret' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 33> <Delay = 4.37>
ST_34 : Operation 105 [21/53] (4.37ns)   --->   "%call_ret = call fastcc { i20, i20, i20 } @"dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config26>"(i20 %data_0_V, i20 %data_1_V, i20 %data_2_V, i20 %data_3_V, i20 %data_4_V, i20 %data_5_V, i20 %data_6_V, i20 %data_7_V, i20 %data_8_V, i20 %data_9_V, i20 %data_10_V, i20 %data_11_V, i20 %data_12_V, i20 %data_13_V, i20 %data_14_V, i20 %data_15_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 105 'call' 'call_ret' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 34> <Delay = 4.37>
ST_35 : Operation 106 [20/53] (4.37ns)   --->   "%call_ret = call fastcc { i20, i20, i20 } @"dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config26>"(i20 %data_0_V, i20 %data_1_V, i20 %data_2_V, i20 %data_3_V, i20 %data_4_V, i20 %data_5_V, i20 %data_6_V, i20 %data_7_V, i20 %data_8_V, i20 %data_9_V, i20 %data_10_V, i20 %data_11_V, i20 %data_12_V, i20 %data_13_V, i20 %data_14_V, i20 %data_15_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 106 'call' 'call_ret' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 35> <Delay = 4.37>
ST_36 : Operation 107 [19/53] (4.37ns)   --->   "%call_ret = call fastcc { i20, i20, i20 } @"dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config26>"(i20 %data_0_V, i20 %data_1_V, i20 %data_2_V, i20 %data_3_V, i20 %data_4_V, i20 %data_5_V, i20 %data_6_V, i20 %data_7_V, i20 %data_8_V, i20 %data_9_V, i20 %data_10_V, i20 %data_11_V, i20 %data_12_V, i20 %data_13_V, i20 %data_14_V, i20 %data_15_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 107 'call' 'call_ret' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 36> <Delay = 4.37>
ST_37 : Operation 108 [18/53] (4.37ns)   --->   "%call_ret = call fastcc { i20, i20, i20 } @"dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config26>"(i20 %data_0_V, i20 %data_1_V, i20 %data_2_V, i20 %data_3_V, i20 %data_4_V, i20 %data_5_V, i20 %data_6_V, i20 %data_7_V, i20 %data_8_V, i20 %data_9_V, i20 %data_10_V, i20 %data_11_V, i20 %data_12_V, i20 %data_13_V, i20 %data_14_V, i20 %data_15_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 108 'call' 'call_ret' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 37> <Delay = 4.37>
ST_38 : Operation 109 [17/53] (4.37ns)   --->   "%call_ret = call fastcc { i20, i20, i20 } @"dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config26>"(i20 %data_0_V, i20 %data_1_V, i20 %data_2_V, i20 %data_3_V, i20 %data_4_V, i20 %data_5_V, i20 %data_6_V, i20 %data_7_V, i20 %data_8_V, i20 %data_9_V, i20 %data_10_V, i20 %data_11_V, i20 %data_12_V, i20 %data_13_V, i20 %data_14_V, i20 %data_15_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 109 'call' 'call_ret' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 38> <Delay = 4.37>
ST_39 : Operation 110 [16/53] (4.37ns)   --->   "%call_ret = call fastcc { i20, i20, i20 } @"dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config26>"(i20 %data_0_V, i20 %data_1_V, i20 %data_2_V, i20 %data_3_V, i20 %data_4_V, i20 %data_5_V, i20 %data_6_V, i20 %data_7_V, i20 %data_8_V, i20 %data_9_V, i20 %data_10_V, i20 %data_11_V, i20 %data_12_V, i20 %data_13_V, i20 %data_14_V, i20 %data_15_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 110 'call' 'call_ret' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 39> <Delay = 4.37>
ST_40 : Operation 111 [15/53] (4.37ns)   --->   "%call_ret = call fastcc { i20, i20, i20 } @"dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config26>"(i20 %data_0_V, i20 %data_1_V, i20 %data_2_V, i20 %data_3_V, i20 %data_4_V, i20 %data_5_V, i20 %data_6_V, i20 %data_7_V, i20 %data_8_V, i20 %data_9_V, i20 %data_10_V, i20 %data_11_V, i20 %data_12_V, i20 %data_13_V, i20 %data_14_V, i20 %data_15_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 111 'call' 'call_ret' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 41 <SV = 40> <Delay = 4.37>
ST_41 : Operation 112 [14/53] (4.37ns)   --->   "%call_ret = call fastcc { i20, i20, i20 } @"dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config26>"(i20 %data_0_V, i20 %data_1_V, i20 %data_2_V, i20 %data_3_V, i20 %data_4_V, i20 %data_5_V, i20 %data_6_V, i20 %data_7_V, i20 %data_8_V, i20 %data_9_V, i20 %data_10_V, i20 %data_11_V, i20 %data_12_V, i20 %data_13_V, i20 %data_14_V, i20 %data_15_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 112 'call' 'call_ret' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 42 <SV = 41> <Delay = 4.37>
ST_42 : Operation 113 [13/53] (4.37ns)   --->   "%call_ret = call fastcc { i20, i20, i20 } @"dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config26>"(i20 %data_0_V, i20 %data_1_V, i20 %data_2_V, i20 %data_3_V, i20 %data_4_V, i20 %data_5_V, i20 %data_6_V, i20 %data_7_V, i20 %data_8_V, i20 %data_9_V, i20 %data_10_V, i20 %data_11_V, i20 %data_12_V, i20 %data_13_V, i20 %data_14_V, i20 %data_15_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 113 'call' 'call_ret' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 43 <SV = 42> <Delay = 4.37>
ST_43 : Operation 114 [12/53] (4.37ns)   --->   "%call_ret = call fastcc { i20, i20, i20 } @"dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config26>"(i20 %data_0_V, i20 %data_1_V, i20 %data_2_V, i20 %data_3_V, i20 %data_4_V, i20 %data_5_V, i20 %data_6_V, i20 %data_7_V, i20 %data_8_V, i20 %data_9_V, i20 %data_10_V, i20 %data_11_V, i20 %data_12_V, i20 %data_13_V, i20 %data_14_V, i20 %data_15_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 114 'call' 'call_ret' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 44 <SV = 43> <Delay = 4.37>
ST_44 : Operation 115 [11/53] (4.37ns)   --->   "%call_ret = call fastcc { i20, i20, i20 } @"dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config26>"(i20 %data_0_V, i20 %data_1_V, i20 %data_2_V, i20 %data_3_V, i20 %data_4_V, i20 %data_5_V, i20 %data_6_V, i20 %data_7_V, i20 %data_8_V, i20 %data_9_V, i20 %data_10_V, i20 %data_11_V, i20 %data_12_V, i20 %data_13_V, i20 %data_14_V, i20 %data_15_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 115 'call' 'call_ret' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 45 <SV = 44> <Delay = 4.37>
ST_45 : Operation 116 [10/53] (4.37ns)   --->   "%call_ret = call fastcc { i20, i20, i20 } @"dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config26>"(i20 %data_0_V, i20 %data_1_V, i20 %data_2_V, i20 %data_3_V, i20 %data_4_V, i20 %data_5_V, i20 %data_6_V, i20 %data_7_V, i20 %data_8_V, i20 %data_9_V, i20 %data_10_V, i20 %data_11_V, i20 %data_12_V, i20 %data_13_V, i20 %data_14_V, i20 %data_15_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 116 'call' 'call_ret' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 46 <SV = 45> <Delay = 4.37>
ST_46 : Operation 117 [9/53] (4.37ns)   --->   "%call_ret = call fastcc { i20, i20, i20 } @"dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config26>"(i20 %data_0_V, i20 %data_1_V, i20 %data_2_V, i20 %data_3_V, i20 %data_4_V, i20 %data_5_V, i20 %data_6_V, i20 %data_7_V, i20 %data_8_V, i20 %data_9_V, i20 %data_10_V, i20 %data_11_V, i20 %data_12_V, i20 %data_13_V, i20 %data_14_V, i20 %data_15_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 117 'call' 'call_ret' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 47 <SV = 46> <Delay = 4.37>
ST_47 : Operation 118 [8/53] (4.37ns)   --->   "%call_ret = call fastcc { i20, i20, i20 } @"dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config26>"(i20 %data_0_V, i20 %data_1_V, i20 %data_2_V, i20 %data_3_V, i20 %data_4_V, i20 %data_5_V, i20 %data_6_V, i20 %data_7_V, i20 %data_8_V, i20 %data_9_V, i20 %data_10_V, i20 %data_11_V, i20 %data_12_V, i20 %data_13_V, i20 %data_14_V, i20 %data_15_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 118 'call' 'call_ret' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 48 <SV = 47> <Delay = 4.37>
ST_48 : Operation 119 [7/53] (4.37ns)   --->   "%call_ret = call fastcc { i20, i20, i20 } @"dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config26>"(i20 %data_0_V, i20 %data_1_V, i20 %data_2_V, i20 %data_3_V, i20 %data_4_V, i20 %data_5_V, i20 %data_6_V, i20 %data_7_V, i20 %data_8_V, i20 %data_9_V, i20 %data_10_V, i20 %data_11_V, i20 %data_12_V, i20 %data_13_V, i20 %data_14_V, i20 %data_15_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 119 'call' 'call_ret' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 49 <SV = 48> <Delay = 4.37>
ST_49 : Operation 120 [6/53] (4.37ns)   --->   "%call_ret = call fastcc { i20, i20, i20 } @"dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config26>"(i20 %data_0_V, i20 %data_1_V, i20 %data_2_V, i20 %data_3_V, i20 %data_4_V, i20 %data_5_V, i20 %data_6_V, i20 %data_7_V, i20 %data_8_V, i20 %data_9_V, i20 %data_10_V, i20 %data_11_V, i20 %data_12_V, i20 %data_13_V, i20 %data_14_V, i20 %data_15_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 120 'call' 'call_ret' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 50 <SV = 49> <Delay = 4.37>
ST_50 : Operation 121 [5/53] (4.37ns)   --->   "%call_ret = call fastcc { i20, i20, i20 } @"dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config26>"(i20 %data_0_V, i20 %data_1_V, i20 %data_2_V, i20 %data_3_V, i20 %data_4_V, i20 %data_5_V, i20 %data_6_V, i20 %data_7_V, i20 %data_8_V, i20 %data_9_V, i20 %data_10_V, i20 %data_11_V, i20 %data_12_V, i20 %data_13_V, i20 %data_14_V, i20 %data_15_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 121 'call' 'call_ret' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 51 <SV = 50> <Delay = 4.37>
ST_51 : Operation 122 [4/53] (4.37ns)   --->   "%call_ret = call fastcc { i20, i20, i20 } @"dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config26>"(i20 %data_0_V, i20 %data_1_V, i20 %data_2_V, i20 %data_3_V, i20 %data_4_V, i20 %data_5_V, i20 %data_6_V, i20 %data_7_V, i20 %data_8_V, i20 %data_9_V, i20 %data_10_V, i20 %data_11_V, i20 %data_12_V, i20 %data_13_V, i20 %data_14_V, i20 %data_15_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 122 'call' 'call_ret' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 52 <SV = 51> <Delay = 4.37>
ST_52 : Operation 123 [3/53] (4.37ns)   --->   "%call_ret = call fastcc { i20, i20, i20 } @"dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config26>"(i20 %data_0_V, i20 %data_1_V, i20 %data_2_V, i20 %data_3_V, i20 %data_4_V, i20 %data_5_V, i20 %data_6_V, i20 %data_7_V, i20 %data_8_V, i20 %data_9_V, i20 %data_10_V, i20 %data_11_V, i20 %data_12_V, i20 %data_13_V, i20 %data_14_V, i20 %data_15_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 123 'call' 'call_ret' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 53 <SV = 52> <Delay = 4.37>
ST_53 : Operation 124 [2/53] (4.37ns)   --->   "%call_ret = call fastcc { i20, i20, i20 } @"dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config26>"(i20 %data_0_V, i20 %data_1_V, i20 %data_2_V, i20 %data_3_V, i20 %data_4_V, i20 %data_5_V, i20 %data_6_V, i20 %data_7_V, i20 %data_8_V, i20 %data_9_V, i20 %data_10_V, i20 %data_11_V, i20 %data_12_V, i20 %data_13_V, i20 %data_14_V, i20 %data_15_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 124 'call' 'call_ret' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 54 <SV = 53> <Delay = 4.02>
ST_54 : Operation 125 [1/53] (4.02ns)   --->   "%call_ret = call fastcc { i20, i20, i20 } @"dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config26>"(i20 %data_0_V, i20 %data_1_V, i20 %data_2_V, i20 %data_3_V, i20 %data_4_V, i20 %data_5_V, i20 %data_6_V, i20 %data_7_V, i20 %data_8_V, i20 %data_9_V, i20 %data_10_V, i20 %data_11_V, i20 %data_12_V, i20 %data_13_V, i20 %data_14_V, i20 %data_15_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 125 'call' 'call_ret' <Predicate = true> <Delay = 4.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_54 : Operation 126 [1/1] (0.00ns)   --->   "%res_0_V = extractvalue { i20, i20, i20 } %call_ret, 0" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 126 'extractvalue' 'res_0_V' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 127 [1/1] (0.00ns)   --->   "%res_1_V = extractvalue { i20, i20, i20 } %call_ret, 1" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 127 'extractvalue' 'res_1_V' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 128 [1/1] (0.00ns)   --->   "%res_2_V = extractvalue { i20, i20, i20 } %call_ret, 2" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 128 'extractvalue' 'res_2_V' <Predicate = true> <Delay = 0.00>

State 55 <SV = 54> <Delay = 2.18>
ST_55 : Operation 129 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i20* %res_stream_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 129 'specinterface' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 130 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i20* %res_stream_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 130 'specinterface' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 131 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i20* %res_stream_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 131 'specinterface' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 132 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i20* %data_stream_V_data_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 132 'specinterface' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 133 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i20* %data_stream_V_data_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 133 'specinterface' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 134 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i20* %data_stream_V_data_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 134 'specinterface' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 135 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i20* %data_stream_V_data_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 135 'specinterface' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 136 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i20* %data_stream_V_data_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 136 'specinterface' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 137 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i20* %data_stream_V_data_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 137 'specinterface' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 138 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i20* %data_stream_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 138 'specinterface' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 139 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i20* %data_stream_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 139 'specinterface' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 140 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i20* %data_stream_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 140 'specinterface' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 141 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i20* %data_stream_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 141 'specinterface' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 142 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i20* %data_stream_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 142 'specinterface' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 143 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i20* %data_stream_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 143 'specinterface' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 144 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i20* %data_stream_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 144 'specinterface' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 145 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i20* %data_stream_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 145 'specinterface' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 146 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i20* %data_stream_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 146 'specinterface' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 147 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i20* %data_stream_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 147 'specinterface' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 148 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str39) nounwind" [firmware/nnet_utils/nnet_dense_stream.h:36]   --->   Operation 148 'specloopname' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 149 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str41) nounwind" [firmware/nnet_utils/nnet_dense_stream.h:51]   --->   Operation 149 'specloopname' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 150 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i20P.i20P.i20P(i20* %res_stream_V_data_0_V, i20* %res_stream_V_data_1_V, i20* %res_stream_V_data_2_V, i20 %res_0_V, i20 %res_1_V, i20 %res_2_V)" [firmware/nnet_utils/nnet_dense_stream.h:62]   --->   Operation 150 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 20> <Depth = 1> <FIFO>
ST_55 : Operation 151 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_dense_stream.h:64]   --->   Operation 151 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_stream_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_7_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_8_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_9_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_10_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_11_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_12_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_13_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_14_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_15_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty             (read         ) [ 00000000000000000000000000000000000000000000000000000000]
data_0_V          (extractvalue ) [ 00100000000000000000000000000000000000000000000000000000]
data_1_V          (extractvalue ) [ 00110000000000000000000000000000000000000000000000000000]
data_2_V          (extractvalue ) [ 00111000000000000000000000000000000000000000000000000000]
data_3_V          (extractvalue ) [ 00111110000000000000000000000000000000000000000000000000]
data_4_V          (extractvalue ) [ 00111111000000000000000000000000000000000000000000000000]
data_5_V          (extractvalue ) [ 00111111111111100000000000000000000000000000000000000000]
data_6_V          (extractvalue ) [ 00111111111111110000000000000000000000000000000000000000]
data_7_V          (extractvalue ) [ 00111111111111111100000000000000000000000000000000000000]
data_8_V          (extractvalue ) [ 00111111111111111111100000000000000000000000000000000000]
data_9_V          (extractvalue ) [ 00111111111111111111111100000000000000000000000000000000]
data_10_V         (extractvalue ) [ 00111111111111111111111111100000000000000000000000000000]
data_11_V         (extractvalue ) [ 00111111111111111111111111111000000000000000000000000000]
data_12_V         (extractvalue ) [ 00111111111111111111111111111110000000000000000000000000]
data_13_V         (extractvalue ) [ 00111111111111111111111111111111110000000000000000000000]
data_14_V         (extractvalue ) [ 00111111111111111111111111111111111110000000000000000000]
data_15_V         (extractvalue ) [ 00111111111111111111111111111111111111111111111000000000]
call_ret          (call         ) [ 00000000000000000000000000000000000000000000000000000000]
res_0_V           (extractvalue ) [ 00000000000000000000000000000000000000000000000000000001]
res_1_V           (extractvalue ) [ 00000000000000000000000000000000000000000000000000000001]
res_2_V           (extractvalue ) [ 00000000000000000000000000000000000000000000000000000001]
specinterface_ln0 (specinterface) [ 00000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000000000000000000000000000000000000000000]
specloopname_ln36 (specloopname ) [ 00000000000000000000000000000000000000000000000000000000]
specloopname_ln51 (specloopname ) [ 00000000000000000000000000000000000000000000000000000000]
write_ln62        (write        ) [ 00000000000000000000000000000000000000000000000000000000]
ret_ln64          (ret          ) [ 00000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_stream_V_data_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_stream_V_data_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_stream_V_data_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_stream_V_data_3_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_stream_V_data_4_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_4_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="data_stream_V_data_5_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_5_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="data_stream_V_data_6_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_6_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="data_stream_V_data_7_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_7_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="data_stream_V_data_8_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_8_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="data_stream_V_data_9_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_9_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="data_stream_V_data_10_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_10_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="data_stream_V_data_11_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_11_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="data_stream_V_data_12_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_12_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="data_stream_V_data_13_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_13_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="data_stream_V_data_14_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_14_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="data_stream_V_data_15_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_15_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="res_stream_V_data_0_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="res_stream_V_data_1_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="res_stream_V_data_2_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i20P.i20P.i20P.i20P.i20P.i20P.i20P.i20P.i20P.i20P.i20P.i20P.i20P.i20P.i20P.i20P"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config26>"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str39"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str41"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i20P.i20P.i20P"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="empty_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="320" slack="0"/>
<pin id="64" dir="0" index="1" bw="20" slack="0"/>
<pin id="65" dir="0" index="2" bw="20" slack="0"/>
<pin id="66" dir="0" index="3" bw="20" slack="0"/>
<pin id="67" dir="0" index="4" bw="20" slack="0"/>
<pin id="68" dir="0" index="5" bw="20" slack="0"/>
<pin id="69" dir="0" index="6" bw="20" slack="0"/>
<pin id="70" dir="0" index="7" bw="20" slack="0"/>
<pin id="71" dir="0" index="8" bw="20" slack="0"/>
<pin id="72" dir="0" index="9" bw="20" slack="0"/>
<pin id="73" dir="0" index="10" bw="20" slack="0"/>
<pin id="74" dir="0" index="11" bw="20" slack="0"/>
<pin id="75" dir="0" index="12" bw="20" slack="0"/>
<pin id="76" dir="0" index="13" bw="20" slack="0"/>
<pin id="77" dir="0" index="14" bw="20" slack="0"/>
<pin id="78" dir="0" index="15" bw="20" slack="0"/>
<pin id="79" dir="0" index="16" bw="20" slack="0"/>
<pin id="80" dir="1" index="17" bw="320" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="write_ln62_write_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="0" slack="0"/>
<pin id="100" dir="0" index="1" bw="20" slack="0"/>
<pin id="101" dir="0" index="2" bw="20" slack="0"/>
<pin id="102" dir="0" index="3" bw="20" slack="0"/>
<pin id="103" dir="0" index="4" bw="20" slack="1"/>
<pin id="104" dir="0" index="5" bw="20" slack="1"/>
<pin id="105" dir="0" index="6" bw="20" slack="1"/>
<pin id="106" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln62/55 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config26_s_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="60" slack="0"/>
<pin id="113" dir="0" index="1" bw="20" slack="1"/>
<pin id="114" dir="0" index="2" bw="20" slack="1"/>
<pin id="115" dir="0" index="3" bw="20" slack="1"/>
<pin id="116" dir="0" index="4" bw="20" slack="1"/>
<pin id="117" dir="0" index="5" bw="20" slack="1"/>
<pin id="118" dir="0" index="6" bw="20" slack="1"/>
<pin id="119" dir="0" index="7" bw="20" slack="1"/>
<pin id="120" dir="0" index="8" bw="20" slack="1"/>
<pin id="121" dir="0" index="9" bw="20" slack="1"/>
<pin id="122" dir="0" index="10" bw="20" slack="1"/>
<pin id="123" dir="0" index="11" bw="20" slack="1"/>
<pin id="124" dir="0" index="12" bw="20" slack="1"/>
<pin id="125" dir="0" index="13" bw="20" slack="1"/>
<pin id="126" dir="0" index="14" bw="20" slack="1"/>
<pin id="127" dir="0" index="15" bw="20" slack="1"/>
<pin id="128" dir="0" index="16" bw="20" slack="1"/>
<pin id="129" dir="1" index="17" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="data_0_V_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="320" slack="0"/>
<pin id="133" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_0_V/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="data_1_V_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="320" slack="0"/>
<pin id="137" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_1_V/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="data_2_V_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="320" slack="0"/>
<pin id="141" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_2_V/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="data_3_V_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="320" slack="0"/>
<pin id="145" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_3_V/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="data_4_V_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="320" slack="0"/>
<pin id="149" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_4_V/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="data_5_V_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="320" slack="0"/>
<pin id="153" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_5_V/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="data_6_V_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="320" slack="0"/>
<pin id="157" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_6_V/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="data_7_V_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="320" slack="0"/>
<pin id="161" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_7_V/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="data_8_V_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="320" slack="0"/>
<pin id="165" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_8_V/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="data_9_V_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="320" slack="0"/>
<pin id="169" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_9_V/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="data_10_V_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="320" slack="0"/>
<pin id="173" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_10_V/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="data_11_V_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="320" slack="0"/>
<pin id="177" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_11_V/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="data_12_V_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="320" slack="0"/>
<pin id="181" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_12_V/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="data_13_V_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="320" slack="0"/>
<pin id="185" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_13_V/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="data_14_V_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="320" slack="0"/>
<pin id="189" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_14_V/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="data_15_V_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="320" slack="0"/>
<pin id="193" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_15_V/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="res_0_V_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="60" slack="0"/>
<pin id="197" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="res_0_V/54 "/>
</bind>
</comp>

<comp id="199" class="1004" name="res_1_V_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="60" slack="0"/>
<pin id="201" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="res_1_V/54 "/>
</bind>
</comp>

<comp id="203" class="1004" name="res_2_V_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="60" slack="0"/>
<pin id="205" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="res_2_V/54 "/>
</bind>
</comp>

<comp id="207" class="1005" name="data_0_V_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="20" slack="1"/>
<pin id="209" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="data_0_V "/>
</bind>
</comp>

<comp id="212" class="1005" name="data_1_V_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="20" slack="1"/>
<pin id="214" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="data_1_V "/>
</bind>
</comp>

<comp id="217" class="1005" name="data_2_V_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="20" slack="1"/>
<pin id="219" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="data_2_V "/>
</bind>
</comp>

<comp id="222" class="1005" name="data_3_V_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="20" slack="1"/>
<pin id="224" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="data_3_V "/>
</bind>
</comp>

<comp id="227" class="1005" name="data_4_V_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="20" slack="1"/>
<pin id="229" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="data_4_V "/>
</bind>
</comp>

<comp id="232" class="1005" name="data_5_V_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="20" slack="1"/>
<pin id="234" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="data_5_V "/>
</bind>
</comp>

<comp id="237" class="1005" name="data_6_V_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="20" slack="1"/>
<pin id="239" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="data_6_V "/>
</bind>
</comp>

<comp id="242" class="1005" name="data_7_V_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="20" slack="1"/>
<pin id="244" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="data_7_V "/>
</bind>
</comp>

<comp id="247" class="1005" name="data_8_V_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="20" slack="1"/>
<pin id="249" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="data_8_V "/>
</bind>
</comp>

<comp id="252" class="1005" name="data_9_V_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="20" slack="1"/>
<pin id="254" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="data_9_V "/>
</bind>
</comp>

<comp id="257" class="1005" name="data_10_V_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="20" slack="1"/>
<pin id="259" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="data_10_V "/>
</bind>
</comp>

<comp id="262" class="1005" name="data_11_V_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="20" slack="1"/>
<pin id="264" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="data_11_V "/>
</bind>
</comp>

<comp id="267" class="1005" name="data_12_V_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="20" slack="1"/>
<pin id="269" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="data_12_V "/>
</bind>
</comp>

<comp id="272" class="1005" name="data_13_V_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="20" slack="1"/>
<pin id="274" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="data_13_V "/>
</bind>
</comp>

<comp id="277" class="1005" name="data_14_V_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="20" slack="1"/>
<pin id="279" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="data_14_V "/>
</bind>
</comp>

<comp id="282" class="1005" name="data_15_V_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="20" slack="1"/>
<pin id="284" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="data_15_V "/>
</bind>
</comp>

<comp id="287" class="1005" name="res_0_V_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="20" slack="1"/>
<pin id="289" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="res_0_V "/>
</bind>
</comp>

<comp id="292" class="1005" name="res_1_V_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="20" slack="1"/>
<pin id="294" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="res_1_V "/>
</bind>
</comp>

<comp id="297" class="1005" name="res_2_V_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="20" slack="1"/>
<pin id="299" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="res_2_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="81"><net_src comp="38" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="82"><net_src comp="0" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="83"><net_src comp="2" pin="0"/><net_sink comp="62" pin=2"/></net>

<net id="84"><net_src comp="4" pin="0"/><net_sink comp="62" pin=3"/></net>

<net id="85"><net_src comp="6" pin="0"/><net_sink comp="62" pin=4"/></net>

<net id="86"><net_src comp="8" pin="0"/><net_sink comp="62" pin=5"/></net>

<net id="87"><net_src comp="10" pin="0"/><net_sink comp="62" pin=6"/></net>

<net id="88"><net_src comp="12" pin="0"/><net_sink comp="62" pin=7"/></net>

<net id="89"><net_src comp="14" pin="0"/><net_sink comp="62" pin=8"/></net>

<net id="90"><net_src comp="16" pin="0"/><net_sink comp="62" pin=9"/></net>

<net id="91"><net_src comp="18" pin="0"/><net_sink comp="62" pin=10"/></net>

<net id="92"><net_src comp="20" pin="0"/><net_sink comp="62" pin=11"/></net>

<net id="93"><net_src comp="22" pin="0"/><net_sink comp="62" pin=12"/></net>

<net id="94"><net_src comp="24" pin="0"/><net_sink comp="62" pin=13"/></net>

<net id="95"><net_src comp="26" pin="0"/><net_sink comp="62" pin=14"/></net>

<net id="96"><net_src comp="28" pin="0"/><net_sink comp="62" pin=15"/></net>

<net id="97"><net_src comp="30" pin="0"/><net_sink comp="62" pin=16"/></net>

<net id="107"><net_src comp="60" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="108"><net_src comp="32" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="109"><net_src comp="34" pin="0"/><net_sink comp="98" pin=2"/></net>

<net id="110"><net_src comp="36" pin="0"/><net_sink comp="98" pin=3"/></net>

<net id="130"><net_src comp="40" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="134"><net_src comp="62" pin="17"/><net_sink comp="131" pin=0"/></net>

<net id="138"><net_src comp="62" pin="17"/><net_sink comp="135" pin=0"/></net>

<net id="142"><net_src comp="62" pin="17"/><net_sink comp="139" pin=0"/></net>

<net id="146"><net_src comp="62" pin="17"/><net_sink comp="143" pin=0"/></net>

<net id="150"><net_src comp="62" pin="17"/><net_sink comp="147" pin=0"/></net>

<net id="154"><net_src comp="62" pin="17"/><net_sink comp="151" pin=0"/></net>

<net id="158"><net_src comp="62" pin="17"/><net_sink comp="155" pin=0"/></net>

<net id="162"><net_src comp="62" pin="17"/><net_sink comp="159" pin=0"/></net>

<net id="166"><net_src comp="62" pin="17"/><net_sink comp="163" pin=0"/></net>

<net id="170"><net_src comp="62" pin="17"/><net_sink comp="167" pin=0"/></net>

<net id="174"><net_src comp="62" pin="17"/><net_sink comp="171" pin=0"/></net>

<net id="178"><net_src comp="62" pin="17"/><net_sink comp="175" pin=0"/></net>

<net id="182"><net_src comp="62" pin="17"/><net_sink comp="179" pin=0"/></net>

<net id="186"><net_src comp="62" pin="17"/><net_sink comp="183" pin=0"/></net>

<net id="190"><net_src comp="62" pin="17"/><net_sink comp="187" pin=0"/></net>

<net id="194"><net_src comp="62" pin="17"/><net_sink comp="191" pin=0"/></net>

<net id="198"><net_src comp="111" pin="17"/><net_sink comp="195" pin=0"/></net>

<net id="202"><net_src comp="111" pin="17"/><net_sink comp="199" pin=0"/></net>

<net id="206"><net_src comp="111" pin="17"/><net_sink comp="203" pin=0"/></net>

<net id="210"><net_src comp="131" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="215"><net_src comp="135" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="220"><net_src comp="139" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="111" pin=3"/></net>

<net id="225"><net_src comp="143" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="111" pin=4"/></net>

<net id="230"><net_src comp="147" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="111" pin=5"/></net>

<net id="235"><net_src comp="151" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="111" pin=6"/></net>

<net id="240"><net_src comp="155" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="111" pin=7"/></net>

<net id="245"><net_src comp="159" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="111" pin=8"/></net>

<net id="250"><net_src comp="163" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="111" pin=9"/></net>

<net id="255"><net_src comp="167" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="111" pin=10"/></net>

<net id="260"><net_src comp="171" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="111" pin=11"/></net>

<net id="265"><net_src comp="175" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="111" pin=12"/></net>

<net id="270"><net_src comp="179" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="111" pin=13"/></net>

<net id="275"><net_src comp="183" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="111" pin=14"/></net>

<net id="280"><net_src comp="187" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="111" pin=15"/></net>

<net id="285"><net_src comp="191" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="111" pin=16"/></net>

<net id="290"><net_src comp="195" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="98" pin=4"/></net>

<net id="295"><net_src comp="199" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="98" pin=5"/></net>

<net id="300"><net_src comp="203" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="98" pin=6"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_stream_V_data_0_V | {55 }
	Port: res_stream_V_data_1_V | {55 }
	Port: res_stream_V_data_2_V | {55 }
 - Input state : 
	Port: dense<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,3u>,config26> : data_stream_V_data_0_V | {1 }
	Port: dense<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,3u>,config26> : data_stream_V_data_1_V | {1 }
	Port: dense<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,3u>,config26> : data_stream_V_data_2_V | {1 }
	Port: dense<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,3u>,config26> : data_stream_V_data_3_V | {1 }
	Port: dense<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,3u>,config26> : data_stream_V_data_4_V | {1 }
	Port: dense<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,3u>,config26> : data_stream_V_data_5_V | {1 }
	Port: dense<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,3u>,config26> : data_stream_V_data_6_V | {1 }
	Port: dense<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,3u>,config26> : data_stream_V_data_7_V | {1 }
	Port: dense<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,3u>,config26> : data_stream_V_data_8_V | {1 }
	Port: dense<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,3u>,config26> : data_stream_V_data_9_V | {1 }
	Port: dense<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,3u>,config26> : data_stream_V_data_10_V | {1 }
	Port: dense<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,3u>,config26> : data_stream_V_data_11_V | {1 }
	Port: dense<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,3u>,config26> : data_stream_V_data_12_V | {1 }
	Port: dense<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,3u>,config26> : data_stream_V_data_13_V | {1 }
	Port: dense<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,3u>,config26> : data_stream_V_data_14_V | {1 }
	Port: dense<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,3u>,config26> : data_stream_V_data_15_V | {1 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
		res_0_V : 1
		res_1_V : 1
		res_2_V : 1
	State 55


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                               Functional Unit                               |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config26_s_fu_111 |    1    | 6.07883 |   1890  |   920   |
|----------|-----------------------------------------------------------------------------|---------|---------|---------|---------|
|   read   |                               empty_read_fu_62                              |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------------|---------|---------|---------|---------|
|   write  |                            write_ln62_write_fu_98                           |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                               data_0_V_fu_131                               |    0    |    0    |    0    |    0    |
|          |                               data_1_V_fu_135                               |    0    |    0    |    0    |    0    |
|          |                               data_2_V_fu_139                               |    0    |    0    |    0    |    0    |
|          |                               data_3_V_fu_143                               |    0    |    0    |    0    |    0    |
|          |                               data_4_V_fu_147                               |    0    |    0    |    0    |    0    |
|          |                               data_5_V_fu_151                               |    0    |    0    |    0    |    0    |
|          |                               data_6_V_fu_155                               |    0    |    0    |    0    |    0    |
|          |                               data_7_V_fu_159                               |    0    |    0    |    0    |    0    |
|          |                               data_8_V_fu_163                               |    0    |    0    |    0    |    0    |
|extractvalue|                               data_9_V_fu_167                               |    0    |    0    |    0    |    0    |
|          |                               data_10_V_fu_171                              |    0    |    0    |    0    |    0    |
|          |                               data_11_V_fu_175                              |    0    |    0    |    0    |    0    |
|          |                               data_12_V_fu_179                              |    0    |    0    |    0    |    0    |
|          |                               data_13_V_fu_183                              |    0    |    0    |    0    |    0    |
|          |                               data_14_V_fu_187                              |    0    |    0    |    0    |    0    |
|          |                               data_15_V_fu_191                              |    0    |    0    |    0    |    0    |
|          |                                res_0_V_fu_195                               |    0    |    0    |    0    |    0    |
|          |                                res_1_V_fu_199                               |    0    |    0    |    0    |    0    |
|          |                                res_2_V_fu_203                               |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                             |    1    | 6.07883 |   1890  |   920   |
|----------|-----------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
| data_0_V_reg_207|   20   |
|data_10_V_reg_257|   20   |
|data_11_V_reg_262|   20   |
|data_12_V_reg_267|   20   |
|data_13_V_reg_272|   20   |
|data_14_V_reg_277|   20   |
|data_15_V_reg_282|   20   |
| data_1_V_reg_212|   20   |
| data_2_V_reg_217|   20   |
| data_3_V_reg_222|   20   |
| data_4_V_reg_227|   20   |
| data_5_V_reg_232|   20   |
| data_6_V_reg_237|   20   |
| data_7_V_reg_242|   20   |
| data_8_V_reg_247|   20   |
| data_9_V_reg_252|   20   |
| res_0_V_reg_287 |   20   |
| res_1_V_reg_292 |   20   |
| res_2_V_reg_297 |   20   |
+-----------------+--------+
|      Total      |   380  |
+-----------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    6   |  1890  |   920  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |   380  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    6   |  2270  |   920  |
+-----------+--------+--------+--------+--------+
