#notemd
# DC

  - rc  
    Report Constraint
  - rt  
    Report Timing

# Special Lecture (三浦さん)

## Logic Testing

### Logic Circuits

  - NAND Circuit will determine circuit size

### SCAN Test

  - each combinational circuit can be identified state by chain.
  - chain :: make a shift register chain
  - shift-in & shift-out
  - scan chain splitting & scan compression

### Methodologies

  - DC scan : 99.8%

  - AC scan : delay test, 85%

  - tools
    
      - Synopsys : DFT Compiler = DFTMAX = TetraMAX
      - Siemens EDA (former Mentor Graphics) : TessentTestKompress

### Design Flow

  - DRC  
    for scan DFT

## Memory Testing

### Volatile vs Non-Volatile Memory

### Scramble Table (TSMC)

### Failuer patterns

  - Coupling fault, Retention fault

  - Test pattern : walking, march

  - Test method : Direct access Test
    
      - ATE  
        Automatic Test Equipment
    
    <!-- end list -->
    
      - Not common thesedays

  - BIST :: Built-In Self Test

  - TAT :: Turn Around Time, Required time to implementation

  - TAP :: Test Access Port

  - Memory Bypass logic :: for wire fault from FF to Memory

  - Memory Rapair :: repair technic with the use of spare-row on fault
    memory with

# Self Study

  - CDC, multi clocks

# Tech Sharing

## VCLP message waive (ke-san)

  - `vc_static_shell`
  - filter

## Low Power Design Trial, PTECO with UPF (Ishii-san & Sassa-san)

  - PTECO  
    Prime Time Engineering Change Order

  - PTADV  
    Prime Time ADVanced

  - OP  
    OnePiece

  - AOB  
    Always-on Buffer
    ([link](https://community.cadence.com/cadence_technology_forums/f/digital-implementation/1058/tip-of-the-week-always-on-buffers))
    
      - like Retention cell with AON function? (lin-san)
      - **Buffering feedthrough nets crossing a shut off power domain**
          - トンネルみたいなイメージ？　＞　発電所からの供給は停電地域では止 まってしまうので、送電線から直接供給するようなイメージ
          - feedthrough :: 貫通接続, an electrical connector used to join
            two parts of a circuit on opposite sides of something, such
            as a circuit board or an earthing screen (oxford
            dictionary).
      - **have a secondary always-on pin (TVDD, secondary PG pin) to
        keep the cell on** even when the primary power is switched off
        in a block/domain
      - Buffering high fanout nets like the control net of an State
        Retention Power Gate (SRPG) cell or the enable net of an
        isolation cell

<!-- end list -->

  - TVDD logically connected to VDD
  - NDR :: Non-Default Rule
  - attribute :: 属性

## Multibit FF (lin-san)

  - MBFF  
    Multi-Bit FF

  - ICG  
    Integrated Clock Gating
    
      - stops the clock propagation through it when we apply a low clock
        enable signal on it
      - ICG merge reduces power consumption, CTS
      - unique :: not attribute, uniquely-driven enable signals

<!-- end list -->

  - Synthesis vs P\&R ??
  - Synopsys Formality :: an equivalence-checking (EC) solution that
    uses formal, static techniques to determine if two versions of a
    design are functionally equivalent. Formality delivers capabilities
    for ECO assistance and advanced debugging to help guide the user in
    implementing and verifying ECOs.
      - SVF file  
        Synopsys Formality File?, Formality Guide Files
  - uniquify ([synopsys
    manual](https://spdocs.synopsys.com/dow_retrieve/qsc-t/dg/dcolh/T-2022.03/dcolh/Default.htm#manpages/syn2/uniquify.htm?Highlight=uniquify))

# Self Study

7-27??
