# Format: clock  timeReq  slackR/slackF  setupR/setupF  instName/pinName   # cycle(s)
REF_CLK(R)->ALU_CLK(R)	20.306   */2.310         */0.420         ALU_INST/\ALU_OUT_reg[0] /D    1
REF_CLK(R)->ALU_CLK(R)	20.298   */5.313         */0.427         ALU_INST/\ALU_OUT_reg[1] /D    1
REF_CLK(R)->ALU_CLK(R)	20.302   */8.086         */0.424         ALU_INST/\ALU_OUT_reg[2] /D    1
REF_CLK(R)->ALU_CLK(R)	20.302   */10.595        */0.423         ALU_INST/\ALU_OUT_reg[3] /D    1
REF_CLK(R)->ALU_CLK(R)	20.325   */12.186        */0.401         ALU_INST/\ALU_OUT_reg[15] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	15.800   */12.279        */4.000         SO[2]    1
REF_CLK(R)->ALU_CLK(R)	20.325   */12.377        */0.401         ALU_INST/\ALU_OUT_reg[14] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	15.800   12.445/*        4.000/*         SO[0]    1
SCAN_CLK(R)->SCAN_CLK(R)	15.800   12.542/*        4.000/*         SO[1]    1
SCAN_CLK(R)->SCAN_CLK(R)	15.800   12.567/*        4.000/*         SO[3]    1
REF_CLK(R)->ALU_CLK(R)	20.325   */12.796        */0.401         ALU_INST/\ALU_OUT_reg[13] /D    1
REF_CLK(R)->ALU_CLK(R)	20.302   */12.834        */0.423         ALU_INST/\ALU_OUT_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	20.477   */13.080        */0.415         CLK_DIV_RX_INST/reg_div_clk_reg/D    1
REF_CLK(R)->ALU_CLK(R)	20.323   */13.141        */0.403         ALU_INST/\ALU_OUT_reg[12] /D    1
REF_CLK(R)->ALU_CLK(R)	20.324   */13.499        */0.402         ALU_INST/\ALU_OUT_reg[11] /D    1
REF_CLK(R)->ALU_CLK(R)	20.323   */13.658        */0.402         ALU_INST/\ALU_OUT_reg[10] /D    1
REF_CLK(R)->ALU_CLK(R)	20.316   */13.925        */0.410         ALU_INST/\ALU_OUT_reg[8] /D    1
REF_CLK(R)->ALU_CLK(R)	20.322   */14.004        */0.404         ALU_INST/\ALU_OUT_reg[9] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.557   */14.005        */0.407         CLK_DIV_RX_INST/\counter_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.558   */14.010        */0.407         CLK_DIV_RX_INST/\counter_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.558   */14.010        */0.407         CLK_DIV_RX_INST/\counter_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.558   */14.011        */0.407         CLK_DIV_RX_INST/\counter_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.558   */14.012        */0.406         CLK_DIV_RX_INST/\counter_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.558   */14.013        */0.406         CLK_DIV_RX_INST/\counter_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.559   */14.014        */0.406         CLK_DIV_RX_INST/\counter_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.559   */14.014        */0.406         CLK_DIV_RX_INST/\counter_reg[5] /D    1
REF_CLK(R)->ALU_CLK(R)	20.303   */14.076        */0.423         ALU_INST/\ALU_OUT_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.557   */14.365        */0.407         CLK_DIV_RX_INST/flag_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	20.482   */14.457        */0.410         CLK_DIV_TX_INST/reg_div_clk_reg/D    1
REF_CLK(R)->ALU_CLK(R)	20.301   */14.472        */0.425         ALU_INST/\ALU_OUT_reg[6] /D    1
REF_CLK(R)->ALU_CLK(R)	20.298   */14.542        */0.428         ALU_INST/\ALU_OUT_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.598   */14.996        */0.408         REG_FILE_INST/\RdData_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.599   */15.054        */0.406         REG_FILE_INST/\RdData_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.595   */15.076        */0.411         REG_FILE_INST/\RdData_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.597   */15.088        */0.408         REG_FILE_INST/\RdData_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.500   */15.095        */0.417         UART_INST/U0_UART_RX/U0_data_sampling/\Samples_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.600   */15.101        */0.406         REG_FILE_INST/\RdData_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.598   */15.112        */0.407         REG_FILE_INST/\RdData_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.599   */15.127        */0.407         REG_FILE_INST/\RdData_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.599   */15.146        */0.408         REG_FILE_INST/\RdData_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.553   */15.360        */0.412         CLK_DIV_TX_INST/\counter_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.554   */15.366        */0.410         CLK_DIV_TX_INST/\counter_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.555   */15.368        */0.410         CLK_DIV_TX_INST/\counter_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.556   */15.372        */0.410         CLK_DIV_TX_INST/\counter_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.556   */15.376        */0.409         CLK_DIV_TX_INST/\counter_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.556   */15.378        */0.409         CLK_DIV_TX_INST/\counter_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.558   */15.392        */0.407         CLK_DIV_TX_INST/\counter_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.559   */15.393        */0.406         CLK_DIV_TX_INST/\counter_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.503   */15.547        */0.414         UART_INST/U0_UART_RX/U0_data_sampling/\Samples_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.495   */15.631        */0.422         UART_INST/U0_UART_RX/U0_uart_fsm/\current_state_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.581   */15.718        */0.423         REG_FILE_INST/\regArr_reg[13][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.557   */15.718        */0.408         CLK_DIV_TX_INST/flag_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.581   */15.726        */0.423         REG_FILE_INST/\regArr_reg[13][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.576   */15.730        */0.422         REG_FILE_INST/\regArr_reg[1][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.585   */15.735        */0.421         REG_FILE_INST/\regArr_reg[8][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.584   */15.737        */0.415         REG_FILE_INST/\regArr_reg[13][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.587   */15.737        */0.420         REG_FILE_INST/\regArr_reg[9][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.580   */15.738        */0.418         REG_FILE_INST/\regArr_reg[8][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.585   */15.738        */0.418         REG_FILE_INST/\regArr_reg[13][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.578   */15.738        */0.421         REG_FILE_INST/\regArr_reg[5][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.577   */15.740        */0.420         REG_FILE_INST/\regArr_reg[5][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.584   */15.741        */0.422         REG_FILE_INST/\regArr_reg[9][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.580   */15.741        */0.419         REG_FILE_INST/\regArr_reg[9][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.579   */15.742        */0.419         REG_FILE_INST/\regArr_reg[1][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.588   */15.745        */0.416         REG_FILE_INST/\regArr_reg[13][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.575   */15.747        */0.421         REG_FILE_INST/\regArr_reg[5][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.582   */15.748        */0.417         REG_FILE_INST/\regArr_reg[8][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.588   */15.750        */0.419         REG_FILE_INST/\regArr_reg[8][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.575   */15.750        */0.421         REG_FILE_INST/\regArr_reg[4][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.581   */15.750        */0.418         REG_FILE_INST/\regArr_reg[8][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.585   */15.750        */0.414         REG_FILE_INST/\regArr_reg[13][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.572   */15.750        */0.423         REG_FILE_INST/\regArr_reg[0][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.574   */15.751        */0.425         REG_FILE_INST/\regArr_reg[0][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.571   */15.751        */0.427         REG_FILE_INST/\regArr_reg[0][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.590   */15.751        */0.417         REG_FILE_INST/\regArr_reg[8][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.577   */15.752        */0.419         REG_FILE_INST/\regArr_reg[5][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.577   */15.753        */0.419         REG_FILE_INST/\regArr_reg[5][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.589   */15.753        */0.415         REG_FILE_INST/\regArr_reg[13][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.580   */15.753        */0.419         REG_FILE_INST/\regArr_reg[1][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.587   */15.756        */0.412         REG_FILE_INST/\regArr_reg[13][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.577   */15.757        */0.420         REG_FILE_INST/\regArr_reg[1][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.580   */15.758        */0.418         REG_FILE_INST/\regArr_reg[1][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.591   */15.759        */0.415         REG_FILE_INST/\regArr_reg[9][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.583   */15.760        */0.416         REG_FILE_INST/\regArr_reg[12][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.587   15.761/*        0.329/*         UART_INST/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.575   */15.763        */0.423         REG_FILE_INST/\regArr_reg[0][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.594   */15.764        */0.413         REG_FILE_INST/\regArr_reg[8][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.581   */15.764        */0.417         REG_FILE_INST/\regArr_reg[1][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.584   */15.765        */0.414         REG_FILE_INST/\regArr_reg[9][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.582   */15.766        */0.416         REG_FILE_INST/\regArr_reg[5][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.586   */15.766        */0.416         REG_FILE_INST/\regArr_reg[9][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.583   */15.767        */0.414         REG_FILE_INST/\regArr_reg[5][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.582   */15.767        */0.417         REG_FILE_INST/\regArr_reg[4][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.579   */15.768        */0.417         REG_FILE_INST/\regArr_reg[4][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.583   */15.770        */0.415         REG_FILE_INST/\regArr_reg[4][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.594   */15.771        */0.413         REG_FILE_INST/\regArr_reg[9][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.586   */15.771        */0.417         REG_FILE_INST/\regArr_reg[12][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.580   */15.772        */0.416         REG_FILE_INST/\regArr_reg[4][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.585   */15.772        */0.414         REG_FILE_INST/\regArr_reg[12][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.591   */15.772        */0.415         REG_FILE_INST/\regArr_reg[9][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.594   */15.773        */0.411         REG_FILE_INST/\regArr_reg[8][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.583   */15.773        */0.417         REG_FILE_INST/\regArr_reg[1][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.586   */15.775        */0.417         REG_FILE_INST/\regArr_reg[12][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.583   */15.775        */0.412         REG_FILE_INST/\regArr_reg[4][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.584   */15.777        */0.415         REG_FILE_INST/\regArr_reg[4][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.584   */15.777        */0.416         REG_FILE_INST/\regArr_reg[1][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.578   */15.778        */0.421         REG_FILE_INST/\regArr_reg[0][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.585   */15.778        */0.412         REG_FILE_INST/\regArr_reg[5][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.588   */15.778        */0.415         REG_FILE_INST/\regArr_reg[12][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.588   */15.779        */0.416         REG_FILE_INST/\regArr_reg[12][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.583   */15.780        */0.412         REG_FILE_INST/\regArr_reg[4][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.586   */15.781        */0.413         REG_FILE_INST/\regArr_reg[12][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.589   */15.783        */0.414         REG_FILE_INST/\regArr_reg[12][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.580   */15.784        */0.419         REG_FILE_INST/\regArr_reg[0][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.589   */15.794        */0.416         REG_FILE_INST/\regArr_reg[11][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.581   */15.794        */0.418         REG_FILE_INST/\regArr_reg[0][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.583   */15.794        */0.415         REG_FILE_INST/\regArr_reg[0][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.591   */15.798        */0.417         REG_FILE_INST/\regArr_reg[11][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.589   */15.801        */0.417         REG_FILE_INST/\regArr_reg[11][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.584   */15.802        */0.414         REG_FILE_INST/\regArr_reg[11][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.590   */15.802        */0.416         REG_FILE_INST/\regArr_reg[11][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.591   */15.806        */0.416         REG_FILE_INST/\regArr_reg[11][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.590   */15.808        */0.417         REG_FILE_INST/\regArr_reg[11][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.587   */15.808        */0.420         REG_FILE_INST/\regArr_reg[10][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.581   */15.809        */0.423         REG_FILE_INST/\regArr_reg[14][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.586   */15.812        */0.420         REG_FILE_INST/\regArr_reg[10][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.593   */15.813        */0.411         REG_FILE_INST/\regArr_reg[11][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.581   */15.815        */0.419         REG_FILE_INST/\regArr_reg[15][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.583   */15.817        */0.417         REG_FILE_INST/\regArr_reg[14][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.583   */15.817        */0.417         REG_FILE_INST/\regArr_reg[15][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.582   */15.817        */0.421         REG_FILE_INST/\regArr_reg[15][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.582   */15.817        */0.418         REG_FILE_INST/\regArr_reg[15][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.580   */15.818        */0.418         REG_FILE_INST/\regArr_reg[10][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.588   */15.819        */0.419         REG_FILE_INST/\regArr_reg[10][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.586   */15.823        */0.418         REG_FILE_INST/\regArr_reg[15][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.583   */15.826        */0.415         REG_FILE_INST/\regArr_reg[10][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.593   */15.827        */0.414         REG_FILE_INST/\regArr_reg[10][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.586   */15.828        */0.418         REG_FILE_INST/\regArr_reg[14][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.584   */15.828        */0.414         REG_FILE_INST/\regArr_reg[10][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.586   */15.829        */0.414         REG_FILE_INST/\regArr_reg[14][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.586   */15.831        */0.417         REG_FILE_INST/\regArr_reg[15][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.585   */15.833        */0.415         REG_FILE_INST/\regArr_reg[14][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.594   */15.835        */0.412         REG_FILE_INST/\regArr_reg[10][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.588   */15.837        */0.415         REG_FILE_INST/\regArr_reg[14][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.589   */15.838        */0.414         REG_FILE_INST/\regArr_reg[14][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.588   */15.839        */0.415         REG_FILE_INST/\regArr_reg[15][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.588   */15.840        */0.411         REG_FILE_INST/\regArr_reg[15][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.590   */15.842        */0.413         REG_FILE_INST/\regArr_reg[14][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.612   15.848/*        0.305/*         UART_INST/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.499   */15.854        */0.419         UART_INST/U0_UART_RX/U0_data_sampling/\Samples_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.500   */15.926        */0.417         UART_INST/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.574   */15.937        */0.422         REG_FILE_INST/\regArr_reg[7][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.551   */15.939        */0.447         REG_FILE_INST/\regArr_reg[3][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.579   */15.948        */0.418         REG_FILE_INST/\regArr_reg[7][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.580   */15.949        */0.417         REG_FILE_INST/\regArr_reg[7][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.578   */15.951        */0.422         REG_FILE_INST/\regArr_reg[3][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.581   */15.956        */0.417         REG_FILE_INST/\regArr_reg[7][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.579   */15.958        */0.418         REG_FILE_INST/\regArr_reg[7][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.580   */15.959        */0.418         REG_FILE_INST/\regArr_reg[7][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.582   */15.962        */0.416         REG_FILE_INST/\regArr_reg[7][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.584   */15.965        */0.413         REG_FILE_INST/\regArr_reg[7][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.610   15.979/*        0.307/*         UART_INST/U0_UART_RX/U0_uart_fsm/\current_state_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.582   */15.980        */0.417         REG_FILE_INST/\regArr_reg[3][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.581   */15.984        */0.417         REG_FILE_INST/\regArr_reg[3][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.583   */15.992        */0.416         REG_FILE_INST/\regArr_reg[3][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.585   */15.993        */0.414         REG_FILE_INST/\regArr_reg[3][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.585   */15.994        */0.413         REG_FILE_INST/\regArr_reg[3][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.586   */15.995        */0.412         REG_FILE_INST/\regArr_reg[3][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.512   */16.018        */0.405         UART_INST/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.513   */16.019        */0.405         UART_INST/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.513   */16.021        */0.404         UART_INST/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.514   */16.028        */0.403         UART_INST/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.512   */16.030        */0.405         UART_INST/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.515   */16.032        */0.403         UART_INST/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.552   */16.088        */0.443         REG_FILE_INST/\regArr_reg[2][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.551   */16.092        */0.444         REG_FILE_INST/\regArr_reg[2][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.479   */16.098        */0.438         UART_INST/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.507   */16.113        */0.411         UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.507   */16.114        */0.410         UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.576   */16.116        */0.420         REG_FILE_INST/\regArr_reg[2][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.629   16.116/*        0.288/*         UART_INST/U0_UART_RX/U0_uart_fsm/\current_state_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.569   */16.117        */0.427         REG_FILE_INST/\regArr_reg[6][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.577   */16.117        */0.420         REG_FILE_INST/\regArr_reg[2][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.509   */16.118        */0.410         UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.508   */16.120        */0.410         UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.577   */16.121        */0.417         REG_FILE_INST/\regArr_reg[2][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.510   */16.125        */0.409         UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.510   */16.126        */0.408         UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.510   */16.127        */0.408         UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.581   */16.127        */0.414         REG_FILE_INST/\regArr_reg[2][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.581   */16.133        */0.416         REG_FILE_INST/\regArr_reg[2][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.580   */16.136        */0.416         REG_FILE_INST/\regArr_reg[2][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.576   */16.142        */0.422         REG_FILE_INST/\regArr_reg[6][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.575   */16.143        */0.421         REG_FILE_INST/\regArr_reg[6][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.581   */16.158        */0.416         REG_FILE_INST/\regArr_reg[6][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.589   */16.158        */0.417         REG_FILE_INST/\regArr_reg[6][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.581   */16.164        */0.416         REG_FILE_INST/\regArr_reg[6][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.584   */16.168        */0.415         REG_FILE_INST/\regArr_reg[6][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.593   */16.174        */0.413         REG_FILE_INST/\regArr_reg[6][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.506   */16.185        */0.412         UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.581   */16.329        */0.422         FIFO_INST/fifo_mem/\fifo_mem_reg[0][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.358   16.336/*        0.381/*         SYS_CTRL_INST/\state_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.359   16.336/*        0.381/*         FIFO_INST/fifo_mem/\fifo_mem_reg[6][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.358   16.336/*        0.381/*         SYS_CTRL_INST/\state_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.358   16.336/*        0.381/*         DATA_SYNC_INST/\sync_bus_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.359   16.337/*        0.381/*         DATA_SYNC_INST/sync_enable_F3_reg/RN    1
REF_CLK(R)->REF_CLK(R)	20.359   16.337/*        0.381/*         DATA_SYNC_INST/\sync_bus_reg[0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	21.586   */16.337        */0.421         FIFO_INST/fifo_mem/\fifo_mem_reg[0][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.359   16.337/*        0.381/*         DATA_SYNC_INST/\sync_enable_FF_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.359   16.337/*        0.381/*         DATA_SYNC_INST/\sync_enable_FF_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.359   16.337/*        0.381/*         FIFO_INST/fifo_mem/\fifo_mem_reg[5][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.359   16.338/*        0.381/*         FIFO_INST/fifo_mem/\fifo_mem_reg[5][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.360   16.339/*        0.381/*         FIFO_INST/fifo_mem/\fifo_mem_reg[6][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.360   16.340/*        0.381/*         FIFO_INST/fifo_mem/\fifo_mem_reg[4][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.360   16.340/*        0.381/*         FIFO_INST/fifo_mem/\fifo_mem_reg[6][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.360   16.341/*        0.381/*         FIFO_INST/fifo_mem/\fifo_mem_reg[7][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.360   16.341/*        0.381/*         FIFO_INST/fifo_mem/\fifo_mem_reg[7][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.360   16.341/*        0.381/*         FIFO_INST/fifo_mem/\fifo_mem_reg[7][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.360   16.342/*        0.380/*         FIFO_INST/fifo_mem/\fifo_mem_reg[6][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.352   16.342/*        0.391/*         FIFO_INST/fifo_wr/\wptr_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.360   16.343/*        0.380/*         FIFO_INST/fifo_mem/\fifo_mem_reg[4][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.360   16.344/*        0.380/*         FIFO_INST/fifo_mem/\fifo_mem_reg[6][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.360   16.344/*        0.380/*         FIFO_INST/fifo_mem/\fifo_mem_reg[7][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.360   16.345/*        0.380/*         FIFO_INST/fifo_mem/\fifo_mem_reg[7][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.360   16.345/*        0.380/*         FIFO_INST/fifo_mem/\fifo_mem_reg[5][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.360   16.345/*        0.380/*         FIFO_INST/fifo_mem/\fifo_mem_reg[7][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.360   16.345/*        0.380/*         FIFO_INST/fifo_mem/\fifo_mem_reg[5][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.363   16.347/*        0.381/*         FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff1_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.363   16.347/*        0.381/*         FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff1_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.363   16.348/*        0.380/*         FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff1_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.363   16.348/*        0.380/*         FIFO_INST/fifo_mem/\fifo_mem_reg[6][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.360   16.348/*        0.380/*         FIFO_INST/fifo_mem/\fifo_mem_reg[6][3] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	21.581   */16.350        */0.420         FIFO_INST/fifo_mem/\fifo_mem_reg[2][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.362   16.351/*        0.380/*         FIFO_INST/fifo_wr/\wptr_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.362   16.351/*        0.380/*         FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff2_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.362   16.351/*        0.380/*         FIFO_INST/fifo_wr/\wptr_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.362   16.351/*        0.380/*         FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff2_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.362   16.352/*        0.380/*         FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff2_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.363   16.352/*        0.380/*         FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff2_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.363   16.353/*        0.380/*         FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff1_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.363   16.353/*        0.380/*         FIFO_INST/fifo_mem/\fifo_mem_reg[4][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.361   16.353/*        0.380/*         FIFO_INST/fifo_mem/\fifo_mem_reg[5][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.361   16.354/*        0.380/*         FIFO_INST/fifo_mem/\fifo_mem_reg[4][2] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	21.585   */16.354        */0.416         FIFO_INST/fifo_mem/\fifo_mem_reg[0][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.363   16.355/*        0.380/*         FIFO_INST/fifo_mem/\fifo_mem_reg[4][3] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	21.586   */16.355        */0.416         FIFO_INST/fifo_mem/\fifo_mem_reg[0][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.586   */16.357        */0.416         FIFO_INST/fifo_mem/\fifo_mem_reg[0][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.587   */16.357        */0.416         FIFO_INST/fifo_mem/\fifo_mem_reg[0][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.363   16.358/*        0.380/*         FIFO_INST/fifo_mem/\fifo_mem_reg[3][6] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	21.582   */16.358        */0.419         FIFO_INST/fifo_mem/\fifo_mem_reg[2][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.587   */16.360        */0.416         FIFO_INST/fifo_mem/\fifo_mem_reg[0][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.584   */16.360        */0.419         FIFO_INST/fifo_mem/\fifo_mem_reg[2][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.363   16.361/*        0.380/*         FIFO_INST/fifo_mem/\fifo_mem_reg[0][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.362   16.363/*        0.380/*         FIFO_INST/fifo_mem/\fifo_mem_reg[3][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.363   16.364/*        0.380/*         FIFO_INST/fifo_mem/\fifo_mem_reg[1][5] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	21.585   */16.365        */0.418         FIFO_INST/fifo_mem/\fifo_mem_reg[2][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.587   */16.365        */0.415         FIFO_INST/fifo_mem/\fifo_mem_reg[0][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.363   16.366/*        0.380/*         FIFO_INST/fifo_mem/\fifo_mem_reg[2][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.362   16.370/*        0.380/*         FIFO_INST/fifo_mem/\fifo_mem_reg[0][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.362   16.370/*        0.380/*         FIFO_INST/fifo_mem/\fifo_mem_reg[3][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.362   16.370/*        0.380/*         FIFO_INST/fifo_mem/\fifo_mem_reg[2][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.362   16.370/*        0.380/*         FIFO_INST/fifo_wr/\wptr_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.362   16.370/*        0.380/*         FIFO_INST/fifo_mem/\fifo_mem_reg[1][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.362   16.370/*        0.380/*         FIFO_INST/fifo_mem/\fifo_mem_reg[1][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.362   16.370/*        0.380/*         FIFO_INST/fifo_mem/\fifo_mem_reg[2][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.362   16.371/*        0.380/*         FIFO_INST/fifo_mem/\fifo_mem_reg[3][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.362   16.371/*        0.380/*         FIFO_INST/fifo_mem/\fifo_mem_reg[2][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.362   16.371/*        0.380/*         FIFO_INST/fifo_mem/\fifo_mem_reg[0][3] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	21.580   */16.374        */0.423         FIFO_INST/fifo_mem/\fifo_mem_reg[3][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.587   */16.376        */0.415         FIFO_INST/fifo_mem/\fifo_mem_reg[2][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.361   16.377/*        0.380/*         FIFO_INST/fifo_mem/\fifo_mem_reg[5][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.361   16.377/*        0.380/*         FIFO_INST/fifo_mem/\fifo_mem_reg[3][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.361   16.377/*        0.380/*         FIFO_INST/fifo_mem/\fifo_mem_reg[3][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.363   16.377/*        0.380/*         FIFO_INST/fifo_mem/\fifo_mem_reg[1][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.361   16.378/*        0.380/*         FIFO_INST/fifo_mem/\fifo_mem_reg[0][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.361   16.378/*        0.380/*         FIFO_INST/fifo_mem/\fifo_mem_reg[1][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.362   16.379/*        0.380/*         FIFO_INST/fifo_mem/\fifo_mem_reg[0][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.363   16.379/*        0.380/*         FIFO_INST/fifo_mem/\fifo_mem_reg[1][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.363   16.379/*        0.380/*         FIFO_INST/fifo_mem/\fifo_mem_reg[2][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.363   16.379/*        0.380/*         FIFO_INST/fifo_mem/\fifo_mem_reg[3][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.362   16.383/*        0.380/*         FIFO_INST/fifo_mem/\fifo_mem_reg[3][1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	21.588   */16.383        */0.414         FIFO_INST/fifo_mem/\fifo_mem_reg[2][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.363   16.384/*        0.380/*         FIFO_INST/fifo_mem/\fifo_mem_reg[2][1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	21.589   */16.385        */0.413         FIFO_INST/fifo_mem/\fifo_mem_reg[2][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.589   */16.387        */0.413         FIFO_INST/fifo_mem/\fifo_mem_reg[2][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.362   16.388/*        0.380/*         FIFO_INST/fifo_mem/\fifo_mem_reg[1][1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	21.579   */16.396        */0.423         FIFO_INST/fifo_mem/\fifo_mem_reg[1][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.367   16.399/*        0.380/*         FIFO_INST/fifo_mem/\fifo_mem_reg[0][1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	21.581   */16.403        */0.422         FIFO_INST/fifo_mem/\fifo_mem_reg[1][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.587   */16.404        */0.416         FIFO_INST/fifo_mem/\fifo_mem_reg[3][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.586   */16.405        */0.415         FIFO_INST/fifo_mem/\fifo_mem_reg[3][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.587   */16.405        */0.416         FIFO_INST/fifo_mem/\fifo_mem_reg[3][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.587   */16.405        */0.415         FIFO_INST/fifo_mem/\fifo_mem_reg[3][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.589   */16.410        */0.414         FIFO_INST/fifo_mem/\fifo_mem_reg[3][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.588   */16.413        */0.413         FIFO_INST/fifo_mem/\fifo_mem_reg[3][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.589   */16.416        */0.413         FIFO_INST/fifo_mem/\fifo_mem_reg[3][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.585   */16.419        */0.418         FIFO_INST/fifo_mem/\fifo_mem_reg[1][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.585   */16.424        */0.416         FIFO_INST/fifo_mem/\fifo_mem_reg[1][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.587   */16.432        */0.415         FIFO_INST/fifo_mem/\fifo_mem_reg[1][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.587   */16.433        */0.414         FIFO_INST/fifo_mem/\fifo_mem_reg[1][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.569   */16.436        */0.432         FIFO_INST/fifo_mem/\fifo_mem_reg[6][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.590   */16.444        */0.412         FIFO_INST/fifo_mem/\fifo_mem_reg[1][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.590   */16.448        */0.412         FIFO_INST/fifo_mem/\fifo_mem_reg[1][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.582   */16.501        */0.417         FIFO_INST/fifo_mem/\fifo_mem_reg[6][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.583   */16.504        */0.417         FIFO_INST/fifo_mem/\fifo_mem_reg[6][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.585   */16.504        */0.418         FIFO_INST/fifo_mem/\fifo_mem_reg[6][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.583   */16.505        */0.417         FIFO_INST/fifo_mem/\fifo_mem_reg[6][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.584   */16.507        */0.416         FIFO_INST/fifo_mem/\fifo_mem_reg[6][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.585   */16.510        */0.414         FIFO_INST/fifo_mem/\fifo_mem_reg[7][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.586   */16.510        */0.414         FIFO_INST/fifo_mem/\fifo_mem_reg[7][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.583   */16.512        */0.420         FIFO_INST/fifo_mem/\fifo_mem_reg[4][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.585   */16.513        */0.417         FIFO_INST/fifo_mem/\fifo_mem_reg[4][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.585   */16.515        */0.415         FIFO_INST/fifo_mem/\fifo_mem_reg[6][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.584   */16.517        */0.416         FIFO_INST/fifo_mem/\fifo_mem_reg[4][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.587   */16.519        */0.413         FIFO_INST/fifo_mem/\fifo_mem_reg[7][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.587   */16.520        */0.414         FIFO_INST/fifo_mem/\fifo_mem_reg[6][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.585   */16.522        */0.415         FIFO_INST/fifo_mem/\fifo_mem_reg[4][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.516   */16.522        */0.407         UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.587   */16.524        */0.416         FIFO_INST/fifo_mem/\fifo_mem_reg[4][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.589   */16.525        */0.411         FIFO_INST/fifo_mem/\fifo_mem_reg[7][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.586   */16.526        */0.414         FIFO_INST/fifo_mem/\fifo_mem_reg[4][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.589   */16.526        */0.411         FIFO_INST/fifo_mem/\fifo_mem_reg[7][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.583   */16.526        */0.417         FIFO_INST/fifo_mem/\fifo_mem_reg[5][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.589   */16.527        */0.411         FIFO_INST/fifo_mem/\fifo_mem_reg[7][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.584   */16.531        */0.416         FIFO_INST/fifo_mem/\fifo_mem_reg[5][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.590   */16.532        */0.410         FIFO_INST/fifo_mem/\fifo_mem_reg[7][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.587   */16.532        */0.413         FIFO_INST/fifo_mem/\fifo_mem_reg[4][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.591   */16.533        */0.410         FIFO_INST/fifo_mem/\fifo_mem_reg[7][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.585   */16.533        */0.416         FIFO_INST/fifo_mem/\fifo_mem_reg[5][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.589   */16.534        */0.413         FIFO_INST/fifo_mem/\fifo_mem_reg[4][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.585   */16.535        */0.415         FIFO_INST/fifo_mem/\fifo_mem_reg[5][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.586   */16.538        */0.414         FIFO_INST/fifo_mem/\fifo_mem_reg[5][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.586   */16.538        */0.414         FIFO_INST/fifo_mem/\fifo_mem_reg[5][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.586   */16.541        */0.414         FIFO_INST/fifo_mem/\fifo_mem_reg[5][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.586   */16.544        */0.413         FIFO_INST/fifo_mem/\fifo_mem_reg[5][0] /D    1
REF_CLK(R)->ALU_CLK(R)	20.355   16.556/*        0.371/*         ALU_INST/\ALU_OUT_reg[15] /RN    1
REF_CLK(R)->ALU_CLK(R)	20.355   16.556/*        0.371/*         ALU_INST/OUT_VALID_reg/RN    1
REF_CLK(R)->ALU_CLK(R)	20.355   16.556/*        0.371/*         ALU_INST/\ALU_OUT_reg[14] /RN    1
REF_CLK(R)->ALU_CLK(R)	20.355   16.556/*        0.371/*         ALU_INST/\ALU_OUT_reg[13] /RN    1
REF_CLK(R)->ALU_CLK(R)	20.355   16.557/*        0.371/*         ALU_INST/\ALU_OUT_reg[12] /RN    1
REF_CLK(R)->ALU_CLK(R)	20.355   16.558/*        0.371/*         ALU_INST/\ALU_OUT_reg[10] /RN    1
REF_CLK(R)->ALU_CLK(R)	20.355   16.558/*        0.371/*         ALU_INST/\ALU_OUT_reg[11] /RN    1
REF_CLK(R)->ALU_CLK(R)	20.355   16.559/*        0.371/*         ALU_INST/\ALU_OUT_reg[9] /RN    1
REF_CLK(R)->ALU_CLK(R)	20.355   16.559/*        0.371/*         ALU_INST/\ALU_OUT_reg[6] /RN    1
REF_CLK(R)->ALU_CLK(R)	20.355   16.559/*        0.371/*         ALU_INST/\ALU_OUT_reg[7] /RN    1
REF_CLK(R)->ALU_CLK(R)	20.355   16.560/*        0.371/*         ALU_INST/\ALU_OUT_reg[8] /RN    1
REF_CLK(R)->ALU_CLK(R)	20.355   16.560/*        0.371/*         ALU_INST/\ALU_OUT_reg[5] /RN    1
REF_CLK(R)->ALU_CLK(R)	20.355   16.560/*        0.371/*         ALU_INST/\ALU_OUT_reg[4] /RN    1
REF_CLK(R)->ALU_CLK(R)	20.355   16.560/*        0.371/*         ALU_INST/\ALU_OUT_reg[1] /RN    1
REF_CLK(R)->ALU_CLK(R)	20.355   16.562/*        0.370/*         ALU_INST/\ALU_OUT_reg[3] /RN    1
REF_CLK(R)->ALU_CLK(R)	20.355   16.563/*        0.370/*         ALU_INST/\ALU_OUT_reg[2] /RN    1
REF_CLK(R)->ALU_CLK(R)	20.355   16.564/*        0.370/*         ALU_INST/\ALU_OUT_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.367   16.567/*        0.372/*         DATA_SYNC_INST/\sync_bus_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.367   16.567/*        0.372/*         DATA_SYNC_INST/\sync_bus_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.367   16.567/*        0.372/*         DATA_SYNC_INST/enable_pulse_reg/RN    1
REF_CLK(R)->REF_CLK(R)	20.367   16.567/*        0.372/*         DATA_SYNC_INST/\sync_bus_reg[4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.367   16.567/*        0.372/*         DATA_SYNC_INST/\sync_bus_reg[5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.368   16.568/*        0.372/*         DATA_SYNC_INST/\sync_bus_reg[7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.368   16.568/*        0.372/*         DATA_SYNC_INST/\sync_bus_reg[6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.368   16.573/*        0.371/*         REG_FILE_INST/\regArr_reg[1][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.366   16.573/*        0.371/*         REG_FILE_INST/\regArr_reg[2][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.368   16.573/*        0.371/*         REG_FILE_INST/\regArr_reg[3][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.368   16.573/*        0.371/*         REG_FILE_INST/\regArr_reg[12][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.367   16.573/*        0.371/*         REG_FILE_INST/\regArr_reg[1][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.367   16.573/*        0.371/*         REG_FILE_INST/\regArr_reg[1][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.367   16.573/*        0.371/*         REG_FILE_INST/\regArr_reg[1][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.367   16.573/*        0.371/*         REG_FILE_INST/\regArr_reg[1][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.366   16.574/*        0.371/*         REG_FILE_INST/\regArr_reg[2][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.366   16.574/*        0.371/*         REG_FILE_INST/\regArr_reg[2][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.368   16.575/*        0.371/*         REG_FILE_INST/\regArr_reg[1][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.365   16.576/*        0.370/*         REG_FILE_INST/\regArr_reg[2][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.366   16.576/*        0.370/*         REG_FILE_INST/\regArr_reg[2][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.374   16.583/*        0.371/*         REG_FILE_INST/\regArr_reg[11][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.375   16.584/*        0.371/*         REG_FILE_INST/\RdData_reg[7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.375   16.585/*        0.370/*         REG_FILE_INST/\RdData_reg[6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.375   16.585/*        0.371/*         REG_FILE_INST/\regArr_reg[8][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.375   16.585/*        0.370/*         REG_FILE_INST/\RdData_reg[5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.376   16.586/*        0.370/*         REG_FILE_INST/\RdData_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.375   16.586/*        0.370/*         REG_FILE_INST/\RdData_reg[4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.376   16.586/*        0.370/*         REG_FILE_INST/\RdData_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.365   16.587/*        0.370/*         REG_FILE_INST/\regArr_reg[2][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.376   16.588/*        0.370/*         REG_FILE_INST/\RdData_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.365   16.589/*        0.370/*         REG_FILE_INST/\regArr_reg[0][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.365   16.592/*        0.370/*         REG_FILE_INST/\regArr_reg[4][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.365   16.597/*        0.370/*         REG_FILE_INST/\regArr_reg[4][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.367   16.604/*        0.370/*         REG_FILE_INST/\regArr_reg[5][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.367   16.611/*        0.370/*         REG_FILE_INST/\regArr_reg[7][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.367   16.615/*        0.370/*         REG_FILE_INST/\regArr_reg[7][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.367   16.616/*        0.370/*         REG_FILE_INST/\regArr_reg[6][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.369   16.619/*        0.370/*         REG_FILE_INST/\regArr_reg[4][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.369   16.622/*        0.370/*         REG_FILE_INST/\regArr_reg[6][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.369   16.622/*        0.370/*         REG_FILE_INST/\regArr_reg[6][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.376   16.623/*        0.370/*         REG_FILE_INST/\regArr_reg[6][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.376   16.623/*        0.370/*         REG_FILE_INST/\regArr_reg[6][0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	21.522   */16.661        */0.400         UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.521   */16.662        */0.401         UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.522   */16.662        */0.400         UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.523   */16.665        */0.400         UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.523   */16.665        */0.400         UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.522   */16.680        */0.400         UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.522   */16.681        */0.400         UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	20.685   16.897/*        0.051/*         REG_FILE_INST/\regArr_reg[2][7] /SN    1
REF_CLK(R)->REF_CLK(R)	20.685   16.902/*        0.050/*         REG_FILE_INST/\regArr_reg[2][0] /SN    1
SCAN_CLK(R)->SCAN_CLK(R)	21.518   */16.902        */0.403         UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.523   */16.904        */0.403         UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.523   */16.904        */0.403         UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.520   */16.906        */0.403         UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.524   */16.907        */0.403         UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.522   */16.909        */0.402         UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.524   */16.909        */0.402         UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.525   */16.919        */0.401         UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.598   */16.978        */0.405         FIFO_INST/fifo_wr/\wptr_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.563   */17.036        */0.437         SYS_CTRL_INST/\Address_s_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.599   */17.108        */0.403         FIFO_INST/fifo_wr/\wptr_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.521   */17.136        */0.404         FIFO_INST/fifo_rd/\rptr_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.598   */17.147        */0.405         FIFO_INST/fifo_wr/\wptr_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.765   */17.161        */0.515         RST_SYNC2_INST/\FFs_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.566   */17.182        */0.434         SYS_CTRL_INST/\Address_s_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.590   */17.236        */0.409         SYS_CTRL_INST/\state_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.874   */17.270        */0.406         RST_SYNC2_INST/\FFs_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.520   */17.275        */0.406         FIFO_INST/fifo_rd/\rptr_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	20.354   17.275/*        0.385/*         SYS_CTRL_INST/\Address_s_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.355   17.276/*        0.385/*         SYS_CTRL_INST/\Address_s_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.355   17.280/*        0.385/*         SYS_CTRL_INST/\Address_s_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.364   17.282/*        0.375/*         FIFO_INST/fifo_mem/\fifo_mem_reg[5][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.364   17.282/*        0.375/*         SYS_CTRL_INST/\state_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.365   17.282/*        0.375/*         FIFO_INST/fifo_mem/\fifo_mem_reg[5][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.365   17.282/*        0.375/*         FIFO_INST/fifo_mem/\fifo_mem_reg[7][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.364   17.282/*        0.375/*         SYS_CTRL_INST/\state_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.365   17.282/*        0.375/*         FIFO_INST/fifo_mem/\fifo_mem_reg[7][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.355   17.283/*        0.385/*         SYS_CTRL_INST/\Address_s_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.365   17.283/*        0.375/*         FIFO_INST/fifo_mem/\fifo_mem_reg[4][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.365   17.283/*        0.375/*         FIFO_INST/fifo_mem/\fifo_mem_reg[6][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.366   17.285/*        0.375/*         FIFO_INST/fifo_mem/\fifo_mem_reg[1][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.366   17.285/*        0.375/*         FIFO_INST/fifo_mem/\fifo_mem_reg[2][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.367   17.285/*        0.375/*         REG_FILE_INST/\regArr_reg[9][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.366   17.285/*        0.375/*         FIFO_INST/fifo_mem/\fifo_mem_reg[2][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.367   17.286/*        0.375/*         FIFO_INST/fifo_mem/\fifo_mem_reg[4][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.367   17.286/*        0.375/*         FIFO_INST/fifo_mem/\fifo_mem_reg[0][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.367   17.286/*        0.375/*         FIFO_INST/fifo_mem/\fifo_mem_reg[0][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.367   17.287/*        0.375/*         FIFO_INST/fifo_mem/\fifo_mem_reg[4][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.372   17.290/*        0.375/*         REG_FILE_INST/\regArr_reg[11][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.372   17.290/*        0.375/*         REG_FILE_INST/\regArr_reg[11][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.372   17.290/*        0.375/*         REG_FILE_INST/\regArr_reg[9][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.364   17.293/*        0.375/*         REG_FILE_INST/\regArr_reg[10][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.372   17.293/*        0.375/*         REG_FILE_INST/\regArr_reg[11][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.372   17.294/*        0.375/*         REG_FILE_INST/\regArr_reg[8][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.371   17.294/*        0.375/*         REG_FILE_INST/\regArr_reg[8][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.372   17.294/*        0.375/*         REG_FILE_INST/\regArr_reg[9][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.372   17.296/*        0.375/*         REG_FILE_INST/\regArr_reg[9][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.364   17.297/*        0.375/*         REG_FILE_INST/\regArr_reg[9][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.372   17.298/*        0.375/*         REG_FILE_INST/\regArr_reg[10][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.372   17.298/*        0.375/*         REG_FILE_INST/\regArr_reg[8][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.372   17.298/*        0.375/*         REG_FILE_INST/\regArr_reg[10][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.370   17.299/*        0.375/*         REG_FILE_INST/\regArr_reg[11][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.372   17.300/*        0.375/*         SYS_CTRL_INST/ALU_OUT_BYTE_reg/RN    1
REF_CLK(R)->REF_CLK(R)	20.372   17.300/*        0.375/*         REG_FILE_INST/RdData_VLD_reg/RN    1
REF_CLK(R)->REF_CLK(R)	20.372   17.300/*        0.375/*         REG_FILE_INST/\RdData_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.364   17.300/*        0.375/*         REG_FILE_INST/\regArr_reg[8][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.372   17.300/*        0.375/*         REG_FILE_INST/\regArr_reg[10][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.372   17.301/*        0.375/*         REG_FILE_INST/\regArr_reg[10][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.372   17.301/*        0.375/*         REG_FILE_INST/\regArr_reg[11][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.364   17.302/*        0.375/*         REG_FILE_INST/\regArr_reg[9][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.372   17.302/*        0.375/*         REG_FILE_INST/\regArr_reg[9][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.364   17.303/*        0.375/*         REG_FILE_INST/\regArr_reg[10][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.364   17.303/*        0.375/*         REG_FILE_INST/\regArr_reg[10][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.364   17.303/*        0.375/*         REG_FILE_INST/\regArr_reg[8][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.363   17.307/*        0.375/*         REG_FILE_INST/\regArr_reg[8][6] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	21.513   */17.309        */0.413         FIFO_INST/fifo_rd/\rptr_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.497   */17.310        */0.428         FIFO_INST/fifo_rd/\rptr_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	20.372   17.310/*        0.375/*         REG_FILE_INST/\regArr_reg[10][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.372   17.310/*        0.375/*         REG_FILE_INST/\regArr_reg[8][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.372   17.310/*        0.375/*         REG_FILE_INST/\regArr_reg[9][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.372   17.310/*        0.375/*         REG_FILE_INST/\regArr_reg[11][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.364   17.312/*        0.375/*         REG_FILE_INST/\regArr_reg[5][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.363   17.313/*        0.375/*         REG_FILE_INST/\regArr_reg[7][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.363   17.316/*        0.375/*         REG_FILE_INST/\regArr_reg[7][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.363   17.316/*        0.375/*         REG_FILE_INST/\regArr_reg[11][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.364   17.323/*        0.375/*         REG_FILE_INST/\regArr_reg[7][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.364   17.323/*        0.375/*         REG_FILE_INST/\regArr_reg[5][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.364   17.324/*        0.375/*         REG_FILE_INST/\regArr_reg[4][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.361   17.328/*        0.375/*         REG_FILE_INST/\regArr_reg[5][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.361   17.328/*        0.375/*         REG_FILE_INST/\regArr_reg[4][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.361   17.331/*        0.375/*         REG_FILE_INST/\regArr_reg[6][4] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	21.561   */17.339        */0.439         SYS_CTRL_INST/\Address_s_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.574   */17.340        */0.429         FIFO_INST/fifo_wr/\wptr_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.713   17.341/*        0.286/*         SYS_CTRL_INST/\state_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	20.362   17.341/*        0.375/*         REG_FILE_INST/\regArr_reg[5][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.362   17.341/*        0.375/*         REG_FILE_INST/\regArr_reg[7][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.362   17.341/*        0.375/*         REG_FILE_INST/\regArr_reg[6][2] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	21.580   */17.342        */0.419         SYS_CTRL_INST/\state_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.587   */17.378        */0.412         SYS_CTRL_INST/\state_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.480   */17.395        */0.522         FIFO_INST/fifo_mem/\fifo_mem_reg[4][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.493   */17.471        */0.506         REG_FILE_INST/\regArr_reg[3][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.499   */17.484        */0.504         REG_FILE_INST/\regArr_reg[13][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.515   */17.486        */0.407         UART_INST/U0_UART_TX/U0_fsm/\current_state_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.604   */17.543        */0.402         REG_FILE_INST/RdData_VLD_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.566   */17.551        */0.434         SYS_CTRL_INST/\Address_s_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.590   */17.598        */0.416         SYS_CTRL_INST/ALU_OUT_BYTE_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.596   17.651/*        0.326/*         UART_INST/U0_UART_TX/U0_Serializer/\ser_count_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.637   17.690/*        0.290/*         UART_INST/U0_UART_TX/U0_parity_calc/parity_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.489   */17.710        */0.438         UART_INST/U0_UART_TX/U0_mux/OUT_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	20.376   */17.720        */0.516         CLK_DIV_RX_INST/reg_div_clk_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	20.379   */17.733        */0.514         CLK_DIV_TX_INST/reg_div_clk_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.481   */17.773        */0.438         UART_INST/U0_UART_RX/U0_par_chk/par_err_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.627   17.870/*        0.295/*         UART_INST/U0_UART_TX/U0_Serializer/\ser_count_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.514   */17.886        */0.403         UART_INST/U0_UART_RX/U0_strt_chk/strt_glitch_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.639   17.912/*        0.283/*         UART_INST/U0_UART_TX/U0_Serializer/\ser_count_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.479   */17.914        */0.438         UART_INST/U0_UART_RX/U0_stp_chk/stp_err_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.518   */17.981        */0.399         UART_INST/U0_UART_RX/U0_data_sampling/sampled_bit_reg/D    1
REF_CLK(R)->REF_CLK(R)	20.230   17.995/*        0.088/*         CLK_GATE_INST/U0_TLATNCAX12M/E    1
REF_CLK(R)->ALU_CLK(R)	20.445   18.040/*        0.281/*         ALU_INST/OUT_VALID_reg/D    1
REF_CLK(R)->REF_CLK(R)	20.327   */18.179        */0.413         DATA_SYNC_INST/\sync_bus_reg[4] /D    1
REF_CLK(R)->REF_CLK(R)	20.356   18.187/*        0.380/*         REG_FILE_INST/\regArr_reg[5][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.356   18.187/*        0.380/*         REG_FILE_INST/\regArr_reg[5][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.356   18.187/*        0.380/*         REG_FILE_INST/\regArr_reg[4][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.356   18.187/*        0.380/*         REG_FILE_INST/\regArr_reg[6][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.356   18.187/*        0.380/*         REG_FILE_INST/\regArr_reg[7][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.356   18.188/*        0.380/*         REG_FILE_INST/\regArr_reg[4][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.356   18.188/*        0.380/*         REG_FILE_INST/\regArr_reg[7][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.356   18.188/*        0.380/*         REG_FILE_INST/\regArr_reg[5][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.328   */18.189        */0.412         DATA_SYNC_INST/\sync_bus_reg[7] /D    1
REF_CLK(R)->REF_CLK(R)	20.359   18.190/*        0.380/*         REG_FILE_INST/\regArr_reg[4][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.359   18.192/*        0.380/*         REG_FILE_INST/\regArr_reg[13][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.359   18.193/*        0.380/*         REG_FILE_INST/\regArr_reg[14][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.359   18.193/*        0.380/*         REG_FILE_INST/\regArr_reg[12][2] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	21.515   */18.193        */0.408         UART_INST/U0_UART_TX/U0_fsm/\current_state_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	20.360   18.196/*        0.380/*         REG_FILE_INST/\regArr_reg[15][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.364   18.197/*        0.380/*         REG_FILE_INST/\regArr_reg[13][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.364   18.198/*        0.380/*         REG_FILE_INST/\regArr_reg[12][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.364   18.198/*        0.380/*         REG_FILE_INST/\regArr_reg[12][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.364   18.198/*        0.380/*         REG_FILE_INST/\regArr_reg[15][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.364   18.198/*        0.380/*         REG_FILE_INST/\regArr_reg[13][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.364   18.199/*        0.380/*         REG_FILE_INST/\regArr_reg[15][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.364   18.200/*        0.380/*         REG_FILE_INST/\regArr_reg[12][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.364   18.200/*        0.380/*         REG_FILE_INST/\regArr_reg[14][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.364   18.201/*        0.380/*         REG_FILE_INST/\regArr_reg[12][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.364   18.204/*        0.379/*         REG_FILE_INST/\regArr_reg[14][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.364   18.204/*        0.379/*         REG_FILE_INST/\regArr_reg[12][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.364   18.204/*        0.379/*         REG_FILE_INST/\regArr_reg[14][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.364   18.204/*        0.379/*         REG_FILE_INST/\regArr_reg[14][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.364   18.204/*        0.379/*         REG_FILE_INST/\regArr_reg[15][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.365   18.207/*        0.379/*         REG_FILE_INST/\regArr_reg[14][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.365   18.207/*        0.379/*         REG_FILE_INST/\regArr_reg[13][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.361   18.207/*        0.379/*         REG_FILE_INST/\regArr_reg[15][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.365   18.208/*        0.379/*         REG_FILE_INST/\regArr_reg[13][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.361   18.208/*        0.379/*         REG_FILE_INST/\regArr_reg[14][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.365   18.210/*        0.379/*         REG_FILE_INST/\regArr_reg[15][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.365   18.211/*        0.379/*         REG_FILE_INST/\regArr_reg[13][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.332   */18.211        */0.408         DATA_SYNC_INST/\sync_bus_reg[5] /D    1
REF_CLK(R)->REF_CLK(R)	20.361   18.212/*        0.379/*         REG_FILE_INST/\regArr_reg[14][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.361   18.213/*        0.379/*         REG_FILE_INST/\regArr_reg[3][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.332   */18.215        */0.407         DATA_SYNC_INST/\sync_bus_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	20.332   */18.215        */0.407         DATA_SYNC_INST/\sync_bus_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	20.332   */18.216        */0.407         DATA_SYNC_INST/\sync_bus_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	20.332   */18.216        */0.407         DATA_SYNC_INST/\sync_bus_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	20.361   18.216/*        0.379/*         REG_FILE_INST/\regArr_reg[3][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.361   18.216/*        0.379/*         REG_FILE_INST/\regArr_reg[13][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.361   18.216/*        0.379/*         REG_FILE_INST/\regArr_reg[15][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.333   */18.216        */0.407         DATA_SYNC_INST/\sync_bus_reg[6] /D    1
REF_CLK(R)->REF_CLK(R)	20.361   18.220/*        0.378/*         REG_FILE_INST/\regArr_reg[15][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.361   18.223/*        0.378/*         REG_FILE_INST/\regArr_reg[3][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.360   18.226/*        0.378/*         REG_FILE_INST/\regArr_reg[3][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.361   18.226/*        0.378/*         REG_FILE_INST/\regArr_reg[1][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.361   18.226/*        0.378/*         REG_FILE_INST/\regArr_reg[1][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.361   18.226/*        0.378/*         REG_FILE_INST/\regArr_reg[0][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.361   18.226/*        0.378/*         REG_FILE_INST/\regArr_reg[0][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.360   18.227/*        0.378/*         REG_FILE_INST/\regArr_reg[0][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.361   18.227/*        0.378/*         REG_FILE_INST/\regArr_reg[3][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.361   18.227/*        0.378/*         REG_FILE_INST/\regArr_reg[12][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.361   18.227/*        0.378/*         REG_FILE_INST/\regArr_reg[13][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.361   18.227/*        0.378/*         REG_FILE_INST/\regArr_reg[3][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.361   18.235/*        0.378/*         REG_FILE_INST/\regArr_reg[0][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.360   18.240/*        0.378/*         REG_FILE_INST/\regArr_reg[0][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.361   18.243/*        0.378/*         REG_FILE_INST/\regArr_reg[0][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.360   18.244/*        0.378/*         REG_FILE_INST/\regArr_reg[0][5] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	21.584   */18.280        */0.419         FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff1_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.591   */18.315        */0.412         FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff1_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.517   */18.352        */0.405         UART_INST/U0_UART_TX/U0_fsm/\current_state_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.515   */18.427        */0.412         FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff1_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.646   18.431/*        0.353/*         DATA_SYNC_INST/\sync_enable_FF_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.515   */18.459        */0.411         FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff1_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.579   */18.496        */0.424         FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff1_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.512   */18.502        */0.415         FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff1_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.422   */18.545        */0.575         REG_FILE_INST/\regArr_reg[2][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.363   */18.546        */0.563         FIFO_INST/fifo_rd/\rptr_reg[2] /SI    1
REF_CLK(R)->REF_CLK(R)	20.677   18.547/*        0.061/*         REG_FILE_INST/\regArr_reg[3][5] /SN    1
SCAN_CLK(R)->SCAN_CLK(R)	21.521   */18.548        */0.402         UART_INST/U0_UART_TX/U0_fsm/busy_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.586   */18.566        */0.413         DATA_SYNC_INST/enable_pulse_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.411   */18.573        */0.584         REG_FILE_INST/\regArr_reg[2][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.432   */18.574        */0.567         REG_FILE_INST/\regArr_reg[0][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.363   */18.585        */0.563         FIFO_INST/fifo_rd/\rptr_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.414   */18.585        */0.580         REG_FILE_INST/\regArr_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.436   */18.591        */0.563         REG_FILE_INST/\regArr_reg[0][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.434   */18.597        */0.562         REG_FILE_INST/\regArr_reg[2][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.439   */18.599        */0.561         REG_FILE_INST/\regArr_reg[0][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.437   */18.601        */0.561         REG_FILE_INST/\regArr_reg[0][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.439   */18.605        */0.561         REG_FILE_INST/\regArr_reg[0][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.438   */18.606        */0.560         REG_FILE_INST/\regArr_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.439   */18.611        */0.559         REG_FILE_INST/\regArr_reg[0][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.439   */18.612        */0.559         REG_FILE_INST/\regArr_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.439   */18.614        */0.557         REG_FILE_INST/\regArr_reg[2][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.442   */18.616        */0.556         REG_FILE_INST/\regArr_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.440   */18.618        */0.557         REG_FILE_INST/\regArr_reg[2][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.401   */18.633        */0.516         UART_INST/U0_UART_RX/U0_data_sampling/\Samples_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.447   */18.642        */0.550         REG_FILE_INST/\regArr_reg[1][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.451   */18.655        */0.548         REG_FILE_INST/\regArr_reg[1][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.451   */18.660        */0.546         REG_FILE_INST/\regArr_reg[1][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.452   */18.662        */0.544         REG_FILE_INST/\regArr_reg[2][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.453   */18.664        */0.545         REG_FILE_INST/\regArr_reg[1][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.391   */18.667        */0.526         UART_INST/U0_UART_RX/U0_uart_fsm/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.341   */18.668        */0.577         UART_INST/U0_UART_RX/U0_par_chk/par_err_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.388   */18.670        */0.535         UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.371   */18.671        */0.546         UART_INST/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.455   */18.673        */0.544         REG_FILE_INST/\regArr_reg[1][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.456   */18.673        */0.544         REG_FILE_INST/\regArr_reg[1][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.372   */18.676        */0.545         UART_INST/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.367   */18.679        */0.559         FIFO_INST/fifo_rd/\rptr_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.373   */18.680        */0.544         UART_INST/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.461   */18.686        */0.542         FIFO_INST/fifo_wr/\wptr_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.375   */18.687        */0.542         UART_INST/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.456   */18.694        */0.539         REG_FILE_INST/\regArr_reg[2][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.401   */18.695        */0.515         UART_INST/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.365   */18.696        */0.552         UART_INST/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.402   */18.700        */0.515         UART_INST/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.449   */18.702        */0.516         CLK_DIV_TX_INST/\counter_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.462   */18.702        */0.540         FIFO_INST/fifo_wr/\wptr_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.385   */18.702        */0.538         UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.463   */18.712        */0.535         REG_FILE_INST/\regArr_reg[3][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.461   */18.714        */0.534         REG_FILE_INST/\regArr_reg[4][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.447   */18.715        */0.551         REG_FILE_INST/\regArr_reg[3][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.379   */18.715        */0.538         UART_INST/U0_UART_RX/U0_strt_chk/strt_glitch_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.381   */18.717        */0.536         UART_INST/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.465   */18.720        */0.534         REG_FILE_INST/\regArr_reg[3][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.465   */18.721        */0.534         REG_FILE_INST/\regArr_reg[3][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.469   */18.724        */0.530         REG_FILE_INST/\regArr_reg[3][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.466   */18.726        */0.534         DATA_SYNC_INST/\sync_bus_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.452   */18.738        */0.512         CLK_DIV_RX_INST/\counter_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.469   */18.739        */0.530         REG_FILE_INST/\regArr_reg[3][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.354   */18.740        */0.564         UART_INST/U0_UART_RX/U0_stp_chk/stp_err_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.469   */18.742        */0.530         SYS_CTRL_INST/\state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.436   */18.743        */0.529         CLK_DIV_TX_INST/\counter_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.470   */18.747        */0.529         REG_FILE_INST/\regArr_reg[3][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.471   */18.749        */0.528         SYS_CTRL_INST/\state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.395   */18.751        */0.528         UART_INST/U0_UART_TX/U0_fsm/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.438   */18.752        */0.527         CLK_DIV_TX_INST/\counter_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.475   */18.753        */0.528         FIFO_INST/fifo_wr/\wptr_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.472   */18.754        */0.528         DATA_SYNC_INST/\sync_bus_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.442   */18.755        */0.558         SYS_CTRL_INST/\Address_s_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.476   */18.757        */0.527         FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff1_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.473   */18.760        */0.527         DATA_SYNC_INST/\sync_bus_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.485   */18.762        */0.514         SYS_CTRL_INST/\state_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.473   */18.762        */0.526         DATA_SYNC_INST/\sync_bus_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.403   */18.764        */0.514         UART_INST/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.440   */18.765        */0.525         CLK_DIV_RX_INST/\counter_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.474   */18.765        */0.526         DATA_SYNC_INST/\sync_bus_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.441   */18.767        */0.524         CLK_DIV_TX_INST/\counter_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.441   */18.767        */0.524         CLK_DIV_TX_INST/\counter_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.398   */18.768        */0.524         UART_INST/U0_UART_TX/U0_fsm/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.475   */18.770        */0.524         RST_SYNC1_INST/\FFs_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.416   */18.771        */0.511         FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff1_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.442   */18.773        */0.523         CLK_DIV_TX_INST/\counter_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.477   */18.774        */0.523         FIFO_INST/fifo_mem/\fifo_mem_reg[4][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.399   */18.774        */0.524         UART_INST/U0_UART_TX/U0_Serializer/\ser_count_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.392   */18.775        */0.525         UART_INST/U0_UART_RX/U0_uart_fsm/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.442   */18.777        */0.522         CLK_DIV_RX_INST/\counter_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.442   */18.778        */0.522         CLK_DIV_RX_INST/flag_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.394   */18.782        */0.523         UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.443   */18.782        */0.521         CLK_DIV_RX_INST/\counter_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.479   */18.783        */0.520         REG_FILE_INST/\regArr_reg[12][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.475   */18.784        */0.519         REG_FILE_INST/\regArr_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.444   */18.784        */0.521         CLK_DIV_TX_INST/\counter_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.444   */18.786        */0.521         CLK_DIV_TX_INST/flag_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.477   */18.786        */0.522         DATA_SYNC_INST/\sync_bus_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.444   */18.787        */0.521         CLK_DIV_RX_INST/\counter_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.444   */18.788        */0.520         CLK_DIV_RX_INST/\counter_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.508   */18.789        */0.418         FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff1_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.451   */18.790        */0.514         RST_SYNC2_INST/\FFs_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.413   */18.792        */0.510         UART_INST/U0_UART_TX/U0_fsm/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.478   */18.792        */0.521         DATA_SYNC_INST/\sync_bus_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.375   */18.792        */0.552         UART_INST/U0_UART_TX/U0_mux/OUT_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.445   */18.793        */0.520         CLK_DIV_RX_INST/\counter_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.437   */18.793        */0.566         FIFO_INST/fifo_wr/\wptr_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.482   */18.796        */0.520         FIFO_INST/fifo_mem/\fifo_mem_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.409   */18.797        */0.510         UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.396   */18.797        */0.521         UART_INST/U0_UART_RX/U0_data_sampling/\Samples_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.448   */18.798        */0.552         SYS_CTRL_INST/\Address_s_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.409   */18.799        */0.509         UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.481   */18.800        */0.517         REG_FILE_INST/\regArr_reg[11][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.397   */18.800        */0.520         UART_INST/U0_UART_RX/U0_data_sampling/\Samples_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.483   */18.802        */0.518         FIFO_INST/fifo_mem/\fifo_mem_reg[1][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.488   */18.802        */0.518         REG_FILE_INST/\regArr_reg[11][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.482   */18.803        */0.519         FIFO_INST/fifo_mem/\fifo_mem_reg[4][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.488   */18.803        */0.518         REG_FILE_INST/\RdData_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.481   */18.803        */0.519         DATA_SYNC_INST/sync_enable_F3_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.482   */18.803        */0.517         REG_FILE_INST/\regArr_reg[13][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.404   */18.804        */0.518         UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.482   */18.804        */0.517         REG_FILE_INST/\regArr_reg[14][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.410   */18.804        */0.509         UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.480   */18.804        */0.517         REG_FILE_INST/\regArr_reg[6][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.479   */18.805        */0.518         REG_FILE_INST/\regArr_reg[5][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.409   */18.805        */0.509         UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.481   */18.806        */0.518         FIFO_INST/fifo_mem/\fifo_mem_reg[6][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.398   */18.808        */0.519         UART_INST/U0_UART_RX/U0_uart_fsm/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.488   */18.809        */0.517         REG_FILE_INST/\RdData_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.415   */18.809        */0.508         UART_INST/U0_UART_TX/U0_fsm/busy_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.484   */18.810        */0.517         FIFO_INST/fifo_mem/\fifo_mem_reg[3][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.484   */18.810        */0.517         FIFO_INST/fifo_mem/\fifo_mem_reg[0][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.481   */18.810        */0.517         REG_FILE_INST/\regArr_reg[10][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.405   */18.810        */0.517         UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.485   */18.810        */0.517         FIFO_INST/fifo_mem/\fifo_mem_reg[2][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.486   */18.810        */0.517         FIFO_INST/fifo_mem/\fifo_mem_reg[0][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.488   */18.811        */0.518         REG_FILE_INST/\regArr_reg[11][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.484   */18.811        */0.516         REG_FILE_INST/\regArr_reg[14][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.489   */18.812        */0.518         FIFO_INST/fifo_mem/\fifo_mem_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.487   */18.812        */0.516         REG_FILE_INST/\regArr_reg[14][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.483   */18.812        */0.517         FIFO_INST/fifo_mem/\fifo_mem_reg[4][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.411   */18.813        */0.516         UART_INST/U0_UART_TX/U0_parity_calc/parity_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.486   */18.813        */0.517         FIFO_INST/fifo_mem/\fifo_mem_reg[0][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.490   */18.813        */0.517         REG_FILE_INST/\regArr_reg[11][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.483   */18.813        */0.517         FIFO_INST/fifo_mem/\fifo_mem_reg[5][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.482   */18.813        */0.516         REG_FILE_INST/\regArr_reg[4][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.406   */18.813        */0.517         UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.486   */18.813        */0.517         FIFO_INST/fifo_mem/\fifo_mem_reg[1][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.484   */18.813        */0.517         FIFO_INST/fifo_mem/\fifo_mem_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.485   */18.813        */0.517         FIFO_INST/fifo_mem/\fifo_mem_reg[0][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.480   */18.814        */0.517         REG_FILE_INST/\regArr_reg[4][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.488   */18.814        */0.517         REG_FILE_INST/\regArr_reg[8][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.489   */18.814        */0.516         REG_FILE_INST/\RdData_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.483   */18.814        */0.516         REG_FILE_INST/\regArr_reg[15][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.483   */18.814        */0.516         REG_FILE_INST/\regArr_reg[12][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.490   */18.814        */0.516         REG_FILE_INST/\RdData_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.485   */18.814        */0.517         FIFO_INST/fifo_mem/\fifo_mem_reg[2][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.400   */18.815        */0.518         UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.484   */18.815        */0.516         FIFO_INST/fifo_mem/\fifo_mem_reg[5][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.490   */18.816        */0.516         REG_FILE_INST/\regArr_reg[10][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.480   */18.816        */0.516         REG_FILE_INST/\regArr_reg[4][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.484   */18.816        */0.516         REG_FILE_INST/\regArr_reg[15][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.486   */18.816        */0.516         FIFO_INST/fifo_mem/\fifo_mem_reg[2][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.484   */18.816        */0.515         REG_FILE_INST/\regArr_reg[8][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.490   */18.816        */0.517         REG_FILE_INST/\regArr_reg[9][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.488   */18.816        */0.516         REG_FILE_INST/\regArr_reg[14][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.410   */18.816        */0.515         PLSE_GEN_INST/pls_flop_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.483   */18.816        */0.516         FIFO_INST/fifo_mem/\fifo_mem_reg[5][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.491   */18.817        */0.516         REG_FILE_INST/\regArr_reg[11][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.491   */18.817        */0.516         REG_FILE_INST/\regArr_reg[11][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.413   */18.817        */0.510         UART_INST/U0_UART_TX/U0_Serializer/\ser_count_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.481   */18.817        */0.515         REG_FILE_INST/\regArr_reg[4][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.481   */18.817        */0.516         REG_FILE_INST/\regArr_reg[5][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.483   */18.817        */0.516         REG_FILE_INST/\regArr_reg[13][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.483   */18.817        */0.516         REG_FILE_INST/\regArr_reg[13][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.486   */18.817        */0.516         FIFO_INST/fifo_mem/\fifo_mem_reg[1][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.486   */18.817        */0.516         FIFO_INST/fifo_mem/\fifo_mem_reg[1][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.410   */18.818        */0.515         UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.491   */18.818        */0.516         REG_FILE_INST/\regArr_reg[10][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.482   */18.818        */0.515         REG_FILE_INST/\regArr_reg[6][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.485   */18.818        */0.516         FIFO_INST/fifo_mem/\fifo_mem_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.411   */18.818        */0.508         UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.485   */18.818        */0.516         FIFO_INST/fifo_mem/\fifo_mem_reg[6][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.491   */18.818        */0.515         REG_FILE_INST/\RdData_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.484   */18.818        */0.516         FIFO_INST/fifo_mem/\fifo_mem_reg[5][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.481   */18.819        */0.515         REG_FILE_INST/\regArr_reg[6][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.491   */18.819        */0.515         REG_FILE_INST/\regArr_reg[8][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.486   */18.819        */0.516         FIFO_INST/fifo_mem/\fifo_mem_reg[1][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.488   */18.819        */0.515         REG_FILE_INST/\regArr_reg[12][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.481   */18.819        */0.515         REG_FILE_INST/\regArr_reg[5][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.488   */18.820        */0.515         REG_FILE_INST/\regArr_reg[12][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.486   */18.820        */0.516         FIFO_INST/fifo_mem/\fifo_mem_reg[0][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.490   */18.820        */0.515         REG_FILE_INST/\RdData_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.485   */18.820        */0.516         FIFO_INST/fifo_mem/\fifo_mem_reg[7][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.484   */18.820        */0.515         REG_FILE_INST/\regArr_reg[14][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.492   */18.820        */0.515         REG_FILE_INST/\regArr_reg[8][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.480   */18.820        */0.515         REG_FILE_INST/\regArr_reg[4][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.487   */18.820        */0.516         FIFO_INST/fifo_mem/\fifo_mem_reg[3][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.485   */18.820        */0.514         REG_FILE_INST/\regArr_reg[9][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.485   */18.820        */0.514         REG_FILE_INST/\regArr_reg[15][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.484   */18.820        */0.515         FIFO_INST/fifo_mem/\fifo_mem_reg[5][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.482   */18.821        */0.515         REG_FILE_INST/\regArr_reg[7][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.411   */18.821        */0.508         UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.481   */18.821        */0.515         REG_FILE_INST/\regArr_reg[7][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.485   */18.822        */0.515         FIFO_INST/fifo_mem/\fifo_mem_reg[6][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.483   */18.822        */0.515         REG_FILE_INST/\regArr_reg[7][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.489   */18.822        */0.515         REG_FILE_INST/\regArr_reg[14][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.485   */18.822        */0.514         REG_FILE_INST/\regArr_reg[10][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.487   */18.822        */0.515         FIFO_INST/fifo_mem/\fifo_mem_reg[0][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.487   */18.822        */0.515         FIFO_INST/fifo_mem/\fifo_mem_reg[2][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.411   */18.822        */0.514         UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.489   */18.822        */0.515         REG_FILE_INST/\regArr_reg[15][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.491   */18.822        */0.515         REG_FILE_INST/\regArr_reg[8][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.490   */18.822        */0.516         REG_FILE_INST/\regArr_reg[9][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.483   */18.822        */0.515         REG_FILE_INST/\regArr_reg[5][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.486   */18.822        */0.515         FIFO_INST/fifo_mem/\fifo_mem_reg[2][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.485   */18.822        */0.515         FIFO_INST/fifo_mem/\fifo_mem_reg[4][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.484   */18.822        */0.516         DATA_SYNC_INST/\sync_bus_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.487   */18.822        */0.514         REG_FILE_INST/\regArr_reg[9][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.408   */18.823        */0.515         UART_INST/U0_UART_TX/U0_Serializer/\ser_count_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.488   */18.823        */0.515         REG_FILE_INST/\regArr_reg[12][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.492   */18.823        */0.515         REG_FILE_INST/\regArr_reg[9][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.490   */18.823        */0.516         REG_FILE_INST/\regArr_reg[6][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.486   */18.823        */0.515         FIFO_INST/fifo_mem/\fifo_mem_reg[3][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.484   */18.824        */0.515         REG_FILE_INST/\regArr_reg[7][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.481   */18.824        */0.515         REG_FILE_INST/\regArr_reg[6][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.487   */18.824        */0.515         FIFO_INST/fifo_mem/\fifo_mem_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.407   */18.824        */0.515         UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.491   */18.824        */0.515         REG_FILE_INST/\regArr_reg[10][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.492   */18.824        */0.514         REG_FILE_INST/\RdData_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.487   */18.824        */0.515         FIFO_INST/fifo_mem/\fifo_mem_reg[2][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.492   */18.824        */0.514         REG_FILE_INST/\RdData_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.485   */18.824        */0.515         FIFO_INST/fifo_mem/\fifo_mem_reg[6][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.489   */18.824        */0.514         REG_FILE_INST/\regArr_reg[13][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.489   */18.824        */0.514         REG_FILE_INST/\regArr_reg[15][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.487   */18.824        */0.515         FIFO_INST/fifo_mem/\fifo_mem_reg[4][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.488   */18.824        */0.515         FIFO_INST/fifo_mem/\fifo_mem_reg[1][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.484   */18.825        */0.514         REG_FILE_INST/\regArr_reg[8][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.488   */18.825        */0.515         FIFO_INST/fifo_mem/\fifo_mem_reg[3][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.484   */18.825        */0.514         REG_FILE_INST/\regArr_reg[6][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.490   */18.825        */0.514         REG_FILE_INST/\regArr_reg[13][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.487   */18.825        */0.515         FIFO_INST/fifo_mem/\fifo_mem_reg[3][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.452   */18.826        */0.548         SYS_CTRL_INST/\Address_s_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.485   */18.826        */0.514         REG_FILE_INST/\regArr_reg[12][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.492   */18.826        */0.515         REG_FILE_INST/\regArr_reg[9][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.492   */18.826        */0.515         REG_FILE_INST/\regArr_reg[8][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.489   */18.826        */0.515         REG_FILE_INST/\regArr_reg[13][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.485   */18.826        */0.515         FIFO_INST/fifo_mem/\fifo_mem_reg[7][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.482   */18.826        */0.514         REG_FILE_INST/\regArr_reg[5][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.492   */18.826        */0.514         REG_FILE_INST/\regArr_reg[10][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.486   */18.826        */0.515         FIFO_INST/fifo_mem/\fifo_mem_reg[7][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.484   */18.826        */0.514         REG_FILE_INST/\regArr_reg[7][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.488   */18.826        */0.515         FIFO_INST/fifo_mem/\fifo_mem_reg[4][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.489   */18.827        */0.514         REG_FILE_INST/\regArr_reg[15][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.486   */18.827        */0.514         FIFO_INST/fifo_mem/\fifo_mem_reg[7][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.489   */18.827        */0.514         REG_FILE_INST/\regArr_reg[12][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.485   */18.827        */0.514         FIFO_INST/fifo_mem/\fifo_mem_reg[7][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.486   */18.827        */0.514         FIFO_INST/fifo_mem/\fifo_mem_reg[6][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.488   */18.827        */0.514         FIFO_INST/fifo_mem/\fifo_mem_reg[3][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.488   */18.827        */0.514         FIFO_INST/fifo_mem/\fifo_mem_reg[2][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.488   */18.827        */0.515         FIFO_INST/fifo_mem/\fifo_mem_reg[3][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.452   */18.828        */0.548         SYS_CTRL_INST/\Address_s_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.408   */18.828        */0.514         UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.484   */18.828        */0.515         REG_FILE_INST/\regArr_reg[6][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.485   */18.828        */0.514         REG_FILE_INST/\regArr_reg[15][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.408   */18.828        */0.514         UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.484   */18.828        */0.514         REG_FILE_INST/\regArr_reg[4][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.486   */18.828        */0.514         FIFO_INST/fifo_mem/\fifo_mem_reg[5][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.482   */18.828        */0.514         REG_FILE_INST/\regArr_reg[5][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.492   */18.828        */0.514         REG_FILE_INST/\regArr_reg[6][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.489   */18.828        */0.514         REG_FILE_INST/\regArr_reg[14][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.490   */18.828        */0.514         REG_FILE_INST/\regArr_reg[14][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.413   */18.828        */0.514         UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.485   */18.828        */0.514         FIFO_INST/fifo_mem/\fifo_mem_reg[6][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.490   */18.829        */0.515         REG_FILE_INST/\regArr_reg[11][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.486   */18.829        */0.514         FIFO_INST/fifo_mem/\fifo_mem_reg[7][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.486   */18.829        */0.514         FIFO_INST/fifo_mem/\fifo_mem_reg[6][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.484   */18.829        */0.514         REG_FILE_INST/\regArr_reg[10][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.489   */18.829        */0.514         REG_FILE_INST/\regArr_reg[15][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.493   */18.830        */0.514         REG_FILE_INST/\regArr_reg[10][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.485   */18.830        */0.514         REG_FILE_INST/\regArr_reg[9][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.486   */18.830        */0.514         FIFO_INST/fifo_mem/\fifo_mem_reg[5][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.483   */18.830        */0.514         REG_FILE_INST/\regArr_reg[7][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.483   */18.830        */0.514         REG_FILE_INST/\regArr_reg[7][2] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.558   */18.830        */0.513         ALU_INST/\ALU_OUT_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.412   */18.830        */0.513         UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.402   */18.831        */0.515         UART_INST/U0_UART_RX/U0_data_sampling/sampled_bit_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.482   */18.831        */0.514         REG_FILE_INST/\regArr_reg[5][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.492   */18.831        */0.511         FIFO_INST/fifo_mem/\fifo_mem_reg[4][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.486   */18.831        */0.514         FIFO_INST/fifo_mem/\fifo_mem_reg[7][2] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.558   */18.831        */0.513         ALU_INST/\ALU_OUT_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.491   */18.831        */0.513         REG_FILE_INST/\regArr_reg[11][1] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.558   */18.831        */0.513         ALU_INST/\ALU_OUT_reg[12] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.559   */18.832        */0.513         ALU_INST/\ALU_OUT_reg[8] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.487   */18.832        */0.514         FIFO_INST/fifo_mem/\fifo_mem_reg[7][7] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.559   */18.832        */0.513         ALU_INST/\ALU_OUT_reg[9] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.559   */18.832        */0.513         ALU_INST/OUT_VALID_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.494   */18.832        */0.514         REG_FILE_INST/\regArr_reg[9][2] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.559   */18.833        */0.513         ALU_INST/\ALU_OUT_reg[13] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.413   */18.833        */0.513         UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.485   */18.833        */0.514         REG_FILE_INST/\regArr_reg[5][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.409   */18.833        */0.514         UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.489   */18.833        */0.514         FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff2_reg[2] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.559   */18.833        */0.513         ALU_INST/\ALU_OUT_reg[15] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.493   */18.833        */0.510         REG_FILE_INST/\regArr_reg[13][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.490   */18.833        */0.513         REG_FILE_INST/\regArr_reg[12][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.489   */18.833        */0.514         FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff1_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.485   */18.833        */0.513         REG_FILE_INST/\regArr_reg[8][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.416   */18.833        */0.510         FIFO_INST/fifo_rd/\rptr_reg[1] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.559   */18.833        */0.513         ALU_INST/\ALU_OUT_reg[14] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.409   */18.834        */0.513         UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.489   */18.834        */0.514         FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff2_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.485   */18.834        */0.514         REG_FILE_INST/\regArr_reg[4][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.483   */18.834        */0.513         REG_FILE_INST/\regArr_reg[7][3] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.559   */18.834        */0.513         ALU_INST/\ALU_OUT_reg[11] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.489   */18.834        */0.513         FIFO_INST/fifo_mem/\fifo_mem_reg[3][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.486   */18.835        */0.514         FIFO_INST/fifo_mem/\fifo_mem_reg[5][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.413   */18.836        */0.513         UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[1] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.559   */18.836        */0.512         ALU_INST/\ALU_OUT_reg[10] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.559   */18.837        */0.512         ALU_INST/\ALU_OUT_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.490   */18.837        */0.514         FIFO_INST/fifo_mem/\fifo_mem_reg[6][4] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.559   */18.837        */0.512         ALU_INST/\ALU_OUT_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.414   */18.837        */0.512         FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff2_reg[2] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.560   */18.840        */0.511         ALU_INST/\ALU_OUT_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.415   */18.841        */0.511         FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff2_reg[1] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.560   */18.842        */0.511         ALU_INST/\ALU_OUT_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.415   */18.842        */0.511         FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff2_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.486   */18.842        */0.512         SYS_CTRL_INST/\state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.491   */18.843        */0.512         FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff1_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.490   */18.844        */0.512         FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff2_reg[1] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.560   */18.844        */0.511         ALU_INST/\ALU_OUT_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.414   */18.844        */0.511         PLSE_GEN_INST/rcv_flop_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.416   */18.846        */0.511         FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff1_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.491   */18.846        */0.512         FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff1_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.416   */18.847        */0.510         FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff1_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.491   */18.848        */0.511         FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff2_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.417   */18.850        */0.510         FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff1_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.417   */18.851        */0.510         FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff2_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.488   */18.852        */0.510         RST_SYNC1_INST/\FFs_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.489   */18.856        */0.510         DATA_SYNC_INST/\sync_enable_FF_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.490   */18.860        */0.510         DATA_SYNC_INST/\sync_enable_FF_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.486   */18.869        */0.520         REG_FILE_INST/RdData_VLD_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.510   */18.880        */0.416         PLSE_GEN_INST/rcv_flop_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.513   */18.897        */0.412         PLSE_GEN_INST/pls_flop_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.587   */18.902        */0.412         DATA_SYNC_INST/sync_enable_F3_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.584   */18.940        */0.419         FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff1_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.597   */18.941        */0.405         FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff2_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.599   */18.951        */0.403         FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff2_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.600   */18.954        */0.403         FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff2_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.525   */18.955        */0.402         FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff2_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.525   */18.956        */0.402         FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff2_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.600   */18.957        */0.403         FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff2_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.526   */18.959        */0.401         FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff2_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.526   */18.960        */0.401         FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff2_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.392   */18.960        */0.525         UART_INST/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.597   */18.961        */0.401         RST_SYNC1_INST/\FFs_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.599   */18.969        */0.401         DATA_SYNC_INST/\sync_enable_FF_reg[1] /D    1
@(R)->SCAN_CLK(R)	20.500   19.531/*        0.393/*         CLK_DIV_TX_INST/reg_div_clk_reg/RN    1
@(R)->SCAN_CLK(R)	20.541   19.658/*        0.352/*         CLK_DIV_RX_INST/reg_div_clk_reg/RN    1
@(R)->SCAN_CLK(R)	19.960   19.698/*        0.320/*         RST_SYNC2_INST/\FFs_reg[1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	21.461   */19.773        */0.504         CLK_DIV_TX_INST/\counter_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.494   */19.801        */0.506         DATA_SYNC_INST/enable_pulse_reg/SI    1
@(R)->REF_CLK(R)	20.424   20.177/*        0.315/*         RST_SYNC1_INST/\FFs_reg[0] /RN    1
@(R)->REF_CLK(R)	20.424   20.177/*        0.315/*         RST_SYNC1_INST/\FFs_reg[1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	21.503   */20.425        */0.504         SYS_CTRL_INST/ALU_OUT_BYTE_reg/SI    1
@(R)->SCAN_CLK(R)	21.517   20.451/*        0.400/*         UART_INST/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[3] /RN    1
@(R)->SCAN_CLK(R)	21.517   20.458/*        0.400/*         UART_INST/U0_UART_RX/U0_stp_chk/stp_err_reg/RN    1
@(R)->SCAN_CLK(R)	21.528   20.462/*        0.389/*         UART_INST/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[1] /RN    1
@(R)->SCAN_CLK(R)	21.528   20.462/*        0.389/*         UART_INST/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[2] /RN    1
@(R)->SCAN_CLK(R)	21.528   20.462/*        0.389/*         UART_INST/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[1] /RN    1
@(R)->SCAN_CLK(R)	21.527   20.465/*        0.389/*         UART_INST/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[2] /RN    1
@(R)->SCAN_CLK(R)	21.528   20.466/*        0.389/*         UART_INST/U0_UART_RX/U0_uart_fsm/\current_state_reg[0] /RN    1
@(R)->SCAN_CLK(R)	21.528   20.466/*        0.389/*         UART_INST/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[3] /RN    1
@(R)->SCAN_CLK(R)	21.528   20.466/*        0.389/*         UART_INST/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[0] /RN    1
@(R)->SCAN_CLK(R)	21.527   20.466/*        0.389/*         UART_INST/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[0] /RN    1
@(R)->SCAN_CLK(R)	21.529   20.466/*        0.389/*         UART_INST/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[4] /RN    1
@(R)->SCAN_CLK(R)	21.529   20.467/*        0.389/*         UART_INST/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[5] /RN    1
@(R)->SCAN_CLK(R)	21.528   20.467/*        0.389/*         UART_INST/U0_UART_RX/U0_uart_fsm/\current_state_reg[1] /RN    1
@(R)->SCAN_CLK(R)	21.528   20.467/*        0.389/*         UART_INST/U0_UART_RX/U0_strt_chk/strt_glitch_reg/RN    1
@(R)->SCAN_CLK(R)	21.529   20.467/*        0.398/*         UART_INST/U0_UART_TX/U0_mux/OUT_reg/RN    1
@(R)->SCAN_CLK(R)	21.528   20.468/*        0.398/*         FIFO_INST/fifo_rd/\rptr_reg[0] /RN    1
@(R)->SCAN_CLK(R)	21.528   20.469/*        0.389/*         UART_INST/U0_UART_RX/U0_uart_fsm/\current_state_reg[2] /RN    1
@(R)->SCAN_CLK(R)	21.535   20.470/*        0.387/*         UART_INST/U0_UART_TX/U0_Serializer/\ser_count_reg[1] /RN    1
@(R)->SCAN_CLK(R)	21.535   20.470/*        0.387/*         UART_INST/U0_UART_TX/U0_Serializer/\ser_count_reg[0] /RN    1
@(R)->SCAN_CLK(R)	21.535   20.470/*        0.387/*         UART_INST/U0_UART_TX/U0_Serializer/\ser_count_reg[2] /RN    1
@(R)->SCAN_CLK(R)	21.535   20.470/*        0.387/*         UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[7] /RN    1
@(R)->SCAN_CLK(R)	21.535   20.470/*        0.387/*         UART_INST/U0_UART_TX/U0_fsm/\current_state_reg[0] /RN    1
@(R)->SCAN_CLK(R)	21.535   20.470/*        0.387/*         UART_INST/U0_UART_TX/U0_fsm/\current_state_reg[2] /RN    1
@(R)->SCAN_CLK(R)	21.534   20.470/*        0.387/*         UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[6] /RN    1
@(R)->SCAN_CLK(R)	21.535   20.470/*        0.387/*         UART_INST/U0_UART_TX/U0_fsm/busy_reg/RN    1
@(R)->SCAN_CLK(R)	21.535   20.470/*        0.387/*         UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[6] /RN    1
@(R)->SCAN_CLK(R)	21.535   20.471/*        0.387/*         UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[4] /RN    1
@(R)->SCAN_CLK(R)	21.535   20.471/*        0.387/*         UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[5] /RN    1
@(R)->SCAN_CLK(R)	21.535   20.471/*        0.387/*         UART_INST/U0_UART_TX/U0_fsm/\current_state_reg[1] /RN    1
@(R)->SCAN_CLK(R)	21.528   20.471/*        0.389/*         UART_INST/U0_UART_RX/U0_data_sampling/\Samples_reg[2] /RN    1
@(R)->SCAN_CLK(R)	21.535   20.472/*        0.387/*         UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[3] /RN    1
@(R)->SCAN_CLK(R)	21.528   20.472/*        0.389/*         UART_INST/U0_UART_RX/U0_data_sampling/sampled_bit_reg/RN    1
@(R)->SCAN_CLK(R)	21.535   20.473/*        0.387/*         UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[0] /RN    1
@(R)->SCAN_CLK(R)	21.535   20.473/*        0.387/*         UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[1] /RN    1
@(R)->SCAN_CLK(R)	21.535   20.473/*        0.387/*         UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[0] /RN    1
@(R)->SCAN_CLK(R)	21.535   20.473/*        0.387/*         UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[2] /RN    1
@(R)->SCAN_CLK(R)	21.540   20.477/*        0.387/*         FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff1_reg[2] /RN    1
@(R)->SCAN_CLK(R)	21.540   20.477/*        0.387/*         FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff1_reg[3] /RN    1
@(R)->SCAN_CLK(R)	21.540   20.477/*        0.387/*         FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff1_reg[1] /RN    1
@(R)->SCAN_CLK(R)	21.540   20.477/*        0.387/*         FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff2_reg[0] /RN    1
@(R)->SCAN_CLK(R)	21.540   20.477/*        0.387/*         FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff2_reg[1] /RN    1
@(R)->SCAN_CLK(R)	21.540   20.477/*        0.387/*         FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff2_reg[2] /RN    1
@(R)->SCAN_CLK(R)	21.540   20.477/*        0.387/*         FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff1_reg[0] /RN    1
@(R)->SCAN_CLK(R)	21.540   20.478/*        0.387/*         FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff2_reg[3] /RN    1
@(R)->SCAN_CLK(R)	21.539   20.478/*        0.386/*         UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[4] /RN    1
@(R)->SCAN_CLK(R)	21.540   20.478/*        0.387/*         UART_INST/U0_UART_TX/U0_parity_calc/parity_reg/RN    1
@(R)->SCAN_CLK(R)	21.540   20.478/*        0.387/*         UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[7] /RN    1
@(R)->SCAN_CLK(R)	21.539   20.478/*        0.386/*         FIFO_INST/fifo_rd/\rptr_reg[3] /RN    1
@(R)->SCAN_CLK(R)	21.538   20.478/*        0.386/*         UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[5] /RN    1
@(R)->SCAN_CLK(R)	21.539   20.479/*        0.386/*         FIFO_INST/fifo_rd/\rptr_reg[1] /RN    1
@(R)->SCAN_CLK(R)	21.539   20.479/*        0.386/*         FIFO_INST/fifo_rd/\rptr_reg[2] /RN    1
@(R)->SCAN_CLK(R)	21.539   20.481/*        0.386/*         PLSE_GEN_INST/rcv_flop_reg/RN    1
@(R)->SCAN_CLK(R)	21.539   20.481/*        0.386/*         PLSE_GEN_INST/pls_flop_reg/RN    1
@(R)->SCAN_CLK(R)	21.529   20.481/*        0.389/*         UART_INST/U0_UART_RX/U0_data_sampling/\Samples_reg[0] /RN    1
@(R)->SCAN_CLK(R)	21.539   20.482/*        0.386/*         UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[3] /RN    1
@(R)->SCAN_CLK(R)	21.539   20.485/*        0.386/*         UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[2] /RN    1
@(R)->SCAN_CLK(R)	21.539   20.485/*        0.386/*         UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[1] /RN    1
@(R)->SCAN_CLK(R)	21.519   20.485/*        0.400/*         UART_INST/U0_UART_RX/U0_par_chk/par_err_reg/RN    1
@(R)->SCAN_CLK(R)	21.528   20.487/*        0.389/*         UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[0] /RN    1
@(R)->SCAN_CLK(R)	21.529   20.487/*        0.389/*         UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[1] /RN    1
@(R)->SCAN_CLK(R)	21.528   20.488/*        0.389/*         UART_INST/U0_UART_RX/U0_data_sampling/\Samples_reg[1] /RN    1
@(R)->SCAN_CLK(R)	21.530   20.496/*        0.389/*         UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[6] /RN    1
@(R)->SCAN_CLK(R)	21.529   20.496/*        0.389/*         UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[3] /RN    1
@(R)->SCAN_CLK(R)	21.530   20.497/*        0.389/*         UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[5] /RN    1
@(R)->SCAN_CLK(R)	21.530   20.497/*        0.389/*         UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[7] /RN    1
@(R)->SCAN_CLK(R)	21.530   20.497/*        0.389/*         UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[4] /RN    1
@(R)->SCAN_CLK(R)	21.529   20.498/*        0.389/*         UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[2] /RN    1
@(R)->SCAN_CLK(R)	21.578   20.612/*        0.387/*         CLK_DIV_TX_INST/\counter_reg[0] /RN    1
@(R)->SCAN_CLK(R)	21.578   20.616/*        0.387/*         CLK_DIV_TX_INST/\counter_reg[7] /RN    1
@(R)->SCAN_CLK(R)	21.578   20.616/*        0.387/*         CLK_DIV_TX_INST/\counter_reg[6] /RN    1
@(R)->SCAN_CLK(R)	21.578   20.616/*        0.387/*         CLK_DIV_TX_INST/\counter_reg[3] /RN    1
@(R)->SCAN_CLK(R)	21.578   20.616/*        0.387/*         CLK_DIV_TX_INST/\counter_reg[4] /RN    1
@(R)->SCAN_CLK(R)	21.578   20.616/*        0.387/*         CLK_DIV_TX_INST/\counter_reg[5] /RN    1
@(R)->SCAN_CLK(R)	21.578   20.616/*        0.387/*         CLK_DIV_TX_INST/\counter_reg[1] /RN    1
@(R)->SCAN_CLK(R)	21.578   20.616/*        0.387/*         CLK_DIV_TX_INST/\counter_reg[2] /RN    1
@(R)->SCAN_CLK(R)	21.578   20.616/*        0.387/*         CLK_DIV_TX_INST/flag_reg/RN    1
@(R)->SCAN_CLK(R)	21.619   20.732/*        0.346/*         CLK_DIV_RX_INST/\counter_reg[5] /RN    1
@(R)->SCAN_CLK(R)	21.619   20.732/*        0.346/*         CLK_DIV_RX_INST/\counter_reg[6] /RN    1
@(R)->SCAN_CLK(R)	21.619   20.732/*        0.346/*         CLK_DIV_RX_INST/\counter_reg[4] /RN    1
@(R)->SCAN_CLK(R)	21.619   20.732/*        0.346/*         CLK_DIV_RX_INST/\counter_reg[7] /RN    1
@(R)->SCAN_CLK(R)	21.619   20.732/*        0.346/*         CLK_DIV_RX_INST/\counter_reg[2] /RN    1
@(R)->SCAN_CLK(R)	21.618   20.733/*        0.346/*         CLK_DIV_RX_INST/\counter_reg[3] /RN    1
@(R)->SCAN_CLK(R)	21.619   20.734/*        0.346/*         CLK_DIV_RX_INST/\counter_reg[1] /RN    1
@(R)->SCAN_CLK(R)	21.619   20.734/*        0.346/*         CLK_DIV_RX_INST/flag_reg/RN    1
@(R)->SCAN_CLK(R)	21.619   20.735/*        0.346/*         CLK_DIV_RX_INST/\counter_reg[0] /RN    1
@(R)->SCAN_CLK(R)	21.650   21.387/*        0.315/*         RST_SYNC2_INST/\FFs_reg[0] /RN    1
RX_CLK(R)->UART_CLK(R)	216.814  213.242/*       54.253/*        framing_error    1
RX_CLK(R)->UART_CLK(R)	216.814  213.313/*       54.253/*        parity_error    1
TX_CLK(R)->TX_CLK(R)	8627.734 8624.214/*      54.254/*        UART_TX_O    1
