<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [Openocd-development] [COMMIT]cortex_m3 examine patch
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/openocd-development/2008-November/index.html" >
   <LINK REL="made" HREF="mailto:openocd-development%40lists.berlios.de?Subject=Re%3A%20%5BOpenocd-development%5D%20%5BCOMMIT%5Dcortex_m3%20examine%20patch&In-Reply-To=%3C20081114104830.A740715F4CB%40mail.berlios.de%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="003636.html">
   <LINK REL="Next"  HREF="003643.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[Openocd-development] [COMMIT]cortex_m3 examine patch</H1>
    <B>Spen</B> 
    <A HREF="mailto:openocd-development%40lists.berlios.de?Subject=Re%3A%20%5BOpenocd-development%5D%20%5BCOMMIT%5Dcortex_m3%20examine%20patch&In-Reply-To=%3C20081114104830.A740715F4CB%40mail.berlios.de%3E"
       TITLE="[Openocd-development] [COMMIT]cortex_m3 examine patch">spen at spen-soft.co.uk
       </A><BR>
    <I>Fri Nov 14 11:46:32 CET 2008</I>
    <P><UL>
        <LI>Previous message: <A HREF="003636.html">[Openocd-development] mips register patch
</A></li>
        <LI>Next message: <A HREF="003643.html">[Openocd-development] (patch) initial run_algorithm for arm11
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#3639">[ date ]</a>
              <a href="thread.html#3639">[ thread ]</a>
              <a href="subject.html#3639">[ subject ]</a>
              <a href="author.html#3639">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>Hi,

committed the following patch.
It stops multiple calls to examine from allocating the breakpoint arrays
etc.

Cheers
Spen


Index: cortex_m3.c
===================================================================
--- cortex_m3.c	(revision 1168)
+++ cortex_m3.c	(working copy)
@@ -1357,50 +1357,53 @@
 	cortex_m3_common_t *cortex_m3 = armv7m-&gt;arch_info;
 	swjdp_common_t *swjdp = &amp;cortex_m3-&gt;swjdp_info;
 	
-	target-&gt;type-&gt;examined = 1;
-
-	if ((retval=ahbap_debugport_init(swjdp))!=ERROR_OK)
+	if ((retval = ahbap_debugport_init(swjdp)) != ERROR_OK)
 		return retval;
-
-	/* Read from Device Identification Registers */
-	if ((retval=target_read_u32(target, CPUID, &amp;cpuid))!=ERROR_OK)
-		return retval;
 	
-	if (((cpuid &gt;&gt; 4) &amp; 0xc3f) == 0xc23)
-		LOG_DEBUG(&quot;CORTEX-M3 processor detected&quot;);
-	LOG_DEBUG(&quot;cpuid: 0x%8.8x&quot;, cpuid);
-	
-	target_read_u32(target, NVIC_ICTR, &amp;ictr);
-	cortex_m3-&gt;intlinesnum = (ictr &amp; 0x1F) + 1;
-	cortex_m3-&gt;intsetenable = calloc(cortex_m3-&gt;intlinesnum, 4);
-	for (i = 0; i &lt; cortex_m3-&gt;intlinesnum; i++)
+	if (!target-&gt;type-&gt;examined)
 	{
-		target_read_u32(target, NVIC_ISE0 + 4 * i,
cortex_m3-&gt;intsetenable + i);
-		LOG_DEBUG(&quot;interrupt enable[%i] = 0x%8.8x&quot;, i,
cortex_m3-&gt;intsetenable[i]);
-	}
-	
-	/* Setup FPB */
-	target_read_u32(target, FP_CTRL, &amp;fpcr);
-	cortex_m3-&gt;auto_bp_type = 1;
-	cortex_m3-&gt;fp_num_code = (fpcr &gt;&gt; 4) &amp; 0xF;
-	cortex_m3-&gt;fp_num_lit = (fpcr &gt;&gt; 8) &amp; 0xF;
-	cortex_m3-&gt;fp_code_available = cortex_m3-&gt;fp_num_code;
-	cortex_m3-&gt;fp_comparator_list = calloc(cortex_m3-&gt;fp_num_code +
cortex_m3-&gt;fp_num_lit, sizeof(cortex_m3_fp_comparator_t));
-	for (i = 0; i &lt; cortex_m3-&gt;fp_num_code + cortex_m3-&gt;fp_num_lit; i++)
-	{
-		cortex_m3-&gt;fp_comparator_list[i].type = (i &lt;
cortex_m3-&gt;fp_num_code) ? FPCR_CODE : FPCR_LITERAL;
-		cortex_m3-&gt;fp_comparator_list[i].fpcr_address = FP_COMP0 + 4
* i;
-	}
-	LOG_DEBUG(&quot;FPB fpcr 0x%x, numcode %i, numlit %i&quot;, fpcr,
cortex_m3-&gt;fp_num_code, cortex_m3-&gt;fp_num_lit);
+		target-&gt;type-&gt;examined = 1;
 		
-	/* Setup DWT */
-	target_read_u32(target, DWT_CTRL, &amp;dwtcr);
-	cortex_m3-&gt;dwt_num_comp = (dwtcr &gt;&gt; 28) &amp; 0xF;
-	cortex_m3-&gt;dwt_comp_available = cortex_m3-&gt;dwt_num_comp;
-	cortex_m3-&gt;dwt_comparator_list=calloc(cortex_m3-&gt;dwt_num_comp,
sizeof(cortex_m3_dwt_comparator_t));
-	for (i = 0; i &lt; cortex_m3-&gt;dwt_num_comp; i++)
-	{
-		cortex_m3-&gt;dwt_comparator_list[i].dwt_comparator_address =
DWT_COMP0 + 0x10 * i;
+		/* Read from Device Identification Registers */
+		if ((retval = target_read_u32(target, CPUID, &amp;cpuid)) !=
ERROR_OK)
+			return retval;
+		
+		if (((cpuid &gt;&gt; 4) &amp; 0xc3f) == 0xc23)
+			LOG_DEBUG(&quot;CORTEX-M3 processor detected&quot;);
+		LOG_DEBUG(&quot;cpuid: 0x%8.8x&quot;, cpuid);
+		
+		target_read_u32(target, NVIC_ICTR, &amp;ictr);
+		cortex_m3-&gt;intlinesnum = (ictr &amp; 0x1F) + 1;
+		cortex_m3-&gt;intsetenable = calloc(cortex_m3-&gt;intlinesnum, 4);
+		for (i = 0; i &lt; cortex_m3-&gt;intlinesnum; i++)
+		{
+			target_read_u32(target, NVIC_ISE0 + 4 * i,
cortex_m3-&gt;intsetenable + i);
+			LOG_DEBUG(&quot;interrupt enable[%i] = 0x%8.8x&quot;, i,
cortex_m3-&gt;intsetenable[i]);
+		}
+		
+		/* Setup FPB */
+		target_read_u32(target, FP_CTRL, &amp;fpcr);
+		cortex_m3-&gt;auto_bp_type = 1;
+		cortex_m3-&gt;fp_num_code = (fpcr &gt;&gt; 4) &amp; 0xF;
+		cortex_m3-&gt;fp_num_lit = (fpcr &gt;&gt; 8) &amp; 0xF;
+		cortex_m3-&gt;fp_code_available = cortex_m3-&gt;fp_num_code;
+		cortex_m3-&gt;fp_comparator_list =
calloc(cortex_m3-&gt;fp_num_code + cortex_m3-&gt;fp_num_lit,
sizeof(cortex_m3_fp_comparator_t));
+		for (i = 0; i &lt; cortex_m3-&gt;fp_num_code +
cortex_m3-&gt;fp_num_lit; i++)
+		{
+			cortex_m3-&gt;fp_comparator_list[i].type = (i &lt;
cortex_m3-&gt;fp_num_code) ? FPCR_CODE : FPCR_LITERAL;
+			cortex_m3-&gt;fp_comparator_list[i].fpcr_address =
FP_COMP0 + 4 * i;
+		}
+		LOG_DEBUG(&quot;FPB fpcr 0x%x, numcode %i, numlit %i&quot;, fpcr,
cortex_m3-&gt;fp_num_code, cortex_m3-&gt;fp_num_lit);
+			
+		/* Setup DWT */
+		target_read_u32(target, DWT_CTRL, &amp;dwtcr);
+		cortex_m3-&gt;dwt_num_comp = (dwtcr &gt;&gt; 28) &amp; 0xF;
+		cortex_m3-&gt;dwt_comp_available = cortex_m3-&gt;dwt_num_comp;
+		cortex_m3-&gt;dwt_comparator_list =
calloc(cortex_m3-&gt;dwt_num_comp, sizeof(cortex_m3_dwt_comparator_t));
+		for (i = 0; i &lt; cortex_m3-&gt;dwt_num_comp; i++)
+		{
+
cortex_m3-&gt;dwt_comparator_list[i].dwt_comparator_address = DWT_COMP0 + 0x10
* i;
+		}
 	}
 	
 	return ERROR_OK;


</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="003636.html">[Openocd-development] mips register patch
</A></li>
	<LI>Next message: <A HREF="003643.html">[Openocd-development] (patch) initial run_algorithm for arm11
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#3639">[ date ]</a>
              <a href="thread.html#3639">[ thread ]</a>
              <a href="subject.html#3639">[ subject ]</a>
              <a href="author.html#3639">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/openocd-development">More information about the Openocd-development
mailing list</a><br>
</body></html>
