// Seed: 1649750185
module module_0 (
    output wire id_0,
    output supply0 id_1,
    input tri1 id_2,
    input tri0 id_3,
    input tri id_4,
    output supply0 id_5,
    input tri id_6,
    input uwire id_7,
    output uwire id_8,
    input uwire id_9,
    input supply1 id_10
);
  id_12(
      1, id_1, 1, id_4
  );
  assign id_0 = 1 != 1'b0;
  assign id_5 = 1'b0;
  wire id_13;
endmodule
module module_1 (
    input tri1 id_0,
    input tri  id_1
    , id_4,
    input wor  id_2
);
  assign id_4 = 1 ? 1 : (1'b0) ? id_1 : id_2 ^ id_2;
  module_0(
      id_4, id_4, id_4, id_2, id_2, id_4, id_2, id_1, id_4, id_0, id_1
  );
endmodule
