

================================================================
== Vitis HLS Report for 'decision_function_119'
================================================================
* Date:           Thu Jan 23 13:48:21 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        conifer_jettag
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.645 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  30.000 ns|  30.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.11>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read18" [firmware/BDT.h:86]   --->   Operation 8 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read_513 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read17" [firmware/BDT.h:86]   --->   Operation 9 'read' 'p_read_513' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read_514 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read16" [firmware/BDT.h:86]   --->   Operation 10 'read' 'p_read_514' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read_515 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read15" [firmware/BDT.h:86]   --->   Operation 11 'read' 'p_read_515' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read1422 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read14" [firmware/BDT.h:86]   --->   Operation 12 'read' 'p_read1422' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read1321 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read13" [firmware/BDT.h:86]   --->   Operation 13 'read' 'p_read1321' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read1220 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read12" [firmware/BDT.h:86]   --->   Operation 14 'read' 'p_read1220' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read1119 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read11" [firmware/BDT.h:86]   --->   Operation 15 'read' 'p_read1119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read1018 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read10" [firmware/BDT.h:86]   --->   Operation 16 'read' 'p_read1018' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read917 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read9" [firmware/BDT.h:86]   --->   Operation 17 'read' 'p_read917' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read816 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read8" [firmware/BDT.h:86]   --->   Operation 18 'read' 'p_read816' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read715 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read7" [firmware/BDT.h:86]   --->   Operation 19 'read' 'p_read715' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read614 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read6" [firmware/BDT.h:86]   --->   Operation 20 'read' 'p_read614' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read513 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read5" [firmware/BDT.h:86]   --->   Operation 21 'read' 'p_read513' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_read412 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read4" [firmware/BDT.h:86]   --->   Operation 22 'read' 'p_read412' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_read311 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read3" [firmware/BDT.h:86]   --->   Operation 23 'read' 'p_read311' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_read210 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read2" [firmware/BDT.h:86]   --->   Operation 24 'read' 'p_read210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_read19 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read1" [firmware/BDT.h:86]   --->   Operation 25 'read' 'p_read19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (2.13ns)   --->   "%icmp_ln86 = icmp_slt  i18 %p_read1119, i18 394" [firmware/BDT.h:86]   --->   Operation 26 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (2.13ns)   --->   "%icmp_ln86_1522 = icmp_slt  i18 %p_read412, i18 10672" [firmware/BDT.h:86]   --->   Operation 27 'icmp' 'icmp_ln86_1522' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (2.13ns)   --->   "%icmp_ln86_1523 = icmp_slt  i18 %p_read_513, i18 46780" [firmware/BDT.h:86]   --->   Operation 28 'icmp' 'icmp_ln86_1523' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (2.13ns)   --->   "%icmp_ln86_1524 = icmp_slt  i18 %p_read1422, i18 6808" [firmware/BDT.h:86]   --->   Operation 29 'icmp' 'icmp_ln86_1524' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (2.13ns)   --->   "%icmp_ln86_1525 = icmp_slt  i18 %p_read412, i18 15225" [firmware/BDT.h:86]   --->   Operation 30 'icmp' 'icmp_ln86_1525' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (2.13ns)   --->   "%icmp_ln86_1526 = icmp_slt  i18 %p_read614, i18 821" [firmware/BDT.h:86]   --->   Operation 31 'icmp' 'icmp_ln86_1526' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (2.13ns)   --->   "%icmp_ln86_1527 = icmp_slt  i18 %p_read_514, i18 18" [firmware/BDT.h:86]   --->   Operation 32 'icmp' 'icmp_ln86_1527' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (2.13ns)   --->   "%icmp_ln86_1528 = icmp_slt  i18 %p_read19, i18 9536" [firmware/BDT.h:86]   --->   Operation 33 'icmp' 'icmp_ln86_1528' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (2.13ns)   --->   "%icmp_ln86_1529 = icmp_slt  i18 %p_read1321, i18 103649" [firmware/BDT.h:86]   --->   Operation 34 'icmp' 'icmp_ln86_1529' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (2.13ns)   --->   "%icmp_ln86_1530 = icmp_slt  i18 %p_read412, i18 15588" [firmware/BDT.h:86]   --->   Operation 35 'icmp' 'icmp_ln86_1530' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (2.13ns)   --->   "%icmp_ln86_1531 = icmp_slt  i18 %p_read917, i18 95" [firmware/BDT.h:86]   --->   Operation 36 'icmp' 'icmp_ln86_1531' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (2.13ns)   --->   "%icmp_ln86_1532 = icmp_slt  i18 %p_read715, i18 290" [firmware/BDT.h:86]   --->   Operation 37 'icmp' 'icmp_ln86_1532' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (2.13ns)   --->   "%icmp_ln86_1533 = icmp_slt  i18 %p_read, i18 85505" [firmware/BDT.h:86]   --->   Operation 38 'icmp' 'icmp_ln86_1533' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (2.13ns)   --->   "%icmp_ln86_1534 = icmp_slt  i18 %p_read19, i18 173116" [firmware/BDT.h:86]   --->   Operation 39 'icmp' 'icmp_ln86_1534' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (2.13ns)   --->   "%icmp_ln86_1535 = icmp_slt  i18 %p_read19, i18 90008" [firmware/BDT.h:86]   --->   Operation 40 'icmp' 'icmp_ln86_1535' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (2.13ns)   --->   "%icmp_ln86_1536 = icmp_slt  i18 %p_read1220, i18 231591" [firmware/BDT.h:86]   --->   Operation 41 'icmp' 'icmp_ln86_1536' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (2.13ns)   --->   "%icmp_ln86_1537 = icmp_slt  i18 %p_read210, i18 260898" [firmware/BDT.h:86]   --->   Operation 42 'icmp' 'icmp_ln86_1537' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (2.13ns)   --->   "%icmp_ln86_1538 = icmp_slt  i18 %p_read816, i18 87" [firmware/BDT.h:86]   --->   Operation 43 'icmp' 'icmp_ln86_1538' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (2.13ns)   --->   "%icmp_ln86_1539 = icmp_slt  i18 %p_read19, i18 186717" [firmware/BDT.h:86]   --->   Operation 44 'icmp' 'icmp_ln86_1539' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (2.13ns)   --->   "%icmp_ln86_1540 = icmp_slt  i18 %p_read_515, i18 304" [firmware/BDT.h:86]   --->   Operation 45 'icmp' 'icmp_ln86_1540' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (2.13ns)   --->   "%icmp_ln86_1541 = icmp_slt  i18 %p_read1018, i18 24" [firmware/BDT.h:86]   --->   Operation 46 'icmp' 'icmp_ln86_1541' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (2.13ns)   --->   "%icmp_ln86_1542 = icmp_slt  i18 %p_read513, i18 387" [firmware/BDT.h:86]   --->   Operation 47 'icmp' 'icmp_ln86_1542' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (2.13ns)   --->   "%icmp_ln86_1543 = icmp_slt  i18 %p_read311, i18 46974" [firmware/BDT.h:86]   --->   Operation 48 'icmp' 'icmp_ln86_1543' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.97ns)   --->   "%and_ln102 = and i1 %icmp_ln86_1522, i1 %icmp_ln86" [firmware/BDT.h:102]   --->   Operation 49 'and' 'and_ln102' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node and_ln104)   --->   "%xor_ln104_728 = xor i1 %icmp_ln86_1522, i1 1" [firmware/BDT.h:104]   --->   Operation 50 'xor' 'xor_ln104_728' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104 = and i1 %icmp_ln86, i1 %xor_ln104_728" [firmware/BDT.h:104]   --->   Operation 51 'and' 'and_ln104' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.94>
ST_2 : Operation 52 [1/1] (0.97ns)   --->   "%xor_ln104 = xor i1 %icmp_ln86, i1 1" [firmware/BDT.h:104]   --->   Operation 52 'xor' 'xor_ln104' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.97ns)   --->   "%and_ln102_1680 = and i1 %icmp_ln86_1523, i1 %xor_ln104" [firmware/BDT.h:102]   --->   Operation 53 'and' 'and_ln102_1680' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%xor_ln104_729 = xor i1 %icmp_ln86_1523, i1 1" [firmware/BDT.h:104]   --->   Operation 54 'xor' 'xor_ln104_729' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%and_ln104_287 = and i1 %xor_ln104, i1 %xor_ln104_729" [firmware/BDT.h:104]   --->   Operation 55 'and' 'and_ln104_287' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.97ns)   --->   "%and_ln102_1681 = and i1 %icmp_ln86_1524, i1 %and_ln102" [firmware/BDT.h:102]   --->   Operation 56 'and' 'and_ln102_1681' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_288)   --->   "%xor_ln104_730 = xor i1 %icmp_ln86_1524, i1 1" [firmware/BDT.h:104]   --->   Operation 57 'xor' 'xor_ln104_730' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_288 = and i1 %and_ln102, i1 %xor_ln104_730" [firmware/BDT.h:104]   --->   Operation 58 'and' 'and_ln104_288' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.97ns)   --->   "%and_ln102_1682 = and i1 %icmp_ln86_1525, i1 %and_ln104" [firmware/BDT.h:102]   --->   Operation 59 'and' 'and_ln102_1682' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_289)   --->   "%xor_ln104_731 = xor i1 %icmp_ln86_1525, i1 1" [firmware/BDT.h:104]   --->   Operation 60 'xor' 'xor_ln104_731' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_289 = and i1 %and_ln104, i1 %xor_ln104_731" [firmware/BDT.h:104]   --->   Operation 61 'and' 'and_ln104_289' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.97ns)   --->   "%and_ln102_1684 = and i1 %icmp_ln86_1527, i1 %and_ln102_1681" [firmware/BDT.h:102]   --->   Operation 62 'and' 'and_ln102_1684' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.97ns)   --->   "%and_ln102_1685 = and i1 %icmp_ln86_1528, i1 %and_ln104_288" [firmware/BDT.h:102]   --->   Operation 63 'and' 'and_ln102_1685' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.97ns)   --->   "%and_ln102_1686 = and i1 %icmp_ln86_1529, i1 %and_ln102_1682" [firmware/BDT.h:102]   --->   Operation 64 'and' 'and_ln102_1686' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%xor_ln104_735 = xor i1 %icmp_ln86_1529, i1 1" [firmware/BDT.h:104]   --->   Operation 65 'xor' 'xor_ln104_735' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%and_ln104_291 = and i1 %and_ln102_1682, i1 %xor_ln104_735" [firmware/BDT.h:104]   --->   Operation 66 'and' 'and_ln104_291' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1475)   --->   "%and_ln102_1690 = and i1 %icmp_ln86_1533, i1 %and_ln102_1684" [firmware/BDT.h:102]   --->   Operation 67 'and' 'and_ln102_1690' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln117 = or i1 %and_ln104_287, i1 %and_ln104_291" [firmware/BDT.h:117]   --->   Operation 68 'or' 'or_ln117' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1475)   --->   "%or_ln117_1368 = or i1 %icmp_ln86, i1 %icmp_ln86_1523" [firmware/BDT.h:117]   --->   Operation 69 'or' 'or_ln117_1368' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1475)   --->   "%zext_ln117 = zext i1 %or_ln117_1368" [firmware/BDT.h:117]   --->   Operation 70 'zext' 'zext_ln117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1475)   --->   "%or_ln117_1369 = or i1 %or_ln117, i1 %and_ln102_1690" [firmware/BDT.h:117]   --->   Operation 71 'or' 'or_ln117_1369' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1475)   --->   "%select_ln117 = select i1 %or_ln117, i2 %zext_ln117, i2 2" [firmware/BDT.h:117]   --->   Operation 72 'select' 'select_ln117' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.97ns)   --->   "%or_ln117_1370 = or i1 %or_ln117, i1 %and_ln102_1684" [firmware/BDT.h:117]   --->   Operation 73 'or' 'or_ln117_1370' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln117_1475 = select i1 %or_ln117_1369, i2 %select_ln117, i2 3" [firmware/BDT.h:117]   --->   Operation 74 'select' 'select_ln117_1475' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.97ns)   --->   "%or_ln117_1372 = or i1 %or_ln117, i1 %and_ln102_1681" [firmware/BDT.h:117]   --->   Operation 75 'or' 'or_ln117_1372' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.97ns)   --->   "%or_ln117_1376 = or i1 %or_ln117, i1 %and_ln102" [firmware/BDT.h:117]   --->   Operation 76 'or' 'or_ln117_1376' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.02>
ST_3 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1477)   --->   "%xor_ln104_733 = xor i1 %icmp_ln86_1527, i1 1" [firmware/BDT.h:104]   --->   Operation 77 'xor' 'xor_ln104_733' <Predicate = (or_ln117_1372 & or_ln117_1376)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1482)   --->   "%xor_ln104_734 = xor i1 %icmp_ln86_1528, i1 1" [firmware/BDT.h:104]   --->   Operation 78 'xor' 'xor_ln104_734' <Predicate = (or_ln117_1376)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.97ns)   --->   "%and_ln102_1687 = and i1 %icmp_ln86_1530, i1 %and_ln104_289" [firmware/BDT.h:102]   --->   Operation 79 'and' 'and_ln102_1687' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1477)   --->   "%and_ln102_1691 = and i1 %icmp_ln86_1534, i1 %xor_ln104_733" [firmware/BDT.h:102]   --->   Operation 80 'and' 'and_ln102_1691' <Predicate = (or_ln117_1372 & or_ln117_1376)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1477)   --->   "%and_ln102_1692 = and i1 %and_ln102_1691, i1 %and_ln102_1681" [firmware/BDT.h:102]   --->   Operation 81 'and' 'and_ln102_1692' <Predicate = (or_ln117_1372 & or_ln117_1376)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1480)   --->   "%and_ln102_1693 = and i1 %icmp_ln86_1535, i1 %and_ln102_1685" [firmware/BDT.h:102]   --->   Operation 82 'and' 'and_ln102_1693' <Predicate = (or_ln117_1376)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1482)   --->   "%and_ln102_1694 = and i1 %icmp_ln86_1536, i1 %xor_ln104_734" [firmware/BDT.h:102]   --->   Operation 83 'and' 'and_ln102_1694' <Predicate = (or_ln117_1376)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1482)   --->   "%and_ln102_1695 = and i1 %and_ln102_1694, i1 %and_ln104_288" [firmware/BDT.h:102]   --->   Operation 84 'and' 'and_ln102_1695' <Predicate = (or_ln117_1376)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1477)   --->   "%zext_ln117_165 = zext i2 %select_ln117_1475" [firmware/BDT.h:117]   --->   Operation 85 'zext' 'zext_ln117_165' <Predicate = (or_ln117_1370 & or_ln117_1372 & or_ln117_1376)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1477)   --->   "%or_ln117_1371 = or i1 %or_ln117_1370, i1 %and_ln102_1692" [firmware/BDT.h:117]   --->   Operation 86 'or' 'or_ln117_1371' <Predicate = (or_ln117_1372 & or_ln117_1376)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1477)   --->   "%select_ln117_1476 = select i1 %or_ln117_1370, i3 %zext_ln117_165, i3 4" [firmware/BDT.h:117]   --->   Operation 87 'select' 'select_ln117_1476' <Predicate = (or_ln117_1372 & or_ln117_1376)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln117_1477 = select i1 %or_ln117_1371, i3 %select_ln117_1476, i3 5" [firmware/BDT.h:117]   --->   Operation 88 'select' 'select_ln117_1477' <Predicate = (or_ln117_1372 & or_ln117_1376)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1480)   --->   "%or_ln117_1373 = or i1 %or_ln117_1372, i1 %and_ln102_1693" [firmware/BDT.h:117]   --->   Operation 89 'or' 'or_ln117_1373' <Predicate = (or_ln117_1376)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1480)   --->   "%select_ln117_1478 = select i1 %or_ln117_1372, i3 %select_ln117_1477, i3 6" [firmware/BDT.h:117]   --->   Operation 90 'select' 'select_ln117_1478' <Predicate = (or_ln117_1376)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.97ns)   --->   "%or_ln117_1374 = or i1 %or_ln117_1372, i1 %and_ln102_1685" [firmware/BDT.h:117]   --->   Operation 91 'or' 'or_ln117_1374' <Predicate = (or_ln117_1376)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1480)   --->   "%select_ln117_1479 = select i1 %or_ln117_1373, i3 %select_ln117_1478, i3 7" [firmware/BDT.h:117]   --->   Operation 92 'select' 'select_ln117_1479' <Predicate = (or_ln117_1376)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1480)   --->   "%zext_ln117_166 = zext i3 %select_ln117_1479" [firmware/BDT.h:117]   --->   Operation 93 'zext' 'zext_ln117_166' <Predicate = (or_ln117_1376)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1482)   --->   "%or_ln117_1375 = or i1 %or_ln117_1374, i1 %and_ln102_1695" [firmware/BDT.h:117]   --->   Operation 94 'or' 'or_ln117_1375' <Predicate = (or_ln117_1376)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_1480 = select i1 %or_ln117_1374, i4 %zext_ln117_166, i4 8" [firmware/BDT.h:117]   --->   Operation 95 'select' 'select_ln117_1480' <Predicate = (or_ln117_1376)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1482)   --->   "%select_ln117_1481 = select i1 %or_ln117_1375, i4 %select_ln117_1480, i4 9" [firmware/BDT.h:117]   --->   Operation 96 'select' 'select_ln117_1481' <Predicate = (or_ln117_1376)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_1482 = select i1 %or_ln117_1376, i4 %select_ln117_1481, i4 10" [firmware/BDT.h:117]   --->   Operation 97 'select' 'select_ln117_1482' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.97ns)   --->   "%or_ln117_1378 = or i1 %or_ln117_1376, i1 %and_ln102_1686" [firmware/BDT.h:117]   --->   Operation 98 'or' 'or_ln117_1378' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.26>
ST_4 : Operation 99 [1/1] (0.97ns)   --->   "%and_ln102_1683 = and i1 %icmp_ln86_1526, i1 %and_ln102_1680" [firmware/BDT.h:102]   --->   Operation 99 'and' 'and_ln102_1683' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_290)   --->   "%xor_ln104_732 = xor i1 %icmp_ln86_1526, i1 1" [firmware/BDT.h:104]   --->   Operation 100 'xor' 'xor_ln104_732' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_290 = and i1 %and_ln102_1680, i1 %xor_ln104_732" [firmware/BDT.h:104]   --->   Operation 101 'and' 'and_ln104_290' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1488)   --->   "%xor_ln104_736 = xor i1 %icmp_ln86_1530, i1 1" [firmware/BDT.h:104]   --->   Operation 102 'xor' 'xor_ln104_736' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.97ns)   --->   "%and_ln102_1688 = and i1 %icmp_ln86_1531, i1 %and_ln102_1683" [firmware/BDT.h:102]   --->   Operation 103 'and' 'and_ln102_1688' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1484)   --->   "%and_ln102_1696 = and i1 %icmp_ln86_1537, i1 %and_ln102_1686" [firmware/BDT.h:102]   --->   Operation 104 'and' 'and_ln102_1696' <Predicate = (or_ln117_1378)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1486)   --->   "%and_ln102_1697 = and i1 %icmp_ln86_1538, i1 %and_ln102_1687" [firmware/BDT.h:102]   --->   Operation 105 'and' 'and_ln102_1697' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1488)   --->   "%and_ln102_1698 = and i1 %icmp_ln86_1539, i1 %xor_ln104_736" [firmware/BDT.h:102]   --->   Operation 106 'and' 'and_ln102_1698' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1488)   --->   "%and_ln102_1699 = and i1 %and_ln102_1698, i1 %and_ln104_289" [firmware/BDT.h:102]   --->   Operation 107 'and' 'and_ln102_1699' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1484)   --->   "%or_ln117_1377 = or i1 %or_ln117_1376, i1 %and_ln102_1696" [firmware/BDT.h:117]   --->   Operation 108 'or' 'or_ln117_1377' <Predicate = (or_ln117_1378)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1484)   --->   "%select_ln117_1483 = select i1 %or_ln117_1377, i4 %select_ln117_1482, i4 11" [firmware/BDT.h:117]   --->   Operation 109 'select' 'select_ln117_1483' <Predicate = (or_ln117_1378)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1486)   --->   "%or_ln117_1379 = or i1 %or_ln117_1378, i1 %and_ln102_1697" [firmware/BDT.h:117]   --->   Operation 110 'or' 'or_ln117_1379' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_1484 = select i1 %or_ln117_1378, i4 %select_ln117_1483, i4 12" [firmware/BDT.h:117]   --->   Operation 111 'select' 'select_ln117_1484' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.97ns)   --->   "%or_ln117_1380 = or i1 %or_ln117_1378, i1 %and_ln102_1687" [firmware/BDT.h:117]   --->   Operation 112 'or' 'or_ln117_1380' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1486)   --->   "%select_ln117_1485 = select i1 %or_ln117_1379, i4 %select_ln117_1484, i4 13" [firmware/BDT.h:117]   --->   Operation 113 'select' 'select_ln117_1485' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1488)   --->   "%or_ln117_1381 = or i1 %or_ln117_1380, i1 %and_ln102_1699" [firmware/BDT.h:117]   --->   Operation 114 'or' 'or_ln117_1381' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_1486 = select i1 %or_ln117_1380, i4 %select_ln117_1485, i4 14" [firmware/BDT.h:117]   --->   Operation 115 'select' 'select_ln117_1486' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.97ns)   --->   "%or_ln117_1382 = or i1 %or_ln117_1378, i1 %and_ln104_289" [firmware/BDT.h:117]   --->   Operation 116 'or' 'or_ln117_1382' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1488)   --->   "%select_ln117_1487 = select i1 %or_ln117_1381, i4 %select_ln117_1486, i4 15" [firmware/BDT.h:117]   --->   Operation 117 'select' 'select_ln117_1487' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1488)   --->   "%zext_ln117_167 = zext i4 %select_ln117_1487" [firmware/BDT.h:117]   --->   Operation 118 'zext' 'zext_ln117_167' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1488 = select i1 %or_ln117_1382, i5 %zext_ln117_167, i5 16" [firmware/BDT.h:117]   --->   Operation 119 'select' 'select_ln117_1488' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 120 [1/1] (0.97ns)   --->   "%or_ln117_1384 = or i1 %or_ln117_1382, i1 %and_ln102_1688" [firmware/BDT.h:117]   --->   Operation 120 'or' 'or_ln117_1384' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.64>
ST_5 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1492)   --->   "%xor_ln104_737 = xor i1 %icmp_ln86_1531, i1 1" [firmware/BDT.h:104]   --->   Operation 121 'xor' 'xor_ln104_737' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (0.97ns)   --->   "%and_ln102_1689 = and i1 %icmp_ln86_1532, i1 %and_ln104_290" [firmware/BDT.h:102]   --->   Operation 122 'and' 'and_ln102_1689' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1490)   --->   "%and_ln102_1700 = and i1 %icmp_ln86_1540, i1 %and_ln102_1688" [firmware/BDT.h:102]   --->   Operation 123 'and' 'and_ln102_1700' <Predicate = (or_ln117_1384)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1492)   --->   "%and_ln102_1701 = and i1 %icmp_ln86_1541, i1 %xor_ln104_737" [firmware/BDT.h:102]   --->   Operation 124 'and' 'and_ln102_1701' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1492)   --->   "%and_ln102_1702 = and i1 %and_ln102_1701, i1 %and_ln102_1683" [firmware/BDT.h:102]   --->   Operation 125 'and' 'and_ln102_1702' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1494)   --->   "%and_ln102_1703 = and i1 %icmp_ln86_1542, i1 %and_ln102_1689" [firmware/BDT.h:102]   --->   Operation 126 'and' 'and_ln102_1703' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1490)   --->   "%or_ln117_1383 = or i1 %or_ln117_1382, i1 %and_ln102_1700" [firmware/BDT.h:117]   --->   Operation 127 'or' 'or_ln117_1383' <Predicate = (or_ln117_1384)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1490)   --->   "%select_ln117_1489 = select i1 %or_ln117_1383, i5 %select_ln117_1488, i5 17" [firmware/BDT.h:117]   --->   Operation 128 'select' 'select_ln117_1489' <Predicate = (or_ln117_1384)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1492)   --->   "%or_ln117_1385 = or i1 %or_ln117_1384, i1 %and_ln102_1702" [firmware/BDT.h:117]   --->   Operation 129 'or' 'or_ln117_1385' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1490 = select i1 %or_ln117_1384, i5 %select_ln117_1489, i5 18" [firmware/BDT.h:117]   --->   Operation 130 'select' 'select_ln117_1490' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (0.97ns)   --->   "%or_ln117_1386 = or i1 %or_ln117_1382, i1 %and_ln102_1683" [firmware/BDT.h:117]   --->   Operation 131 'or' 'or_ln117_1386' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1492)   --->   "%select_ln117_1491 = select i1 %or_ln117_1385, i5 %select_ln117_1490, i5 19" [firmware/BDT.h:117]   --->   Operation 132 'select' 'select_ln117_1491' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1494)   --->   "%or_ln117_1387 = or i1 %or_ln117_1386, i1 %and_ln102_1703" [firmware/BDT.h:117]   --->   Operation 133 'or' 'or_ln117_1387' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1492 = select i1 %or_ln117_1386, i5 %select_ln117_1491, i5 20" [firmware/BDT.h:117]   --->   Operation 134 'select' 'select_ln117_1492' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 135 [1/1] (0.97ns)   --->   "%or_ln117_1388 = or i1 %or_ln117_1386, i1 %and_ln102_1689" [firmware/BDT.h:117]   --->   Operation 135 'or' 'or_ln117_1388' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1494)   --->   "%select_ln117_1493 = select i1 %or_ln117_1387, i5 %select_ln117_1492, i5 21" [firmware/BDT.h:117]   --->   Operation 136 'select' 'select_ln117_1493' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1494 = select i1 %or_ln117_1388, i5 %select_ln117_1493, i5 22" [firmware/BDT.h:117]   --->   Operation 137 'select' 'select_ln117_1494' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.20>
ST_6 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%xor_ln104_738 = xor i1 %icmp_ln86_1532, i1 1" [firmware/BDT.h:104]   --->   Operation 138 'xor' 'xor_ln104_738' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%and_ln102_1704 = and i1 %icmp_ln86_1543, i1 %xor_ln104_738" [firmware/BDT.h:102]   --->   Operation 139 'and' 'and_ln102_1704' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%and_ln102_1705 = and i1 %and_ln102_1704, i1 %and_ln104_290" [firmware/BDT.h:102]   --->   Operation 140 'and' 'and_ln102_1705' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%or_ln117_1389 = or i1 %or_ln117_1388, i1 %and_ln102_1705" [firmware/BDT.h:117]   --->   Operation 141 'or' 'or_ln117_1389' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%select_ln117_1495 = select i1 %or_ln117_1389, i5 %select_ln117_1494, i5 23" [firmware/BDT.h:117]   --->   Operation 142 'select' 'select_ln117_1495' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 143 [1/1] (3.20ns) (out node of the LUT)   --->   "%tmp = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.24i13.i13.i5, i5 0, i13 725, i5 1, i13 448, i5 2, i13 3, i5 3, i13 8004, i5 4, i13 7800, i5 5, i13 186, i5 6, i13 71, i5 7, i13 831, i5 8, i13 7672, i5 9, i13 206, i5 10, i13 449, i5 11, i13 7725, i5 12, i13 2338, i5 13, i13 7913, i5 14, i13 7713, i5 15, i13 175, i5 16, i13 1, i5 17, i13 7708, i5 18, i13 1131, i5 19, i13 8061, i5 20, i13 7878, i5 21, i13 1109, i5 22, i13 7740, i5 23, i13 59, i13 0, i5 %select_ln117_1495" [firmware/BDT.h:118]   --->   Operation 143 'sparsemux' 'tmp' <Predicate = true> <Delay = 3.20> <CoreInst = "SparseMux">   --->   Core 132 'SparseMux' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 0.97>
ST_7 : Operation 144 [1/1] (0.00ns)   --->   "%specpipeline_ln86 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [firmware/BDT.h:86]   --->   Operation 144 'specpipeline' 'specpipeline_ln86' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node agg_result_0)   --->   "%or_ln117_1390 = or i1 %or_ln117_1382, i1 %and_ln102_1680" [firmware/BDT.h:117]   --->   Operation 145 'or' 'or_ln117_1390' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 146 [1/1] (0.97ns) (out node of the LUT)   --->   "%agg_result_0 = select i1 %or_ln117_1390, i13 %tmp, i13 0" [firmware/BDT.h:117]   --->   Operation 146 'select' 'agg_result_0' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 147 [1/1] (0.00ns)   --->   "%ret_ln122 = ret i13 %agg_result_0" [firmware/BDT.h:122]   --->   Operation 147 'ret' 'ret_ln122' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 3.114ns
The critical path consists of the following:
	wire read operation ('p_read1119', firmware/BDT.h:86) on port 'p_read11' (firmware/BDT.h:86) [27]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln86', firmware/BDT.h:86) [38]  (2.136 ns)
	'and' operation 1 bit ('and_ln102', firmware/BDT.h:102) [62]  (0.978 ns)

 <State 2>: 2.949ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104', firmware/BDT.h:104) [61]  (0.978 ns)
	'and' operation 1 bit ('and_ln104_287', firmware/BDT.h:104) [67]  (0.000 ns)
	'or' operation 1 bit ('or_ln117', firmware/BDT.h:117) [106]  (0.978 ns)
	'or' operation 1 bit ('or_ln117_1369', firmware/BDT.h:117) [109]  (0.000 ns)
	'select' operation 2 bit ('select_ln117_1475', firmware/BDT.h:117) [112]  (0.993 ns)

 <State 3>: 3.028ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_733', firmware/BDT.h:104) [78]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_1691', firmware/BDT.h:102) [91]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_1692', firmware/BDT.h:102) [92]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1371', firmware/BDT.h:117) [114]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_1477', firmware/BDT.h:117) [117]  (0.980 ns)
	'select' operation 3 bit ('select_ln117_1478', firmware/BDT.h:117) [119]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_1479', firmware/BDT.h:117) [121]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1480', firmware/BDT.h:117) [124]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_1481', firmware/BDT.h:117) [126]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1482', firmware/BDT.h:117) [128]  (1.024 ns)

 <State 4>: 3.263ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_1696', firmware/BDT.h:102) [96]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1377', firmware/BDT.h:117) [127]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1483', firmware/BDT.h:117) [130]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1484', firmware/BDT.h:117) [132]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_1485', firmware/BDT.h:117) [134]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1486', firmware/BDT.h:117) [136]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_1487', firmware/BDT.h:117) [138]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1488', firmware/BDT.h:117) [141]  (1.215 ns)

 <State 5>: 3.645ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_1700', firmware/BDT.h:102) [100]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1383', firmware/BDT.h:117) [140]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1489', firmware/BDT.h:117) [143]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1490', firmware/BDT.h:117) [145]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_1491', firmware/BDT.h:117) [147]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1492', firmware/BDT.h:117) [149]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_1493', firmware/BDT.h:117) [151]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1494', firmware/BDT.h:117) [153]  (1.215 ns)

 <State 6>: 3.203ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_738', firmware/BDT.h:104) [89]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_1704', firmware/BDT.h:102) [104]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_1705', firmware/BDT.h:102) [105]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1389', firmware/BDT.h:117) [152]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1495', firmware/BDT.h:117) [155]  (0.000 ns)
	'sparsemux' operation 13 bit ('tmp', firmware/BDT.h:118) [156]  (3.203 ns)

 <State 7>: 0.978ns
The critical path consists of the following:
	'or' operation 1 bit ('or_ln117_1390', firmware/BDT.h:117) [154]  (0.000 ns)
	'select' operation 13 bit ('agg_result_0', firmware/BDT.h:117) [157]  (0.978 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
