// Seed: 2552838613
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout tri0 id_3;
  inout wire id_2;
  input wire id_1;
  supply1 id_8 = id_8 == (id_4 ? 1 : id_1 + id_5) + id_3;
  logic   id_9 = 1'b0;
  assign id_3 = -1;
  assign id_8 = id_4;
  wire id_10;
endmodule
module module_0 (
    output tri1 id_0,
    output wire module_1
    , id_32,
    input supply0 id_2,
    output tri0 id_3,
    input wire id_4,
    input wor id_5
    , id_33,
    input uwire id_6,
    output wor id_7,
    output supply0 id_8,
    input wire id_9,
    input supply1 id_10,
    input supply1 id_11
    , id_34,
    input wire id_12,
    output tri1 id_13,
    output wor id_14,
    input wire id_15,
    input supply1 id_16,
    output wand id_17,
    input supply0 id_18,
    output wor id_19,
    input wire id_20,
    input tri0 id_21,
    input tri1 id_22,
    input tri1 id_23,
    input tri1 id_24,
    input wire id_25,
    output tri0 id_26,
    input tri1 id_27,
    output tri id_28,
    output wire id_29,
    output uwire id_30
);
  always @(negedge 1)
    if (-1) begin : LABEL_0
      disable id_35;
    end else begin : LABEL_1
      $signed(78);
      ;
    end
  module_0 modCall_1 (
      id_32,
      id_33,
      id_33,
      id_34,
      id_32,
      id_33,
      id_33
  );
endmodule
