$date
	Wed Sep 21 16:20:18 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module W2P3_tb $end
$var wire 1 ! f $end
$var reg 1 " x1 $end
$var reg 1 # x2 $end
$var reg 1 $ x3 $end
$var reg 1 % x4 $end
$scope module uut $end
$var wire 1 ! f $end
$var wire 1 & k1 $end
$var wire 1 ' k10 $end
$var wire 1 ( k2 $end
$var wire 1 ) k3 $end
$var wire 1 * k4 $end
$var wire 1 + k5 $end
$var wire 1 , k6 $end
$var wire 1 - k7 $end
$var wire 1 . k8 $end
$var wire 1 / k9 $end
$var wire 1 " x1 $end
$var wire 1 # x2 $end
$var wire 1 $ x3 $end
$var wire 1 % x4 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#20
1%
#40
0%
1$
#60
1%
#80
0%
0$
1#
#100
1%
#120
1&
0%
1$
#140
1!
1/
1(
1%
#160
0!
0/
0(
0&
0%
0$
0#
1"
#180
1%
#200
1)
0%
1$
#220
1!
1/
1*
1%
#240
0!
0/
0*
0)
1+
1-
0%
0$
1#
#260
1!
1'
1,
1%
#280
0,
1&
1)
1.
0%
1$
#300
1/
1(
1*
1,
1%
#320
