# Reading C:/altera/13.1/modelsim_ase/tcl/vsim/pref.tcl 
# do verilog_project2_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/projects/project2 {C:/altera/13.0sp1/projects/project2/isEvenNumber.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module isEvenNumber
# 
# Top level modules:
# 	isEvenNumber
# 
vlog -reportprogress 300 -work work C:/altera/13.0sp1/projects/project2/isEvenNumberTestBench.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module isEvenNumberTestBench
# 
# Top level modules:
# 	isEvenNumberTestBench
vsim work.isEvenNumberTestBench
# vsim work.isEvenNumberTestBench 
# Loading work.isEvenNumberTestBench
# Loading work.isEvenNumber
add wave -position insertpoint  \
sim:/isEvenNumberTestBench/result \
sim:/isEvenNumberTestBench/counter \
sim:/isEvenNumberTestBench/clk \
sim:/isEvenNumberTestBench/reset \
sim:/isEvenNumberTestBench/go_i \
sim:/isEvenNumberTestBench/number
step -current
# result: 0
# Break key hit 
# Simulation stop requested.
