Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Fri Nov 10 18:50:11 2023
| Host         : afonso-Modern-14-B10MW running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  148         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (148)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (607)
5. checking no_input_delay (1)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (148)
--------------------------
 There are 148 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (607)
--------------------------------------------------
 There are 607 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  640          inf        0.000                      0                  640           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           640 Endpoints
Min Delay           640 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ctrl_unit/state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            result[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.788ns  (logic 7.246ns (36.618%)  route 12.542ns (63.382%))
  Logic Levels:           17  (CARRY4=9 FDRE=1 LUT2=2 LUT5=1 LUT6=3 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDRE                         0.000     0.000 r  ctrl_unit/state_reg[2]/C
    SLICE_X36Y58         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ctrl_unit/state_reg[2]/Q
                         net (fo=129, routed)         3.216     3.672    ctrl_unit/state[2]
    SLICE_X34Y66         LUT6 (Prop_lut6_I3_O)        0.124     3.796 r  ctrl_unit/i__carry_i_13/O
                         net (fo=32, routed)          2.036     5.832    register_bank/i__carry__6_i_5
    SLICE_X35Y60         LUT2 (Prop_lut2_I1_O)        0.124     5.956 r  register_bank/i__carry_i_11/O
                         net (fo=6, routed)           1.370     7.325    ctrl_unit/operand2[1]
    SLICE_X40Y63         LUT2 (Prop_lut2_I1_O)        0.124     7.449 r  ctrl_unit/i__carry_i_7/O
                         net (fo=1, routed)           0.000     7.449    arith_logic_unit/S[1]
    SLICE_X40Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.999 r  arith_logic_unit/result3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.999    arith_logic_unit/result3_inferred__0/i__carry_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.113 r  arith_logic_unit/result3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.113    arith_logic_unit/result3_inferred__0/i__carry__0_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.426 r  arith_logic_unit/result3_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.133     9.559    ctrl_unit/data1[11]
    SLICE_X37Y62         LUT6 (Prop_lut6_I5_O)        0.306     9.865 r  ctrl_unit/result_OBUFT[11]_inst_i_19/O
                         net (fo=1, routed)           1.340    11.206    ctrl_unit/result_OBUFT[11]_inst_i_19_n_0
    SLICE_X43Y64         LUT6 (Prop_lut6_I1_O)        0.124    11.330 r  ctrl_unit/result_OBUFT[11]_inst_i_10/O
                         net (fo=1, routed)           0.809    12.138    ctrl_unit/result_OBUFT[11]_inst_i_10_n_0
    SLICE_X41Y65         LUT5 (Prop_lut5_I3_O)        0.124    12.262 r  ctrl_unit/result_OBUFT[11]_inst_i_6/O
                         net (fo=1, routed)           0.000    12.262    register_bank/result[11][3]
    SLICE_X41Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.663 r  register_bank/result_OBUFT[11]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.663    register_bank/result_OBUFT[11]_inst_i_1_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.777 r  register_bank/result_OBUFT[15]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.777    register_bank/result_OBUFT[15]_inst_i_1_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.891 r  register_bank/result_OBUFT[19]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.891    register_bank/result_OBUFT[19]_inst_i_1_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.005 r  register_bank/result_OBUFT[23]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.005    register_bank/result_OBUFT[23]_inst_i_1_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.119 r  register_bank/result_OBUFT[27]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.119    register_bank/result_OBUFT[27]_inst_i_1_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.432 r  register_bank/result_OBUFT[31]_inst_i_1/O[3]
                         net (fo=2, routed)           2.639    16.071    result_OBUF[31]
    B19                  OBUFT (Prop_obuft_I_O)       3.717    19.788 r  result_OBUFT[31]_inst/O
                         net (fo=0)                   0.000    19.788    result[31]
    B19                                                               r  result[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl_unit/state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            result[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.370ns  (logic 7.275ns (37.558%)  route 12.095ns (62.442%))
  Logic Levels:           17  (CARRY4=9 FDRE=1 LUT2=2 LUT5=1 LUT6=3 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDRE                         0.000     0.000 r  ctrl_unit/state_reg[2]/C
    SLICE_X36Y58         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ctrl_unit/state_reg[2]/Q
                         net (fo=129, routed)         3.216     3.672    ctrl_unit/state[2]
    SLICE_X34Y66         LUT6 (Prop_lut6_I3_O)        0.124     3.796 r  ctrl_unit/i__carry_i_13/O
                         net (fo=32, routed)          2.036     5.832    register_bank/i__carry__6_i_5
    SLICE_X35Y60         LUT2 (Prop_lut2_I1_O)        0.124     5.956 r  register_bank/i__carry_i_11/O
                         net (fo=6, routed)           1.370     7.325    ctrl_unit/operand2[1]
    SLICE_X40Y63         LUT2 (Prop_lut2_I1_O)        0.124     7.449 r  ctrl_unit/i__carry_i_7/O
                         net (fo=1, routed)           0.000     7.449    arith_logic_unit/S[1]
    SLICE_X40Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.999 r  arith_logic_unit/result3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.999    arith_logic_unit/result3_inferred__0/i__carry_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.113 r  arith_logic_unit/result3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.113    arith_logic_unit/result3_inferred__0/i__carry__0_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.426 r  arith_logic_unit/result3_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.133     9.559    ctrl_unit/data1[11]
    SLICE_X37Y62         LUT6 (Prop_lut6_I5_O)        0.306     9.865 r  ctrl_unit/result_OBUFT[11]_inst_i_19/O
                         net (fo=1, routed)           1.340    11.206    ctrl_unit/result_OBUFT[11]_inst_i_19_n_0
    SLICE_X43Y64         LUT6 (Prop_lut6_I1_O)        0.124    11.330 r  ctrl_unit/result_OBUFT[11]_inst_i_10/O
                         net (fo=1, routed)           0.809    12.138    ctrl_unit/result_OBUFT[11]_inst_i_10_n_0
    SLICE_X41Y65         LUT5 (Prop_lut5_I3_O)        0.124    12.262 r  ctrl_unit/result_OBUFT[11]_inst_i_6/O
                         net (fo=1, routed)           0.000    12.262    register_bank/result[11][3]
    SLICE_X41Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.663 r  register_bank/result_OBUFT[11]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.663    register_bank/result_OBUFT[11]_inst_i_1_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.777 r  register_bank/result_OBUFT[15]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.777    register_bank/result_OBUFT[15]_inst_i_1_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.891 r  register_bank/result_OBUFT[19]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.891    register_bank/result_OBUFT[19]_inst_i_1_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.005 r  register_bank/result_OBUFT[23]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.005    register_bank/result_OBUFT[23]_inst_i_1_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.119 r  register_bank/result_OBUFT[27]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.119    register_bank/result_OBUFT[27]_inst_i_1_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.453 r  register_bank/result_OBUFT[31]_inst_i_1/O[1]
                         net (fo=2, routed)           2.192    15.645    result_OBUF[29]
    L16                  OBUFT (Prop_obuft_I_O)       3.725    19.370 r  result_OBUFT[29]_inst/O
                         net (fo=0)                   0.000    19.370    result[29]
    L16                                                               r  result[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl_unit/state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            result[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.284ns  (logic 7.179ns (37.227%)  route 12.105ns (62.773%))
  Logic Levels:           17  (CARRY4=9 FDRE=1 LUT2=2 LUT5=1 LUT6=3 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDRE                         0.000     0.000 r  ctrl_unit/state_reg[2]/C
    SLICE_X36Y58         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ctrl_unit/state_reg[2]/Q
                         net (fo=129, routed)         3.216     3.672    ctrl_unit/state[2]
    SLICE_X34Y66         LUT6 (Prop_lut6_I3_O)        0.124     3.796 r  ctrl_unit/i__carry_i_13/O
                         net (fo=32, routed)          2.036     5.832    register_bank/i__carry__6_i_5
    SLICE_X35Y60         LUT2 (Prop_lut2_I1_O)        0.124     5.956 r  register_bank/i__carry_i_11/O
                         net (fo=6, routed)           1.370     7.325    ctrl_unit/operand2[1]
    SLICE_X40Y63         LUT2 (Prop_lut2_I1_O)        0.124     7.449 r  ctrl_unit/i__carry_i_7/O
                         net (fo=1, routed)           0.000     7.449    arith_logic_unit/S[1]
    SLICE_X40Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.999 r  arith_logic_unit/result3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.999    arith_logic_unit/result3_inferred__0/i__carry_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.113 r  arith_logic_unit/result3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.113    arith_logic_unit/result3_inferred__0/i__carry__0_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.426 r  arith_logic_unit/result3_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.133     9.559    ctrl_unit/data1[11]
    SLICE_X37Y62         LUT6 (Prop_lut6_I5_O)        0.306     9.865 r  ctrl_unit/result_OBUFT[11]_inst_i_19/O
                         net (fo=1, routed)           1.340    11.206    ctrl_unit/result_OBUFT[11]_inst_i_19_n_0
    SLICE_X43Y64         LUT6 (Prop_lut6_I1_O)        0.124    11.330 r  ctrl_unit/result_OBUFT[11]_inst_i_10/O
                         net (fo=1, routed)           0.809    12.138    ctrl_unit/result_OBUFT[11]_inst_i_10_n_0
    SLICE_X41Y65         LUT5 (Prop_lut5_I3_O)        0.124    12.262 r  ctrl_unit/result_OBUFT[11]_inst_i_6/O
                         net (fo=1, routed)           0.000    12.262    register_bank/result[11][3]
    SLICE_X41Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.663 r  register_bank/result_OBUFT[11]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.663    register_bank/result_OBUFT[11]_inst_i_1_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.777 r  register_bank/result_OBUFT[15]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.777    register_bank/result_OBUFT[15]_inst_i_1_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.891 r  register_bank/result_OBUFT[19]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.891    register_bank/result_OBUFT[19]_inst_i_1_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.005 r  register_bank/result_OBUFT[23]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.005    register_bank/result_OBUFT[23]_inst_i_1_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.119 r  register_bank/result_OBUFT[27]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.119    register_bank/result_OBUFT[27]_inst_i_1_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.358 r  register_bank/result_OBUFT[31]_inst_i_1/O[2]
                         net (fo=2, routed)           2.202    15.560    result_OBUF[30]
    J19                  OBUFT (Prop_obuft_I_O)       3.724    19.284 r  result_OBUFT[30]_inst/O
                         net (fo=0)                   0.000    19.284    result[30]
    J19                                                               r  result[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl_unit/state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            result[32]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.125ns  (logic 7.270ns (38.012%)  route 11.855ns (61.988%))
  Logic Levels:           18  (CARRY4=10 FDRE=1 LUT2=2 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDRE                         0.000     0.000 r  ctrl_unit/state_reg[2]/C
    SLICE_X36Y58         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ctrl_unit/state_reg[2]/Q
                         net (fo=129, routed)         3.216     3.672    ctrl_unit/state[2]
    SLICE_X34Y66         LUT6 (Prop_lut6_I3_O)        0.124     3.796 r  ctrl_unit/i__carry_i_13/O
                         net (fo=32, routed)          2.036     5.832    register_bank/i__carry__6_i_5
    SLICE_X35Y60         LUT2 (Prop_lut2_I1_O)        0.124     5.956 r  register_bank/i__carry_i_11/O
                         net (fo=6, routed)           1.370     7.325    ctrl_unit/operand2[1]
    SLICE_X40Y63         LUT2 (Prop_lut2_I1_O)        0.124     7.449 r  ctrl_unit/i__carry_i_7/O
                         net (fo=1, routed)           0.000     7.449    arith_logic_unit/S[1]
    SLICE_X40Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.999 r  arith_logic_unit/result3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.999    arith_logic_unit/result3_inferred__0/i__carry_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.113 r  arith_logic_unit/result3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.113    arith_logic_unit/result3_inferred__0/i__carry__0_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.426 r  arith_logic_unit/result3_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.133     9.559    ctrl_unit/data1[11]
    SLICE_X37Y62         LUT6 (Prop_lut6_I5_O)        0.306     9.865 r  ctrl_unit/result_OBUFT[11]_inst_i_19/O
                         net (fo=1, routed)           1.340    11.206    ctrl_unit/result_OBUFT[11]_inst_i_19_n_0
    SLICE_X43Y64         LUT6 (Prop_lut6_I1_O)        0.124    11.330 r  ctrl_unit/result_OBUFT[11]_inst_i_10/O
                         net (fo=1, routed)           0.809    12.138    ctrl_unit/result_OBUFT[11]_inst_i_10_n_0
    SLICE_X41Y65         LUT5 (Prop_lut5_I3_O)        0.124    12.262 r  ctrl_unit/result_OBUFT[11]_inst_i_6/O
                         net (fo=1, routed)           0.000    12.262    register_bank/result[11][3]
    SLICE_X41Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.663 r  register_bank/result_OBUFT[11]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.663    register_bank/result_OBUFT[11]_inst_i_1_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.777 r  register_bank/result_OBUFT[15]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.777    register_bank/result_OBUFT[15]_inst_i_1_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.891 r  register_bank/result_OBUFT[19]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.891    register_bank/result_OBUFT[19]_inst_i_1_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.005 r  register_bank/result_OBUFT[23]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.005    register_bank/result_OBUFT[23]_inst_i_1_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.119 r  register_bank/result_OBUFT[27]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.119    register_bank/result_OBUFT[27]_inst_i_1_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.233 r  register_bank/result_OBUFT[31]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.233    ctrl_unit/CO[0]
    SLICE_X41Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.455 r  ctrl_unit/result_OBUF[32]_inst_i_1/O[0]
                         net (fo=1, routed)           1.952    15.407    result_OBUF[32]
    K19                  OBUF (Prop_obuf_I_O)         3.718    19.125 r  result_OBUF[32]_inst/O
                         net (fo=0)                   0.000    19.125    result[32]
    K19                                                               r  result[32] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl_unit/state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            result[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.117ns  (logic 7.162ns (37.464%)  route 11.955ns (62.536%))
  Logic Levels:           17  (CARRY4=9 FDRE=1 LUT2=2 LUT5=1 LUT6=3 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDRE                         0.000     0.000 r  ctrl_unit/state_reg[2]/C
    SLICE_X36Y58         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ctrl_unit/state_reg[2]/Q
                         net (fo=129, routed)         3.216     3.672    ctrl_unit/state[2]
    SLICE_X34Y66         LUT6 (Prop_lut6_I3_O)        0.124     3.796 r  ctrl_unit/i__carry_i_13/O
                         net (fo=32, routed)          2.036     5.832    register_bank/i__carry__6_i_5
    SLICE_X35Y60         LUT2 (Prop_lut2_I1_O)        0.124     5.956 r  register_bank/i__carry_i_11/O
                         net (fo=6, routed)           1.370     7.325    ctrl_unit/operand2[1]
    SLICE_X40Y63         LUT2 (Prop_lut2_I1_O)        0.124     7.449 r  ctrl_unit/i__carry_i_7/O
                         net (fo=1, routed)           0.000     7.449    arith_logic_unit/S[1]
    SLICE_X40Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.999 r  arith_logic_unit/result3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.999    arith_logic_unit/result3_inferred__0/i__carry_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.113 r  arith_logic_unit/result3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.113    arith_logic_unit/result3_inferred__0/i__carry__0_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.426 r  arith_logic_unit/result3_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.133     9.559    ctrl_unit/data1[11]
    SLICE_X37Y62         LUT6 (Prop_lut6_I5_O)        0.306     9.865 r  ctrl_unit/result_OBUFT[11]_inst_i_19/O
                         net (fo=1, routed)           1.340    11.206    ctrl_unit/result_OBUFT[11]_inst_i_19_n_0
    SLICE_X43Y64         LUT6 (Prop_lut6_I1_O)        0.124    11.330 r  ctrl_unit/result_OBUFT[11]_inst_i_10/O
                         net (fo=1, routed)           0.809    12.138    ctrl_unit/result_OBUFT[11]_inst_i_10_n_0
    SLICE_X41Y65         LUT5 (Prop_lut5_I3_O)        0.124    12.262 r  ctrl_unit/result_OBUFT[11]_inst_i_6/O
                         net (fo=1, routed)           0.000    12.262    register_bank/result[11][3]
    SLICE_X41Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.663 r  register_bank/result_OBUFT[11]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.663    register_bank/result_OBUFT[11]_inst_i_1_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.777 r  register_bank/result_OBUFT[15]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.777    register_bank/result_OBUFT[15]_inst_i_1_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.891 r  register_bank/result_OBUFT[19]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.891    register_bank/result_OBUFT[19]_inst_i_1_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.005 r  register_bank/result_OBUFT[23]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.005    register_bank/result_OBUFT[23]_inst_i_1_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.119 r  register_bank/result_OBUFT[27]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.119    register_bank/result_OBUFT[27]_inst_i_1_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.341 r  register_bank/result_OBUFT[31]_inst_i_1/O[0]
                         net (fo=2, routed)           2.052    15.393    result_OBUF[28]
    L17                  OBUFT (Prop_obuft_I_O)       3.724    19.117 r  result_OBUFT[28]_inst/O
                         net (fo=0)                   0.000    19.117    result[28]
    L17                                                               r  result[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl_unit/state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            result[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.103ns  (logic 7.141ns (37.380%)  route 11.962ns (62.620%))
  Logic Levels:           16  (CARRY4=8 FDRE=1 LUT2=2 LUT5=1 LUT6=3 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDRE                         0.000     0.000 r  ctrl_unit/state_reg[2]/C
    SLICE_X36Y58         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ctrl_unit/state_reg[2]/Q
                         net (fo=129, routed)         3.216     3.672    ctrl_unit/state[2]
    SLICE_X34Y66         LUT6 (Prop_lut6_I3_O)        0.124     3.796 r  ctrl_unit/i__carry_i_13/O
                         net (fo=32, routed)          2.036     5.832    register_bank/i__carry__6_i_5
    SLICE_X35Y60         LUT2 (Prop_lut2_I1_O)        0.124     5.956 r  register_bank/i__carry_i_11/O
                         net (fo=6, routed)           1.370     7.325    ctrl_unit/operand2[1]
    SLICE_X40Y63         LUT2 (Prop_lut2_I1_O)        0.124     7.449 r  ctrl_unit/i__carry_i_7/O
                         net (fo=1, routed)           0.000     7.449    arith_logic_unit/S[1]
    SLICE_X40Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.999 r  arith_logic_unit/result3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.999    arith_logic_unit/result3_inferred__0/i__carry_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.113 r  arith_logic_unit/result3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.113    arith_logic_unit/result3_inferred__0/i__carry__0_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.426 r  arith_logic_unit/result3_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.133     9.559    ctrl_unit/data1[11]
    SLICE_X37Y62         LUT6 (Prop_lut6_I5_O)        0.306     9.865 r  ctrl_unit/result_OBUFT[11]_inst_i_19/O
                         net (fo=1, routed)           1.340    11.206    ctrl_unit/result_OBUFT[11]_inst_i_19_n_0
    SLICE_X43Y64         LUT6 (Prop_lut6_I1_O)        0.124    11.330 r  ctrl_unit/result_OBUFT[11]_inst_i_10/O
                         net (fo=1, routed)           0.809    12.138    ctrl_unit/result_OBUFT[11]_inst_i_10_n_0
    SLICE_X41Y65         LUT5 (Prop_lut5_I3_O)        0.124    12.262 r  ctrl_unit/result_OBUFT[11]_inst_i_6/O
                         net (fo=1, routed)           0.000    12.262    register_bank/result[11][3]
    SLICE_X41Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.663 r  register_bank/result_OBUFT[11]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.663    register_bank/result_OBUFT[11]_inst_i_1_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.777 r  register_bank/result_OBUFT[15]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.777    register_bank/result_OBUFT[15]_inst_i_1_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.891 r  register_bank/result_OBUFT[19]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.891    register_bank/result_OBUFT[19]_inst_i_1_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.005 r  register_bank/result_OBUFT[23]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.005    register_bank/result_OBUFT[23]_inst_i_1_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.318 r  register_bank/result_OBUFT[27]_inst_i_1/O[3]
                         net (fo=2, routed)           2.059    15.377    result_OBUF[27]
    K18                  OBUFT (Prop_obuft_I_O)       3.726    19.103 r  result_OBUFT[27]_inst/O
                         net (fo=0)                   0.000    19.103    result[27]
    K18                                                               r  result[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl_unit/state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            result[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.013ns  (logic 7.031ns (36.981%)  route 11.982ns (63.019%))
  Logic Levels:           16  (CARRY4=8 FDRE=1 LUT2=2 LUT5=1 LUT6=3 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDRE                         0.000     0.000 r  ctrl_unit/state_reg[2]/C
    SLICE_X36Y58         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ctrl_unit/state_reg[2]/Q
                         net (fo=129, routed)         3.216     3.672    ctrl_unit/state[2]
    SLICE_X34Y66         LUT6 (Prop_lut6_I3_O)        0.124     3.796 r  ctrl_unit/i__carry_i_13/O
                         net (fo=32, routed)          2.036     5.832    register_bank/i__carry__6_i_5
    SLICE_X35Y60         LUT2 (Prop_lut2_I1_O)        0.124     5.956 r  register_bank/i__carry_i_11/O
                         net (fo=6, routed)           1.370     7.325    ctrl_unit/operand2[1]
    SLICE_X40Y63         LUT2 (Prop_lut2_I1_O)        0.124     7.449 r  ctrl_unit/i__carry_i_7/O
                         net (fo=1, routed)           0.000     7.449    arith_logic_unit/S[1]
    SLICE_X40Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.999 r  arith_logic_unit/result3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.999    arith_logic_unit/result3_inferred__0/i__carry_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.113 r  arith_logic_unit/result3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.113    arith_logic_unit/result3_inferred__0/i__carry__0_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.426 r  arith_logic_unit/result3_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.133     9.559    ctrl_unit/data1[11]
    SLICE_X37Y62         LUT6 (Prop_lut6_I5_O)        0.306     9.865 r  ctrl_unit/result_OBUFT[11]_inst_i_19/O
                         net (fo=1, routed)           1.340    11.206    ctrl_unit/result_OBUFT[11]_inst_i_19_n_0
    SLICE_X43Y64         LUT6 (Prop_lut6_I1_O)        0.124    11.330 r  ctrl_unit/result_OBUFT[11]_inst_i_10/O
                         net (fo=1, routed)           0.809    12.138    ctrl_unit/result_OBUFT[11]_inst_i_10_n_0
    SLICE_X41Y65         LUT5 (Prop_lut5_I3_O)        0.124    12.262 r  ctrl_unit/result_OBUFT[11]_inst_i_6/O
                         net (fo=1, routed)           0.000    12.262    register_bank/result[11][3]
    SLICE_X41Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.663 r  register_bank/result_OBUFT[11]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.663    register_bank/result_OBUFT[11]_inst_i_1_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.777 r  register_bank/result_OBUFT[15]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.777    register_bank/result_OBUFT[15]_inst_i_1_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.891 r  register_bank/result_OBUFT[19]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.891    register_bank/result_OBUFT[19]_inst_i_1_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.005 r  register_bank/result_OBUFT[23]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.005    register_bank/result_OBUFT[23]_inst_i_1_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.244 r  register_bank/result_OBUFT[27]_inst_i_1/O[2]
                         net (fo=2, routed)           2.078    15.323    result_OBUF[26]
    H16                  OBUFT (Prop_obuft_I_O)       3.690    19.013 r  result_OBUFT[26]_inst/O
                         net (fo=0)                   0.000    19.013    result[26]
    H16                                                               r  result[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl_unit/state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            result[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.897ns  (logic 7.128ns (37.722%)  route 11.769ns (62.278%))
  Logic Levels:           16  (CARRY4=8 FDRE=1 LUT2=2 LUT5=1 LUT6=3 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDRE                         0.000     0.000 r  ctrl_unit/state_reg[2]/C
    SLICE_X36Y58         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ctrl_unit/state_reg[2]/Q
                         net (fo=129, routed)         3.216     3.672    ctrl_unit/state[2]
    SLICE_X34Y66         LUT6 (Prop_lut6_I3_O)        0.124     3.796 r  ctrl_unit/i__carry_i_13/O
                         net (fo=32, routed)          2.036     5.832    register_bank/i__carry__6_i_5
    SLICE_X35Y60         LUT2 (Prop_lut2_I1_O)        0.124     5.956 r  register_bank/i__carry_i_11/O
                         net (fo=6, routed)           1.370     7.325    ctrl_unit/operand2[1]
    SLICE_X40Y63         LUT2 (Prop_lut2_I1_O)        0.124     7.449 r  ctrl_unit/i__carry_i_7/O
                         net (fo=1, routed)           0.000     7.449    arith_logic_unit/S[1]
    SLICE_X40Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.999 r  arith_logic_unit/result3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.999    arith_logic_unit/result3_inferred__0/i__carry_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.113 r  arith_logic_unit/result3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.113    arith_logic_unit/result3_inferred__0/i__carry__0_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.426 r  arith_logic_unit/result3_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.133     9.559    ctrl_unit/data1[11]
    SLICE_X37Y62         LUT6 (Prop_lut6_I5_O)        0.306     9.865 r  ctrl_unit/result_OBUFT[11]_inst_i_19/O
                         net (fo=1, routed)           1.340    11.206    ctrl_unit/result_OBUFT[11]_inst_i_19_n_0
    SLICE_X43Y64         LUT6 (Prop_lut6_I1_O)        0.124    11.330 r  ctrl_unit/result_OBUFT[11]_inst_i_10/O
                         net (fo=1, routed)           0.809    12.138    ctrl_unit/result_OBUFT[11]_inst_i_10_n_0
    SLICE_X41Y65         LUT5 (Prop_lut5_I3_O)        0.124    12.262 r  ctrl_unit/result_OBUFT[11]_inst_i_6/O
                         net (fo=1, routed)           0.000    12.262    register_bank/result[11][3]
    SLICE_X41Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.663 r  register_bank/result_OBUFT[11]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.663    register_bank/result_OBUFT[11]_inst_i_1_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.777 r  register_bank/result_OBUFT[15]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.777    register_bank/result_OBUFT[15]_inst_i_1_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.891 r  register_bank/result_OBUFT[19]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.891    register_bank/result_OBUFT[19]_inst_i_1_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.005 r  register_bank/result_OBUFT[23]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.005    register_bank/result_OBUFT[23]_inst_i_1_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.339 r  register_bank/result_OBUFT[27]_inst_i_1/O[1]
                         net (fo=2, routed)           1.865    15.205    result_OBUF[25]
    H17                  OBUFT (Prop_obuft_I_O)       3.692    18.897 r  result_OBUFT[25]_inst/O
                         net (fo=0)                   0.000    18.897    result[25]
    H17                                                               r  result[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl_unit/state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            result[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.816ns  (logic 7.033ns (37.375%)  route 11.784ns (62.625%))
  Logic Levels:           16  (CARRY4=8 FDRE=1 LUT2=2 LUT5=1 LUT6=3 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDRE                         0.000     0.000 r  ctrl_unit/state_reg[2]/C
    SLICE_X36Y58         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ctrl_unit/state_reg[2]/Q
                         net (fo=129, routed)         3.216     3.672    ctrl_unit/state[2]
    SLICE_X34Y66         LUT6 (Prop_lut6_I3_O)        0.124     3.796 r  ctrl_unit/i__carry_i_13/O
                         net (fo=32, routed)          2.036     5.832    register_bank/i__carry__6_i_5
    SLICE_X35Y60         LUT2 (Prop_lut2_I1_O)        0.124     5.956 r  register_bank/i__carry_i_11/O
                         net (fo=6, routed)           1.370     7.325    ctrl_unit/operand2[1]
    SLICE_X40Y63         LUT2 (Prop_lut2_I1_O)        0.124     7.449 r  ctrl_unit/i__carry_i_7/O
                         net (fo=1, routed)           0.000     7.449    arith_logic_unit/S[1]
    SLICE_X40Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.999 r  arith_logic_unit/result3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.999    arith_logic_unit/result3_inferred__0/i__carry_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.113 r  arith_logic_unit/result3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.113    arith_logic_unit/result3_inferred__0/i__carry__0_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.426 r  arith_logic_unit/result3_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.133     9.559    ctrl_unit/data1[11]
    SLICE_X37Y62         LUT6 (Prop_lut6_I5_O)        0.306     9.865 r  ctrl_unit/result_OBUFT[11]_inst_i_19/O
                         net (fo=1, routed)           1.340    11.206    ctrl_unit/result_OBUFT[11]_inst_i_19_n_0
    SLICE_X43Y64         LUT6 (Prop_lut6_I1_O)        0.124    11.330 r  ctrl_unit/result_OBUFT[11]_inst_i_10/O
                         net (fo=1, routed)           0.809    12.138    ctrl_unit/result_OBUFT[11]_inst_i_10_n_0
    SLICE_X41Y65         LUT5 (Prop_lut5_I3_O)        0.124    12.262 r  ctrl_unit/result_OBUFT[11]_inst_i_6/O
                         net (fo=1, routed)           0.000    12.262    register_bank/result[11][3]
    SLICE_X41Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.663 r  register_bank/result_OBUFT[11]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.663    register_bank/result_OBUFT[11]_inst_i_1_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.777 r  register_bank/result_OBUFT[15]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.777    register_bank/result_OBUFT[15]_inst_i_1_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.891 r  register_bank/result_OBUFT[19]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.891    register_bank/result_OBUFT[19]_inst_i_1_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.005 r  register_bank/result_OBUFT[23]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.005    register_bank/result_OBUFT[23]_inst_i_1_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.227 r  register_bank/result_OBUFT[27]_inst_i_1/O[0]
                         net (fo=2, routed)           1.880    15.108    result_OBUF[24]
    J18                  OBUFT (Prop_obuft_I_O)       3.709    18.816 r  result_OBUFT[24]_inst/O
                         net (fo=0)                   0.000    18.816    result[24]
    J18                                                               r  result[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl_unit/state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            result[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.776ns  (logic 6.904ns (36.769%)  route 11.872ns (63.231%))
  Logic Levels:           14  (CARRY4=6 FDRE=1 LUT2=2 LUT5=1 LUT6=3 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDRE                         0.000     0.000 r  ctrl_unit/state_reg[2]/C
    SLICE_X36Y58         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ctrl_unit/state_reg[2]/Q
                         net (fo=129, routed)         3.216     3.672    ctrl_unit/state[2]
    SLICE_X34Y66         LUT6 (Prop_lut6_I3_O)        0.124     3.796 r  ctrl_unit/i__carry_i_13/O
                         net (fo=32, routed)          2.036     5.832    register_bank/i__carry__6_i_5
    SLICE_X35Y60         LUT2 (Prop_lut2_I1_O)        0.124     5.956 r  register_bank/i__carry_i_11/O
                         net (fo=6, routed)           1.370     7.325    ctrl_unit/operand2[1]
    SLICE_X40Y63         LUT2 (Prop_lut2_I1_O)        0.124     7.449 r  ctrl_unit/i__carry_i_7/O
                         net (fo=1, routed)           0.000     7.449    arith_logic_unit/S[1]
    SLICE_X40Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.999 r  arith_logic_unit/result3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.999    arith_logic_unit/result3_inferred__0/i__carry_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.113 r  arith_logic_unit/result3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.113    arith_logic_unit/result3_inferred__0/i__carry__0_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.426 r  arith_logic_unit/result3_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.133     9.559    ctrl_unit/data1[11]
    SLICE_X37Y62         LUT6 (Prop_lut6_I5_O)        0.306     9.865 r  ctrl_unit/result_OBUFT[11]_inst_i_19/O
                         net (fo=1, routed)           1.340    11.206    ctrl_unit/result_OBUFT[11]_inst_i_19_n_0
    SLICE_X43Y64         LUT6 (Prop_lut6_I1_O)        0.124    11.330 r  ctrl_unit/result_OBUFT[11]_inst_i_10/O
                         net (fo=1, routed)           0.809    12.138    ctrl_unit/result_OBUFT[11]_inst_i_10_n_0
    SLICE_X41Y65         LUT5 (Prop_lut5_I3_O)        0.124    12.262 r  ctrl_unit/result_OBUFT[11]_inst_i_6/O
                         net (fo=1, routed)           0.000    12.262    register_bank/result[11][3]
    SLICE_X41Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.663 r  register_bank/result_OBUFT[11]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.663    register_bank/result_OBUFT[11]_inst_i_1_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.777 r  register_bank/result_OBUFT[15]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.777    register_bank/result_OBUFT[15]_inst_i_1_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.111 r  register_bank/result_OBUFT[19]_inst_i_1/O[1]
                         net (fo=2, routed)           1.969    15.080    result_OBUF[17]
    H20                  OBUFT (Prop_obuft_I_O)       3.696    18.776 r  result_OBUFT[17]_inst/O
                         net (fo=0)                   0.000    18.776    result[17]
    H20                                                               r  result[17] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Program_Counter/PC_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Instruction_Register/IR_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.209ns (53.159%)  route 0.184ns (46.841%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDRE                         0.000     0.000 r  Program_Counter/PC_reg[2]/C
    SLICE_X32Y58         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Program_Counter/PC_reg[2]/Q
                         net (fo=9, routed)           0.184     0.348    Program_Counter/PC[2]
    SLICE_X34Y58         LUT4 (Prop_lut4_I1_O)        0.045     0.393 r  Program_Counter/IR[2]_i_1/O
                         net (fo=1, routed)           0.000     0.393    Instruction_Register/D[1]
    SLICE_X34Y58         FDRE                                         r  Instruction_Register/IR_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Program_Counter/PC_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Instruction_Register/IR_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.397ns  (logic 0.213ns (53.631%)  route 0.184ns (46.369%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDRE                         0.000     0.000 r  Program_Counter/PC_reg[2]/C
    SLICE_X32Y58         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Program_Counter/PC_reg[2]/Q
                         net (fo=9, routed)           0.184     0.348    Program_Counter/PC[2]
    SLICE_X34Y58         LUT4 (Prop_lut4_I0_O)        0.049     0.397 r  Program_Counter/IR[3]_i_1/O
                         net (fo=1, routed)           0.000     0.397    Instruction_Register/code_output[1]
    SLICE_X34Y58         FDRE                                         r  Instruction_Register/IR_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Program_Counter/PC_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Instruction_Register/IR_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.442ns  (logic 0.210ns (47.517%)  route 0.232ns (52.483%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDRE                         0.000     0.000 r  Program_Counter/PC_reg[0]/C
    SLICE_X32Y58         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Program_Counter/PC_reg[0]/Q
                         net (fo=5, routed)           0.232     0.396    Program_Counter/PC_reg[0]_0[0]
    SLICE_X34Y58         LUT3 (Prop_lut3_I2_O)        0.046     0.442 r  Program_Counter/IR[27]_i_1/O
                         net (fo=1, routed)           0.000     0.442    Instruction_Register/code_output[3]
    SLICE_X34Y58         FDRE                                         r  Instruction_Register/IR_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Program_Counter/PC_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Instruction_Register/IR_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.442ns  (logic 0.211ns (47.743%)  route 0.231ns (52.257%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDRE                         0.000     0.000 r  Program_Counter/PC_reg[0]/C
    SLICE_X32Y58         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  Program_Counter/PC_reg[0]/Q
                         net (fo=5, routed)           0.231     0.395    Program_Counter/PC_reg[0]_0[0]
    SLICE_X34Y58         LUT3 (Prop_lut3_I0_O)        0.047     0.442 r  Program_Counter/IR[29]_i_2/O
                         net (fo=1, routed)           0.000     0.442    Instruction_Register/code_output[5]
    SLICE_X34Y58         FDRE                                         r  Instruction_Register/IR_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Program_Counter/PC_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Instruction_Register/IR_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.445ns  (logic 0.209ns (46.931%)  route 0.236ns (53.069%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDRE                         0.000     0.000 r  Program_Counter/PC_reg[3]/C
    SLICE_X32Y58         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  Program_Counter/PC_reg[3]/Q
                         net (fo=6, routed)           0.236     0.400    Program_Counter/PC[3]
    SLICE_X34Y58         LUT3 (Prop_lut3_I2_O)        0.045     0.445 r  Program_Counter/IR[0]_i_1/O
                         net (fo=1, routed)           0.000     0.445    Instruction_Register/D[0]
    SLICE_X34Y58         FDRE                                         r  Instruction_Register/IR_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Program_Counter/PC_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Program_Counter/PC_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.445ns  (logic 0.273ns (61.283%)  route 0.172ns (38.717%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDRE                         0.000     0.000 r  Program_Counter/PC_reg[3]/C
    SLICE_X32Y58         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Program_Counter/PC_reg[3]/Q
                         net (fo=6, routed)           0.172     0.336    Program_Counter/PC[3]
    SLICE_X32Y58         LUT3 (Prop_lut3_I0_O)        0.045     0.381 r  Program_Counter/PC[0]_i_3/O
                         net (fo=1, routed)           0.000     0.381    Program_Counter/PC[0]_i_3_n_0
    SLICE_X32Y58         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.445 r  Program_Counter/PC_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.445    Program_Counter/PC_reg[0]_i_2_n_4
    SLICE_X32Y58         FDRE                                         r  Program_Counter/PC_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Program_Counter/PC_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Program_Counter/PC_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.454ns  (logic 0.279ns (61.421%)  route 0.175ns (38.579%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDRE                         0.000     0.000 r  Program_Counter/PC_reg[0]/C
    SLICE_X32Y58         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  Program_Counter/PC_reg[0]/Q
                         net (fo=5, routed)           0.175     0.339    ctrl_unit/PC_reg[3][0]
    SLICE_X32Y58         LUT4 (Prop_lut4_I2_O)        0.045     0.384 r  ctrl_unit/PC[0]_i_6/O
                         net (fo=1, routed)           0.000     0.384    Program_Counter/PC_reg[3]_1[0]
    SLICE_X32Y58         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.454 r  Program_Counter/PC_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     0.454    Program_Counter/PC_reg[0]_i_2_n_7
    SLICE_X32Y58         FDRE                                         r  Program_Counter/PC_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Program_Counter/PC_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Instruction_Register/IR_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.465ns  (logic 0.209ns (44.900%)  route 0.256ns (55.100%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDRE                         0.000     0.000 r  Program_Counter/PC_reg[3]/C
    SLICE_X32Y58         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Program_Counter/PC_reg[3]/Q
                         net (fo=6, routed)           0.256     0.420    Program_Counter/PC[3]
    SLICE_X33Y58         LUT2 (Prop_lut2_I1_O)        0.045     0.465 r  Program_Counter/IR[28]_i_1/O
                         net (fo=1, routed)           0.000     0.465    Instruction_Register/code_output[4]
    SLICE_X33Y58         FDRE                                         r  Instruction_Register/IR_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Instruction_Register/IR_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            register_bank/registerb_reg_0_31_0_1/RAMA/WADR0
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.470ns  (logic 0.146ns (31.070%)  route 0.324ns (68.930%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y58         FDRE                         0.000     0.000 r  Instruction_Register/IR_reg[22]/C
    SLICE_X35Y58         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  Instruction_Register/IR_reg[22]/Q
                         net (fo=128, routed)         0.324     0.470    register_bank/registerb_reg_0_31_0_1/ADDRD0
    SLICE_X34Y60         RAMD32                                       r  register_bank/registerb_reg_0_31_0_1/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Instruction_Register/IR_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            register_bank/registerb_reg_0_31_0_1/RAMA_D1/WADR0
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.470ns  (logic 0.146ns (31.070%)  route 0.324ns (68.930%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y58         FDRE                         0.000     0.000 r  Instruction_Register/IR_reg[22]/C
    SLICE_X35Y58         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  Instruction_Register/IR_reg[22]/Q
                         net (fo=128, routed)         0.324     0.470    register_bank/registerb_reg_0_31_0_1/ADDRD0
    SLICE_X34Y60         RAMD32                                       r  register_bank/registerb_reg_0_31_0_1/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------





