`resetall
module module_0 (
    input id_1,
    output [1 : id_1] id_2,
    output logic id_3,
    output logic [1 'b0 : id_2] id_4,
    input logic [1 : id_3] id_5,
    input logic id_6,
    input logic [id_5 : id_1] id_7,
    input id_8,
    input id_9,
    input id_10,
    input logic [id_5 : id_4] id_11,
    output id_12
);
  id_13 id_14 (
      .id_10({((id_12)), id_6}),
      .id_11(~1)
  );
  id_15 id_16 (
      .id_9 (1),
      .id_8 (id_3),
      .id_1 (id_4[1]),
      .id_6 (id_12),
      .id_12(id_11),
      .id_9 (id_5),
      .id_12(1)
  );
endmodule
