<stg><name>diff_sq_acc</name>


<trans_list>

<trans id="34" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="35" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="37" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38" from="4" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([10 x i16]* %a_V), !map !22

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([10 x i16]* %b_V), !map !28

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="48">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i48* %dout_V), !map !32

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @diff_sq_acc_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %1

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %i_0 = phi i4 [ 0, %0 ], [ %i, %2 ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %val_assign = phi i32 [ 0, %0 ], [ %acc, %2 ]

]]></Node>
<StgValue><ssdm name="val_assign"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %icmp_ln38 = icmp eq i4 %i_0, -6

]]></Node>
<StgValue><ssdm name="icmp_ln38"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:4  %i = add i4 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln38, label %3, label %2

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="4">
<![CDATA[
:0  %zext_ln42 = zext i4 %i_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln42"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %a_V_addr = getelementptr [10 x i16]* %a_V, i64 0, i64 %zext_ln42

]]></Node>
<StgValue><ssdm name="a_V_addr"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="16" op_0_bw="4">
<![CDATA[
:2  %a_V_load = load i16* %a_V_addr, align 2

]]></Node>
<StgValue><ssdm name="a_V_load"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %b_V_addr = getelementptr [10 x i16]* %b_V, i64 0, i64 %zext_ln42

]]></Node>
<StgValue><ssdm name="b_V_addr"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="4">
<![CDATA[
:5  %b_V_load = load i16* %b_V_addr, align 2

]]></Node>
<StgValue><ssdm name="b_V_load"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="48" op_0_bw="32">
<![CDATA[
:0  %sext_ln160 = sext i32 %val_assign to i48

]]></Node>
<StgValue><ssdm name="sext_ln160"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="48">
<![CDATA[
:1  call void @_ssdm_op_Write.ap_auto.i48P(i48* %dout_V, i48 %sext_ln160)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0">
<![CDATA[
:2  ret void

]]></Node>
<StgValue><ssdm name="ret_ln50"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="24" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="16" op_0_bw="4">
<![CDATA[
:2  %a_V_load = load i16* %a_V_addr, align 2

]]></Node>
<StgValue><ssdm name="a_V_load"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="17" op_0_bw="16">
<![CDATA[
:3  %sext_ln42 = sext i16 %a_V_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln42"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="4">
<![CDATA[
:5  %b_V_load = load i16* %b_V_addr, align 2

]]></Node>
<StgValue><ssdm name="b_V_load"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="17" op_0_bw="16">
<![CDATA[
:6  %sext_ln43 = sext i16 %b_V_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln43"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:7  %sub = sub i17 %sext_ln42, %sext_ln43

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="17">
<![CDATA[
:8  %sext_ln44 = sext i17 %sub to i32

]]></Node>
<StgValue><ssdm name="sext_ln44"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %sub2 = mul nsw i32 %sext_ln44, %sext_ln44

]]></Node>
<StgValue><ssdm name="sub2"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="31" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %sub2 = mul nsw i32 %sext_ln44, %sext_ln44

]]></Node>
<StgValue><ssdm name="sub2"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %acc = add nsw i32 %sub2, %val_assign

]]></Node>
<StgValue><ssdm name="acc"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %1

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="39" name="a_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="a_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="40" name="b_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="b_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="41" name="dout_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="dout_V"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="43" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="42" toId="5">
</dataflow>
<dataflow id="44" from="a_V" to="specbitsmap_ln0" fromId="39" toId="5">
</dataflow>
<dataflow id="45" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="42" toId="6">
</dataflow>
<dataflow id="46" from="b_V" to="specbitsmap_ln0" fromId="40" toId="6">
</dataflow>
<dataflow id="47" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="42" toId="7">
</dataflow>
<dataflow id="48" from="dout_V" to="specbitsmap_ln0" fromId="41" toId="7">
</dataflow>
<dataflow id="50" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="49" toId="8">
</dataflow>
<dataflow id="52" from="diff_sq_acc_str" to="spectopmodule_ln0" fromId="51" toId="8">
</dataflow>
<dataflow id="54" from="StgValue_53" to="i_0" fromId="53" toId="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="55" from="br_ln38" to="i_0" fromId="9" toId="10">
</dataflow>
<dataflow id="56" from="i" to="i_0" fromId="14" toId="10">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="57" from="br_ln38" to="i_0" fromId="33" toId="10">
<BackEdge/>
</dataflow>
<dataflow id="59" from="StgValue_58" to="val_assign" fromId="58" toId="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="60" from="br_ln38" to="val_assign" fromId="9" toId="11">
</dataflow>
<dataflow id="61" from="acc" to="val_assign" fromId="32" toId="11">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="62" from="br_ln38" to="val_assign" fromId="33" toId="11">
<BackEdge/>
</dataflow>
<dataflow id="63" from="i_0" to="icmp_ln38" fromId="10" toId="12">
</dataflow>
<dataflow id="65" from="StgValue_64" to="icmp_ln38" fromId="64" toId="12">
</dataflow>
<dataflow id="67" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="66" toId="13">
</dataflow>
<dataflow id="69" from="StgValue_68" to="empty" fromId="68" toId="13">
</dataflow>
<dataflow id="70" from="StgValue_68" to="empty" fromId="68" toId="13">
</dataflow>
<dataflow id="71" from="StgValue_68" to="empty" fromId="68" toId="13">
</dataflow>
<dataflow id="72" from="i_0" to="i" fromId="10" toId="14">
</dataflow>
<dataflow id="74" from="StgValue_73" to="i" fromId="73" toId="14">
</dataflow>
<dataflow id="75" from="icmp_ln38" to="br_ln38" fromId="12" toId="15">
</dataflow>
<dataflow id="76" from="i_0" to="zext_ln42" fromId="10" toId="16">
</dataflow>
<dataflow id="77" from="a_V" to="a_V_addr" fromId="39" toId="17">
</dataflow>
<dataflow id="79" from="StgValue_78" to="a_V_addr" fromId="78" toId="17">
</dataflow>
<dataflow id="80" from="zext_ln42" to="a_V_addr" fromId="16" toId="17">
</dataflow>
<dataflow id="81" from="a_V_addr" to="a_V_load" fromId="17" toId="18">
</dataflow>
<dataflow id="82" from="b_V" to="b_V_addr" fromId="40" toId="19">
</dataflow>
<dataflow id="83" from="StgValue_78" to="b_V_addr" fromId="78" toId="19">
</dataflow>
<dataflow id="84" from="zext_ln42" to="b_V_addr" fromId="16" toId="19">
</dataflow>
<dataflow id="85" from="b_V_addr" to="b_V_load" fromId="19" toId="20">
</dataflow>
<dataflow id="86" from="val_assign" to="sext_ln160" fromId="11" toId="21">
</dataflow>
<dataflow id="88" from="_ssdm_op_Write.ap_auto.i48P" to="write_ln49" fromId="87" toId="22">
</dataflow>
<dataflow id="89" from="dout_V" to="write_ln49" fromId="41" toId="22">
</dataflow>
<dataflow id="90" from="sext_ln160" to="write_ln49" fromId="21" toId="22">
</dataflow>
<dataflow id="91" from="a_V_addr" to="a_V_load" fromId="17" toId="24">
</dataflow>
<dataflow id="92" from="a_V_load" to="sext_ln42" fromId="24" toId="25">
</dataflow>
<dataflow id="93" from="b_V_addr" to="b_V_load" fromId="19" toId="26">
</dataflow>
<dataflow id="94" from="b_V_load" to="sext_ln43" fromId="26" toId="27">
</dataflow>
<dataflow id="95" from="sext_ln42" to="sub" fromId="25" toId="28">
</dataflow>
<dataflow id="96" from="sext_ln43" to="sub" fromId="27" toId="28">
</dataflow>
<dataflow id="97" from="sub" to="sext_ln44" fromId="28" toId="29">
</dataflow>
<dataflow id="98" from="sext_ln44" to="sub2" fromId="29" toId="30">
</dataflow>
<dataflow id="99" from="sext_ln44" to="sub2" fromId="29" toId="30">
</dataflow>
<dataflow id="100" from="sext_ln44" to="sub2" fromId="29" toId="31">
</dataflow>
<dataflow id="101" from="sext_ln44" to="sub2" fromId="29" toId="31">
</dataflow>
<dataflow id="102" from="sub2" to="acc" fromId="31" toId="32">
</dataflow>
<dataflow id="103" from="val_assign" to="acc" fromId="11" toId="32">
</dataflow>
<dataflow id="104" from="icmp_ln38" to="StgValue_2" fromId="12" toId="2">
</dataflow>
</dataflows>


</stg>
